
BattOrProject1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013f2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a6  00802000  000013f2  00001486  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  008020a6  008020a6  0000152c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000152c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001588  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  000015c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003c94  00000000  00000000  000017c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001029  00000000  00000000  0000545c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fb7  00000000  00000000  00006485  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000424  00000000  00000000  0000743c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b29  00000000  00000000  00007860  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ab2  00000000  00000000  00008389  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00008e3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 02 01 	jmp	0x204	; 0x204 <__ctors_end>
       4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      10:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      14:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      18:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      1c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      20:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      24:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      28:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      2c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      30:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      34:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      38:	0c 94 57 01 	jmp	0x2ae	; 0x2ae <__vector_14>
      3c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      40:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      44:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      48:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      4c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      50:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      54:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      58:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      5c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      60:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      64:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      68:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      6c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      70:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      74:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      78:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      7c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      80:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      84:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      88:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      8c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      90:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      94:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      98:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      9c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      fc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     100:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     104:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     108:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     10c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     110:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     114:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     118:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     11c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     120:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     124:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     128:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     12c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     130:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     134:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     138:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     13c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     140:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     144:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     148:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     14c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     150:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     154:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     158:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     15c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     160:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     164:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     168:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     16c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     170:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     174:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     178:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     17c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     180:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     184:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     188:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     18c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     190:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     194:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     198:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     19c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>

000001fc <__trampolines_start>:
     1fc:	0c 94 ca 04 	jmp	0x994	; 0x994 <uart_getchar>
     200:	0c 94 ac 04 	jmp	0x958	; 0x958 <uart_putchar>

00000204 <__ctors_end>:
     204:	11 24       	eor	r1, r1
     206:	1f be       	out	0x3f, r1	; 63
     208:	cf ef       	ldi	r28, 0xFF	; 255
     20a:	cd bf       	out	0x3d, r28	; 61
     20c:	df e5       	ldi	r29, 0x5F	; 95
     20e:	de bf       	out	0x3e, r29	; 62
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	0c bf       	out	0x3c, r16	; 60

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e2 ef       	ldi	r30, 0xF2	; 242
     21c:	f3 e1       	ldi	r31, 0x13	; 19
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a6 3a       	cpi	r26, 0xA6	; 166
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>

0000022e <__do_clear_bss>:
     22e:	20 e2       	ldi	r18, 0x20	; 32
     230:	a6 ea       	ldi	r26, 0xA6	; 166
     232:	b0 e2       	ldi	r27, 0x20	; 32
     234:	01 c0       	rjmp	.+2      	; 0x238 <.do_clear_bss_start>

00000236 <.do_clear_bss_loop>:
     236:	1d 92       	st	X+, r1

00000238 <.do_clear_bss_start>:
     238:	ac 3c       	cpi	r26, 0xCC	; 204
     23a:	b2 07       	cpc	r27, r18
     23c:	e1 f7       	brne	.-8      	; 0x236 <.do_clear_bss_loop>
     23e:	0e 94 72 03 	call	0x6e4	; 0x6e4 <main>
     242:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <_exit>

00000246 <__bad_interrupt>:
     246:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000024a <adc_init>:
#include <avr/io.h>
#include "led.h"

void adc_init(){
	//Select the external reference voltage connected to PORTA. 
	ADCB.REFCTRL |= 0b0100000;
     24a:	e0 e4       	ldi	r30, 0x40	; 64
     24c:	f2 e0       	ldi	r31, 0x02	; 2
     24e:	82 81       	ldd	r24, Z+2	; 0x02
     250:	80 62       	ori	r24, 0x20	; 32
     252:	82 83       	std	Z+2, r24	; 0x02
	
	//Set to signed mode, enabling differential input
	ADCB.CTRLB |= 0b10000;
     254:	81 81       	ldd	r24, Z+1	; 0x01
     256:	80 61       	ori	r24, 0x10	; 16
     258:	81 83       	std	Z+1, r24	; 0x01
	//Set to 12 bit resolution
	ADCB.CTRLB &= 0b000;
     25a:	81 81       	ldd	r24, Z+1	; 0x01
     25c:	11 82       	std	Z+1, r1	; 0x01
	
	//Divide down the ADC’s clock rate so it is below the 2 MHz maximum clock rate of the ADC.
	ADCB.PRESCALER = 0b1; //Division by 8 to go from 16MHz to 2MHz
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	84 83       	std	Z+4, r24	; 0x04
	
	//Configure voltage and current ADC channel.
	ADCB_CH0_CTRL = 0b01; //Sets to differential, no gain
     262:	80 93 60 02 	sts	0x0260, r24
	ADCB_CH0_MUXCTRL |= 0b10000; //Pin 1 is current
     266:	a1 e6       	ldi	r26, 0x61	; 97
     268:	b2 e0       	ldi	r27, 0x02	; 2
     26a:	8c 91       	ld	r24, X
     26c:	80 61       	ori	r24, 0x10	; 16
     26e:	8c 93       	st	X, r24
	ADCB_CH0_MUXCTRL |= 0b101; // Pad ground
     270:	8c 91       	ld	r24, X
     272:	85 60       	ori	r24, 0x05	; 5
     274:	8c 93       	st	X, r24
	
	ADCB_CH1_CTRL = 0b10; //Sets to differential, no gain
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	80 93 68 02 	sts	0x0268, r24
	ADCB_CH1_MUXCTRL |= 0b10000; //Pin 2 is voltage
     27c:	a9 e6       	ldi	r26, 0x69	; 105
     27e:	b2 e0       	ldi	r27, 0x02	; 2
     280:	8c 91       	ld	r24, X
     282:	80 61       	ori	r24, 0x10	; 16
     284:	8c 93       	st	X, r24
	ADCB_CH1_MUXCTRL |= 0b101; //Pad ground
     286:	8c 91       	ld	r24, X
     288:	85 60       	ori	r24, 0x05	; 5
     28a:	8c 93       	st	X, r24
	//ADCB_CH0_SCAN |= 0b1; //Set count to 1
	
	//Idk what to do about 
	//"Don’t forget to wait until the end of the scan." ??
	
	ADCB.CTRLA |= 0b1; //Enable ADC
     28c:	80 81       	ld	r24, Z
     28e:	81 60       	ori	r24, 0x01	; 1
     290:	80 83       	st	Z, r24
     292:	08 95       	ret

00000294 <blink_init>:
volatile uint8_t timerFlag;


//Initialize the state of all of the LEDs in local state of the blink library to have their blinks disabled. Also, setup a timer that will fire an interrupt once every millisecond. Note that the timer is clocked off of the peripheral clock, and the peripheral clock is clocked off of the system clock.
void blink_init(){
	timer_init(&TCC0, 0b11); //high interrupt level
     294:	63 e0       	ldi	r22, 0x03	; 3
     296:	80 e0       	ldi	r24, 0x00	; 0
     298:	98 e0       	ldi	r25, 0x08	; 8
     29a:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <timer_init>
	timer_set(&TCC0, 0b1, 16000); //16000 ticks corresponds to 1ms, with the new clock
     29e:	40 e8       	ldi	r20, 0x80	; 128
     2a0:	5e e3       	ldi	r21, 0x3E	; 62
     2a2:	61 e0       	ldi	r22, 0x01	; 1
     2a4:	80 e0       	ldi	r24, 0x00	; 0
     2a6:	98 e0       	ldi	r25, 0x08	; 8
     2a8:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <timer_set>
     2ac:	08 95       	ret

000002ae <__vector_14>:
}

ISR(TCC0_OVF_vect){//Upper Half
     2ae:	1f 92       	push	r1
     2b0:	0f 92       	push	r0
     2b2:	0f b6       	in	r0, 0x3f	; 63
     2b4:	0f 92       	push	r0
     2b6:	11 24       	eor	r1, r1
     2b8:	0b b6       	in	r0, 0x3b	; 59
     2ba:	0f 92       	push	r0
     2bc:	8f 93       	push	r24
     2be:	9f 93       	push	r25
     2c0:	af 93       	push	r26
     2c2:	bf 93       	push	r27
     2c4:	ef 93       	push	r30
     2c6:	ff 93       	push	r31
	globalTime++;
     2c8:	80 91 b6 20 	lds	r24, 0x20B6
     2cc:	90 91 b7 20 	lds	r25, 0x20B7
     2d0:	a0 91 b8 20 	lds	r26, 0x20B8
     2d4:	b0 91 b9 20 	lds	r27, 0x20B9
     2d8:	01 96       	adiw	r24, 0x01	; 1
     2da:	a1 1d       	adc	r26, r1
     2dc:	b1 1d       	adc	r27, r1
     2de:	80 93 b6 20 	sts	0x20B6, r24
     2e2:	90 93 b7 20 	sts	0x20B7, r25
     2e6:	a0 93 b8 20 	sts	0x20B8, r26
     2ea:	b0 93 b9 20 	sts	0x20B9, r27
	checkBlink ++;
     2ee:	80 91 b3 20 	lds	r24, 0x20B3
     2f2:	8f 5f       	subi	r24, 0xFF	; 255
     2f4:	80 93 b3 20 	sts	0x20B3, r24
volatile uint16_t current;
volatile uint16_t voltage;

inline void adc_start_sample(){

	ADCB_CH0_CTRL |= 0b10000000; //Starts scan
     2f8:	e0 e6       	ldi	r30, 0x60	; 96
     2fa:	f2 e0       	ldi	r31, 0x02	; 2
     2fc:	80 81       	ld	r24, Z
     2fe:	80 68       	ori	r24, 0x80	; 128
     300:	80 83       	st	Z, r24
	ADCB_CH1_CTRL |= 0b10000000; //May not need this because scan is enabled
     302:	e8 e6       	ldi	r30, 0x68	; 104
     304:	f2 e0       	ldi	r31, 0x02	; 2
     306:	80 81       	ld	r24, Z
     308:	80 68       	ori	r24, 0x80	; 128
     30a:	80 83       	st	Z, r24
	adc_start_sample();
	timerFlag = 0b1;
     30c:	81 e0       	ldi	r24, 0x01	; 1
     30e:	80 93 ba 20 	sts	0x20BA, r24
	// check to see if the lower half did not have time to complete printing the last sample. 
	/*while(finishedPrinting == 0){
		led_on(LED_RED_bm);
	}
	*/
	finishedPrinting = 0;
     312:	10 92 b2 20 	sts	0x20B2, r1
	
	// If so, the system should switch on the red light and go into an infinite loop of nothingness.
	
}
     316:	ff 91       	pop	r31
     318:	ef 91       	pop	r30
     31a:	bf 91       	pop	r27
     31c:	af 91       	pop	r26
     31e:	9f 91       	pop	r25
     320:	8f 91       	pop	r24
     322:	0f 90       	pop	r0
     324:	0b be       	out	0x3b, r0	; 59
     326:	0f 90       	pop	r0
     328:	0f be       	out	0x3f, r0	; 63
     32a:	0f 90       	pop	r0
     32c:	1f 90       	pop	r1
     32e:	18 95       	reti

00000330 <blink_set>:

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
     330:	e6 ea       	ldi	r30, 0xA6	; 166
     332:	f0 e2       	ldi	r31, 0x20	; 32
     334:	42 eb       	ldi	r20, 0xB2	; 178
     336:	50 e2       	ldi	r21, 0x20	; 32
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     338:	91 e0       	ldi	r25, 0x01	; 1
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
     33a:	29 2f       	mov	r18, r25
     33c:	28 23       	and	r18, r24
     33e:	11 f0       	breq	.+4      	; 0x344 <blink_set+0x14>
     340:	60 83       	st	Z, r22
     342:	71 83       	std	Z+1, r23	; 0x01
}

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     344:	99 0f       	add	r25, r25
     346:	34 96       	adiw	r30, 0x04	; 4
     348:	e4 17       	cp	r30, r20
     34a:	f5 07       	cpc	r31, r21
     34c:	b1 f7       	brne	.-20     	; 0x33a <blink_set+0xa>
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
		i++;
	}
}
     34e:	08 95       	ret

00000350 <blink_ms_timer_update>:

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
     350:	8f 92       	push	r8
     352:	9f 92       	push	r9
     354:	af 92       	push	r10
     356:	bf 92       	push	r11
     358:	ef 92       	push	r14
     35a:	ff 92       	push	r15
     35c:	0f 93       	push	r16
     35e:	1f 93       	push	r17
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	06 ea       	ldi	r16, 0xA6	; 166
     366:	10 e2       	ldi	r17, 0x20	; 32
     368:	c0 e0       	ldi	r28, 0x00	; 0
     36a:	d0 e0       	ldi	r29, 0x00	; 0
			if (lastTime < globalTime) {
				LEDArray[i].counter += (globalTime - lastTime); 
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
     36c:	ff 24       	eor	r15, r15
     36e:	f3 94       	inc	r15
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
		if (LEDArray[i].blinkInterval != 0) {
     370:	ec 2e       	mov	r14, r28
     372:	f8 01       	movw	r30, r16
     374:	80 81       	ld	r24, Z
     376:	91 81       	ldd	r25, Z+1	; 0x01
     378:	00 97       	sbiw	r24, 0x00	; 0
     37a:	b9 f1       	breq	.+110    	; 0x3ea <blink_ms_timer_update+0x9a>
			if (lastTime < globalTime) {
     37c:	80 90 bd 20 	lds	r8, 0x20BD
     380:	90 90 be 20 	lds	r9, 0x20BE
     384:	a0 90 bf 20 	lds	r10, 0x20BF
     388:	b0 90 c0 20 	lds	r11, 0x20C0
     38c:	40 91 b6 20 	lds	r20, 0x20B6
     390:	50 91 b7 20 	lds	r21, 0x20B7
     394:	60 91 b8 20 	lds	r22, 0x20B8
     398:	70 91 b9 20 	lds	r23, 0x20B9
     39c:	84 16       	cp	r8, r20
     39e:	95 06       	cpc	r9, r21
     3a0:	a6 06       	cpc	r10, r22
     3a2:	b7 06       	cpc	r11, r23
     3a4:	90 f4       	brcc	.+36     	; 0x3ca <blink_ms_timer_update+0x7a>
				LEDArray[i].counter += (globalTime - lastTime); 
     3a6:	40 91 b6 20 	lds	r20, 0x20B6
     3aa:	50 91 b7 20 	lds	r21, 0x20B7
     3ae:	60 91 b8 20 	lds	r22, 0x20B8
     3b2:	70 91 b9 20 	lds	r23, 0x20B9
     3b6:	48 19       	sub	r20, r8
     3b8:	59 09       	sbc	r21, r9
     3ba:	6a 09       	sbc	r22, r10
     3bc:	7b 09       	sbc	r23, r11
     3be:	22 81       	ldd	r18, Z+2	; 0x02
     3c0:	33 81       	ldd	r19, Z+3	; 0x03
     3c2:	42 0f       	add	r20, r18
     3c4:	53 1f       	adc	r21, r19
     3c6:	42 83       	std	Z+2, r20	; 0x02
     3c8:	53 83       	std	Z+3, r21	; 0x03
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
     3ca:	22 81       	ldd	r18, Z+2	; 0x02
     3cc:	33 81       	ldd	r19, Z+3	; 0x03
     3ce:	28 17       	cp	r18, r24
     3d0:	39 07       	cpc	r19, r25
     3d2:	58 f0       	brcs	.+22     	; 0x3ea <blink_ms_timer_update+0x9a>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
     3d4:	28 1b       	sub	r18, r24
     3d6:	39 0b       	sbc	r19, r25
     3d8:	22 83       	std	Z+2, r18	; 0x02
     3da:	33 83       	std	Z+3, r19	; 0x03
				led_toggle(0b1 << (i));
     3dc:	8f 2d       	mov	r24, r15
     3de:	01 c0       	rjmp	.+2      	; 0x3e2 <blink_ms_timer_update+0x92>
     3e0:	88 0f       	add	r24, r24
     3e2:	ea 94       	dec	r14
     3e4:	ea f7       	brpl	.-6      	; 0x3e0 <blink_ms_timer_update+0x90>
     3e6:	0e 94 6f 03 	call	0x6de	; 0x6de <led_toggle>
     3ea:	21 96       	adiw	r28, 0x01	; 1
     3ec:	0c 5f       	subi	r16, 0xFC	; 252
     3ee:	1f 4f       	sbci	r17, 0xFF	; 255
	}
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
     3f0:	c3 30       	cpi	r28, 0x03	; 3
     3f2:	d1 05       	cpc	r29, r1
     3f4:	09 f0       	breq	.+2      	; 0x3f8 <blink_ms_timer_update+0xa8>
     3f6:	bc cf       	rjmp	.-136    	; 0x370 <blink_ms_timer_update+0x20>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
			}
		}
	}
	lastTime = globalTime;
     3f8:	80 91 b6 20 	lds	r24, 0x20B6
     3fc:	90 91 b7 20 	lds	r25, 0x20B7
     400:	a0 91 b8 20 	lds	r26, 0x20B8
     404:	b0 91 b9 20 	lds	r27, 0x20B9
     408:	80 93 bd 20 	sts	0x20BD, r24
     40c:	90 93 be 20 	sts	0x20BE, r25
     410:	a0 93 bf 20 	sts	0x20BF, r26
     414:	b0 93 c0 20 	sts	0x20C0, r27
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	1f 91       	pop	r17
     41e:	0f 91       	pop	r16
     420:	ff 90       	pop	r15
     422:	ef 90       	pop	r14
     424:	bf 90       	pop	r11
     426:	af 90       	pop	r10
     428:	9f 90       	pop	r9
     42a:	8f 90       	pop	r8
     42c:	08 95       	ret

0000042e <clock_switch_to_ext_crystal>:
#include "timer.h"
#include "blink.h"

void clock_switch_to_ext_crystal(){
	
	OSC.XOSCCTRL = 0b11001011;
     42e:	e0 e5       	ldi	r30, 0x50	; 80
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	8b ec       	ldi	r24, 0xCB	; 203
     434:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL = OSC.CTRL | 0b1000;
     436:	80 81       	ld	r24, Z
     438:	88 60       	ori	r24, 0x08	; 8
     43a:	80 83       	st	Z, r24
	while(!(OSC.STATUS & 0b1000)){
     43c:	81 81       	ldd	r24, Z+1	; 0x01
     43e:	83 ff       	sbrs	r24, 3
     440:	fd cf       	rjmp	.-6      	; 0x43c <clock_switch_to_ext_crystal+0xe>
	}
	CPU_CCP = CCP_IOREG_gc;
     442:	88 ed       	ldi	r24, 0xD8	; 216
     444:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = 0b11; //Changes multiplexer to set source to external oscillator
     446:	83 e0       	ldi	r24, 0x03	; 3
     448:	80 93 40 00 	sts	0x0040, r24
     44c:	08 95       	ret

0000044e <pot_high_impedance_sdo>:
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_FIL_CS_PIN_gm);
	
}

static void pot_high_impedance_sdo(uint8_t pot_cs_pin){
     44e:	ff 92       	push	r15
     450:	0f 93       	push	r16
     452:	1f 93       	push	r17
     454:	cf 93       	push	r28
     456:	df 93       	push	r29
     458:	00 d0       	rcall	.+0      	; 0x45a <pot_high_impedance_sdo+0xc>
     45a:	1f 92       	push	r1
     45c:	cd b7       	in	r28, 0x3d	; 61
     45e:	de b7       	in	r29, 0x3e	; 62
     460:	f8 2e       	mov	r15, r24
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
	else port->OUTCLR = pin;
     462:	00 e4       	ldi	r16, 0x40	; 64
     464:	16 e0       	ldi	r17, 0x06	; 6
     466:	f8 01       	movw	r30, r16
     468:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword = 0b1000000000000001;
     46a:	81 e0       	ldi	r24, 0x01	; 1
     46c:	90 e8       	ldi	r25, 0x80	; 128
     46e:	89 83       	std	Y+1, r24	; 0x01
     470:	9a 83       	std	Y+2, r25	; 0x02
	spi_txrx(&SPIC, &dataword, NULL, 2);
     472:	22 e0       	ldi	r18, 0x02	; 2
     474:	30 e0       	ldi	r19, 0x00	; 0
     476:	40 e0       	ldi	r20, 0x00	; 0
     478:	50 e0       	ldi	r21, 0x00	; 0
     47a:	be 01       	movw	r22, r28
     47c:	6f 5f       	subi	r22, 0xFF	; 255
     47e:	7f 4f       	sbci	r23, 0xFF	; 255
     480:	80 ec       	ldi	r24, 0xC0	; 192
     482:	98 e0       	ldi	r25, 0x08	; 8
     484:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     488:	f8 01       	movw	r30, r16
     48a:	f5 82       	std	Z+5, r15	; 0x05
	else port->OUTCLR = pin;
     48c:	f6 82       	std	Z+6, r15	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword2 = 0b0000000000000000;
     48e:	1b 82       	std	Y+3, r1	; 0x03
     490:	1c 82       	std	Y+4, r1	; 0x04
	spi_txrx(&SPIC, &dataword2, NULL, 2);
     492:	22 e0       	ldi	r18, 0x02	; 2
     494:	30 e0       	ldi	r19, 0x00	; 0
     496:	40 e0       	ldi	r20, 0x00	; 0
     498:	50 e0       	ldi	r21, 0x00	; 0
     49a:	be 01       	movw	r22, r28
     49c:	6d 5f       	subi	r22, 0xFD	; 253
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	80 ec       	ldi	r24, 0xC0	; 192
     4a2:	98 e0       	ldi	r25, 0x08	; 8
     4a4:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     4a8:	f8 01       	movw	r30, r16
     4aa:	f5 82       	std	Z+5, r15	; 0x05
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}
     4ac:	24 96       	adiw	r28, 0x04	; 4
     4ae:	cd bf       	out	0x3d, r28	; 61
     4b0:	de bf       	out	0x3e, r29	; 62
     4b2:	df 91       	pop	r29
     4b4:	cf 91       	pop	r28
     4b6:	1f 91       	pop	r17
     4b8:	0f 91       	pop	r16
     4ba:	ff 90       	pop	r15
     4bc:	08 95       	ret

000004be <digipot_init>:
#include <stdio.h>
#include "led.h"

static void pot_high_impedance_sdo(uint8_t pot_cs_pin);

void digipot_init(){
     4be:	cf 92       	push	r12
     4c0:	df 92       	push	r13
     4c2:	ef 92       	push	r14
     4c4:	ff 92       	push	r15
     4c6:	0f 93       	push	r16
     4c8:	1f 93       	push	r17
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
     4ce:	1f 92       	push	r1
     4d0:	1f 92       	push	r1
     4d2:	cd b7       	in	r28, 0x3d	; 61
     4d4:	de b7       	in	r29, 0x3e	; 62
	
	//Set chip select pins to output mode
	gpio_set_mode(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
     4d6:	41 e0       	ldi	r20, 0x01	; 1
     4d8:	68 e0       	ldi	r22, 0x08	; 8
     4da:	80 e4       	ldi	r24, 0x40	; 64
     4dc:	96 e0       	ldi	r25, 0x06	; 6
     4de:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	gpio_set_mode(&PORTC,DIGIPOT_FIL_CS_PIN_gm, 1);
     4e2:	41 e0       	ldi	r20, 0x01	; 1
     4e4:	60 e1       	ldi	r22, 0x10	; 16
     4e6:	80 e4       	ldi	r24, 0x40	; 64
     4e8:	96 e0       	ldi	r25, 0x06	; 6
     4ea:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	
	//Set mode to SSbar
	gpio_set_mode(&PORTC, 0b10100000, 1); // set mosi out
     4ee:	41 e0       	ldi	r20, 0x01	; 1
     4f0:	60 ea       	ldi	r22, 0xA0	; 160
     4f2:	80 e4       	ldi	r24, 0x40	; 64
     4f4:	96 e0       	ldi	r25, 0x06	; 6
     4f6:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	gpio_set_mode(&PORTC, 0b01000000, 0); // Set miso in
     4fa:	40 e0       	ldi	r20, 0x00	; 0
     4fc:	60 e4       	ldi	r22, 0x40	; 64
     4fe:	80 e4       	ldi	r24, 0x40	; 64
     500:	96 e0       	ldi	r25, 0x06	; 6
     502:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
     506:	00 e4       	ldi	r16, 0x40	; 64
     508:	16 e0       	ldi	r17, 0x06	; 6
     50a:	68 94       	set
     50c:	ee 24       	eor	r14, r14
     50e:	e3 f8       	bld	r14, 3
     510:	f8 01       	movw	r30, r16
     512:	e5 82       	std	Z+5, r14	; 0x05
     514:	68 94       	set
     516:	ff 24       	eor	r15, r15
     518:	f4 f8       	bld	r15, 4
     51a:	f5 82       	std	Z+5, r15	; 0x05
     51c:	80 e4       	ldi	r24, 0x40	; 64
     51e:	85 83       	std	Z+5, r24	; 0x05
	gpio_set_out(&PORTC, 0b1000000, 1);
	
	 //Enable register
	 //Turn to master mode
	 //Set to transmit least significant first
	SPIC_CTRL = 0b01010111; //Rising, setup and falling sample
     520:	87 e5       	ldi	r24, 0x57	; 87
     522:	80 93 c0 08 	sts	0x08C0, r24
	
	//Set miso to input again
	gpio_set_mode(&PORTC, 0b01000000, 0); 
     526:	40 e0       	ldi	r20, 0x00	; 0
     528:	60 e4       	ldi	r22, 0x40	; 64
     52a:	80 e4       	ldi	r24, 0x40	; 64
     52c:	96 e0       	ldi	r25, 0x06	; 6
     52e:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	
	//Enable pullup resistor on MISO
	PORTC.PIN6CTRL |= 0b011000;
     532:	f8 01       	movw	r30, r16
     534:	86 89       	ldd	r24, Z+22	; 0x16
     536:	88 61       	ori	r24, 0x18	; 24
     538:	86 8b       	std	Z+22, r24	; 0x16
	
	pot_high_impedance_sdo(DIGIPOT_AMP_CS_PIN_gm);
     53a:	88 e0       	ldi	r24, 0x08	; 8
     53c:	0e 94 27 02 	call	0x44e	; 0x44e <pot_high_impedance_sdo>
	else port->OUTCLR = pin;
     540:	f8 01       	movw	r30, r16
     542:	e6 82       	std	Z+6, r14	; 0x06
	
	//Write enable, AMPOT
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 0);
	uint16_t writeEnable =  0b0001110000000010;
     544:	0f 2e       	mov	r0, r31
     546:	f2 e0       	ldi	r31, 0x02	; 2
     548:	cf 2e       	mov	r12, r31
     54a:	fc e1       	ldi	r31, 0x1C	; 28
     54c:	df 2e       	mov	r13, r31
     54e:	f0 2d       	mov	r31, r0
     550:	c9 82       	std	Y+1, r12	; 0x01
     552:	da 82       	std	Y+2, r13	; 0x02
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
     554:	22 e0       	ldi	r18, 0x02	; 2
     556:	30 e0       	ldi	r19, 0x00	; 0
     558:	40 e0       	ldi	r20, 0x00	; 0
     55a:	50 e0       	ldi	r21, 0x00	; 0
     55c:	be 01       	movw	r22, r28
     55e:	6f 5f       	subi	r22, 0xFF	; 255
     560:	7f 4f       	sbci	r23, 0xFF	; 255
     562:	80 ec       	ldi	r24, 0xC0	; 192
     564:	98 e0       	ldi	r25, 0x08	; 8
     566:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     56a:	f8 01       	movw	r30, r16
     56c:	e5 82       	std	Z+5, r14	; 0x05
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_AMP_CS_PIN_gm);
     56e:	88 e0       	ldi	r24, 0x08	; 8
     570:	0e 94 27 02 	call	0x44e	; 0x44e <pot_high_impedance_sdo>
	else port->OUTCLR = pin;
     574:	f8 01       	movw	r30, r16
     576:	f6 82       	std	Z+6, r15	; 0x06
	
	//Write enable, FILPOT
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 0);
	writeEnable =  0b0001110000000010;
     578:	c9 82       	std	Y+1, r12	; 0x01
     57a:	da 82       	std	Y+2, r13	; 0x02
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
     57c:	22 e0       	ldi	r18, 0x02	; 2
     57e:	30 e0       	ldi	r19, 0x00	; 0
     580:	40 e0       	ldi	r20, 0x00	; 0
     582:	50 e0       	ldi	r21, 0x00	; 0
     584:	be 01       	movw	r22, r28
     586:	6f 5f       	subi	r22, 0xFF	; 255
     588:	7f 4f       	sbci	r23, 0xFF	; 255
     58a:	80 ec       	ldi	r24, 0xC0	; 192
     58c:	98 e0       	ldi	r25, 0x08	; 8
     58e:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     592:	f8 01       	movw	r30, r16
     594:	f5 82       	std	Z+5, r15	; 0x05
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_FIL_CS_PIN_gm);
     596:	80 e1       	ldi	r24, 0x10	; 16
     598:	0e 94 27 02 	call	0x44e	; 0x44e <pot_high_impedance_sdo>
	
}
     59c:	0f 90       	pop	r0
     59e:	0f 90       	pop	r0
     5a0:	df 91       	pop	r29
     5a2:	cf 91       	pop	r28
     5a4:	1f 91       	pop	r17
     5a6:	0f 91       	pop	r16
     5a8:	ff 90       	pop	r15
     5aa:	ef 90       	pop	r14
     5ac:	df 90       	pop	r13
     5ae:	cf 90       	pop	r12
     5b0:	08 95       	ret

000005b2 <pot_wiperpos_get>:
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}

//Read the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
uint16_t pot_wiperpos_get(uint8_t pot_cs_pin){
     5b2:	ef 92       	push	r14
     5b4:	ff 92       	push	r15
     5b6:	1f 93       	push	r17
     5b8:	cf 93       	push	r28
     5ba:	df 93       	push	r29
     5bc:	00 d0       	rcall	.+0      	; 0x5be <pot_wiperpos_get+0xc>
     5be:	00 d0       	rcall	.+0      	; 0x5c0 <pot_wiperpos_get+0xe>
     5c0:	cd b7       	in	r28, 0x3d	; 61
     5c2:	de b7       	in	r29, 0x3e	; 62
     5c4:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     5c6:	0f 2e       	mov	r0, r31
     5c8:	f0 e4       	ldi	r31, 0x40	; 64
     5ca:	ef 2e       	mov	r14, r31
     5cc:	f6 e0       	ldi	r31, 0x06	; 6
     5ce:	ff 2e       	mov	r15, r31
     5d0:	f0 2d       	mov	r31, r0
     5d2:	f7 01       	movw	r30, r14
     5d4:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t returnable = -1;
     5d6:	8f ef       	ldi	r24, 0xFF	; 255
     5d8:	9f ef       	ldi	r25, 0xFF	; 255
     5da:	89 83       	std	Y+1, r24	; 0x01
     5dc:	9a 83       	std	Y+2, r25	; 0x02
	uint16_t command = 0b00100000000000;
     5de:	80 e0       	ldi	r24, 0x00	; 0
     5e0:	98 e0       	ldi	r25, 0x08	; 8
     5e2:	8b 83       	std	Y+3, r24	; 0x03
     5e4:	9c 83       	std	Y+4, r25	; 0x04
	//uint16_t command = 0x2000;
	spi_txrx(&SPIC, &command, NULL, 2);
     5e6:	22 e0       	ldi	r18, 0x02	; 2
     5e8:	30 e0       	ldi	r19, 0x00	; 0
     5ea:	40 e0       	ldi	r20, 0x00	; 0
     5ec:	50 e0       	ldi	r21, 0x00	; 0
     5ee:	be 01       	movw	r22, r28
     5f0:	6d 5f       	subi	r22, 0xFD	; 253
     5f2:	7f 4f       	sbci	r23, 0xFF	; 255
     5f4:	80 ec       	ldi	r24, 0xC0	; 192
     5f6:	98 e0       	ldi	r25, 0x08	; 8
     5f8:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     5fc:	f7 01       	movw	r30, r14
     5fe:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS

	uint16_t zeroes = 0b0000000000000000;
     600:	1d 82       	std	Y+5, r1	; 0x05
     602:	1e 82       	std	Y+6, r1	; 0x06
	else port->OUTCLR = pin;
     604:	16 83       	std	Z+6, r17	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	spi_txrx(&SPIC, &zeroes, &returnable, 2);
     606:	22 e0       	ldi	r18, 0x02	; 2
     608:	30 e0       	ldi	r19, 0x00	; 0
     60a:	ae 01       	movw	r20, r28
     60c:	4f 5f       	subi	r20, 0xFF	; 255
     60e:	5f 4f       	sbci	r21, 0xFF	; 255
     610:	be 01       	movw	r22, r28
     612:	6b 5f       	subi	r22, 0xFB	; 251
     614:	7f 4f       	sbci	r23, 0xFF	; 255
     616:	80 ec       	ldi	r24, 0xC0	; 192
     618:	98 e0       	ldi	r25, 0x08	; 8
     61a:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     61e:	f7 01       	movw	r30, r14
     620:	15 83       	std	Z+5, r17	; 0x05
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin); //Make it happen
     622:	81 2f       	mov	r24, r17
     624:	0e 94 27 02 	call	0x44e	; 0x44e <pot_high_impedance_sdo>
	
	//printf("returnable: %d \n\r", returnable);
	return returnable;
}
     628:	89 81       	ldd	r24, Y+1	; 0x01
     62a:	9a 81       	ldd	r25, Y+2	; 0x02
     62c:	26 96       	adiw	r28, 0x06	; 6
     62e:	cd bf       	out	0x3d, r28	; 61
     630:	de bf       	out	0x3e, r29	; 62
     632:	df 91       	pop	r29
     634:	cf 91       	pop	r28
     636:	1f 91       	pop	r17
     638:	ff 90       	pop	r15
     63a:	ef 90       	pop	r14
     63c:	08 95       	ret

0000063e <pot_wiperpos_set>:

//Write the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
void pot_wiperpos_set(uint8_t pot_cs_pin, uint16_t pos){
     63e:	ef 92       	push	r14
     640:	ff 92       	push	r15
     642:	1f 93       	push	r17
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
     648:	1f 92       	push	r1
     64a:	1f 92       	push	r1
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
     650:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     652:	0f 2e       	mov	r0, r31
     654:	f0 e4       	ldi	r31, 0x40	; 64
     656:	ef 2e       	mov	r14, r31
     658:	f6 e0       	ldi	r31, 0x06	; 6
     65a:	ff 2e       	mov	r15, r31
     65c:	f0 2d       	mov	r31, r0
     65e:	f7 01       	movw	r30, r14
     660:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t command = 0b00010000000000 | pos;
     662:	74 60       	ori	r23, 0x04	; 4
     664:	69 83       	std	Y+1, r22	; 0x01
     666:	7a 83       	std	Y+2, r23	; 0x02
	spi_txrx(&SPIC, &command , NULL, 2);
     668:	22 e0       	ldi	r18, 0x02	; 2
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	40 e0       	ldi	r20, 0x00	; 0
     66e:	50 e0       	ldi	r21, 0x00	; 0
     670:	be 01       	movw	r22, r28
     672:	6f 5f       	subi	r22, 0xFF	; 255
     674:	7f 4f       	sbci	r23, 0xFF	; 255
     676:	80 ec       	ldi	r24, 0xC0	; 192
     678:	98 e0       	ldi	r25, 0x08	; 8
     67a:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     67e:	f7 01       	movw	r30, r14
     680:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin);
     682:	81 2f       	mov	r24, r17
     684:	0e 94 27 02 	call	0x44e	; 0x44e <pot_high_impedance_sdo>
	
	//printf("hullo");
}
     688:	0f 90       	pop	r0
     68a:	0f 90       	pop	r0
     68c:	df 91       	pop	r29
     68e:	cf 91       	pop	r28
     690:	1f 91       	pop	r17
     692:	ff 90       	pop	r15
     694:	ef 90       	pop	r14
     696:	08 95       	ret

00000698 <gpio_set_mode>:
#include <stdint.h>
#include <avr/io.h>

//Set the specified pin on the specified port to be in output (1) or input (0) mode.
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in){
  if(out_or_in) port->DIRSET = pin;
     698:	44 23       	and	r20, r20
     69a:	19 f0       	breq	.+6      	; 0x6a2 <gpio_set_mode+0xa>
     69c:	fc 01       	movw	r30, r24
     69e:	61 83       	std	Z+1, r22	; 0x01
     6a0:	08 95       	ret
  else port->DIRCLR = pin;
     6a2:	fc 01       	movw	r30, r24
     6a4:	62 83       	std	Z+2, r22	; 0x02
     6a6:	08 95       	ret

000006a8 <led_init>:
	}
};

//Setup all of the LEDs so they are in output mode and off.
void led_init(){
	gpio_set_mode(&PORTC, LED_GREEN_bm, 1);
     6a8:	41 e0       	ldi	r20, 0x01	; 1
     6aa:	61 e0       	ldi	r22, 0x01	; 1
     6ac:	80 e4       	ldi	r24, 0x40	; 64
     6ae:	96 e0       	ldi	r25, 0x06	; 6
     6b0:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_YELLOW_bm, 1);
     6b4:	41 e0       	ldi	r20, 0x01	; 1
     6b6:	62 e0       	ldi	r22, 0x02	; 2
     6b8:	80 e4       	ldi	r24, 0x40	; 64
     6ba:	96 e0       	ldi	r25, 0x06	; 6
     6bc:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_RED_bm, 1);
     6c0:	41 e0       	ldi	r20, 0x01	; 1
     6c2:	64 e0       	ldi	r22, 0x04	; 4
     6c4:	80 e4       	ldi	r24, 0x40	; 64
     6c6:	96 e0       	ldi	r25, 0x06	; 6
     6c8:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
     6cc:	e0 e4       	ldi	r30, 0x40	; 64
     6ce:	f6 e0       	ldi	r31, 0x06	; 6
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	85 83       	std	Z+5, r24	; 0x05
     6d4:	82 e0       	ldi	r24, 0x02	; 2
     6d6:	85 83       	std	Z+5, r24	; 0x05
     6d8:	84 e0       	ldi	r24, 0x04	; 4
     6da:	85 83       	std	Z+5, r24	; 0x05
     6dc:	08 95       	ret

000006de <led_toggle>:
	else port->OUTCLR = pin;
}

//If the specified pin on the specified port is in output mode, toggle the pinâ€™s state (if 1 then 0, if 0 then 1).
inline void gpio_toggle_out(PORT_t* port, uint8_t pin){
	port->OUTTGL=pin;
     6de:	80 93 47 06 	sts	0x0647, r24
     6e2:	08 95       	ret

000006e4 <main>:
uint32_t lastTime;

int main(void)
{
	
	sei();
     6e4:	78 94       	sei
	PMIC.CTRL = PMIC.CTRL | 0b111;
     6e6:	e0 ea       	ldi	r30, 0xA0	; 160
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
     6ea:	82 81       	ldd	r24, Z+2	; 0x02
     6ec:	87 60       	ori	r24, 0x07	; 7
     6ee:	82 83       	std	Z+2, r24	; 0x02

	led_init();
     6f0:	0e 94 54 03 	call	0x6a8	; 0x6a8 <led_init>
	blink_init();	
     6f4:	0e 94 4a 01 	call	0x294	; 0x294 <blink_init>
	
	clock_switch_to_ext_crystal();
     6f8:	0e 94 17 02 	call	0x42e	; 0x42e <clock_switch_to_ext_crystal>
	uart_init();
     6fc:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <uart_init>
	stdinout_init();
     700:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <stdinout_init>
	digipot_init();
     704:	0e 94 5f 02 	call	0x4be	; 0x4be <digipot_init>
	adc_init();
     708:	0e 94 25 01 	call	0x24a	; 0x24a <adc_init>
	blink_set(LED_GREEN_bm, 200);
     70c:	68 ec       	ldi	r22, 0xC8	; 200
     70e:	70 e0       	ldi	r23, 0x00	; 0
     710:	81 e0       	ldi	r24, 0x01	; 1
     712:	0e 94 98 01 	call	0x330	; 0x330 <blink_set>
	blink_set(LED_YELLOW_bm, 200);
     716:	68 ec       	ldi	r22, 0xC8	; 200
     718:	70 e0       	ldi	r23, 0x00	; 0
     71a:	82 e0       	ldi	r24, 0x02	; 2
     71c:	0e 94 98 01 	call	0x330	; 0x330 <blink_set>
	
	setupAmplifier();
     720:	0e 94 a1 03 	call	0x742	; 0x742 <setupAmplifier>
	
	setupAntiAliasingFilter();
     724:	0e 94 1e 04 	call	0x83c	; 0x83c <setupAntiAliasingFilter>
	
	//Main Loop
	
	blink_set(LED_YELLOW_bm, 0);
     728:	60 e0       	ldi	r22, 0x00	; 0
     72a:	70 e0       	ldi	r23, 0x00	; 0
     72c:	82 e0       	ldi	r24, 0x02	; 2
     72e:	0e 94 98 01 	call	0x330	; 0x330 <blink_set>
	blink_set(LED_GREEN_bm, 200);	
     732:	68 ec       	ldi	r22, 0xC8	; 200
     734:	70 e0       	ldi	r23, 0x00	; 0
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	0e 94 98 01 	call	0x330	; 0x330 <blink_set>
	while (1) {	
		blinkAndSample();
     73c:	0e 94 24 04 	call	0x848	; 0x848 <blinkAndSample>
    }
     740:	fd cf       	rjmp	.-6      	; 0x73c <main+0x58>

00000742 <setupAmplifier>:
volatile uint8_t checkBlink;
volatile uint8_t finishedPrinting;
volatile uint8_t timerFlag;
uint16_t numSamples;

void setupAmplifier(){
     742:	8f 92       	push	r8
     744:	9f 92       	push	r9
     746:	af 92       	push	r10
     748:	bf 92       	push	r11
     74a:	cf 92       	push	r12
     74c:	df 92       	push	r13
     74e:	ef 92       	push	r14
     750:	ff 92       	push	r15
	//pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, 1023);
	//Part 2, inputting desired gain
	printf("Enter your desired amplifier gain:\n");
     752:	8e e0       	ldi	r24, 0x0E	; 14
     754:	90 e2       	ldi	r25, 0x20	; 32
     756:	0e 94 d5 06 	call	0xdaa	; 0xdaa <puts>
	//pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
	//printf("Enter your desired resistance in Ohms... \n");
	char* responseString;
	gets(responseString);
     75a:	e1 2c       	mov	r14, r1
     75c:	f1 2c       	mov	r15, r1
     75e:	c7 01       	movw	r24, r14
     760:	0e 94 97 06 	call	0xd2e	; 0xd2e <gets>
	long desiredGain = strtol(responseString, NULL, 10);
     764:	4a e0       	ldi	r20, 0x0A	; 10
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	60 e0       	ldi	r22, 0x00	; 0
     76a:	70 e0       	ldi	r23, 0x00	; 0
     76c:	c7 01       	movw	r24, r14
     76e:	0e 94 63 05 	call	0xac6	; 0xac6 <strtol>
	long desiredResistance = 100000/(desiredGain - 1);
     772:	9b 01       	movw	r18, r22
     774:	ac 01       	movw	r20, r24
     776:	21 50       	subi	r18, 0x01	; 1
     778:	31 09       	sbc	r19, r1
     77a:	41 09       	sbc	r20, r1
     77c:	51 09       	sbc	r21, r1
     77e:	0f 2e       	mov	r0, r31
     780:	f0 ea       	ldi	r31, 0xA0	; 160
     782:	8f 2e       	mov	r8, r31
     784:	f6 e8       	ldi	r31, 0x86	; 134
     786:	9f 2e       	mov	r9, r31
     788:	aa 24       	eor	r10, r10
     78a:	a3 94       	inc	r10
     78c:	b1 2c       	mov	r11, r1
     78e:	f0 2d       	mov	r31, r0
     790:	c5 01       	movw	r24, r10
     792:	b4 01       	movw	r22, r8
     794:	0e 94 08 05 	call	0xa10	; 0xa10 <__divmodsi4>
     798:	69 01       	movw	r12, r18
     79a:	7a 01       	movw	r14, r20
	//long desiredResistance = strtol(responseString, NULL, 10);
	printf("\t You requested %ld ohms.\n",desiredResistance);
     79c:	ff 92       	push	r15
     79e:	ef 92       	push	r14
     7a0:	df 92       	push	r13
     7a2:	2f 93       	push	r18
     7a4:	81 e3       	ldi	r24, 0x31	; 49
     7a6:	90 e2       	ldi	r25, 0x20	; 32
     7a8:	9f 93       	push	r25
     7aa:	8f 93       	push	r24
     7ac:	0e 94 c1 06 	call	0xd82	; 0xd82 <printf>
	uint16_t toSend = ((desiredResistance*1024)/100000)-1;
     7b0:	c7 01       	movw	r24, r14
     7b2:	b6 01       	movw	r22, r12
     7b4:	05 2e       	mov	r0, r21
     7b6:	5a e0       	ldi	r21, 0x0A	; 10
     7b8:	66 0f       	add	r22, r22
     7ba:	77 1f       	adc	r23, r23
     7bc:	88 1f       	adc	r24, r24
     7be:	99 1f       	adc	r25, r25
     7c0:	5a 95       	dec	r21
     7c2:	d1 f7       	brne	.-12     	; 0x7b8 <setupAmplifier+0x76>
     7c4:	50 2d       	mov	r21, r0
     7c6:	a5 01       	movw	r20, r10
     7c8:	94 01       	movw	r18, r8
     7ca:	0e 94 08 05 	call	0xa10	; 0xa10 <__divmodsi4>
     7ce:	b9 01       	movw	r22, r18
     7d0:	61 50       	subi	r22, 0x01	; 1
     7d2:	71 09       	sbc	r23, r1
	pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     7d4:	88 e0       	ldi	r24, 0x08	; 8
     7d6:	0e 94 1f 03 	call	0x63e	; 0x63e <pot_wiperpos_set>
	uint16_t actualValue = pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
     7da:	88 e0       	ldi	r24, 0x08	; 8
     7dc:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <pot_wiperpos_get>
	printf("\t The best I can give is %ld.\n", (((uint32_t)actualValue)*100000/1024)+100);
     7e0:	dc 01       	movw	r26, r24
     7e2:	20 ea       	ldi	r18, 0xA0	; 160
     7e4:	36 e8       	ldi	r19, 0x86	; 134
     7e6:	41 e0       	ldi	r20, 0x01	; 1
     7e8:	50 e0       	ldi	r21, 0x00	; 0
     7ea:	0e 94 27 05 	call	0xa4e	; 0xa4e <__muluhisi3>
     7ee:	dc 01       	movw	r26, r24
     7f0:	cb 01       	movw	r24, r22
     7f2:	07 2e       	mov	r0, r23
     7f4:	7a e0       	ldi	r23, 0x0A	; 10
     7f6:	b6 95       	lsr	r27
     7f8:	a7 95       	ror	r26
     7fa:	97 95       	ror	r25
     7fc:	87 95       	ror	r24
     7fe:	7a 95       	dec	r23
     800:	d1 f7       	brne	.-12     	; 0x7f6 <setupAmplifier+0xb4>
     802:	70 2d       	mov	r23, r0
     804:	8c 59       	subi	r24, 0x9C	; 156
     806:	9f 4f       	sbci	r25, 0xFF	; 255
     808:	af 4f       	sbci	r26, 0xFF	; 255
     80a:	bf 4f       	sbci	r27, 0xFF	; 255
     80c:	bf 93       	push	r27
     80e:	af 93       	push	r26
     810:	9f 93       	push	r25
     812:	8f 93       	push	r24
     814:	8c e4       	ldi	r24, 0x4C	; 76
     816:	90 e2       	ldi	r25, 0x20	; 32
     818:	9f 93       	push	r25
     81a:	8f 93       	push	r24
     81c:	0e 94 c1 06 	call	0xd82	; 0xd82 <printf>
     820:	8d b7       	in	r24, 0x3d	; 61
     822:	9e b7       	in	r25, 0x3e	; 62
     824:	0c 96       	adiw	r24, 0x0c	; 12
     826:	8d bf       	out	0x3d, r24	; 61
     828:	9e bf       	out	0x3e, r25	; 62
}
     82a:	ff 90       	pop	r15
     82c:	ef 90       	pop	r14
     82e:	df 90       	pop	r13
     830:	cf 90       	pop	r12
     832:	bf 90       	pop	r11
     834:	af 90       	pop	r10
     836:	9f 90       	pop	r9
     838:	8f 90       	pop	r8
     83a:	08 95       	ret

0000083c <setupAntiAliasingFilter>:
		// This digipot is FILPOT, another digipot soldered onto your board in this project.
		//Omegacutoff = 1/RC = 500Hz; RC = 1/500
		//C = 10uF -> R = 200;
		long desiredResistance = 200;
		uint16_t toSend = ((desiredResistance*1024)/100000)-1;
		pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     83c:	61 e0       	ldi	r22, 0x01	; 1
     83e:	70 e0       	ldi	r23, 0x00	; 0
     840:	88 e0       	ldi	r24, 0x08	; 8
     842:	0e 94 1f 03 	call	0x63e	; 0x63e <pot_wiperpos_set>
     846:	08 95       	ret

00000848 <blinkAndSample>:
	ADCB_CH0_MUXCTRL |= 0b10000; //Pin 1 is current
	ADCB_CH1_MUXCTRL |= 0b10000; //Pin 2 is voltage
}

void blinkAndSample(){
	if(timerFlag == 1){
     848:	80 91 ba 20 	lds	r24, 0x20BA
     84c:	81 30       	cpi	r24, 0x01	; 1
     84e:	09 f0       	breq	.+2      	; 0x852 <blinkAndSample+0xa>
     850:	41 c0       	rjmp	.+130    	; 0x8d4 <blinkAndSample+0x8c>
		if(checkBlink >= 5) {
     852:	80 91 b3 20 	lds	r24, 0x20B3
     856:	85 30       	cpi	r24, 0x05	; 5
     858:	20 f0       	brcs	.+8      	; 0x862 <blinkAndSample+0x1a>
			blink_ms_timer_update();
     85a:	0e 94 a8 01 	call	0x350	; 0x350 <blink_ms_timer_update>
			checkBlink = 0;
     85e:	10 92 b3 20 	sts	0x20B3, r1
		}
		while(ADCB.INTFLAGS != 0b11); // do nothing while still sampling
     862:	e0 e4       	ldi	r30, 0x40	; 64
     864:	f2 e0       	ldi	r31, 0x02	; 2
     866:	86 81       	ldd	r24, Z+6	; 0x06
     868:	83 30       	cpi	r24, 0x03	; 3
     86a:	e9 f7       	brne	.-6      	; 0x866 <blinkAndSample+0x1e>
		//Print raw samples over usartRINT
		current = ADCB_CH0_RES;
     86c:	80 91 64 02 	lds	r24, 0x0264
     870:	90 91 65 02 	lds	r25, 0x0265
     874:	80 93 bb 20 	sts	0x20BB, r24
     878:	90 93 bc 20 	sts	0x20BC, r25
		voltage = ADCB_CH1_RES;
     87c:	80 91 6c 02 	lds	r24, 0x026C
     880:	90 91 6d 02 	lds	r25, 0x026D
     884:	80 93 b4 20 	sts	0x20B4, r24
     888:	90 93 b5 20 	sts	0x20B5, r25
		printf("text %d %d \n",current, voltage);
     88c:	20 91 b4 20 	lds	r18, 0x20B4
     890:	30 91 b5 20 	lds	r19, 0x20B5
     894:	80 91 bb 20 	lds	r24, 0x20BB
     898:	90 91 bc 20 	lds	r25, 0x20BC
     89c:	3f 93       	push	r19
     89e:	2f 93       	push	r18
     8a0:	9f 93       	push	r25
     8a2:	8f 93       	push	r24
     8a4:	8b e6       	ldi	r24, 0x6B	; 107
     8a6:	90 e2       	ldi	r25, 0x20	; 32
     8a8:	9f 93       	push	r25
     8aa:	8f 93       	push	r24
     8ac:	0e 94 c1 06 	call	0xd82	; 0xd82 <printf>
		//printf(" ");
		//printf(voltage);
		//printf("\n");
		finishedPrinting = 0b1;
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	80 93 b2 20 	sts	0x20B2, r24
		numSamples++;
     8b6:	80 91 c2 20 	lds	r24, 0x20C2
     8ba:	90 91 c3 20 	lds	r25, 0x20C3
     8be:	01 96       	adiw	r24, 0x01	; 1
     8c0:	80 93 c2 20 	sts	0x20C2, r24
     8c4:	90 93 c3 20 	sts	0x20C3, r25
     8c8:	0f 90       	pop	r0
     8ca:	0f 90       	pop	r0
     8cc:	0f 90       	pop	r0
     8ce:	0f 90       	pop	r0
     8d0:	0f 90       	pop	r0
     8d2:	0f 90       	pop	r0
     8d4:	08 95       	ret

000008d6 <spi_txrx>:
#include <avr/io.h>
#include <stdint.h>
#include <stdio.h>

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
     8d6:	cf 93       	push	r28
     8d8:	df 93       	push	r29
     8da:	fc 01       	movw	r30, r24
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
     8dc:	41 15       	cp	r20, r1
     8de:	51 05       	cpc	r21, r1
     8e0:	c1 f0       	breq	.+48     	; 0x912 <spi_txrx+0x3c>
     8e2:	61 15       	cp	r22, r1
     8e4:	71 05       	cpc	r23, r1
     8e6:	31 f1       	breq	.+76     	; 0x934 <spi_txrx+0x5e>
		for(int i = len-1; i >= 0; i--){
     8e8:	d9 01       	movw	r26, r18
     8ea:	11 97       	sbiw	r26, 0x01	; 1
     8ec:	92 f1       	brmi	.+100    	; 0x952 <spi_txrx+0x7c>
     8ee:	62 0f       	add	r22, r18
     8f0:	73 1f       	adc	r23, r19
     8f2:	24 0f       	add	r18, r20
     8f4:	35 1f       	adc	r19, r21
			spi->DATA = ((uint8_t*)txd)[i];
     8f6:	eb 01       	movw	r28, r22
     8f8:	8a 91       	ld	r24, -Y
     8fa:	be 01       	movw	r22, r28
     8fc:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     8fe:	92 81       	ldd	r25, Z+2	; 0x02
     900:	99 23       	and	r25, r25
     902:	e9 f3       	breq	.-6      	; 0x8fe <spi_txrx+0x28>
			}
			((uint8_t*)rxd)[i] = spi->DATA;
     904:	83 81       	ldd	r24, Z+3	; 0x03
     906:	e9 01       	movw	r28, r18
     908:	8a 93       	st	-Y, r24
     90a:	9e 01       	movw	r18, r28

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
		for(int i = len-1; i >= 0; i--){
     90c:	11 97       	sbiw	r26, 0x01	; 1
     90e:	9a f7       	brpl	.-26     	; 0x8f6 <spi_txrx+0x20>
     910:	20 c0       	rjmp	.+64     	; 0x952 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     912:	a9 01       	movw	r20, r18
     914:	41 50       	subi	r20, 0x01	; 1
     916:	51 09       	sbc	r21, r1
     918:	e2 f0       	brmi	.+56     	; 0x952 <spi_txrx+0x7c>
     91a:	eb 01       	movw	r28, r22
     91c:	c2 0f       	add	r28, r18
     91e:	d3 1f       	adc	r29, r19
			//printf("--> %d \n\r",((uint8_t*)txd)[i]);
			spi->DATA = ((uint8_t*)txd)[i];
     920:	8a 91       	ld	r24, -Y
     922:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     924:	82 81       	ldd	r24, Z+2	; 0x02
     926:	88 23       	and	r24, r24
     928:	e9 f3       	breq	.-6      	; 0x924 <spi_txrx+0x4e>
			}
			
			spi->DATA;
     92a:	83 81       	ldd	r24, Z+3	; 0x03
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     92c:	41 50       	subi	r20, 0x01	; 1
     92e:	51 09       	sbc	r21, r1
     930:	ba f7       	brpl	.-18     	; 0x920 <spi_txrx+0x4a>
     932:	0f c0       	rjmp	.+30     	; 0x952 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     934:	21 15       	cp	r18, r1
     936:	31 05       	cpc	r19, r1
     938:	61 f0       	breq	.+24     	; 0x952 <spi_txrx+0x7c>
     93a:	da 01       	movw	r26, r20
     93c:	24 0f       	add	r18, r20
     93e:	35 1f       	adc	r19, r21
			spi->DATA = 0x0;
     940:	13 82       	std	Z+3, r1	; 0x03
			((uint8_t*)rxd)[i] = spi->DATA;
     942:	83 81       	ldd	r24, Z+3	; 0x03
     944:	8d 93       	st	X+, r24
			while(spi->STATUS == 0){
     946:	82 81       	ldd	r24, Z+2	; 0x02
     948:	88 23       	and	r24, r24
     94a:	e9 f3       	breq	.-6      	; 0x946 <spi_txrx+0x70>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     94c:	a2 17       	cp	r26, r18
     94e:	b3 07       	cpc	r27, r19
     950:	b9 f7       	brne	.-18     	; 0x940 <spi_txrx+0x6a>
			while(spi->STATUS == 0){
			}
		}
	}

}
     952:	df 91       	pop	r29
     954:	cf 91       	pop	r28
     956:	08 95       	ret

00000958 <uart_putchar>:
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     958:	e0 ea       	ldi	r30, 0xA0	; 160
     95a:	f9 e0       	ldi	r31, 0x09	; 9
     95c:	91 81       	ldd	r25, Z+1	; 0x01
     95e:	95 ff       	sbrs	r25, 5
     960:	fd cf       	rjmp	.-6      	; 0x95c <uart_putchar+0x4>
  USARTD0.DATA = data;
     962:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     966:	e0 ea       	ldi	r30, 0xA0	; 160
     968:	f9 e0       	ldi	r31, 0x09	; 9
     96a:	91 81       	ldd	r25, Z+1	; 0x01
     96c:	96 ff       	sbrs	r25, 6
     96e:	fd cf       	rjmp	.-6      	; 0x96a <uart_putchar+0x12>
#include "uart.h"
#include <stdio.h>

int uart_putchar(char c, FILE* stream) {
	uart_tx_byte(c);
	if(c == '\n') uart_tx_byte('\r');
     970:	8a 30       	cpi	r24, 0x0A	; 10
     972:	69 f4       	brne	.+26     	; 0x98e <uart_putchar+0x36>
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     974:	e0 ea       	ldi	r30, 0xA0	; 160
     976:	f9 e0       	ldi	r31, 0x09	; 9
     978:	81 81       	ldd	r24, Z+1	; 0x01
     97a:	85 ff       	sbrs	r24, 5
     97c:	fd cf       	rjmp	.-6      	; 0x978 <uart_putchar+0x20>
  USARTD0.DATA = data;
     97e:	8d e0       	ldi	r24, 0x0D	; 13
     980:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     984:	e0 ea       	ldi	r30, 0xA0	; 160
     986:	f9 e0       	ldi	r31, 0x09	; 9
     988:	81 81       	ldd	r24, Z+1	; 0x01
     98a:	86 ff       	sbrs	r24, 6
     98c:	fd cf       	rjmp	.-6      	; 0x988 <uart_putchar+0x30>
	return 0;
}
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	08 95       	ret

00000994 <uart_getchar>:
}
  
//Receive the specified byte called data over the UART bus. This function will complete when one byte has been fully received.
inline uint8_t uart_rx_byte(){
  while(!(USARTD0.STATUS & USART_RXCIF_bm)){} //Pause until data ready bit goes high
     994:	e0 ea       	ldi	r30, 0xA0	; 160
     996:	f9 e0       	ldi	r31, 0x09	; 9
     998:	81 81       	ldd	r24, Z+1	; 0x01
     99a:	88 23       	and	r24, r24
     99c:	ec f7       	brge	.-6      	; 0x998 <uart_getchar+0x4>
  return USARTD0.DATA;
     99e:	80 91 a0 09 	lds	r24, 0x09A0

int uart_getchar(FILE* stream) {
	char c = uart_rx_byte();
	return (c == '\r') ? '\n' : c;
     9a2:	8d 30       	cpi	r24, 0x0D	; 13
     9a4:	11 f0       	breq	.+4      	; 0x9aa <uart_getchar+0x16>
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	08 95       	ret
     9aa:	8a e0       	ldi	r24, 0x0A	; 10
     9ac:	90 e0       	ldi	r25, 0x00	; 0
}
     9ae:	08 95       	ret

000009b0 <stdinout_init>:

void stdinout_init(){
	uart_init();
     9b0:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <uart_init>

	static FILE uart_stream = FDEV_SETUP_STREAM(uart_putchar, uart_getchar, _FDEV_SETUP_RW);

	stdout = &uart_stream;
     9b4:	e4 ec       	ldi	r30, 0xC4	; 196
     9b6:	f0 e2       	ldi	r31, 0x20	; 32
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	90 e2       	ldi	r25, 0x20	; 32
     9bc:	82 83       	std	Z+2, r24	; 0x02
     9be:	93 83       	std	Z+3, r25	; 0x03
	stdin = &uart_stream;
     9c0:	80 83       	st	Z, r24
     9c2:	91 83       	std	Z+1, r25	; 0x01
     9c4:	08 95       	ret

000009c6 <timer_init>:
#include <stdint.h>
#include <avr/io.h>
#include "gpio.h"

//Setup the specified timer peripheral. Clear out any timer state and reset all counters. Set it to have the specified interrupt_level.
void timer_init(TC0_t* timer, uint8_t int_level){
     9c6:	fc 01       	movw	r30, r24
	timer->CTRLFSET = timer->CTRLFSET | 0b1000; //Executes reset command on CTRLFSet, see p179
     9c8:	81 85       	ldd	r24, Z+9	; 0x09
     9ca:	88 60       	ori	r24, 0x08	; 8
     9cc:	81 87       	std	Z+9, r24	; 0x09
	timer->INTCTRLA = 0b1 & int_level; //Enables overflow interrupt. See p134.
     9ce:	61 70       	andi	r22, 0x01	; 1
     9d0:	66 83       	std	Z+6, r22	; 0x06
     9d2:	08 95       	ret

000009d4 <timer_set>:
	setBit(timer->CTRLFSET, 0b1000, 1); //Executes restart command on CTRLFSet, see p179
}

//Takes in period as time in microseconds between every overflow interrupt.
void timer_set(TC0_t* timer, uint8_t prescaler, uint16_t period){
	timer->CTRLA = (0b00000111 & prescaler); //Set prescaler by setting lower 3 bits of CLKSel;
     9d4:	67 70       	andi	r22, 0x07	; 7
     9d6:	fc 01       	movw	r30, r24
     9d8:	60 83       	st	Z, r22
	timer->PER = period;
     9da:	46 a3       	std	Z+38, r20	; 0x26
     9dc:	57 a3       	std	Z+39, r21	; 0x27
     9de:	08 95       	ret

000009e0 <uart_init>:
#include "gpio.h"
#include <avr/io.h>
#include <stdio.h>

void uart_init(){
  gpio_set_mode(&PORTD, 0b100, 0);
     9e0:	40 e0       	ldi	r20, 0x00	; 0
     9e2:	64 e0       	ldi	r22, 0x04	; 4
     9e4:	80 e6       	ldi	r24, 0x60	; 96
     9e6:	96 e0       	ldi	r25, 0x06	; 6
     9e8:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
  gpio_set_mode(&PORTD, 0b1000, 1);
     9ec:	41 e0       	ldi	r20, 0x01	; 1
     9ee:	68 e0       	ldi	r22, 0x08	; 8
     9f0:	80 e6       	ldi	r24, 0x60	; 96
     9f2:	96 e0       	ldi	r25, 0x06	; 6
     9f4:	0e 94 4c 03 	call	0x698	; 0x698 <gpio_set_mode>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     9f8:	88 e0       	ldi	r24, 0x08	; 8
     9fa:	80 93 65 06 	sts	0x0665, r24
  gpio_set_out(&PORTD, 0b1000, 1);
  USARTD0.CTRLB = 0b00011000; //Initialize UART
     9fe:	e0 ea       	ldi	r30, 0xA0	; 160
     a00:	f9 e0       	ldi	r31, 0x09	; 9
     a02:	88 e1       	ldi	r24, 0x18	; 24
     a04:	84 83       	std	Z+4, r24	; 0x04
  USARTD0.CTRLC = 0b00000011; //Set UART start, stop, parity, # data bits
     a06:	83 e0       	ldi	r24, 0x03	; 3
     a08:	85 83       	std	Z+5, r24	; 0x05
  USARTD0.BAUDCTRLA = 0b00000000; //This and next line set baud rate to f_clk/16, or 1MHz
     a0a:	16 82       	std	Z+6, r1	; 0x06
  USARTD0.BAUDCTRLB = 0b00000000;
     a0c:	17 82       	std	Z+7, r1	; 0x07
     a0e:	08 95       	ret

00000a10 <__divmodsi4>:
     a10:	05 2e       	mov	r0, r21
     a12:	97 fb       	bst	r25, 7
     a14:	1e f4       	brtc	.+6      	; 0xa1c <__divmodsi4+0xc>
     a16:	00 94       	com	r0
     a18:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__negsi2>
     a1c:	57 fd       	sbrc	r21, 7
     a1e:	07 d0       	rcall	.+14     	; 0xa2e <__divmodsi4_neg2>
     a20:	0e 94 32 05 	call	0xa64	; 0xa64 <__udivmodsi4>
     a24:	07 fc       	sbrc	r0, 7
     a26:	03 d0       	rcall	.+6      	; 0xa2e <__divmodsi4_neg2>
     a28:	4e f4       	brtc	.+18     	; 0xa3c <__divmodsi4_exit>
     a2a:	0c 94 1f 05 	jmp	0xa3e	; 0xa3e <__negsi2>

00000a2e <__divmodsi4_neg2>:
     a2e:	50 95       	com	r21
     a30:	40 95       	com	r20
     a32:	30 95       	com	r19
     a34:	21 95       	neg	r18
     a36:	3f 4f       	sbci	r19, 0xFF	; 255
     a38:	4f 4f       	sbci	r20, 0xFF	; 255
     a3a:	5f 4f       	sbci	r21, 0xFF	; 255

00000a3c <__divmodsi4_exit>:
     a3c:	08 95       	ret

00000a3e <__negsi2>:
     a3e:	90 95       	com	r25
     a40:	80 95       	com	r24
     a42:	70 95       	com	r23
     a44:	61 95       	neg	r22
     a46:	7f 4f       	sbci	r23, 0xFF	; 255
     a48:	8f 4f       	sbci	r24, 0xFF	; 255
     a4a:	9f 4f       	sbci	r25, 0xFF	; 255
     a4c:	08 95       	ret

00000a4e <__muluhisi3>:
     a4e:	0e 94 54 05 	call	0xaa8	; 0xaa8 <__umulhisi3>
     a52:	a5 9f       	mul	r26, r21
     a54:	90 0d       	add	r25, r0
     a56:	b4 9f       	mul	r27, r20
     a58:	90 0d       	add	r25, r0
     a5a:	a4 9f       	mul	r26, r20
     a5c:	80 0d       	add	r24, r0
     a5e:	91 1d       	adc	r25, r1
     a60:	11 24       	eor	r1, r1
     a62:	08 95       	ret

00000a64 <__udivmodsi4>:
     a64:	a1 e2       	ldi	r26, 0x21	; 33
     a66:	1a 2e       	mov	r1, r26
     a68:	aa 1b       	sub	r26, r26
     a6a:	bb 1b       	sub	r27, r27
     a6c:	fd 01       	movw	r30, r26
     a6e:	0d c0       	rjmp	.+26     	; 0xa8a <__udivmodsi4_ep>

00000a70 <__udivmodsi4_loop>:
     a70:	aa 1f       	adc	r26, r26
     a72:	bb 1f       	adc	r27, r27
     a74:	ee 1f       	adc	r30, r30
     a76:	ff 1f       	adc	r31, r31
     a78:	a2 17       	cp	r26, r18
     a7a:	b3 07       	cpc	r27, r19
     a7c:	e4 07       	cpc	r30, r20
     a7e:	f5 07       	cpc	r31, r21
     a80:	20 f0       	brcs	.+8      	; 0xa8a <__udivmodsi4_ep>
     a82:	a2 1b       	sub	r26, r18
     a84:	b3 0b       	sbc	r27, r19
     a86:	e4 0b       	sbc	r30, r20
     a88:	f5 0b       	sbc	r31, r21

00000a8a <__udivmodsi4_ep>:
     a8a:	66 1f       	adc	r22, r22
     a8c:	77 1f       	adc	r23, r23
     a8e:	88 1f       	adc	r24, r24
     a90:	99 1f       	adc	r25, r25
     a92:	1a 94       	dec	r1
     a94:	69 f7       	brne	.-38     	; 0xa70 <__udivmodsi4_loop>
     a96:	60 95       	com	r22
     a98:	70 95       	com	r23
     a9a:	80 95       	com	r24
     a9c:	90 95       	com	r25
     a9e:	9b 01       	movw	r18, r22
     aa0:	ac 01       	movw	r20, r24
     aa2:	bd 01       	movw	r22, r26
     aa4:	cf 01       	movw	r24, r30
     aa6:	08 95       	ret

00000aa8 <__umulhisi3>:
     aa8:	a2 9f       	mul	r26, r18
     aaa:	b0 01       	movw	r22, r0
     aac:	b3 9f       	mul	r27, r19
     aae:	c0 01       	movw	r24, r0
     ab0:	a3 9f       	mul	r26, r19
     ab2:	70 0d       	add	r23, r0
     ab4:	81 1d       	adc	r24, r1
     ab6:	11 24       	eor	r1, r1
     ab8:	91 1d       	adc	r25, r1
     aba:	b2 9f       	mul	r27, r18
     abc:	70 0d       	add	r23, r0
     abe:	81 1d       	adc	r24, r1
     ac0:	11 24       	eor	r1, r1
     ac2:	91 1d       	adc	r25, r1
     ac4:	08 95       	ret

00000ac6 <strtol>:
     ac6:	2f 92       	push	r2
     ac8:	3f 92       	push	r3
     aca:	4f 92       	push	r4
     acc:	5f 92       	push	r5
     ace:	6f 92       	push	r6
     ad0:	7f 92       	push	r7
     ad2:	8f 92       	push	r8
     ad4:	9f 92       	push	r9
     ad6:	af 92       	push	r10
     ad8:	bf 92       	push	r11
     ada:	cf 92       	push	r12
     adc:	df 92       	push	r13
     ade:	ef 92       	push	r14
     ae0:	ff 92       	push	r15
     ae2:	0f 93       	push	r16
     ae4:	1f 93       	push	r17
     ae6:	cf 93       	push	r28
     ae8:	df 93       	push	r29
     aea:	5c 01       	movw	r10, r24
     aec:	6b 01       	movw	r12, r22
     aee:	7a 01       	movw	r14, r20
     af0:	61 15       	cp	r22, r1
     af2:	71 05       	cpc	r23, r1
     af4:	19 f0       	breq	.+6      	; 0xafc <strtol+0x36>
     af6:	fb 01       	movw	r30, r22
     af8:	80 83       	st	Z, r24
     afa:	91 83       	std	Z+1, r25	; 0x01
     afc:	e1 14       	cp	r14, r1
     afe:	f1 04       	cpc	r15, r1
     b00:	29 f0       	breq	.+10     	; 0xb0c <strtol+0x46>
     b02:	c7 01       	movw	r24, r14
     b04:	02 97       	sbiw	r24, 0x02	; 2
     b06:	83 97       	sbiw	r24, 0x23	; 35
     b08:	08 f0       	brcs	.+2      	; 0xb0c <strtol+0x46>
     b0a:	f1 c0       	rjmp	.+482    	; 0xcee <strtol+0x228>
     b0c:	e5 01       	movw	r28, r10
     b0e:	21 96       	adiw	r28, 0x01	; 1
     b10:	f5 01       	movw	r30, r10
     b12:	10 81       	ld	r17, Z
     b14:	81 2f       	mov	r24, r17
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	0e 94 8e 06 	call	0xd1c	; 0xd1c <isspace>
     b1c:	89 2b       	or	r24, r25
     b1e:	11 f0       	breq	.+4      	; 0xb24 <strtol+0x5e>
     b20:	5e 01       	movw	r10, r28
     b22:	f4 cf       	rjmp	.-24     	; 0xb0c <strtol+0x46>
     b24:	1d 32       	cpi	r17, 0x2D	; 45
     b26:	29 f4       	brne	.+10     	; 0xb32 <strtol+0x6c>
     b28:	21 96       	adiw	r28, 0x01	; 1
     b2a:	f5 01       	movw	r30, r10
     b2c:	11 81       	ldd	r17, Z+1	; 0x01
     b2e:	01 e0       	ldi	r16, 0x01	; 1
     b30:	07 c0       	rjmp	.+14     	; 0xb40 <strtol+0x7a>
     b32:	1b 32       	cpi	r17, 0x2B	; 43
     b34:	21 f4       	brne	.+8      	; 0xb3e <strtol+0x78>
     b36:	e5 01       	movw	r28, r10
     b38:	22 96       	adiw	r28, 0x02	; 2
     b3a:	f5 01       	movw	r30, r10
     b3c:	11 81       	ldd	r17, Z+1	; 0x01
     b3e:	00 e0       	ldi	r16, 0x00	; 0
     b40:	e1 14       	cp	r14, r1
     b42:	f1 04       	cpc	r15, r1
     b44:	59 f1       	breq	.+86     	; 0xb9c <strtol+0xd6>
     b46:	f0 e1       	ldi	r31, 0x10	; 16
     b48:	ef 16       	cp	r14, r31
     b4a:	f1 04       	cpc	r15, r1
     b4c:	61 f4       	brne	.+24     	; 0xb66 <strtol+0xa0>
     b4e:	10 33       	cpi	r17, 0x30	; 48
     b50:	e1 f4       	brne	.+56     	; 0xb8a <strtol+0xc4>
     b52:	88 81       	ld	r24, Y
     b54:	8f 7d       	andi	r24, 0xDF	; 223
     b56:	88 35       	cpi	r24, 0x58	; 88
     b58:	69 f5       	brne	.+90     	; 0xbb4 <strtol+0xee>
     b5a:	19 81       	ldd	r17, Y+1	; 0x01
     b5c:	22 96       	adiw	r28, 0x02	; 2
     b5e:	02 60       	ori	r16, 0x02	; 2
     b60:	70 e1       	ldi	r23, 0x10	; 16
     b62:	e7 2e       	mov	r14, r23
     b64:	f1 2c       	mov	r15, r1
     b66:	88 e0       	ldi	r24, 0x08	; 8
     b68:	e8 16       	cp	r14, r24
     b6a:	f1 04       	cpc	r15, r1
     b6c:	39 f1       	breq	.+78     	; 0xbbc <strtol+0xf6>
     b6e:	2c f4       	brge	.+10     	; 0xb7a <strtol+0xb4>
     b70:	f2 e0       	ldi	r31, 0x02	; 2
     b72:	ef 16       	cp	r14, r31
     b74:	f1 04       	cpc	r15, r1
     b76:	c9 f1       	breq	.+114    	; 0xbea <strtol+0x124>
     b78:	2a c0       	rjmp	.+84     	; 0xbce <strtol+0x108>
     b7a:	8a e0       	ldi	r24, 0x0A	; 10
     b7c:	e8 16       	cp	r14, r24
     b7e:	f1 04       	cpc	r15, r1
     b80:	79 f0       	breq	.+30     	; 0xba0 <strtol+0xda>
     b82:	e0 e1       	ldi	r30, 0x10	; 16
     b84:	ee 16       	cp	r14, r30
     b86:	f1 04       	cpc	r15, r1
     b88:	11 f5       	brne	.+68     	; 0xbce <strtol+0x108>
     b8a:	50 e1       	ldi	r21, 0x10	; 16
     b8c:	e5 2e       	mov	r14, r21
     b8e:	f1 2c       	mov	r15, r1
     b90:	81 2c       	mov	r8, r1
     b92:	91 2c       	mov	r9, r1
     b94:	a1 2c       	mov	r10, r1
     b96:	68 e0       	ldi	r22, 0x08	; 8
     b98:	b6 2e       	mov	r11, r22
     b9a:	2c c0       	rjmp	.+88     	; 0xbf4 <strtol+0x12e>
     b9c:	10 33       	cpi	r17, 0x30	; 48
     b9e:	c9 f2       	breq	.-78     	; 0xb52 <strtol+0x8c>
     ba0:	3a e0       	ldi	r19, 0x0A	; 10
     ba2:	e3 2e       	mov	r14, r19
     ba4:	f1 2c       	mov	r15, r1
     ba6:	4c ec       	ldi	r20, 0xCC	; 204
     ba8:	84 2e       	mov	r8, r20
     baa:	98 2c       	mov	r9, r8
     bac:	a8 2c       	mov	r10, r8
     bae:	4c e0       	ldi	r20, 0x0C	; 12
     bb0:	b4 2e       	mov	r11, r20
     bb2:	20 c0       	rjmp	.+64     	; 0xbf4 <strtol+0x12e>
     bb4:	10 e3       	ldi	r17, 0x30	; 48
     bb6:	e1 14       	cp	r14, r1
     bb8:	f1 04       	cpc	r15, r1
     bba:	a9 f6       	brne	.-86     	; 0xb66 <strtol+0xa0>
     bbc:	98 e0       	ldi	r25, 0x08	; 8
     bbe:	e9 2e       	mov	r14, r25
     bc0:	f1 2c       	mov	r15, r1
     bc2:	81 2c       	mov	r8, r1
     bc4:	91 2c       	mov	r9, r1
     bc6:	a1 2c       	mov	r10, r1
     bc8:	20 e1       	ldi	r18, 0x10	; 16
     bca:	b2 2e       	mov	r11, r18
     bcc:	13 c0       	rjmp	.+38     	; 0xbf4 <strtol+0x12e>
     bce:	60 e0       	ldi	r22, 0x00	; 0
     bd0:	70 e0       	ldi	r23, 0x00	; 0
     bd2:	80 e0       	ldi	r24, 0x00	; 0
     bd4:	90 e8       	ldi	r25, 0x80	; 128
     bd6:	97 01       	movw	r18, r14
     bd8:	0f 2c       	mov	r0, r15
     bda:	00 0c       	add	r0, r0
     bdc:	44 0b       	sbc	r20, r20
     bde:	55 0b       	sbc	r21, r21
     be0:	0e 94 32 05 	call	0xa64	; 0xa64 <__udivmodsi4>
     be4:	49 01       	movw	r8, r18
     be6:	5a 01       	movw	r10, r20
     be8:	05 c0       	rjmp	.+10     	; 0xbf4 <strtol+0x12e>
     bea:	81 2c       	mov	r8, r1
     bec:	91 2c       	mov	r9, r1
     bee:	a1 2c       	mov	r10, r1
     bf0:	80 e4       	ldi	r24, 0x40	; 64
     bf2:	b8 2e       	mov	r11, r24
     bf4:	60 e0       	ldi	r22, 0x00	; 0
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	a9 01       	movw	r20, r18
     bfc:	27 01       	movw	r4, r14
     bfe:	0f 2c       	mov	r0, r15
     c00:	00 0c       	add	r0, r0
     c02:	66 08       	sbc	r6, r6
     c04:	77 08       	sbc	r7, r7
     c06:	1e 01       	movw	r2, r28
     c08:	e0 ed       	ldi	r30, 0xD0	; 208
     c0a:	e1 0f       	add	r30, r17
     c0c:	ea 30       	cpi	r30, 0x0A	; 10
     c0e:	60 f0       	brcs	.+24     	; 0xc28 <strtol+0x162>
     c10:	8f eb       	ldi	r24, 0xBF	; 191
     c12:	81 0f       	add	r24, r17
     c14:	8a 31       	cpi	r24, 0x1A	; 26
     c16:	10 f4       	brcc	.+4      	; 0xc1c <strtol+0x156>
     c18:	e9 ec       	ldi	r30, 0xC9	; 201
     c1a:	05 c0       	rjmp	.+10     	; 0xc26 <strtol+0x160>
     c1c:	8f e9       	ldi	r24, 0x9F	; 159
     c1e:	81 0f       	add	r24, r17
     c20:	8a 31       	cpi	r24, 0x1A	; 26
     c22:	28 f5       	brcc	.+74     	; 0xc6e <strtol+0x1a8>
     c24:	e9 ea       	ldi	r30, 0xA9	; 169
     c26:	e1 0f       	add	r30, r17
     c28:	8e 2f       	mov	r24, r30
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	8e 15       	cp	r24, r14
     c2e:	9f 05       	cpc	r25, r15
     c30:	f4 f4       	brge	.+60     	; 0xc6e <strtol+0x1a8>
     c32:	67 fd       	sbrc	r22, 7
     c34:	18 c0       	rjmp	.+48     	; 0xc66 <strtol+0x1a0>
     c36:	82 16       	cp	r8, r18
     c38:	93 06       	cpc	r9, r19
     c3a:	a4 06       	cpc	r10, r20
     c3c:	b5 06       	cpc	r11, r21
     c3e:	90 f0       	brcs	.+36     	; 0xc64 <strtol+0x19e>
     c40:	c3 01       	movw	r24, r6
     c42:	b2 01       	movw	r22, r4
     c44:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__mulsi3>
     c48:	9b 01       	movw	r18, r22
     c4a:	ac 01       	movw	r20, r24
     c4c:	2e 0f       	add	r18, r30
     c4e:	31 1d       	adc	r19, r1
     c50:	41 1d       	adc	r20, r1
     c52:	51 1d       	adc	r21, r1
     c54:	21 30       	cpi	r18, 0x01	; 1
     c56:	31 05       	cpc	r19, r1
     c58:	41 05       	cpc	r20, r1
     c5a:	f0 e8       	ldi	r31, 0x80	; 128
     c5c:	5f 07       	cpc	r21, r31
     c5e:	10 f4       	brcc	.+4      	; 0xc64 <strtol+0x19e>
     c60:	61 e0       	ldi	r22, 0x01	; 1
     c62:	01 c0       	rjmp	.+2      	; 0xc66 <strtol+0x1a0>
     c64:	6f ef       	ldi	r22, 0xFF	; 255
     c66:	21 96       	adiw	r28, 0x01	; 1
     c68:	f1 01       	movw	r30, r2
     c6a:	10 81       	ld	r17, Z
     c6c:	cc cf       	rjmp	.-104    	; 0xc06 <strtol+0x140>
     c6e:	80 2f       	mov	r24, r16
     c70:	81 70       	andi	r24, 0x01	; 1
     c72:	c1 14       	cp	r12, r1
     c74:	d1 04       	cpc	r13, r1
     c76:	71 f0       	breq	.+28     	; 0xc94 <strtol+0x1ce>
     c78:	66 23       	and	r22, r22
     c7a:	29 f0       	breq	.+10     	; 0xc86 <strtol+0x1c0>
     c7c:	21 97       	sbiw	r28, 0x01	; 1
     c7e:	f6 01       	movw	r30, r12
     c80:	c0 83       	st	Z, r28
     c82:	d1 83       	std	Z+1, r29	; 0x01
     c84:	07 c0       	rjmp	.+14     	; 0xc94 <strtol+0x1ce>
     c86:	01 ff       	sbrs	r16, 1
     c88:	19 c0       	rjmp	.+50     	; 0xcbc <strtol+0x1f6>
     c8a:	22 97       	sbiw	r28, 0x02	; 2
     c8c:	f6 01       	movw	r30, r12
     c8e:	c0 83       	st	Z, r28
     c90:	d1 83       	std	Z+1, r29	; 0x01
     c92:	14 c0       	rjmp	.+40     	; 0xcbc <strtol+0x1f6>
     c94:	67 ff       	sbrs	r22, 7
     c96:	12 c0       	rjmp	.+36     	; 0xcbc <strtol+0x1f6>
     c98:	81 11       	cpse	r24, r1
     c9a:	05 c0       	rjmp	.+10     	; 0xca6 <strtol+0x1e0>
     c9c:	2f ef       	ldi	r18, 0xFF	; 255
     c9e:	3f ef       	ldi	r19, 0xFF	; 255
     ca0:	4f ef       	ldi	r20, 0xFF	; 255
     ca2:	5f e7       	ldi	r21, 0x7F	; 127
     ca4:	04 c0       	rjmp	.+8      	; 0xcae <strtol+0x1e8>
     ca6:	20 e0       	ldi	r18, 0x00	; 0
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	40 e0       	ldi	r20, 0x00	; 0
     cac:	50 e8       	ldi	r21, 0x80	; 128
     cae:	82 e2       	ldi	r24, 0x22	; 34
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	80 93 ca 20 	sts	0x20CA, r24
     cb6:	90 93 cb 20 	sts	0x20CB, r25
     cba:	16 c0       	rjmp	.+44     	; 0xce8 <strtol+0x222>
     cbc:	88 23       	and	r24, r24
     cbe:	41 f0       	breq	.+16     	; 0xcd0 <strtol+0x20a>
     cc0:	50 95       	com	r21
     cc2:	40 95       	com	r20
     cc4:	30 95       	com	r19
     cc6:	21 95       	neg	r18
     cc8:	3f 4f       	sbci	r19, 0xFF	; 255
     cca:	4f 4f       	sbci	r20, 0xFF	; 255
     ccc:	5f 4f       	sbci	r21, 0xFF	; 255
     cce:	0c c0       	rjmp	.+24     	; 0xce8 <strtol+0x222>
     cd0:	57 ff       	sbrs	r21, 7
     cd2:	0a c0       	rjmp	.+20     	; 0xce8 <strtol+0x222>
     cd4:	82 e2       	ldi	r24, 0x22	; 34
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	80 93 ca 20 	sts	0x20CA, r24
     cdc:	90 93 cb 20 	sts	0x20CB, r25
     ce0:	2f ef       	ldi	r18, 0xFF	; 255
     ce2:	3f ef       	ldi	r19, 0xFF	; 255
     ce4:	4f ef       	ldi	r20, 0xFF	; 255
     ce6:	5f e7       	ldi	r21, 0x7F	; 127
     ce8:	b9 01       	movw	r22, r18
     cea:	ca 01       	movw	r24, r20
     cec:	04 c0       	rjmp	.+8      	; 0xcf6 <strtol+0x230>
     cee:	60 e0       	ldi	r22, 0x00	; 0
     cf0:	70 e0       	ldi	r23, 0x00	; 0
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	df 91       	pop	r29
     cf8:	cf 91       	pop	r28
     cfa:	1f 91       	pop	r17
     cfc:	0f 91       	pop	r16
     cfe:	ff 90       	pop	r15
     d00:	ef 90       	pop	r14
     d02:	df 90       	pop	r13
     d04:	cf 90       	pop	r12
     d06:	bf 90       	pop	r11
     d08:	af 90       	pop	r10
     d0a:	9f 90       	pop	r9
     d0c:	8f 90       	pop	r8
     d0e:	7f 90       	pop	r7
     d10:	6f 90       	pop	r6
     d12:	5f 90       	pop	r5
     d14:	4f 90       	pop	r4
     d16:	3f 90       	pop	r3
     d18:	2f 90       	pop	r2
     d1a:	08 95       	ret

00000d1c <isspace>:
     d1c:	91 11       	cpse	r25, r1
     d1e:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__ctype_isfalse>
     d22:	80 32       	cpi	r24, 0x20	; 32
     d24:	19 f0       	breq	.+6      	; 0xd2c <isspace+0x10>
     d26:	89 50       	subi	r24, 0x09	; 9
     d28:	85 50       	subi	r24, 0x05	; 5
     d2a:	c8 f7       	brcc	.-14     	; 0xd1e <isspace+0x2>
     d2c:	08 95       	ret

00000d2e <gets>:
     d2e:	0f 93       	push	r16
     d30:	1f 93       	push	r17
     d32:	cf 93       	push	r28
     d34:	df 93       	push	r29
     d36:	e0 91 c4 20 	lds	r30, 0x20C4
     d3a:	f0 91 c5 20 	lds	r31, 0x20C5
     d3e:	23 81       	ldd	r18, Z+3	; 0x03
     d40:	20 fd       	sbrc	r18, 0
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <gets+0x1c>
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	17 c0       	rjmp	.+46     	; 0xd78 <gets+0x4a>
     d4a:	c9 2f       	mov	r28, r25
     d4c:	d8 2f       	mov	r29, r24
     d4e:	08 2f       	mov	r16, r24
     d50:	19 2f       	mov	r17, r25
     d52:	80 91 c4 20 	lds	r24, 0x20C4
     d56:	90 91 c5 20 	lds	r25, 0x20C5
     d5a:	0e 94 13 09 	call	0x1226	; 0x1226 <fgetc>
     d5e:	8f 3f       	cpi	r24, 0xFF	; 255
     d60:	2f ef       	ldi	r18, 0xFF	; 255
     d62:	92 07       	cpc	r25, r18
     d64:	79 f3       	breq	.-34     	; 0xd44 <gets+0x16>
     d66:	f8 01       	movw	r30, r16
     d68:	81 93       	st	Z+, r24
     d6a:	8f 01       	movw	r16, r30
     d6c:	0a 97       	sbiw	r24, 0x0a	; 10
     d6e:	89 f7       	brne	.-30     	; 0xd52 <gets+0x24>
     d70:	31 97       	sbiw	r30, 0x01	; 1
     d72:	10 82       	st	Z, r1
     d74:	8d 2f       	mov	r24, r29
     d76:	9c 2f       	mov	r25, r28
     d78:	df 91       	pop	r29
     d7a:	cf 91       	pop	r28
     d7c:	1f 91       	pop	r17
     d7e:	0f 91       	pop	r16
     d80:	08 95       	ret

00000d82 <printf>:
     d82:	cf 93       	push	r28
     d84:	df 93       	push	r29
     d86:	cd b7       	in	r28, 0x3d	; 61
     d88:	de b7       	in	r29, 0x3e	; 62
     d8a:	ae 01       	movw	r20, r28
     d8c:	4a 5f       	subi	r20, 0xFA	; 250
     d8e:	5f 4f       	sbci	r21, 0xFF	; 255
     d90:	fa 01       	movw	r30, r20
     d92:	61 91       	ld	r22, Z+
     d94:	71 91       	ld	r23, Z+
     d96:	af 01       	movw	r20, r30
     d98:	80 91 c6 20 	lds	r24, 0x20C6
     d9c:	90 91 c7 20 	lds	r25, 0x20C7
     da0:	0e 94 05 07 	call	0xe0a	; 0xe0a <vfprintf>
     da4:	df 91       	pop	r29
     da6:	cf 91       	pop	r28
     da8:	08 95       	ret

00000daa <puts>:
     daa:	0f 93       	push	r16
     dac:	1f 93       	push	r17
     dae:	cf 93       	push	r28
     db0:	df 93       	push	r29
     db2:	e0 91 c6 20 	lds	r30, 0x20C6
     db6:	f0 91 c7 20 	lds	r31, 0x20C7
     dba:	23 81       	ldd	r18, Z+3	; 0x03
     dbc:	21 ff       	sbrs	r18, 1
     dbe:	1b c0       	rjmp	.+54     	; 0xdf6 <puts+0x4c>
     dc0:	8c 01       	movw	r16, r24
     dc2:	d0 e0       	ldi	r29, 0x00	; 0
     dc4:	c0 e0       	ldi	r28, 0x00	; 0
     dc6:	f8 01       	movw	r30, r16
     dc8:	81 91       	ld	r24, Z+
     dca:	8f 01       	movw	r16, r30
     dcc:	60 91 c6 20 	lds	r22, 0x20C6
     dd0:	70 91 c7 20 	lds	r23, 0x20C7
     dd4:	db 01       	movw	r26, r22
     dd6:	18 96       	adiw	r26, 0x08	; 8
     dd8:	ed 91       	ld	r30, X+
     dda:	fc 91       	ld	r31, X
     ddc:	19 97       	sbiw	r26, 0x09	; 9
     dde:	88 23       	and	r24, r24
     de0:	31 f0       	breq	.+12     	; 0xdee <puts+0x44>
     de2:	19 95       	eicall
     de4:	89 2b       	or	r24, r25
     de6:	79 f3       	breq	.-34     	; 0xdc6 <puts+0x1c>
     de8:	df ef       	ldi	r29, 0xFF	; 255
     dea:	cf ef       	ldi	r28, 0xFF	; 255
     dec:	ec cf       	rjmp	.-40     	; 0xdc6 <puts+0x1c>
     dee:	8a e0       	ldi	r24, 0x0A	; 10
     df0:	19 95       	eicall
     df2:	89 2b       	or	r24, r25
     df4:	19 f0       	breq	.+6      	; 0xdfc <puts+0x52>
     df6:	8f ef       	ldi	r24, 0xFF	; 255
     df8:	9f ef       	ldi	r25, 0xFF	; 255
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <puts+0x56>
     dfc:	8d 2f       	mov	r24, r29
     dfe:	9c 2f       	mov	r25, r28
     e00:	df 91       	pop	r29
     e02:	cf 91       	pop	r28
     e04:	1f 91       	pop	r17
     e06:	0f 91       	pop	r16
     e08:	08 95       	ret

00000e0a <vfprintf>:
     e0a:	2f 92       	push	r2
     e0c:	3f 92       	push	r3
     e0e:	4f 92       	push	r4
     e10:	5f 92       	push	r5
     e12:	6f 92       	push	r6
     e14:	7f 92       	push	r7
     e16:	8f 92       	push	r8
     e18:	9f 92       	push	r9
     e1a:	af 92       	push	r10
     e1c:	bf 92       	push	r11
     e1e:	cf 92       	push	r12
     e20:	df 92       	push	r13
     e22:	ef 92       	push	r14
     e24:	ff 92       	push	r15
     e26:	0f 93       	push	r16
     e28:	1f 93       	push	r17
     e2a:	cf 93       	push	r28
     e2c:	df 93       	push	r29
     e2e:	cd b7       	in	r28, 0x3d	; 61
     e30:	de b7       	in	r29, 0x3e	; 62
     e32:	2c 97       	sbiw	r28, 0x0c	; 12
     e34:	cd bf       	out	0x3d, r28	; 61
     e36:	de bf       	out	0x3e, r29	; 62
     e38:	7c 01       	movw	r14, r24
     e3a:	6b 01       	movw	r12, r22
     e3c:	8a 01       	movw	r16, r20
     e3e:	fc 01       	movw	r30, r24
     e40:	16 82       	std	Z+6, r1	; 0x06
     e42:	17 82       	std	Z+7, r1	; 0x07
     e44:	83 81       	ldd	r24, Z+3	; 0x03
     e46:	81 ff       	sbrs	r24, 1
     e48:	bd c1       	rjmp	.+890    	; 0x11c4 <vfprintf+0x3ba>
     e4a:	ce 01       	movw	r24, r28
     e4c:	01 96       	adiw	r24, 0x01	; 1
     e4e:	4c 01       	movw	r8, r24
     e50:	f7 01       	movw	r30, r14
     e52:	93 81       	ldd	r25, Z+3	; 0x03
     e54:	f6 01       	movw	r30, r12
     e56:	93 fd       	sbrc	r25, 3
     e58:	85 91       	lpm	r24, Z+
     e5a:	93 ff       	sbrs	r25, 3
     e5c:	81 91       	ld	r24, Z+
     e5e:	6f 01       	movw	r12, r30
     e60:	88 23       	and	r24, r24
     e62:	09 f4       	brne	.+2      	; 0xe66 <vfprintf+0x5c>
     e64:	ab c1       	rjmp	.+854    	; 0x11bc <vfprintf+0x3b2>
     e66:	85 32       	cpi	r24, 0x25	; 37
     e68:	39 f4       	brne	.+14     	; 0xe78 <vfprintf+0x6e>
     e6a:	93 fd       	sbrc	r25, 3
     e6c:	85 91       	lpm	r24, Z+
     e6e:	93 ff       	sbrs	r25, 3
     e70:	81 91       	ld	r24, Z+
     e72:	6f 01       	movw	r12, r30
     e74:	85 32       	cpi	r24, 0x25	; 37
     e76:	29 f4       	brne	.+10     	; 0xe82 <vfprintf+0x78>
     e78:	b7 01       	movw	r22, r14
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
     e80:	e7 cf       	rjmp	.-50     	; 0xe50 <vfprintf+0x46>
     e82:	51 2c       	mov	r5, r1
     e84:	31 2c       	mov	r3, r1
     e86:	20 e0       	ldi	r18, 0x00	; 0
     e88:	20 32       	cpi	r18, 0x20	; 32
     e8a:	a0 f4       	brcc	.+40     	; 0xeb4 <vfprintf+0xaa>
     e8c:	8b 32       	cpi	r24, 0x2B	; 43
     e8e:	69 f0       	breq	.+26     	; 0xeaa <vfprintf+0xa0>
     e90:	30 f4       	brcc	.+12     	; 0xe9e <vfprintf+0x94>
     e92:	80 32       	cpi	r24, 0x20	; 32
     e94:	59 f0       	breq	.+22     	; 0xeac <vfprintf+0xa2>
     e96:	83 32       	cpi	r24, 0x23	; 35
     e98:	69 f4       	brne	.+26     	; 0xeb4 <vfprintf+0xaa>
     e9a:	20 61       	ori	r18, 0x10	; 16
     e9c:	2c c0       	rjmp	.+88     	; 0xef6 <vfprintf+0xec>
     e9e:	8d 32       	cpi	r24, 0x2D	; 45
     ea0:	39 f0       	breq	.+14     	; 0xeb0 <vfprintf+0xa6>
     ea2:	80 33       	cpi	r24, 0x30	; 48
     ea4:	39 f4       	brne	.+14     	; 0xeb4 <vfprintf+0xaa>
     ea6:	21 60       	ori	r18, 0x01	; 1
     ea8:	26 c0       	rjmp	.+76     	; 0xef6 <vfprintf+0xec>
     eaa:	22 60       	ori	r18, 0x02	; 2
     eac:	24 60       	ori	r18, 0x04	; 4
     eae:	23 c0       	rjmp	.+70     	; 0xef6 <vfprintf+0xec>
     eb0:	28 60       	ori	r18, 0x08	; 8
     eb2:	21 c0       	rjmp	.+66     	; 0xef6 <vfprintf+0xec>
     eb4:	27 fd       	sbrc	r18, 7
     eb6:	27 c0       	rjmp	.+78     	; 0xf06 <vfprintf+0xfc>
     eb8:	30 ed       	ldi	r19, 0xD0	; 208
     eba:	38 0f       	add	r19, r24
     ebc:	3a 30       	cpi	r19, 0x0A	; 10
     ebe:	78 f4       	brcc	.+30     	; 0xede <vfprintf+0xd4>
     ec0:	26 ff       	sbrs	r18, 6
     ec2:	06 c0       	rjmp	.+12     	; 0xed0 <vfprintf+0xc6>
     ec4:	fa e0       	ldi	r31, 0x0A	; 10
     ec6:	5f 9e       	mul	r5, r31
     ec8:	30 0d       	add	r19, r0
     eca:	11 24       	eor	r1, r1
     ecc:	53 2e       	mov	r5, r19
     ece:	13 c0       	rjmp	.+38     	; 0xef6 <vfprintf+0xec>
     ed0:	8a e0       	ldi	r24, 0x0A	; 10
     ed2:	38 9e       	mul	r3, r24
     ed4:	30 0d       	add	r19, r0
     ed6:	11 24       	eor	r1, r1
     ed8:	33 2e       	mov	r3, r19
     eda:	20 62       	ori	r18, 0x20	; 32
     edc:	0c c0       	rjmp	.+24     	; 0xef6 <vfprintf+0xec>
     ede:	8e 32       	cpi	r24, 0x2E	; 46
     ee0:	21 f4       	brne	.+8      	; 0xeea <vfprintf+0xe0>
     ee2:	26 fd       	sbrc	r18, 6
     ee4:	6b c1       	rjmp	.+726    	; 0x11bc <vfprintf+0x3b2>
     ee6:	20 64       	ori	r18, 0x40	; 64
     ee8:	06 c0       	rjmp	.+12     	; 0xef6 <vfprintf+0xec>
     eea:	8c 36       	cpi	r24, 0x6C	; 108
     eec:	11 f4       	brne	.+4      	; 0xef2 <vfprintf+0xe8>
     eee:	20 68       	ori	r18, 0x80	; 128
     ef0:	02 c0       	rjmp	.+4      	; 0xef6 <vfprintf+0xec>
     ef2:	88 36       	cpi	r24, 0x68	; 104
     ef4:	41 f4       	brne	.+16     	; 0xf06 <vfprintf+0xfc>
     ef6:	f6 01       	movw	r30, r12
     ef8:	93 fd       	sbrc	r25, 3
     efa:	85 91       	lpm	r24, Z+
     efc:	93 ff       	sbrs	r25, 3
     efe:	81 91       	ld	r24, Z+
     f00:	6f 01       	movw	r12, r30
     f02:	81 11       	cpse	r24, r1
     f04:	c1 cf       	rjmp	.-126    	; 0xe88 <vfprintf+0x7e>
     f06:	98 2f       	mov	r25, r24
     f08:	9f 7d       	andi	r25, 0xDF	; 223
     f0a:	95 54       	subi	r25, 0x45	; 69
     f0c:	93 30       	cpi	r25, 0x03	; 3
     f0e:	28 f4       	brcc	.+10     	; 0xf1a <vfprintf+0x110>
     f10:	0c 5f       	subi	r16, 0xFC	; 252
     f12:	1f 4f       	sbci	r17, 0xFF	; 255
     f14:	ff e3       	ldi	r31, 0x3F	; 63
     f16:	f9 83       	std	Y+1, r31	; 0x01
     f18:	0d c0       	rjmp	.+26     	; 0xf34 <vfprintf+0x12a>
     f1a:	83 36       	cpi	r24, 0x63	; 99
     f1c:	31 f0       	breq	.+12     	; 0xf2a <vfprintf+0x120>
     f1e:	83 37       	cpi	r24, 0x73	; 115
     f20:	71 f0       	breq	.+28     	; 0xf3e <vfprintf+0x134>
     f22:	83 35       	cpi	r24, 0x53	; 83
     f24:	09 f0       	breq	.+2      	; 0xf28 <vfprintf+0x11e>
     f26:	5b c0       	rjmp	.+182    	; 0xfde <vfprintf+0x1d4>
     f28:	22 c0       	rjmp	.+68     	; 0xf6e <vfprintf+0x164>
     f2a:	f8 01       	movw	r30, r16
     f2c:	80 81       	ld	r24, Z
     f2e:	89 83       	std	Y+1, r24	; 0x01
     f30:	0e 5f       	subi	r16, 0xFE	; 254
     f32:	1f 4f       	sbci	r17, 0xFF	; 255
     f34:	44 24       	eor	r4, r4
     f36:	43 94       	inc	r4
     f38:	51 2c       	mov	r5, r1
     f3a:	54 01       	movw	r10, r8
     f3c:	15 c0       	rjmp	.+42     	; 0xf68 <vfprintf+0x15e>
     f3e:	38 01       	movw	r6, r16
     f40:	f2 e0       	ldi	r31, 0x02	; 2
     f42:	6f 0e       	add	r6, r31
     f44:	71 1c       	adc	r7, r1
     f46:	f8 01       	movw	r30, r16
     f48:	a0 80       	ld	r10, Z
     f4a:	b1 80       	ldd	r11, Z+1	; 0x01
     f4c:	26 ff       	sbrs	r18, 6
     f4e:	03 c0       	rjmp	.+6      	; 0xf56 <vfprintf+0x14c>
     f50:	65 2d       	mov	r22, r5
     f52:	70 e0       	ldi	r23, 0x00	; 0
     f54:	02 c0       	rjmp	.+4      	; 0xf5a <vfprintf+0x150>
     f56:	6f ef       	ldi	r22, 0xFF	; 255
     f58:	7f ef       	ldi	r23, 0xFF	; 255
     f5a:	c5 01       	movw	r24, r10
     f5c:	2c 87       	std	Y+12, r18	; 0x0c
     f5e:	0e 94 08 09 	call	0x1210	; 0x1210 <strnlen>
     f62:	2c 01       	movw	r4, r24
     f64:	83 01       	movw	r16, r6
     f66:	2c 85       	ldd	r18, Y+12	; 0x0c
     f68:	2f 77       	andi	r18, 0x7F	; 127
     f6a:	22 2e       	mov	r2, r18
     f6c:	17 c0       	rjmp	.+46     	; 0xf9c <vfprintf+0x192>
     f6e:	38 01       	movw	r6, r16
     f70:	f2 e0       	ldi	r31, 0x02	; 2
     f72:	6f 0e       	add	r6, r31
     f74:	71 1c       	adc	r7, r1
     f76:	f8 01       	movw	r30, r16
     f78:	a0 80       	ld	r10, Z
     f7a:	b1 80       	ldd	r11, Z+1	; 0x01
     f7c:	26 ff       	sbrs	r18, 6
     f7e:	03 c0       	rjmp	.+6      	; 0xf86 <vfprintf+0x17c>
     f80:	65 2d       	mov	r22, r5
     f82:	70 e0       	ldi	r23, 0x00	; 0
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <vfprintf+0x180>
     f86:	6f ef       	ldi	r22, 0xFF	; 255
     f88:	7f ef       	ldi	r23, 0xFF	; 255
     f8a:	c5 01       	movw	r24, r10
     f8c:	2c 87       	std	Y+12, r18	; 0x0c
     f8e:	0e 94 fd 08 	call	0x11fa	; 0x11fa <strnlen_P>
     f92:	2c 01       	movw	r4, r24
     f94:	2c 85       	ldd	r18, Y+12	; 0x0c
     f96:	20 68       	ori	r18, 0x80	; 128
     f98:	22 2e       	mov	r2, r18
     f9a:	83 01       	movw	r16, r6
     f9c:	23 fc       	sbrc	r2, 3
     f9e:	1b c0       	rjmp	.+54     	; 0xfd6 <vfprintf+0x1cc>
     fa0:	83 2d       	mov	r24, r3
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	48 16       	cp	r4, r24
     fa6:	59 06       	cpc	r5, r25
     fa8:	b0 f4       	brcc	.+44     	; 0xfd6 <vfprintf+0x1cc>
     faa:	b7 01       	movw	r22, r14
     fac:	80 e2       	ldi	r24, 0x20	; 32
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
     fb4:	3a 94       	dec	r3
     fb6:	f4 cf       	rjmp	.-24     	; 0xfa0 <vfprintf+0x196>
     fb8:	f5 01       	movw	r30, r10
     fba:	27 fc       	sbrc	r2, 7
     fbc:	85 91       	lpm	r24, Z+
     fbe:	27 fe       	sbrs	r2, 7
     fc0:	81 91       	ld	r24, Z+
     fc2:	5f 01       	movw	r10, r30
     fc4:	b7 01       	movw	r22, r14
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
     fcc:	31 10       	cpse	r3, r1
     fce:	3a 94       	dec	r3
     fd0:	f1 e0       	ldi	r31, 0x01	; 1
     fd2:	4f 1a       	sub	r4, r31
     fd4:	51 08       	sbc	r5, r1
     fd6:	41 14       	cp	r4, r1
     fd8:	51 04       	cpc	r5, r1
     fda:	71 f7       	brne	.-36     	; 0xfb8 <vfprintf+0x1ae>
     fdc:	e5 c0       	rjmp	.+458    	; 0x11a8 <vfprintf+0x39e>
     fde:	84 36       	cpi	r24, 0x64	; 100
     fe0:	11 f0       	breq	.+4      	; 0xfe6 <vfprintf+0x1dc>
     fe2:	89 36       	cpi	r24, 0x69	; 105
     fe4:	39 f5       	brne	.+78     	; 0x1034 <vfprintf+0x22a>
     fe6:	f8 01       	movw	r30, r16
     fe8:	27 ff       	sbrs	r18, 7
     fea:	07 c0       	rjmp	.+14     	; 0xffa <vfprintf+0x1f0>
     fec:	60 81       	ld	r22, Z
     fee:	71 81       	ldd	r23, Z+1	; 0x01
     ff0:	82 81       	ldd	r24, Z+2	; 0x02
     ff2:	93 81       	ldd	r25, Z+3	; 0x03
     ff4:	0c 5f       	subi	r16, 0xFC	; 252
     ff6:	1f 4f       	sbci	r17, 0xFF	; 255
     ff8:	08 c0       	rjmp	.+16     	; 0x100a <vfprintf+0x200>
     ffa:	60 81       	ld	r22, Z
     ffc:	71 81       	ldd	r23, Z+1	; 0x01
     ffe:	07 2e       	mov	r0, r23
    1000:	00 0c       	add	r0, r0
    1002:	88 0b       	sbc	r24, r24
    1004:	99 0b       	sbc	r25, r25
    1006:	0e 5f       	subi	r16, 0xFE	; 254
    1008:	1f 4f       	sbci	r17, 0xFF	; 255
    100a:	2f 76       	andi	r18, 0x6F	; 111
    100c:	72 2e       	mov	r7, r18
    100e:	97 ff       	sbrs	r25, 7
    1010:	09 c0       	rjmp	.+18     	; 0x1024 <vfprintf+0x21a>
    1012:	90 95       	com	r25
    1014:	80 95       	com	r24
    1016:	70 95       	com	r23
    1018:	61 95       	neg	r22
    101a:	7f 4f       	sbci	r23, 0xFF	; 255
    101c:	8f 4f       	sbci	r24, 0xFF	; 255
    101e:	9f 4f       	sbci	r25, 0xFF	; 255
    1020:	20 68       	ori	r18, 0x80	; 128
    1022:	72 2e       	mov	r7, r18
    1024:	2a e0       	ldi	r18, 0x0A	; 10
    1026:	30 e0       	ldi	r19, 0x00	; 0
    1028:	a4 01       	movw	r20, r8
    102a:	0e 94 89 09 	call	0x1312	; 0x1312 <__ultoa_invert>
    102e:	a8 2e       	mov	r10, r24
    1030:	a8 18       	sub	r10, r8
    1032:	44 c0       	rjmp	.+136    	; 0x10bc <vfprintf+0x2b2>
    1034:	85 37       	cpi	r24, 0x75	; 117
    1036:	29 f4       	brne	.+10     	; 0x1042 <vfprintf+0x238>
    1038:	2f 7e       	andi	r18, 0xEF	; 239
    103a:	b2 2e       	mov	r11, r18
    103c:	2a e0       	ldi	r18, 0x0A	; 10
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	25 c0       	rjmp	.+74     	; 0x108c <vfprintf+0x282>
    1042:	f2 2f       	mov	r31, r18
    1044:	f9 7f       	andi	r31, 0xF9	; 249
    1046:	bf 2e       	mov	r11, r31
    1048:	8f 36       	cpi	r24, 0x6F	; 111
    104a:	c1 f0       	breq	.+48     	; 0x107c <vfprintf+0x272>
    104c:	18 f4       	brcc	.+6      	; 0x1054 <vfprintf+0x24a>
    104e:	88 35       	cpi	r24, 0x58	; 88
    1050:	79 f0       	breq	.+30     	; 0x1070 <vfprintf+0x266>
    1052:	b4 c0       	rjmp	.+360    	; 0x11bc <vfprintf+0x3b2>
    1054:	80 37       	cpi	r24, 0x70	; 112
    1056:	19 f0       	breq	.+6      	; 0x105e <vfprintf+0x254>
    1058:	88 37       	cpi	r24, 0x78	; 120
    105a:	21 f0       	breq	.+8      	; 0x1064 <vfprintf+0x25a>
    105c:	af c0       	rjmp	.+350    	; 0x11bc <vfprintf+0x3b2>
    105e:	2f 2f       	mov	r18, r31
    1060:	20 61       	ori	r18, 0x10	; 16
    1062:	b2 2e       	mov	r11, r18
    1064:	b4 fe       	sbrs	r11, 4
    1066:	0d c0       	rjmp	.+26     	; 0x1082 <vfprintf+0x278>
    1068:	8b 2d       	mov	r24, r11
    106a:	84 60       	ori	r24, 0x04	; 4
    106c:	b8 2e       	mov	r11, r24
    106e:	09 c0       	rjmp	.+18     	; 0x1082 <vfprintf+0x278>
    1070:	24 ff       	sbrs	r18, 4
    1072:	0a c0       	rjmp	.+20     	; 0x1088 <vfprintf+0x27e>
    1074:	9f 2f       	mov	r25, r31
    1076:	96 60       	ori	r25, 0x06	; 6
    1078:	b9 2e       	mov	r11, r25
    107a:	06 c0       	rjmp	.+12     	; 0x1088 <vfprintf+0x27e>
    107c:	28 e0       	ldi	r18, 0x08	; 8
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	05 c0       	rjmp	.+10     	; 0x108c <vfprintf+0x282>
    1082:	20 e1       	ldi	r18, 0x10	; 16
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	02 c0       	rjmp	.+4      	; 0x108c <vfprintf+0x282>
    1088:	20 e1       	ldi	r18, 0x10	; 16
    108a:	32 e0       	ldi	r19, 0x02	; 2
    108c:	f8 01       	movw	r30, r16
    108e:	b7 fe       	sbrs	r11, 7
    1090:	07 c0       	rjmp	.+14     	; 0x10a0 <vfprintf+0x296>
    1092:	60 81       	ld	r22, Z
    1094:	71 81       	ldd	r23, Z+1	; 0x01
    1096:	82 81       	ldd	r24, Z+2	; 0x02
    1098:	93 81       	ldd	r25, Z+3	; 0x03
    109a:	0c 5f       	subi	r16, 0xFC	; 252
    109c:	1f 4f       	sbci	r17, 0xFF	; 255
    109e:	06 c0       	rjmp	.+12     	; 0x10ac <vfprintf+0x2a2>
    10a0:	60 81       	ld	r22, Z
    10a2:	71 81       	ldd	r23, Z+1	; 0x01
    10a4:	80 e0       	ldi	r24, 0x00	; 0
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	0e 5f       	subi	r16, 0xFE	; 254
    10aa:	1f 4f       	sbci	r17, 0xFF	; 255
    10ac:	a4 01       	movw	r20, r8
    10ae:	0e 94 89 09 	call	0x1312	; 0x1312 <__ultoa_invert>
    10b2:	a8 2e       	mov	r10, r24
    10b4:	a8 18       	sub	r10, r8
    10b6:	fb 2d       	mov	r31, r11
    10b8:	ff 77       	andi	r31, 0x7F	; 127
    10ba:	7f 2e       	mov	r7, r31
    10bc:	76 fe       	sbrs	r7, 6
    10be:	0b c0       	rjmp	.+22     	; 0x10d6 <vfprintf+0x2cc>
    10c0:	37 2d       	mov	r19, r7
    10c2:	3e 7f       	andi	r19, 0xFE	; 254
    10c4:	a5 14       	cp	r10, r5
    10c6:	50 f4       	brcc	.+20     	; 0x10dc <vfprintf+0x2d2>
    10c8:	74 fe       	sbrs	r7, 4
    10ca:	0a c0       	rjmp	.+20     	; 0x10e0 <vfprintf+0x2d6>
    10cc:	72 fc       	sbrc	r7, 2
    10ce:	08 c0       	rjmp	.+16     	; 0x10e0 <vfprintf+0x2d6>
    10d0:	37 2d       	mov	r19, r7
    10d2:	3e 7e       	andi	r19, 0xEE	; 238
    10d4:	05 c0       	rjmp	.+10     	; 0x10e0 <vfprintf+0x2d6>
    10d6:	ba 2c       	mov	r11, r10
    10d8:	37 2d       	mov	r19, r7
    10da:	03 c0       	rjmp	.+6      	; 0x10e2 <vfprintf+0x2d8>
    10dc:	ba 2c       	mov	r11, r10
    10de:	01 c0       	rjmp	.+2      	; 0x10e2 <vfprintf+0x2d8>
    10e0:	b5 2c       	mov	r11, r5
    10e2:	34 ff       	sbrs	r19, 4
    10e4:	0d c0       	rjmp	.+26     	; 0x1100 <vfprintf+0x2f6>
    10e6:	fe 01       	movw	r30, r28
    10e8:	ea 0d       	add	r30, r10
    10ea:	f1 1d       	adc	r31, r1
    10ec:	80 81       	ld	r24, Z
    10ee:	80 33       	cpi	r24, 0x30	; 48
    10f0:	11 f4       	brne	.+4      	; 0x10f6 <vfprintf+0x2ec>
    10f2:	39 7e       	andi	r19, 0xE9	; 233
    10f4:	09 c0       	rjmp	.+18     	; 0x1108 <vfprintf+0x2fe>
    10f6:	32 ff       	sbrs	r19, 2
    10f8:	06 c0       	rjmp	.+12     	; 0x1106 <vfprintf+0x2fc>
    10fa:	b3 94       	inc	r11
    10fc:	b3 94       	inc	r11
    10fe:	04 c0       	rjmp	.+8      	; 0x1108 <vfprintf+0x2fe>
    1100:	83 2f       	mov	r24, r19
    1102:	86 78       	andi	r24, 0x86	; 134
    1104:	09 f0       	breq	.+2      	; 0x1108 <vfprintf+0x2fe>
    1106:	b3 94       	inc	r11
    1108:	33 fd       	sbrc	r19, 3
    110a:	13 c0       	rjmp	.+38     	; 0x1132 <vfprintf+0x328>
    110c:	30 ff       	sbrs	r19, 0
    110e:	06 c0       	rjmp	.+12     	; 0x111c <vfprintf+0x312>
    1110:	5a 2c       	mov	r5, r10
    1112:	b3 14       	cp	r11, r3
    1114:	18 f4       	brcc	.+6      	; 0x111c <vfprintf+0x312>
    1116:	53 0c       	add	r5, r3
    1118:	5b 18       	sub	r5, r11
    111a:	b3 2c       	mov	r11, r3
    111c:	b3 14       	cp	r11, r3
    111e:	68 f4       	brcc	.+26     	; 0x113a <vfprintf+0x330>
    1120:	b7 01       	movw	r22, r14
    1122:	80 e2       	ldi	r24, 0x20	; 32
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	3c 87       	std	Y+12, r19	; 0x0c
    1128:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    112c:	b3 94       	inc	r11
    112e:	3c 85       	ldd	r19, Y+12	; 0x0c
    1130:	f5 cf       	rjmp	.-22     	; 0x111c <vfprintf+0x312>
    1132:	b3 14       	cp	r11, r3
    1134:	10 f4       	brcc	.+4      	; 0x113a <vfprintf+0x330>
    1136:	3b 18       	sub	r3, r11
    1138:	01 c0       	rjmp	.+2      	; 0x113c <vfprintf+0x332>
    113a:	31 2c       	mov	r3, r1
    113c:	34 ff       	sbrs	r19, 4
    113e:	12 c0       	rjmp	.+36     	; 0x1164 <vfprintf+0x35a>
    1140:	b7 01       	movw	r22, r14
    1142:	80 e3       	ldi	r24, 0x30	; 48
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	3c 87       	std	Y+12, r19	; 0x0c
    1148:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    114c:	3c 85       	ldd	r19, Y+12	; 0x0c
    114e:	32 ff       	sbrs	r19, 2
    1150:	17 c0       	rjmp	.+46     	; 0x1180 <vfprintf+0x376>
    1152:	31 fd       	sbrc	r19, 1
    1154:	03 c0       	rjmp	.+6      	; 0x115c <vfprintf+0x352>
    1156:	88 e7       	ldi	r24, 0x78	; 120
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	02 c0       	rjmp	.+4      	; 0x1160 <vfprintf+0x356>
    115c:	88 e5       	ldi	r24, 0x58	; 88
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	b7 01       	movw	r22, r14
    1162:	0c c0       	rjmp	.+24     	; 0x117c <vfprintf+0x372>
    1164:	83 2f       	mov	r24, r19
    1166:	86 78       	andi	r24, 0x86	; 134
    1168:	59 f0       	breq	.+22     	; 0x1180 <vfprintf+0x376>
    116a:	31 ff       	sbrs	r19, 1
    116c:	02 c0       	rjmp	.+4      	; 0x1172 <vfprintf+0x368>
    116e:	8b e2       	ldi	r24, 0x2B	; 43
    1170:	01 c0       	rjmp	.+2      	; 0x1174 <vfprintf+0x36a>
    1172:	80 e2       	ldi	r24, 0x20	; 32
    1174:	37 fd       	sbrc	r19, 7
    1176:	8d e2       	ldi	r24, 0x2D	; 45
    1178:	b7 01       	movw	r22, r14
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    1180:	a5 14       	cp	r10, r5
    1182:	38 f4       	brcc	.+14     	; 0x1192 <vfprintf+0x388>
    1184:	b7 01       	movw	r22, r14
    1186:	80 e3       	ldi	r24, 0x30	; 48
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    118e:	5a 94       	dec	r5
    1190:	f7 cf       	rjmp	.-18     	; 0x1180 <vfprintf+0x376>
    1192:	aa 94       	dec	r10
    1194:	f4 01       	movw	r30, r8
    1196:	ea 0d       	add	r30, r10
    1198:	f1 1d       	adc	r31, r1
    119a:	80 81       	ld	r24, Z
    119c:	b7 01       	movw	r22, r14
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    11a4:	a1 10       	cpse	r10, r1
    11a6:	f5 cf       	rjmp	.-22     	; 0x1192 <vfprintf+0x388>
    11a8:	33 20       	and	r3, r3
    11aa:	09 f4       	brne	.+2      	; 0x11ae <vfprintf+0x3a4>
    11ac:	51 ce       	rjmp	.-862    	; 0xe50 <vfprintf+0x46>
    11ae:	b7 01       	movw	r22, r14
    11b0:	80 e2       	ldi	r24, 0x20	; 32
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	0e 94 51 09 	call	0x12a2	; 0x12a2 <fputc>
    11b8:	3a 94       	dec	r3
    11ba:	f6 cf       	rjmp	.-20     	; 0x11a8 <vfprintf+0x39e>
    11bc:	f7 01       	movw	r30, r14
    11be:	86 81       	ldd	r24, Z+6	; 0x06
    11c0:	97 81       	ldd	r25, Z+7	; 0x07
    11c2:	02 c0       	rjmp	.+4      	; 0x11c8 <vfprintf+0x3be>
    11c4:	8f ef       	ldi	r24, 0xFF	; 255
    11c6:	9f ef       	ldi	r25, 0xFF	; 255
    11c8:	2c 96       	adiw	r28, 0x0c	; 12
    11ca:	cd bf       	out	0x3d, r28	; 61
    11cc:	de bf       	out	0x3e, r29	; 62
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	1f 91       	pop	r17
    11d4:	0f 91       	pop	r16
    11d6:	ff 90       	pop	r15
    11d8:	ef 90       	pop	r14
    11da:	df 90       	pop	r13
    11dc:	cf 90       	pop	r12
    11de:	bf 90       	pop	r11
    11e0:	af 90       	pop	r10
    11e2:	9f 90       	pop	r9
    11e4:	8f 90       	pop	r8
    11e6:	7f 90       	pop	r7
    11e8:	6f 90       	pop	r6
    11ea:	5f 90       	pop	r5
    11ec:	4f 90       	pop	r4
    11ee:	3f 90       	pop	r3
    11f0:	2f 90       	pop	r2
    11f2:	08 95       	ret

000011f4 <__ctype_isfalse>:
    11f4:	99 27       	eor	r25, r25
    11f6:	88 27       	eor	r24, r24

000011f8 <__ctype_istrue>:
    11f8:	08 95       	ret

000011fa <strnlen_P>:
    11fa:	fc 01       	movw	r30, r24
    11fc:	05 90       	lpm	r0, Z+
    11fe:	61 50       	subi	r22, 0x01	; 1
    1200:	70 40       	sbci	r23, 0x00	; 0
    1202:	01 10       	cpse	r0, r1
    1204:	d8 f7       	brcc	.-10     	; 0x11fc <strnlen_P+0x2>
    1206:	80 95       	com	r24
    1208:	90 95       	com	r25
    120a:	8e 0f       	add	r24, r30
    120c:	9f 1f       	adc	r25, r31
    120e:	08 95       	ret

00001210 <strnlen>:
    1210:	fc 01       	movw	r30, r24
    1212:	61 50       	subi	r22, 0x01	; 1
    1214:	70 40       	sbci	r23, 0x00	; 0
    1216:	01 90       	ld	r0, Z+
    1218:	01 10       	cpse	r0, r1
    121a:	d8 f7       	brcc	.-10     	; 0x1212 <strnlen+0x2>
    121c:	80 95       	com	r24
    121e:	90 95       	com	r25
    1220:	8e 0f       	add	r24, r30
    1222:	9f 1f       	adc	r25, r31
    1224:	08 95       	ret

00001226 <fgetc>:
    1226:	cf 93       	push	r28
    1228:	df 93       	push	r29
    122a:	ec 01       	movw	r28, r24
    122c:	2b 81       	ldd	r18, Y+3	; 0x03
    122e:	20 ff       	sbrs	r18, 0
    1230:	33 c0       	rjmp	.+102    	; 0x1298 <fgetc+0x72>
    1232:	26 ff       	sbrs	r18, 6
    1234:	0a c0       	rjmp	.+20     	; 0x124a <fgetc+0x24>
    1236:	2f 7b       	andi	r18, 0xBF	; 191
    1238:	2b 83       	std	Y+3, r18	; 0x03
    123a:	8e 81       	ldd	r24, Y+6	; 0x06
    123c:	9f 81       	ldd	r25, Y+7	; 0x07
    123e:	01 96       	adiw	r24, 0x01	; 1
    1240:	8e 83       	std	Y+6, r24	; 0x06
    1242:	9f 83       	std	Y+7, r25	; 0x07
    1244:	8a 81       	ldd	r24, Y+2	; 0x02
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	29 c0       	rjmp	.+82     	; 0x129c <fgetc+0x76>
    124a:	22 ff       	sbrs	r18, 2
    124c:	0f c0       	rjmp	.+30     	; 0x126c <fgetc+0x46>
    124e:	e8 81       	ld	r30, Y
    1250:	f9 81       	ldd	r31, Y+1	; 0x01
    1252:	80 81       	ld	r24, Z
    1254:	08 2e       	mov	r0, r24
    1256:	00 0c       	add	r0, r0
    1258:	99 0b       	sbc	r25, r25
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	19 f4       	brne	.+6      	; 0x1264 <fgetc+0x3e>
    125e:	20 62       	ori	r18, 0x20	; 32
    1260:	2b 83       	std	Y+3, r18	; 0x03
    1262:	1a c0       	rjmp	.+52     	; 0x1298 <fgetc+0x72>
    1264:	31 96       	adiw	r30, 0x01	; 1
    1266:	e8 83       	st	Y, r30
    1268:	f9 83       	std	Y+1, r31	; 0x01
    126a:	0e c0       	rjmp	.+28     	; 0x1288 <fgetc+0x62>
    126c:	ea 85       	ldd	r30, Y+10	; 0x0a
    126e:	fb 85       	ldd	r31, Y+11	; 0x0b
    1270:	19 95       	eicall
    1272:	97 ff       	sbrs	r25, 7
    1274:	09 c0       	rjmp	.+18     	; 0x1288 <fgetc+0x62>
    1276:	2b 81       	ldd	r18, Y+3	; 0x03
    1278:	01 96       	adiw	r24, 0x01	; 1
    127a:	11 f0       	breq	.+4      	; 0x1280 <fgetc+0x5a>
    127c:	80 e2       	ldi	r24, 0x20	; 32
    127e:	01 c0       	rjmp	.+2      	; 0x1282 <fgetc+0x5c>
    1280:	80 e1       	ldi	r24, 0x10	; 16
    1282:	82 2b       	or	r24, r18
    1284:	8b 83       	std	Y+3, r24	; 0x03
    1286:	08 c0       	rjmp	.+16     	; 0x1298 <fgetc+0x72>
    1288:	2e 81       	ldd	r18, Y+6	; 0x06
    128a:	3f 81       	ldd	r19, Y+7	; 0x07
    128c:	2f 5f       	subi	r18, 0xFF	; 255
    128e:	3f 4f       	sbci	r19, 0xFF	; 255
    1290:	2e 83       	std	Y+6, r18	; 0x06
    1292:	3f 83       	std	Y+7, r19	; 0x07
    1294:	99 27       	eor	r25, r25
    1296:	02 c0       	rjmp	.+4      	; 0x129c <fgetc+0x76>
    1298:	8f ef       	ldi	r24, 0xFF	; 255
    129a:	9f ef       	ldi	r25, 0xFF	; 255
    129c:	df 91       	pop	r29
    129e:	cf 91       	pop	r28
    12a0:	08 95       	ret

000012a2 <fputc>:
    12a2:	0f 93       	push	r16
    12a4:	1f 93       	push	r17
    12a6:	cf 93       	push	r28
    12a8:	df 93       	push	r29
    12aa:	fb 01       	movw	r30, r22
    12ac:	23 81       	ldd	r18, Z+3	; 0x03
    12ae:	21 fd       	sbrc	r18, 1
    12b0:	03 c0       	rjmp	.+6      	; 0x12b8 <fputc+0x16>
    12b2:	8f ef       	ldi	r24, 0xFF	; 255
    12b4:	9f ef       	ldi	r25, 0xFF	; 255
    12b6:	28 c0       	rjmp	.+80     	; 0x1308 <fputc+0x66>
    12b8:	22 ff       	sbrs	r18, 2
    12ba:	16 c0       	rjmp	.+44     	; 0x12e8 <fputc+0x46>
    12bc:	46 81       	ldd	r20, Z+6	; 0x06
    12be:	57 81       	ldd	r21, Z+7	; 0x07
    12c0:	24 81       	ldd	r18, Z+4	; 0x04
    12c2:	35 81       	ldd	r19, Z+5	; 0x05
    12c4:	42 17       	cp	r20, r18
    12c6:	53 07       	cpc	r21, r19
    12c8:	44 f4       	brge	.+16     	; 0x12da <fputc+0x38>
    12ca:	a0 81       	ld	r26, Z
    12cc:	b1 81       	ldd	r27, Z+1	; 0x01
    12ce:	9d 01       	movw	r18, r26
    12d0:	2f 5f       	subi	r18, 0xFF	; 255
    12d2:	3f 4f       	sbci	r19, 0xFF	; 255
    12d4:	20 83       	st	Z, r18
    12d6:	31 83       	std	Z+1, r19	; 0x01
    12d8:	8c 93       	st	X, r24
    12da:	26 81       	ldd	r18, Z+6	; 0x06
    12dc:	37 81       	ldd	r19, Z+7	; 0x07
    12de:	2f 5f       	subi	r18, 0xFF	; 255
    12e0:	3f 4f       	sbci	r19, 0xFF	; 255
    12e2:	26 83       	std	Z+6, r18	; 0x06
    12e4:	37 83       	std	Z+7, r19	; 0x07
    12e6:	10 c0       	rjmp	.+32     	; 0x1308 <fputc+0x66>
    12e8:	eb 01       	movw	r28, r22
    12ea:	09 2f       	mov	r16, r25
    12ec:	18 2f       	mov	r17, r24
    12ee:	00 84       	ldd	r0, Z+8	; 0x08
    12f0:	f1 85       	ldd	r31, Z+9	; 0x09
    12f2:	e0 2d       	mov	r30, r0
    12f4:	19 95       	eicall
    12f6:	89 2b       	or	r24, r25
    12f8:	e1 f6       	brne	.-72     	; 0x12b2 <fputc+0x10>
    12fa:	8e 81       	ldd	r24, Y+6	; 0x06
    12fc:	9f 81       	ldd	r25, Y+7	; 0x07
    12fe:	01 96       	adiw	r24, 0x01	; 1
    1300:	8e 83       	std	Y+6, r24	; 0x06
    1302:	9f 83       	std	Y+7, r25	; 0x07
    1304:	81 2f       	mov	r24, r17
    1306:	90 2f       	mov	r25, r16
    1308:	df 91       	pop	r29
    130a:	cf 91       	pop	r28
    130c:	1f 91       	pop	r17
    130e:	0f 91       	pop	r16
    1310:	08 95       	ret

00001312 <__ultoa_invert>:
    1312:	fa 01       	movw	r30, r20
    1314:	aa 27       	eor	r26, r26
    1316:	28 30       	cpi	r18, 0x08	; 8
    1318:	51 f1       	breq	.+84     	; 0x136e <__ultoa_invert+0x5c>
    131a:	20 31       	cpi	r18, 0x10	; 16
    131c:	81 f1       	breq	.+96     	; 0x137e <__ultoa_invert+0x6c>
    131e:	e8 94       	clt
    1320:	6f 93       	push	r22
    1322:	6e 7f       	andi	r22, 0xFE	; 254
    1324:	6e 5f       	subi	r22, 0xFE	; 254
    1326:	7f 4f       	sbci	r23, 0xFF	; 255
    1328:	8f 4f       	sbci	r24, 0xFF	; 255
    132a:	9f 4f       	sbci	r25, 0xFF	; 255
    132c:	af 4f       	sbci	r26, 0xFF	; 255
    132e:	b1 e0       	ldi	r27, 0x01	; 1
    1330:	3e d0       	rcall	.+124    	; 0x13ae <__ultoa_invert+0x9c>
    1332:	b4 e0       	ldi	r27, 0x04	; 4
    1334:	3c d0       	rcall	.+120    	; 0x13ae <__ultoa_invert+0x9c>
    1336:	67 0f       	add	r22, r23
    1338:	78 1f       	adc	r23, r24
    133a:	89 1f       	adc	r24, r25
    133c:	9a 1f       	adc	r25, r26
    133e:	a1 1d       	adc	r26, r1
    1340:	68 0f       	add	r22, r24
    1342:	79 1f       	adc	r23, r25
    1344:	8a 1f       	adc	r24, r26
    1346:	91 1d       	adc	r25, r1
    1348:	a1 1d       	adc	r26, r1
    134a:	6a 0f       	add	r22, r26
    134c:	71 1d       	adc	r23, r1
    134e:	81 1d       	adc	r24, r1
    1350:	91 1d       	adc	r25, r1
    1352:	a1 1d       	adc	r26, r1
    1354:	20 d0       	rcall	.+64     	; 0x1396 <__ultoa_invert+0x84>
    1356:	09 f4       	brne	.+2      	; 0x135a <__ultoa_invert+0x48>
    1358:	68 94       	set
    135a:	3f 91       	pop	r19
    135c:	2a e0       	ldi	r18, 0x0A	; 10
    135e:	26 9f       	mul	r18, r22
    1360:	11 24       	eor	r1, r1
    1362:	30 19       	sub	r19, r0
    1364:	30 5d       	subi	r19, 0xD0	; 208
    1366:	31 93       	st	Z+, r19
    1368:	de f6       	brtc	.-74     	; 0x1320 <__ultoa_invert+0xe>
    136a:	cf 01       	movw	r24, r30
    136c:	08 95       	ret
    136e:	46 2f       	mov	r20, r22
    1370:	47 70       	andi	r20, 0x07	; 7
    1372:	40 5d       	subi	r20, 0xD0	; 208
    1374:	41 93       	st	Z+, r20
    1376:	b3 e0       	ldi	r27, 0x03	; 3
    1378:	0f d0       	rcall	.+30     	; 0x1398 <__ultoa_invert+0x86>
    137a:	c9 f7       	brne	.-14     	; 0x136e <__ultoa_invert+0x5c>
    137c:	f6 cf       	rjmp	.-20     	; 0x136a <__ultoa_invert+0x58>
    137e:	46 2f       	mov	r20, r22
    1380:	4f 70       	andi	r20, 0x0F	; 15
    1382:	40 5d       	subi	r20, 0xD0	; 208
    1384:	4a 33       	cpi	r20, 0x3A	; 58
    1386:	18 f0       	brcs	.+6      	; 0x138e <__ultoa_invert+0x7c>
    1388:	49 5d       	subi	r20, 0xD9	; 217
    138a:	31 fd       	sbrc	r19, 1
    138c:	40 52       	subi	r20, 0x20	; 32
    138e:	41 93       	st	Z+, r20
    1390:	02 d0       	rcall	.+4      	; 0x1396 <__ultoa_invert+0x84>
    1392:	a9 f7       	brne	.-22     	; 0x137e <__ultoa_invert+0x6c>
    1394:	ea cf       	rjmp	.-44     	; 0x136a <__ultoa_invert+0x58>
    1396:	b4 e0       	ldi	r27, 0x04	; 4
    1398:	a6 95       	lsr	r26
    139a:	97 95       	ror	r25
    139c:	87 95       	ror	r24
    139e:	77 95       	ror	r23
    13a0:	67 95       	ror	r22
    13a2:	ba 95       	dec	r27
    13a4:	c9 f7       	brne	.-14     	; 0x1398 <__ultoa_invert+0x86>
    13a6:	00 97       	sbiw	r24, 0x00	; 0
    13a8:	61 05       	cpc	r22, r1
    13aa:	71 05       	cpc	r23, r1
    13ac:	08 95       	ret
    13ae:	9b 01       	movw	r18, r22
    13b0:	ac 01       	movw	r20, r24
    13b2:	0a 2e       	mov	r0, r26
    13b4:	06 94       	lsr	r0
    13b6:	57 95       	ror	r21
    13b8:	47 95       	ror	r20
    13ba:	37 95       	ror	r19
    13bc:	27 95       	ror	r18
    13be:	ba 95       	dec	r27
    13c0:	c9 f7       	brne	.-14     	; 0x13b4 <__ultoa_invert+0xa2>
    13c2:	62 0f       	add	r22, r18
    13c4:	73 1f       	adc	r23, r19
    13c6:	84 1f       	adc	r24, r20
    13c8:	95 1f       	adc	r25, r21
    13ca:	a0 1d       	adc	r26, r0
    13cc:	08 95       	ret

000013ce <__mulsi3>:
    13ce:	db 01       	movw	r26, r22
    13d0:	8f 93       	push	r24
    13d2:	9f 93       	push	r25
    13d4:	0e 94 27 05 	call	0xa4e	; 0xa4e <__muluhisi3>
    13d8:	bf 91       	pop	r27
    13da:	af 91       	pop	r26
    13dc:	a2 9f       	mul	r26, r18
    13de:	80 0d       	add	r24, r0
    13e0:	91 1d       	adc	r25, r1
    13e2:	a3 9f       	mul	r26, r19
    13e4:	90 0d       	add	r25, r0
    13e6:	b2 9f       	mul	r27, r18
    13e8:	90 0d       	add	r25, r0
    13ea:	11 24       	eor	r1, r1
    13ec:	08 95       	ret

000013ee <_exit>:
    13ee:	f8 94       	cli

000013f0 <__stop_program>:
    13f0:	ff cf       	rjmp	.-2      	; 0x13f0 <__stop_program>
