{
    "name": "module_name",
    "bus": {
        "type": "axi",
        "addr_width": 32,
        "data_width": 32,
        "reset": "async"
    },
    "addr_width": 16,
    "data_width": 16,
    "register": [
        {
            "name": "reg0",
            "mode": "rw",
            "type": "fields",
            "address": "0x0",
            "fields": [
                {
                    "name": "run",
                    "type": "sl",
                    "reset": "0x1"
                },
                {
                    "name": "test_word",
                    "type": "slv",
                    "length": 8,
                    "reset": "0xAD"
                },
                {
                    "name": "another",
                    "type": "sl"
                }
            ],
            "description": "Register 0. Record of std_logic\nand\nstd_logic_vector."
        },
        {
            "name": "reg1",
            "mode": "rw",
            "type": "default",
            "address": "0x2",
            "reset": "0xFFFF",
            "description": "Register 1. Default data length."
        },
        {
            "name": "reg2",
            "mode": "rw",
            "type": "sl",
            "address": "0x4",
            "reset": "0x0",
            "description": "Register 2. Single bit."
        },
        {
            "name": "reg3",
            "mode": "ro",
            "type": "default",
            "address": "0x6",
            "reset": "0xA",
            "description": "Register 3. Default data length."
        },
        {
            "name": "reg4",
            "mode": "ro",
            "type": "fields",
            "address": "0x8",
            "fields": [
                {
                    "name": "test",
                    "type": "slv",
                    "length": 6
                },
                {
                    "name": "test2",
                    "type": "sl",
                    "reset": "0x1"
                },
                {
                    "name": "asdfa",
                    "type": "slv",
                    "length": 3,
                    "reset": "0x3"
                }
            ],
            "description": "Register 4. Record of slv[5:0]\nand\nsl."
        },
        {
            "name": "reg5",
            "mode": "ro",
            "type": "sl",
            "address": "0xa",
            "reset": "0x0",
            "description": "Another register"
        },
        {
            "name": "reg6",
            "mode": "rw",
            "type": "slv",
            "address": "0xc",
            "length": 4,
            "reset": "0x1",
            "description": "asdfasdf"
        },
        {
            "name": "reg7",
            "mode": "ro",
            "type": "slv",
            "address": "0xe",
            "length": 6,
            "reset": "0x4",
            "description": "asdfasdfad"
        },
        {
            "name": "new",
            "mode": "rw",
            "type": "default",
            "address": "0x10",
            "reset": "0xafb",
            "description": "hello new"
        }
    ],
    "description": "Module name does things..."
}
