
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/7SEG.sv ../design/Conv-BCD.sv ../design/DivisorClock.sv ../design/mult_control.sv ../design/mult_datapath.sv ../design/Numero.sv ../design/Sync-Kb.sv ../design/Teclado.sv ../design/TopMod.sv ; synth_gowin -top MainModule -json PruebaTeclado.json' --

1. Executing Verilog-2005 frontend: ../design/7SEG.sv
Parsing SystemVerilog input from `../design/7SEG.sv' to AST representation.
Generating RTLIL representation for module `\display'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/Conv-BCD.sv
Parsing SystemVerilog input from `../design/Conv-BCD.sv' to AST representation.
Generating RTLIL representation for module `\bin_decimal'.
Note: Assuming pure combinatorial block at ../design/Conv-BCD.sv:7.5-18.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/DivisorClock.sv
Parsing SystemVerilog input from `../design/DivisorClock.sv' to AST representation.
Generating RTLIL representation for module `\FrecDivider'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/mult_control.sv
Parsing SystemVerilog input from `../design/mult_control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/mult_datapath.sv
Parsing SystemVerilog input from `../design/mult_datapath.sv' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/Numero.sv
Parsing SystemVerilog input from `../design/Numero.sv' to AST representation.
Generating RTLIL representation for module `\Numeros'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/Sync-Kb.sv
Parsing SystemVerilog input from `../design/Sync-Kb.sv' to AST representation.
Generating RTLIL representation for module `\Sincronizador'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/Teclado.sv
Parsing SystemVerilog input from `../design/Teclado.sv' to AST representation.
Generating RTLIL representation for module `\Teclado'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/TopMod.sv
Parsing SystemVerilog input from `../design/TopMod.sv' to AST representation.
Generating RTLIL representation for module `\MainModule'.
Successfully finished Verilog frontend.

10. Executing SYNTH_GOWIN pass.

10.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     \mult_with_no_fsm
Used module:     \control
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider
Parameter \N = 8

10.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_with_no_fsm'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000'.
Parameter \n = 8

10.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Parameter \n = 8
Generating RTLIL representation for module `$paramod\control\n=s32'00000000000000000000000000001000'.

10.2.4. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000
Used module:     $paramod\control\n=s32'00000000000000000000000000001000
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider

10.2.5. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000
Used module:     $paramod\control\n=s32'00000000000000000000000000001000
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider
Removing unused module `\mult_with_no_fsm'.
Removing unused module `\control'.
Removed 2 unused modules.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$406'.
Cleaned up 1 empty switch.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$400 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$396 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$394 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$392 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$390 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$388 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$380 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$376 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$374 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$372 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$370 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$368 in module DFFS.
Marked 7 switch rules as full_case in process $proc$../design/Teclado.sv:0$168 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Teclado.sv:39$167 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Teclado.sv:0$166 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Sync-Kb.sv:10$165 in module Sincronizador.
Marked 21 switch rules as full_case in process $proc$../design/Numero.sv:0$147 in module Numeros.
Marked 1 switch rules as full_case in process $proc$../design/Numero.sv:20$146 in module Numeros.
Marked 7 switch rules as full_case in process $proc$../design/mult_control.sv:0$459 in module $paramod\control\n=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_control.sv:31$458 in module $paramod\control\n=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$../design/mult_datapath.sv:59$456 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_datapath.sv:0$452 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_datapath.sv:35$450 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 60 switch rules as full_case in process $proc$../design/Conv-BCD.sv:7$5 in module bin_decimal.
Marked 1 switch rules as full_case in process $proc$../design/7SEG.sv:0$3 in module display.
Marked 1 switch rules as full_case in process $proc$../design/7SEG.sv:20$2 in module display.
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 62 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'0
Found init rule in `\FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
  Set init value: \cont = 28'0000000000000000000000000000

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$400'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$396'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$380'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$376'.
Found async reset \rst in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:59$456'.
Found async reset \rst in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:35$450'.

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~125 debug messages>

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$406'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Creating decoders for process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$400'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Creating decoders for process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$396'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Creating decoders for process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$390'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Creating decoders for process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Creating decoders for process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Creating decoders for process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$384'.
Creating decoders for process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Creating decoders for process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Creating decoders for process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$364'.
Creating decoders for process `\MainModule.$proc$../design/TopMod.sv:0$177'.
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:0$168'.
     1/13: $7\next_state[5:0]
     2/13: $6\next_state[5:0]
     3/13: $5\load_num[0:0]
     4/13: $5\next_state[5:0]
     5/13: $4\load_num[0:0]
     6/13: $4\next_state[5:0]
     7/13: $3\load_num[0:0]
     8/13: $3\next_state[5:0]
     9/13: $2\load_num[0:0]
    10/13: $2\next_state[5:0]
    11/13: $1\next_state[5:0]
    12/13: $1\load_num[0:0]
    13/13: $1\col[3:0]
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:39$167'.
     1/1: $0\state[5:0]
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:0$166'.
     1/1: $1\num[3:0]
Creating decoders for process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
     1/2: $0\sync_row[3:0]
     2/2: $0\val[3:0]
Creating decoders for process `\Numeros.$proc$../design/Numero.sv:0$147'.
     1/78: $21\next_state[2:0]
     2/78: $9\signal_num[0:0]
     3/78: $20\next_state[2:0]
     4/78: $8\signal_num[0:0]
     5/78: $19\next_state[2:0]
     6/78: $19\num_parcial[7:0]
     7/78: $19\num_o[7:0]
     8/78: $18\next_state[2:0]
     9/78: $7\signal_num[0:0]
    10/78: $5\num_B[7:0]
    11/78: $18\num_parcial[7:0]
    12/78: $18\num_o[7:0]
    13/78: $17\num_parcial[7:0]
    14/78: $4\num_B[7:0]
    15/78: $17\num_o[7:0]
    16/78: $17\next_state[2:0]
    17/78: $6\signal_num[0:0]
    18/78: $16\next_state[2:0]
    19/78: $16\num_parcial[7:0]
    20/78: $16\num_o[7:0]
    21/78: $15\next_state[2:0]
    22/78: $5\signal_num[0:0]
    23/78: $3\num_B[7:0]
    24/78: $15\num_parcial[7:0]
    25/78: $15\num_o[7:0]
    26/78: $14\num_parcial[7:0]
    27/78: $2\num_B[7:0]
    28/78: $14\num_o[7:0]
    29/78: $14\next_state[2:0]
    30/78: $4\signal_num[0:0]
    31/78: $13\next_state[2:0]
    32/78: $13\num_parcial[7:0]
    33/78: $13\num_o[7:0]
    34/78: $12\next_state[2:0]
    35/78: $3\signal_num[0:0]
    36/78: $12\num_parcial[7:0]
    37/78: $12\num_o[7:0]
    38/78: $11\num_parcial[7:0]
    39/78: $11\num_o[7:0]
    40/78: $11\next_state[2:0]
    41/78: $2\signal_num[0:0]
    42/78: $10\next_state[2:0]
    43/78: $10\num_parcial[7:0]
    44/78: $10\num_o[7:0]
    45/78: $9\next_state[2:0]
    46/78: $5\num_A[7:0]
    47/78: $9\num_parcial[7:0]
    48/78: $9\num_o[7:0]
    49/78: $8\num_parcial[7:0]
    50/78: $4\num_A[7:0]
    51/78: $8\num_o[7:0]
    52/78: $8\next_state[2:0]
    53/78: $7\next_state[2:0]
    54/78: $7\num_parcial[7:0]
    55/78: $7\num_o[7:0]
    56/78: $6\next_state[2:0]
    57/78: $3\num_A[7:0]
    58/78: $6\num_parcial[7:0]
    59/78: $6\num_o[7:0]
    60/78: $5\num_parcial[7:0]
    61/78: $2\num_A[7:0]
    62/78: $5\num_o[7:0]
    63/78: $5\next_state[2:0]
    64/78: $4\next_state[2:0]
    65/78: $4\num_parcial[7:0]
    66/78: $4\num_o[7:0]
    67/78: $3\next_state[2:0]
    68/78: $3\num_parcial[7:0]
    69/78: $3\num_o[7:0]
    70/78: $2\num_parcial[7:0]
    71/78: $2\num_o[7:0]
    72/78: $2\next_state[2:0]
    73/78: $1\num_parcial[7:0]
    74/78: $1\num_o[7:0]
    75/78: $1\next_state[2:0]
    76/78: $1\signal_num[0:0]
    77/78: $1\num_B[7:0]
    78/78: $1\num_A[7:0]
Creating decoders for process `\Numeros.$proc$../design/Numero.sv:20$146'.
     1/1: $0\state[2:0]
Creating decoders for process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
     1/14: $6\next_state[6:0]
     2/14: $2\z[1:0]
     3/14: $5\next_state[6:0]
     4/14: $4\next_state[6:0]
     5/14: $3\next_state[6:0]
     6/14: $2\next_state[6:0]
     7/14: $1\next_state[6:0]
     8/14: $1\z[1:0]
     9/14: $1\add_sub[0:0]
    10/14: $1\shift_HQ_LQ_Q_1[0:0]
    11/14: $1\load_add[0:0]
    12/14: $1\load_B[0:0]
    13/14: $1\load_A[0:0]
    14/14: $2\cont[2:0]
Creating decoders for process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:31$458'.
     1/2: $0\state[6:0]
     2/2: $0\cont[2:0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:59$456'.
     1/3: $0\shift[16:0] [16:9]
     2/3: $0\shift[16:0] [8:1]
     3/3: $0\shift[16:0] [0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$452'.
     1/1: $1\adder_sub_out[7:0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:35$450'.
     1/1: $0\M[7:0]
Creating decoders for process `\FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
Creating decoders for process `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
     1/1: $0\cont[27:0]
Creating decoders for process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
     1/60: $60\bcd[15:12]
     2/60: $59\bcd[11:8]
     3/60: $58\bcd[7:4]
     4/60: $57\bcd[3:0]
     5/60: $56\bcd[15:12]
     6/60: $55\bcd[11:8]
     7/60: $54\bcd[7:4]
     8/60: $53\bcd[3:0]
     9/60: $52\bcd[15:12]
    10/60: $51\bcd[11:8]
    11/60: $50\bcd[7:4]
    12/60: $49\bcd[3:0]
    13/60: $48\bcd[15:12]
    14/60: $47\bcd[11:8]
    15/60: $46\bcd[7:4]
    16/60: $45\bcd[3:0]
    17/60: $44\bcd[15:12]
    18/60: $43\bcd[11:8]
    19/60: $42\bcd[7:4]
    20/60: $41\bcd[3:0]
    21/60: $40\bcd[15:12]
    22/60: $39\bcd[11:8]
    23/60: $38\bcd[7:4]
    24/60: $37\bcd[3:0]
    25/60: $36\bcd[15:12]
    26/60: $35\bcd[11:8]
    27/60: $34\bcd[7:4]
    28/60: $33\bcd[3:0]
    29/60: $32\bcd[15:12]
    30/60: $31\bcd[11:8]
    31/60: $30\bcd[7:4]
    32/60: $29\bcd[3:0]
    33/60: $28\bcd[15:12]
    34/60: $27\bcd[11:8]
    35/60: $26\bcd[7:4]
    36/60: $25\bcd[3:0]
    37/60: $24\bcd[15:12]
    38/60: $23\bcd[11:8]
    39/60: $22\bcd[7:4]
    40/60: $21\bcd[3:0]
    41/60: $20\bcd[15:12]
    42/60: $19\bcd[11:8]
    43/60: $18\bcd[7:4]
    44/60: $17\bcd[3:0]
    45/60: $16\bcd[15:12]
    46/60: $15\bcd[11:8]
    47/60: $14\bcd[7:4]
    48/60: $13\bcd[3:0]
    49/60: $12\bcd[15:12]
    50/60: $11\bcd[11:8]
    51/60: $10\bcd[7:4]
    52/60: $9\bcd[3:0]
    53/60: $8\bcd[15:12]
    54/60: $7\bcd[11:8]
    55/60: $6\bcd[7:4]
    56/60: $5\bcd[3:0]
    57/60: $4\bcd[15:12]
    58/60: $3\bcd[11:8]
    59/60: $2\bcd[7:4]
    60/60: $1\bcd[3:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:0$3'.
     1/1: $1\segmentos[6:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:20$2'.
     1/3: $1\next_digito[3:0]
     2/3: $1\next_select[2:0]
     3/3: $1\anodos[4:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:14$1'.

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\MainModule.\num_display' from process `\MainModule.$proc$../design/TopMod.sv:0$177'.
No latch inferred for signal `\Teclado.\load_num' from process `\Teclado.$proc$../design/Teclado.sv:0$168'.
No latch inferred for signal `\Teclado.\next_state' from process `\Teclado.$proc$../design/Teclado.sv:0$168'.
No latch inferred for signal `\Teclado.\col' from process `\Teclado.$proc$../design/Teclado.sv:0$168'.
No latch inferred for signal `\Teclado.\sum_row' from process `\Teclado.$proc$../design/Teclado.sv:0$168'.
No latch inferred for signal `\Teclado.\num' from process `\Teclado.$proc$../design/Teclado.sv:0$166'.
No latch inferred for signal `\Numeros.\signal_num' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `\Numeros.\next_state' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `\Numeros.\num_o' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `\Numeros.\num_A' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `\Numeros.\num_B' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `\Numeros.\num_parcial' from process `\Numeros.$proc$../design/Numero.sv:0$147'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\cont' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_A' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_B' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_add' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\shift_HQ_LQ_Q_1' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\add_sub' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\next_state' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\z' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Y' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Q_LSB' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\HQ' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\LQ' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Q_1' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\adder_sub_out' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$452'.
No latch inferred for signal `\bin_decimal.\bcd' from process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
No latch inferred for signal `\bin_decimal.\i' from process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
No latch inferred for signal `\display.\segmentos' from process `\display.$proc$../design/7SEG.sv:0$3'.

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$406'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$406'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402'.
  created $adff cell `$procdff$1871' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$400'.
  created $adff cell `$procdff$1872' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398'.
  created $adff cell `$procdff$1873' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$396'.
  created $adff cell `$procdff$1874' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$394'.
  created $dff cell `$procdff$1875' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$392'.
  created $dff cell `$procdff$1876' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$390'.
  created $dff cell `$procdff$1877' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$388'.
  created $dff cell `$procdff$1878' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$386'.
  created $dff cell `$procdff$1879' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$384'.
  created $dff cell `$procdff$1880' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382'.
  created $adff cell `$procdff$1881' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$380'.
  created $adff cell `$procdff$1882' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378'.
  created $adff cell `$procdff$1883' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$376'.
  created $adff cell `$procdff$1884' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$374'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$372'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$370'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$368'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$366'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$364'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\Teclado.\state' using process `\Teclado.$proc$../design/Teclado.sv:39$167'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\Sincronizador.\sync_row' using process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\Sincronizador.\val' using process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\Numeros.\state' using process `\Numeros.$proc$../design/Numero.sv:20$146'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `$paramod\control\n=s32'00000000000000000000000000001000.\cont' using process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:31$458'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `$paramod\control\n=s32'00000000000000000000000000001000.\state' using process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:31$458'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\shift' using process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:59$456'.
  created $adff cell `$procdff$1897' with positive edge clock and positive level reset.
Creating register for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\M' using process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:35$450'.
  created $adff cell `$procdff$1898' with positive edge clock and positive level reset.
Creating register for signal `\FrecDivider.\clk_div' using process `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
  created $dff cell `$procdff$1899' with positive edge clock.
Creating register for signal `\FrecDivider.\cont' using process `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
  created $dff cell `$procdff$1900' with positive edge clock.
Creating register for signal `\display.\anodos' using process `\display.$proc$../design/7SEG.sv:20$2'.
  created $dff cell `$procdff$1901' with positive edge clock.
Creating register for signal `\display.\next_select' using process `\display.$proc$../design/7SEG.sv:20$2'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\display.\next_digito' using process `\display.$proc$../design/7SEG.sv:20$2'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\display.\select' using process `\display.$proc$../design/7SEG.sv:14$1'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\display.\digito' using process `\display.$proc$../design/7SEG.sv:14$1'.
  created $dff cell `$procdff$1905' with positive edge clock.

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$406'.
Removing empty process `DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$403'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402'.
Removing empty process `DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$402'.
Removing empty process `DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Removing empty process `DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$400'.
Removing empty process `DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398'.
Removing empty process `DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$398'.
Removing empty process `DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Removing empty process `DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$396'.
Removing empty process `DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$394'.
Removing empty process `DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$394'.
Removing empty process `DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$392'.
Removing empty process `DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$392'.
Removing empty process `DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$390'.
Removing empty process `DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$390'.
Removing empty process `DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$388'.
Removing empty process `DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$388'.
Removing empty process `DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$386'.
Removing empty process `DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$386'.
Removing empty process `DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Removing empty process `DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$384'.
Removing empty process `DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382'.
Removing empty process `DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$382'.
Removing empty process `DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Removing empty process `DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$380'.
Removing empty process `DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378'.
Removing empty process `DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$378'.
Removing empty process `DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Removing empty process `DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$376'.
Removing empty process `DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$374'.
Removing empty process `DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$374'.
Removing empty process `DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$372'.
Removing empty process `DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$372'.
Removing empty process `DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$370'.
Removing empty process `DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$370'.
Removing empty process `DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$368'.
Removing empty process `DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$368'.
Removing empty process `DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$366'.
Removing empty process `DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$366'.
Removing empty process `DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Removing empty process `DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$364'.
Removing empty process `MainModule.$proc$../design/TopMod.sv:0$177'.
Found and cleaned up 7 empty switches in `\Teclado.$proc$../design/Teclado.sv:0$168'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:0$168'.
Found and cleaned up 1 empty switch in `\Teclado.$proc$../design/Teclado.sv:39$167'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:39$167'.
Found and cleaned up 1 empty switch in `\Teclado.$proc$../design/Teclado.sv:0$166'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:0$166'.
Found and cleaned up 1 empty switch in `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
Removing empty process `Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
Found and cleaned up 21 empty switches in `\Numeros.$proc$../design/Numero.sv:0$147'.
Removing empty process `Numeros.$proc$../design/Numero.sv:0$147'.
Found and cleaned up 2 empty switches in `\Numeros.$proc$../design/Numero.sv:20$146'.
Removing empty process `Numeros.$proc$../design/Numero.sv:20$146'.
Found and cleaned up 7 empty switches in `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
Removing empty process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$459'.
Found and cleaned up 1 empty switch in `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:31$458'.
Removing empty process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:31$458'.
Found and cleaned up 3 empty switches in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:59$456'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:59$456'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$455'.
Found and cleaned up 1 empty switch in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$452'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$452'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:35$450'.
Removing empty process `FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
Found and cleaned up 1 empty switch in `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
Removing empty process `FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
Found and cleaned up 60 empty switches in `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
Removing empty process `bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
Found and cleaned up 1 empty switch in `\display.$proc$../design/7SEG.sv:0$3'.
Removing empty process `display.$proc$../design/7SEG.sv:0$3'.
Found and cleaned up 1 empty switch in `\display.$proc$../design/7SEG.sv:20$2'.
Removing empty process `display.$proc$../design/7SEG.sv:20$2'.
Removing empty process `display.$proc$../design/7SEG.sv:14$1'.
Cleaned up 126 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~2 debug messages>
Optimizing module Teclado.
<suppressed ~5 debug messages>
Optimizing module Sincronizador.
Optimizing module Numeros.
<suppressed ~14 debug messages>
Optimizing module $paramod\control\n=s32'00000000000000000000000000001000.
<suppressed ~6 debug messages>
Optimizing module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module FrecDivider.
Optimizing module bin_decimal.
<suppressed ~30 debug messages>
Optimizing module display.
<suppressed ~2 debug messages>

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module Teclado.
Deleting now unused module Sincronizador.
Deleting now unused module Numeros.
Deleting now unused module $paramod\control\n=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Deleting now unused module FrecDivider.
Deleting now unused module bin_decimal.
Deleting now unused module display.
<suppressed ~8 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing SYNTH pass.

10.7.1. Executing PROC pass (convert processes to netlists).

10.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.7.1.4. Executing PROC_INIT pass (extract init attributes).

10.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

10.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~2 debug messages>

10.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 86 unused cells and 588 unused wires.
<suppressed ~93 debug messages>

10.7.4. Executing CHECK pass (checking for obvious problems).
Checking module MainModule...
Found and reported 0 problems.

10.7.5. Executing OPT pass (performing simple optimizations).

10.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~357 debug messages>
Removed a total of 119 cells.

10.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$516.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$523.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$530.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$538.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$546.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$555.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$564.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$574.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$584.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$595.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1017.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1019.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1037.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1044.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1046.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1055.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1067.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1069.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1071.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1097.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1099.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1101.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1112.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1114.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1124.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1126.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1150.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1152.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1172.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1182.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1190.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1192.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1205.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1207.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1209.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1239.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1241.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1243.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1255.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1257.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1268.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1270.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1296.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1298.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1320.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1331.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1340.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1342.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1356.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1358.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1360.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1392.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1394.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1396.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1409.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1411.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1439.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1441.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1465.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1475.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1477.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$647.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$649.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$655.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$657.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$661.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$663.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$669.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$678.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$680.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$682.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$702.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$704.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$706.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$714.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$716.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$724.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$726.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$733.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$735.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$753.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$755.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$769.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$776.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$781.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$783.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$790.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$800.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$802.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$804.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$828.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$830.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$832.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$841.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$843.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$852.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$854.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$862.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$864.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$884.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$886.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$902.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$910.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$916.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$918.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$926.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$937.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$939.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$941.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$967.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$969.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$971.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$981.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$983.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$993.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$995.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1534.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1552.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1555.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1557.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1568.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1570.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1580.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1592.
Removed 124 multiplexer ports.
<suppressed ~69 debug messages>

10.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1490: { $flatten\Multiplicandos.$procmux$1361_CMP $flatten\Multiplicandos.$procmux$1210_CMP $flatten\Multiplicandos.$procmux$1020_CMP $flatten\Multiplicandos.$procmux$1492_CMP $flatten\Multiplicandos.$procmux$1491_CMP }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1595: { $flatten\ctrl.$procmux$1593_CMP $flatten\ctrl.$procmux$1558_CMP $auto$opt_reduce.cc:134:opt_pmux$1909 $flatten\ctrl.$procmux$1597_CMP $auto$opt_reduce.cc:134:opt_pmux$1907 }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1623: $auto$opt_reduce.cc:134:opt_pmux$1911
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1490: { $flatten\Multiplicandos.$procmux$1361_CMP $flatten\Multiplicandos.$procmux$1210_CMP $flatten\Multiplicandos.$procmux$1020_CMP $flatten\Multiplicandos.$procmux$1492_CMP }
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1507: { $flatten\Multiplicandos.$procmux$1020_CMP $flatten\Multiplicandos.$procmux$1492_CMP $flatten\Multiplicandos.$procmux$1491_CMP }
  Optimizing cells in module \MainModule.
Performed a total of 16 changes.

10.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

10.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 269 unused wires.
<suppressed ~1 debug messages>

10.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

10.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New ctrl vector for $pmux cell $flatten\Keypad.$procmux$607: $auto$opt_reduce.cc:134:opt_pmux$1913
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1490: $auto$opt_reduce.cc:134:opt_pmux$1915
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1507: $auto$opt_reduce.cc:134:opt_pmux$1917
  Optimizing cells in module \MainModule.
Performed a total of 3 changes.

10.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

10.7.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.5.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.23. Finished OPT passes. (There is nothing left to do.)

10.7.6. Executing FSM pass (extract and optimize FSM).

10.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register MainModule.Keypad.state.
Not marking MainModule.Multiplicador.M as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register MainModule.Multiplicandos.state.
Not marking MainModule.Segmentos7.anodos as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking MainModule.Segmentos7.next_select as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register MainModule.ctrl.state.

10.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\Keypad.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\Keypad.$procdff$1891
  root of input selection tree: $flatten\Keypad.$0\state[5:0]
  found reset state: 6'000001 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\Keypad.$procmux$517_CMP
  found ctrl input: $flatten\Keypad.$procmux$524_CMP
  found ctrl input: $flatten\Keypad.$procmux$539_CMP
  found ctrl input: $flatten\Keypad.$procmux$556_CMP
  found ctrl input: $flatten\Keypad.$procmux$575_CMP
  found ctrl input: $flatten\Keypad.$procmux$596_CMP
  found state code: 6'000001
  found ctrl input: $flatten\Keypad.$eq$../design/Teclado.sv:117$176_Y
  found state code: 6'000010
  found ctrl input: $flatten\Keypad.$ne$../design/Teclado.sv:105$175_Y
  found state code: 6'100000
  found state code: 6'010000
  found state code: 6'001000
  found state code: 6'000100
  found ctrl input: \Keypad.sum_row
  found ctrl output: $flatten\Keypad.$procmux$596_CMP
  found ctrl output: $flatten\Keypad.$procmux$575_CMP
  found ctrl output: $flatten\Keypad.$procmux$556_CMP
  found ctrl output: $flatten\Keypad.$procmux$539_CMP
  found ctrl output: $flatten\Keypad.$procmux$524_CMP
  found ctrl output: $flatten\Keypad.$procmux$517_CMP
  ctrl inputs: { \Keypad.sum_row $flatten\Keypad.$ne$../design/Teclado.sv:105$175_Y $flatten\Keypad.$eq$../design/Teclado.sv:117$176_Y \rst }
  ctrl outputs: { $flatten\Keypad.$0\state[5:0] $flatten\Keypad.$procmux$517_CMP $flatten\Keypad.$procmux$524_CMP $flatten\Keypad.$procmux$539_CMP $flatten\Keypad.$procmux$556_CMP $flatten\Keypad.$procmux$575_CMP $flatten\Keypad.$procmux$596_CMP }
  transition:   6'100000 4'--00 ->   6'000010 12'000010100000
  transition:   6'100000 4'--10 ->   6'000001 12'000001100000
  transition:   6'100000 4'---1 ->   6'000001 12'000001100000
  transition:   6'010000 4'-0-0 ->   6'000001 12'000001010000
  transition:   6'010000 4'-1-0 ->   6'100000 12'100000010000
  transition:   6'010000 4'---1 ->   6'000001 12'000001010000
  transition:   6'001000 4'-0-0 ->   6'010000 12'010000001000
  transition:   6'001000 4'-1-0 ->   6'100000 12'100000001000
  transition:   6'001000 4'---1 ->   6'000001 12'000001001000
  transition:   6'000100 4'-0-0 ->   6'001000 12'001000000100
  transition:   6'000100 4'-1-0 ->   6'100000 12'100000000100
  transition:   6'000100 4'---1 ->   6'000001 12'000001000100
  transition:   6'000010 4'-0-0 ->   6'000100 12'000100000010
  transition:   6'000010 4'-1-0 ->   6'100000 12'100000000010
  transition:   6'000010 4'---1 ->   6'000001 12'000001000010
  transition:   6'000001 4'0--0 ->   6'000001 12'000001000001
  transition:   6'000001 4'1--0 ->   6'000010 12'000010000001
  transition:   6'000001 4'---1 ->   6'000001 12'000001000001
Extracting FSM `\Multiplicandos.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\Multiplicandos.$procdff$1894
  root of input selection tree: $flatten\Multiplicandos.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: \Keypad.load_num
  found ctrl input: $flatten\Multiplicandos.$procmux$1499_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1491_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1492_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1020_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1072_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1210_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1361_CMP
  found state code: 3'000
  found ctrl input: $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y
  found ctrl input: $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y
  found state code: 3'100
  found state code: 3'110
  found state code: 3'101
  found state code: 3'011
  found state code: 3'001
  found state code: 3'010
  found ctrl output: $flatten\Multiplicandos.$procmux$1499_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1492_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1491_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1361_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1210_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1072_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1020_CMP
  ctrl inputs: { $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y \Keypad.load_num \rst }
  ctrl outputs: { $flatten\Multiplicandos.$0\state[2:0] $flatten\Multiplicandos.$procmux$1020_CMP $flatten\Multiplicandos.$procmux$1072_CMP $flatten\Multiplicandos.$procmux$1210_CMP $flatten\Multiplicandos.$procmux$1361_CMP $flatten\Multiplicandos.$procmux$1491_CMP $flatten\Multiplicandos.$procmux$1492_CMP $flatten\Multiplicandos.$procmux$1499_CMP }
  transition:      3'000 4'--00 ->      3'000 10'0000001000
  transition:      3'000 4'0010 ->      3'001 10'0010001000
  transition:      3'000 4'0110 ->      3'000 10'0000001000
  transition:      3'000 4'1-10 ->      3'011 10'0110001000
  transition:      3'000 4'---1 ->      3'000 10'0000001000
  transition:      3'100 4'--00 ->      3'100 10'1000000010
  transition:      3'100 4'0010 ->      3'101 10'1010000010
  transition:      3'100 4'0110 ->      3'011 10'0110000010
  transition:      3'100 4'1-10 ->      3'110 10'1100000010
  transition:      3'100 4'---1 ->      3'000 10'0000000010
  transition:      3'010 4'--00 ->      3'010 10'0100100000
  transition:      3'010 4'0010 ->      3'010 10'0100100000
  transition:      3'010 4'0110 ->      3'001 10'0010100000
  transition:      3'010 4'1-10 ->      3'011 10'0110100000
  transition:      3'010 4'---1 ->      3'000 10'0000100000
  transition:      3'110 4'--00 ->      3'110 10'1100000001
  transition:      3'110 4'0-10 ->      3'110 10'1100000001
  transition:      3'110 4'1-10 ->      3'000 10'0000000001
  transition:      3'110 4'---1 ->      3'000 10'0000000001
  transition:      3'001 4'--00 ->      3'001 10'0010010000
  transition:      3'001 4'0010 ->      3'010 10'0100010000
  transition:      3'001 4'0110 ->      3'000 10'0000010000
  transition:      3'001 4'1-10 ->      3'011 10'0110010000
  transition:      3'001 4'---1 ->      3'000 10'0000010000
  transition:      3'101 4'--00 ->      3'101 10'1010000100
  transition:      3'101 4'0010 ->      3'101 10'1010000100
  transition:      3'101 4'0110 ->      3'100 10'1000000100
  transition:      3'101 4'1-10 ->      3'110 10'1100000100
  transition:      3'101 4'---1 ->      3'000 10'0000000100
  transition:      3'011 4'--00 ->      3'011 10'0111000000
  transition:      3'011 4'0010 ->      3'100 10'1001000000
  transition:      3'011 4'0110 ->      3'011 10'0111000000
  transition:      3'011 4'1-10 ->      3'110 10'1101000000
  transition:      3'011 4'---1 ->      3'000 10'0001000000
Extracting FSM `\ctrl.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\ctrl.$procdff$1896
  root of input selection tree: $flatten\ctrl.$0\state[6:0]
  found reset state: 7'0000001 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1907
  found ctrl input: $flatten\ctrl.$procmux$1597_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1909
  found ctrl input: $flatten\ctrl.$procmux$1558_CMP
  found ctrl input: $flatten\ctrl.$procmux$1593_CMP
  found state code: 7'0000001
  found state code: 7'0000100
  found state code: 7'1000000
  found state code: 7'0100000
  found ctrl input: $flatten\ctrl.$eq$../design/mult_control.sv:77$460_Y
  found ctrl input: \Multiplicador.shift [0]
  found ctrl input: \Multiplicador.shift [1]
  found state code: 7'0010000
  found state code: 7'0001000
  found ctrl input: \signal_num
  found state code: 7'0000010
  found ctrl output: $flatten\ctrl.$procmux$1601_CMP
  found ctrl output: $flatten\ctrl.$procmux$1599_CMP
  found ctrl output: $flatten\ctrl.$procmux$1598_CMP
  found ctrl output: $flatten\ctrl.$procmux$1597_CMP
  found ctrl output: $flatten\ctrl.$procmux$1593_CMP
  found ctrl output: $flatten\ctrl.$procmux$1558_CMP
  found ctrl output: $flatten\ctrl.$procmux$1535_CMP
  ctrl inputs: { \Multiplicador.shift [1:0] $flatten\ctrl.$eq$../design/mult_control.sv:77$460_Y $auto$opt_reduce.cc:134:opt_pmux$1909 $auto$opt_reduce.cc:134:opt_pmux$1907 \signal_num \rst }
  ctrl outputs: { $flatten\ctrl.$0\state[6:0] $flatten\ctrl.$procmux$1535_CMP $flatten\ctrl.$procmux$1558_CMP $flatten\ctrl.$procmux$1593_CMP $flatten\ctrl.$procmux$1597_CMP $flatten\ctrl.$procmux$1598_CMP $flatten\ctrl.$procmux$1599_CMP $flatten\ctrl.$procmux$1601_CMP }
  transition:  7'1000000 7'---0--0 ->  7'0000100 14'00001001000000
  transition:  7'1000000 7'------1 ->  7'0000001 14'00000011000000
  transition:  7'0100000 7'------0 ->  7'1000000 14'10000000001000
  transition:  7'0100000 7'------1 ->  7'0000001 14'00000010001000
  transition:  7'0010000 7'------0 ->  7'0100000 14'01000000000100
  transition:  7'0010000 7'------1 ->  7'0000001 14'00000010000100
  transition:  7'0001000 7'------0 ->  7'0100000 14'01000000000010
  transition:  7'0001000 7'------1 ->  7'0000001 14'00000010000010
  transition:  7'0000100 7'000---0 ->  7'0000100 14'00001000100000
  transition:  7'0000100 7'100---0 ->  7'0010000 14'00100000100000
  transition:  7'0000100 7'-10---0 ->  7'0001000 14'00010000100000
  transition:  7'0000100 7'--1---0 ->  7'0100000 14'01000000100000
  transition:  7'0000100 7'------1 ->  7'0000001 14'00000010100000
  transition:  7'0000010 7'---0--0 ->  7'0000100 14'00001000000001
  transition:  7'0000010 7'------1 ->  7'0000001 14'00000010000001
  transition:  7'0000001 7'-----00 ->  7'0000001 14'00000010010000
  transition:  7'0000001 7'-----10 ->  7'0000010 14'00000100010000
  transition:  7'0000001 7'------1 ->  7'0000001 14'00000010010000

10.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ctrl.state$1935' from module `\MainModule'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$1907.
Optimizing FSM `$fsm$\Multiplicandos.state$1926' from module `\MainModule'.
Optimizing FSM `$fsm$\Keypad.state$1918' from module `\MainModule'.

10.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 54 unused cells and 54 unused wires.
<suppressed ~58 debug messages>

10.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\Keypad.state$1918' from module `\MainModule'.
  Removing unused output signal $flatten\Keypad.$procmux$596_CMP.
  Removing unused output signal $flatten\Keypad.$procmux$517_CMP.
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [0].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [1].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [2].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [3].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [4].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [5].
Optimizing FSM `$fsm$\Multiplicandos.state$1926' from module `\MainModule'.
  Removing unused output signal $flatten\Multiplicandos.$procmux$1499_CMP.
  Removing unused output signal $flatten\Multiplicandos.$procmux$1072_CMP.
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [0].
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [1].
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [2].
Optimizing FSM `$fsm$\ctrl.state$1935' from module `\MainModule'.
  Removing unused output signal $flatten\ctrl.$procmux$1597_CMP.
  Removing unused output signal $flatten\ctrl.$procmux$1593_CMP.
  Removing unused output signal $flatten\ctrl.$procmux$1535_CMP.
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [0].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [1].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [2].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [3].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [4].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [5].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [6].

10.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\Keypad.state$1918' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  100000 -> ----1-
  010000 -> ---1--
  001000 -> --1---
  000100 -> -1----
  000010 -> 1-----
  000001 -> -----1
Recoding FSM `$fsm$\Multiplicandos.state$1926' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\ctrl.state$1935' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  1000000 -> -----1-
  0100000 -> ----1--
  0010000 -> ---1---
  0001000 -> --1----
  0000100 -> -1-----
  0000010 -> 1------
  0000001 -> ------1

10.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\Keypad.state$1918' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\Keypad.state$1918 (\Keypad.state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\Keypad.$eq$../design/Teclado.sv:117$176_Y
    2: $flatten\Keypad.$ne$../design/Teclado.sv:105$175_Y
    3: \Keypad.sum_row

  Output signals:
    0: $flatten\Keypad.$procmux$575_CMP
    1: $flatten\Keypad.$procmux$556_CMP
    2: $flatten\Keypad.$procmux$539_CMP
    3: $flatten\Keypad.$procmux$524_CMP

  State encoding:
    0:   6'----1-
    1:   6'---1--
    2:   6'--1---
    3:   6'-1----
    4:   6'1-----
    5:   6'-----1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     4 4'0000
      1:     0 4'--10   ->     5 4'0000
      2:     0 4'---1   ->     5 4'0000
      3:     1 4'-1-0   ->     0 4'1000
      4:     1 4'-0-0   ->     5 4'1000
      5:     1 4'---1   ->     5 4'1000
      6:     2 4'-1-0   ->     0 4'0100
      7:     2 4'-0-0   ->     1 4'0100
      8:     2 4'---1   ->     5 4'0100
      9:     3 4'-1-0   ->     0 4'0010
     10:     3 4'-0-0   ->     2 4'0010
     11:     3 4'---1   ->     5 4'0010
     12:     4 4'-1-0   ->     0 4'0001
     13:     4 4'-0-0   ->     3 4'0001
     14:     4 4'---1   ->     5 4'0001
     15:     5 4'1--0   ->     4 4'0000
     16:     5 4'0--0   ->     5 4'0000
     17:     5 4'---1   ->     5 4'0000

-------------------------------------

FSM `$fsm$\Multiplicandos.state$1926' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\Multiplicandos.state$1926 (\Multiplicandos.state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       7

  Input signals:
    0: \rst
    1: \Keypad.load_num
    2: $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y
    3: $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y

  Output signals:
    0: $flatten\Multiplicandos.$procmux$1492_CMP
    1: $flatten\Multiplicandos.$procmux$1491_CMP
    2: $flatten\Multiplicandos.$procmux$1361_CMP
    3: $flatten\Multiplicandos.$procmux$1210_CMP
    4: $flatten\Multiplicandos.$procmux$1020_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 5'00100
      1:     0 4'0110   ->     0 5'00100
      2:     0 4'---1   ->     0 5'00100
      3:     0 4'0010   ->     4 5'00100
      4:     0 4'1-10   ->     6 5'00100
      5:     1 4'---1   ->     0 5'00001
      6:     1 4'--00   ->     1 5'00001
      7:     1 4'1-10   ->     3 5'00001
      8:     1 4'0010   ->     5 5'00001
      9:     1 4'0110   ->     6 5'00001
     10:     2 4'---1   ->     0 5'00000
     11:     2 4'--00   ->     2 5'00000
     12:     2 4'0010   ->     2 5'00000
     13:     2 4'0110   ->     4 5'00000
     14:     2 4'1-10   ->     6 5'00000
     15:     3 4'1-10   ->     0 5'00000
     16:     3 4'---1   ->     0 5'00000
     17:     3 4'--00   ->     3 5'00000
     18:     3 4'0-10   ->     3 5'00000
     19:     4 4'0110   ->     0 5'01000
     20:     4 4'---1   ->     0 5'01000
     21:     4 4'0010   ->     2 5'01000
     22:     4 4'--00   ->     4 5'01000
     23:     4 4'1-10   ->     6 5'01000
     24:     5 4'---1   ->     0 5'00010
     25:     5 4'0110   ->     1 5'00010
     26:     5 4'1-10   ->     3 5'00010
     27:     5 4'--00   ->     5 5'00010
     28:     5 4'0010   ->     5 5'00010
     29:     6 4'---1   ->     0 5'10000
     30:     6 4'0010   ->     1 5'10000
     31:     6 4'1-10   ->     3 5'10000
     32:     6 4'--00   ->     6 5'10000
     33:     6 4'0110   ->     6 5'10000

-------------------------------------

FSM `$fsm$\ctrl.state$1935' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\ctrl.state$1935 (\ctrl.state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       7

  Input signals:
    0: \rst
    1: \signal_num
    2: $auto$opt_reduce.cc:134:opt_pmux$1909
    3: $flatten\ctrl.$eq$../design/mult_control.sv:77$460_Y
    4: \Multiplicador.shift [0]
    5: \Multiplicador.shift [1]

  Output signals:
    0: $flatten\ctrl.$procmux$1601_CMP
    1: $flatten\ctrl.$procmux$1599_CMP
    2: $flatten\ctrl.$procmux$1598_CMP
    3: $flatten\ctrl.$procmux$1558_CMP

  State encoding:
    0:  7'-----1-
    1:  7'----1--
    2:  7'---1---
    3:  7'--1----
    4:  7'-1-----
    5:  7'1------
    6:  7'------1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'---0-0   ->     4 4'0000
      1:     0 6'-----1   ->     6 4'0000
      2:     1 6'-----0   ->     0 4'0000
      3:     1 6'-----1   ->     6 4'0000
      4:     2 6'-----0   ->     1 4'0100
      5:     2 6'-----1   ->     6 4'0100
      6:     3 6'-----0   ->     1 4'0010
      7:     3 6'-----1   ->     6 4'0010
      8:     4 6'--1--0   ->     1 4'1000
      9:     4 6'100--0   ->     2 4'1000
     10:     4 6'-10--0   ->     3 4'1000
     11:     4 6'000--0   ->     4 4'1000
     12:     4 6'-----1   ->     6 4'1000
     13:     5 6'---0-0   ->     4 4'0001
     14:     5 6'-----1   ->     6 4'0001
     15:     6 6'----10   ->     5 4'0000
     16:     6 6'----00   ->     6 4'0000
     17:     6 6'-----1   ->     6 4'0000

-------------------------------------

10.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\Keypad.state$1918' from module `\MainModule'.
Mapping FSM `$fsm$\Multiplicandos.state$1926' from module `\MainModule'.
Mapping FSM `$fsm$\ctrl.state$1935' from module `\MainModule'.

10.7.7. Executing OPT pass (performing simple optimizations).

10.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~21 debug messages>

10.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

10.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

10.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\Sync.$procdff$1893 ($dff) from module MainModule (D = \row, Q = \Sync.val, rval = 4'0000).
Adding SRST signal on $flatten\Sync.$procdff$1892 ($dff) from module MainModule (D = \Sync.val, Q = \Sync.sync_row, rval = 4'0000).
Adding EN signal on $flatten\Multiplicador.$procdff$1898 ($adff) from module MainModule (D = 8'00000000, Q = \Multiplicador.M).
Adding EN signal on $flatten\Multiplicador.$procdff$1897 ($adff) from module MainModule (D = \Multiplicador.adder_sub_out [7], Q = \Multiplicador.shift [16]).
Adding EN signal on $flatten\Multiplicador.$procdff$1897 ($adff) from module MainModule (D = \Multiplicador.shift [1], Q = \Multiplicador.shift [0]).
Adding EN signal on $flatten\Multiplicador.$procdff$1897 ($adff) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [15:9], Q = \Multiplicador.shift [15:9]).
Adding EN signal on $flatten\Multiplicador.$procdff$1897 ($adff) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [8:1], Q = \Multiplicador.shift [8:1]).
Adding SRST signal on $flatten\Frec.$procdff$1900 ($dff) from module MainModule (D = $flatten\Frec.$add$../design/DivisorClock.sv:10$127_Y, Q = \Frec.cont, rval = 28'0000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2142 ($adffe) from module MainModule.

10.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 5 unused cells and 57 unused wires.
<suppressed ~6 debug messages>

10.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~3 debug messages>

10.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2149 ($adffe) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [15:9], Q = \Multiplicador.shift [15:9]).

10.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.23. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.27. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.30. Finished OPT passes. (There is nothing left to do.)

10.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port MainModule.$flatten\Segmentos7.$auto$mem.cc:319:emit$467 ($flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465).
Removed top 13 bits (of 28) from port B of cell MainModule.$flatten\Frec.$ge$../design/DivisorClock.sv:11$128 ($ge).
Removed top 18 bits (of 32) from port B of cell MainModule.$flatten\Frec.$lt$../design/DivisorClock.sv:14$129 ($lt).
Removed top 27 bits (of 28) from port B of cell MainModule.$flatten\Frec.$add$../design/DivisorClock.sv:10$127 ($add).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$635_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$634_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$633_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$632_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$631_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$630_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$629_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$628_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$627_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$626_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$625_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell MainModule.$auto$fsm_map.cc:77:implement_pattern_cache$2040 ($eq).
Removed top 1 bits (of 4) from port B of cell MainModule.$auto$fsm_map.cc:77:implement_pattern_cache$2079 ($eq).
Removed top 2 bits (of 4) from port B of cell MainModule.$auto$fsm_map.cc:77:implement_pattern_cache$2068 ($eq).
Removed top 4 bits (of 8) from mux cell MainModule.$flatten\Multiplicandos.$procmux$1236 ($mux).
Removed top 1 bits (of 8) from mux cell MainModule.$flatten\Multiplicador.$procmux$1655 ($mux).
Removed top 1 bits (of 8) from mux cell MainModule.$flatten\Multiplicador.$procmux$1652 ($mux).
Removed top 7 bits (of 8) from port A of cell MainModule.$flatten\Multiplicador.$sub$../design/mult_datapath.sv:47$454 ($sub).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1755 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1743 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1731 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1719 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1707 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1695 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1683 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1671 ($mux).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46 ($ge).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1767 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1779 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1806 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1791 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1836 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1821 ($mux).
Removed top 2 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1856_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1855_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1854_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 1 bits (of 4) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$52\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$56\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$5\bcd[3:0].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$60\bcd[15:12].
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103_Y.
Removed top 29 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55_Y.
Removed top 4 bits (of 8) from wire MainModule.$flatten\Multiplicandos.$13\num_o[7:0].

10.7.9. Executing PEEPOPT pass (run peephole optimizers).

10.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

10.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module MainModule:
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
  creating $macc model for $flatten\Frec.$add$../design/DivisorClock.sv:10$127 ($add).
  creating $macc model for $flatten\Multiplicador.$sub$../design/mult_datapath.sv:47$454 ($sub).
  creating $alu model for $macc $flatten\Multiplicador.$sub$../design/mult_datapath.sv:47$454.
  creating $alu model for $macc $flatten\Frec.$add$../design/DivisorClock.sv:10$127.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge): merged with $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge): merged with $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92 ($ge): new $alu
  creating $alu model for $flatten\Frec.$ge$../design/DivisorClock.sv:11$128 ($ge): new $alu
  creating $alu model for $flatten\Frec.$lt$../design/DivisorClock.sv:14$129 ($lt): new $alu
  creating $alu cell for $flatten\Frec.$lt$../design/DivisorClock.sv:14$129: $auto$alumacc.cc:485:replace_alu$2232
  creating $alu cell for $flatten\Frec.$ge$../design/DivisorClock.sv:11$128: $auto$alumacc.cc:485:replace_alu$2243
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92: $auto$alumacc.cc:485:replace_alu$2252
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84: $auto$alumacc.cc:485:replace_alu$2261
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76: $auto$alumacc.cc:485:replace_alu$2270
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68: $auto$alumacc.cc:485:replace_alu$2279
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60: $auto$alumacc.cc:485:replace_alu$2288
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52: $auto$alumacc.cc:485:replace_alu$2297
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124: $auto$alumacc.cc:485:replace_alu$2306
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116: $auto$alumacc.cc:485:replace_alu$2315
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108: $auto$alumacc.cc:485:replace_alu$2324
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100: $auto$alumacc.cc:485:replace_alu$2333
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98: $auto$alumacc.cc:485:replace_alu$2342
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90: $auto$alumacc.cc:485:replace_alu$2351
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82: $auto$alumacc.cc:485:replace_alu$2360
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74: $auto$alumacc.cc:485:replace_alu$2369
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66: $auto$alumacc.cc:485:replace_alu$2378
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58: $auto$alumacc.cc:485:replace_alu$2387
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50: $auto$alumacc.cc:485:replace_alu$2396
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42: $auto$alumacc.cc:485:replace_alu$2405
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122: $auto$alumacc.cc:485:replace_alu$2414
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114: $auto$alumacc.cc:485:replace_alu$2423
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106: $auto$alumacc.cc:485:replace_alu$2432
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96: $auto$alumacc.cc:485:replace_alu$2441
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88: $auto$alumacc.cc:485:replace_alu$2450
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80: $auto$alumacc.cc:485:replace_alu$2459
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72: $auto$alumacc.cc:485:replace_alu$2468
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64: $auto$alumacc.cc:485:replace_alu$2477
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56: $auto$alumacc.cc:485:replace_alu$2486
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48: $auto$alumacc.cc:485:replace_alu$2495
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40: $auto$alumacc.cc:485:replace_alu$2504
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32: $auto$alumacc.cc:485:replace_alu$2513
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24, $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34, $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44: $auto$alumacc.cc:485:replace_alu$2522
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120: $auto$alumacc.cc:485:replace_alu$2539
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112: $auto$alumacc.cc:485:replace_alu$2548
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104: $auto$alumacc.cc:485:replace_alu$2557
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94: $auto$alumacc.cc:485:replace_alu$2566
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86: $auto$alumacc.cc:485:replace_alu$2575
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78: $auto$alumacc.cc:485:replace_alu$2584
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70: $auto$alumacc.cc:485:replace_alu$2593
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62: $auto$alumacc.cc:485:replace_alu$2602
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54: $auto$alumacc.cc:485:replace_alu$2611
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46: $auto$alumacc.cc:485:replace_alu$2620
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38: $auto$alumacc.cc:485:replace_alu$2629
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30: $auto$alumacc.cc:485:replace_alu$2638
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22: $auto$alumacc.cc:485:replace_alu$2647
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14: $auto$alumacc.cc:485:replace_alu$2656
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118: $auto$alumacc.cc:485:replace_alu$2669
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110: $auto$alumacc.cc:485:replace_alu$2678
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102: $auto$alumacc.cc:485:replace_alu$2687
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103: $auto$alumacc.cc:485:replace_alu$2696
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111: $auto$alumacc.cc:485:replace_alu$2699
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119: $auto$alumacc.cc:485:replace_alu$2702
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15: $auto$alumacc.cc:485:replace_alu$2705
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23: $auto$alumacc.cc:485:replace_alu$2708
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31: $auto$alumacc.cc:485:replace_alu$2711
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39: $auto$alumacc.cc:485:replace_alu$2714
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47: $auto$alumacc.cc:485:replace_alu$2717
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55: $auto$alumacc.cc:485:replace_alu$2720
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63: $auto$alumacc.cc:485:replace_alu$2723
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71: $auto$alumacc.cc:485:replace_alu$2726
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79: $auto$alumacc.cc:485:replace_alu$2729
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87: $auto$alumacc.cc:485:replace_alu$2732
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95: $auto$alumacc.cc:485:replace_alu$2735
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105: $auto$alumacc.cc:485:replace_alu$2738
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113: $auto$alumacc.cc:485:replace_alu$2741
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121: $auto$alumacc.cc:485:replace_alu$2744
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33: $auto$alumacc.cc:485:replace_alu$2747
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41: $auto$alumacc.cc:485:replace_alu$2750
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49: $auto$alumacc.cc:485:replace_alu$2753
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57: $auto$alumacc.cc:485:replace_alu$2756
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65: $auto$alumacc.cc:485:replace_alu$2759
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73: $auto$alumacc.cc:485:replace_alu$2762
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81: $auto$alumacc.cc:485:replace_alu$2765
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89: $auto$alumacc.cc:485:replace_alu$2768
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97: $auto$alumacc.cc:485:replace_alu$2771
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107: $auto$alumacc.cc:485:replace_alu$2774
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115: $auto$alumacc.cc:485:replace_alu$2777
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123: $auto$alumacc.cc:485:replace_alu$2780
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43: $auto$alumacc.cc:485:replace_alu$2783
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51: $auto$alumacc.cc:485:replace_alu$2786
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59: $auto$alumacc.cc:485:replace_alu$2789
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67: $auto$alumacc.cc:485:replace_alu$2792
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75: $auto$alumacc.cc:485:replace_alu$2795
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83: $auto$alumacc.cc:485:replace_alu$2798
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91: $auto$alumacc.cc:485:replace_alu$2801
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99: $auto$alumacc.cc:485:replace_alu$2804
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101: $auto$alumacc.cc:485:replace_alu$2807
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109: $auto$alumacc.cc:485:replace_alu$2810
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117: $auto$alumacc.cc:485:replace_alu$2813
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125: $auto$alumacc.cc:485:replace_alu$2816
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25: $auto$alumacc.cc:485:replace_alu$2819
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35: $auto$alumacc.cc:485:replace_alu$2822
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45: $auto$alumacc.cc:485:replace_alu$2825
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53: $auto$alumacc.cc:485:replace_alu$2828
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61: $auto$alumacc.cc:485:replace_alu$2831
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69: $auto$alumacc.cc:485:replace_alu$2834
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77: $auto$alumacc.cc:485:replace_alu$2837
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85: $auto$alumacc.cc:485:replace_alu$2840
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93: $auto$alumacc.cc:485:replace_alu$2843
  creating $alu cell for $flatten\Frec.$add$../design/DivisorClock.sv:10$127: $auto$alumacc.cc:485:replace_alu$2846
  creating $alu cell for $flatten\Multiplicador.$sub$../design/mult_datapath.sv:47$454: $auto$alumacc.cc:485:replace_alu$2849
  created 102 $alu and 0 $macc cells.

10.7.12. Executing SHARE pass (SAT-based resource sharing).

10.7.13. Executing OPT pass (performing simple optimizations).

10.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~7 debug messages>

10.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2143 ($adffe) from module MainModule (D = $flatten\Multiplicador.$sub$../design/mult_datapath.sv:47$454_Y [7], Q = \Multiplicador.shift [16]).

10.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 66 unused wires.
<suppressed ~2 debug messages>

10.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

10.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2856: { \Multiplicador.load_add $auto$rtlil.cc:2399:Not$2145 $auto$rtlil.cc:2399:Not$2854 }
  Optimizing cells in module \MainModule.
Performed a total of 1 changes.

10.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

10.7.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.13.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.23. Finished OPT passes. (There is nothing left to do.)

10.7.14. Executing MEMORY pass.

10.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465'[0] in module `\MainModule': no output FF found.
Checking read port address `$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465'[0] in module `\MainModule': merged address FF to cell.

10.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory MainModule.$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465
<suppressed ~6 debug messages>

10.9. Executing TECHMAP pass (map to technology primitives).

10.9.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

10.9.2. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

10.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~196 debug messages>

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.10.3. Executing OPT_DFF pass (perform DFF optimizations).

10.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 51 unused cells and 162 unused wires.
<suppressed ~52 debug messages>

10.10.5. Finished fast OPT passes.

10.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465 in module \MainModule:
  created 16 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of MainModule.$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465: $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~4 debug messages>

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][3][2]$3269:
      Old ports: A=7'1100110, B=7'1101101, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255
      New ports: A=2'10, B=2'01, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255 [1:0]
      New connections: $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255 [6:2] = { 3'110 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][3][1]$3266:
      Old ports: A=7'1011011, B=7'1001111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [2] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [1:0] } = 5'10111
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][3][0]$3263:
      Old ports: A=7'0111111, B=7'0000110, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252
      New ports: A=1'1, B=1'0, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0]
      New connections: $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [6:1] = { 1'0 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][3][3]$3272:
      Old ports: A=7'1111101, B=7'0000111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [1] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [6:4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [2] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [0] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1770:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$2397 [0] $auto$alumacc.cc:501:replace_alu$2388 [0] }, B={ 1'0 $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$2280 [0] $flatten\Bin_BCD.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2397 [0] $auto$alumacc.cc:501:replace_alu$2388 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59_Y [2:0], Y=$flatten\Bin_BCD.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2280 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1797:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$2514 [0] $auto$alumacc.cc:501:replace_alu$2505 [0] }, B={ 1'0 $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$2397 [0] $flatten\Bin_BCD.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2514 [0] $auto$alumacc.cc:501:replace_alu$2505 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41_Y [2:0], Y=$flatten\Bin_BCD.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2397 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1294:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$2181 [3:0] }, B=8'00000000, Y=$flatten\Multiplicandos.$12\num_o[7:0]
      New ports: A=$auto$wreduce.cc:455:run$2181 [3:0], B=4'0000, Y=$flatten\Multiplicandos.$12\num_o[7:0] [3:0]
      New connections: $flatten\Multiplicandos.$12\num_o[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][3][4]$3275:
      Old ports: A=7'1111111, B=7'1101111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258
      New ports: A=1'1, B=1'0, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258 [3:0] } = 6'111111
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$3257:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258, B=7'1111111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249
      New ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][2]$a$3258 [4], B=1'1, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$3254:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255, B=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247
      New ports: A={ 2'10 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$a$3255 [1:0] }, B={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][1]$b$3256 [1] 1'1 }, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [5:3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [1:0] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [6] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [2] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [5] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$3251:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252, B=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246
      New ports: A={ 1'0 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] 1'1 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$a$3252 [0] }, B={ 2'10 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [2] 1'1 }, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [6:4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [2] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [0] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [1] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$a$3246 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1329:
      Old ports: A=8'00000000, B=$flatten\Multiplicandos.$12\num_o[7:0], Y=$flatten\Multiplicandos.$11\num_o[7:0]
      New ports: A=4'0000, B=$flatten\Multiplicandos.$12\num_o[7:0] [3:0], Y=$flatten\Multiplicandos.$11\num_o[7:0] [3:0]
      New connections: $flatten\Multiplicandos.$11\num_o[7:0] [7:4] = 4'0000
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$3248:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249, B=7'1111111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$b$3244
      New ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][1]$a$3249 [4], B=1'1, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$b$3244 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$b$3244 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$b$3244 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1490:
      Old ports: A=8'00000000, B=$flatten\Multiplicandos.$11\num_o[7:0], Y=\Multiplicandos.num_o
      New ports: A=4'0000, B=$flatten\Multiplicandos.$11\num_o[7:0] [3:0], Y=\Multiplicandos.num_o [3:0]
      New connections: \Multiplicandos.num_o [7:4] = 4'0000
  Optimizing cells in module \MainModule.
Performed a total of 14 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~14 debug messages>
Removed a total of 4 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~33 debug messages>

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1758:
      Old ports: A={ $flatten\Bin_BCD.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$2379 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67_Y [3:0], Y={ $auto$alumacc.cc:501:replace_alu$2271 [0] $flatten\Bin_BCD.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2388 [0] $auto$alumacc.cc:501:replace_alu$2379 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67_Y [2:0], Y=$flatten\Bin_BCD.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2271 [0] = 1'0
  Optimizing cells in module \MainModule.
Performed a total of 1 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdreg[0] ($dff) from module MainModule (D = $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][2][0]$b$3253 [2], Q = \segmentos [2], rval = 1'1).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdreg[0] ($dff) from module MainModule (D = $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][1][0]$b$3247 [1], Q = \segmentos [1], rval = 1'1).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdreg[0] ($dff) from module MainModule (D = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$a$3243 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$a$3243 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$465$rdmux[0][0][0]$a$3243 [0] }, Q = { \segmentos [6:5] \segmentos [3] \segmentos [0] }, rval = 4'1111).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~17 debug messages>

10.12.16. Rerunning OPT passes. (Maybe there is more to do..)

10.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

10.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.20. Executing OPT_DFF pass (perform DFF optimizations).

10.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

10.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.12.23. Rerunning OPT passes. (Maybe there is more to do..)

10.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

10.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.27. Executing OPT_DFF pass (perform DFF optimizations).

10.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.12.30. Finished OPT passes. (There is nothing left to do.)

10.13. Executing TECHMAP pass (map to technology primitives).

10.13.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.13.2. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

10.13.3. Continuing TECHMAP pass.
Using template $paramod$c657c1eb9c0f6eda588928844c2cceb60a079ad1\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$1898f562910b1a95b1df10dbe7204af73891130f\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_gw1n_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$200b9977acfd333433396bc8e744688584077592\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~1494 debug messages>

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~1096 debug messages>

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~396 debug messages>
Removed a total of 132 cells.

10.14.3. Executing OPT_DFF pass (perform DFF optimizations).

10.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 102 unused cells and 2007 unused wires.
<suppressed ~103 debug messages>

10.14.5. Finished fast OPT passes.

10.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port MainModule.anodos using OBUF.
Mapping port MainModule.clk using IBUF.
Mapping port MainModule.col using OBUF.
Mapping port MainModule.row using IBUF.
Mapping port MainModule.rst using IBUF.
Mapping port MainModule.segmentos using OBUF.

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.18. Executing TECHMAP pass (map to technology primitives).

10.18.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.18.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~119 debug messages>

10.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~8 debug messages>

10.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.21. Executing ABC pass (technology mapping using ABC).

10.21.1. Extracting gate netlist of module `\MainModule' to `<abc-temp-dir>/input.blif'..
Extracted 735 gates and 993 wires to a netlist network with 256 inputs and 184 outputs.

10.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      287
ABC RESULTS:        internal signals:      553
ABC RESULTS:           input signals:      256
ABC RESULTS:          output signals:      184
Removing temp directory.
Removed 0 unused cells and 1253 unused wires.

10.22. Executing TECHMAP pass (map to technology primitives).

10.22.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.22.2. Continuing TECHMAP pass.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$5d57b6c421f360a8efdbef1338493ad39cdd9a11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$45bdda1403da31e5e4995d1ca9754255f823581e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$188ccb25fb089bc750108fcfd2118ce78e8deef6\$lut for cells of type $lut.
Using template $paramod$436da1ed4df9e383f770e19f097123d7f09097ba\$lut for cells of type $lut.
Using template $paramod$4d4cb0fb5de97e085dd5692a8615ddb2b2f6039b\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$46b12900f5c7e05e29f453b5ebfbdbdce6e52cd4\$lut for cells of type $lut.
Using template $paramod$896a75ec71ac8fe44c58ae77d75aaa3c413b4acd\$lut for cells of type $lut.
Using template $paramod$0196238465e9897681c14fa001c9aa86522fb04d\$lut for cells of type $lut.
Using template $paramod$df0e01b69498569aea4ae5dc9ce3ee9b57026865\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$7dc691eff9c19c447a0aa5c89d15688d738c97a5\$lut for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod$e0f969446d95d6f14b73c1212a6dc3e24598e5f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$1058914b68471d18f016391611d3178002c2bddb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$1edf14c945de78c12c1faacff4ec14ba294ca43b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$1f8c5d196563a352500813f1eafb9313025cc302\$lut for cells of type $lut.
Using template $paramod$baa9bd463aa45ac478516c9422dd1eeb7a7ea985\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$88c48dc3801ca2d84b4eb84ee8edc5e474459794\$lut for cells of type $lut.
Using template $paramod$9c9e14a51f082901c37518c9a35d78dd45431d88\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$fe3224b6896fcf1539463b50f8e4b9400f21c4b7\$lut for cells of type $lut.
Using template $paramod$09f6e6357628d0206a8a4c6721aa1a8b0c4eb080\$lut for cells of type $lut.
Using template $paramod$4415ad8ba714160aa7da3d445a5b458a6b3bf7d6\$lut for cells of type $lut.
Using template $paramod$9a12e4788f37b970ac2d5bb98d4c05358764edfe\$lut for cells of type $lut.
Using template $paramod$126a0d2392c585059570b54a8e128caca8a62725\$lut for cells of type $lut.
Using template $paramod$fd2b441d9b78829031f829a4883ec4fa4a726b6b\$lut for cells of type $lut.
Using template $paramod$4cf29cdc9e97336e44754cee146dd64c4fc0cddc\$lut for cells of type $lut.
Using template $paramod$e08de55ad4342c994584da5c31c95c9e3f4758b1\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$77866606bcce94ab1a820ecbc7a0235b84e0fc57\$lut for cells of type $lut.
Using template $paramod$e2ccf23557d84e0b4c1df9b67c7e89a6eddb6e76\$lut for cells of type $lut.
Using template $paramod$77b1a96816e5385b3c93ec7e2a57fc8101ecf066\$lut for cells of type $lut.
Using template $paramod$fbc447d63a0369cac9f71e5181712c3cc631d9e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101011 for cells of type $lut.
Using template $paramod$eb95d6a58038b5eb68f87b4f604db414879e7bb1\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$8c2c1e59c8876a3c2b20cc33cb8585da498e9286\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$0648a9971338eb5e0ed691e2a77f7ac35ca33a48\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$f7a0bb1974c16bd3189a1b7eed818ae621ada6d8\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$4a51920a2887f4947223183cbf7e992517cd463a\$lut for cells of type $lut.
Using template $paramod$6002219d6aab1431d36f4433da2f644d39394684\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$e8cce0c841777a1694093901225263e231d721df\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$0fb20edab072b1f5ea1047c6c77b91c66b8a367e\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$a5ee46f1d6b8f1828355e565286783f73b73aa19\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$a12f95c32b5a23d79018bbf9562b8711b7a1ad13\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$977c5ee8c31ad4c143d364a7ceb895d42ff5a8a6\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$ce34e32435b4fa309fa96f7591f119b10bc46afc\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$f25ae0d655bf0d7a0af97c0c90d4486133c793c5\$lut for cells of type $lut.
Using template $paramod$4cc5d8e502dfad8905dcbb2e95bedb0aba5bf80f\$lut for cells of type $lut.
Using template $paramod$45aa78d31d6f3e596c159f65cc0bade808043b23\$lut for cells of type $lut.
Using template $paramod$3249f01416e2a7faaa45f0ddd193f028d587eab7\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$7125b224d5920c893c2dd3de98a266451c2ebe7d\$lut for cells of type $lut.
Using template $paramod$d738a7b2c2c8fea5b780fe210799d4e8c5325727\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$8383d291062d61b17e5bd2f15faa3abd209eebbb\$lut for cells of type $lut.
Using template $paramod$3bc160ce48b4fc221f0dca6cbade890130dede25\$lut for cells of type $lut.
Using template $paramod$19fe55560653e4138512c788e35be8e7f3cfabc9\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$26418e4cc847f26c2ea3cf281110dcc7e350dcca\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$2efb9e2033775ced572344a15ff8ae76f95b0622\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
Using template $paramod$f9e86ea65bec101b035781a93ff96bf8ca2f650f\$lut for cells of type $lut.
Using template $paramod$7c3d4af6dd20a6d54d98d6cd39426f3561a97c91\$lut for cells of type $lut.
Using template $paramod$5c2495a61e1b8f97faa9dc3a30371463499f230a\$lut for cells of type $lut.
Using template $paramod$6a1e3d64de0a1c4cfd5af160f16d2e238098ed59\$lut for cells of type $lut.
Using template $paramod$80410a7eb775bcda9aec600bfec7cd2c6220d3c3\$lut for cells of type $lut.
Using template $paramod$cf28b4874578a2a0a2127cac6d0c84505b9ed92f\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$b19846ef51b9964dadba1ada32fb04c74dad7903\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$b51db9de0af7a19650e121288d70e2f90476dcac\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$5d6216ad32792decbe84d5581d8d9d0dc6097461\$lut for cells of type $lut.
Using template $paramod$fece39435bc7bc52a4729f3997cd5ba9c4a0dabb\$lut for cells of type $lut.
Using template $paramod$f8456c44535615e248014922cce922d6ba73be3b\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$aa22e94246b36e2cf01c175bbd947110b378bc83\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$ea7517a6dd2493e4ff477ae5bb0dac05e97540a7\$lut for cells of type $lut.
Using template $paramod$556105b1004b4b644d4b015d87f80f6e78049f18\$lut for cells of type $lut.
Using template $paramod$4cc529db2f1f0a7b0cfc0f12c317d9c2150a6f7e\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$105408ce2103fec44002ffc2c2569d7bac644f40\$lut for cells of type $lut.
Using template $paramod$598ad1ff8d164c74b593188af1b3e7f6f1cebc2a\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$aaf046cbd9c42e749739b9fc1cc7ded6813fe6d9\$lut for cells of type $lut.
Using template $paramod$be70a8d69e318102d5548a46b2b75d6cf34ce2db\$lut for cells of type $lut.
Using template $paramod$ccded34aac7b2dd220bfef13cfddae946f9bd96f\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$a1fb261c4791e5f2263e51595a298951c27d694e\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$cef5d3958ab64c02e4880553d4ca20b5707ff190\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$9a72434367750a64c9520e7103d707a40253f257\$lut for cells of type $lut.
Using template $paramod$112cb19f660646cf49c966abb1ced4cd69a4a08b\$lut for cells of type $lut.
Using template $paramod$584dea19bbae15a1ef13be362b536df351402a91\$lut for cells of type $lut.
Using template $paramod$c0bf24b778487013bd8e0c2cb789cf7dc6626706\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$60dcf00e0c128bdd65488ca2d840e372c78684bf\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$196d00b447db0a54513f1a3d9f888d89b7a2a5b2\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$0b85318774852620c0ec5114584faa89f1276fcf\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$658460c2451bae18006d6fceb04c4d15e90ee2a2\$lut for cells of type $lut.
Using template $paramod$1c228dcd415bd7937eabf72349ed88205bed5f37\$lut for cells of type $lut.
Using template $paramod$e7c37d42fcc84311ada351075982ddd0d16d55e4\$lut for cells of type $lut.
Using template $paramod$8967b35721e3d8ecb95df2ced45e8e8ce3963fc9\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$626707b1a4b9e7bd2355faaa37fa9ff185e19277\$lut for cells of type $lut.
Using template $paramod$0edfdfad46e0174d92083b32236c704760245832\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$1273a85283c450d76416ec1ef870b844e89c445b\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$556b09ba407690ff0e77600ca6a9ea128d7226f2\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$32d61220c5248c8d9a1a02f4b472599ab2dd8920\$lut for cells of type $lut.
Using template $paramod$1387b8cea9990b8b1f0b9cb678763f05f0283b85\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$26c6eee984c99ab7c3bb4a85cab5854f70684cc5\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4711 debug messages>

10.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in MainModule.
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6558.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6569.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6589.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6469$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

10.24. Executing SETUNDEF pass (replace undef values with defined constants).

10.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 3037 unused wires.

10.26. Executing AUTONAME pass.
Renamed 113375 objects in module MainModule (198 iterations).
<suppressed ~3519 debug messages>

10.27. Executing HIERARCHY pass (managing design hierarchy).

10.27.1. Analyzing design hierarchy..
Top module:  \MainModule

10.27.2. Analyzing design hierarchy..
Top module:  \MainModule
Removed 0 unused modules.

10.28. Printing statistics.

=== MainModule ===

   Number of wires:               1650
   Number of wire bits:           3309
   Number of public wires:        1650
   Number of public wire bits:    3309
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1939
     ALU                           329
     DFF                            37
     DFFCE                          17
     DFFR                           36
     DFFS                            6
     GND                             1
     IBUF                            6
     LUT1                          525
     LUT2                          113
     LUT3                           62
     LUT4                          188
     MUX2_LUT5                     373
     MUX2_LUT6                     168
     MUX2_LUT7                      51
     MUX2_LUT8                      10
     OBUF                           16
     VCC                             1

10.29. Executing CHECK pass (checking for obvious problems).
Checking module MainModule...
Found and reported 0 problems.

10.30. Executing JSON backend.

End of script. Logfile hash: eed0d1c08a
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 26x opt_expr (0 sec), 1% 24x opt_clean (0 sec), ...
