{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 17:29:07 2018 " "Info: Processing started: Thu Jun 07 17:29:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cla4 -c cla4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cla4 -c cla4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[2\] g 11.188 ns Longest " "Info: Longest tpd from source pin \"b\[2\]\" to destination pin \"g\" is 11.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[2\] 1 PIN PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "cla4.vhd" "" { Text "C:/Users/aluno/Desktop/CL-master/CLA_4bits_Fatorada/cla4.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.046 ns) + CELL(0.437 ns) 6.335 ns vuafatorada:carry\|gg~0 2 COMB LCCOMB_X1_Y6_N10 1 " "Info: 2: + IC(5.046 ns) + CELL(0.437 ns) = 6.335 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'vuafatorada:carry\|gg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { b[2] vuafatorada:carry|gg~0 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "C:/Users/aluno/Desktop/CL-master/CLA_4bits_Fatorada/vuafatorada.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 7.033 ns vuafatorada:carry\|gg~2 3 COMB LCCOMB_X1_Y6_N6 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 7.033 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'vuafatorada:carry\|gg~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { vuafatorada:carry|gg~0 vuafatorada:carry|gg~2 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "C:/Users/aluno/Desktop/CL-master/CLA_4bits_Fatorada/vuafatorada.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(2.808 ns) 11.188 ns g 4 PIN PIN_47 0 " "Info: 4: + IC(1.347 ns) + CELL(2.808 ns) = 11.188 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { vuafatorada:carry|gg~2 g } "NODE_NAME" } } { "cla4.vhd" "" { Text "C:/Users/aluno/Desktop/CL-master/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.535 ns ( 40.53 % ) " "Info: Total cell delay = 4.535 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.653 ns ( 59.47 % ) " "Info: Total interconnect delay = 6.653 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.188 ns" { b[2] vuafatorada:carry|gg~0 vuafatorada:carry|gg~2 g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.188 ns" { b[2] {} b[2]~combout {} vuafatorada:carry|gg~0 {} vuafatorada:carry|gg~2 {} g {} } { 0.000ns 0.000ns 5.046ns 0.260ns 1.347ns } { 0.000ns 0.852ns 0.437ns 0.438ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 17:29:07 2018 " "Info: Processing ended: Thu Jun 07 17:29:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
