v 20021103
A 3375 1050 650 15 75 3 0 0 0 -1 -1
P 4300 1200 4100 1200 1 0 0
{
T 4100 1250 5 8 1 1 0 0
pinnumber=3
T 4100 1150 5 8 0 1 0 2
pinseq=6
T 3950 1200 5 8 0 1 0 8
pintype=out
T 3950 1200 9 8 0 1 0 6
pinlabel=Y
}
A 2000 1200 600 303 57 3 0 0 0 -1 -1
T 4750 0 5 10 0 0 0 0
net=VDD:14
T 4750 200 5 10 0 0 0 0
net=VSS:7
T 300 2300 8 10 1 1 0 0
refdes=U?
T 4750 400 5 10 0 0 0 0
numslots=2
T 4750 600 5 10 0 0 0 0
slotdef=1:1,2,11,12,13,3
T 4750 800 5 10 0 0 0 0
slotdef=2:5,6,10,8,9,4
A 2000 1200 600 0 57 3 0 0 0 -1 -1
L 3400 1700 2325 1700 3 0 0 0 -1 -1
L 3400 700 2325 700 3 0 0 0 -1 -1
A 3375 1350 650 270 75 3 0 0 0 -1 -1
T 4750 1000 5 10 0 0 0 0
slot=1
T 4750 1200 5 10 0 0 0 0
device=4085
P 0 2000 300 2000 1 0 0
{
T 200 2050 5 8 1 1 0 6
pinnumber=13
T 200 1950 5 8 0 1 0 8
pinseq=5
T 350 2000 5 8 0 1 0 2
pintype=in
T 350 2000 9 8 0 1 0 0
pinlabel=D
}
P 0 1600 300 1600 1 0 0
{
T 200 1650 5 8 1 1 0 6
pinnumber=12
T 200 1550 5 8 0 1 0 8
pinseq=4
T 350 1600 5 8 0 1 0 2
pintype=in
T 350 1600 9 8 0 1 0 0
pinlabel=C
}
L 300 1400 300 2200 3 0 0 0 -1 -1
L 300 2200 1100 2200 3 0 0 0 -1 -1
L 1100 1400 300 1400 3 0 0 0 -1 -1
A 1100 1800 400 270 180 3 0 0 0 -1 -1
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6
pinnumber=2
T 200 750 5 8 0 1 0 8
pinseq=2
T 350 800 5 8 0 1 0 2
pintype=in
T 350 800 9 8 0 1 0 0
pinlabel=B
}
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6
pinnumber=1
T 200 350 5 8 0 1 0 8
pinseq=1
T 350 400 5 8 0 1 0 2
pintype=in
T 350 400 9 8 0 1 0 0
pinlabel=A
}
L 300 200 300 1000 3 0 0 0 -1 -1
L 300 1000 1100 1000 3 0 0 0 -1 -1
L 1100 200 300 200 3 0 0 0 -1 -1
A 1100 600 400 270 180 3 0 0 0 -1 -1
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6
pinnumber=11
T 200 1150 5 8 0 1 0 8
pinseq=3
T 350 1200 5 8 0 1 0 2
pintype=in
T 350 1200 9 8 0 1 0 0
pinlabel=E
}
L 300 1200 2600 1200 3 0 0 0 -1 -1
L 1500 1800 1800 1800 3 0 0 0 -1 -1
L 1800 1800 1800 1600 3 0 0 0 -1 -1
L 1800 1600 2450 1600 3 0 0 0 -1 -1
L 1500 600 1800 600 3 0 0 0 -1 -1
L 1800 600 1800 800 3 0 0 0 -1 -1
L 1800 800 2450 800 3 0 0 0 -1 -1
V 4050 1200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4750 1400 5 10 0 0 0 0
footprint=DIP14
T 4750 1600 5 10 0 0 0 0
description=2 2-wide 2-input AND/OR invert gate
T 4750 1800 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4085B_CNV_3.pdf
T 300 0 9 10 1 0 0 0
4085
