# do ff_D_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:04 on Mar 15,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff_D
# -- Compiling architecture ifsc_v1 of ff_D
# -- Compiling architecture ifsc_v2 of ff_D
# -- Loading entity ff_D
# -- Compiling architecture ifsc_v3 of ff_D
# -- Loading entity ff_D
# -- Compiling configuration cfg_ifsc
# -- Loading entity ff_D
# -- Loading architecture ifsc_v1 of ff_D
# End time: 11:10:04 on Mar 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.cfg_ifsc
# vsim work.cfg_ifsc 
# Start time: 11:10:08 on Mar 15,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'alteramtivsim' will expire in 1 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_ifsc
# Loading work.ff_d(ifsc_v1)
add wave -position end  sim:/ff_d/N
add wave -position end  sim:/ff_d/clock
add wave -position end  sim:/ff_d/preset
add wave -position end  sim:/ff_d/enable
add wave -position end  sim:/ff_d/reset
add wave -position end  sim:/ff_d/d
add wave -position end  sim:/ff_d/q
force -freeze sim:/ff_d/preset 0 0
force -freeze sim:/ff_d/enable 0 0
force -freeze sim:/ff_d/reset 0 0
force -freeze sim:/ff_d/d 0 0
force -freeze sim:/ff_d/clock 1 0, 0 {50 ps} -r 100
run
run 10
run 10
run 100
force -freeze sim:/ff_d/d 1 0
run 100
force -freeze sim:/ff_d/d 0 0
run 100
force -freeze sim:/ff_d/preset 0 0
force -freeze sim:/ff_d/enable 0 0
force -freeze sim:/ff_d/reset 0 0
force -freeze sim:/ff_d/d 0 0
force -freeze sim:/ff_d/clock 1 0, 0 {50 ps} -r 100
run
run 10
run 10
run 100
force -freeze sim:/ff_d/d 1 0
run 100
force -freeze sim:/ff_d/d 0 0
run 100
force -freeze sim:/ff_d/reset 1 0
run 100
force -freeze sim:/ff_d/reset 0 0
force -freeze sim:/ff_d/enable 1 0
run
run
do tb_ffD_v1.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:06 on Mar 15,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/AULA 8/ff_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff_D
# -- Compiling architecture ifsc_v1 of ff_D
# -- Compiling architecture ifsc_v2 of ff_D
# -- Loading entity ff_D
# -- Compiling architecture ifsc_v3 of ff_D
# -- Loading entity ff_D
# -- Compiling configuration cfg_ifsc
# -- Loading entity ff_D
# -- Loading architecture ifsc_v1 of ff_D
# End time: 11:17:07 on Mar 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:17:07 on Mar 15,2024, Elapsed time: 0:06:59
# Errors: 0, Warnings: 0
# vsim work.cfg_ifsc 
# Start time: 11:17:07 on Mar 15,2024
# ** Warning: License feature 'alteramtivsim' will expire in 1 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_ifsc
# Loading work.ff_d(ifsc_v1)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/roberto.se/ELD2_PROJ/AULA 8/simulation/modelsim/wave.do}
# WARNING: No extended dataflow license exists
# End time: 11:24:56 on Mar 15,2024, Elapsed time: 0:07:49
# Errors: 0, Warnings: 0
