{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560304558130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560304558139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 20:55:57 2019 " "Processing started: Tue Jun 11 20:55:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560304558139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304558139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aved_top -c aved_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off aved_top -c aved_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304558139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560304559293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560304559294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behavior " "Found design unit 1: accumulator-behavior" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577742 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/aved_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/leanna/documents/eecs392/toplevel/aved_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aved_constants " "Found design unit 1: aved_constants" {  } { { "../aved_constants.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/aved_constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/aved_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/aved_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aved_top-behavior " "Found design unit 1: aved_top-behavior" {  } { { "../aved_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/aved_top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577763 ""} { "Info" "ISGN_ENTITY_NAME" "1 aved_top " "Found entity 1: aved_top" {  } { { "../aved_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/aved_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/canny_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/leanna/documents/eecs392/toplevel/canny_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canny_constants " "Found design unit 1: canny_constants" {  } { { "../canny_constants.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/canny_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/canny_edge_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/canny_edge_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Canny_Edge_top-behavior " "Found design unit 1: Canny_Edge_top-behavior" {  } { { "../Canny_Edge_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Canny_Edge_top " "Found entity 1: Canny_Edge_top" {  } { { "../Canny_Edge_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/cos_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/cos_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_table-behavioral " "Found design unit 1: cos_table-behavioral" {  } { { "../cos_table.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/cos_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577791 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_table " "Found entity 1: cos_table" {  } { { "../cos_table.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/cos_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/draw_lines.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/draw_lines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_lines-behavioral " "Found design unit 1: draw_lines-behavioral" {  } { { "../draw_lines.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/draw_lines.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577803 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw_lines " "Found entity 1: draw_lines" {  } { { "../draw_lines.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/draw_lines.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavior " "Found design unit 1: fifo-behavior" {  } { { "../fifo.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/fifo.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577813 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/fifo.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/finite_lines.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/finite_lines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finite_lines-behavior " "Found design unit 1: finite_lines-behavior" {  } { { "../finite_lines.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/finite_lines.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577823 ""} { "Info" "ISGN_ENTITY_NAME" "1 finite_lines " "Found entity 1: finite_lines" {  } { { "../finite_lines.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/finite_lines.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/gaussian.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/gaussian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian-behavior " "Found design unit 1: gaussian-behavior" {  } { { "../gaussian.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/gaussian.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577834 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian " "Found entity 1: gaussian" {  } { { "../gaussian.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/gaussian.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/grayscale.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/grayscale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayscale-behavior " "Found design unit 1: grayscale-behavior" {  } { { "../grayscale.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/grayscale.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 grayscale-combinational " "Found design unit 2: grayscale-combinational" {  } { { "../grayscale.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/grayscale.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577844 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "../grayscale.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/grayscale.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/hough_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/leanna/documents/eecs392/toplevel/hough_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hough_constants " "Found design unit 1: hough_constants" {  } { { "../hough_constants.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hough_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/hough_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/hough_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hough_top-behavior " "Found design unit 1: hough_top-behavior" {  } { { "../hough_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hough_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577877 ""} { "Info" "ISGN_ENTITY_NAME" "1 hough_top " "Found entity 1: hough_top" {  } { { "../hough_top.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hough_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/hysteresis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/hysteresis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hysteresis-behavior " "Found design unit 1: hysteresis-behavior" {  } { { "../hysteresis.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hysteresis.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577906 ""} { "Info" "ISGN_ENTITY_NAME" "1 hysteresis " "Found entity 1: hysteresis" {  } { { "../hysteresis.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hysteresis.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/non_maximum_suppression.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/non_maximum_suppression.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 non_maximum_suppression-behavioral " "Found design unit 1: non_maximum_suppression-behavioral" {  } { { "../non_maximum_suppression.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/non_maximum_suppression.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577921 ""} { "Info" "ISGN_ENTITY_NAME" "1 non_maximum_suppression " "Found entity 1: non_maximum_suppression" {  } { { "../non_maximum_suppression.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/non_maximum_suppression.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/sin_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/sin_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_table-behavioral " "Found design unit 1: sin_table-behavioral" {  } { { "../sin_table.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/sin_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577935 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_table " "Found entity 1: sin_table" {  } { { "../sin_table.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/sin_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/sobel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/sobel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel-behavior " "Found design unit 1: sobel-behavior" {  } { { "../sobel.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/sobel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577947 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../sobel.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/sobel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leanna/documents/eecs392/toplevel/threshold.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leanna/documents/eecs392/toplevel/threshold.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold-behavioral " "Found design unit 1: threshold-behavioral" {  } { { "../threshold.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/threshold.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577958 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "../threshold.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/threshold.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304577958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304577958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aved_top " "Elaborating entity \"aved_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560304578171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Canny_Edge_top Canny_Edge_top:edge_detect_inst " "Elaborating entity \"Canny_Edge_top\" for hierarchy \"Canny_Edge_top:edge_detect_inst\"" {  } { { "../aved_top.vhd" "edge_detect_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/aved_top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304578233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Canny_Edge_top:edge_detect_inst\|fifo:in_inst " "Elaborating entity \"fifo\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|fifo:in_inst\"" {  } { { "../Canny_Edge_top.vhd" "in_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304578272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "grayscale Canny_Edge_top:edge_detect_inst\|grayscale:grayscale_inst A:combinational " "Elaborating entity \"grayscale\" using architecture \"A:combinational\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|grayscale:grayscale_inst\"" {  } { { "../Canny_Edge_top.vhd" "grayscale_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304578320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Canny_Edge_top:edge_detect_inst\|fifo:gs_inst " "Elaborating entity \"fifo\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|fifo:gs_inst\"" {  } { { "../Canny_Edge_top.vhd" "gs_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304578357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian Canny_Edge_top:edge_detect_inst\|gaussian:gauss_inst " "Elaborating entity \"gaussian\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|gaussian:gauss_inst\"" {  } { { "../Canny_Edge_top.vhd" "gauss_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304578394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gdata gaussian.vhd(56) " "Verilog HDL or VHDL warning at gaussian.vhd(56): object \"gdata\" assigned a value but never read" {  } { { "../gaussian.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/gaussian.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304578408 "|aved_top|Canny_Edge_top:edge_detect_inst|gaussian:gauss_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel Canny_Edge_top:edge_detect_inst\|sobel:sobel_inst " "Elaborating entity \"sobel\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|sobel:sobel_inst\"" {  } { { "../Canny_Edge_top.vhd" "sobel_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304585549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "non_maximum_suppression Canny_Edge_top:edge_detect_inst\|non_maximum_suppression:threshold_inst " "Elaborating entity \"non_maximum_suppression\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|non_maximum_suppression:threshold_inst\"" {  } { { "../Canny_Edge_top.vhd" "threshold_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304587645 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "all_zeros non_maximum_suppression.vhd(48) " "VHDL Variable Declaration warning at non_maximum_suppression.vhd(48): used initial value expression for variable \"all_zeros\" because variable was never assigned a value" {  } { { "../non_maximum_suppression.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/non_maximum_suppression.vhd" 48 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1560304587653 "|aved_top|Canny_Edge_top:edge_detect_inst|non_maximum_suppression:threshold_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hysteresis Canny_Edge_top:edge_detect_inst\|hysteresis:hysteresis_inst " "Elaborating entity \"hysteresis\" for hierarchy \"Canny_Edge_top:edge_detect_inst\|hysteresis:hysteresis_inst\"" {  } { { "../Canny_Edge_top.vhd" "hysteresis_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/Canny_Edge_top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304589719 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "all_zeros hysteresis.vhd(47) " "VHDL Variable Declaration warning at hysteresis.vhd(47): used initial value expression for variable \"all_zeros\" because variable was never assigned a value" {  } { { "../hysteresis.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hysteresis.vhd" 47 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1560304589727 "|aved_top|Canny_Edge_top:edge_detect_inst|hysteresis:hysteresis_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hough_top hough_top:Hough_top_inst " "Elaborating entity \"hough_top\" for hierarchy \"hough_top:Hough_top_inst\"" {  } { { "../aved_top.vhd" "Hough_top_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/aved_top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304591858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator hough_top:Hough_top_inst\|accumulator:accumulator_inst " "Elaborating entity \"accumulator\" for hierarchy \"hough_top:Hough_top_inst\|accumulator:accumulator_inst\"" {  } { { "../hough_top.vhd" "accumulator_inst" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/hough_top.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304591904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "accu_array accumulator.vhd(69) " "VHDL Process Statement warning at accumulator.vhd(69): signal \"accu_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560304596424 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "accu_array accumulator.vhd(120) " "VHDL Process Statement warning at accumulator.vhd(120): signal \"accu_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560304596450 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "accu_array accumulator.vhd(130) " "VHDL Process Statement warning at accumulator.vhd(130): signal \"accu_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560304601578 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "theta_c accumulator.vhd(62) " "VHDL Process Statement warning at accumulator.vhd(62): inferring latch(es) for signal or variable \"theta_c\", which holds its previous value in one or more paths through the process" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560304627473 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[0\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[0\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804739 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[1\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[1\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804754 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[2\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[2\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804756 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[3\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[3\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804758 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[4\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[4\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804759 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[5\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[5\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804759 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[6\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[6\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804760 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[7\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[7\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804760 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[8\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[8\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804760 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[9\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[9\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804760 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[10\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[10\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804760 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[11\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[11\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804761 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[12\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[12\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804761 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[13\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[13\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804762 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[14\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[14\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804762 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[15\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[15\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804762 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[16\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[16\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804762 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[17\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[17\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804762 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[18\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[18\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804763 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[19\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[19\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804763 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[20\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[20\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804763 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[21\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[21\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804763 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[22\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[22\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804764 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[23\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[23\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804764 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[24\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[24\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804764 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[25\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[25\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804764 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[26\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[26\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804765 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[27\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[27\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804765 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[28\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[28\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804766 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[29\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[29\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804766 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[30\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[30\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804766 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_c\[31\] accumulator.vhd(62) " "Inferred latch for \"theta_c\[31\]\" at accumulator.vhd(62)" {  } { { "../accumulator.vhd" "" { Text "C:/Users/Leanna/Documents/EECS392/TopLevel/accumulator.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304804766 "|aved_top|hough_top:Hough_top_inst|accumulator:accumulator_inst"}
