
MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068d8  080002cc  080002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006ba4  08006ba4  00016ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006bdc  08006bdc  00016bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006be4  08006be4  00016be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006be8  08006be8  00016be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  08006bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  08006bfc  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  08006c5c  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  240000d0  08006cbc  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240002dc  08006cbc  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017455  00000000  00000000  00020141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025f6  00000000  00000000  00037596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f60  00000000  00000000  00039b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bff  00000000  00000000  0003aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032a79  00000000  00000000  0003b6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152c8  00000000  00000000  0006e168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001464f4  00000000  00000000  00083430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004114  00000000  00000000  001c9924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  001cda38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	; (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	240000d0 	.word	0x240000d0
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08006b8c 	.word	0x08006b8c

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	; (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	; (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	; (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	240000d4 	.word	0x240000d4
 8000308:	08006b8c 	.word	0x08006b8c

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b970 	b.w	8000604 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9e08      	ldr	r6, [sp, #32]
 8000342:	460d      	mov	r5, r1
 8000344:	4604      	mov	r4, r0
 8000346:	460f      	mov	r7, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14a      	bne.n	80003e2 <__udivmoddi4+0xa6>
 800034c:	428a      	cmp	r2, r1
 800034e:	4694      	mov	ip, r2
 8000350:	d965      	bls.n	800041e <__udivmoddi4+0xe2>
 8000352:	fab2 f382 	clz	r3, r2
 8000356:	b143      	cbz	r3, 800036a <__udivmoddi4+0x2e>
 8000358:	fa02 fc03 	lsl.w	ip, r2, r3
 800035c:	f1c3 0220 	rsb	r2, r3, #32
 8000360:	409f      	lsls	r7, r3
 8000362:	fa20 f202 	lsr.w	r2, r0, r2
 8000366:	4317      	orrs	r7, r2
 8000368:	409c      	lsls	r4, r3
 800036a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800036e:	fa1f f58c 	uxth.w	r5, ip
 8000372:	fbb7 f1fe 	udiv	r1, r7, lr
 8000376:	0c22      	lsrs	r2, r4, #16
 8000378:	fb0e 7711 	mls	r7, lr, r1, r7
 800037c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000380:	fb01 f005 	mul.w	r0, r1, r5
 8000384:	4290      	cmp	r0, r2
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x62>
 8000388:	eb1c 0202 	adds.w	r2, ip, r2
 800038c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000390:	f080 811c 	bcs.w	80005cc <__udivmoddi4+0x290>
 8000394:	4290      	cmp	r0, r2
 8000396:	f240 8119 	bls.w	80005cc <__udivmoddi4+0x290>
 800039a:	3902      	subs	r1, #2
 800039c:	4462      	add	r2, ip
 800039e:	1a12      	subs	r2, r2, r0
 80003a0:	b2a4      	uxth	r4, r4
 80003a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80003a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80003aa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003ae:	fb00 f505 	mul.w	r5, r0, r5
 80003b2:	42a5      	cmp	r5, r4
 80003b4:	d90a      	bls.n	80003cc <__udivmoddi4+0x90>
 80003b6:	eb1c 0404 	adds.w	r4, ip, r4
 80003ba:	f100 32ff 	add.w	r2, r0, #4294967295
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x294>
 80003c2:	42a5      	cmp	r5, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x294>
 80003c8:	4464      	add	r4, ip
 80003ca:	3802      	subs	r0, #2
 80003cc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d0:	1b64      	subs	r4, r4, r5
 80003d2:	2100      	movs	r1, #0
 80003d4:	b11e      	cbz	r6, 80003de <__udivmoddi4+0xa2>
 80003d6:	40dc      	lsrs	r4, r3
 80003d8:	2300      	movs	r3, #0
 80003da:	e9c6 4300 	strd	r4, r3, [r6]
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0xbc>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f000 80ed 	beq.w	80005c6 <__udivmoddi4+0x28a>
 80003ec:	2100      	movs	r1, #0
 80003ee:	e9c6 0500 	strd	r0, r5, [r6]
 80003f2:	4608      	mov	r0, r1
 80003f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f8:	fab3 f183 	clz	r1, r3
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d149      	bne.n	8000494 <__udivmoddi4+0x158>
 8000400:	42ab      	cmp	r3, r5
 8000402:	d302      	bcc.n	800040a <__udivmoddi4+0xce>
 8000404:	4282      	cmp	r2, r0
 8000406:	f200 80f8 	bhi.w	80005fa <__udivmoddi4+0x2be>
 800040a:	1a84      	subs	r4, r0, r2
 800040c:	eb65 0203 	sbc.w	r2, r5, r3
 8000410:	2001      	movs	r0, #1
 8000412:	4617      	mov	r7, r2
 8000414:	2e00      	cmp	r6, #0
 8000416:	d0e2      	beq.n	80003de <__udivmoddi4+0xa2>
 8000418:	e9c6 4700 	strd	r4, r7, [r6]
 800041c:	e7df      	b.n	80003de <__udivmoddi4+0xa2>
 800041e:	b902      	cbnz	r2, 8000422 <__udivmoddi4+0xe6>
 8000420:	deff      	udf	#255	; 0xff
 8000422:	fab2 f382 	clz	r3, r2
 8000426:	2b00      	cmp	r3, #0
 8000428:	f040 8090 	bne.w	800054c <__udivmoddi4+0x210>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000432:	fa1f fe8c 	uxth.w	lr, ip
 8000436:	2101      	movs	r1, #1
 8000438:	fbb2 f5f7 	udiv	r5, r2, r7
 800043c:	fb07 2015 	mls	r0, r7, r5, r2
 8000440:	0c22      	lsrs	r2, r4, #16
 8000442:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000446:	fb0e f005 	mul.w	r0, lr, r5
 800044a:	4290      	cmp	r0, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x124>
 800044e:	eb1c 0202 	adds.w	r2, ip, r2
 8000452:	f105 38ff 	add.w	r8, r5, #4294967295
 8000456:	d202      	bcs.n	800045e <__udivmoddi4+0x122>
 8000458:	4290      	cmp	r0, r2
 800045a:	f200 80cb 	bhi.w	80005f4 <__udivmoddi4+0x2b8>
 800045e:	4645      	mov	r5, r8
 8000460:	1a12      	subs	r2, r2, r0
 8000462:	b2a4      	uxth	r4, r4
 8000464:	fbb2 f0f7 	udiv	r0, r2, r7
 8000468:	fb07 2210 	mls	r2, r7, r0, r2
 800046c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000470:	fb0e fe00 	mul.w	lr, lr, r0
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x14e>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000480:	d202      	bcs.n	8000488 <__udivmoddi4+0x14c>
 8000482:	45a6      	cmp	lr, r4
 8000484:	f200 80bb 	bhi.w	80005fe <__udivmoddi4+0x2c2>
 8000488:	4610      	mov	r0, r2
 800048a:	eba4 040e 	sub.w	r4, r4, lr
 800048e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000492:	e79f      	b.n	80003d4 <__udivmoddi4+0x98>
 8000494:	f1c1 0720 	rsb	r7, r1, #32
 8000498:	408b      	lsls	r3, r1
 800049a:	fa22 fc07 	lsr.w	ip, r2, r7
 800049e:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a2:	fa05 f401 	lsl.w	r4, r5, r1
 80004a6:	fa20 f307 	lsr.w	r3, r0, r7
 80004aa:	40fd      	lsrs	r5, r7
 80004ac:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b0:	4323      	orrs	r3, r4
 80004b2:	fbb5 f8f9 	udiv	r8, r5, r9
 80004b6:	fa1f fe8c 	uxth.w	lr, ip
 80004ba:	fb09 5518 	mls	r5, r9, r8, r5
 80004be:	0c1c      	lsrs	r4, r3, #16
 80004c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c4:	fb08 f50e 	mul.w	r5, r8, lr
 80004c8:	42a5      	cmp	r5, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	fa00 f001 	lsl.w	r0, r0, r1
 80004d2:	d90b      	bls.n	80004ec <__udivmoddi4+0x1b0>
 80004d4:	eb1c 0404 	adds.w	r4, ip, r4
 80004d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80004dc:	f080 8088 	bcs.w	80005f0 <__udivmoddi4+0x2b4>
 80004e0:	42a5      	cmp	r5, r4
 80004e2:	f240 8085 	bls.w	80005f0 <__udivmoddi4+0x2b4>
 80004e6:	f1a8 0802 	sub.w	r8, r8, #2
 80004ea:	4464      	add	r4, ip
 80004ec:	1b64      	subs	r4, r4, r5
 80004ee:	b29d      	uxth	r5, r3
 80004f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f4:	fb09 4413 	mls	r4, r9, r3, r4
 80004f8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004fc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x1da>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f103 35ff 	add.w	r5, r3, #4294967295
 800050c:	d26c      	bcs.n	80005e8 <__udivmoddi4+0x2ac>
 800050e:	45a6      	cmp	lr, r4
 8000510:	d96a      	bls.n	80005e8 <__udivmoddi4+0x2ac>
 8000512:	3b02      	subs	r3, #2
 8000514:	4464      	add	r4, ip
 8000516:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051a:	fba3 9502 	umull	r9, r5, r3, r2
 800051e:	eba4 040e 	sub.w	r4, r4, lr
 8000522:	42ac      	cmp	r4, r5
 8000524:	46c8      	mov	r8, r9
 8000526:	46ae      	mov	lr, r5
 8000528:	d356      	bcc.n	80005d8 <__udivmoddi4+0x29c>
 800052a:	d053      	beq.n	80005d4 <__udivmoddi4+0x298>
 800052c:	b156      	cbz	r6, 8000544 <__udivmoddi4+0x208>
 800052e:	ebb0 0208 	subs.w	r2, r0, r8
 8000532:	eb64 040e 	sbc.w	r4, r4, lr
 8000536:	fa04 f707 	lsl.w	r7, r4, r7
 800053a:	40ca      	lsrs	r2, r1
 800053c:	40cc      	lsrs	r4, r1
 800053e:	4317      	orrs	r7, r2
 8000540:	e9c6 7400 	strd	r7, r4, [r6]
 8000544:	4618      	mov	r0, r3
 8000546:	2100      	movs	r1, #0
 8000548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800054c:	f1c3 0120 	rsb	r1, r3, #32
 8000550:	fa02 fc03 	lsl.w	ip, r2, r3
 8000554:	fa20 f201 	lsr.w	r2, r0, r1
 8000558:	fa25 f101 	lsr.w	r1, r5, r1
 800055c:	409d      	lsls	r5, r3
 800055e:	432a      	orrs	r2, r5
 8000560:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000564:	fa1f fe8c 	uxth.w	lr, ip
 8000568:	fbb1 f0f7 	udiv	r0, r1, r7
 800056c:	fb07 1510 	mls	r5, r7, r0, r1
 8000570:	0c11      	lsrs	r1, r2, #16
 8000572:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000576:	fb00 f50e 	mul.w	r5, r0, lr
 800057a:	428d      	cmp	r5, r1
 800057c:	fa04 f403 	lsl.w	r4, r4, r3
 8000580:	d908      	bls.n	8000594 <__udivmoddi4+0x258>
 8000582:	eb1c 0101 	adds.w	r1, ip, r1
 8000586:	f100 38ff 	add.w	r8, r0, #4294967295
 800058a:	d22f      	bcs.n	80005ec <__udivmoddi4+0x2b0>
 800058c:	428d      	cmp	r5, r1
 800058e:	d92d      	bls.n	80005ec <__udivmoddi4+0x2b0>
 8000590:	3802      	subs	r0, #2
 8000592:	4461      	add	r1, ip
 8000594:	1b49      	subs	r1, r1, r5
 8000596:	b292      	uxth	r2, r2
 8000598:	fbb1 f5f7 	udiv	r5, r1, r7
 800059c:	fb07 1115 	mls	r1, r7, r5, r1
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	fb05 f10e 	mul.w	r1, r5, lr
 80005a8:	4291      	cmp	r1, r2
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x282>
 80005ac:	eb1c 0202 	adds.w	r2, ip, r2
 80005b0:	f105 38ff 	add.w	r8, r5, #4294967295
 80005b4:	d216      	bcs.n	80005e4 <__udivmoddi4+0x2a8>
 80005b6:	4291      	cmp	r1, r2
 80005b8:	d914      	bls.n	80005e4 <__udivmoddi4+0x2a8>
 80005ba:	3d02      	subs	r5, #2
 80005bc:	4462      	add	r2, ip
 80005be:	1a52      	subs	r2, r2, r1
 80005c0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c4:	e738      	b.n	8000438 <__udivmoddi4+0xfc>
 80005c6:	4631      	mov	r1, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e708      	b.n	80003de <__udivmoddi4+0xa2>
 80005cc:	4639      	mov	r1, r7
 80005ce:	e6e6      	b.n	800039e <__udivmoddi4+0x62>
 80005d0:	4610      	mov	r0, r2
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x90>
 80005d4:	4548      	cmp	r0, r9
 80005d6:	d2a9      	bcs.n	800052c <__udivmoddi4+0x1f0>
 80005d8:	ebb9 0802 	subs.w	r8, r9, r2
 80005dc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e0:	3b01      	subs	r3, #1
 80005e2:	e7a3      	b.n	800052c <__udivmoddi4+0x1f0>
 80005e4:	4645      	mov	r5, r8
 80005e6:	e7ea      	b.n	80005be <__udivmoddi4+0x282>
 80005e8:	462b      	mov	r3, r5
 80005ea:	e794      	b.n	8000516 <__udivmoddi4+0x1da>
 80005ec:	4640      	mov	r0, r8
 80005ee:	e7d1      	b.n	8000594 <__udivmoddi4+0x258>
 80005f0:	46d0      	mov	r8, sl
 80005f2:	e77b      	b.n	80004ec <__udivmoddi4+0x1b0>
 80005f4:	3d02      	subs	r5, #2
 80005f6:	4462      	add	r2, ip
 80005f8:	e732      	b.n	8000460 <__udivmoddi4+0x124>
 80005fa:	4608      	mov	r0, r1
 80005fc:	e70a      	b.n	8000414 <__udivmoddi4+0xd8>
 80005fe:	4464      	add	r4, ip
 8000600:	3802      	subs	r0, #2
 8000602:	e742      	b.n	800048a <__udivmoddi4+0x14e>

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fd88 	bl	8001120 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f826 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 f974 	bl	8000900 <MX_GPIO_Init>
  MX_ETH_Init();
 8000618:	f000 f892 	bl	8000740 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800061c:	f000 f91c 	bl	8000858 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000620:	f000 f966 	bl	80008f0 <MX_USB_OTG_HS_USB_Init>
  MX_I2C2_Init();
 8000624:	f000 f8d8 	bl	80007d8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */


  MPU6050_Init(&hi2c2);
 8000628:	4808      	ldr	r0, [pc, #32]	; (800064c <main+0x44>)
 800062a:	f000 fa78 	bl	8000b1e <MPU6050_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ret=MPU6050_ReadAllData(&hi2c2, accel, gyro, &temp);
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <main+0x48>)
 8000630:	4a08      	ldr	r2, [pc, #32]	; (8000654 <main+0x4c>)
 8000632:	4909      	ldr	r1, [pc, #36]	; (8000658 <main+0x50>)
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <main+0x44>)
 8000636:	f000 fa8a 	bl	8000b4e <MPU6050_ReadAllData>
 800063a:	4603      	mov	r3, r0
 800063c:	461a      	mov	r2, r3
 800063e:	4b07      	ldr	r3, [pc, #28]	; (800065c <main+0x54>)
 8000640:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(2000);
 8000642:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000646:	f000 fdfd 	bl	8001244 <HAL_Delay>
	  ret=MPU6050_ReadAllData(&hi2c2, accel, gyro, &temp);
 800064a:	e7f0      	b.n	800062e <main+0x26>
 800064c:	240001d4 	.word	0x240001d4
 8000650:	240002ca 	.word	0x240002ca
 8000654:	240002c4 	.word	0x240002c4
 8000658:	240002bc 	.word	0x240002bc
 800065c:	240002cc 	.word	0x240002cc

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b09c      	sub	sp, #112	; 0x70
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800066a:	224c      	movs	r2, #76	; 0x4c
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f006 fa60 	bl	8006b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2220      	movs	r2, #32
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f006 fa5a 	bl	8006b34 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000680:	2002      	movs	r0, #2
 8000682:	f002 fb15 	bl	8002cb0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000686:	2300      	movs	r3, #0
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	4b2c      	ldr	r3, [pc, #176]	; (800073c <SystemClock_Config+0xdc>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	4a2b      	ldr	r2, [pc, #172]	; (800073c <SystemClock_Config+0xdc>)
 8000690:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000694:	6193      	str	r3, [r2, #24]
 8000696:	4b29      	ldr	r3, [pc, #164]	; (800073c <SystemClock_Config+0xdc>)
 8000698:	699b      	ldr	r3, [r3, #24]
 800069a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800069e:	603b      	str	r3, [r7, #0]
 80006a0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006a2:	bf00      	nop
 80006a4:	4b25      	ldr	r3, [pc, #148]	; (800073c <SystemClock_Config+0xdc>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006b0:	d1f8      	bne.n	80006a4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80006b2:	2321      	movs	r3, #33	; 0x21
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006b6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c8:	2304      	movs	r3, #4
 80006ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 80006cc:	f240 1313 	movw	r3, #275	; 0x113
 80006d0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80006d2:	2301      	movs	r3, #1
 80006d4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80006de:	2304      	movs	r3, #4
 80006e0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006ee:	4618      	mov	r0, r3
 80006f0:	f002 fb18 	bl	8002d24 <HAL_RCC_OscConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006fa:	f000 fa0b 	bl	8000b14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	233f      	movs	r3, #63	; 0x3f
 8000700:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000702:	2303      	movs	r3, #3
 8000704:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800070a:	2308      	movs	r3, #8
 800070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800070e:	2340      	movs	r3, #64	; 0x40
 8000710:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000712:	2340      	movs	r3, #64	; 0x40
 8000714:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800071a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800071c:	2340      	movs	r3, #64	; 0x40
 800071e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2103      	movs	r1, #3
 8000724:	4618      	mov	r0, r3
 8000726:	f002 fed7 	bl	80034d8 <HAL_RCC_ClockConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000730:	f000 f9f0 	bl	8000b14 <Error_Handler>
  }
}
 8000734:	bf00      	nop
 8000736:	3770      	adds	r7, #112	; 0x70
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	58024800 	.word	0x58024800

08000740 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000744:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <MX_ETH_Init+0x80>)
 8000746:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <MX_ETH_Init+0x84>)
 8000748:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800074a:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <MX_ETH_Init+0x88>)
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000750:	4b1d      	ldr	r3, [pc, #116]	; (80007c8 <MX_ETH_Init+0x88>)
 8000752:	2280      	movs	r2, #128	; 0x80
 8000754:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000756:	4b1c      	ldr	r3, [pc, #112]	; (80007c8 <MX_ETH_Init+0x88>)
 8000758:	22e1      	movs	r2, #225	; 0xe1
 800075a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800075c:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <MX_ETH_Init+0x88>)
 800075e:	2200      	movs	r2, #0
 8000760:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000762:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <MX_ETH_Init+0x88>)
 8000764:	2200      	movs	r2, #0
 8000766:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000768:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <MX_ETH_Init+0x88>)
 800076a:	2200      	movs	r2, #0
 800076c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800076e:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <MX_ETH_Init+0x80>)
 8000770:	4a15      	ldr	r2, [pc, #84]	; (80007c8 <MX_ETH_Init+0x88>)
 8000772:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <MX_ETH_Init+0x80>)
 8000776:	2201      	movs	r2, #1
 8000778:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <MX_ETH_Init+0x80>)
 800077c:	4a13      	ldr	r2, [pc, #76]	; (80007cc <MX_ETH_Init+0x8c>)
 800077e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000780:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <MX_ETH_Init+0x80>)
 8000782:	4a13      	ldr	r2, [pc, #76]	; (80007d0 <MX_ETH_Init+0x90>)
 8000784:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <MX_ETH_Init+0x80>)
 8000788:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800078c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800078e:	480c      	ldr	r0, [pc, #48]	; (80007c0 <MX_ETH_Init+0x80>)
 8000790:	f000 fe74 	bl	800147c <HAL_ETH_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800079a:	f000 f9bb 	bl	8000b14 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800079e:	2238      	movs	r2, #56	; 0x38
 80007a0:	2100      	movs	r1, #0
 80007a2:	480c      	ldr	r0, [pc, #48]	; (80007d4 <MX_ETH_Init+0x94>)
 80007a4:	f006 f9c6 	bl	8006b34 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007a8:	4b0a      	ldr	r3, [pc, #40]	; (80007d4 <MX_ETH_Init+0x94>)
 80007aa:	2221      	movs	r2, #33	; 0x21
 80007ac:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <MX_ETH_Init+0x94>)
 80007b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007b4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007b6:	4b07      	ldr	r3, [pc, #28]	; (80007d4 <MX_ETH_Init+0x94>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	24000124 	.word	0x24000124
 80007c4:	40028000 	.word	0x40028000
 80007c8:	240002d0 	.word	0x240002d0
 80007cc:	24000070 	.word	0x24000070
 80007d0:	24000010 	.word	0x24000010
 80007d4:	240000ec 	.word	0x240000ec

080007d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	; (800084c <MX_I2C2_Init+0x74>)
 80007de:	4a1c      	ldr	r2, [pc, #112]	; (8000850 <MX_I2C2_Init+0x78>)
 80007e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x60404E72;
 80007e2:	4b1a      	ldr	r3, [pc, #104]	; (800084c <MX_I2C2_Init+0x74>)
 80007e4:	4a1b      	ldr	r2, [pc, #108]	; (8000854 <MX_I2C2_Init+0x7c>)
 80007e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007e8:	4b18      	ldr	r3, [pc, #96]	; (800084c <MX_I2C2_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ee:	4b17      	ldr	r3, [pc, #92]	; (800084c <MX_I2C2_Init+0x74>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007f4:	4b15      	ldr	r3, [pc, #84]	; (800084c <MX_I2C2_Init+0x74>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <MX_I2C2_Init+0x74>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <MX_I2C2_Init+0x74>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_I2C2_Init+0x74>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_I2C2_Init+0x74>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000812:	480e      	ldr	r0, [pc, #56]	; (800084c <MX_I2C2_Init+0x74>)
 8000814:	f001 fc28 	bl	8002068 <HAL_I2C_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800081e:	f000 f979 	bl	8000b14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000822:	2100      	movs	r1, #0
 8000824:	4809      	ldr	r0, [pc, #36]	; (800084c <MX_I2C2_Init+0x74>)
 8000826:	f002 f9ab 	bl	8002b80 <HAL_I2CEx_ConfigAnalogFilter>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000830:	f000 f970 	bl	8000b14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000834:	2100      	movs	r1, #0
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <MX_I2C2_Init+0x74>)
 8000838:	f002 f9ed 	bl	8002c16 <HAL_I2CEx_ConfigDigitalFilter>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000842:	f000 f967 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	240001d4 	.word	0x240001d4
 8000850:	40005800 	.word	0x40005800
 8000854:	60404e72 	.word	0x60404e72

08000858 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800085c:	4b22      	ldr	r3, [pc, #136]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 800085e:	4a23      	ldr	r2, [pc, #140]	; (80008ec <MX_USART3_UART_Init+0x94>)
 8000860:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000862:	4b21      	ldr	r3, [pc, #132]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000864:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000868:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800086a:	4b1f      	ldr	r3, [pc, #124]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000870:	4b1d      	ldr	r3, [pc, #116]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000876:	4b1c      	ldr	r3, [pc, #112]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800087c:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 800087e:	220c      	movs	r2, #12
 8000880:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000882:	4b19      	ldr	r3, [pc, #100]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000888:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 800088a:	2200      	movs	r2, #0
 800088c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088e:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000894:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008a0:	4811      	ldr	r0, [pc, #68]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 80008a2:	f004 ff67 	bl	8005774 <HAL_UART_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80008ac:	f000 f932 	bl	8000b14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b0:	2100      	movs	r1, #0
 80008b2:	480d      	ldr	r0, [pc, #52]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 80008b4:	f006 f873 	bl	800699e <HAL_UARTEx_SetTxFifoThreshold>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80008be:	f000 f929 	bl	8000b14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c2:	2100      	movs	r1, #0
 80008c4:	4808      	ldr	r0, [pc, #32]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 80008c6:	f006 f8a8 	bl	8006a1a <HAL_UARTEx_SetRxFifoThreshold>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80008d0:	f000 f920 	bl	8000b14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	; (80008e8 <MX_USART3_UART_Init+0x90>)
 80008d6:	f006 f829 	bl	800692c <HAL_UARTEx_DisableFifoMode>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80008e0:	f000 f918 	bl	8000b14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	24000228 	.word	0x24000228
 80008ec:	40004800 	.word	0x40004800

080008f0 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08e      	sub	sp, #56	; 0x38
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b78      	ldr	r3, [pc, #480]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800091c:	4a76      	ldr	r2, [pc, #472]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 800091e:	f043 0304 	orr.w	r3, r3, #4
 8000922:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000926:	4b74      	ldr	r3, [pc, #464]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	623b      	str	r3, [r7, #32]
 8000932:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000934:	4b70      	ldr	r3, [pc, #448]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800093a:	4a6f      	ldr	r2, [pc, #444]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 800093c:	f043 0320 	orr.w	r3, r3, #32
 8000940:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000944:	4b6c      	ldr	r3, [pc, #432]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800094a:	f003 0320 	and.w	r3, r3, #32
 800094e:	61fb      	str	r3, [r7, #28]
 8000950:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000952:	4b69      	ldr	r3, [pc, #420]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000958:	4a67      	ldr	r2, [pc, #412]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 800095a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000962:	4b65      	ldr	r3, [pc, #404]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800096c:	61bb      	str	r3, [r7, #24]
 800096e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000970:	4b61      	ldr	r3, [pc, #388]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000976:	4a60      	ldr	r2, [pc, #384]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000980:	4b5d      	ldr	r3, [pc, #372]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098e:	4b5a      	ldr	r3, [pc, #360]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000994:	4a58      	ldr	r2, [pc, #352]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 8000996:	f043 0302 	orr.w	r3, r3, #2
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099e:	4b56      	ldr	r3, [pc, #344]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a4:	f003 0302 	and.w	r3, r3, #2
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ac:	4b52      	ldr	r3, [pc, #328]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b2:	4a51      	ldr	r2, [pc, #324]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009bc:	4b4e      	ldr	r3, [pc, #312]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c2:	f003 0308 	and.w	r3, r3, #8
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009ca:	4b4b      	ldr	r3, [pc, #300]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d0:	4a49      	ldr	r2, [pc, #292]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009da:	4b47      	ldr	r3, [pc, #284]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009e8:	4b43      	ldr	r3, [pc, #268]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ee:	4a42      	ldr	r2, [pc, #264]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009f0:	f043 0310 	orr.w	r3, r3, #16
 80009f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009f8:	4b3f      	ldr	r3, [pc, #252]	; (8000af8 <MX_GPIO_Init+0x1f8>)
 80009fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fe:	f003 0310 	and.w	r3, r3, #16
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	f244 0101 	movw	r1, #16385	; 0x4001
 8000a0c:	483b      	ldr	r0, [pc, #236]	; (8000afc <MX_GPIO_Init+0x1fc>)
 8000a0e:	f001 fb11 	bl	8002034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a18:	4839      	ldr	r0, [pc, #228]	; (8000b00 <MX_GPIO_Init+0x200>)
 8000a1a:	f001 fb0b 	bl	8002034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2102      	movs	r1, #2
 8000a22:	4838      	ldr	r0, [pc, #224]	; (8000b04 <MX_GPIO_Init+0x204>)
 8000a24:	f001 fb06 	bl	8002034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4832      	ldr	r0, [pc, #200]	; (8000b08 <MX_GPIO_Init+0x208>)
 8000a3e:	f001 f951 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000a42:	f244 0301 	movw	r3, #16385	; 0x4001
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	2300      	movs	r3, #0
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4828      	ldr	r0, [pc, #160]	; (8000afc <MX_GPIO_Init+0x1fc>)
 8000a5c:	f001 f942 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a66:	2301      	movs	r3, #1
 8000a68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a76:	4619      	mov	r1, r3
 8000a78:	4821      	ldr	r0, [pc, #132]	; (8000b00 <MX_GPIO_Init+0x200>)
 8000a7a:	f001 f933 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a82:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a90:	4619      	mov	r1, r3
 8000a92:	481e      	ldr	r0, [pc, #120]	; (8000b0c <MX_GPIO_Init+0x20c>)
 8000a94:	f001 f926 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000a98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4818      	ldr	r0, [pc, #96]	; (8000b10 <MX_GPIO_Init+0x210>)
 8000aae:	f001 f919 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000ab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000ac4:	230a      	movs	r3, #10
 8000ac6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000acc:	4619      	mov	r1, r3
 8000ace:	4810      	ldr	r0, [pc, #64]	; (8000b10 <MX_GPIO_Init+0x210>)
 8000ad0:	f001 f908 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4806      	ldr	r0, [pc, #24]	; (8000b04 <MX_GPIO_Init+0x204>)
 8000aec:	f001 f8fa 	bl	8001ce4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000af0:	bf00      	nop
 8000af2:	3738      	adds	r7, #56	; 0x38
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	58024400 	.word	0x58024400
 8000afc:	58020400 	.word	0x58020400
 8000b00:	58020c00 	.word	0x58020c00
 8000b04:	58021000 	.word	0x58021000
 8000b08:	58020800 	.word	0x58020800
 8000b0c:	58021800 	.word	0x58021800
 8000b10:	58020000 	.word	0x58020000

08000b14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b18:	b672      	cpsid	i
}
 8000b1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <Error_Handler+0x8>

08000b1e <MPU6050_Init>:
 */


#include "mpu6050.h"

void MPU6050_Init(I2C_HandleTypeDef *hi2c) {
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b088      	sub	sp, #32
 8000b22:	af04      	add	r7, sp, #16
 8000b24:	6078      	str	r0, [r7, #4]
    uint8_t data = 0x00; // Clear sleep mode bit (6th bit)
 8000b26:	2300      	movs	r3, #0
 8000b28:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDRESS, MPU6050_REG_PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2e:	9302      	str	r3, [sp, #8]
 8000b30:	2301      	movs	r3, #1
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	f107 030f 	add.w	r3, r7, #15
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	226b      	movs	r2, #107	; 0x6b
 8000b3e:	21d0      	movs	r1, #208	; 0xd0
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f001 fb2d 	bl	80021a0 <HAL_I2C_Mem_Write>
}
 8000b46:	bf00      	nop
 8000b48:	3710      	adds	r7, #16
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <MPU6050_ReadAllData>:
        *temp = (int16_t)(buffer[0] << 8 | buffer[1]);
    }
    return status;
}

HAL_StatusTypeDef MPU6050_ReadAllData(I2C_HandleTypeDef *hi2c, int16_t *accel, int16_t *gyro, int16_t *temp) {
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b08c      	sub	sp, #48	; 0x30
 8000b52:	af04      	add	r7, sp, #16
 8000b54:	60f8      	str	r0, [r7, #12]
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	607a      	str	r2, [r7, #4]
 8000b5a:	603b      	str	r3, [r7, #0]
    uint8_t buffer[14];
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, MPU6050_ADDRESS, MPU6050_REG_ACCEL_XOUT_H, 1, buffer, 14, HAL_MAX_DELAY);
 8000b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b60:	9302      	str	r3, [sp, #8]
 8000b62:	230e      	movs	r3, #14
 8000b64:	9301      	str	r3, [sp, #4]
 8000b66:	f107 0310 	add.w	r3, r7, #16
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	223b      	movs	r2, #59	; 0x3b
 8000b70:	21d0      	movs	r1, #208	; 0xd0
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f001 fc28 	bl	80023c8 <HAL_I2C_Mem_Read>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK) {
 8000b7c:	7ffb      	ldrb	r3, [r7, #31]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d142      	bne.n	8000c08 <MPU6050_ReadAllData+0xba>
        accel[0] = (int16_t)(buffer[0] << 8 | buffer[1]);
 8000b82:	7c3b      	ldrb	r3, [r7, #16]
 8000b84:	021b      	lsls	r3, r3, #8
 8000b86:	b21a      	sxth	r2, r3
 8000b88:	7c7b      	ldrb	r3, [r7, #17]
 8000b8a:	b21b      	sxth	r3, r3
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	b21a      	sxth	r2, r3
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	801a      	strh	r2, [r3, #0]
        accel[1] = (int16_t)(buffer[2] << 8 | buffer[3]);
 8000b94:	7cbb      	ldrb	r3, [r7, #18]
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b219      	sxth	r1, r3
 8000b9a:	7cfb      	ldrb	r3, [r7, #19]
 8000b9c:	b21a      	sxth	r2, r3
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	3302      	adds	r3, #2
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	b212      	sxth	r2, r2
 8000ba6:	801a      	strh	r2, [r3, #0]
        accel[2] = (int16_t)(buffer[4] << 8 | buffer[5]);
 8000ba8:	7d3b      	ldrb	r3, [r7, #20]
 8000baa:	021b      	lsls	r3, r3, #8
 8000bac:	b219      	sxth	r1, r3
 8000bae:	7d7b      	ldrb	r3, [r7, #21]
 8000bb0:	b21a      	sxth	r2, r3
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	b212      	sxth	r2, r2
 8000bba:	801a      	strh	r2, [r3, #0]
        *temp    = (int16_t)(buffer[6] << 8 | buffer[7]);
 8000bbc:	7dbb      	ldrb	r3, [r7, #22]
 8000bbe:	021b      	lsls	r3, r3, #8
 8000bc0:	b21a      	sxth	r2, r3
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
 8000bc4:	b21b      	sxth	r3, r3
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	b21a      	sxth	r2, r3
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	801a      	strh	r2, [r3, #0]
        gyro[0]  = (int16_t)(buffer[8] << 8 | buffer[9]);
 8000bce:	7e3b      	ldrb	r3, [r7, #24]
 8000bd0:	021b      	lsls	r3, r3, #8
 8000bd2:	b21a      	sxth	r2, r3
 8000bd4:	7e7b      	ldrb	r3, [r7, #25]
 8000bd6:	b21b      	sxth	r3, r3
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b21a      	sxth	r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	801a      	strh	r2, [r3, #0]
        gyro[1]  = (int16_t)(buffer[10] << 8 | buffer[11]);
 8000be0:	7ebb      	ldrb	r3, [r7, #26]
 8000be2:	021b      	lsls	r3, r3, #8
 8000be4:	b219      	sxth	r1, r3
 8000be6:	7efb      	ldrb	r3, [r7, #27]
 8000be8:	b21a      	sxth	r2, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	3302      	adds	r3, #2
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	b212      	sxth	r2, r2
 8000bf2:	801a      	strh	r2, [r3, #0]
        gyro[2]  = (int16_t)(buffer[12] << 8 | buffer[13]);
 8000bf4:	7f3b      	ldrb	r3, [r7, #28]
 8000bf6:	021b      	lsls	r3, r3, #8
 8000bf8:	b219      	sxth	r1, r3
 8000bfa:	7f7b      	ldrb	r3, [r7, #29]
 8000bfc:	b21a      	sxth	r2, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	3304      	adds	r3, #4
 8000c02:	430a      	orrs	r2, r1
 8000c04:	b212      	sxth	r2, r2
 8000c06:	801a      	strh	r2, [r3, #0]
    }
    return status;
 8000c08:	7ffb      	ldrb	r3, [r7, #31]
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_MspInit+0x30>)
 8000c1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c20:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <HAL_MspInit+0x30>)
 8000c22:	f043 0302 	orr.w	r3, r3, #2
 8000c26:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <HAL_MspInit+0x30>)
 8000c2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	58024400 	.word	0x58024400

08000c48 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a59      	ldr	r2, [pc, #356]	; (8000dcc <HAL_ETH_MspInit+0x184>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	f040 80ab 	bne.w	8000dc2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000c6c:	4b58      	ldr	r3, [pc, #352]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c72:	4a57      	ldr	r2, [pc, #348]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c78:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c7c:	4b54      	ldr	r3, [pc, #336]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c86:	623b      	str	r3, [r7, #32]
 8000c88:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c8a:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c90:	4a4f      	ldr	r2, [pc, #316]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c96:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c9a:	4b4d      	ldr	r3, [pc, #308]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000c9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca4:	61fb      	str	r3, [r7, #28]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000ca8:	4b49      	ldr	r3, [pc, #292]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000caa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cae:	4a48      	ldr	r2, [pc, #288]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cb8:	4b45      	ldr	r3, [pc, #276]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	4b42      	ldr	r3, [pc, #264]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ccc:	4a40      	ldr	r2, [pc, #256]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd6:	4b3e      	ldr	r3, [pc, #248]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce4:	4b3a      	ldr	r3, [pc, #232]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cea:	4a39      	ldr	r2, [pc, #228]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cf4:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b33      	ldr	r3, [pc, #204]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d08:	4a31      	ldr	r2, [pc, #196]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d12:	4b2f      	ldr	r3, [pc, #188]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d20:	4b2b      	ldr	r3, [pc, #172]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d26:	4a2a      	ldr	r2, [pc, #168]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d30:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <HAL_ETH_MspInit+0x188>)
 8000d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d3e:	2332      	movs	r3, #50	; 0x32
 8000d40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d4e:	230b      	movs	r3, #11
 8000d50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d56:	4619      	mov	r1, r3
 8000d58:	481e      	ldr	r0, [pc, #120]	; (8000dd4 <HAL_ETH_MspInit+0x18c>)
 8000d5a:	f000 ffc3 	bl	8001ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d5e:	2386      	movs	r3, #134	; 0x86
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d62:	2302      	movs	r3, #2
 8000d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d6e:	230b      	movs	r3, #11
 8000d70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d76:	4619      	mov	r1, r3
 8000d78:	4817      	ldr	r0, [pc, #92]	; (8000dd8 <HAL_ETH_MspInit+0x190>)
 8000d7a:	f000 ffb3 	bl	8001ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d90:	230b      	movs	r3, #11
 8000d92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4810      	ldr	r0, [pc, #64]	; (8000ddc <HAL_ETH_MspInit+0x194>)
 8000d9c:	f000 ffa2 	bl	8001ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000da0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	2302      	movs	r3, #2
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db2:	230b      	movs	r3, #11
 8000db4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000db6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4808      	ldr	r0, [pc, #32]	; (8000de0 <HAL_ETH_MspInit+0x198>)
 8000dbe:	f000 ff91 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000dc2:	bf00      	nop
 8000dc4:	3738      	adds	r7, #56	; 0x38
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40028000 	.word	0x40028000
 8000dd0:	58024400 	.word	0x58024400
 8000dd4:	58020800 	.word	0x58020800
 8000dd8:	58020000 	.word	0x58020000
 8000ddc:	58020400 	.word	0x58020400
 8000de0:	58021800 	.word	0x58021800

08000de4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b0b8      	sub	sp, #224	; 0xe0
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	22b8      	movs	r2, #184	; 0xb8
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f005 fe95 	bl	8006b34 <memset>
  if(hi2c->Instance==I2C2)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a26      	ldr	r2, [pc, #152]	; (8000ea8 <HAL_I2C_MspInit+0xc4>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d145      	bne.n	8000ea0 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000e14:	f04f 0208 	mov.w	r2, #8
 8000e18:	f04f 0300 	mov.w	r3, #0
 8000e1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f002 fee0 	bl	8003bf0 <HAL_RCCEx_PeriphCLKConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000e36:	f7ff fe6d 	bl	8000b14 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e40:	4a1a      	ldr	r2, [pc, #104]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e42:	f043 0320 	orr.w	r3, r3, #32
 8000e46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e50:	f003 0320 	and.w	r3, r3, #32
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e5e:	2312      	movs	r3, #18
 8000e60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e70:	2304      	movs	r3, #4
 8000e72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e76:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	480c      	ldr	r0, [pc, #48]	; (8000eb0 <HAL_I2C_MspInit+0xcc>)
 8000e7e:	f000 ff31 	bl	8001ce4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e82:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e88:	4a08      	ldr	r2, [pc, #32]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e8e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_I2C_MspInit+0xc8>)
 8000e94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000ea0:	bf00      	nop
 8000ea2:	37e0      	adds	r7, #224	; 0xe0
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40005800 	.word	0x40005800
 8000eac:	58024400 	.word	0x58024400
 8000eb0:	58021400 	.word	0x58021400

08000eb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b0b8      	sub	sp, #224	; 0xe0
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	22b8      	movs	r2, #184	; 0xb8
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f005 fe2d 	bl	8006b34 <memset>
  if(huart->Instance==USART3)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <HAL_UART_MspInit+0xc8>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d146      	bne.n	8000f72 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ee4:	f04f 0202 	mov.w	r2, #2
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	4618      	mov	r0, r3
 8000efc:	f002 fe78 	bl	8003bf0 <HAL_RCCEx_PeriphCLKConfig>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f06:	f7ff fe05 	bl	8000b14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f0a:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f10:	4a1b      	ldr	r2, [pc, #108]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f16:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f1a:	4b19      	ldr	r3, [pc, #100]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f2e:	4a14      	ldr	r2, [pc, #80]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f30:	f043 0308 	orr.w	r3, r3, #8
 8000f34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <HAL_UART_MspInit+0xcc>)
 8000f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f3e:	f003 0308 	and.w	r3, r3, #8
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8000f46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f4a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f60:	2307      	movs	r3, #7
 8000f62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f66:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4805      	ldr	r0, [pc, #20]	; (8000f84 <HAL_UART_MspInit+0xd0>)
 8000f6e:	f000 feb9 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f72:	bf00      	nop
 8000f74:	37e0      	adds	r7, #224	; 0xe0
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40004800 	.word	0x40004800
 8000f80:	58024400 	.word	0x58024400
 8000f84:	58020c00 	.word	0x58020c00

08000f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f8c:	e7fe      	b.n	8000f8c <NMI_Handler+0x4>

08000f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f92:	e7fe      	b.n	8000f92 <HardFault_Handler+0x4>

08000f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f98:	e7fe      	b.n	8000f98 <MemManage_Handler+0x4>

08000f9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9e:	e7fe      	b.n	8000f9e <BusFault_Handler+0x4>

08000fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <UsageFault_Handler+0x4>

08000fa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd4:	f000 f916 	bl	8001204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fe0:	4b32      	ldr	r3, [pc, #200]	; (80010ac <SystemInit+0xd0>)
 8000fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fe6:	4a31      	ldr	r2, [pc, #196]	; (80010ac <SystemInit+0xd0>)
 8000fe8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ff0:	4b2f      	ldr	r3, [pc, #188]	; (80010b0 <SystemInit+0xd4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 030f 	and.w	r3, r3, #15
 8000ff8:	2b06      	cmp	r3, #6
 8000ffa:	d807      	bhi.n	800100c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ffc:	4b2c      	ldr	r3, [pc, #176]	; (80010b0 <SystemInit+0xd4>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f023 030f 	bic.w	r3, r3, #15
 8001004:	4a2a      	ldr	r2, [pc, #168]	; (80010b0 <SystemInit+0xd4>)
 8001006:	f043 0307 	orr.w	r3, r3, #7
 800100a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800100c:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <SystemInit+0xd8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <SystemInit+0xd8>)
 8001012:	f043 0301 	orr.w	r3, r3, #1
 8001016:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001018:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <SystemInit+0xd8>)
 800101a:	2200      	movs	r2, #0
 800101c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800101e:	4b25      	ldr	r3, [pc, #148]	; (80010b4 <SystemInit+0xd8>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	4924      	ldr	r1, [pc, #144]	; (80010b4 <SystemInit+0xd8>)
 8001024:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <SystemInit+0xdc>)
 8001026:	4013      	ands	r3, r2
 8001028:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800102a:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <SystemInit+0xd4>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0308 	and.w	r3, r3, #8
 8001032:	2b00      	cmp	r3, #0
 8001034:	d007      	beq.n	8001046 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001036:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <SystemInit+0xd4>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f023 030f 	bic.w	r3, r3, #15
 800103e:	4a1c      	ldr	r2, [pc, #112]	; (80010b0 <SystemInit+0xd4>)
 8001040:	f043 0307 	orr.w	r3, r3, #7
 8001044:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001046:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <SystemInit+0xd8>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800104c:	4b19      	ldr	r3, [pc, #100]	; (80010b4 <SystemInit+0xd8>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <SystemInit+0xd8>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <SystemInit+0xd8>)
 800105a:	4a18      	ldr	r2, [pc, #96]	; (80010bc <SystemInit+0xe0>)
 800105c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <SystemInit+0xd8>)
 8001060:	4a17      	ldr	r2, [pc, #92]	; (80010c0 <SystemInit+0xe4>)
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001064:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <SystemInit+0xd8>)
 8001066:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <SystemInit+0xe8>)
 8001068:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <SystemInit+0xd8>)
 800106c:	2200      	movs	r2, #0
 800106e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001070:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <SystemInit+0xd8>)
 8001072:	4a14      	ldr	r2, [pc, #80]	; (80010c4 <SystemInit+0xe8>)
 8001074:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <SystemInit+0xd8>)
 8001078:	2200      	movs	r2, #0
 800107a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <SystemInit+0xd8>)
 800107e:	4a11      	ldr	r2, [pc, #68]	; (80010c4 <SystemInit+0xe8>)
 8001080:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <SystemInit+0xd8>)
 8001084:	2200      	movs	r2, #0
 8001086:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001088:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <SystemInit+0xd8>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a09      	ldr	r2, [pc, #36]	; (80010b4 <SystemInit+0xd8>)
 800108e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001092:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <SystemInit+0xd8>)
 8001096:	2200      	movs	r2, #0
 8001098:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800109a:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <SystemInit+0xec>)
 800109c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80010a0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000ed00 	.word	0xe000ed00
 80010b0:	52002000 	.word	0x52002000
 80010b4:	58024400 	.word	0x58024400
 80010b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80010bc:	02020200 	.word	0x02020200
 80010c0:	01ff0000 	.word	0x01ff0000
 80010c4:	01010280 	.word	0x01010280
 80010c8:	52004000 	.word	0x52004000

080010cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001104 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010d0:	f7ff ff84 	bl	8000fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d4:	480c      	ldr	r0, [pc, #48]	; (8001108 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010d6:	490d      	ldr	r1, [pc, #52]	; (800110c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d8:	4a0d      	ldr	r2, [pc, #52]	; (8001110 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010dc:	e002      	b.n	80010e4 <LoopCopyDataInit>

080010de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010e2:	3304      	adds	r3, #4

080010e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e8:	d3f9      	bcc.n	80010de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ea:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010ec:	4c0a      	ldr	r4, [pc, #40]	; (8001118 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f0:	e001      	b.n	80010f6 <LoopFillZerobss>

080010f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f4:	3204      	adds	r2, #4

080010f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f8:	d3fb      	bcc.n	80010f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010fa:	f005 fd23 	bl	8006b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010fe:	f7ff fa83 	bl	8000608 <main>
  bx  lr
 8001102:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001104:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001108:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800110c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001110:	08006bec 	.word	0x08006bec
  ldr r2, =_sbss
 8001114:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8001118:	240002dc 	.word	0x240002dc

0800111c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800111c:	e7fe      	b.n	800111c <ADC3_IRQHandler>
	...

08001120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001126:	2003      	movs	r0, #3
 8001128:	f000 f976 	bl	8001418 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800112c:	f002 fb8a 	bl	8003844 <HAL_RCC_GetSysClockFreq>
 8001130:	4602      	mov	r2, r0
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <HAL_Init+0x68>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	0a1b      	lsrs	r3, r3, #8
 8001138:	f003 030f 	and.w	r3, r3, #15
 800113c:	4913      	ldr	r1, [pc, #76]	; (800118c <HAL_Init+0x6c>)
 800113e:	5ccb      	ldrb	r3, [r1, r3]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	fa22 f303 	lsr.w	r3, r2, r3
 8001148:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800114a:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <HAL_Init+0x68>)
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	f003 030f 	and.w	r3, r3, #15
 8001152:	4a0e      	ldr	r2, [pc, #56]	; (800118c <HAL_Init+0x6c>)
 8001154:	5cd3      	ldrb	r3, [r2, r3]
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	fa22 f303 	lsr.w	r3, r2, r3
 8001160:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <HAL_Init+0x70>)
 8001162:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001164:	4a0b      	ldr	r2, [pc, #44]	; (8001194 <HAL_Init+0x74>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800116a:	2000      	movs	r0, #0
 800116c:	f000 f814 	bl	8001198 <HAL_InitTick>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e002      	b.n	8001180 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800117a:	f7ff fd4b 	bl	8000c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	58024400 	.word	0x58024400
 800118c:	08006ba4 	.word	0x08006ba4
 8001190:	24000004 	.word	0x24000004
 8001194:	24000000 	.word	0x24000000

08001198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011a0:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <HAL_InitTick+0x60>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e021      	b.n	80011f0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011ac:	4b13      	ldr	r3, [pc, #76]	; (80011fc <HAL_InitTick+0x64>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <HAL_InitTick+0x60>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f94d 	bl	8001462 <HAL_SYSTICK_Config>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00e      	b.n	80011f0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d80a      	bhi.n	80011ee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d8:	2200      	movs	r2, #0
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f000 f925 	bl	800142e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e4:	4a06      	ldr	r2, [pc, #24]	; (8001200 <HAL_InitTick+0x68>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e000      	b.n	80011f0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	2400000c 	.word	0x2400000c
 80011fc:	24000000 	.word	0x24000000
 8001200:	24000008 	.word	0x24000008

08001204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <HAL_IncTick+0x20>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_IncTick+0x24>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4413      	add	r3, r2
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <HAL_IncTick+0x24>)
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	2400000c 	.word	0x2400000c
 8001228:	240002d8 	.word	0x240002d8

0800122c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	240002d8 	.word	0x240002d8

08001244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff ffee 	bl	800122c <HAL_GetTick>
 8001250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800125c:	d005      	beq.n	800126a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800125e:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <HAL_Delay+0x44>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800126a:	bf00      	nop
 800126c:	f7ff ffde 	bl	800122c <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8f7      	bhi.n	800126c <HAL_Delay+0x28>
  {
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2400000c 	.word	0x2400000c

0800128c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800129c:	4904      	ldr	r1, [pc, #16]	; (80012b0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	604b      	str	r3, [r1, #4]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	58000400 	.word	0x58000400

080012b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <__NVIC_SetPriorityGrouping+0x40>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012de:	4313      	orrs	r3, r2
 80012e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <__NVIC_SetPriorityGrouping+0x40>)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	60d3      	str	r3, [r2, #12]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00
 80012f8:	05fa0000 	.word	0x05fa0000

080012fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <__NVIC_GetPriorityGrouping+0x18>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0307 	and.w	r3, r3, #7
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	6039      	str	r1, [r7, #0]
 8001322:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001324:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001328:	2b00      	cmp	r3, #0
 800132a:	db0a      	blt.n	8001342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	490c      	ldr	r1, [pc, #48]	; (8001364 <__NVIC_SetPriority+0x4c>)
 8001332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001336:	0112      	lsls	r2, r2, #4
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	440b      	add	r3, r1
 800133c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001340:	e00a      	b.n	8001358 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	b2da      	uxtb	r2, r3
 8001346:	4908      	ldr	r1, [pc, #32]	; (8001368 <__NVIC_SetPriority+0x50>)
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	f003 030f 	and.w	r3, r3, #15
 800134e:	3b04      	subs	r3, #4
 8001350:	0112      	lsls	r2, r2, #4
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	440b      	add	r3, r1
 8001356:	761a      	strb	r2, [r3, #24]
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e000e100 	.word	0xe000e100
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800136c:	b480      	push	{r7}
 800136e:	b089      	sub	sp, #36	; 0x24
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	f1c3 0307 	rsb	r3, r3, #7
 8001386:	2b04      	cmp	r3, #4
 8001388:	bf28      	it	cs
 800138a:	2304      	movcs	r3, #4
 800138c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	3304      	adds	r3, #4
 8001392:	2b06      	cmp	r3, #6
 8001394:	d902      	bls.n	800139c <NVIC_EncodePriority+0x30>
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	3b03      	subs	r3, #3
 800139a:	e000      	b.n	800139e <NVIC_EncodePriority+0x32>
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a0:	f04f 32ff 	mov.w	r2, #4294967295
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43da      	mvns	r2, r3
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	401a      	ands	r2, r3
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013b4:	f04f 31ff 	mov.w	r1, #4294967295
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	43d9      	mvns	r1, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	4313      	orrs	r3, r2
         );
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3724      	adds	r7, #36	; 0x24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
	...

080013d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013e4:	d301      	bcc.n	80013ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00f      	b.n	800140a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ea:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <SysTick_Config+0x40>)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013f2:	210f      	movs	r1, #15
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f7ff ff8e 	bl	8001318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <SysTick_Config+0x40>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001402:	4b04      	ldr	r3, [pc, #16]	; (8001414 <SysTick_Config+0x40>)
 8001404:	2207      	movs	r2, #7
 8001406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	e000e010 	.word	0xe000e010

08001418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ff47 	bl	80012b4 <__NVIC_SetPriorityGrouping>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800143c:	f7ff ff5e 	bl	80012fc <__NVIC_GetPriorityGrouping>
 8001440:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	6978      	ldr	r0, [r7, #20]
 8001448:	f7ff ff90 	bl	800136c <NVIC_EncodePriority>
 800144c:	4602      	mov	r2, r0
 800144e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff5f 	bl	8001318 <__NVIC_SetPriority>
}
 800145a:	bf00      	nop
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ffb2 	bl	80013d4 <SysTick_Config>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e0e3      	b.n	8001656 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001494:	2b00      	cmp	r3, #0
 8001496:	d106      	bne.n	80014a6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2223      	movs	r2, #35	; 0x23
 800149c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fbd1 	bl	8000c48 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a6:	4b6e      	ldr	r3, [pc, #440]	; (8001660 <HAL_ETH_Init+0x1e4>)
 80014a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014ac:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <HAL_ETH_Init+0x1e4>)
 80014ae:	f043 0302 	orr.w	r3, r3, #2
 80014b2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80014b6:	4b6a      	ldr	r3, [pc, #424]	; (8001660 <HAL_ETH_Init+0x1e4>)
 80014b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7a1b      	ldrb	r3, [r3, #8]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d103      	bne.n	80014d4 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80014cc:	2000      	movs	r0, #0
 80014ce:	f7ff fedd 	bl	800128c <HAL_SYSCFG_ETHInterfaceSelect>
 80014d2:	e003      	b.n	80014dc <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80014d4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80014d8:	f7ff fed8 	bl	800128c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80014dc:	4b61      	ldr	r3, [pc, #388]	; (8001664 <HAL_ETH_Init+0x1e8>)
 80014de:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014f6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014f8:	f7ff fe98 	bl	800122c <HAL_GetTick>
 80014fc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80014fe:	e011      	b.n	8001524 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001500:	f7ff fe94 	bl	800122c <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800150e:	d909      	bls.n	8001524 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2204      	movs	r2, #4
 8001514:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	22e0      	movs	r2, #224	; 0xe0
 800151c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e098      	b.n	8001656 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1e4      	bne.n	8001500 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 f89e 	bl	8001678 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800153c:	f002 fafc 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8001540:	4603      	mov	r3, r0
 8001542:	4a49      	ldr	r2, [pc, #292]	; (8001668 <HAL_ETH_Init+0x1ec>)
 8001544:	fba2 2303 	umull	r2, r3, r2, r3
 8001548:	0c9a      	lsrs	r2, r3, #18
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	3a01      	subs	r2, #1
 8001550:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 fa81 	bl	8001a5c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001562:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001566:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001572:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001576:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d009      	beq.n	800159a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	22e0      	movs	r2, #224	; 0xe0
 8001592:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e05d      	b.n	8001656 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80015a6:	4b31      	ldr	r3, [pc, #196]	; (800166c <HAL_ETH_Init+0x1f0>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6952      	ldr	r2, [r2, #20]
 80015ae:	0051      	lsls	r1, r2, #1
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6812      	ldr	r2, [r2, #0]
 80015b4:	430b      	orrs	r3, r1
 80015b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015ba:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 fae9 	bl	8001b96 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f000 fb2f 	bl	8001c28 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	3305      	adds	r3, #5
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	021a      	lsls	r2, r3, #8
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	3304      	adds	r3, #4
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	4619      	mov	r1, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	430a      	orrs	r2, r1
 80015e4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	3303      	adds	r3, #3
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	061a      	lsls	r2, r3, #24
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	3302      	adds	r3, #2
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	041b      	lsls	r3, r3, #16
 80015fc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	3301      	adds	r3, #1
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001608:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001616:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001618:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f8d3 170c 	ldr.w	r1, [r3, #1804]	; 0x70c
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_ETH_Init+0x1f4>)
 800162a:	430b      	orrs	r3, r1
 800162c:	f8c2 370c 	str.w	r3, [r2, #1804]	; 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f8d3 1710 	ldr.w	r1, [r3, #1808]	; 0x710
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <HAL_ETH_Init+0x1f8>)
 800163e:	430b      	orrs	r3, r1
 8001640:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2210      	movs	r2, #16
 8001650:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	58024400 	.word	0x58024400
 8001664:	58000400 	.word	0x58000400
 8001668:	431bde83 	.word	0x431bde83
 800166c:	ffff8001 	.word	0xffff8001
 8001670:	0c020060 	.word	0x0c020060
 8001674:	0c20c000 	.word	0x0c20c000

08001678 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001688:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001690:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001692:	f002 fa51 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8001696:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	4a1a      	ldr	r2, [pc, #104]	; (8001704 <HAL_ETH_SetMDIOClockRange+0x8c>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d804      	bhi.n	80016aa <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e022      	b.n	80016f0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	4a16      	ldr	r2, [pc, #88]	; (8001708 <HAL_ETH_SetMDIOClockRange+0x90>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d204      	bcs.n	80016bc <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	e019      	b.n	80016f0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	4a13      	ldr	r2, [pc, #76]	; (800170c <HAL_ETH_SetMDIOClockRange+0x94>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d915      	bls.n	80016f0 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	4a12      	ldr	r2, [pc, #72]	; (8001710 <HAL_ETH_SetMDIOClockRange+0x98>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d804      	bhi.n	80016d6 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	e00c      	b.n	80016f0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	4a0e      	ldr	r2, [pc, #56]	; (8001714 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d804      	bhi.n	80016e8 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e003      	b.n	80016f0 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80016ee:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	02160ebf 	.word	0x02160ebf
 8001708:	03938700 	.word	0x03938700
 800170c:	05f5e0ff 	.word	0x05f5e0ff
 8001710:	08f0d17f 	.word	0x08f0d17f
 8001714:	0ee6b27f 	.word	0x0ee6b27f

08001718 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800172a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	791b      	ldrb	r3, [r3, #4]
 8001730:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001732:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	7b1b      	ldrb	r3, [r3, #12]
 8001738:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800173a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	7b5b      	ldrb	r3, [r3, #13]
 8001740:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001742:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	7b9b      	ldrb	r3, [r3, #14]
 8001748:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800174a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	7bdb      	ldrb	r3, [r3, #15]
 8001750:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001752:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	7c12      	ldrb	r2, [r2, #16]
 8001758:	2a00      	cmp	r2, #0
 800175a:	d102      	bne.n	8001762 <ETH_SetMACConfig+0x4a>
 800175c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001760:	e000      	b.n	8001764 <ETH_SetMACConfig+0x4c>
 8001762:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001764:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	7c52      	ldrb	r2, [r2, #17]
 800176a:	2a00      	cmp	r2, #0
 800176c:	d102      	bne.n	8001774 <ETH_SetMACConfig+0x5c>
 800176e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001772:	e000      	b.n	8001776 <ETH_SetMACConfig+0x5e>
 8001774:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001776:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	7c9b      	ldrb	r3, [r3, #18]
 800177c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800177e:	431a      	orrs	r2, r3
               macconf->Speed |
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001784:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800178a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	7f1b      	ldrb	r3, [r3, #28]
 8001790:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001792:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	7f5b      	ldrb	r3, [r3, #29]
 8001798:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800179a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	7f92      	ldrb	r2, [r2, #30]
 80017a0:	2a00      	cmp	r2, #0
 80017a2:	d102      	bne.n	80017aa <ETH_SetMACConfig+0x92>
 80017a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a8:	e000      	b.n	80017ac <ETH_SetMACConfig+0x94>
 80017aa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80017ac:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	7fdb      	ldrb	r3, [r3, #31]
 80017b2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80017b4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80017bc:	2a00      	cmp	r2, #0
 80017be:	d102      	bne.n	80017c6 <ETH_SetMACConfig+0xae>
 80017c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017c4:	e000      	b.n	80017c8 <ETH_SetMACConfig+0xb0>
 80017c6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80017c8:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80017ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80017d6:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80017d8:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 80017de:	4313      	orrs	r3, r2
 80017e0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b56      	ldr	r3, [pc, #344]	; (8001944 <ETH_SetMACConfig+0x22c>)
 80017ea:	4013      	ands	r3, r2
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6812      	ldr	r2, [r2, #0]
 80017f0:	68f9      	ldr	r1, [r7, #12]
 80017f2:	430b      	orrs	r3, r1
 80017f4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fa:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001802:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001804:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800180c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800180e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001816:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001818:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001820:	2a00      	cmp	r2, #0
 8001822:	d102      	bne.n	800182a <ETH_SetMACConfig+0x112>
 8001824:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001828:	e000      	b.n	800182c <ETH_SetMACConfig+0x114>
 800182a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800182c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001832:	4313      	orrs	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <ETH_SetMACConfig+0x230>)
 800183e:	4013      	ands	r3, r2
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	68f9      	ldr	r1, [r7, #12]
 8001846:	430b      	orrs	r3, r1
 8001848:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001850:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001856:	4313      	orrs	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68da      	ldr	r2, [r3, #12]
 8001860:	4b3a      	ldr	r3, [pc, #232]	; (800194c <ETH_SetMACConfig+0x234>)
 8001862:	4013      	ands	r3, r2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	6812      	ldr	r2, [r2, #0]
 8001868:	68f9      	ldr	r1, [r7, #12]
 800186a:	430b      	orrs	r3, r1
 800186c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001874:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800187a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001882:	2a00      	cmp	r2, #0
 8001884:	d101      	bne.n	800188a <ETH_SetMACConfig+0x172>
 8001886:	2280      	movs	r2, #128	; 0x80
 8001888:	e000      	b.n	800188c <ETH_SetMACConfig+0x174>
 800188a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800188c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001892:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001894:	4313      	orrs	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800189e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80018a2:	4013      	ands	r3, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	68f9      	ldr	r1, [r7, #12]
 80018aa:	430b      	orrs	r3, r1
 80018ac:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80018b4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80018bc:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80018be:	4313      	orrs	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ca:	f023 0103 	bic.w	r1, r3, #3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80018e2:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80018fe:	2a00      	cmp	r2, #0
 8001900:	d101      	bne.n	8001906 <ETH_SetMACConfig+0x1ee>
 8001902:	2240      	movs	r2, #64	; 0x40
 8001904:	e000      	b.n	8001908 <ETH_SetMACConfig+0x1f0>
 8001906:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001908:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001910:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001912:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800191a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800191c:	4313      	orrs	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001928:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	430a      	orrs	r2, r1
 8001934:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	00048083 	.word	0x00048083
 8001948:	c0f88000 	.word	0xc0f88000
 800194c:	fffffef0 	.word	0xfffffef0

08001950 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	4b38      	ldr	r3, [pc, #224]	; (8001a48 <ETH_SetDMAConfig+0xf8>)
 8001966:	4013      	ands	r3, r2
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	6811      	ldr	r1, [r2, #0]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6812      	ldr	r2, [r2, #0]
 8001970:	430b      	orrs	r3, r1
 8001972:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001976:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	791b      	ldrb	r3, [r3, #4]
 800197c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001982:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	7b1b      	ldrb	r3, [r3, #12]
 8001988:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	4b2c      	ldr	r3, [pc, #176]	; (8001a4c <ETH_SetDMAConfig+0xfc>)
 800199a:	4013      	ands	r3, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6812      	ldr	r2, [r2, #0]
 80019a0:	68f9      	ldr	r1, [r7, #12]
 80019a2:	430b      	orrs	r3, r1
 80019a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80019a8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	7b5b      	ldrb	r3, [r3, #13]
 80019ae:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80019b4:	4313      	orrs	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019c0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80019c4:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <ETH_SetDMAConfig+0x100>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	68f9      	ldr	r1, [r7, #12]
 80019ce:	430b      	orrs	r3, r1
 80019d0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80019d4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	7d1b      	ldrb	r3, [r3, #20]
 80019e0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80019e2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	7f5b      	ldrb	r3, [r3, #29]
 80019e8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019f6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <ETH_SetDMAConfig+0x104>)
 80019fc:	4013      	ands	r3, r2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6812      	ldr	r2, [r2, #0]
 8001a02:	68f9      	ldr	r1, [r7, #12]
 8001a04:	430b      	orrs	r3, r1
 8001a06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001a0a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	7f1b      	ldrb	r3, [r3, #28]
 8001a12:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a24:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <ETH_SetDMAConfig+0x108>)
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	68f9      	ldr	r1, [r7, #12]
 8001a32:	430b      	orrs	r3, r1
 8001a34:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001a38:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	ffff87fd 	.word	0xffff87fd
 8001a4c:	ffff2ffe 	.word	0xffff2ffe
 8001a50:	fffec000 	.word	0xfffec000
 8001a54:	ffc0efef 	.word	0xffc0efef
 8001a58:	7fc0ffff 	.word	0x7fc0ffff

08001a5c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b0a4      	sub	sp, #144	; 0x90
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001a64:	2301      	movs	r3, #1
 8001a66:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001a80:	2301      	movs	r3, #1
 8001a82:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001a86:	2301      	movs	r3, #1
 8001a88:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001a92:	2301      	movs	r3, #1
 8001a94:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a9c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001ab4:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001ab8:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001aba:	2300      	movs	r3, #0
 8001abc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001aee:	2301      	movs	r3, #1
 8001af0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001af4:	2320      	movs	r3, #32
 8001af6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001b06:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001b0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b10:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001b30:	2301      	movs	r3, #1
 8001b32:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001b36:	2300      	movs	r3, #0
 8001b38:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001b40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b44:	4619      	mov	r1, r3
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff fde6 	bl	8001718 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001b50:	2301      	movs	r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001b66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b6a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001b70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b74:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001b7c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001b82:	f107 0308 	add.w	r3, r7, #8
 8001b86:	4619      	mov	r1, r3
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff fee1 	bl	8001950 <ETH_SetDMAConfig>
}
 8001b8e:	bf00      	nop
 8001b90:	3790      	adds	r7, #144	; 0x90
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	e01d      	b.n	8001be0 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68d9      	ldr	r1, [r3, #12]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	440b      	add	r3, r1
 8001bb4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001bce:	68b9      	ldr	r1, [r7, #8]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	3206      	adds	r2, #6
 8001bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d9de      	bls.n	8001ba4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c08:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	68da      	ldr	r2, [r3, #12]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c18:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	e023      	b.n	8001c7e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6919      	ldr	r1, [r3, #16]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	440b      	add	r3, r1
 8001c46:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	2200      	movs	r2, #0
 8001c52:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	2200      	movs	r2, #0
 8001c64:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	3212      	adds	r2, #18
 8001c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d9d8      	bls.n	8001c36 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001caa:	461a      	mov	r2, r3
 8001cac:	2303      	movs	r3, #3
 8001cae:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691a      	ldr	r2, [r3, #16]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cbe:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cd2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001cd6:	bf00      	nop
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
	...

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	; 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001cf2:	4b86      	ldr	r3, [pc, #536]	; (8001f0c <HAL_GPIO_Init+0x228>)
 8001cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cf6:	e18c      	b.n	8002012 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f000 817e 	beq.w	800200c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d005      	beq.n	8001d28 <HAL_GPIO_Init+0x44>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d130      	bne.n	8001d8a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d5e:	2201      	movs	r2, #1
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	091b      	lsrs	r3, r3, #4
 8001d74:	f003 0201 	and.w	r2, r3, #1
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d017      	beq.n	8001dc6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	2203      	movs	r2, #3
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43db      	mvns	r3, r3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4013      	ands	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d123      	bne.n	8001e1a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	08da      	lsrs	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3208      	adds	r2, #8
 8001dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	220f      	movs	r2, #15
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43db      	mvns	r3, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4013      	ands	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	691a      	ldr	r2, [r3, #16]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	08da      	lsrs	r2, r3, #3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3208      	adds	r2, #8
 8001e14:	69b9      	ldr	r1, [r7, #24]
 8001e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	2203      	movs	r2, #3
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 0203 	and.w	r2, r3, #3
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 80d8 	beq.w	800200c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5c:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <HAL_GPIO_Init+0x22c>)
 8001e5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e62:	4a2b      	ldr	r2, [pc, #172]	; (8001f10 <HAL_GPIO_Init+0x22c>)
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001e6c:	4b28      	ldr	r3, [pc, #160]	; (8001f10 <HAL_GPIO_Init+0x22c>)
 8001e6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e7a:	4a26      	ldr	r2, [pc, #152]	; (8001f14 <HAL_GPIO_Init+0x230>)
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	089b      	lsrs	r3, r3, #2
 8001e80:	3302      	adds	r3, #2
 8001e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	220f      	movs	r2, #15
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a1d      	ldr	r2, [pc, #116]	; (8001f18 <HAL_GPIO_Init+0x234>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d04a      	beq.n	8001f3c <HAL_GPIO_Init+0x258>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a1c      	ldr	r2, [pc, #112]	; (8001f1c <HAL_GPIO_Init+0x238>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d02b      	beq.n	8001f06 <HAL_GPIO_Init+0x222>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a1b      	ldr	r2, [pc, #108]	; (8001f20 <HAL_GPIO_Init+0x23c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d025      	beq.n	8001f02 <HAL_GPIO_Init+0x21e>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a1a      	ldr	r2, [pc, #104]	; (8001f24 <HAL_GPIO_Init+0x240>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d01f      	beq.n	8001efe <HAL_GPIO_Init+0x21a>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a19      	ldr	r2, [pc, #100]	; (8001f28 <HAL_GPIO_Init+0x244>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d019      	beq.n	8001efa <HAL_GPIO_Init+0x216>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a18      	ldr	r2, [pc, #96]	; (8001f2c <HAL_GPIO_Init+0x248>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d013      	beq.n	8001ef6 <HAL_GPIO_Init+0x212>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_GPIO_Init+0x24c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d00d      	beq.n	8001ef2 <HAL_GPIO_Init+0x20e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a16      	ldr	r2, [pc, #88]	; (8001f34 <HAL_GPIO_Init+0x250>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d007      	beq.n	8001eee <HAL_GPIO_Init+0x20a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a15      	ldr	r2, [pc, #84]	; (8001f38 <HAL_GPIO_Init+0x254>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d101      	bne.n	8001eea <HAL_GPIO_Init+0x206>
 8001ee6:	2309      	movs	r3, #9
 8001ee8:	e029      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001eea:	230a      	movs	r3, #10
 8001eec:	e027      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001eee:	2307      	movs	r3, #7
 8001ef0:	e025      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001ef2:	2306      	movs	r3, #6
 8001ef4:	e023      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	e021      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001efa:	2304      	movs	r3, #4
 8001efc:	e01f      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001efe:	2303      	movs	r3, #3
 8001f00:	e01d      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001f02:	2302      	movs	r3, #2
 8001f04:	e01b      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e019      	b.n	8001f3e <HAL_GPIO_Init+0x25a>
 8001f0a:	bf00      	nop
 8001f0c:	58000080 	.word	0x58000080
 8001f10:	58024400 	.word	0x58024400
 8001f14:	58000400 	.word	0x58000400
 8001f18:	58020000 	.word	0x58020000
 8001f1c:	58020400 	.word	0x58020400
 8001f20:	58020800 	.word	0x58020800
 8001f24:	58020c00 	.word	0x58020c00
 8001f28:	58021000 	.word	0x58021000
 8001f2c:	58021400 	.word	0x58021400
 8001f30:	58021800 	.word	0x58021800
 8001f34:	58021c00 	.word	0x58021c00
 8001f38:	58022400 	.word	0x58022400
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	f002 0203 	and.w	r2, r2, #3
 8001f44:	0092      	lsls	r2, r2, #2
 8001f46:	4093      	lsls	r3, r2
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f4e:	4938      	ldr	r1, [pc, #224]	; (8002030 <HAL_GPIO_Init+0x34c>)
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	089b      	lsrs	r3, r3, #2
 8001f54:	3302      	adds	r3, #2
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	43db      	mvns	r3, r3
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	4313      	orrs	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	3301      	adds	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	fa22 f303 	lsr.w	r3, r2, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	f47f ae6b 	bne.w	8001cf8 <HAL_GPIO_Init+0x14>
  }
}
 8002022:	bf00      	nop
 8002024:	bf00      	nop
 8002026:	3724      	adds	r7, #36	; 0x24
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	58000400 	.word	0x58000400

08002034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	807b      	strh	r3, [r7, #2]
 8002040:	4613      	mov	r3, r2
 8002042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002044:	787b      	ldrb	r3, [r7, #1]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800204a:	887a      	ldrh	r2, [r7, #2]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002050:	e003      	b.n	800205a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002052:	887b      	ldrh	r3, [r7, #2]
 8002054:	041a      	lsls	r2, r3, #16
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	619a      	str	r2, [r3, #24]
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e08b      	b.n	8002192 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7fe fea8 	bl	8000de4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2224      	movs	r2, #36	; 0x24
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 0201 	bic.w	r2, r2, #1
 80020aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d107      	bne.n	80020e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	e006      	b.n	80020f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80020ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d108      	bne.n	800210a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	e007      	b.n	800211a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002118:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6859      	ldr	r1, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b1d      	ldr	r3, [pc, #116]	; (800219c <HAL_I2C_Init+0x134>)
 8002126:	430b      	orrs	r3, r1
 8002128:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002138:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	430a      	orrs	r2, r1
 8002152:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69d9      	ldr	r1, [r3, #28]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1a      	ldr	r2, [r3, #32]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f042 0201 	orr.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2220      	movs	r2, #32
 800217e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	02008000 	.word	0x02008000

080021a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af02      	add	r7, sp, #8
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	4608      	mov	r0, r1
 80021aa:	4611      	mov	r1, r2
 80021ac:	461a      	mov	r2, r3
 80021ae:	4603      	mov	r3, r0
 80021b0:	817b      	strh	r3, [r7, #10]
 80021b2:	460b      	mov	r3, r1
 80021b4:	813b      	strh	r3, [r7, #8]
 80021b6:	4613      	mov	r3, r2
 80021b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b20      	cmp	r3, #32
 80021c4:	f040 80f9 	bne.w	80023ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <HAL_I2C_Mem_Write+0x34>
 80021ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d105      	bne.n	80021e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0ed      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_I2C_Mem_Write+0x4e>
 80021ea:	2302      	movs	r3, #2
 80021ec:	e0e6      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021f6:	f7ff f819 	bl	800122c <HAL_GetTick>
 80021fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	2319      	movs	r3, #25
 8002202:	2201      	movs	r2, #1
 8002204:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 fac3 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e0d1      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2221      	movs	r2, #33	; 0x21
 800221c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2240      	movs	r2, #64	; 0x40
 8002224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2200      	movs	r2, #0
 800222c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6a3a      	ldr	r2, [r7, #32]
 8002232:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002238:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2200      	movs	r2, #0
 800223e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002240:	88f8      	ldrh	r0, [r7, #6]
 8002242:	893a      	ldrh	r2, [r7, #8]
 8002244:	8979      	ldrh	r1, [r7, #10]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	4603      	mov	r3, r0
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f9d3 	bl	80025fc <I2C_RequestMemoryWrite>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0a9      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800226c:	b29b      	uxth	r3, r3
 800226e:	2bff      	cmp	r3, #255	; 0xff
 8002270:	d90e      	bls.n	8002290 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	22ff      	movs	r2, #255	; 0xff
 8002276:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227c:	b2da      	uxtb	r2, r3
 800227e:	8979      	ldrh	r1, [r7, #10]
 8002280:	2300      	movs	r3, #0
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002288:	68f8      	ldr	r0, [r7, #12]
 800228a:	f000 fc47 	bl	8002b1c <I2C_TransferConfig>
 800228e:	e00f      	b.n	80022b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	8979      	ldrh	r1, [r7, #10]
 80022a2:	2300      	movs	r3, #0
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fc36 	bl	8002b1c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 fac6 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e07b      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	781a      	ldrb	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d4:	1c5a      	adds	r2, r3, #1
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022de:	b29b      	uxth	r3, r3
 80022e0:	3b01      	subs	r3, #1
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d034      	beq.n	8002368 <HAL_I2C_Mem_Write+0x1c8>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002302:	2b00      	cmp	r3, #0
 8002304:	d130      	bne.n	8002368 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800230c:	2200      	movs	r2, #0
 800230e:	2180      	movs	r1, #128	; 0x80
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fa3f 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e04d      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002324:	b29b      	uxth	r3, r3
 8002326:	2bff      	cmp	r3, #255	; 0xff
 8002328:	d90e      	bls.n	8002348 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	22ff      	movs	r2, #255	; 0xff
 800232e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002334:	b2da      	uxtb	r2, r3
 8002336:	8979      	ldrh	r1, [r7, #10]
 8002338:	2300      	movs	r3, #0
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f000 fbeb 	bl	8002b1c <I2C_TransferConfig>
 8002346:	e00f      	b.n	8002368 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002356:	b2da      	uxtb	r2, r3
 8002358:	8979      	ldrh	r1, [r7, #10]
 800235a:	2300      	movs	r3, #0
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f000 fbda 	bl	8002b1c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d19e      	bne.n	80022b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 faac 	bl	80028d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e01a      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2220      	movs	r2, #32
 800238c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6859      	ldr	r1, [r3, #4]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <HAL_I2C_Mem_Write+0x224>)
 800239a:	400b      	ands	r3, r1
 800239c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2220      	movs	r2, #32
 80023a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e000      	b.n	80023bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80023ba:	2302      	movs	r3, #2
  }
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	fe00e800 	.word	0xfe00e800

080023c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	4608      	mov	r0, r1
 80023d2:	4611      	mov	r1, r2
 80023d4:	461a      	mov	r2, r3
 80023d6:	4603      	mov	r3, r0
 80023d8:	817b      	strh	r3, [r7, #10]
 80023da:	460b      	mov	r3, r1
 80023dc:	813b      	strh	r3, [r7, #8]
 80023de:	4613      	mov	r3, r2
 80023e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b20      	cmp	r3, #32
 80023ec:	f040 80fd 	bne.w	80025ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <HAL_I2C_Mem_Read+0x34>
 80023f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d105      	bne.n	8002408 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002402:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0f1      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_I2C_Mem_Read+0x4e>
 8002412:	2302      	movs	r3, #2
 8002414:	e0ea      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800241e:	f7fe ff05 	bl	800122c <HAL_GetTick>
 8002422:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	2319      	movs	r3, #25
 800242a:	2201      	movs	r2, #1
 800242c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f000 f9af 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e0d5      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2222      	movs	r2, #34	; 0x22
 8002444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2240      	movs	r2, #64	; 0x40
 800244c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a3a      	ldr	r2, [r7, #32]
 800245a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002460:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002468:	88f8      	ldrh	r0, [r7, #6]
 800246a:	893a      	ldrh	r2, [r7, #8]
 800246c:	8979      	ldrh	r1, [r7, #10]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	4603      	mov	r3, r0
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f913 	bl	80026a4 <I2C_RequestMemoryRead>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0ad      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002494:	b29b      	uxth	r3, r3
 8002496:	2bff      	cmp	r3, #255	; 0xff
 8002498:	d90e      	bls.n	80024b8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	22ff      	movs	r2, #255	; 0xff
 800249e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	8979      	ldrh	r1, [r7, #10]
 80024a8:	4b52      	ldr	r3, [pc, #328]	; (80025f4 <HAL_I2C_Mem_Read+0x22c>)
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fb33 	bl	8002b1c <I2C_TransferConfig>
 80024b6:	e00f      	b.n	80024d8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024bc:	b29a      	uxth	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	8979      	ldrh	r1, [r7, #10]
 80024ca:	4b4a      	ldr	r3, [pc, #296]	; (80025f4 <HAL_I2C_Mem_Read+0x22c>)
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 fb22 	bl	8002b1c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024de:	2200      	movs	r2, #0
 80024e0:	2104      	movs	r1, #4
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 f956 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e07c      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	1c5a      	adds	r2, r3, #1
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800250e:	3b01      	subs	r3, #1
 8002510:	b29a      	uxth	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800251a:	b29b      	uxth	r3, r3
 800251c:	3b01      	subs	r3, #1
 800251e:	b29a      	uxth	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002528:	b29b      	uxth	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d034      	beq.n	8002598 <HAL_I2C_Mem_Read+0x1d0>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002532:	2b00      	cmp	r3, #0
 8002534:	d130      	bne.n	8002598 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800253c:	2200      	movs	r2, #0
 800253e:	2180      	movs	r1, #128	; 0x80
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 f927 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e04d      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002554:	b29b      	uxth	r3, r3
 8002556:	2bff      	cmp	r3, #255	; 0xff
 8002558:	d90e      	bls.n	8002578 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	22ff      	movs	r2, #255	; 0xff
 800255e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002564:	b2da      	uxtb	r2, r3
 8002566:	8979      	ldrh	r1, [r7, #10]
 8002568:	2300      	movs	r3, #0
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 fad3 	bl	8002b1c <I2C_TransferConfig>
 8002576:	e00f      	b.n	8002598 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257c:	b29a      	uxth	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002586:	b2da      	uxtb	r2, r3
 8002588:	8979      	ldrh	r1, [r7, #10]
 800258a:	2300      	movs	r3, #0
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 fac2 	bl	8002b1c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259c:	b29b      	uxth	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d19a      	bne.n	80024d8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 f994 	bl	80028d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e01a      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2220      	movs	r2, #32
 80025bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6859      	ldr	r1, [r3, #4]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <HAL_I2C_Mem_Read+0x230>)
 80025ca:	400b      	ands	r3, r1
 80025cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2220      	movs	r2, #32
 80025d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	e000      	b.n	80025ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80025ea:	2302      	movs	r3, #2
  }
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	80002400 	.word	0x80002400
 80025f8:	fe00e800 	.word	0xfe00e800

080025fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af02      	add	r7, sp, #8
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	4608      	mov	r0, r1
 8002606:	4611      	mov	r1, r2
 8002608:	461a      	mov	r2, r3
 800260a:	4603      	mov	r3, r0
 800260c:	817b      	strh	r3, [r7, #10]
 800260e:	460b      	mov	r3, r1
 8002610:	813b      	strh	r3, [r7, #8]
 8002612:	4613      	mov	r3, r2
 8002614:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	8979      	ldrh	r1, [r7, #10]
 800261c:	4b20      	ldr	r3, [pc, #128]	; (80026a0 <I2C_RequestMemoryWrite+0xa4>)
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fa79 	bl	8002b1c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800262a:	69fa      	ldr	r2, [r7, #28]
 800262c:	69b9      	ldr	r1, [r7, #24]
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 f909 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e02c      	b.n	8002698 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002644:	893b      	ldrh	r3, [r7, #8]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	629a      	str	r2, [r3, #40]	; 0x28
 800264e:	e015      	b.n	800267c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002650:	893b      	ldrh	r3, [r7, #8]
 8002652:	0a1b      	lsrs	r3, r3, #8
 8002654:	b29b      	uxth	r3, r3
 8002656:	b2da      	uxtb	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800265e:	69fa      	ldr	r2, [r7, #28]
 8002660:	69b9      	ldr	r1, [r7, #24]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f8ef 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e012      	b.n	8002698 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002672:	893b      	ldrh	r3, [r7, #8]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	9300      	str	r3, [sp, #0]
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2200      	movs	r2, #0
 8002684:	2180      	movs	r1, #128	; 0x80
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 f884 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	80002000 	.word	0x80002000

080026a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af02      	add	r7, sp, #8
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	4608      	mov	r0, r1
 80026ae:	4611      	mov	r1, r2
 80026b0:	461a      	mov	r2, r3
 80026b2:	4603      	mov	r3, r0
 80026b4:	817b      	strh	r3, [r7, #10]
 80026b6:	460b      	mov	r3, r1
 80026b8:	813b      	strh	r3, [r7, #8]
 80026ba:	4613      	mov	r3, r2
 80026bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80026be:	88fb      	ldrh	r3, [r7, #6]
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	8979      	ldrh	r1, [r7, #10]
 80026c4:	4b20      	ldr	r3, [pc, #128]	; (8002748 <I2C_RequestMemoryRead+0xa4>)
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	2300      	movs	r3, #0
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 fa26 	bl	8002b1c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d0:	69fa      	ldr	r2, [r7, #28]
 80026d2:	69b9      	ldr	r1, [r7, #24]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 f8b6 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e02c      	b.n	800273e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026e4:	88fb      	ldrh	r3, [r7, #6]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d105      	bne.n	80026f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026ea:	893b      	ldrh	r3, [r7, #8]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	629a      	str	r2, [r3, #40]	; 0x28
 80026f4:	e015      	b.n	8002722 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80026f6:	893b      	ldrh	r3, [r7, #8]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	69b9      	ldr	r1, [r7, #24]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f89c 	bl	8002846 <I2C_WaitOnTXISFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e012      	b.n	800273e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002718:	893b      	ldrh	r3, [r7, #8]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	2200      	movs	r2, #0
 800272a:	2140      	movs	r1, #64	; 0x40
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f831 	bl	8002794 <I2C_WaitOnFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e000      	b.n	800273e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	80002000 	.word	0x80002000

0800274c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b02      	cmp	r3, #2
 8002760:	d103      	bne.n	800276a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2200      	movs	r2, #0
 8002768:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b01      	cmp	r3, #1
 8002776:	d007      	beq.n	8002788 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699a      	ldr	r2, [r3, #24]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f042 0201 	orr.w	r2, r2, #1
 8002786:	619a      	str	r2, [r3, #24]
  }
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	603b      	str	r3, [r7, #0]
 80027a0:	4613      	mov	r3, r2
 80027a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027a4:	e03b      	b.n	800281e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	6839      	ldr	r1, [r7, #0]
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f8d6 	bl	800295c <I2C_IsErrorOccurred>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e041      	b.n	800283e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c0:	d02d      	beq.n	800281e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c2:	f7fe fd33 	bl	800122c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d302      	bcc.n	80027d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d122      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	699a      	ldr	r2, [r3, #24]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	4013      	ands	r3, r2
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	bf0c      	ite	eq
 80027e8:	2301      	moveq	r3, #1
 80027ea:	2300      	movne	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d113      	bne.n	800281e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fa:	f043 0220 	orr.w	r2, r3, #32
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2220      	movs	r2, #32
 8002806:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e00f      	b.n	800283e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699a      	ldr	r2, [r3, #24]
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	4013      	ands	r3, r2
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	429a      	cmp	r2, r3
 800282c:	bf0c      	ite	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	2300      	movne	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	461a      	mov	r2, r3
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	429a      	cmp	r2, r3
 800283a:	d0b4      	beq.n	80027a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b084      	sub	sp, #16
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002852:	e033      	b.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f87f 	bl	800295c <I2C_IsErrorOccurred>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e031      	b.n	80028cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d025      	beq.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002870:	f7fe fcdc 	bl	800122c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	429a      	cmp	r2, r3
 800287e:	d302      	bcc.n	8002886 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d11a      	bne.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b02      	cmp	r3, #2
 8002892:	d013      	beq.n	80028bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002898:	f043 0220 	orr.w	r2, r3, #32
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e007      	b.n	80028cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d1c4      	bne.n	8002854 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e0:	e02f      	b.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 f838 	bl	800295c <I2C_IsErrorOccurred>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e02d      	b.n	8002952 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f6:	f7fe fc99 	bl	800122c <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	429a      	cmp	r2, r3
 8002904:	d302      	bcc.n	800290c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d11a      	bne.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b20      	cmp	r3, #32
 8002918:	d013      	beq.n	8002942 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291e:	f043 0220 	orr.w	r2, r3, #32
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2220      	movs	r2, #32
 800292a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e007      	b.n	8002952 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0320 	and.w	r3, r3, #32
 800294c:	2b20      	cmp	r3, #32
 800294e:	d1c8      	bne.n	80028e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08a      	sub	sp, #40	; 0x28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d068      	beq.n	8002a5a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2210      	movs	r2, #16
 800298e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002990:	e049      	b.n	8002a26 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d045      	beq.n	8002a26 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800299a:	f7fe fc47 	bl	800122c <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d302      	bcc.n	80029b0 <I2C_IsErrorOccurred+0x54>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d13a      	bne.n	8002a26 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d2:	d121      	bne.n	8002a18 <I2C_IsErrorOccurred+0xbc>
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029da:	d01d      	beq.n	8002a18 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80029dc:	7cfb      	ldrb	r3, [r7, #19]
 80029de:	2b20      	cmp	r3, #32
 80029e0:	d01a      	beq.n	8002a18 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029f2:	f7fe fc1b 	bl	800122c <HAL_GetTick>
 80029f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029f8:	e00e      	b.n	8002a18 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029fa:	f7fe fc17 	bl	800122c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b19      	cmp	r3, #25
 8002a06:	d907      	bls.n	8002a18 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	f043 0320 	orr.w	r3, r3, #32
 8002a0e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002a16:	e006      	b.n	8002a26 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d1e9      	bne.n	80029fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b20      	cmp	r3, #32
 8002a32:	d003      	beq.n	8002a3c <I2C_IsErrorOccurred+0xe0>
 8002a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0aa      	beq.n	8002992 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2220      	movs	r2, #32
 8002a4a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	f043 0304 	orr.w	r3, r3, #4
 8002a52:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00b      	beq.n	8002a84 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00b      	beq.n	8002aa6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	f043 0308 	orr.w	r3, r3, #8
 8002a94:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a9e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00b      	beq.n	8002ac8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ac0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01c      	beq.n	8002b0a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f7ff fe3b 	bl	800274c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <I2C_IsErrorOccurred+0x1bc>)
 8002ae2:	400b      	ands	r3, r1
 8002ae4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002aea:	6a3b      	ldr	r3, [r7, #32]
 8002aec:	431a      	orrs	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2220      	movs	r2, #32
 8002af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3728      	adds	r7, #40	; 0x28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	fe00e800 	.word	0xfe00e800

08002b1c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	817b      	strh	r3, [r7, #10]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b34:	7a7b      	ldrb	r3, [r7, #9]
 8002b36:	041b      	lsls	r3, r3, #16
 8002b38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b3c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b4a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	0d5b      	lsrs	r3, r3, #21
 8002b56:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <I2C_TransferConfig+0x60>)
 8002b5c:	430b      	orrs	r3, r1
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	ea02 0103 	and.w	r1, r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b6e:	bf00      	nop
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	03ff63ff 	.word	0x03ff63ff

08002b80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d138      	bne.n	8002c08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e032      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2224      	movs	r2, #36	; 0x24
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6819      	ldr	r1, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	e000      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
  }
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b20      	cmp	r3, #32
 8002c2a:	d139      	bne.n	8002ca0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c36:	2302      	movs	r3, #2
 8002c38:	e033      	b.n	8002ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2224      	movs	r2, #36	; 0x24
 8002c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 0201 	bic.w	r2, r2, #1
 8002c58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e000      	b.n	8002ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ca0:	2302      	movs	r3, #2
  }
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
	...

08002cb0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002cb8:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <HAL_PWREx_ConfigSupply+0x70>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d00a      	beq.n	8002cda <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002cc4:	4b16      	ldr	r3, [pc, #88]	; (8002d20 <HAL_PWREx_ConfigSupply+0x70>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d001      	beq.n	8002cd6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e01f      	b.n	8002d16 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e01d      	b.n	8002d16 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <HAL_PWREx_ConfigSupply+0x70>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f023 0207 	bic.w	r2, r3, #7
 8002ce2:	490f      	ldr	r1, [pc, #60]	; (8002d20 <HAL_PWREx_ConfigSupply+0x70>)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002cea:	f7fe fa9f 	bl	800122c <HAL_GetTick>
 8002cee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002cf0:	e009      	b.n	8002d06 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002cf2:	f7fe fa9b 	bl	800122c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d00:	d901      	bls.n	8002d06 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e007      	b.n	8002d16 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d06:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_PWREx_ConfigSupply+0x70>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d12:	d1ee      	bne.n	8002cf2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	58024800 	.word	0x58024800

08002d24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08c      	sub	sp, #48	; 0x30
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e3c8      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8087 	beq.w	8002e52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d44:	4b88      	ldr	r3, [pc, #544]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d4e:	4b86      	ldr	r3, [pc, #536]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d52:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d56:	2b10      	cmp	r3, #16
 8002d58:	d007      	beq.n	8002d6a <HAL_RCC_OscConfig+0x46>
 8002d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5c:	2b18      	cmp	r3, #24
 8002d5e:	d110      	bne.n	8002d82 <HAL_RCC_OscConfig+0x5e>
 8002d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d62:	f003 0303 	and.w	r3, r3, #3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d10b      	bne.n	8002d82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6a:	4b7f      	ldr	r3, [pc, #508]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d06c      	beq.n	8002e50 <HAL_RCC_OscConfig+0x12c>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d168      	bne.n	8002e50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e3a2      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d8a:	d106      	bne.n	8002d9a <HAL_RCC_OscConfig+0x76>
 8002d8c:	4b76      	ldr	r3, [pc, #472]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a75      	ldr	r2, [pc, #468]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d96:	6013      	str	r3, [r2, #0]
 8002d98:	e02e      	b.n	8002df8 <HAL_RCC_OscConfig+0xd4>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10c      	bne.n	8002dbc <HAL_RCC_OscConfig+0x98>
 8002da2:	4b71      	ldr	r3, [pc, #452]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a70      	ldr	r2, [pc, #448]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	4b6e      	ldr	r3, [pc, #440]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a6d      	ldr	r2, [pc, #436]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	e01d      	b.n	8002df8 <HAL_RCC_OscConfig+0xd4>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dc4:	d10c      	bne.n	8002de0 <HAL_RCC_OscConfig+0xbc>
 8002dc6:	4b68      	ldr	r3, [pc, #416]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a67      	ldr	r2, [pc, #412]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	4b65      	ldr	r3, [pc, #404]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a64      	ldr	r2, [pc, #400]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e00b      	b.n	8002df8 <HAL_RCC_OscConfig+0xd4>
 8002de0:	4b61      	ldr	r3, [pc, #388]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a60      	ldr	r2, [pc, #384]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	4b5e      	ldr	r3, [pc, #376]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a5d      	ldr	r2, [pc, #372]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d013      	beq.n	8002e28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe fa14 	bl	800122c <HAL_GetTick>
 8002e04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e08:	f7fe fa10 	bl	800122c <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b64      	cmp	r3, #100	; 0x64
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e356      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e1a:	4b53      	ldr	r3, [pc, #332]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0xe4>
 8002e26:	e014      	b.n	8002e52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7fe fa00 	bl	800122c <HAL_GetTick>
 8002e2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e30:	f7fe f9fc 	bl	800122c <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b64      	cmp	r3, #100	; 0x64
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e342      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e42:	4b49      	ldr	r3, [pc, #292]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0x10c>
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 808c 	beq.w	8002f78 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e60:	4b41      	ldr	r3, [pc, #260]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e68:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e6a:	4b3f      	ldr	r3, [pc, #252]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d007      	beq.n	8002e86 <HAL_RCC_OscConfig+0x162>
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	2b18      	cmp	r3, #24
 8002e7a:	d137      	bne.n	8002eec <HAL_RCC_OscConfig+0x1c8>
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d132      	bne.n	8002eec <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e86:	4b38      	ldr	r3, [pc, #224]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0304 	and.w	r3, r3, #4
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d005      	beq.n	8002e9e <HAL_RCC_OscConfig+0x17a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e314      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002e9e:	4b32      	ldr	r3, [pc, #200]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f023 0219 	bic.w	r2, r3, #25
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	492f      	ldr	r1, [pc, #188]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb0:	f7fe f9bc 	bl	800122c <HAL_GetTick>
 8002eb4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eb8:	f7fe f9b8 	bl	800122c <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e2fe      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eca:	4b27      	ldr	r3, [pc, #156]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0f0      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed6:	4b24      	ldr	r3, [pc, #144]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	061b      	lsls	r3, r3, #24
 8002ee4:	4920      	ldr	r1, [pc, #128]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eea:	e045      	b.n	8002f78 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d026      	beq.n	8002f42 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f023 0219 	bic.w	r2, r3, #25
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	4919      	ldr	r1, [pc, #100]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f06:	f7fe f991 	bl	800122c <HAL_GetTick>
 8002f0a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f0e:	f7fe f98d 	bl	800122c <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e2d3      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0f0      	beq.n	8002f0e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2c:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	061b      	lsls	r3, r3, #24
 8002f3a:	490b      	ldr	r1, [pc, #44]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
 8002f40:	e01a      	b.n	8002f78 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f42:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a08      	ldr	r2, [pc, #32]	; (8002f68 <HAL_RCC_OscConfig+0x244>)
 8002f48:	f023 0301 	bic.w	r3, r3, #1
 8002f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4e:	f7fe f96d 	bl	800122c <HAL_GetTick>
 8002f52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f54:	e00a      	b.n	8002f6c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f56:	f7fe f969 	bl	800122c <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d903      	bls.n	8002f6c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e2af      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
 8002f68:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f6c:	4b96      	ldr	r3, [pc, #600]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1ee      	bne.n	8002f56 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d06a      	beq.n	800305a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f84:	4b90      	ldr	r3, [pc, #576]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f8c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f8e:	4b8e      	ldr	r3, [pc, #568]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d007      	beq.n	8002faa <HAL_RCC_OscConfig+0x286>
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	2b18      	cmp	r3, #24
 8002f9e:	d11b      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x2b4>
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d116      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002faa:	4b87      	ldr	r3, [pc, #540]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x29e>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	2b80      	cmp	r3, #128	; 0x80
 8002fbc:	d001      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e282      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002fc2:	4b81      	ldr	r3, [pc, #516]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	061b      	lsls	r3, r3, #24
 8002fd0:	497d      	ldr	r1, [pc, #500]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fd6:	e040      	b.n	800305a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d023      	beq.n	8003028 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002fe0:	4b79      	ldr	r3, [pc, #484]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a78      	ldr	r2, [pc, #480]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8002fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe f91e 	bl	800122c <HAL_GetTick>
 8002ff0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ff4:	f7fe f91a 	bl	800122c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e260      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003006:	4b70      	ldr	r3, [pc, #448]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003012:	4b6d      	ldr	r3, [pc, #436]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	061b      	lsls	r3, r3, #24
 8003020:	4969      	ldr	r1, [pc, #420]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003022:	4313      	orrs	r3, r2
 8003024:	60cb      	str	r3, [r1, #12]
 8003026:	e018      	b.n	800305a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003028:	4b67      	ldr	r3, [pc, #412]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a66      	ldr	r2, [pc, #408]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 800302e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003034:	f7fe f8fa 	bl	800122c <HAL_GetTick>
 8003038:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800303c:	f7fe f8f6 	bl	800122c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e23c      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800304e:	4b5e      	ldr	r3, [pc, #376]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1f0      	bne.n	800303c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	2b00      	cmp	r3, #0
 8003064:	d036      	beq.n	80030d4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d019      	beq.n	80030a2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800306e:	4b56      	ldr	r3, [pc, #344]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003070:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003072:	4a55      	ldr	r2, [pc, #340]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003074:	f043 0301 	orr.w	r3, r3, #1
 8003078:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307a:	f7fe f8d7 	bl	800122c <HAL_GetTick>
 800307e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003082:	f7fe f8d3 	bl	800122c <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e219      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003094:	4b4c      	ldr	r3, [pc, #304]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0f0      	beq.n	8003082 <HAL_RCC_OscConfig+0x35e>
 80030a0:	e018      	b.n	80030d4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a2:	4b49      	ldr	r3, [pc, #292]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80030a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030a6:	4a48      	ldr	r2, [pc, #288]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80030a8:	f023 0301 	bic.w	r3, r3, #1
 80030ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ae:	f7fe f8bd 	bl	800122c <HAL_GetTick>
 80030b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b6:	f7fe f8b9 	bl	800122c <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e1ff      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030c8:	4b3f      	ldr	r3, [pc, #252]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80030ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f0      	bne.n	80030b6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0320 	and.w	r3, r3, #32
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d036      	beq.n	800314e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d019      	beq.n	800311c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030e8:	4b37      	ldr	r3, [pc, #220]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a36      	ldr	r2, [pc, #216]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80030ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030f4:	f7fe f89a 	bl	800122c <HAL_GetTick>
 80030f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030fc:	f7fe f896 	bl	800122c <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e1dc      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800310e:	4b2e      	ldr	r3, [pc, #184]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCC_OscConfig+0x3d8>
 800311a:	e018      	b.n	800314e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800311c:	4b2a      	ldr	r3, [pc, #168]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a29      	ldr	r2, [pc, #164]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003126:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003128:	f7fe f880 	bl	800122c <HAL_GetTick>
 800312c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003130:	f7fe f87c 	bl	800122c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e1c2      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003142:	4b21      	ldr	r3, [pc, #132]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 8086 	beq.w	8003268 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800315c:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <HAL_RCC_OscConfig+0x4a8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <HAL_RCC_OscConfig+0x4a8>)
 8003162:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003166:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003168:	f7fe f860 	bl	800122c <HAL_GetTick>
 800316c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003170:	f7fe f85c 	bl	800122c <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	; 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e1a2      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003182:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_RCC_OscConfig+0x4a8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d106      	bne.n	80031a4 <HAL_RCC_OscConfig+0x480>
 8003196:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319a:	4a0b      	ldr	r2, [pc, #44]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6713      	str	r3, [r2, #112]	; 0x70
 80031a2:	e032      	b.n	800320a <HAL_RCC_OscConfig+0x4e6>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d111      	bne.n	80031d0 <HAL_RCC_OscConfig+0x4ac>
 80031ac:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80031ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b0:	4a05      	ldr	r2, [pc, #20]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80031b2:	f023 0301 	bic.w	r3, r3, #1
 80031b6:	6713      	str	r3, [r2, #112]	; 0x70
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031bc:	4a02      	ldr	r2, [pc, #8]	; (80031c8 <HAL_RCC_OscConfig+0x4a4>)
 80031be:	f023 0304 	bic.w	r3, r3, #4
 80031c2:	6713      	str	r3, [r2, #112]	; 0x70
 80031c4:	e021      	b.n	800320a <HAL_RCC_OscConfig+0x4e6>
 80031c6:	bf00      	nop
 80031c8:	58024400 	.word	0x58024400
 80031cc:	58024800 	.word	0x58024800
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b05      	cmp	r3, #5
 80031d6:	d10c      	bne.n	80031f2 <HAL_RCC_OscConfig+0x4ce>
 80031d8:	4b83      	ldr	r3, [pc, #524]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031dc:	4a82      	ldr	r2, [pc, #520]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031de:	f043 0304 	orr.w	r3, r3, #4
 80031e2:	6713      	str	r3, [r2, #112]	; 0x70
 80031e4:	4b80      	ldr	r3, [pc, #512]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e8:	4a7f      	ldr	r2, [pc, #508]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6713      	str	r3, [r2, #112]	; 0x70
 80031f0:	e00b      	b.n	800320a <HAL_RCC_OscConfig+0x4e6>
 80031f2:	4b7d      	ldr	r3, [pc, #500]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f6:	4a7c      	ldr	r2, [pc, #496]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80031f8:	f023 0301 	bic.w	r3, r3, #1
 80031fc:	6713      	str	r3, [r2, #112]	; 0x70
 80031fe:	4b7a      	ldr	r3, [pc, #488]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003202:	4a79      	ldr	r2, [pc, #484]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003204:	f023 0304 	bic.w	r3, r3, #4
 8003208:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d015      	beq.n	800323e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003212:	f7fe f80b 	bl	800122c <HAL_GetTick>
 8003216:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003218:	e00a      	b.n	8003230 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321a:	f7fe f807 	bl	800122c <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	f241 3288 	movw	r2, #5000	; 0x1388
 8003228:	4293      	cmp	r3, r2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e14b      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003230:	4b6d      	ldr	r3, [pc, #436]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0ee      	beq.n	800321a <HAL_RCC_OscConfig+0x4f6>
 800323c:	e014      	b.n	8003268 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323e:	f7fd fff5 	bl	800122c <HAL_GetTick>
 8003242:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003244:	e00a      	b.n	800325c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003246:	f7fd fff1 	bl	800122c <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	f241 3288 	movw	r2, #5000	; 0x1388
 8003254:	4293      	cmp	r3, r2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e135      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800325c:	4b62      	ldr	r3, [pc, #392]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800325e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1ee      	bne.n	8003246 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 812a 	beq.w	80034c6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003272:	4b5d      	ldr	r3, [pc, #372]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800327a:	2b18      	cmp	r3, #24
 800327c:	f000 80ba 	beq.w	80033f4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	2b02      	cmp	r3, #2
 8003286:	f040 8095 	bne.w	80033b4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328a:	4b57      	ldr	r3, [pc, #348]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a56      	ldr	r2, [pc, #344]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003290:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003296:	f7fd ffc9 	bl	800122c <HAL_GetTick>
 800329a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800329e:	f7fd ffc5 	bl	800122c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e10b      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032b0:	4b4d      	ldr	r3, [pc, #308]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1f0      	bne.n	800329e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032bc:	4b4a      	ldr	r3, [pc, #296]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80032be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032c0:	4b4a      	ldr	r3, [pc, #296]	; (80033ec <HAL_RCC_OscConfig+0x6c8>)
 80032c2:	4013      	ands	r3, r2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	430a      	orrs	r2, r1
 80032d0:	4945      	ldr	r1, [pc, #276]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	628b      	str	r3, [r1, #40]	; 0x28
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	3b01      	subs	r3, #1
 80032dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032e4:	3b01      	subs	r3, #1
 80032e6:	025b      	lsls	r3, r3, #9
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f0:	3b01      	subs	r3, #1
 80032f2:	041b      	lsls	r3, r3, #16
 80032f4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80032f8:	431a      	orrs	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fe:	3b01      	subs	r3, #1
 8003300:	061b      	lsls	r3, r3, #24
 8003302:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003306:	4938      	ldr	r1, [pc, #224]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003308:	4313      	orrs	r3, r2
 800330a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800330c:	4b36      	ldr	r3, [pc, #216]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800330e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003310:	4a35      	ldr	r2, [pc, #212]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003312:	f023 0301 	bic.w	r3, r3, #1
 8003316:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003318:	4b33      	ldr	r3, [pc, #204]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800331a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800331c:	4b34      	ldr	r3, [pc, #208]	; (80033f0 <HAL_RCC_OscConfig+0x6cc>)
 800331e:	4013      	ands	r3, r2
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003324:	00d2      	lsls	r2, r2, #3
 8003326:	4930      	ldr	r1, [pc, #192]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800332c:	4b2e      	ldr	r3, [pc, #184]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800332e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003330:	f023 020c 	bic.w	r2, r3, #12
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	492b      	ldr	r1, [pc, #172]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800333a:	4313      	orrs	r3, r2
 800333c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800333e:	4b2a      	ldr	r3, [pc, #168]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003342:	f023 0202 	bic.w	r2, r3, #2
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	4927      	ldr	r1, [pc, #156]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800334c:	4313      	orrs	r3, r2
 800334e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003350:	4b25      	ldr	r3, [pc, #148]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003354:	4a24      	ldr	r2, [pc, #144]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800335c:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800335e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003360:	4a21      	ldr	r2, [pc, #132]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003366:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003368:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800336a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336c:	4a1e      	ldr	r2, [pc, #120]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800336e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003372:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003374:	4b1c      	ldr	r3, [pc, #112]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	4a1b      	ldr	r2, [pc, #108]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 800337a:	f043 0301 	orr.w	r3, r3, #1
 800337e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003380:	4b19      	ldr	r3, [pc, #100]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a18      	ldr	r2, [pc, #96]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 8003386:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800338a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fd ff4e 	bl	800122c <HAL_GetTick>
 8003390:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003394:	f7fd ff4a 	bl	800122c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e090      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033a6:	4b10      	ldr	r3, [pc, #64]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCC_OscConfig+0x670>
 80033b2:	e088      	b.n	80034c6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a0b      	ldr	r2, [pc, #44]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80033ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fd ff34 	bl	800122c <HAL_GetTick>
 80033c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c8:	f7fd ff30 	bl	800122c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e076      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033da:	4b03      	ldr	r3, [pc, #12]	; (80033e8 <HAL_RCC_OscConfig+0x6c4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x6a4>
 80033e6:	e06e      	b.n	80034c6 <HAL_RCC_OscConfig+0x7a2>
 80033e8:	58024400 	.word	0x58024400
 80033ec:	fffffc0c 	.word	0xfffffc0c
 80033f0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80033fa:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	2b01      	cmp	r3, #1
 8003406:	d031      	beq.n	800346c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	f003 0203 	and.w	r2, r3, #3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003412:	429a      	cmp	r2, r3
 8003414:	d12a      	bne.n	800346c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	091b      	lsrs	r3, r3, #4
 800341a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003422:	429a      	cmp	r2, r3
 8003424:	d122      	bne.n	800346c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003430:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d11a      	bne.n	800346c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	0a5b      	lsrs	r3, r3, #9
 800343a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003442:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003444:	429a      	cmp	r2, r3
 8003446:	d111      	bne.n	800346c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	0c1b      	lsrs	r3, r3, #16
 800344c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003456:	429a      	cmp	r2, r3
 8003458:	d108      	bne.n	800346c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	0e1b      	lsrs	r3, r3, #24
 800345e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003466:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003468:	429a      	cmp	r2, r3
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e02b      	b.n	80034c8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003470:	4b17      	ldr	r3, [pc, #92]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 8003472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003474:	08db      	lsrs	r3, r3, #3
 8003476:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800347a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	429a      	cmp	r2, r3
 8003484:	d01f      	beq.n	80034c6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003486:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 8003488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348a:	4a11      	ldr	r2, [pc, #68]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 800348c:	f023 0301 	bic.w	r3, r3, #1
 8003490:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003492:	f7fd fecb 	bl	800122c <HAL_GetTick>
 8003496:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003498:	bf00      	nop
 800349a:	f7fd fec7 	bl	800122c <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d0f9      	beq.n	800349a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034a6:	4b0a      	ldr	r3, [pc, #40]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80034a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034aa:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <HAL_RCC_OscConfig+0x7b0>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80034b2:	00d2      	lsls	r2, r2, #3
 80034b4:	4906      	ldr	r1, [pc, #24]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80034ba:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80034bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034be:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_RCC_OscConfig+0x7ac>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3730      	adds	r7, #48	; 0x30
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	58024400 	.word	0x58024400
 80034d4:	ffff0007 	.word	0xffff0007

080034d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e19c      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034ec:	4b8a      	ldr	r3, [pc, #552]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 030f 	and.w	r3, r3, #15
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d910      	bls.n	800351c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fa:	4b87      	ldr	r3, [pc, #540]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f023 020f 	bic.w	r2, r3, #15
 8003502:	4985      	ldr	r1, [pc, #532]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	4313      	orrs	r3, r2
 8003508:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800350a:	4b83      	ldr	r3, [pc, #524]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d001      	beq.n	800351c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e184      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b00      	cmp	r3, #0
 8003526:	d010      	beq.n	800354a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	4b7b      	ldr	r3, [pc, #492]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003534:	429a      	cmp	r2, r3
 8003536:	d908      	bls.n	800354a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003538:	4b78      	ldr	r3, [pc, #480]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	4975      	ldr	r1, [pc, #468]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003546:	4313      	orrs	r3, r2
 8003548:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b00      	cmp	r3, #0
 8003554:	d010      	beq.n	8003578 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	4b70      	ldr	r3, [pc, #448]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003562:	429a      	cmp	r2, r3
 8003564:	d908      	bls.n	8003578 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003566:	4b6d      	ldr	r3, [pc, #436]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	496a      	ldr	r1, [pc, #424]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003574:	4313      	orrs	r3, r2
 8003576:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	2b00      	cmp	r3, #0
 8003582:	d010      	beq.n	80035a6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699a      	ldr	r2, [r3, #24]
 8003588:	4b64      	ldr	r3, [pc, #400]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800358a:	69db      	ldr	r3, [r3, #28]
 800358c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003590:	429a      	cmp	r2, r3
 8003592:	d908      	bls.n	80035a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003594:	4b61      	ldr	r3, [pc, #388]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	495e      	ldr	r1, [pc, #376]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0320 	and.w	r3, r3, #32
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d010      	beq.n	80035d4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69da      	ldr	r2, [r3, #28]
 80035b6:	4b59      	ldr	r3, [pc, #356]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80035be:	429a      	cmp	r2, r3
 80035c0:	d908      	bls.n	80035d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80035c2:	4b56      	ldr	r3, [pc, #344]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	4953      	ldr	r1, [pc, #332]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d010      	beq.n	8003602 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	4b4d      	ldr	r3, [pc, #308]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 030f 	and.w	r3, r3, #15
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d908      	bls.n	8003602 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f0:	4b4a      	ldr	r3, [pc, #296]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	f023 020f 	bic.w	r2, r3, #15
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	4947      	ldr	r1, [pc, #284]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d055      	beq.n	80036ba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800360e:	4b43      	ldr	r3, [pc, #268]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	4940      	ldr	r1, [pc, #256]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800361c:	4313      	orrs	r3, r2
 800361e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b02      	cmp	r3, #2
 8003626:	d107      	bne.n	8003638 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003628:	4b3c      	ldr	r3, [pc, #240]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d121      	bne.n	8003678 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0f6      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b03      	cmp	r3, #3
 800363e:	d107      	bne.n	8003650 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003640:	4b36      	ldr	r3, [pc, #216]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d115      	bne.n	8003678 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0ea      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d107      	bne.n	8003668 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003658:	4b30      	ldr	r3, [pc, #192]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d109      	bne.n	8003678 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0de      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003668:	4b2c      	ldr	r3, [pc, #176]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0304 	and.w	r3, r3, #4
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0d6      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003678:	4b28      	ldr	r3, [pc, #160]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	f023 0207 	bic.w	r2, r3, #7
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4925      	ldr	r1, [pc, #148]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 8003686:	4313      	orrs	r3, r2
 8003688:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800368a:	f7fd fdcf 	bl	800122c <HAL_GetTick>
 800368e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003690:	e00a      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003692:	f7fd fdcb 	bl	800122c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f241 3288 	movw	r2, #5000	; 0x1388
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e0be      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a8:	4b1c      	ldr	r3, [pc, #112]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d1eb      	bne.n	8003692 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d010      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	4b14      	ldr	r3, [pc, #80]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d208      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d6:	4b11      	ldr	r3, [pc, #68]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f023 020f 	bic.w	r2, r3, #15
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	490e      	ldr	r1, [pc, #56]	; (800371c <HAL_RCC_ClockConfig+0x244>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e8:	4b0b      	ldr	r3, [pc, #44]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 030f 	and.w	r3, r3, #15
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d214      	bcs.n	8003720 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f6:	4b08      	ldr	r3, [pc, #32]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 020f 	bic.w	r2, r3, #15
 80036fe:	4906      	ldr	r1, [pc, #24]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	4313      	orrs	r3, r2
 8003704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003706:	4b04      	ldr	r3, [pc, #16]	; (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d005      	beq.n	8003720 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e086      	b.n	8003826 <HAL_RCC_ClockConfig+0x34e>
 8003718:	52002000 	.word	0x52002000
 800371c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d010      	beq.n	800374e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	4b3f      	ldr	r3, [pc, #252]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003738:	429a      	cmp	r2, r3
 800373a:	d208      	bcs.n	800374e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800373c:	4b3c      	ldr	r3, [pc, #240]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	4939      	ldr	r1, [pc, #228]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 800374a:	4313      	orrs	r3, r2
 800374c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d010      	beq.n	800377c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695a      	ldr	r2, [r3, #20]
 800375e:	4b34      	ldr	r3, [pc, #208]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003766:	429a      	cmp	r2, r3
 8003768:	d208      	bcs.n	800377c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800376a:	4b31      	ldr	r3, [pc, #196]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	492e      	ldr	r1, [pc, #184]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 8003778:	4313      	orrs	r3, r2
 800377a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0310 	and.w	r3, r3, #16
 8003784:	2b00      	cmp	r3, #0
 8003786:	d010      	beq.n	80037aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	699a      	ldr	r2, [r3, #24]
 800378c:	4b28      	ldr	r3, [pc, #160]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003794:	429a      	cmp	r2, r3
 8003796:	d208      	bcs.n	80037aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003798:	4b25      	ldr	r3, [pc, #148]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 800379a:	69db      	ldr	r3, [r3, #28]
 800379c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	4922      	ldr	r1, [pc, #136]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d010      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69da      	ldr	r2, [r3, #28]
 80037ba:	4b1d      	ldr	r3, [pc, #116]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d208      	bcs.n	80037d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80037c6:	4b1a      	ldr	r3, [pc, #104]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	4917      	ldr	r1, [pc, #92]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037d8:	f000 f834 	bl	8003844 <HAL_RCC_GetSysClockFreq>
 80037dc:	4602      	mov	r2, r0
 80037de:	4b14      	ldr	r3, [pc, #80]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	0a1b      	lsrs	r3, r3, #8
 80037e4:	f003 030f 	and.w	r3, r3, #15
 80037e8:	4912      	ldr	r1, [pc, #72]	; (8003834 <HAL_RCC_ClockConfig+0x35c>)
 80037ea:	5ccb      	ldrb	r3, [r1, r3]
 80037ec:	f003 031f 	and.w	r3, r3, #31
 80037f0:	fa22 f303 	lsr.w	r3, r2, r3
 80037f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037f6:	4b0e      	ldr	r3, [pc, #56]	; (8003830 <HAL_RCC_ClockConfig+0x358>)
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	4a0d      	ldr	r2, [pc, #52]	; (8003834 <HAL_RCC_ClockConfig+0x35c>)
 8003800:	5cd3      	ldrb	r3, [r2, r3]
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
 800380c:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <HAL_RCC_ClockConfig+0x360>)
 800380e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003810:	4a0a      	ldr	r2, [pc, #40]	; (800383c <HAL_RCC_ClockConfig+0x364>)
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003816:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <HAL_RCC_ClockConfig+0x368>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f7fd fcbc 	bl	8001198 <HAL_InitTick>
 8003820:	4603      	mov	r3, r0
 8003822:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003824:	7bfb      	ldrb	r3, [r7, #15]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	58024400 	.word	0x58024400
 8003834:	08006ba4 	.word	0x08006ba4
 8003838:	24000004 	.word	0x24000004
 800383c:	24000000 	.word	0x24000000
 8003840:	24000008 	.word	0x24000008

08003844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	; 0x24
 8003848:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800384a:	4bb3      	ldr	r3, [pc, #716]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003852:	2b18      	cmp	r3, #24
 8003854:	f200 8155 	bhi.w	8003b02 <HAL_RCC_GetSysClockFreq+0x2be>
 8003858:	a201      	add	r2, pc, #4	; (adr r2, 8003860 <HAL_RCC_GetSysClockFreq+0x1c>)
 800385a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385e:	bf00      	nop
 8003860:	080038c5 	.word	0x080038c5
 8003864:	08003b03 	.word	0x08003b03
 8003868:	08003b03 	.word	0x08003b03
 800386c:	08003b03 	.word	0x08003b03
 8003870:	08003b03 	.word	0x08003b03
 8003874:	08003b03 	.word	0x08003b03
 8003878:	08003b03 	.word	0x08003b03
 800387c:	08003b03 	.word	0x08003b03
 8003880:	080038eb 	.word	0x080038eb
 8003884:	08003b03 	.word	0x08003b03
 8003888:	08003b03 	.word	0x08003b03
 800388c:	08003b03 	.word	0x08003b03
 8003890:	08003b03 	.word	0x08003b03
 8003894:	08003b03 	.word	0x08003b03
 8003898:	08003b03 	.word	0x08003b03
 800389c:	08003b03 	.word	0x08003b03
 80038a0:	080038f1 	.word	0x080038f1
 80038a4:	08003b03 	.word	0x08003b03
 80038a8:	08003b03 	.word	0x08003b03
 80038ac:	08003b03 	.word	0x08003b03
 80038b0:	08003b03 	.word	0x08003b03
 80038b4:	08003b03 	.word	0x08003b03
 80038b8:	08003b03 	.word	0x08003b03
 80038bc:	08003b03 	.word	0x08003b03
 80038c0:	080038f7 	.word	0x080038f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038c4:	4b94      	ldr	r3, [pc, #592]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0320 	and.w	r3, r3, #32
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d009      	beq.n	80038e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80038d0:	4b91      	ldr	r3, [pc, #580]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	08db      	lsrs	r3, r3, #3
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	4a90      	ldr	r2, [pc, #576]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
 80038e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80038e2:	e111      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80038e4:	4b8d      	ldr	r3, [pc, #564]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038e6:	61bb      	str	r3, [r7, #24]
      break;
 80038e8:	e10e      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80038ea:	4b8d      	ldr	r3, [pc, #564]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038ec:	61bb      	str	r3, [r7, #24]
      break;
 80038ee:	e10b      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80038f0:	4b8c      	ldr	r3, [pc, #560]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80038f2:	61bb      	str	r3, [r7, #24]
      break;
 80038f4:	e108      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80038f6:	4b88      	ldr	r3, [pc, #544]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003900:	4b85      	ldr	r3, [pc, #532]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003904:	091b      	lsrs	r3, r3, #4
 8003906:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800390a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800390c:	4b82      	ldr	r3, [pc, #520]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003916:	4b80      	ldr	r3, [pc, #512]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800391a:	08db      	lsrs	r3, r3, #3
 800391c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	fb02 f303 	mul.w	r3, r2, r3
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800392e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 80e1 	beq.w	8003afc <HAL_RCC_GetSysClockFreq+0x2b8>
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b02      	cmp	r3, #2
 800393e:	f000 8083 	beq.w	8003a48 <HAL_RCC_GetSysClockFreq+0x204>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	2b02      	cmp	r3, #2
 8003946:	f200 80a1 	bhi.w	8003a8c <HAL_RCC_GetSysClockFreq+0x248>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_RCC_GetSysClockFreq+0x114>
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d056      	beq.n	8003a04 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003956:	e099      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003958:	4b6f      	ldr	r3, [pc, #444]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0320 	and.w	r3, r3, #32
 8003960:	2b00      	cmp	r3, #0
 8003962:	d02d      	beq.n	80039c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003964:	4b6c      	ldr	r3, [pc, #432]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	08db      	lsrs	r3, r3, #3
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	4a6b      	ldr	r2, [pc, #428]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003970:	fa22 f303 	lsr.w	r3, r2, r3
 8003974:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	ee07 3a90 	vmov	s15, r3
 800397c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	ee07 3a90 	vmov	s15, r3
 8003986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800398a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800398e:	4b62      	ldr	r3, [pc, #392]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800399e:	ed97 6a02 	vldr	s12, [r7, #8]
 80039a2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003b28 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80039be:	e087      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	ee07 3a90 	vmov	s15, r3
 80039c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ca:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003b2c <HAL_RCC_GetSysClockFreq+0x2e8>
 80039ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039d2:	4b51      	ldr	r3, [pc, #324]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039da:	ee07 3a90 	vmov	s15, r3
 80039de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80039e6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003b28 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a02:	e065      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003b30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a16:	4b40      	ldr	r3, [pc, #256]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1e:	ee07 3a90 	vmov	s15, r3
 8003a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a26:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a2a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003b28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a46:	e043      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	ee07 3a90 	vmov	s15, r3
 8003a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a52:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003b34 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a5a:	4b2f      	ldr	r3, [pc, #188]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a62:	ee07 3a90 	vmov	s15, r3
 8003a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a6e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003b28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a8a:	e021      	b.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	ee07 3a90 	vmov	s15, r3
 8003a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a96:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003b30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aa6:	ee07 3a90 	vmov	s15, r3
 8003aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aae:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ab2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003b28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003abe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ace:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003ad0:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	0a5b      	lsrs	r3, r3, #9
 8003ad6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ada:	3301      	adds	r3, #1
 8003adc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	ee07 3a90 	vmov	s15, r3
 8003ae4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ae8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003aec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003af0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003af4:	ee17 3a90 	vmov	r3, s15
 8003af8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003afa:	e005      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61bb      	str	r3, [r7, #24]
      break;
 8003b00:	e002      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003b02:	4b07      	ldr	r3, [pc, #28]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b04:	61bb      	str	r3, [r7, #24]
      break;
 8003b06:	bf00      	nop
  }

  return sysclockfreq;
 8003b08:	69bb      	ldr	r3, [r7, #24]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3724      	adds	r7, #36	; 0x24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	58024400 	.word	0x58024400
 8003b1c:	03d09000 	.word	0x03d09000
 8003b20:	003d0900 	.word	0x003d0900
 8003b24:	007a1200 	.word	0x007a1200
 8003b28:	46000000 	.word	0x46000000
 8003b2c:	4c742400 	.word	0x4c742400
 8003b30:	4a742400 	.word	0x4a742400
 8003b34:	4af42400 	.word	0x4af42400

08003b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b3e:	f7ff fe81 	bl	8003844 <HAL_RCC_GetSysClockFreq>
 8003b42:	4602      	mov	r2, r0
 8003b44:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	0a1b      	lsrs	r3, r3, #8
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	490f      	ldr	r1, [pc, #60]	; (8003b8c <HAL_RCC_GetHCLKFreq+0x54>)
 8003b50:	5ccb      	ldrb	r3, [r1, r3]
 8003b52:	f003 031f 	and.w	r3, r3, #31
 8003b56:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	f003 030f 	and.w	r3, r3, #15
 8003b64:	4a09      	ldr	r2, [pc, #36]	; (8003b8c <HAL_RCC_GetHCLKFreq+0x54>)
 8003b66:	5cd3      	ldrb	r3, [r2, r3]
 8003b68:	f003 031f 	and.w	r3, r3, #31
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b72:	4a07      	ldr	r2, [pc, #28]	; (8003b90 <HAL_RCC_GetHCLKFreq+0x58>)
 8003b74:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b76:	4a07      	ldr	r2, [pc, #28]	; (8003b94 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003b7c:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <HAL_RCC_GetHCLKFreq+0x58>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	58024400 	.word	0x58024400
 8003b8c:	08006ba4 	.word	0x08006ba4
 8003b90:	24000004 	.word	0x24000004
 8003b94:	24000000 	.word	0x24000000

08003b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003b9c:	f7ff ffcc 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	4b06      	ldr	r3, [pc, #24]	; (8003bbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	091b      	lsrs	r3, r3, #4
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	4904      	ldr	r1, [pc, #16]	; (8003bc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bae:	5ccb      	ldrb	r3, [r1, r3]
 8003bb0:	f003 031f 	and.w	r3, r3, #31
 8003bb4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	58024400 	.word	0x58024400
 8003bc0:	08006ba4 	.word	0x08006ba4

08003bc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003bc8:	f7ff ffb6 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	4904      	ldr	r1, [pc, #16]	; (8003bec <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bda:	5ccb      	ldrb	r3, [r1, r3]
 8003bdc:	f003 031f 	and.w	r3, r3, #31
 8003be0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	58024400 	.word	0x58024400
 8003bec:	08006ba4 	.word	0x08006ba4

08003bf0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf4:	b0c6      	sub	sp, #280	; 0x118
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c02:	2300      	movs	r3, #0
 8003c04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c10:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8003c14:	2500      	movs	r5, #0
 8003c16:	ea54 0305 	orrs.w	r3, r4, r5
 8003c1a:	d049      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c22:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c26:	d02f      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c2c:	d828      	bhi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c32:	d01a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c38:	d822      	bhi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c42:	d007      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c44:	e01c      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c46:	4bab      	ldr	r3, [pc, #684]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	4aaa      	ldr	r2, [pc, #680]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c52:	e01a      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c58:	3308      	adds	r3, #8
 8003c5a:	2102      	movs	r1, #2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f001 fc25 	bl	80054ac <RCCEx_PLL2_Config>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c68:	e00f      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c6e:	3328      	adds	r3, #40	; 0x28
 8003c70:	2102      	movs	r1, #2
 8003c72:	4618      	mov	r0, r3
 8003c74:	f001 fccc 	bl	8005610 <RCCEx_PLL3_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c7e:	e004      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003c86:	e000      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c8a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10a      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c92:	4b98      	ldr	r3, [pc, #608]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c96:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ca0:	4a94      	ldr	r2, [pc, #592]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ca2:	430b      	orrs	r3, r1
 8003ca4:	6513      	str	r3, [r2, #80]	; 0x50
 8003ca6:	e003      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003cac:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8003cbc:	f04f 0900 	mov.w	r9, #0
 8003cc0:	ea58 0309 	orrs.w	r3, r8, r9
 8003cc4:	d047      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d82a      	bhi.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003cd0:	a201      	add	r2, pc, #4	; (adr r2, 8003cd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd6:	bf00      	nop
 8003cd8:	08003ced 	.word	0x08003ced
 8003cdc:	08003cfb 	.word	0x08003cfb
 8003ce0:	08003d11 	.word	0x08003d11
 8003ce4:	08003d2f 	.word	0x08003d2f
 8003ce8:	08003d2f 	.word	0x08003d2f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cec:	4b81      	ldr	r3, [pc, #516]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf0:	4a80      	ldr	r2, [pc, #512]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cf6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cf8:	e01a      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cfe:	3308      	adds	r3, #8
 8003d00:	2100      	movs	r1, #0
 8003d02:	4618      	mov	r0, r3
 8003d04:	f001 fbd2 	bl	80054ac <RCCEx_PLL2_Config>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d0e:	e00f      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d14:	3328      	adds	r3, #40	; 0x28
 8003d16:	2100      	movs	r1, #0
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f001 fc79 	bl	8005610 <RCCEx_PLL3_Config>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d24:	e004      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003d2c:	e000      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d30:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10a      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d38:	4b6e      	ldr	r3, [pc, #440]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d3c:	f023 0107 	bic.w	r1, r3, #7
 8003d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	4a6b      	ldr	r2, [pc, #428]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d48:	430b      	orrs	r3, r1
 8003d4a:	6513      	str	r3, [r2, #80]	; 0x50
 8003d4c:	e003      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d4e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003d52:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003d56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5e:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 8003d62:	f04f 0b00 	mov.w	fp, #0
 8003d66:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d6a:	d05b      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003d70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003d74:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003d78:	d03b      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003d7a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003d7e:	d834      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d84:	d037      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003d86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d8a:	d82e      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d8c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003d90:	d033      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003d92:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003d96:	d828      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d9c:	d01a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003d9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003da2:	d822      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003da8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dac:	d007      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003dae:	e01c      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003db0:	4b50      	ldr	r3, [pc, #320]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db4:	4a4f      	ldr	r2, [pc, #316]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003db6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dbc:	e01e      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003dc2:	3308      	adds	r3, #8
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f001 fb70 	bl	80054ac <RCCEx_PLL2_Config>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003dd2:	e013      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003dd8:	3328      	adds	r3, #40	; 0x28
 8003dda:	2100      	movs	r1, #0
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f001 fc17 	bl	8005610 <RCCEx_PLL3_Config>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003de8:	e008      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003df0:	e004      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003df2:	bf00      	nop
 8003df4:	e002      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003df6:	bf00      	nop
 8003df8:	e000      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dfc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10b      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e04:	4b3b      	ldr	r3, [pc, #236]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e08:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8003e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e10:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003e14:	4a37      	ldr	r2, [pc, #220]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e16:	430b      	orrs	r3, r1
 8003e18:	6593      	str	r3, [r2, #88]	; 0x58
 8003e1a:	e003      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003e20:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003e30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003e34:	2300      	movs	r3, #0
 8003e36:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003e3a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4313      	orrs	r3, r2
 8003e42:	d05d      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003e4c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003e50:	d03b      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003e52:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003e56:	d834      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e5c:	d037      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003e5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e62:	d82e      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e68:	d033      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003e6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e6e:	d828      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e74:	d01a      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003e76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e7a:	d822      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003e80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e84:	d007      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003e86:	e01c      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e88:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	4a19      	ldr	r2, [pc, #100]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e94:	e01e      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f001 fb04 	bl	80054ac <RCCEx_PLL2_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003eaa:	e013      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003eac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003eb0:	3328      	adds	r3, #40	; 0x28
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 fbab 	bl	8005610 <RCCEx_PLL3_Config>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ec0:	e008      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003ec8:	e004      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003eca:	bf00      	nop
 8003ecc:	e002      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003ece:	bf00      	nop
 8003ed0:	e000      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10d      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003edc:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8003ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ee8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003eec:	4a01      	ldr	r2, [pc, #4]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003eee:	430b      	orrs	r3, r1
 8003ef0:	6593      	str	r3, [r2, #88]	; 0x58
 8003ef2:	e005      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003ef4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003efc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003f0c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003f10:	2300      	movs	r3, #0
 8003f12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003f16:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	d03a      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f26:	2b30      	cmp	r3, #48	; 0x30
 8003f28:	d01f      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003f2a:	2b30      	cmp	r3, #48	; 0x30
 8003f2c:	d819      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d00c      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003f32:	2b20      	cmp	r3, #32
 8003f34:	d815      	bhi.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d019      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003f3a:	2b10      	cmp	r3, #16
 8003f3c:	d111      	bne.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f3e:	4baa      	ldr	r3, [pc, #680]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f42:	4aa9      	ldr	r2, [pc, #676]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f4a:	e011      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f50:	3308      	adds	r3, #8
 8003f52:	2102      	movs	r1, #2
 8003f54:	4618      	mov	r0, r3
 8003f56:	f001 faa9 	bl	80054ac <RCCEx_PLL2_Config>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f60:	e006      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8003f68:	e002      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f6a:	bf00      	nop
 8003f6c:	e000      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10a      	bne.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003f78:	4b9b      	ldr	r3, [pc, #620]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f7c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8003f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f86:	4a98      	ldr	r2, [pc, #608]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f88:	430b      	orrs	r3, r1
 8003f8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f8c:	e003      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f8e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8003f92:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8003fa2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003fac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	d051      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc0:	d035      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003fc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc6:	d82e      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fc8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fcc:	d031      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8003fce:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fd2:	d828      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd8:	d01a      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fde:	d822      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe8:	d007      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003fea:	e01c      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fec:	4b7e      	ldr	r3, [pc, #504]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff0:	4a7d      	ldr	r2, [pc, #500]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ff2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ff6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ff8:	e01c      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ffe:	3308      	adds	r3, #8
 8004000:	2100      	movs	r1, #0
 8004002:	4618      	mov	r0, r3
 8004004:	f001 fa52 	bl	80054ac <RCCEx_PLL2_Config>
 8004008:	4603      	mov	r3, r0
 800400a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800400e:	e011      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004010:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004014:	3328      	adds	r3, #40	; 0x28
 8004016:	2100      	movs	r1, #0
 8004018:	4618      	mov	r0, r3
 800401a:	f001 faf9 	bl	8005610 <RCCEx_PLL3_Config>
 800401e:	4603      	mov	r3, r0
 8004020:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004024:	e006      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800402c:	e002      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800402e:	bf00      	nop
 8004030:	e000      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004034:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10a      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800403c:	4b6a      	ldr	r3, [pc, #424]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800403e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004040:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8004044:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800404a:	4a67      	ldr	r2, [pc, #412]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800404c:	430b      	orrs	r3, r1
 800404e:	6513      	str	r3, [r2, #80]	; 0x50
 8004050:	e003      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004052:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004056:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800405a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800405e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004062:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8004066:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800406a:	2300      	movs	r3, #0
 800406c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004070:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8004074:	460b      	mov	r3, r1
 8004076:	4313      	orrs	r3, r2
 8004078:	d053      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800407a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800407e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004084:	d033      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004086:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800408a:	d82c      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800408c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004090:	d02f      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004092:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004096:	d826      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004098:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800409c:	d02b      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800409e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80040a2:	d820      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80040a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040a8:	d012      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80040aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040ae:	d81a      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d022      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80040b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040b8:	d115      	bne.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040be:	3308      	adds	r3, #8
 80040c0:	2101      	movs	r1, #1
 80040c2:	4618      	mov	r0, r3
 80040c4:	f001 f9f2 	bl	80054ac <RCCEx_PLL2_Config>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040ce:	e015      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80040d4:	3328      	adds	r3, #40	; 0x28
 80040d6:	2101      	movs	r1, #1
 80040d8:	4618      	mov	r0, r3
 80040da:	f001 fa99 	bl	8005610 <RCCEx_PLL3_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040e4:	e00a      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80040ec:	e006      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040ee:	bf00      	nop
 80040f0:	e004      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040f2:	bf00      	nop
 80040f4:	e002      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040f6:	bf00      	nop
 80040f8:	e000      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10a      	bne.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004104:	4b38      	ldr	r3, [pc, #224]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004108:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800410c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004112:	4a35      	ldr	r2, [pc, #212]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004114:	430b      	orrs	r3, r1
 8004116:	6513      	str	r3, [r2, #80]	; 0x50
 8004118:	e003      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800411e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004122:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800412e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004132:	2300      	movs	r3, #0
 8004134:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004138:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800413c:	460b      	mov	r3, r1
 800413e:	4313      	orrs	r3, r2
 8004140:	d058      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004142:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004146:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800414a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800414e:	d033      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004154:	d82c      	bhi.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800415a:	d02f      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800415c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004160:	d826      	bhi.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004162:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004166:	d02b      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004168:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800416c:	d820      	bhi.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800416e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004172:	d012      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004178:	d81a      	bhi.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d022      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800417e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004182:	d115      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004188:	3308      	adds	r3, #8
 800418a:	2101      	movs	r1, #1
 800418c:	4618      	mov	r0, r3
 800418e:	f001 f98d 	bl	80054ac <RCCEx_PLL2_Config>
 8004192:	4603      	mov	r3, r0
 8004194:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004198:	e015      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800419a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800419e:	3328      	adds	r3, #40	; 0x28
 80041a0:	2101      	movs	r1, #1
 80041a2:	4618      	mov	r0, r3
 80041a4:	f001 fa34 	bl	8005610 <RCCEx_PLL3_Config>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041ae:	e00a      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80041b6:	e006      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041b8:	bf00      	nop
 80041ba:	e004      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041bc:	bf00      	nop
 80041be:	e002      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041c0:	bf00      	nop
 80041c2:	e000      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041c6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d10e      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80041ce:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80041d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041da:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80041de:	4a02      	ldr	r2, [pc, #8]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041e0:	430b      	orrs	r3, r1
 80041e2:	6593      	str	r3, [r2, #88]	; 0x58
 80041e4:	e006      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80041e6:	bf00      	nop
 80041e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80041f0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80041f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80041f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8004200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004204:	2300      	movs	r3, #0
 8004206:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800420a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800420e:	460b      	mov	r3, r1
 8004210:	4313      	orrs	r3, r2
 8004212:	d037      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004214:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004218:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800421a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800421e:	d00e      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004220:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004224:	d816      	bhi.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004226:	2b00      	cmp	r3, #0
 8004228:	d018      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800422a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800422e:	d111      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004230:	4bc4      	ldr	r3, [pc, #784]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	4ac3      	ldr	r2, [pc, #780]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004236:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800423a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800423c:	e00f      	b.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800423e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004242:	3308      	adds	r3, #8
 8004244:	2101      	movs	r1, #1
 8004246:	4618      	mov	r0, r3
 8004248:	f001 f930 	bl	80054ac <RCCEx_PLL2_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004252:	e004      	b.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800425a:	e000      	b.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800425c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800425e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10a      	bne.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004266:	4bb7      	ldr	r3, [pc, #732]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800426a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800426e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004272:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004274:	4ab3      	ldr	r2, [pc, #716]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004276:	430b      	orrs	r3, r1
 8004278:	6513      	str	r3, [r2, #80]	; 0x50
 800427a:	e003      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800427c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004280:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004284:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8004290:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004294:	2300      	movs	r3, #0
 8004296:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800429a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800429e:	460b      	mov	r3, r1
 80042a0:	4313      	orrs	r3, r2
 80042a2:	d039      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80042a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042aa:	2b03      	cmp	r3, #3
 80042ac:	d81c      	bhi.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80042ae:	a201      	add	r2, pc, #4	; (adr r2, 80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80042b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b4:	080042f1 	.word	0x080042f1
 80042b8:	080042c5 	.word	0x080042c5
 80042bc:	080042d3 	.word	0x080042d3
 80042c0:	080042f1 	.word	0x080042f1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042c4:	4b9f      	ldr	r3, [pc, #636]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c8:	4a9e      	ldr	r2, [pc, #632]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042d0:	e00f      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80042d6:	3308      	adds	r3, #8
 80042d8:	2102      	movs	r1, #2
 80042da:	4618      	mov	r0, r3
 80042dc:	f001 f8e6 	bl	80054ac <RCCEx_PLL2_Config>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042e6:	e004      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80042ee:	e000      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80042f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10a      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80042fa:	4b92      	ldr	r3, [pc, #584]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042fe:	f023 0103 	bic.w	r1, r3, #3
 8004302:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004308:	4a8e      	ldr	r2, [pc, #568]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800430a:	430b      	orrs	r3, r1
 800430c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800430e:	e003      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004310:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004314:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004318:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004324:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800432e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004332:	460b      	mov	r3, r1
 8004334:	4313      	orrs	r3, r2
 8004336:	f000 8099 	beq.w	800446c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800433a:	4b83      	ldr	r3, [pc, #524]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a82      	ldr	r2, [pc, #520]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004344:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004346:	f7fc ff71 	bl	800122c <HAL_GetTick>
 800434a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800434e:	e00b      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004350:	f7fc ff6c 	bl	800122c <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b64      	cmp	r3, #100	; 0x64
 800435e:	d903      	bls.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004366:	e005      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004368:	4b77      	ldr	r3, [pc, #476]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0ed      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004374:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004378:	2b00      	cmp	r3, #0
 800437a:	d173      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800437c:	4b71      	ldr	r3, [pc, #452]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800437e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004380:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004384:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004388:	4053      	eors	r3, r2
 800438a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438e:	2b00      	cmp	r3, #0
 8004390:	d015      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004392:	4b6c      	ldr	r3, [pc, #432]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800439a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800439e:	4b69      	ldr	r3, [pc, #420]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a2:	4a68      	ldr	r2, [pc, #416]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043aa:	4b66      	ldr	r3, [pc, #408]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ae:	4a65      	ldr	r2, [pc, #404]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043b4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80043b6:	4a63      	ldr	r2, [pc, #396]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043bc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80043be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80043c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043ca:	d118      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fc ff2e 	bl	800122c <HAL_GetTick>
 80043d0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043d4:	e00d      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d6:	f7fc ff29 	bl	800122c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80043e0:	1ad2      	subs	r2, r2, r3
 80043e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d903      	bls.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 80043f0:	e005      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043f2:	4b54      	ldr	r3, [pc, #336]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0eb      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80043fe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004402:	2b00      	cmp	r3, #0
 8004404:	d129      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004406:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800440a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800440e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004412:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004416:	d10e      	bne.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004418:	4b4a      	ldr	r3, [pc, #296]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8004420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004424:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004428:	091a      	lsrs	r2, r3, #4
 800442a:	4b48      	ldr	r3, [pc, #288]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800442c:	4013      	ands	r3, r2
 800442e:	4a45      	ldr	r2, [pc, #276]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004430:	430b      	orrs	r3, r1
 8004432:	6113      	str	r3, [r2, #16]
 8004434:	e005      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004436:	4b43      	ldr	r3, [pc, #268]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	4a42      	ldr	r2, [pc, #264]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800443c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004440:	6113      	str	r3, [r2, #16]
 8004442:	4b40      	ldr	r3, [pc, #256]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004444:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004446:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800444a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800444e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004452:	4a3c      	ldr	r2, [pc, #240]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004454:	430b      	orrs	r3, r1
 8004456:	6713      	str	r3, [r2, #112]	; 0x70
 8004458:	e008      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800445a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800445e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8004462:	e003      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004464:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004468:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800446c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004474:	f002 0301 	and.w	r3, r2, #1
 8004478:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800447c:	2300      	movs	r3, #0
 800447e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004482:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004486:	460b      	mov	r3, r1
 8004488:	4313      	orrs	r3, r2
 800448a:	f000 808f 	beq.w	80045ac <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800448e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004492:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004494:	2b28      	cmp	r3, #40	; 0x28
 8004496:	d871      	bhi.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004498:	a201      	add	r2, pc, #4	; (adr r2, 80044a0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800449a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449e:	bf00      	nop
 80044a0:	08004585 	.word	0x08004585
 80044a4:	0800457d 	.word	0x0800457d
 80044a8:	0800457d 	.word	0x0800457d
 80044ac:	0800457d 	.word	0x0800457d
 80044b0:	0800457d 	.word	0x0800457d
 80044b4:	0800457d 	.word	0x0800457d
 80044b8:	0800457d 	.word	0x0800457d
 80044bc:	0800457d 	.word	0x0800457d
 80044c0:	08004551 	.word	0x08004551
 80044c4:	0800457d 	.word	0x0800457d
 80044c8:	0800457d 	.word	0x0800457d
 80044cc:	0800457d 	.word	0x0800457d
 80044d0:	0800457d 	.word	0x0800457d
 80044d4:	0800457d 	.word	0x0800457d
 80044d8:	0800457d 	.word	0x0800457d
 80044dc:	0800457d 	.word	0x0800457d
 80044e0:	08004567 	.word	0x08004567
 80044e4:	0800457d 	.word	0x0800457d
 80044e8:	0800457d 	.word	0x0800457d
 80044ec:	0800457d 	.word	0x0800457d
 80044f0:	0800457d 	.word	0x0800457d
 80044f4:	0800457d 	.word	0x0800457d
 80044f8:	0800457d 	.word	0x0800457d
 80044fc:	0800457d 	.word	0x0800457d
 8004500:	08004585 	.word	0x08004585
 8004504:	0800457d 	.word	0x0800457d
 8004508:	0800457d 	.word	0x0800457d
 800450c:	0800457d 	.word	0x0800457d
 8004510:	0800457d 	.word	0x0800457d
 8004514:	0800457d 	.word	0x0800457d
 8004518:	0800457d 	.word	0x0800457d
 800451c:	0800457d 	.word	0x0800457d
 8004520:	08004585 	.word	0x08004585
 8004524:	0800457d 	.word	0x0800457d
 8004528:	0800457d 	.word	0x0800457d
 800452c:	0800457d 	.word	0x0800457d
 8004530:	0800457d 	.word	0x0800457d
 8004534:	0800457d 	.word	0x0800457d
 8004538:	0800457d 	.word	0x0800457d
 800453c:	0800457d 	.word	0x0800457d
 8004540:	08004585 	.word	0x08004585
 8004544:	58024400 	.word	0x58024400
 8004548:	58024800 	.word	0x58024800
 800454c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004554:	3308      	adds	r3, #8
 8004556:	2101      	movs	r1, #1
 8004558:	4618      	mov	r0, r3
 800455a:	f000 ffa7 	bl	80054ac <RCCEx_PLL2_Config>
 800455e:	4603      	mov	r3, r0
 8004560:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004564:	e00f      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004566:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800456a:	3328      	adds	r3, #40	; 0x28
 800456c:	2101      	movs	r1, #1
 800456e:	4618      	mov	r0, r3
 8004570:	f001 f84e 	bl	8005610 <RCCEx_PLL3_Config>
 8004574:	4603      	mov	r3, r0
 8004576:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800457a:	e004      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004582:	e000      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004584:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004586:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10a      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800458e:	4bbf      	ldr	r3, [pc, #764]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004592:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004596:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800459a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800459c:	4abb      	ldr	r2, [pc, #748]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800459e:	430b      	orrs	r3, r1
 80045a0:	6553      	str	r3, [r2, #84]	; 0x54
 80045a2:	e003      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80045a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80045ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	f002 0302 	and.w	r3, r2, #2
 80045b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045bc:	2300      	movs	r3, #0
 80045be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045c2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4313      	orrs	r3, r2
 80045ca:	d041      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80045cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045d2:	2b05      	cmp	r3, #5
 80045d4:	d824      	bhi.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	08004629 	.word	0x08004629
 80045e0:	080045f5 	.word	0x080045f5
 80045e4:	0800460b 	.word	0x0800460b
 80045e8:	08004629 	.word	0x08004629
 80045ec:	08004629 	.word	0x08004629
 80045f0:	08004629 	.word	0x08004629
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045f8:	3308      	adds	r3, #8
 80045fa:	2101      	movs	r1, #1
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 ff55 	bl	80054ac <RCCEx_PLL2_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004608:	e00f      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800460a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800460e:	3328      	adds	r3, #40	; 0x28
 8004610:	2101      	movs	r1, #1
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fffc 	bl	8005610 <RCCEx_PLL3_Config>
 8004618:	4603      	mov	r3, r0
 800461a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800461e:	e004      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004626:	e000      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004628:	bf00      	nop
    }

    if (ret == HAL_OK)
 800462a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10a      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004632:	4b96      	ldr	r3, [pc, #600]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004636:	f023 0107 	bic.w	r1, r3, #7
 800463a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800463e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004640:	4a92      	ldr	r2, [pc, #584]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004642:	430b      	orrs	r3, r1
 8004644:	6553      	str	r3, [r2, #84]	; 0x54
 8004646:	e003      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004648:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800464c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004658:	f002 0304 	and.w	r3, r2, #4
 800465c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004660:	2300      	movs	r3, #0
 8004662:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004666:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800466a:	460b      	mov	r3, r1
 800466c:	4313      	orrs	r3, r2
 800466e:	d044      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004678:	2b05      	cmp	r3, #5
 800467a:	d825      	bhi.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046d1 	.word	0x080046d1
 8004688:	0800469d 	.word	0x0800469d
 800468c:	080046b3 	.word	0x080046b3
 8004690:	080046d1 	.word	0x080046d1
 8004694:	080046d1 	.word	0x080046d1
 8004698:	080046d1 	.word	0x080046d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800469c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046a0:	3308      	adds	r3, #8
 80046a2:	2101      	movs	r1, #1
 80046a4:	4618      	mov	r0, r3
 80046a6:	f000 ff01 	bl	80054ac <RCCEx_PLL2_Config>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046b0:	e00f      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046b6:	3328      	adds	r3, #40	; 0x28
 80046b8:	2101      	movs	r1, #1
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 ffa8 	bl	8005610 <RCCEx_PLL3_Config>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046c6:	e004      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 80046ce:	e000      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80046d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10b      	bne.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046da:	4b6c      	ldr	r3, [pc, #432]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046de:	f023 0107 	bic.w	r1, r3, #7
 80046e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ea:	4a68      	ldr	r2, [pc, #416]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046ec:	430b      	orrs	r3, r1
 80046ee:	6593      	str	r3, [r2, #88]	; 0x58
 80046f0:	e003      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80046f6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004702:	f002 0320 	and.w	r3, r2, #32
 8004706:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800470a:	2300      	movs	r3, #0
 800470c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004710:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8004714:	460b      	mov	r3, r1
 8004716:	4313      	orrs	r3, r2
 8004718:	d055      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800471a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800471e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004722:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004726:	d033      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004728:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800472c:	d82c      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800472e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004732:	d02f      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004738:	d826      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800473a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800473e:	d02b      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004740:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004744:	d820      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004746:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800474a:	d012      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800474c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004750:	d81a      	bhi.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004752:	2b00      	cmp	r3, #0
 8004754:	d022      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004756:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800475a:	d115      	bne.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800475c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004760:	3308      	adds	r3, #8
 8004762:	2100      	movs	r1, #0
 8004764:	4618      	mov	r0, r3
 8004766:	f000 fea1 	bl	80054ac <RCCEx_PLL2_Config>
 800476a:	4603      	mov	r3, r0
 800476c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004770:	e015      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004772:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004776:	3328      	adds	r3, #40	; 0x28
 8004778:	2102      	movs	r1, #2
 800477a:	4618      	mov	r0, r3
 800477c:	f000 ff48 	bl	8005610 <RCCEx_PLL3_Config>
 8004780:	4603      	mov	r3, r0
 8004782:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004786:	e00a      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800478e:	e006      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004790:	bf00      	nop
 8004792:	e004      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004794:	bf00      	nop
 8004796:	e002      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004798:	bf00      	nop
 800479a:	e000      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800479c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800479e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10b      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047a6:	4b39      	ldr	r3, [pc, #228]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047aa:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80047ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b6:	4a35      	ldr	r2, [pc, #212]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6553      	str	r3, [r2, #84]	; 0x54
 80047bc:	e003      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 80047c2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80047c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ce:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80047d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80047d6:	2300      	movs	r3, #0
 80047d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80047dc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80047e0:	460b      	mov	r3, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	d058      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80047e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047ee:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80047f2:	d033      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80047f4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80047f8:	d82c      	bhi.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80047fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047fe:	d02f      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004804:	d826      	bhi.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004806:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800480a:	d02b      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800480c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004810:	d820      	bhi.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004812:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004816:	d012      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800481c:	d81a      	bhi.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800481e:	2b00      	cmp	r3, #0
 8004820:	d022      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004826:	d115      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004828:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800482c:	3308      	adds	r3, #8
 800482e:	2100      	movs	r1, #0
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fe3b 	bl	80054ac <RCCEx_PLL2_Config>
 8004836:	4603      	mov	r3, r0
 8004838:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800483c:	e015      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800483e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004842:	3328      	adds	r3, #40	; 0x28
 8004844:	2102      	movs	r1, #2
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fee2 	bl	8005610 <RCCEx_PLL3_Config>
 800484c:	4603      	mov	r3, r0
 800484e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004852:	e00a      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800485a:	e006      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800485c:	bf00      	nop
 800485e:	e004      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004860:	bf00      	nop
 8004862:	e002      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004864:	bf00      	nop
 8004866:	e000      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800486a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10e      	bne.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004872:	4b06      	ldr	r3, [pc, #24]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004876:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800487a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800487e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004882:	4a02      	ldr	r2, [pc, #8]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004884:	430b      	orrs	r3, r1
 8004886:	6593      	str	r3, [r2, #88]	; 0x58
 8004888:	e006      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800488a:	bf00      	nop
 800488c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004890:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004894:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004898:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800489c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80048a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80048a8:	2300      	movs	r3, #0
 80048aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80048ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80048b2:	460b      	mov	r3, r1
 80048b4:	4313      	orrs	r3, r2
 80048b6:	d055      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80048b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048c0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80048c4:	d033      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80048c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80048ca:	d82c      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048d0:	d02f      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80048d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048d6:	d826      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80048dc:	d02b      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80048de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80048e2:	d820      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048e8:	d012      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80048ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048ee:	d81a      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d022      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80048f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048f8:	d115      	bne.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048fe:	3308      	adds	r3, #8
 8004900:	2100      	movs	r1, #0
 8004902:	4618      	mov	r0, r3
 8004904:	f000 fdd2 	bl	80054ac <RCCEx_PLL2_Config>
 8004908:	4603      	mov	r3, r0
 800490a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800490e:	e015      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004914:	3328      	adds	r3, #40	; 0x28
 8004916:	2102      	movs	r1, #2
 8004918:	4618      	mov	r0, r3
 800491a:	f000 fe79 	bl	8005610 <RCCEx_PLL3_Config>
 800491e:	4603      	mov	r3, r0
 8004920:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004924:	e00a      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800492c:	e006      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800492e:	bf00      	nop
 8004930:	e004      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004932:	bf00      	nop
 8004934:	e002      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004936:	bf00      	nop
 8004938:	e000      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800493a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800493c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10b      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004944:	4ba0      	ldr	r3, [pc, #640]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004948:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800494c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004950:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004954:	4a9c      	ldr	r2, [pc, #624]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004956:	430b      	orrs	r3, r1
 8004958:	6593      	str	r3, [r2, #88]	; 0x58
 800495a:	e003      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800495c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004960:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004964:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f002 0308 	and.w	r3, r2, #8
 8004970:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004974:	2300      	movs	r3, #0
 8004976:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800497a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800497e:	460b      	mov	r3, r1
 8004980:	4313      	orrs	r3, r2
 8004982:	d01e      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004988:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800498c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004990:	d10c      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004992:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004996:	3328      	adds	r3, #40	; 0x28
 8004998:	2102      	movs	r1, #2
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fe38 	bl	8005610 <RCCEx_PLL3_Config>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d002      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80049ac:	4b86      	ldr	r3, [pc, #536]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049bc:	4a82      	ldr	r2, [pc, #520]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049be:	430b      	orrs	r3, r1
 80049c0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ca:	f002 0310 	and.w	r3, r2, #16
 80049ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049d2:	2300      	movs	r3, #0
 80049d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049d8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80049dc:	460b      	mov	r3, r1
 80049de:	4313      	orrs	r3, r2
 80049e0:	d01e      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80049e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049ee:	d10c      	bne.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049f4:	3328      	adds	r3, #40	; 0x28
 80049f6:	2102      	movs	r1, #2
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fe09 	bl	8005610 <RCCEx_PLL3_Config>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a0a:	4b6f      	ldr	r3, [pc, #444]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a1a:	4a6b      	ldr	r2, [pc, #428]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a28:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004a2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a2e:	2300      	movs	r3, #0
 8004a30:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a32:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004a36:	460b      	mov	r3, r1
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	d03e      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004a44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a48:	d022      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004a4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a4e:	d81b      	bhi.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a58:	d00b      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004a5a:	e015      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a60:	3308      	adds	r3, #8
 8004a62:	2100      	movs	r1, #0
 8004a64:	4618      	mov	r0, r3
 8004a66:	f000 fd21 	bl	80054ac <RCCEx_PLL2_Config>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a70:	e00f      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a76:	3328      	adds	r3, #40	; 0x28
 8004a78:	2102      	movs	r1, #2
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 fdc8 	bl	8005610 <RCCEx_PLL3_Config>
 8004a80:	4603      	mov	r3, r0
 8004a82:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a86:	e004      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004a8e:	e000      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a92:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10b      	bne.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a9a:	4b4b      	ldr	r3, [pc, #300]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a9e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004aa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004aaa:	4a47      	ldr	r2, [pc, #284]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004aac:	430b      	orrs	r3, r1
 8004aae:	6593      	str	r3, [r2, #88]	; 0x58
 8004ab0:	e003      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004ab6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8004ac6:	673b      	str	r3, [r7, #112]	; 0x70
 8004ac8:	2300      	movs	r3, #0
 8004aca:	677b      	str	r3, [r7, #116]	; 0x74
 8004acc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	d03b      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ade:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ae2:	d01f      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004ae4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ae8:	d818      	bhi.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004aea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aee:	d003      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004af0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004af4:	d007      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004af6:	e011      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004af8:	4b33      	ldr	r3, [pc, #204]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	4a32      	ldr	r2, [pc, #200]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004afe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b02:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b04:	e00f      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b0a:	3328      	adds	r3, #40	; 0x28
 8004b0c:	2101      	movs	r1, #1
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fd7e 	bl	8005610 <RCCEx_PLL3_Config>
 8004b14:	4603      	mov	r3, r0
 8004b16:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b1a:	e004      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004b22:	e000      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b26:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b2e:	4b26      	ldr	r3, [pc, #152]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b32:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b3e:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b40:	430b      	orrs	r3, r1
 8004b42:	6553      	str	r3, [r2, #84]	; 0x54
 8004b44:	e003      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b46:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004b4a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b56:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8004b5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b60:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004b64:	460b      	mov	r3, r1
 8004b66:	4313      	orrs	r3, r2
 8004b68:	d034      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b78:	d007      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004b7a:	e011      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b7c:	4b12      	ldr	r3, [pc, #72]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	4a11      	ldr	r2, [pc, #68]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b86:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b88:	e00e      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b8e:	3308      	adds	r3, #8
 8004b90:	2102      	movs	r1, #2
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 fc8a 	bl	80054ac <RCCEx_PLL2_Config>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b9e:	e003      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004ba6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ba8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10d      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004bb0:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bbe:	4a02      	ldr	r2, [pc, #8]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bc0:	430b      	orrs	r3, r1
 8004bc2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bc4:	e006      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004bc6:	bf00      	nop
 8004bc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bcc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004bd0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004bd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bdc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8004be0:	663b      	str	r3, [r7, #96]	; 0x60
 8004be2:	2300      	movs	r3, #0
 8004be4:	667b      	str	r3, [r7, #100]	; 0x64
 8004be6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8004bea:	460b      	mov	r3, r1
 8004bec:	4313      	orrs	r3, r2
 8004bee:	d00c      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bf4:	3328      	adds	r3, #40	; 0x28
 8004bf6:	2102      	movs	r1, #2
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f000 fd09 	bl	8005610 <RCCEx_PLL3_Config>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8004c16:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c18:	2300      	movs	r3, #0
 8004c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c1c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004c20:	460b      	mov	r3, r1
 8004c22:	4313      	orrs	r3, r2
 8004c24:	d036      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c30:	d018      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004c32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c36:	d811      	bhi.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c3c:	d014      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004c3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c42:	d80b      	bhi.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d011      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c4c:	d106      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c4e:	4bb7      	ldr	r3, [pc, #732]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c52:	4ab6      	ldr	r2, [pc, #728]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c58:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004c5a:	e008      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 8004c62:	e004      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c64:	bf00      	nop
 8004c66:	e002      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c68:	bf00      	nop
 8004c6a:	e000      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c6e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10a      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c76:	4bad      	ldr	r3, [pc, #692]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c84:	4aa9      	ldr	r2, [pc, #676]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c86:	430b      	orrs	r3, r1
 8004c88:	6553      	str	r3, [r2, #84]	; 0x54
 8004c8a:	e003      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c8c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004c90:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8004ca0:	653b      	str	r3, [r7, #80]	; 0x50
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	657b      	str	r3, [r7, #84]	; 0x54
 8004ca6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8004caa:	460b      	mov	r3, r1
 8004cac:	4313      	orrs	r3, r2
 8004cae:	d009      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cb0:	4b9e      	ldr	r3, [pc, #632]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cb4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbe:	4a9b      	ldr	r2, [pc, #620]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cc0:	430b      	orrs	r3, r1
 8004cc2:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ccc:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8004cd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	d009      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ce0:	4b92      	ldr	r3, [pc, #584]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ce4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8004ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cee:	4a8f      	ldr	r2, [pc, #572]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004cf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8004d00:	643b      	str	r3, [r7, #64]	; 0x40
 8004d02:	2300      	movs	r3, #0
 8004d04:	647b      	str	r3, [r7, #68]	; 0x44
 8004d06:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	d00e      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d10:	4b86      	ldr	r3, [pc, #536]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	4a85      	ldr	r2, [pc, #532]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d16:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d1a:	6113      	str	r3, [r2, #16]
 8004d1c:	4b83      	ldr	r3, [pc, #524]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d1e:	6919      	ldr	r1, [r3, #16]
 8004d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004d28:	4a80      	ldr	r2, [pc, #512]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d2a:	430b      	orrs	r3, r1
 8004d2c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8004d3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d40:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004d44:	460b      	mov	r3, r1
 8004d46:	4313      	orrs	r3, r2
 8004d48:	d009      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d4a:	4b78      	ldr	r3, [pc, #480]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d4e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d58:	4a74      	ldr	r2, [pc, #464]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d5a:	430b      	orrs	r3, r1
 8004d5c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d66:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8004d6a:	633b      	str	r3, [r7, #48]	; 0x30
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d70:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004d74:	460b      	mov	r3, r1
 8004d76:	4313      	orrs	r3, r2
 8004d78:	d00a      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d7a:	4b6c      	ldr	r3, [pc, #432]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8004d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8a:	4a68      	ldr	r2, [pc, #416]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d8c:	430b      	orrs	r3, r1
 8004d8e:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d98:	2100      	movs	r1, #0
 8004d9a:	62b9      	str	r1, [r7, #40]	; 0x28
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004da2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004da6:	460b      	mov	r3, r1
 8004da8:	4313      	orrs	r3, r2
 8004daa:	d011      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004db0:	3308      	adds	r3, #8
 8004db2:	2100      	movs	r1, #0
 8004db4:	4618      	mov	r0, r3
 8004db6:	f000 fb79 	bl	80054ac <RCCEx_PLL2_Config>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004dc0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dc8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004dcc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd8:	2100      	movs	r1, #0
 8004dda:	6239      	str	r1, [r7, #32]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	627b      	str	r3, [r7, #36]	; 0x24
 8004de2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004de6:	460b      	mov	r3, r1
 8004de8:	4313      	orrs	r3, r2
 8004dea:	d011      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004df0:	3308      	adds	r3, #8
 8004df2:	2101      	movs	r1, #1
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fb59 	bl	80054ac <RCCEx_PLL2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004e00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e0c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e18:	2100      	movs	r1, #0
 8004e1a:	61b9      	str	r1, [r7, #24]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	61fb      	str	r3, [r7, #28]
 8004e22:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e26:	460b      	mov	r3, r1
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	d011      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e30:	3308      	adds	r3, #8
 8004e32:	2102      	movs	r1, #2
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fb39 	bl	80054ac <RCCEx_PLL2_Config>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004e40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e4c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	2100      	movs	r1, #0
 8004e5a:	6139      	str	r1, [r7, #16]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	617b      	str	r3, [r7, #20]
 8004e62:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e66:	460b      	mov	r3, r1
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	d011      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e70:	3328      	adds	r3, #40	; 0x28
 8004e72:	2100      	movs	r1, #0
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 fbcb 	bl	8005610 <RCCEx_PLL3_Config>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 8004e80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004e8c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	2100      	movs	r1, #0
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	f003 0310 	and.w	r3, r3, #16
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	d011      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004eb0:	3328      	adds	r3, #40	; 0x28
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 fbab 	bl	8005610 <RCCEx_PLL3_Config>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004ec0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004ecc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed8:	2100      	movs	r1, #0
 8004eda:	6039      	str	r1, [r7, #0]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	607b      	str	r3, [r7, #4]
 8004ee2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	d011      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ef0:	3328      	adds	r3, #40	; 0x28
 8004ef2:	2102      	movs	r1, #2
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f000 fb8b 	bl	8005610 <RCCEx_PLL3_Config>
 8004efa:	4603      	mov	r3, r0
 8004efc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 8004f00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8004f0c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 8004f10:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	e000      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8004f24:	46bd      	mov	sp, r7
 8004f26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f2a:	bf00      	nop
 8004f2c:	58024400 	.word	0x58024400

08004f30 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004f34:	f7fe fe00 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4904      	ldr	r1, [pc, #16]	; (8004f58 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	58024400 	.word	0x58024400
 8004f58:	08006ba4 	.word	0x08006ba4

08004f5c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b089      	sub	sp, #36	; 0x24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f64:	4ba1      	ldr	r3, [pc, #644]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f68:	f003 0303 	and.w	r3, r3, #3
 8004f6c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004f6e:	4b9f      	ldr	r3, [pc, #636]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f72:	0b1b      	lsrs	r3, r3, #12
 8004f74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f78:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004f7a:	4b9c      	ldr	r3, [pc, #624]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7e:	091b      	lsrs	r3, r3, #4
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004f86:	4b99      	ldr	r3, [pc, #612]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8a:	08db      	lsrs	r3, r3, #3
 8004f8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	fb02 f303 	mul.w	r3, r2, r3
 8004f96:	ee07 3a90 	vmov	s15, r3
 8004f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 8111 	beq.w	80051cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	f000 8083 	beq.w	80050b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	f200 80a1 	bhi.w	80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d003      	beq.n	8004fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d056      	beq.n	8005074 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004fc6:	e099      	b.n	80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fc8:	4b88      	ldr	r3, [pc, #544]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0320 	and.w	r3, r3, #32
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d02d      	beq.n	8005030 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fd4:	4b85      	ldr	r3, [pc, #532]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	08db      	lsrs	r3, r3, #3
 8004fda:	f003 0303 	and.w	r3, r3, #3
 8004fde:	4a84      	ldr	r2, [pc, #528]	; (80051f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fe4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	ee07 3a90 	vmov	s15, r3
 8004fec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	ee07 3a90 	vmov	s15, r3
 8004ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ffe:	4b7b      	ldr	r3, [pc, #492]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005006:	ee07 3a90 	vmov	s15, r3
 800500a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800500e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005012:	eddf 5a78 	vldr	s11, [pc, #480]	; 80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800501a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800501e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800502a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800502e:	e087      	b.n	8005140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	ee07 3a90 	vmov	s15, r3
 8005036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800503a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80051f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800503e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005042:	4b6a      	ldr	r3, [pc, #424]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005052:	ed97 6a03 	vldr	s12, [r7, #12]
 8005056:	eddf 5a67 	vldr	s11, [pc, #412]	; 80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800505a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800505e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005062:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800506a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005072:	e065      	b.n	8005140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	ee07 3a90 	vmov	s15, r3
 800507a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800507e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80051fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005086:	4b59      	ldr	r3, [pc, #356]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800508e:	ee07 3a90 	vmov	s15, r3
 8005092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005096:	ed97 6a03 	vldr	s12, [r7, #12]
 800509a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800509e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050b6:	e043      	b.n	8005140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80050c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ca:	4b48      	ldr	r3, [pc, #288]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050da:	ed97 6a03 	vldr	s12, [r7, #12]
 80050de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050fa:	e021      	b.n	8005140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	ee07 3a90 	vmov	s15, r3
 8005102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005106:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80051fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800510a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800510e:	4b37      	ldr	r3, [pc, #220]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005116:	ee07 3a90 	vmov	s15, r3
 800511a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800511e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005122:	eddf 5a34 	vldr	s11, [pc, #208]	; 80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800512a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800512e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800513a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800513e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005140:	4b2a      	ldr	r3, [pc, #168]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005144:	0a5b      	lsrs	r3, r3, #9
 8005146:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800514a:	ee07 3a90 	vmov	s15, r3
 800514e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005152:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005156:	ee37 7a87 	vadd.f32	s14, s15, s14
 800515a:	edd7 6a07 	vldr	s13, [r7, #28]
 800515e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005162:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005166:	ee17 2a90 	vmov	r2, s15
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800516e:	4b1f      	ldr	r3, [pc, #124]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005172:	0c1b      	lsrs	r3, r3, #16
 8005174:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005178:	ee07 3a90 	vmov	s15, r3
 800517c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005180:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005184:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005188:	edd7 6a07 	vldr	s13, [r7, #28]
 800518c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005194:	ee17 2a90 	vmov	r2, s15
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800519c:	4b13      	ldr	r3, [pc, #76]	; (80051ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800519e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a0:	0e1b      	lsrs	r3, r3, #24
 80051a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051a6:	ee07 3a90 	vmov	s15, r3
 80051aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80051ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051c2:	ee17 2a90 	vmov	r2, s15
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80051ca:	e008      	b.n	80051de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]
}
 80051de:	bf00      	nop
 80051e0:	3724      	adds	r7, #36	; 0x24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	58024400 	.word	0x58024400
 80051f0:	03d09000 	.word	0x03d09000
 80051f4:	46000000 	.word	0x46000000
 80051f8:	4c742400 	.word	0x4c742400
 80051fc:	4a742400 	.word	0x4a742400
 8005200:	4af42400 	.word	0x4af42400

08005204 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005204:	b480      	push	{r7}
 8005206:	b089      	sub	sp, #36	; 0x24
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800520c:	4ba1      	ldr	r3, [pc, #644]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800520e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005216:	4b9f      	ldr	r3, [pc, #636]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521a:	0d1b      	lsrs	r3, r3, #20
 800521c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005220:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005222:	4b9c      	ldr	r3, [pc, #624]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800522e:	4b99      	ldr	r3, [pc, #612]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005232:	08db      	lsrs	r3, r3, #3
 8005234:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	ee07 3a90 	vmov	s15, r3
 8005242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005246:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 8111 	beq.w	8005474 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b02      	cmp	r3, #2
 8005256:	f000 8083 	beq.w	8005360 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b02      	cmp	r3, #2
 800525e:	f200 80a1 	bhi.w	80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d003      	beq.n	8005270 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d056      	beq.n	800531c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800526e:	e099      	b.n	80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005270:	4b88      	ldr	r3, [pc, #544]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b00      	cmp	r3, #0
 800527a:	d02d      	beq.n	80052d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800527c:	4b85      	ldr	r3, [pc, #532]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	08db      	lsrs	r3, r3, #3
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	4a84      	ldr	r2, [pc, #528]	; (8005498 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
 800528c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	ee07 3a90 	vmov	s15, r3
 8005294:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	ee07 3a90 	vmov	s15, r3
 800529e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052a6:	4b7b      	ldr	r3, [pc, #492]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ae:	ee07 3a90 	vmov	s15, r3
 80052b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80052ba:	eddf 5a78 	vldr	s11, [pc, #480]	; 800549c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80052ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80052d6:	e087      	b.n	80053e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	ee07 3a90 	vmov	s15, r3
 80052de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052e2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80054a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80052e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052ea:	4b6a      	ldr	r3, [pc, #424]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80052fe:	eddf 5a67 	vldr	s11, [pc, #412]	; 800549c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800530a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800530e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005316:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800531a:	e065      	b.n	80053e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	ee07 3a90 	vmov	s15, r3
 8005322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005326:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80054a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800532a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800532e:	4b59      	ldr	r3, [pc, #356]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005336:	ee07 3a90 	vmov	s15, r3
 800533a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800533e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005342:	eddf 5a56 	vldr	s11, [pc, #344]	; 800549c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800534a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800534e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800535a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800535e:	e043      	b.n	80053e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	ee07 3a90 	vmov	s15, r3
 8005366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800536a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80054a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800536e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005372:	4b48      	ldr	r3, [pc, #288]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800537a:	ee07 3a90 	vmov	s15, r3
 800537e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005382:	ed97 6a03 	vldr	s12, [r7, #12]
 8005386:	eddf 5a45 	vldr	s11, [pc, #276]	; 800549c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800538a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800538e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005392:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800539a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800539e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053a2:	e021      	b.n	80053e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	ee07 3a90 	vmov	s15, r3
 80053aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80054a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80053b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053b6:	4b37      	ldr	r3, [pc, #220]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80053ca:	eddf 5a34 	vldr	s11, [pc, #208]	; 800549c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80053da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80053e8:	4b2a      	ldr	r3, [pc, #168]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ec:	0a5b      	lsrs	r3, r3, #9
 80053ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80053fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005402:	edd7 6a07 	vldr	s13, [r7, #28]
 8005406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800540a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800540e:	ee17 2a90 	vmov	r2, s15
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005416:	4b1f      	ldr	r3, [pc, #124]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541a:	0c1b      	lsrs	r3, r3, #16
 800541c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005420:	ee07 3a90 	vmov	s15, r3
 8005424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005428:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800542c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005430:	edd7 6a07 	vldr	s13, [r7, #28]
 8005434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005438:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800543c:	ee17 2a90 	vmov	r2, s15
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005444:	4b13      	ldr	r3, [pc, #76]	; (8005494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005448:	0e1b      	lsrs	r3, r3, #24
 800544a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800544e:	ee07 3a90 	vmov	s15, r3
 8005452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005456:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800545a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800545e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005466:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800546a:	ee17 2a90 	vmov	r2, s15
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005472:	e008      	b.n	8005486 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	609a      	str	r2, [r3, #8]
}
 8005486:	bf00      	nop
 8005488:	3724      	adds	r7, #36	; 0x24
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	58024400 	.word	0x58024400
 8005498:	03d09000 	.word	0x03d09000
 800549c:	46000000 	.word	0x46000000
 80054a0:	4c742400 	.word	0x4c742400
 80054a4:	4a742400 	.word	0x4a742400
 80054a8:	4af42400 	.word	0x4af42400

080054ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054ba:	4b53      	ldr	r3, [pc, #332]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80054bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054be:	f003 0303 	and.w	r3, r3, #3
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d101      	bne.n	80054ca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e099      	b.n	80055fe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80054ca:	4b4f      	ldr	r3, [pc, #316]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a4e      	ldr	r2, [pc, #312]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80054d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80054d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054d6:	f7fb fea9 	bl	800122c <HAL_GetTick>
 80054da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054dc:	e008      	b.n	80054f0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054de:	f7fb fea5 	bl	800122c <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d901      	bls.n	80054f0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e086      	b.n	80055fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054f0:	4b45      	ldr	r3, [pc, #276]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1f0      	bne.n	80054de <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80054fc:	4b42      	ldr	r3, [pc, #264]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80054fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005500:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	031b      	lsls	r3, r3, #12
 800550a:	493f      	ldr	r1, [pc, #252]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 800550c:	4313      	orrs	r3, r2
 800550e:	628b      	str	r3, [r1, #40]	; 0x28
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	3b01      	subs	r3, #1
 8005516:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	3b01      	subs	r3, #1
 8005520:	025b      	lsls	r3, r3, #9
 8005522:	b29b      	uxth	r3, r3
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	3b01      	subs	r3, #1
 800552c:	041b      	lsls	r3, r3, #16
 800552e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005532:	431a      	orrs	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	3b01      	subs	r3, #1
 800553a:	061b      	lsls	r3, r3, #24
 800553c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005540:	4931      	ldr	r1, [pc, #196]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005542:	4313      	orrs	r3, r2
 8005544:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005546:	4b30      	ldr	r3, [pc, #192]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	492d      	ldr	r1, [pc, #180]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005554:	4313      	orrs	r3, r2
 8005556:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005558:	4b2b      	ldr	r3, [pc, #172]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 800555a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555c:	f023 0220 	bic.w	r2, r3, #32
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	4928      	ldr	r1, [pc, #160]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005566:	4313      	orrs	r3, r2
 8005568:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800556a:	4b27      	ldr	r3, [pc, #156]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 800556c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556e:	4a26      	ldr	r2, [pc, #152]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005570:	f023 0310 	bic.w	r3, r3, #16
 8005574:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005576:	4b24      	ldr	r3, [pc, #144]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800557a:	4b24      	ldr	r3, [pc, #144]	; (800560c <RCCEx_PLL2_Config+0x160>)
 800557c:	4013      	ands	r3, r2
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	69d2      	ldr	r2, [r2, #28]
 8005582:	00d2      	lsls	r2, r2, #3
 8005584:	4920      	ldr	r1, [pc, #128]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005586:	4313      	orrs	r3, r2
 8005588:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800558a:	4b1f      	ldr	r3, [pc, #124]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 800558c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558e:	4a1e      	ldr	r2, [pc, #120]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 8005590:	f043 0310 	orr.w	r3, r3, #16
 8005594:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d106      	bne.n	80055aa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800559c:	4b1a      	ldr	r3, [pc, #104]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a0:	4a19      	ldr	r2, [pc, #100]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80055a8:	e00f      	b.n	80055ca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d106      	bne.n	80055be <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80055b0:	4b15      	ldr	r3, [pc, #84]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b4:	4a14      	ldr	r2, [pc, #80]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 80055bc:	e005      	b.n	80055ca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80055be:	4b12      	ldr	r3, [pc, #72]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c2:	4a11      	ldr	r2, [pc, #68]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80055ca:	4b0f      	ldr	r3, [pc, #60]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a0e      	ldr	r2, [pc, #56]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055d6:	f7fb fe29 	bl	800122c <HAL_GetTick>
 80055da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055dc:	e008      	b.n	80055f0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80055de:	f7fb fe25 	bl	800122c <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d901      	bls.n	80055f0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e006      	b.n	80055fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <RCCEx_PLL2_Config+0x15c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0f0      	beq.n	80055de <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	58024400 	.word	0x58024400
 800560c:	ffff0007 	.word	0xffff0007

08005610 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800561e:	4b53      	ldr	r3, [pc, #332]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	2b03      	cmp	r3, #3
 8005628:	d101      	bne.n	800562e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e099      	b.n	8005762 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800562e:	4b4f      	ldr	r3, [pc, #316]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a4e      	ldr	r2, [pc, #312]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005638:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800563a:	f7fb fdf7 	bl	800122c <HAL_GetTick>
 800563e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005640:	e008      	b.n	8005654 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005642:	f7fb fdf3 	bl	800122c <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d901      	bls.n	8005654 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e086      	b.n	8005762 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005654:	4b45      	ldr	r3, [pc, #276]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1f0      	bne.n	8005642 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005660:	4b42      	ldr	r3, [pc, #264]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005664:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	051b      	lsls	r3, r3, #20
 800566e:	493f      	ldr	r1, [pc, #252]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005670:	4313      	orrs	r3, r2
 8005672:	628b      	str	r3, [r1, #40]	; 0x28
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	3b01      	subs	r3, #1
 800567a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	3b01      	subs	r3, #1
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	b29b      	uxth	r3, r3
 8005688:	431a      	orrs	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	3b01      	subs	r3, #1
 8005690:	041b      	lsls	r3, r3, #16
 8005692:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	3b01      	subs	r3, #1
 800569e:	061b      	lsls	r3, r3, #24
 80056a0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80056a4:	4931      	ldr	r1, [pc, #196]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80056aa:	4b30      	ldr	r3, [pc, #192]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	492d      	ldr	r1, [pc, #180]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80056bc:	4b2b      	ldr	r3, [pc, #172]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	4928      	ldr	r1, [pc, #160]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80056ce:	4b27      	ldr	r3, [pc, #156]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d2:	4a26      	ldr	r2, [pc, #152]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80056da:	4b24      	ldr	r3, [pc, #144]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056de:	4b24      	ldr	r3, [pc, #144]	; (8005770 <RCCEx_PLL3_Config+0x160>)
 80056e0:	4013      	ands	r3, r2
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	69d2      	ldr	r2, [r2, #28]
 80056e6:	00d2      	lsls	r2, r2, #3
 80056e8:	4920      	ldr	r1, [pc, #128]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80056ee:	4b1f      	ldr	r3, [pc, #124]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f2:	4a1e      	ldr	r2, [pc, #120]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 80056f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d106      	bne.n	800570e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005700:	4b1a      	ldr	r3, [pc, #104]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005704:	4a19      	ldr	r2, [pc, #100]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005706:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800570a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800570c:	e00f      	b.n	800572e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d106      	bne.n	8005722 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005714:	4b15      	ldr	r3, [pc, #84]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005718:	4a14      	ldr	r2, [pc, #80]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 800571a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800571e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005720:	e005      	b.n	800572e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005722:	4b12      	ldr	r3, [pc, #72]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005726:	4a11      	ldr	r2, [pc, #68]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005728:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800572c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800572e:	4b0f      	ldr	r3, [pc, #60]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a0e      	ldr	r2, [pc, #56]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005738:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800573a:	f7fb fd77 	bl	800122c <HAL_GetTick>
 800573e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005740:	e008      	b.n	8005754 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005742:	f7fb fd73 	bl	800122c <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d901      	bls.n	8005754 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e006      	b.n	8005762 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005754:	4b05      	ldr	r3, [pc, #20]	; (800576c <RCCEx_PLL3_Config+0x15c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0f0      	beq.n	8005742 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	58024400 	.word	0x58024400
 8005770:	ffff0007 	.word	0xffff0007

08005774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e042      	b.n	800580c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800578c:	2b00      	cmp	r3, #0
 800578e:	d106      	bne.n	800579e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f7fb fb8b 	bl	8000eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2224      	movs	r2, #36	; 0x24
 80057a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0201 	bic.w	r2, r2, #1
 80057b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d002      	beq.n	80057c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fe94 	bl	80064ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f825 	bl	8005814 <UART_SetConfig>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e01b      	b.n	800580c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 ff13 	bl	8006630 <UART_CheckIdleState>
 800580a:	4603      	mov	r3, r0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005818:	b092      	sub	sp, #72	; 0x48
 800581a:	af00      	add	r7, sp, #0
 800581c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	431a      	orrs	r2, r3
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	431a      	orrs	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	69db      	ldr	r3, [r3, #28]
 8005838:	4313      	orrs	r3, r2
 800583a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	4bbe      	ldr	r3, [pc, #760]	; (8005b3c <UART_SetConfig+0x328>)
 8005844:	4013      	ands	r3, r2
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800584c:	430b      	orrs	r3, r1
 800584e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4ab3      	ldr	r2, [pc, #716]	; (8005b40 <UART_SetConfig+0x32c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d004      	beq.n	8005880 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800587c:	4313      	orrs	r3, r2
 800587e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	4baf      	ldr	r3, [pc, #700]	; (8005b44 <UART_SetConfig+0x330>)
 8005888:	4013      	ands	r3, r2
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005890:	430b      	orrs	r3, r1
 8005892:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589a:	f023 010f 	bic.w	r1, r3, #15
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4aa6      	ldr	r2, [pc, #664]	; (8005b48 <UART_SetConfig+0x334>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d177      	bne.n	80059a4 <UART_SetConfig+0x190>
 80058b4:	4ba5      	ldr	r3, [pc, #660]	; (8005b4c <UART_SetConfig+0x338>)
 80058b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058bc:	2b28      	cmp	r3, #40	; 0x28
 80058be:	d86d      	bhi.n	800599c <UART_SetConfig+0x188>
 80058c0:	a201      	add	r2, pc, #4	; (adr r2, 80058c8 <UART_SetConfig+0xb4>)
 80058c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c6:	bf00      	nop
 80058c8:	0800596d 	.word	0x0800596d
 80058cc:	0800599d 	.word	0x0800599d
 80058d0:	0800599d 	.word	0x0800599d
 80058d4:	0800599d 	.word	0x0800599d
 80058d8:	0800599d 	.word	0x0800599d
 80058dc:	0800599d 	.word	0x0800599d
 80058e0:	0800599d 	.word	0x0800599d
 80058e4:	0800599d 	.word	0x0800599d
 80058e8:	08005975 	.word	0x08005975
 80058ec:	0800599d 	.word	0x0800599d
 80058f0:	0800599d 	.word	0x0800599d
 80058f4:	0800599d 	.word	0x0800599d
 80058f8:	0800599d 	.word	0x0800599d
 80058fc:	0800599d 	.word	0x0800599d
 8005900:	0800599d 	.word	0x0800599d
 8005904:	0800599d 	.word	0x0800599d
 8005908:	0800597d 	.word	0x0800597d
 800590c:	0800599d 	.word	0x0800599d
 8005910:	0800599d 	.word	0x0800599d
 8005914:	0800599d 	.word	0x0800599d
 8005918:	0800599d 	.word	0x0800599d
 800591c:	0800599d 	.word	0x0800599d
 8005920:	0800599d 	.word	0x0800599d
 8005924:	0800599d 	.word	0x0800599d
 8005928:	08005985 	.word	0x08005985
 800592c:	0800599d 	.word	0x0800599d
 8005930:	0800599d 	.word	0x0800599d
 8005934:	0800599d 	.word	0x0800599d
 8005938:	0800599d 	.word	0x0800599d
 800593c:	0800599d 	.word	0x0800599d
 8005940:	0800599d 	.word	0x0800599d
 8005944:	0800599d 	.word	0x0800599d
 8005948:	0800598d 	.word	0x0800598d
 800594c:	0800599d 	.word	0x0800599d
 8005950:	0800599d 	.word	0x0800599d
 8005954:	0800599d 	.word	0x0800599d
 8005958:	0800599d 	.word	0x0800599d
 800595c:	0800599d 	.word	0x0800599d
 8005960:	0800599d 	.word	0x0800599d
 8005964:	0800599d 	.word	0x0800599d
 8005968:	08005995 	.word	0x08005995
 800596c:	2301      	movs	r3, #1
 800596e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005972:	e326      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005974:	2304      	movs	r3, #4
 8005976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800597a:	e322      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 800597c:	2308      	movs	r3, #8
 800597e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005982:	e31e      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005984:	2310      	movs	r3, #16
 8005986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800598a:	e31a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 800598c:	2320      	movs	r3, #32
 800598e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005992:	e316      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005994:	2340      	movs	r3, #64	; 0x40
 8005996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800599a:	e312      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 800599c:	2380      	movs	r3, #128	; 0x80
 800599e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059a2:	e30e      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a69      	ldr	r2, [pc, #420]	; (8005b50 <UART_SetConfig+0x33c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d130      	bne.n	8005a10 <UART_SetConfig+0x1fc>
 80059ae:	4b67      	ldr	r3, [pc, #412]	; (8005b4c <UART_SetConfig+0x338>)
 80059b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b2:	f003 0307 	and.w	r3, r3, #7
 80059b6:	2b05      	cmp	r3, #5
 80059b8:	d826      	bhi.n	8005a08 <UART_SetConfig+0x1f4>
 80059ba:	a201      	add	r2, pc, #4	; (adr r2, 80059c0 <UART_SetConfig+0x1ac>)
 80059bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c0:	080059d9 	.word	0x080059d9
 80059c4:	080059e1 	.word	0x080059e1
 80059c8:	080059e9 	.word	0x080059e9
 80059cc:	080059f1 	.word	0x080059f1
 80059d0:	080059f9 	.word	0x080059f9
 80059d4:	08005a01 	.word	0x08005a01
 80059d8:	2300      	movs	r3, #0
 80059da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059de:	e2f0      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 80059e0:	2304      	movs	r3, #4
 80059e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059e6:	e2ec      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 80059e8:	2308      	movs	r3, #8
 80059ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059ee:	e2e8      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 80059f0:	2310      	movs	r3, #16
 80059f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059f6:	e2e4      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 80059f8:	2320      	movs	r3, #32
 80059fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80059fe:	e2e0      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a00:	2340      	movs	r3, #64	; 0x40
 8005a02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a06:	e2dc      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a08:	2380      	movs	r3, #128	; 0x80
 8005a0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a0e:	e2d8      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a4f      	ldr	r2, [pc, #316]	; (8005b54 <UART_SetConfig+0x340>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d130      	bne.n	8005a7c <UART_SetConfig+0x268>
 8005a1a:	4b4c      	ldr	r3, [pc, #304]	; (8005b4c <UART_SetConfig+0x338>)
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	2b05      	cmp	r3, #5
 8005a24:	d826      	bhi.n	8005a74 <UART_SetConfig+0x260>
 8005a26:	a201      	add	r2, pc, #4	; (adr r2, 8005a2c <UART_SetConfig+0x218>)
 8005a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2c:	08005a45 	.word	0x08005a45
 8005a30:	08005a4d 	.word	0x08005a4d
 8005a34:	08005a55 	.word	0x08005a55
 8005a38:	08005a5d 	.word	0x08005a5d
 8005a3c:	08005a65 	.word	0x08005a65
 8005a40:	08005a6d 	.word	0x08005a6d
 8005a44:	2300      	movs	r3, #0
 8005a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a4a:	e2ba      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a4c:	2304      	movs	r3, #4
 8005a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a52:	e2b6      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a54:	2308      	movs	r3, #8
 8005a56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a5a:	e2b2      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a5c:	2310      	movs	r3, #16
 8005a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a62:	e2ae      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a64:	2320      	movs	r3, #32
 8005a66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a6a:	e2aa      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a6c:	2340      	movs	r3, #64	; 0x40
 8005a6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a72:	e2a6      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a74:	2380      	movs	r3, #128	; 0x80
 8005a76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005a7a:	e2a2      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a35      	ldr	r2, [pc, #212]	; (8005b58 <UART_SetConfig+0x344>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d130      	bne.n	8005ae8 <UART_SetConfig+0x2d4>
 8005a86:	4b31      	ldr	r3, [pc, #196]	; (8005b4c <UART_SetConfig+0x338>)
 8005a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	2b05      	cmp	r3, #5
 8005a90:	d826      	bhi.n	8005ae0 <UART_SetConfig+0x2cc>
 8005a92:	a201      	add	r2, pc, #4	; (adr r2, 8005a98 <UART_SetConfig+0x284>)
 8005a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a98:	08005ab1 	.word	0x08005ab1
 8005a9c:	08005ab9 	.word	0x08005ab9
 8005aa0:	08005ac1 	.word	0x08005ac1
 8005aa4:	08005ac9 	.word	0x08005ac9
 8005aa8:	08005ad1 	.word	0x08005ad1
 8005aac:	08005ad9 	.word	0x08005ad9
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ab6:	e284      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ab8:	2304      	movs	r3, #4
 8005aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005abe:	e280      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ac0:	2308      	movs	r3, #8
 8005ac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ac6:	e27c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ac8:	2310      	movs	r3, #16
 8005aca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ace:	e278      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ad0:	2320      	movs	r3, #32
 8005ad2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ad6:	e274      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ad8:	2340      	movs	r3, #64	; 0x40
 8005ada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ade:	e270      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ae0:	2380      	movs	r3, #128	; 0x80
 8005ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ae6:	e26c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a1b      	ldr	r2, [pc, #108]	; (8005b5c <UART_SetConfig+0x348>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d142      	bne.n	8005b78 <UART_SetConfig+0x364>
 8005af2:	4b16      	ldr	r3, [pc, #88]	; (8005b4c <UART_SetConfig+0x338>)
 8005af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	2b05      	cmp	r3, #5
 8005afc:	d838      	bhi.n	8005b70 <UART_SetConfig+0x35c>
 8005afe:	a201      	add	r2, pc, #4	; (adr r2, 8005b04 <UART_SetConfig+0x2f0>)
 8005b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b04:	08005b1d 	.word	0x08005b1d
 8005b08:	08005b25 	.word	0x08005b25
 8005b0c:	08005b2d 	.word	0x08005b2d
 8005b10:	08005b35 	.word	0x08005b35
 8005b14:	08005b61 	.word	0x08005b61
 8005b18:	08005b69 	.word	0x08005b69
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b22:	e24e      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b24:	2304      	movs	r3, #4
 8005b26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b2a:	e24a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b2c:	2308      	movs	r3, #8
 8005b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b32:	e246      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b34:	2310      	movs	r3, #16
 8005b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b3a:	e242      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b3c:	cfff69f3 	.word	0xcfff69f3
 8005b40:	58000c00 	.word	0x58000c00
 8005b44:	11fff4ff 	.word	0x11fff4ff
 8005b48:	40011000 	.word	0x40011000
 8005b4c:	58024400 	.word	0x58024400
 8005b50:	40004400 	.word	0x40004400
 8005b54:	40004800 	.word	0x40004800
 8005b58:	40004c00 	.word	0x40004c00
 8005b5c:	40005000 	.word	0x40005000
 8005b60:	2320      	movs	r3, #32
 8005b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b66:	e22c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b68:	2340      	movs	r3, #64	; 0x40
 8005b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b6e:	e228      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b70:	2380      	movs	r3, #128	; 0x80
 8005b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005b76:	e224      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4ab1      	ldr	r2, [pc, #708]	; (8005e44 <UART_SetConfig+0x630>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d176      	bne.n	8005c70 <UART_SetConfig+0x45c>
 8005b82:	4bb1      	ldr	r3, [pc, #708]	; (8005e48 <UART_SetConfig+0x634>)
 8005b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b8a:	2b28      	cmp	r3, #40	; 0x28
 8005b8c:	d86c      	bhi.n	8005c68 <UART_SetConfig+0x454>
 8005b8e:	a201      	add	r2, pc, #4	; (adr r2, 8005b94 <UART_SetConfig+0x380>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005c39 	.word	0x08005c39
 8005b98:	08005c69 	.word	0x08005c69
 8005b9c:	08005c69 	.word	0x08005c69
 8005ba0:	08005c69 	.word	0x08005c69
 8005ba4:	08005c69 	.word	0x08005c69
 8005ba8:	08005c69 	.word	0x08005c69
 8005bac:	08005c69 	.word	0x08005c69
 8005bb0:	08005c69 	.word	0x08005c69
 8005bb4:	08005c41 	.word	0x08005c41
 8005bb8:	08005c69 	.word	0x08005c69
 8005bbc:	08005c69 	.word	0x08005c69
 8005bc0:	08005c69 	.word	0x08005c69
 8005bc4:	08005c69 	.word	0x08005c69
 8005bc8:	08005c69 	.word	0x08005c69
 8005bcc:	08005c69 	.word	0x08005c69
 8005bd0:	08005c69 	.word	0x08005c69
 8005bd4:	08005c49 	.word	0x08005c49
 8005bd8:	08005c69 	.word	0x08005c69
 8005bdc:	08005c69 	.word	0x08005c69
 8005be0:	08005c69 	.word	0x08005c69
 8005be4:	08005c69 	.word	0x08005c69
 8005be8:	08005c69 	.word	0x08005c69
 8005bec:	08005c69 	.word	0x08005c69
 8005bf0:	08005c69 	.word	0x08005c69
 8005bf4:	08005c51 	.word	0x08005c51
 8005bf8:	08005c69 	.word	0x08005c69
 8005bfc:	08005c69 	.word	0x08005c69
 8005c00:	08005c69 	.word	0x08005c69
 8005c04:	08005c69 	.word	0x08005c69
 8005c08:	08005c69 	.word	0x08005c69
 8005c0c:	08005c69 	.word	0x08005c69
 8005c10:	08005c69 	.word	0x08005c69
 8005c14:	08005c59 	.word	0x08005c59
 8005c18:	08005c69 	.word	0x08005c69
 8005c1c:	08005c69 	.word	0x08005c69
 8005c20:	08005c69 	.word	0x08005c69
 8005c24:	08005c69 	.word	0x08005c69
 8005c28:	08005c69 	.word	0x08005c69
 8005c2c:	08005c69 	.word	0x08005c69
 8005c30:	08005c69 	.word	0x08005c69
 8005c34:	08005c61 	.word	0x08005c61
 8005c38:	2301      	movs	r3, #1
 8005c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c3e:	e1c0      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c40:	2304      	movs	r3, #4
 8005c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c46:	e1bc      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c48:	2308      	movs	r3, #8
 8005c4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c4e:	e1b8      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c50:	2310      	movs	r3, #16
 8005c52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c56:	e1b4      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c58:	2320      	movs	r3, #32
 8005c5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c5e:	e1b0      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c60:	2340      	movs	r3, #64	; 0x40
 8005c62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c66:	e1ac      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c68:	2380      	movs	r3, #128	; 0x80
 8005c6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005c6e:	e1a8      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a75      	ldr	r2, [pc, #468]	; (8005e4c <UART_SetConfig+0x638>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d130      	bne.n	8005cdc <UART_SetConfig+0x4c8>
 8005c7a:	4b73      	ldr	r3, [pc, #460]	; (8005e48 <UART_SetConfig+0x634>)
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c7e:	f003 0307 	and.w	r3, r3, #7
 8005c82:	2b05      	cmp	r3, #5
 8005c84:	d826      	bhi.n	8005cd4 <UART_SetConfig+0x4c0>
 8005c86:	a201      	add	r2, pc, #4	; (adr r2, 8005c8c <UART_SetConfig+0x478>)
 8005c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c8c:	08005ca5 	.word	0x08005ca5
 8005c90:	08005cad 	.word	0x08005cad
 8005c94:	08005cb5 	.word	0x08005cb5
 8005c98:	08005cbd 	.word	0x08005cbd
 8005c9c:	08005cc5 	.word	0x08005cc5
 8005ca0:	08005ccd 	.word	0x08005ccd
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005caa:	e18a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cac:	2304      	movs	r3, #4
 8005cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cb2:	e186      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cb4:	2308      	movs	r3, #8
 8005cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cba:	e182      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cbc:	2310      	movs	r3, #16
 8005cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cc2:	e17e      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cc4:	2320      	movs	r3, #32
 8005cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cca:	e17a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005ccc:	2340      	movs	r3, #64	; 0x40
 8005cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cd2:	e176      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cd4:	2380      	movs	r3, #128	; 0x80
 8005cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005cda:	e172      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a5b      	ldr	r2, [pc, #364]	; (8005e50 <UART_SetConfig+0x63c>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d130      	bne.n	8005d48 <UART_SetConfig+0x534>
 8005ce6:	4b58      	ldr	r3, [pc, #352]	; (8005e48 <UART_SetConfig+0x634>)
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	2b05      	cmp	r3, #5
 8005cf0:	d826      	bhi.n	8005d40 <UART_SetConfig+0x52c>
 8005cf2:	a201      	add	r2, pc, #4	; (adr r2, 8005cf8 <UART_SetConfig+0x4e4>)
 8005cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf8:	08005d11 	.word	0x08005d11
 8005cfc:	08005d19 	.word	0x08005d19
 8005d00:	08005d21 	.word	0x08005d21
 8005d04:	08005d29 	.word	0x08005d29
 8005d08:	08005d31 	.word	0x08005d31
 8005d0c:	08005d39 	.word	0x08005d39
 8005d10:	2300      	movs	r3, #0
 8005d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d16:	e154      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d18:	2304      	movs	r3, #4
 8005d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d1e:	e150      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d20:	2308      	movs	r3, #8
 8005d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d26:	e14c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d28:	2310      	movs	r3, #16
 8005d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d2e:	e148      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d30:	2320      	movs	r3, #32
 8005d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d36:	e144      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d38:	2340      	movs	r3, #64	; 0x40
 8005d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d3e:	e140      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d40:	2380      	movs	r3, #128	; 0x80
 8005d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005d46:	e13c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a41      	ldr	r2, [pc, #260]	; (8005e54 <UART_SetConfig+0x640>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	f040 8082 	bne.w	8005e58 <UART_SetConfig+0x644>
 8005d54:	4b3c      	ldr	r3, [pc, #240]	; (8005e48 <UART_SetConfig+0x634>)
 8005d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d5c:	2b28      	cmp	r3, #40	; 0x28
 8005d5e:	d86d      	bhi.n	8005e3c <UART_SetConfig+0x628>
 8005d60:	a201      	add	r2, pc, #4	; (adr r2, 8005d68 <UART_SetConfig+0x554>)
 8005d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d66:	bf00      	nop
 8005d68:	08005e0d 	.word	0x08005e0d
 8005d6c:	08005e3d 	.word	0x08005e3d
 8005d70:	08005e3d 	.word	0x08005e3d
 8005d74:	08005e3d 	.word	0x08005e3d
 8005d78:	08005e3d 	.word	0x08005e3d
 8005d7c:	08005e3d 	.word	0x08005e3d
 8005d80:	08005e3d 	.word	0x08005e3d
 8005d84:	08005e3d 	.word	0x08005e3d
 8005d88:	08005e15 	.word	0x08005e15
 8005d8c:	08005e3d 	.word	0x08005e3d
 8005d90:	08005e3d 	.word	0x08005e3d
 8005d94:	08005e3d 	.word	0x08005e3d
 8005d98:	08005e3d 	.word	0x08005e3d
 8005d9c:	08005e3d 	.word	0x08005e3d
 8005da0:	08005e3d 	.word	0x08005e3d
 8005da4:	08005e3d 	.word	0x08005e3d
 8005da8:	08005e1d 	.word	0x08005e1d
 8005dac:	08005e3d 	.word	0x08005e3d
 8005db0:	08005e3d 	.word	0x08005e3d
 8005db4:	08005e3d 	.word	0x08005e3d
 8005db8:	08005e3d 	.word	0x08005e3d
 8005dbc:	08005e3d 	.word	0x08005e3d
 8005dc0:	08005e3d 	.word	0x08005e3d
 8005dc4:	08005e3d 	.word	0x08005e3d
 8005dc8:	08005e25 	.word	0x08005e25
 8005dcc:	08005e3d 	.word	0x08005e3d
 8005dd0:	08005e3d 	.word	0x08005e3d
 8005dd4:	08005e3d 	.word	0x08005e3d
 8005dd8:	08005e3d 	.word	0x08005e3d
 8005ddc:	08005e3d 	.word	0x08005e3d
 8005de0:	08005e3d 	.word	0x08005e3d
 8005de4:	08005e3d 	.word	0x08005e3d
 8005de8:	08005e2d 	.word	0x08005e2d
 8005dec:	08005e3d 	.word	0x08005e3d
 8005df0:	08005e3d 	.word	0x08005e3d
 8005df4:	08005e3d 	.word	0x08005e3d
 8005df8:	08005e3d 	.word	0x08005e3d
 8005dfc:	08005e3d 	.word	0x08005e3d
 8005e00:	08005e3d 	.word	0x08005e3d
 8005e04:	08005e3d 	.word	0x08005e3d
 8005e08:	08005e35 	.word	0x08005e35
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e12:	e0d6      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e14:	2304      	movs	r3, #4
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e1a:	e0d2      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e1c:	2308      	movs	r3, #8
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e22:	e0ce      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e24:	2310      	movs	r3, #16
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e2a:	e0ca      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e2c:	2320      	movs	r3, #32
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e32:	e0c6      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e34:	2340      	movs	r3, #64	; 0x40
 8005e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e3a:	e0c2      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e3c:	2380      	movs	r3, #128	; 0x80
 8005e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005e42:	e0be      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005e44:	40011400 	.word	0x40011400
 8005e48:	58024400 	.word	0x58024400
 8005e4c:	40007800 	.word	0x40007800
 8005e50:	40007c00 	.word	0x40007c00
 8005e54:	40011800 	.word	0x40011800
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4aad      	ldr	r2, [pc, #692]	; (8006114 <UART_SetConfig+0x900>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d176      	bne.n	8005f50 <UART_SetConfig+0x73c>
 8005e62:	4bad      	ldr	r3, [pc, #692]	; (8006118 <UART_SetConfig+0x904>)
 8005e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e6a:	2b28      	cmp	r3, #40	; 0x28
 8005e6c:	d86c      	bhi.n	8005f48 <UART_SetConfig+0x734>
 8005e6e:	a201      	add	r2, pc, #4	; (adr r2, 8005e74 <UART_SetConfig+0x660>)
 8005e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e74:	08005f19 	.word	0x08005f19
 8005e78:	08005f49 	.word	0x08005f49
 8005e7c:	08005f49 	.word	0x08005f49
 8005e80:	08005f49 	.word	0x08005f49
 8005e84:	08005f49 	.word	0x08005f49
 8005e88:	08005f49 	.word	0x08005f49
 8005e8c:	08005f49 	.word	0x08005f49
 8005e90:	08005f49 	.word	0x08005f49
 8005e94:	08005f21 	.word	0x08005f21
 8005e98:	08005f49 	.word	0x08005f49
 8005e9c:	08005f49 	.word	0x08005f49
 8005ea0:	08005f49 	.word	0x08005f49
 8005ea4:	08005f49 	.word	0x08005f49
 8005ea8:	08005f49 	.word	0x08005f49
 8005eac:	08005f49 	.word	0x08005f49
 8005eb0:	08005f49 	.word	0x08005f49
 8005eb4:	08005f29 	.word	0x08005f29
 8005eb8:	08005f49 	.word	0x08005f49
 8005ebc:	08005f49 	.word	0x08005f49
 8005ec0:	08005f49 	.word	0x08005f49
 8005ec4:	08005f49 	.word	0x08005f49
 8005ec8:	08005f49 	.word	0x08005f49
 8005ecc:	08005f49 	.word	0x08005f49
 8005ed0:	08005f49 	.word	0x08005f49
 8005ed4:	08005f31 	.word	0x08005f31
 8005ed8:	08005f49 	.word	0x08005f49
 8005edc:	08005f49 	.word	0x08005f49
 8005ee0:	08005f49 	.word	0x08005f49
 8005ee4:	08005f49 	.word	0x08005f49
 8005ee8:	08005f49 	.word	0x08005f49
 8005eec:	08005f49 	.word	0x08005f49
 8005ef0:	08005f49 	.word	0x08005f49
 8005ef4:	08005f39 	.word	0x08005f39
 8005ef8:	08005f49 	.word	0x08005f49
 8005efc:	08005f49 	.word	0x08005f49
 8005f00:	08005f49 	.word	0x08005f49
 8005f04:	08005f49 	.word	0x08005f49
 8005f08:	08005f49 	.word	0x08005f49
 8005f0c:	08005f49 	.word	0x08005f49
 8005f10:	08005f49 	.word	0x08005f49
 8005f14:	08005f41 	.word	0x08005f41
 8005f18:	2301      	movs	r3, #1
 8005f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f1e:	e050      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f20:	2304      	movs	r3, #4
 8005f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f26:	e04c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f28:	2308      	movs	r3, #8
 8005f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f2e:	e048      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f30:	2310      	movs	r3, #16
 8005f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f36:	e044      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f38:	2320      	movs	r3, #32
 8005f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f3e:	e040      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f40:	2340      	movs	r3, #64	; 0x40
 8005f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f46:	e03c      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f48:	2380      	movs	r3, #128	; 0x80
 8005f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f4e:	e038      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a71      	ldr	r2, [pc, #452]	; (800611c <UART_SetConfig+0x908>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d130      	bne.n	8005fbc <UART_SetConfig+0x7a8>
 8005f5a:	4b6f      	ldr	r3, [pc, #444]	; (8006118 <UART_SetConfig+0x904>)
 8005f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f5e:	f003 0307 	and.w	r3, r3, #7
 8005f62:	2b05      	cmp	r3, #5
 8005f64:	d826      	bhi.n	8005fb4 <UART_SetConfig+0x7a0>
 8005f66:	a201      	add	r2, pc, #4	; (adr r2, 8005f6c <UART_SetConfig+0x758>)
 8005f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6c:	08005f85 	.word	0x08005f85
 8005f70:	08005f8d 	.word	0x08005f8d
 8005f74:	08005f95 	.word	0x08005f95
 8005f78:	08005f9d 	.word	0x08005f9d
 8005f7c:	08005fa5 	.word	0x08005fa5
 8005f80:	08005fad 	.word	0x08005fad
 8005f84:	2302      	movs	r3, #2
 8005f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f8a:	e01a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f8c:	2304      	movs	r3, #4
 8005f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f92:	e016      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f94:	2308      	movs	r3, #8
 8005f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f9a:	e012      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fa2:	e00e      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005fa4:	2320      	movs	r3, #32
 8005fa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005faa:	e00a      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005fac:	2340      	movs	r3, #64	; 0x40
 8005fae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fb2:	e006      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005fb4:	2380      	movs	r3, #128	; 0x80
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fba:	e002      	b.n	8005fc2 <UART_SetConfig+0x7ae>
 8005fbc:	2380      	movs	r3, #128	; 0x80
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a55      	ldr	r2, [pc, #340]	; (800611c <UART_SetConfig+0x908>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	f040 80f8 	bne.w	80061be <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005fd2:	2b20      	cmp	r3, #32
 8005fd4:	dc46      	bgt.n	8006064 <UART_SetConfig+0x850>
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	db75      	blt.n	80060c6 <UART_SetConfig+0x8b2>
 8005fda:	3b02      	subs	r3, #2
 8005fdc:	2b1e      	cmp	r3, #30
 8005fde:	d872      	bhi.n	80060c6 <UART_SetConfig+0x8b2>
 8005fe0:	a201      	add	r2, pc, #4	; (adr r2, 8005fe8 <UART_SetConfig+0x7d4>)
 8005fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe6:	bf00      	nop
 8005fe8:	0800606b 	.word	0x0800606b
 8005fec:	080060c7 	.word	0x080060c7
 8005ff0:	08006073 	.word	0x08006073
 8005ff4:	080060c7 	.word	0x080060c7
 8005ff8:	080060c7 	.word	0x080060c7
 8005ffc:	080060c7 	.word	0x080060c7
 8006000:	08006083 	.word	0x08006083
 8006004:	080060c7 	.word	0x080060c7
 8006008:	080060c7 	.word	0x080060c7
 800600c:	080060c7 	.word	0x080060c7
 8006010:	080060c7 	.word	0x080060c7
 8006014:	080060c7 	.word	0x080060c7
 8006018:	080060c7 	.word	0x080060c7
 800601c:	080060c7 	.word	0x080060c7
 8006020:	08006093 	.word	0x08006093
 8006024:	080060c7 	.word	0x080060c7
 8006028:	080060c7 	.word	0x080060c7
 800602c:	080060c7 	.word	0x080060c7
 8006030:	080060c7 	.word	0x080060c7
 8006034:	080060c7 	.word	0x080060c7
 8006038:	080060c7 	.word	0x080060c7
 800603c:	080060c7 	.word	0x080060c7
 8006040:	080060c7 	.word	0x080060c7
 8006044:	080060c7 	.word	0x080060c7
 8006048:	080060c7 	.word	0x080060c7
 800604c:	080060c7 	.word	0x080060c7
 8006050:	080060c7 	.word	0x080060c7
 8006054:	080060c7 	.word	0x080060c7
 8006058:	080060c7 	.word	0x080060c7
 800605c:	080060c7 	.word	0x080060c7
 8006060:	080060b9 	.word	0x080060b9
 8006064:	2b40      	cmp	r3, #64	; 0x40
 8006066:	d02a      	beq.n	80060be <UART_SetConfig+0x8aa>
 8006068:	e02d      	b.n	80060c6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800606a:	f7fe ff61 	bl	8004f30 <HAL_RCCEx_GetD3PCLK1Freq>
 800606e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006070:	e02f      	b.n	80060d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006076:	4618      	mov	r0, r3
 8006078:	f7fe ff70 	bl	8004f5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800607c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006080:	e027      	b.n	80060d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006082:	f107 0318 	add.w	r3, r7, #24
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff f8bc 	bl	8005204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006090:	e01f      	b.n	80060d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006092:	4b21      	ldr	r3, [pc, #132]	; (8006118 <UART_SetConfig+0x904>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0320 	and.w	r3, r3, #32
 800609a:	2b00      	cmp	r3, #0
 800609c:	d009      	beq.n	80060b2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800609e:	4b1e      	ldr	r3, [pc, #120]	; (8006118 <UART_SetConfig+0x904>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	08db      	lsrs	r3, r3, #3
 80060a4:	f003 0303 	and.w	r3, r3, #3
 80060a8:	4a1d      	ldr	r2, [pc, #116]	; (8006120 <UART_SetConfig+0x90c>)
 80060aa:	fa22 f303 	lsr.w	r3, r2, r3
 80060ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060b0:	e00f      	b.n	80060d2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80060b2:	4b1b      	ldr	r3, [pc, #108]	; (8006120 <UART_SetConfig+0x90c>)
 80060b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060b6:	e00c      	b.n	80060d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80060b8:	4b1a      	ldr	r3, [pc, #104]	; (8006124 <UART_SetConfig+0x910>)
 80060ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060bc:	e009      	b.n	80060d2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80060c4:	e005      	b.n	80060d2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80060c6:	2300      	movs	r3, #0
 80060c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80060d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f000 81ee 	beq.w	80064b6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	4a12      	ldr	r2, [pc, #72]	; (8006128 <UART_SetConfig+0x914>)
 80060e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80060ec:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	005b      	lsls	r3, r3, #1
 80060f6:	4413      	add	r3, r2
 80060f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d305      	bcc.n	800610a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006104:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006106:	429a      	cmp	r2, r3
 8006108:	d910      	bls.n	800612c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006110:	e1d1      	b.n	80064b6 <UART_SetConfig+0xca2>
 8006112:	bf00      	nop
 8006114:	40011c00 	.word	0x40011c00
 8006118:	58024400 	.word	0x58024400
 800611c:	58000c00 	.word	0x58000c00
 8006120:	03d09000 	.word	0x03d09000
 8006124:	003d0900 	.word	0x003d0900
 8006128:	08006bb4 	.word	0x08006bb4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800612c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800612e:	2200      	movs	r2, #0
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	60fa      	str	r2, [r7, #12]
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006138:	4ac0      	ldr	r2, [pc, #768]	; (800643c <UART_SetConfig+0xc28>)
 800613a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800613e:	b29b      	uxth	r3, r3
 8006140:	2200      	movs	r2, #0
 8006142:	603b      	str	r3, [r7, #0]
 8006144:	607a      	str	r2, [r7, #4]
 8006146:	e9d7 2300 	ldrd	r2, r3, [r7]
 800614a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800614e:	f7fa f8dd 	bl	800030c <__aeabi_uldivmod>
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	4610      	mov	r0, r2
 8006158:	4619      	mov	r1, r3
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	020b      	lsls	r3, r1, #8
 8006164:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006168:	0202      	lsls	r2, r0, #8
 800616a:	6979      	ldr	r1, [r7, #20]
 800616c:	6849      	ldr	r1, [r1, #4]
 800616e:	0849      	lsrs	r1, r1, #1
 8006170:	2000      	movs	r0, #0
 8006172:	460c      	mov	r4, r1
 8006174:	4605      	mov	r5, r0
 8006176:	eb12 0804 	adds.w	r8, r2, r4
 800617a:	eb43 0905 	adc.w	r9, r3, r5
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	469a      	mov	sl, r3
 8006186:	4693      	mov	fp, r2
 8006188:	4652      	mov	r2, sl
 800618a:	465b      	mov	r3, fp
 800618c:	4640      	mov	r0, r8
 800618e:	4649      	mov	r1, r9
 8006190:	f7fa f8bc 	bl	800030c <__aeabi_uldivmod>
 8006194:	4602      	mov	r2, r0
 8006196:	460b      	mov	r3, r1
 8006198:	4613      	mov	r3, r2
 800619a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800619c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061a2:	d308      	bcc.n	80061b6 <UART_SetConfig+0x9a2>
 80061a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061aa:	d204      	bcs.n	80061b6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061b2:	60da      	str	r2, [r3, #12]
 80061b4:	e17f      	b.n	80064b6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80061bc:	e17b      	b.n	80064b6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061c6:	f040 80bd 	bne.w	8006344 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80061ca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80061ce:	2b20      	cmp	r3, #32
 80061d0:	dc48      	bgt.n	8006264 <UART_SetConfig+0xa50>
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	db7b      	blt.n	80062ce <UART_SetConfig+0xaba>
 80061d6:	2b20      	cmp	r3, #32
 80061d8:	d879      	bhi.n	80062ce <UART_SetConfig+0xaba>
 80061da:	a201      	add	r2, pc, #4	; (adr r2, 80061e0 <UART_SetConfig+0x9cc>)
 80061dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e0:	0800626b 	.word	0x0800626b
 80061e4:	08006273 	.word	0x08006273
 80061e8:	080062cf 	.word	0x080062cf
 80061ec:	080062cf 	.word	0x080062cf
 80061f0:	0800627b 	.word	0x0800627b
 80061f4:	080062cf 	.word	0x080062cf
 80061f8:	080062cf 	.word	0x080062cf
 80061fc:	080062cf 	.word	0x080062cf
 8006200:	0800628b 	.word	0x0800628b
 8006204:	080062cf 	.word	0x080062cf
 8006208:	080062cf 	.word	0x080062cf
 800620c:	080062cf 	.word	0x080062cf
 8006210:	080062cf 	.word	0x080062cf
 8006214:	080062cf 	.word	0x080062cf
 8006218:	080062cf 	.word	0x080062cf
 800621c:	080062cf 	.word	0x080062cf
 8006220:	0800629b 	.word	0x0800629b
 8006224:	080062cf 	.word	0x080062cf
 8006228:	080062cf 	.word	0x080062cf
 800622c:	080062cf 	.word	0x080062cf
 8006230:	080062cf 	.word	0x080062cf
 8006234:	080062cf 	.word	0x080062cf
 8006238:	080062cf 	.word	0x080062cf
 800623c:	080062cf 	.word	0x080062cf
 8006240:	080062cf 	.word	0x080062cf
 8006244:	080062cf 	.word	0x080062cf
 8006248:	080062cf 	.word	0x080062cf
 800624c:	080062cf 	.word	0x080062cf
 8006250:	080062cf 	.word	0x080062cf
 8006254:	080062cf 	.word	0x080062cf
 8006258:	080062cf 	.word	0x080062cf
 800625c:	080062cf 	.word	0x080062cf
 8006260:	080062c1 	.word	0x080062c1
 8006264:	2b40      	cmp	r3, #64	; 0x40
 8006266:	d02e      	beq.n	80062c6 <UART_SetConfig+0xab2>
 8006268:	e031      	b.n	80062ce <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800626a:	f7fd fc95 	bl	8003b98 <HAL_RCC_GetPCLK1Freq>
 800626e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006270:	e033      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006272:	f7fd fca7 	bl	8003bc4 <HAL_RCC_GetPCLK2Freq>
 8006276:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006278:	e02f      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800627a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800627e:	4618      	mov	r0, r3
 8006280:	f7fe fe6c 	bl	8004f5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006288:	e027      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800628a:	f107 0318 	add.w	r3, r7, #24
 800628e:	4618      	mov	r0, r3
 8006290:	f7fe ffb8 	bl	8005204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006298:	e01f      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800629a:	4b69      	ldr	r3, [pc, #420]	; (8006440 <UART_SetConfig+0xc2c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0320 	and.w	r3, r3, #32
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d009      	beq.n	80062ba <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80062a6:	4b66      	ldr	r3, [pc, #408]	; (8006440 <UART_SetConfig+0xc2c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	08db      	lsrs	r3, r3, #3
 80062ac:	f003 0303 	and.w	r3, r3, #3
 80062b0:	4a64      	ldr	r2, [pc, #400]	; (8006444 <UART_SetConfig+0xc30>)
 80062b2:	fa22 f303 	lsr.w	r3, r2, r3
 80062b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062b8:	e00f      	b.n	80062da <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80062ba:	4b62      	ldr	r3, [pc, #392]	; (8006444 <UART_SetConfig+0xc30>)
 80062bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062be:	e00c      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80062c0:	4b61      	ldr	r3, [pc, #388]	; (8006448 <UART_SetConfig+0xc34>)
 80062c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062c4:	e009      	b.n	80062da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80062cc:	e005      	b.n	80062da <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80062d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 80ea 	beq.w	80064b6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	4a55      	ldr	r2, [pc, #340]	; (800643c <UART_SetConfig+0xc28>)
 80062e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062ec:	461a      	mov	r2, r3
 80062ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80062f4:	005a      	lsls	r2, r3, #1
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	085b      	lsrs	r3, r3, #1
 80062fc:	441a      	add	r2, r3
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	fbb2 f3f3 	udiv	r3, r2, r3
 8006306:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630a:	2b0f      	cmp	r3, #15
 800630c:	d916      	bls.n	800633c <UART_SetConfig+0xb28>
 800630e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006314:	d212      	bcs.n	800633c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006318:	b29b      	uxth	r3, r3
 800631a:	f023 030f 	bic.w	r3, r3, #15
 800631e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006322:	085b      	lsrs	r3, r3, #1
 8006324:	b29b      	uxth	r3, r3
 8006326:	f003 0307 	and.w	r3, r3, #7
 800632a:	b29a      	uxth	r2, r3
 800632c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800632e:	4313      	orrs	r3, r2
 8006330:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006338:	60da      	str	r2, [r3, #12]
 800633a:	e0bc      	b.n	80064b6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006342:	e0b8      	b.n	80064b6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006344:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006348:	2b20      	cmp	r3, #32
 800634a:	dc4b      	bgt.n	80063e4 <UART_SetConfig+0xbd0>
 800634c:	2b00      	cmp	r3, #0
 800634e:	f2c0 8087 	blt.w	8006460 <UART_SetConfig+0xc4c>
 8006352:	2b20      	cmp	r3, #32
 8006354:	f200 8084 	bhi.w	8006460 <UART_SetConfig+0xc4c>
 8006358:	a201      	add	r2, pc, #4	; (adr r2, 8006360 <UART_SetConfig+0xb4c>)
 800635a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635e:	bf00      	nop
 8006360:	080063eb 	.word	0x080063eb
 8006364:	080063f3 	.word	0x080063f3
 8006368:	08006461 	.word	0x08006461
 800636c:	08006461 	.word	0x08006461
 8006370:	080063fb 	.word	0x080063fb
 8006374:	08006461 	.word	0x08006461
 8006378:	08006461 	.word	0x08006461
 800637c:	08006461 	.word	0x08006461
 8006380:	0800640b 	.word	0x0800640b
 8006384:	08006461 	.word	0x08006461
 8006388:	08006461 	.word	0x08006461
 800638c:	08006461 	.word	0x08006461
 8006390:	08006461 	.word	0x08006461
 8006394:	08006461 	.word	0x08006461
 8006398:	08006461 	.word	0x08006461
 800639c:	08006461 	.word	0x08006461
 80063a0:	0800641b 	.word	0x0800641b
 80063a4:	08006461 	.word	0x08006461
 80063a8:	08006461 	.word	0x08006461
 80063ac:	08006461 	.word	0x08006461
 80063b0:	08006461 	.word	0x08006461
 80063b4:	08006461 	.word	0x08006461
 80063b8:	08006461 	.word	0x08006461
 80063bc:	08006461 	.word	0x08006461
 80063c0:	08006461 	.word	0x08006461
 80063c4:	08006461 	.word	0x08006461
 80063c8:	08006461 	.word	0x08006461
 80063cc:	08006461 	.word	0x08006461
 80063d0:	08006461 	.word	0x08006461
 80063d4:	08006461 	.word	0x08006461
 80063d8:	08006461 	.word	0x08006461
 80063dc:	08006461 	.word	0x08006461
 80063e0:	08006453 	.word	0x08006453
 80063e4:	2b40      	cmp	r3, #64	; 0x40
 80063e6:	d037      	beq.n	8006458 <UART_SetConfig+0xc44>
 80063e8:	e03a      	b.n	8006460 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063ea:	f7fd fbd5 	bl	8003b98 <HAL_RCC_GetPCLK1Freq>
 80063ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063f0:	e03c      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063f2:	f7fd fbe7 	bl	8003bc4 <HAL_RCC_GetPCLK2Freq>
 80063f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80063f8:	e038      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fe fdac 	bl	8004f5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006408:	e030      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800640a:	f107 0318 	add.w	r3, r7, #24
 800640e:	4618      	mov	r0, r3
 8006410:	f7fe fef8 	bl	8005204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006418:	e028      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800641a:	4b09      	ldr	r3, [pc, #36]	; (8006440 <UART_SetConfig+0xc2c>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0320 	and.w	r3, r3, #32
 8006422:	2b00      	cmp	r3, #0
 8006424:	d012      	beq.n	800644c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006426:	4b06      	ldr	r3, [pc, #24]	; (8006440 <UART_SetConfig+0xc2c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	08db      	lsrs	r3, r3, #3
 800642c:	f003 0303 	and.w	r3, r3, #3
 8006430:	4a04      	ldr	r2, [pc, #16]	; (8006444 <UART_SetConfig+0xc30>)
 8006432:	fa22 f303 	lsr.w	r3, r2, r3
 8006436:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006438:	e018      	b.n	800646c <UART_SetConfig+0xc58>
 800643a:	bf00      	nop
 800643c:	08006bb4 	.word	0x08006bb4
 8006440:	58024400 	.word	0x58024400
 8006444:	03d09000 	.word	0x03d09000
 8006448:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800644c:	4b24      	ldr	r3, [pc, #144]	; (80064e0 <UART_SetConfig+0xccc>)
 800644e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006450:	e00c      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006452:	4b24      	ldr	r3, [pc, #144]	; (80064e4 <UART_SetConfig+0xcd0>)
 8006454:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006456:	e009      	b.n	800646c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800645c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800645e:	e005      	b.n	800646c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800646a:	bf00      	nop
    }

    if (pclk != 0U)
 800646c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d021      	beq.n	80064b6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	4a1c      	ldr	r2, [pc, #112]	; (80064e8 <UART_SetConfig+0xcd4>)
 8006478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800647c:	461a      	mov	r2, r3
 800647e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006480:	fbb3 f2f2 	udiv	r2, r3, r2
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	085b      	lsrs	r3, r3, #1
 800648a:	441a      	add	r2, r3
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	fbb2 f3f3 	udiv	r3, r2, r3
 8006494:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006498:	2b0f      	cmp	r3, #15
 800649a:	d909      	bls.n	80064b0 <UART_SetConfig+0xc9c>
 800649c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064a2:	d205      	bcs.n	80064b0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	60da      	str	r2, [r3, #12]
 80064ae:	e002      	b.n	80064b6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	2200      	movs	r2, #0
 80064ca:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2200      	movs	r2, #0
 80064d0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80064d2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3748      	adds	r7, #72	; 0x48
 80064da:	46bd      	mov	sp, r7
 80064dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064e0:	03d09000 	.word	0x03d09000
 80064e4:	003d0900 	.word	0x003d0900
 80064e8:	08006bb4 	.word	0x08006bb4

080064ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f8:	f003 0308 	and.w	r3, r3, #8
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00a      	beq.n	8006516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00a      	beq.n	8006538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00a      	beq.n	800655a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	430a      	orrs	r2, r1
 8006558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00a      	beq.n	800657c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006580:	f003 0310 	and.w	r3, r3, #16
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00a      	beq.n	800659e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	430a      	orrs	r2, r1
 800659c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	f003 0320 	and.w	r3, r3, #32
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	430a      	orrs	r2, r1
 80065be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d01a      	beq.n	8006602 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065ea:	d10a      	bne.n	8006602 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	605a      	str	r2, [r3, #4]
  }
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b098      	sub	sp, #96	; 0x60
 8006634:	af02      	add	r7, sp, #8
 8006636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006640:	f7fa fdf4 	bl	800122c <HAL_GetTick>
 8006644:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0308 	and.w	r3, r3, #8
 8006650:	2b08      	cmp	r3, #8
 8006652:	d12f      	bne.n	80066b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006654:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800665c:	2200      	movs	r2, #0
 800665e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f88e 	bl	8006784 <UART_WaitOnFlagUntilTimeout>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d022      	beq.n	80066b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800667c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800667e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006682:	653b      	str	r3, [r7, #80]	; 0x50
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	461a      	mov	r2, r3
 800668a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800668c:	647b      	str	r3, [r7, #68]	; 0x44
 800668e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006692:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800669a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e6      	bne.n	800666e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e063      	b.n	800677c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	2b04      	cmp	r3, #4
 80066c0:	d149      	bne.n	8006756 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066c6:	9300      	str	r3, [sp, #0]
 80066c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066ca:	2200      	movs	r2, #0
 80066cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 f857 	bl	8006784 <UART_WaitOnFlagUntilTimeout>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d03c      	beq.n	8006756 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e4:	e853 3f00 	ldrex	r3, [r3]
 80066e8:	623b      	str	r3, [r7, #32]
   return(result);
 80066ea:	6a3b      	ldr	r3, [r7, #32]
 80066ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066fa:	633b      	str	r3, [r7, #48]	; 0x30
 80066fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006702:	e841 2300 	strex	r3, r2, [r1]
 8006706:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1e6      	bne.n	80066dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	e853 3f00 	ldrex	r3, [r3]
 800671c:	60fb      	str	r3, [r7, #12]
   return(result);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f023 0301 	bic.w	r3, r3, #1
 8006724:	64bb      	str	r3, [r7, #72]	; 0x48
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3308      	adds	r3, #8
 800672c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800672e:	61fa      	str	r2, [r7, #28]
 8006730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	69b9      	ldr	r1, [r7, #24]
 8006734:	69fa      	ldr	r2, [r7, #28]
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	617b      	str	r3, [r7, #20]
   return(result);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e5      	bne.n	800670e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2220      	movs	r2, #32
 8006746:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e012      	b.n	800677c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2220      	movs	r2, #32
 800675a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3758      	adds	r7, #88	; 0x58
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	4613      	mov	r3, r2
 8006792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006794:	e04f      	b.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679c:	d04b      	beq.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800679e:	f7fa fd45 	bl	800122c <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d302      	bcc.n	80067b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d101      	bne.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e04e      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0304 	and.w	r3, r3, #4
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d037      	beq.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b80      	cmp	r3, #128	; 0x80
 80067ca:	d034      	beq.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	2b40      	cmp	r3, #64	; 0x40
 80067d0:	d031      	beq.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	f003 0308 	and.w	r3, r3, #8
 80067dc:	2b08      	cmp	r3, #8
 80067de:	d110      	bne.n	8006802 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2208      	movs	r2, #8
 80067e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 f839 	bl	8006860 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2208      	movs	r2, #8
 80067f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e029      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800680c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006810:	d111      	bne.n	8006836 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800681a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 f81f 	bl	8006860 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2220      	movs	r2, #32
 8006826:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e00f      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69da      	ldr	r2, [r3, #28]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	4013      	ands	r3, r2
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	429a      	cmp	r2, r3
 8006844:	bf0c      	ite	eq
 8006846:	2301      	moveq	r3, #1
 8006848:	2300      	movne	r3, #0
 800684a:	b2db      	uxtb	r3, r3
 800684c:	461a      	mov	r2, r3
 800684e:	79fb      	ldrb	r3, [r7, #7]
 8006850:	429a      	cmp	r2, r3
 8006852:	d0a0      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006860:	b480      	push	{r7}
 8006862:	b095      	sub	sp, #84	; 0x54
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006878:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800687c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006886:	643b      	str	r3, [r7, #64]	; 0x40
 8006888:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800688c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e6      	bne.n	8006868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	e853 3f00 	ldrex	r3, [r3]
 80068a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80068aa:	69fa      	ldr	r2, [r7, #28]
 80068ac:	4b1e      	ldr	r3, [pc, #120]	; (8006928 <UART_EndRxTransfer+0xc8>)
 80068ae:	4013      	ands	r3, r2
 80068b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3308      	adds	r3, #8
 80068b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e5      	bne.n	800689a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d118      	bne.n	8006908 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	e853 3f00 	ldrex	r3, [r3]
 80068e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f023 0310 	bic.w	r3, r3, #16
 80068ea:	647b      	str	r3, [r7, #68]	; 0x44
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	461a      	mov	r2, r3
 80068f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068f4:	61bb      	str	r3, [r7, #24]
 80068f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f8:	6979      	ldr	r1, [r7, #20]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	e841 2300 	strex	r3, r2, [r1]
 8006900:	613b      	str	r3, [r7, #16]
   return(result);
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1e6      	bne.n	80068d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2220      	movs	r2, #32
 800690c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800691c:	bf00      	nop
 800691e:	3754      	adds	r7, #84	; 0x54
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	effffffe 	.word	0xeffffffe

0800692c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800692c:	b480      	push	{r7}
 800692e:	b085      	sub	sp, #20
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_UARTEx_DisableFifoMode+0x16>
 800693e:	2302      	movs	r3, #2
 8006940:	e027      	b.n	8006992 <HAL_UARTEx_DisableFifoMode+0x66>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2224      	movs	r2, #36	; 0x24
 800694e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0201 	bic.w	r2, r2, #1
 8006968:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006970:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2220      	movs	r2, #32
 8006984:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b084      	sub	sp, #16
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
 80069a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d101      	bne.n	80069b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80069b2:	2302      	movs	r3, #2
 80069b4:	e02d      	b.n	8006a12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2224      	movs	r2, #36	; 0x24
 80069c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f022 0201 	bic.w	r2, r2, #1
 80069dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f850 	bl	8006a98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b084      	sub	sp, #16
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e02d      	b.n	8006a8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2224      	movs	r2, #36	; 0x24
 8006a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0201 	bic.w	r2, r2, #1
 8006a58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 f812 	bl	8006a98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3710      	adds	r7, #16
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
	...

08006a98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d108      	bne.n	8006aba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ab8:	e031      	b.n	8006b1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006aba:	2310      	movs	r3, #16
 8006abc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006abe:	2310      	movs	r3, #16
 8006ac0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	0e5b      	lsrs	r3, r3, #25
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	f003 0307 	and.w	r3, r3, #7
 8006ad0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	0f5b      	lsrs	r3, r3, #29
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	f003 0307 	and.w	r3, r3, #7
 8006ae0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ae2:	7bbb      	ldrb	r3, [r7, #14]
 8006ae4:	7b3a      	ldrb	r2, [r7, #12]
 8006ae6:	4911      	ldr	r1, [pc, #68]	; (8006b2c <UARTEx_SetNbDataToProcess+0x94>)
 8006ae8:	5c8a      	ldrb	r2, [r1, r2]
 8006aea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006aee:	7b3a      	ldrb	r2, [r7, #12]
 8006af0:	490f      	ldr	r1, [pc, #60]	; (8006b30 <UARTEx_SetNbDataToProcess+0x98>)
 8006af2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006af4:	fb93 f3f2 	sdiv	r3, r3, r2
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	7b7a      	ldrb	r2, [r7, #13]
 8006b04:	4909      	ldr	r1, [pc, #36]	; (8006b2c <UARTEx_SetNbDataToProcess+0x94>)
 8006b06:	5c8a      	ldrb	r2, [r1, r2]
 8006b08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b0c:	7b7a      	ldrb	r2, [r7, #13]
 8006b0e:	4908      	ldr	r1, [pc, #32]	; (8006b30 <UARTEx_SetNbDataToProcess+0x98>)
 8006b10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b12:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006b1e:	bf00      	nop
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	08006bcc 	.word	0x08006bcc
 8006b30:	08006bd4 	.word	0x08006bd4

08006b34 <memset>:
 8006b34:	4402      	add	r2, r0
 8006b36:	4603      	mov	r3, r0
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d100      	bne.n	8006b3e <memset+0xa>
 8006b3c:	4770      	bx	lr
 8006b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b42:	e7f9      	b.n	8006b38 <memset+0x4>

08006b44 <__libc_init_array>:
 8006b44:	b570      	push	{r4, r5, r6, lr}
 8006b46:	4d0d      	ldr	r5, [pc, #52]	; (8006b7c <__libc_init_array+0x38>)
 8006b48:	4c0d      	ldr	r4, [pc, #52]	; (8006b80 <__libc_init_array+0x3c>)
 8006b4a:	1b64      	subs	r4, r4, r5
 8006b4c:	10a4      	asrs	r4, r4, #2
 8006b4e:	2600      	movs	r6, #0
 8006b50:	42a6      	cmp	r6, r4
 8006b52:	d109      	bne.n	8006b68 <__libc_init_array+0x24>
 8006b54:	4d0b      	ldr	r5, [pc, #44]	; (8006b84 <__libc_init_array+0x40>)
 8006b56:	4c0c      	ldr	r4, [pc, #48]	; (8006b88 <__libc_init_array+0x44>)
 8006b58:	f000 f818 	bl	8006b8c <_init>
 8006b5c:	1b64      	subs	r4, r4, r5
 8006b5e:	10a4      	asrs	r4, r4, #2
 8006b60:	2600      	movs	r6, #0
 8006b62:	42a6      	cmp	r6, r4
 8006b64:	d105      	bne.n	8006b72 <__libc_init_array+0x2e>
 8006b66:	bd70      	pop	{r4, r5, r6, pc}
 8006b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b6c:	4798      	blx	r3
 8006b6e:	3601      	adds	r6, #1
 8006b70:	e7ee      	b.n	8006b50 <__libc_init_array+0xc>
 8006b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b76:	4798      	blx	r3
 8006b78:	3601      	adds	r6, #1
 8006b7a:	e7f2      	b.n	8006b62 <__libc_init_array+0x1e>
 8006b7c:	08006be4 	.word	0x08006be4
 8006b80:	08006be4 	.word	0x08006be4
 8006b84:	08006be4 	.word	0x08006be4
 8006b88:	08006be8 	.word	0x08006be8

08006b8c <_init>:
 8006b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8e:	bf00      	nop
 8006b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b92:	bc08      	pop	{r3}
 8006b94:	469e      	mov	lr, r3
 8006b96:	4770      	bx	lr

08006b98 <_fini>:
 8006b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9a:	bf00      	nop
 8006b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9e:	bc08      	pop	{r3}
 8006ba0:	469e      	mov	lr, r3
 8006ba2:	4770      	bx	lr
