<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: stm32l0xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32l0xx__hal__rcc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32l0xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l0xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef __STM32L0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define __STM32L0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l0xx__hal__def_8h.html">stm32l0xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Disable Backup domain write protection state change timeout */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">   48</a></span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      (100U)       </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* LSE state change timeout */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">   50</a></span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">   51</a></span><span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  (5000U)  </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">   52</a></span><span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gaaf2d201a5de069ae452276eaf664bb38">   53</a></span><span class="preprocessor">#define MSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">   54</a></span><span class="preprocessor">#define HSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">   55</a></span><span class="preprocessor">#define LSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">   56</a></span><span class="preprocessor">#define PLL_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define HSI48_TIMEOUT_VALUE        (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">   69</a></span><span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* --- CR Register ---*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Alias word address of HSION bit */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">   72</a></span><span class="preprocessor">#define RCC_CR_OFFSET             (RCC_OFFSET + 0x00U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* --- CFGR Register ---*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Alias word address of I2SSRC bit */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gafb1e90a88869585b970749de3c16ce4a">   75</a></span><span class="preprocessor">#define RCC_CFGR_OFFSET           (RCC_OFFSET + 0x08U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* --- CSR Register ---*/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">   77</a></span><span class="preprocessor">#define RCC_CSR_OFFSET            (RCC_OFFSET + 0x74U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga1da336203f39dd57462e7f331271f699">   80</a></span><span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS      (0x40023802U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* CIER register byte 0 (Bits[0:8]) base address */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga3a4a3b1878aeee8a88c7170d6f584968">   83</a></span><span class="preprocessor">#define CIER_BYTE0_ADDRESS        ((uint32_t)(RCC_BASE + 0x10U + 0x00U))</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Defines used for Flags */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">   90</a></span><span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">   91</a></span><span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)2)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gac2339539740e026dae9cfc9563213cdb">   92</a></span><span class="preprocessor">#define CRRCR_REG_INDEX                  ((uint8_t)3)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">   94</a></span><span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                               || \</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE)   == RCC_OSCILLATORTYPE_HSE)   || \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI)   == RCC_OSCILLATORTYPE_HSI)   || \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) || \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI)   == RCC_OSCILLATORTYPE_LSI)   || \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE)   == RCC_OSCILLATORTYPE_LSE)   || \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_MSI)   == RCC_OSCILLATORTYPE_MSI))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define IS_RCC_HSI48(__HSI48__) (((__HSI48__) == RCC_HSI48_OFF) || ((__HSI48__) == RCC_HSI48_ON))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">  114</a></span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI))</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">  121</a></span><span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">  123</a></span><span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">  125</a></span><span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#if defined(RCC_CR_HSIOUTEN)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF)  || ((__HSI__) == RCC_HSI_ON)     || \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                             ((__HSI__) == RCC_HSI_DIV4) || ((__HSI__) == RCC_HSI_OUTEN)  || \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                             ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_ON)) || ((__HSI__) == (RCC_HSI_OUTEN|RCC_HSI_DIV4)))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">  132</a></span><span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON) || \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                             ((__HSI__) == RCC_HSI_DIV4))</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_HSIOUTEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0811e1266f1690c9f967df0129cb9d66">  135</a></span><span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gafddad15a3c57d33518053c9e6068d883">  136</a></span><span class="preprocessor">#define IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0xFFU)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gab858942210685d5f8c7b06c28712fb9d">  137</a></span><span class="preprocessor">#define IS_RCC_MSI_CLOCK_RANGE(__RANGE__)  (((__RANGE__) == RCC_MSIRANGE_0) || \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_1) || \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_2) || \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_3) || \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_4) || \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_5) || \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_6))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">  144</a></span><span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gac570b69943ae13dc611be7cf1216a76e">  145</a></span><span class="preprocessor">#define IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">  147</a></span><span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga538fbf6f9c19eff60a92d73ce8d8c12f">  149</a></span><span class="preprocessor">#define IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">                                 ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4))</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">  152</a></span><span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL3)  || ((__MUL__) == RCC_PLL_MUL4)  || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL8)  || \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL16) || \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL24) || ((__MUL__) == RCC_PLL_MUL32) || \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL48))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gaedf7abbab300ed340b88d5f665910707">  157</a></span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">  161</a></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">  165</a></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_MSI) || \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">  169</a></span><span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">  174</a></span><span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#if defined(RCC_MCO3_SUPPORT)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define IS_RCC_MCO(__MCO__) (((__MCO__) == RCC_MCO1) || ((__MCO__) == RCC_MCO2) || ((__MCO__) == RCC_MCO3))</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">  180</a></span><span class="preprocessor">#define IS_RCC_MCO(__MCO__) (((__MCO__) == RCC_MCO1) || ((__MCO__) == RCC_MCO2))</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_MCO3_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">  183</a></span><span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_16))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_HSI48)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_HSI)  || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_HSE)  || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || ((__SOURCE__) == RCC_MCO1SOURCE_LSE) || \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_HSI48))</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">  193</a></span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_HSI)  || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_HSE)  || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || ((__SOURCE__) == RCC_MCO1SOURCE_LSE))</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">  198</a></span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK)   || \</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)      || \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)      || \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16))</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">  219</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>{</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">  221</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>;      </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">  224</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>;     </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">  227</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">PLLMUL</a>;        </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2413e8425bd99ccf0e01ff7c516fce1a">  230</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2413e8425bd99ccf0e01ff7c516fce1a">PLLDIV</a>;        </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>} <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">  237</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>{</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">  239</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;        </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">  242</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;              </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">  245</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;              </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">  248</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;              </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">  251</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;   </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">  254</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;              </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  uint32_t HSI48State;            </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a22386cc7873d5993a054701e437d4630">  262</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a22386cc7873d5993a054701e437d4630">MSIState</a>;              </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#adce78a18ff5bb83159ef532c761a1778">  265</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#adce78a18ff5bb83159ef532c761a1778">MSICalibrationValue</a>;   </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a985435ce5ed5793b56050140ce8f3f66">  268</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a985435ce5ed5793b56050140ce8f3f66">MSIClockRange</a>;         </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">  271</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;         </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>} <a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">  278</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>{</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">  280</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">  283</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">  286</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">  289</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">  292</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>;        </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>} <a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">  309</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSI           RCC_CFGR_PLLSRC_HSI        </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  310</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC_HSE        </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  319</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            (0x00000000U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">  320</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             (0x00000001U)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  321</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             (0x00000002U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">  322</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             (0x00000004U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  323</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             (0x00000008U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243">  324</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_MSI             (0x00000010U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI48           (0x00000020U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  335</a></span><span class="preprocessor">#define RCC_HSE_OFF                      (0x00000000U)                     </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  336</a></span><span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON                               </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  337</a></span><span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  345</a></span><span class="preprocessor">#define RCC_LSE_OFF                      (0x00000000U)                       </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  346</a></span><span class="preprocessor">#define RCC_LSE_ON                       RCC_CSR_LSEON                                </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  347</a></span><span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_CSR_LSEBYP | RCC_CSR_LSEON)) </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  356</a></span><span class="preprocessor">#define RCC_HSI_OFF                      (0x00000000U)           </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  357</a></span><span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga3280982afa72662f07301844a8272d1e">  358</a></span><span class="preprocessor">#define RCC_HSI_DIV4                     (RCC_CR_HSIDIVEN | RCC_CR_HSION) </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#if defined(RCC_CR_HSIOUTEN)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define RCC_HSI_OUTEN                    RCC_CR_HSIOUTEN                  </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                                                                          <span class="comment">/* This value is to be used in combination with RCC_HSI_ON/RCC_HSI_DIV4 */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_HSIOUTEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  364</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       (0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">  374</a></span><span class="preprocessor">#define RCC_MSIRANGE_0                   RCC_ICSCR_MSIRANGE_0 </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">  375</a></span><span class="preprocessor">#define RCC_MSIRANGE_1                   RCC_ICSCR_MSIRANGE_1 </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">  376</a></span><span class="preprocessor">#define RCC_MSIRANGE_2                   RCC_ICSCR_MSIRANGE_2 </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">  377</a></span><span class="preprocessor">#define RCC_MSIRANGE_3                   RCC_ICSCR_MSIRANGE_3 </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">  378</a></span><span class="preprocessor">#define RCC_MSIRANGE_4                   RCC_ICSCR_MSIRANGE_4 </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">  379</a></span><span class="preprocessor">#define RCC_MSIRANGE_5                   RCC_ICSCR_MSIRANGE_5 </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">  380</a></span><span class="preprocessor">#define RCC_MSIRANGE_6                   RCC_ICSCR_MSIRANGE_6 </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  389</a></span><span class="preprocessor">#define RCC_LSI_OFF                      (0x00000000U)   </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  390</a></span><span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">  399</a></span><span class="preprocessor">#define RCC_MSI_OFF                      (0x00000000U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">  400</a></span><span class="preprocessor">#define RCC_MSI_ON                       (0x00000001U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">  402</a></span><span class="preprocessor">#define RCC_MSICALIBRATION_DEFAULT       (0x00000000U)   </span><span class="comment">/* Default MSI calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define RCC_HSI48_OFF               ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define RCC_HSI48_ON                ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  423</a></span><span class="preprocessor">#define RCC_PLL_NONE                      (0x00000000U)  </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  424</a></span><span class="preprocessor">#define RCC_PLL_OFF                       (0x00000001U)  </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  425</a></span><span class="preprocessor">#define RCC_PLL_ON                        (0x00000002U)  </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  434</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             (0x00000001U) </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  435</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               (0x00000002U) </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  436</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              (0x00000004U) </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  437</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              (0x00000008U) </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">  446</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_MSI             RCC_CFGR_SW_MSI </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  447</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  448</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  449</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">  458</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_MSI      RCC_CFGR_SWS_MSI            </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  459</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  460</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  461</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  470</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  471</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  472</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  473</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  474</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  475</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  476</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  477</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  478</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  487</a></span><span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  488</a></span><span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  489</a></span><span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  490</a></span><span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  491</a></span><span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">  500</a></span><span class="preprocessor">#define RCC_RTC_HSE_DIV_2               (0x00000000U) </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">  501</a></span><span class="preprocessor">#define RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0       </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">  502</a></span><span class="preprocessor">#define RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1       </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">  503</a></span><span class="preprocessor">#define RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE         </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  511</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          (0x00000000U)                 </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  512</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_CSR_RTCSEL_LSE                  </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  513</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_CSR_RTCSEL_LSI                  </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga2e3715826835647795863c32f9aebad7">  514</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIVX        RCC_CSR_RTCSEL_HSE                         </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">  515</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        (RCC_RTC_HSE_DIV_2  | RCC_CSR_RTCSEL_HSE)  </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">  516</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        (RCC_RTC_HSE_DIV_4  | RCC_CSR_RTCSEL_HSE)  </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">  517</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        (RCC_RTC_HSE_DIV_8  | RCC_CSR_RTCSEL_HSE)  </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">  518</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       (RCC_RTC_HSE_DIV_16 | RCC_CSR_RTCSEL_HSE)  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">  527</a></span><span class="preprocessor">#define RCC_PLL_DIV2                    RCC_CFGR_PLLDIV2</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#ga08f44363e494f7ab9259e1c64b981dd2">  528</a></span><span class="preprocessor">#define RCC_PLL_DIV3                    RCC_CFGR_PLLDIV3</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#ga2632cb3df857c806ea08a4482df5daa6">  529</a></span><span class="preprocessor">#define RCC_PLL_DIV4                    RCC_CFGR_PLLDIV4</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">  539</a></span><span class="preprocessor">#define RCC_PLL_MUL3                    RCC_CFGR_PLLMUL3</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">  540</a></span><span class="preprocessor">#define RCC_PLL_MUL4                    RCC_CFGR_PLLMUL4</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">  541</a></span><span class="preprocessor">#define RCC_PLL_MUL6                    RCC_CFGR_PLLMUL6</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">  542</a></span><span class="preprocessor">#define RCC_PLL_MUL8                    RCC_CFGR_PLLMUL8</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">  543</a></span><span class="preprocessor">#define RCC_PLL_MUL12                   RCC_CFGR_PLLMUL12</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">  544</a></span><span class="preprocessor">#define RCC_PLL_MUL16                   RCC_CFGR_PLLMUL16</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaee672b4272b1054bb53278972bbd1c76">  545</a></span><span class="preprocessor">#define RCC_PLL_MUL24                   RCC_CFGR_PLLMUL24</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae37615feccd4bdf924c05c6d6576acc2">  546</a></span><span class="preprocessor">#define RCC_PLL_MUL32                   RCC_CFGR_PLLMUL32</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">  547</a></span><span class="preprocessor">#define RCC_PLL_MUL48                   RCC_CFGR_PLLMUL48</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">  556</a></span><span class="preprocessor">#define RCC_MCO1                         (0x00000000U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">  557</a></span><span class="preprocessor">#define RCC_MCO2                         (0x00000001U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#if defined(RCC_MCO3_SUPPORT)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define RCC_MCO3                         (0x00000002U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#if defined(RCC_MCO3_AF0_SUPPORT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define MCO3_GPIO_AF                      GPIO_AF0_MCO</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#define MCO3_GPIO_AF                      GPIO_AF2_MCO</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_MCO3_AF0_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_MCO3_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  574</a></span><span class="preprocessor">#define RCC_MCODIV_1                    RCC_CFGR_MCO_PRE_1</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">  575</a></span><span class="preprocessor">#define RCC_MCODIV_2                    RCC_CFGR_MCO_PRE_2</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  576</a></span><span class="preprocessor">#define RCC_MCODIV_4                    RCC_CFGR_MCO_PRE_4</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">  577</a></span><span class="preprocessor">#define RCC_MCODIV_8                    RCC_CFGR_MCO_PRE_8</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">  578</a></span><span class="preprocessor">#define RCC_MCODIV_16                   RCC_CFGR_MCO_PRE_16</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  587</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK           RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">  588</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK            RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6">  589</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_MSI               RCC_CFGR_MCO_MSI</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">  590</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI               RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  591</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO_LSE</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">  592</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSI               RCC_CFGR_MCO_LSI</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  593</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">  594</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO_PLL</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_HSI48)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI48             RCC_CFGR_MCO_HSI48</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  605</a></span><span class="preprocessor">#define RCC_IT_LSIRDY                    RCC_CIFR_LSIRDYF   </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  606</a></span><span class="preprocessor">#define RCC_IT_LSERDY                    RCC_CIFR_LSERDYF   </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  607</a></span><span class="preprocessor">#define RCC_IT_HSIRDY                    RCC_CIFR_HSIRDYF   </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  608</a></span><span class="preprocessor">#define RCC_IT_HSERDY                    RCC_CIFR_HSERDYF   </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  609</a></span><span class="preprocessor">#define RCC_IT_PLLRDY                    RCC_CIFR_PLLRDYF   </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">  610</a></span><span class="preprocessor">#define RCC_IT_MSIRDY                    RCC_CIFR_MSIRDYF   </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">  611</a></span><span class="preprocessor">#define RCC_IT_LSECSS                    RCC_CIFR_CSSLSEF   </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#if defined(RCC_HSECSS_SUPPORT)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define RCC_IT_CSS                       RCC_CIFR_CSSHSEF   </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSECSS_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define RCC_IT_HSI48RDY                  RCC_CIFR_HSI48RDYF </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  633</a></span><span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | RCC_CR_HSIRDY_Pos))     </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">  634</a></span><span class="preprocessor">#define RCC_FLAG_HSIDIV                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | RCC_CR_HSIDIVF_Pos))    </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">  635</a></span><span class="preprocessor">#define RCC_FLAG_MSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | RCC_CR_MSIRDY_Pos))     </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  636</a></span><span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | RCC_CR_HSERDY_Pos))     </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  637</a></span><span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | RCC_CR_PLLRDY_Pos))     </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  639</a></span><span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_LSIRDY_Pos))   </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  640</a></span><span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_LSERDY_Pos))   </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">  641</a></span><span class="preprocessor">#define RCC_FLAG_LSECSS                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_LSECSSD_Pos))  </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  642</a></span><span class="preprocessor">#define RCC_FLAG_OBLRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_OBLRSTF_Pos))  </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  643</a></span><span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_PINRSTF_Pos))  </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  644</a></span><span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_PORRSTF_Pos))  </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  645</a></span><span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_SFTRSTF_Pos))  </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  646</a></span><span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_IWDGRSTF_Pos)) </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  647</a></span><span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_WWDGRSTF_Pos)) </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  648</a></span><span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_LPWRRSTF_Pos)) </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#if defined(RCC_CSR_FWRSTF)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define RCC_FLAG_FWRST                   ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_CSR_FWRSTF_Pos))   </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_FWRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/* Flags in the CRRCR register */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define RCC_FLAG_HSI48RDY                ((uint8_t)((CRRCR_REG_INDEX &lt;&lt; 5) | RCC_CRRCR_HSI48RDY_Pos))  </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">  678</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaa967651a3ba0967887789e69cc97d44e">  686</a></span><span class="preprocessor">#define __HAL_RCC_MIF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_MIFEN);\</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_MIFEN);\</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">  694</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">  703</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()          CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaec9016cb7e959fb912ddf3cf9e56c576">  704</a></span><span class="preprocessor">#define __HAL_RCC_MIF_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_MIFEN)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">  705</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()           CLEAR_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">  718</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  726</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">  734</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">  742</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">  751</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()        CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">  752</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()        CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">  753</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()        CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOCEN)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">  754</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()        CLEAR_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOHEN)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">  767</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()    SET_BIT(RCC-&gt;APB1ENR, (RCC_APB1ENR_WWDGEN))</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">  768</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()     SET_BIT(RCC-&gt;APB1ENR, (RCC_APB1ENR_PWREN))</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">  770</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()    CLEAR_BIT(RCC-&gt;APB1ENR, (RCC_APB1ENR_WWDGEN))</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">  771</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()     CLEAR_BIT(RCC-&gt;APB1ENR, (RCC_APB1ENR_PWREN))</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">  783</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   SET_BIT(RCC-&gt;APB2ENR, (RCC_APB2ENR_SYSCFGEN))</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">  784</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_ENABLE()   SET_BIT(RCC-&gt;APB2ENR, (RCC_APB2ENR_DBGMCUEN))</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">  786</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE()   CLEAR_BIT(RCC-&gt;APB2ENR, (RCC_APB2ENR_SYSCFGEN))</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">  787</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_DISABLE()   CLEAR_BIT(RCC-&gt;APB2ENR, (RCC_APB2ENR_DBGMCUEN))</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">  800</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN) != 0U)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gadc9fc8354c3aebf49618f44c0734d28d">  801</a></span><span class="preprocessor">#define __HAL_RCC_MIF_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_MIFEN) != 0U)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">  802</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN) != 0U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">  803</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN) == 0U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga7ae1ce72ceb3744563927c37059c5a00">  804</a></span><span class="preprocessor">#define __HAL_RCC_MIF_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_MIFEN) == 0U)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">  805</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN) == 0U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">  819</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN) != 0U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">  820</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN) != 0U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">  821</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOCEN) != 0U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436">  822</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOHEN) != 0U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">  823</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOAEN) == 0U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">  824</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOBEN) == 0U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">  825</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOCEN) == 0U)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9">  826</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;IOPENR, RCC_IOPENR_GPIOHEN) == 0U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">  839</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN) != 0U)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">  840</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()         (READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN) != 0U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">  841</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN) == 0U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">  842</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()        (READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN) == 0U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">  855</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN) != 0U)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gac4db3ae01be60abc0952bfe78b52d9e4">  856</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED()        (READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DBGMCUEN) != 0U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">  857</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN) == 0U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gaa14919a8c412f7cd388bbb44800ba5d7">  858</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED()       (READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DBGMCUEN) == 0U)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695">  868</a></span><span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()     (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga9135dece327ecc27f333f86dcf3ba8ee">  869</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()    SET_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_DMA1RST))</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga3dc5a3a802016b353727a6c1becc1d5e">  870</a></span><span class="preprocessor">#define __HAL_RCC_MIF_FORCE_RESET()     SET_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_MIFRST))</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gaf12ffda90699081f29cf76dab39b1944">  871</a></span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     SET_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_CRCRST))</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7">  873</a></span><span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()     (RCC-&gt;AHBRSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gab7426b24c0b9d6aaec3c17f98735a178">  874</a></span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()     CLEAR_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_CRCRST))</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga8f7eef8316c35175df11d77f5106d334">  875</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()    CLEAR_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_DMA1RST))</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gaee3bfe51c58a4c41b05bcc43e639f7bc">  876</a></span><span class="preprocessor">#define __HAL_RCC_MIF_RELEASE_RESET()     CLEAR_BIT(RCC-&gt;AHBRSTR, (RCC_AHBRSTR_MIFRST))</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaffbbf43b538f913b470feafb1ec50dd">  885</a></span><span class="preprocessor">#define __HAL_RCC_IOP_FORCE_RESET()     (RCC-&gt;IOPRSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">  886</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   SET_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOARST))</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">  887</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   SET_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">  888</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   SET_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga4f05c575d762edf40a6d17f88671b68d">  889</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()   SET_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOHRST))</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga7994899fa29f5d26f9726be62e971faf">  891</a></span><span class="preprocessor">#define __HAL_RCC_IOP_RELEASE_RESET()   (RCC-&gt;IOPRSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">  892</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() CLEAR_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOARST))</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">  893</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() CLEAR_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">  894</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() CLEAR_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaf11aa8bacb98c4e567bbaa58635acec">  895</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET() CLEAR_BIT(RCC-&gt;IOPRSTR, (RCC_IOPRSTR_GPIOHRST))</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">  905</a></span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">  906</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     SET_BIT(RCC-&gt;APB1RSTR, (RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">  907</a></span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      SET_BIT(RCC-&gt;APB1RSTR, (RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">  909</a></span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">  910</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   CLEAR_BIT(RCC-&gt;APB1RSTR, (RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">  911</a></span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    CLEAR_BIT(RCC-&gt;APB1RSTR, (RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">  921</a></span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5">  922</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_FORCE_RESET()   SET_BIT(RCC-&gt;APB2RSTR, (RCC_APB2RSTR_DBGMCURST))</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">  923</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   SET_BIT(RCC-&gt;APB2RSTR, (RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">  925</a></span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga7877d0686f800a9374499abbddbda159">  926</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_RELEASE_RESET() CLEAR_BIT(RCC-&gt;APB2RSTR, (RCC_APB2RSTR_DBGMCURST))</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">  927</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() CLEAR_BIT(RCC-&gt;APB2RSTR, (RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda">  941</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      SET_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_CRCSMEN))</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga5392971afea83d95ad37e642e1542bc0">  942</a></span><span class="preprocessor">#define __HAL_RCC_MIF_CLK_SLEEP_ENABLE()      SET_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_MIFSMEN))</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga88a94e617176e6de50fd6ebcddbe6964">  943</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_SLEEP_ENABLE()     SET_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_SRAMSMEN))</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">  944</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     SET_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_DMA1SMEN))</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">  946</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_CRCSMEN))</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga7fee632c1539b275217a7c224bdb497c">  947</a></span><span class="preprocessor">#define __HAL_RCC_MIF_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_MIFSMEN))</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gac5769b5fb801a2ba6102c191460258f9">  948</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_SRAMSMEN))</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245">  949</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC-&gt;AHBSMENR, (RCC_AHBSMENR_DMA1SMEN))</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">  963</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    SET_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOASMEN))</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">  964</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    SET_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN))</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">  965</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    SET_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN))</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad">  966</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    SET_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN))</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">  968</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOASMEN))</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">  969</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOBSMEN))</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">  970</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOCSMEN))</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb">  971</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;IOPSMENR, (RCC_IOPSMENR_GPIOHSMEN))</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">  984</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    SET_BIT(RCC-&gt;APB1SMENR, (RCC_APB1SMENR_WWDGSMEN))</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">  985</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     SET_BIT(RCC-&gt;APB1SMENR, (RCC_APB1SMENR_PWRSMEN))</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">  987</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;APB1SMENR,  (RCC_APB1SMENR_WWDGSMEN))</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">  988</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC-&gt;APB1SMENR,  (RCC_APB1SMENR_PWRSMEN))</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655"> 1002</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()   SET_BIT(RCC-&gt;APB2SMENR, (RCC_APB2SMENR_SYSCFGSMEN))</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaba60148a9be289fbfb0e78a9544545a9"> 1003</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE()   SET_BIT(RCC-&gt;APB2SMENR, (RCC_APB2SMENR_DBGMCUSMEN))</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43"> 1005</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;APB2SMENR,   (RCC_APB2SMENR_SYSCFGSMEN))</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga7efc9d38477a36a22b05a3eedd7fd08d"> 1006</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC-&gt;APB2SMENR,   (RCC_APB2SMENR_DBGMCUSMEN))</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e"> 1020</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_CRCSMEN) != 0U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga25d0c618ea9e08f122bdf8d2832c2b2b"> 1021</a></span><span class="preprocessor">#define __HAL_RCC_MIF_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_MIFSMEN) != 0U)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga28d273f23d35683b4740076b16b678a1"> 1022</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_SRAMSMEN) != 0U)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2840d82c5565e7690a69a6848fa50fea"> 1023</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_DMA1SMEN) != 0U)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gacb97eeee02557f4c5a3afd480227dd1c"> 1024</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_CRCSMEN) == 0U)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2a7a220d8d63e9d3d797b792ce7ff418"> 1025</a></span><span class="preprocessor">#define __HAL_RCC_MIF_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_MIFSMEN) == 0U)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gafdc4e08e23c6802587778ba11450a08b"> 1026</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_SRAMSMEN) == 0U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gac5b14fe76c4661619636fcdf08e2a874"> 1027</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC-&gt;AHBSMENR, RCC_AHBSMENR_DMA1SMEN) == 0U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272"> 1041</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOASMEN) != 0U)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265"> 1042</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) != 0U)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e"> 1043</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) != 0U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gac60e430f28a40aecfc376ad9c00e94f5"> 1044</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) != 0U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17"> 1045</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOASMEN) == 0U)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f"> 1046</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) == 0U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8"> 1047</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) == 0U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gae53e66bfd35d315af80f7d33a811de7c"> 1048</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;IOPSMENR, RCC_IOPSMENR_GPIOHSMEN) == 0U)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga60b229aff9ca29a44a5470f52a48bb2f"> 1062</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;APB1SMENR, RCC_APB1SMENR_WWDGSMEN) != 0U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga898edde3fc183744da208db023828303"> 1063</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC-&gt;APB1SMENR, RCC_APB1SMENR_PWRSMEN) != 0U)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8"> 1064</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;APB1SMENR, RCC_APB1SMENR_WWDGSMEN) == 0U)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga13a44a1aacea32084e5bcdba69e4a636"> 1065</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC-&gt;APB1SMENR, RCC_APB1SMENR_PWRSMEN) == 0U)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0e518b9a088d789d700d121db458403a"> 1079</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) != 0U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga61683d49121bf5deec55fe476cae6853"> 1080</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) != 0U)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga564fe78887dba5a7da7da1b9f2ffb372"> 1081</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) == 0U)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga114c9ff050e9b3a6521f4284ed6a6123"> 1082</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_DBGMCUSMEN) == 0U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga0b407a9e7c3eda603326c29e57d065e4"> 1107</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CONFIG(__STATE__) \</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CR, RCC_CR_HSION | RCC_CR_HSIDIVEN , (uint32_t)(__STATE__))</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42"> 1124</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  SET_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031"> 1125</a></span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e"> 1134</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_ICSCR_HSITRIM_Pos))</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b"> 1150</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181"> 1157</a></span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1189</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">                      __IO uint32_t tmpreg;                                 \</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">                        </span><span class="comment">/* Delay after an RCC peripheral clock */</span><span class="preprocessor">           \</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">                        tmpreg = READ_BIT(RCC-&gt;CR, RCC_CR_HSEON);           \</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">                        UNUSED(tmpreg);                                     \</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">                    }while(0)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b"> 1236</a></span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                   \</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                 \</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                \</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                  \</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                   \</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                 \</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                \</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">                    }while(0)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70"> 1272</a></span><span class="preprocessor">#define __HAL_RCC_MSI_ENABLE()  SET_BIT(RCC-&gt;CR, RCC_CR_MSION)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12"> 1285</a></span><span class="preprocessor">#define __HAL_RCC_MSI_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_MSION)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e"> 1296</a></span><span class="preprocessor">#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(_MSICALIBRATIONVALUE_) \</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM, (uint32_t)(_MSICALIBRATIONVALUE_) &lt;&lt; RCC_ICSCR_MSITRIM_Pos))</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">/* @brief  Macro to configures the Internal Multi Speed oscillator (MSI) clock range.</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">  * @note     After restart from Reset or wakeup from STANDBY, the MSI clock is</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">  *           around 2.097 MHz. The MSI clock does not change after wake-up from</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">  *           STOP mode.</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">  * @note    The MSI clock range can be modified on the fly.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">  * @param  _MSIRANGEVALUE_ specifies the MSI Clock range.</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">  *   This parameter must be one of the following values:</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_0 MSI clock is around 65.536 KHz</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_1 MSI clock is around 131.072 KHz</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_2 MSI clock is around 262.144 KHz</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_3 MSI clock is around 524.288 KHz</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_4 MSI clock is around 1.048 MHz</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_5 MSI clock is around 2.097 MHz (default after Reset or wake-up from STANDBY)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">  *     @arg @ref RCC_MSIRANGE_6 MSI clock is around 4.194 MHz</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">  */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaa68665004900d9e54d6083861c727af9"> 1314</a></span><span class="preprocessor">#define __HAL_RCC_MSI_RANGE_CONFIG(_MSIRANGEVALUE_) (MODIFY_REG(RCC-&gt;ICSCR, \</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">          RCC_ICSCR_MSIRANGE, (uint32_t)(_MSIRANGEVALUE_)))</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9"> 1328</a></span><span class="preprocessor">#define __HAL_RCC_GET_MSI_RANGE() (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE))</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1344</a></span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab"> 1349</a></span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7"> 1379</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__, __PLLDIV__)\</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC|RCC_CFGR_PLLMUL|RCC_CFGR_PLLDIV),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1388</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8"> 1407</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1418</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1464</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCO_PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683"> 1501</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__) do { \</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">            if(((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE)          \</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">            {                                                                             \</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">              MODIFY_REG(RCC-&gt;CR, RCC_CR_RTCPRE, ((__RTC_CLKSOURCE__) &amp; RCC_CR_RTCPRE));  \</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">            }                                                                             \</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">          } while (0)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1508</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) do { \</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">                                      __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__);      \</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">                                      RCC-&gt;CSR |= ((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL); \</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">                                    } while (0)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1520</a></span><span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;CSR, RCC_CSR_RTCSEL))</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6"> 1532</a></span><span class="preprocessor">#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() ((uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_RTCPRE)))</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1537</a></span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC-&gt;CSR, RCC_CSR_RTCEN)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1542</a></span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_RTCEN)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1549</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()  SET_BIT(RCC-&gt;CSR, RCC_CSR_RTCRST)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1553</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_RTCRST)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1582</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1602</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1617</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC-&gt;CICR = (__INTERRUPT__))</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1632</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span> </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1639</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((((__FLAG__) &gt;&gt; 5) == CR_REG_INDEX)? RCC-&gt;CR :((((__FLAG__) &gt;&gt; 5) == CSR_REG_INDEX) ? RCC-&gt;CSR :RCC-&gt;CRRCR)))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK))) != 0U ) ? 1U : 0U )</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1666</a></span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((((__FLAG__) &gt;&gt; 5) == CR_REG_INDEX)? RCC-&gt;CR : RCC-&gt;CSR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK))) != 0U ) ? 1U : 0U )</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/* Include RCC HAL Extension module */</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l0xx__hal__rcc__ex_8h.html">stm32l0xx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e"> 1690</a></span><a class="code hl_enumeration" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b"> 1691</a></span><a class="code hl_enumeration" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3"> 1692</a></span><a class="code hl_enumeration" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">/* Peripheral Control functions  ************************************************/</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c"> 1703</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#if defined(RCC_HSECSS_SUPPORT)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="keywordtype">void</span>              HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">/* CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="keywordtype">void</span>              HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="keywordtype">void</span>              HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSECSS_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8"> 1711</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d"> 1712</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599"> 1713</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1"> 1714</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36"> 1715</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323"> 1716</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>}</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32L0xx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span> </div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga064f7d9878ecdc1d4852cba2b9e6a52e"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="astm32l0xx__hal__def_8h_html"><div class="ttname"><a href="stm32l0xx__hal__def_8h.html">stm32l0xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32l0xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_def.h:40</div></div>
<div class="ttc" id="astm32l0xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32l0xx__hal__rcc__ex_8h.html">stm32l0xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:279</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:283</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:286</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:289</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:292</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:280</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:238</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a22386cc7873d5993a054701e437d4630"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a22386cc7873d5993a054701e437d4630">RCC_OscInitTypeDef::MSIState</a></div><div class="ttdeci">uint32_t MSIState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:262</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:239</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:248</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:271</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a985435ce5ed5793b56050140ce8f3f66"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a985435ce5ed5793b56050140ce8f3f66">RCC_OscInitTypeDef::MSIClockRange</a></div><div class="ttdeci">uint32_t MSIClockRange</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:268</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:254</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:245</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:251</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:242</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_adce78a18ff5bb83159ef532c761a1778"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#adce78a18ff5bb83159ef532c761a1778">RCC_OscInitTypeDef::MSICalibrationValue</a></div><div class="ttdeci">uint32_t MSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:265</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:220</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2413e8425bd99ccf0e01ff7c516fce1a"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2413e8425bd99ccf0e01ff7c516fce1a">RCC_PLLInitTypeDef::PLLDIV</a></div><div class="ttdeci">uint32_t PLLDIV</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:230</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:224</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4a57e48e8e939695ff2a76456e6360ef"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:227</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32l0xx_hal_rcc.h:221</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7b10a8f4488f29f095e59f7c5868ef52.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_435d04aa741cb7a6fe1724a89261134a.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l0xx__hal__rcc_8h.html">stm32l0xx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
