module ltl2dba_C2(p_0, p_1, p_2, p_3, acc);
  input p_0;
  input p_1;
  input p_2;
  input p_3;
  output acc;
  reg [1:0] state;

  assign acc = ((state == 3) && p_0 || (state == 1) && (p_2 && p_0 && p_1 && p_3) || (state == 2) && (p_2 && p_0 && p_1 && p_3) || (state == 0) && p_2) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      0: if ((!(!(!p_1 && !p_0) && p_3) && p_2))
           state = 2;
         else if (!(!(p_2 && p_0 && p_3 && !p_1) && !(p_3 && p_1 && p_2 && !p_0)))
           state = 1;
         else 
           state = 0;

      3: if ((!p_2 && p_0))
           state = 0;
         else if ((p_2 && p_0 && !(p_3 && p_1)))
           state = 2;
         else 
           state = 3;

      2: if ((p_3 && !p_2 && p_1 && p_0))
           state = 0;
         else if ((!(!(!p_2 && !p_0) && p_1) && p_3))
           state = 1;
         else if (!(!(p_2 && p_0 && p_1) && p_3))
           state = 2;
         else 
           state = 3;

      1: if (!(!(p_2 && p_0 && p_3) && p_1))
           state = 1;
         else if ((!(!(!p_3 && p_2) && !(p_3 && !p_2)) && p_1 && p_0))
           state = 0;
         else 
           state = 3;

    endcase
  end
endmodule
