Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 27 Nov 2018 19:19:59 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga005.fm.intel.com (fmsmga005.fm.intel.com [10.253.24.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 95B9F5803C2
	for <like.xu@linux.intel.com>; Tue, 27 Nov 2018 02:44:04 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by fmsmga005-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Nov 2018 02:44:04 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AZayjARC3sPsuy9IOe7dvUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSPXyoMbcNUDSrc9gkEXOFd2Cra4c26yO6+jJYi8p2d65qncMcZhBBVcuqP?=
 =?us-ascii?q?49uEgeOvODElDxN/XwbiY3T4xoXV5h+GynYwAOQJ6tL1LdrWev4jEMBx7xKRR6?=
 =?us-ascii?q?JvjvGo7Vks+7y/2+94fcbglUhzexe69+IAmrpgjNq8cahpdvJLwswRXTuHtIfO?=
 =?us-ascii?q?pWxWJsJV2Nmhv3+9m98p1+/SlOovwt78FPX7n0cKQ+VrxYES8pM3sp683xtBnM?=
 =?us-ascii?q?VhWA630BWWgLiBVIAgzF7BbnXpfttybxq+Rw1DWGMcDwULs5Qiqp4bt1RxD0iS?=
 =?us-ascii?q?cHLz85/3/Risxsl6JQvRatqwViz4LIfI2ZMfxzdb7fc9wHX2pMRsleVyJDDY28?=
 =?us-ascii?q?YYUBDPQPMvpFoYnlpVYArxSzCRSiCe/z1DBInWT73bEm3+k7DQ3KwBAsEtAIvX?=
 =?us-ascii?q?/JrNv1LqASUeWtwafS0zrDc+1Z2S3g44bPaB8goeyDUqx0ccrV1EIiEBvFgUuM?=
 =?us-ascii?q?qYP7JTOZzOENvHKb7uV9S+2vj2onphp1ojiuwMcjkJPJhoUPxlDD7yV5z584KN?=
 =?us-ascii?q?ulQ0B4ed6pCIVcuz2ZOodsX88uXmJltDwkxrAIuZO3ZjUGxZY/yxLBavGLb4qF?=
 =?us-ascii?q?7xftVOuSOjh0mHdodb28ihuz/kWtz/PwWtWx3VtPoCdIncTAu3YQ3BLJ8MeHUO?=
 =?us-ascii?q?Fy/kK51DaPyQ/T7uZELFgwlaraMJ4h3qUwmoAcsUTFAy/6gkL2jLWZdkk8++io?=
 =?us-ascii?q?7froYqn+q5OCK4N5iRvyPrkzlsG8G+g0LAYDUmiB9eih1rDv5Uj5T69Ljv0ynK?=
 =?us-ascii?q?nZqpfaJcEDq66gHQBV15sj5w+iADi4ztQXg30HIEtedxKAkojpPU3BL+7jDfu4?=
 =?us-ascii?q?h1SskTRryO7cMrzuH5XANnzDkLbnfbZg5E9Q0gszzdZD551KDrENOu78Wkj0tN?=
 =?us-ascii?q?HDCB85NAq0w+nhCNVgzI8eXniPAqCBPKPIrVCI/v4vI/WLZIINvDb9Kvsl6OD0?=
 =?us-ascii?q?gX42hF8QZq2p3ZoRaHClEfVqOUSZYXzwgtgfFWcGpBYxTOvviA7KbDhIenznX7?=
 =?us-ascii?q?4g/ippT8WiDJzfXcarh7qO2jr9GYdZIWVPC1SJGHGvcJ2YWvAKc2WLL8p81zAJ?=
 =?us-ascii?q?S7WlGLInzgyk4Qrzyr57KbjN9ygF8J7uytVxovfejAw/7iBcCcOb3GeQCWZukT?=
 =?us-ascii?q?QTWjU00atj9FF70UqJyqNigvZVRuBUsulIWQ4gOZma1+FgBsLFUAbIeNyOYFCh?=
 =?us-ascii?q?QdSvRzo2S4Ef2dgLNn5wB9i4xjXKzianB7tdw6SGGJEutKfVznT8I8JVz3fA3b?=
 =?us-ascii?q?MmyV48TZ0cZiWdmqdj+l2LVMbymEKDmvPvLPxE0Q=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AIAQD4Hv1bhxHrdtBkgheBMYJig3mId?=
 =?us-ascii?q?400l0CBcxQYFIhyIjQJDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJ?=
 =?us-ascii?q?bAQEBAQIBAQIgBBkBAQQKKQECAgEBAgYBAQoLDQICIgQCAgMBHhIBBQEcGQWDH?=
 =?us-ascii?q?IF6CAEEmWk8ih1wfDOCdgEBBYcrCBJ5hxyDZoFXP4ERgmQuiAWCV48ihh+KTQc?=
 =?us-ascii?q?CghwEjxAYkQuYKA8hgSWCDTMaMHQGgjWCJxcSiEyFP0ExgQeLc4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0AIAQD4Hv1bhxHrdtBkgheBMYJig3mId400l0CBcxQYFIh?=
 =?us-ascii?q?yIjQJDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJbAQEBAQIBAQIgB?=
 =?us-ascii?q?BkBAQQKKQECAgEBAgYBAQoLDQICIgQCAgMBHhIBBQEcGQWDHIF6CAEEmWk8ih1?=
 =?us-ascii?q?wfDOCdgEBBYcrCBJ5hxyDZoFXP4ERgmQuiAWCV48ihh+KTQcCghwEjxAYkQuYK?=
 =?us-ascii?q?A8hgSWCDTMaMHQGgjWCJxcSiEyFP0ExgQeLc4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,286,1539673200"; 
   d="scan'208";a="64141373"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 27 Nov 2018 02:44:03 -0800
Received: from localhost ([::1]:41320 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRaqY-0008H9-5u
	for like.xu@linux.intel.com; Tue, 27 Nov 2018 05:44:02 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41047)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gRaqH-0008DE-Cf
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 05:43:46 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gRaqG-0003OY-Gz
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 05:43:45 -0500
Received: from mail-ot1-x341.google.com ([2607:f8b0:4864:20::341]:41476)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gRaqG-0003OA-CK
	for qemu-devel@nongnu.org; Tue, 27 Nov 2018 05:43:44 -0500
Received: by mail-ot1-x341.google.com with SMTP id u16so19654089otk.8
	for <qemu-devel@nongnu.org>; Tue, 27 Nov 2018 02:43:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=IVgr0W6r7Sp9dyYyIM+2B4xvWU/IrpZuoBvFSubhbEk=;
	b=C46JdBh5WPOWxeS0j3IndK2dAir6rC0cNtjRERp9uqlREvf+O0uvDOCfaMz++vpKK/
	JvvK1gv2rVVa0fzP7WmQy53St26A2tgVeN6zxySyQLPKiyQ5LQeVzxQv8NmJ/j/0xtmP
	vUWjQI/PiYZz6GdZ7SNmGmXT99dkxAAUCV0yg=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=IVgr0W6r7Sp9dyYyIM+2B4xvWU/IrpZuoBvFSubhbEk=;
	b=ZHhsboAjuHQseiH5H6lUFYo74Y5wSyo40cI1cKe0n35uKoJXJMHjZhAqX5ldhh8SlN
	Q0Q5fSW/tHO7Pk/a9XQY2ZqfTPcIXqmWAYEKrUjJ4tbU5sN6biYwoF7csiB5Cx0ilA3L
	BOoXQTcg47dsgw+x5gUdA5+mrdjZWRlB62pbWOd2NTnAI/krtcHLR+RYBpeaeIzYfFIS
	CnGEFxm7AF2BCLQC8U5ueat5hhBM8/4ryRNHyA6FCr3rXoJ7EOwZgXzJT+RDfVhsGXR4
	YqYmv8dFotq9mxonthd5u//VsVpJj7pDybSLE2QGJSNDNglJ6Z8aN7xwvW+yTrHCliKr
	iOAg==
X-Gm-Message-State: AA+aEWZay5Wp0NiPMBnjP7enrndjiAbwCEvxHGr+DzMDse+KAIvVWoNL
	P99tUdZ6/GDrkCSLpVw2H2Lka+cXYqv/7/cRd1TPCg==
X-Google-Smtp-Source: AFSGD/VvrgVkHT6LSt23UWkziuFzQ5aDfCVitBQPGzR/aJuz/uPlp4oJxdNRihahlvuveLB/HpYeT17Ar5IXQnvoAqs=
X-Received: by 2002:a9d:5617:: with SMTP id e23mr2167867oti.151.1543315423754; 
	Tue, 27 Nov 2018 02:43:43 -0800 (PST)
MIME-Version: 1.0
References: <20181126191454.9455-1-ricardo.perez_blanco@nokia.com>
In-Reply-To: <20181126191454.9455-1-ricardo.perez_blanco@nokia.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 27 Nov 2018 10:43:31 +0000
Message-ID: <CAFEAcA9vDyVhj06oKDf=eFn_AkQk4MNRmeUf86OH3xJFaKNEqA@mail.gmail.com>
To: ricardo.perez_blanco@nokia.com
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::341
Subject: Re: [Qemu-devel] [PATCH] [PATCH] Allow AArch64 processors to boot
 from a kernel placed over 4GB.
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: ricardoperezblanco@gmail.com, qemu-arm <qemu-arm@nongnu.org>,
	QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 26 Nov 2018 at 19:15, Perez Blanco, Ricardo (Nokia -
BE/Antwerp) <ricardo.perez_blanco@nokia.com> wrote:
>
> Some machine based on AArch64 can have its main memory over 4GBs. With
> the current path, these machines can support "-kernel" in qemu
>
> Signed-off-by: Ricardo Perez Blanco <ricardo.perez_blanco@nokia.com>

Hi; I think it would be worth noting in the commit message that
this doesn't affect any machines QEMU currently emulates.

> ---
>  hw/arm/boot.c | 12 +++++++++---
>  1 file changed, 9 insertions(+), 3 deletions(-)
>
> diff --git a/hw/arm/boot.c b/hw/arm/boot.c
> index 586baa9b64..183c5860bd 100644
> --- a/hw/arm/boot.c
> +++ b/hw/arm/boot.c
> @@ -64,7 +64,9 @@ typedef enum {
>      FIXUP_BOARDID,      /* overwrite with board ID number */
>      FIXUP_BOARD_SETUP,  /* overwrite with board specific setup code address */
>      FIXUP_ARGPTR,       /* overwrite with pointer to kernel args */
> +    FIXUP_ARGPTR_HIGHER_32BITS,       /* overwrite with pointer to kernel args (higher 32 bits) */
>      FIXUP_ENTRYPOINT,   /* overwrite with kernel entry point */
> +    FIXUP_ENTRYPOINT_HIGHER_32BITS,   /* overwrite with kernel entry point (higher 32 bits) */

I recommend naming these FIXUP_ARGPTR_HI and FIXUP_ENTRYPOINT_HI.
As a second followup patch we can then rename FIXUP_ARGPTR and
FIXUP_ENTRYPOINT to FIXUP_ARGPTR_LO and FIXUP_ENTRYPOINT_LO.

>      FIXUP_GIC_CPU_IF,   /* overwrite with GIC CPU interface address */
>      FIXUP_BOOTREG,      /* overwrite with boot register address */
>      FIXUP_DSB,          /* overwrite with correct DSB insn for cpu */
> @@ -84,9 +86,9 @@ static const ARMInsnFixup bootloader_aarch64[] = {
>      { 0x58000084 }, /* ldr x4, entry ; Load the lower 32-bits of kernel entry */
>      { 0xd61f0080 }, /* br x4      ; Jump to the kernel entry point */
>      { 0, FIXUP_ARGPTR }, /* arg: .word @DTB Lower 32-bits */
> -    { 0 }, /* .word @DTB Higher 32-bits */
> +    { 0, FIXUP_ARGPTR_HIGHER_32BITS}, /* .word @DTB Higher 32-bits */
>      { 0, FIXUP_ENTRYPOINT }, /* entry: .word @Kernel Entry Lower 32-bits */
> -    { 0 }, /* .word @Kernel Entry Higher 32-bits */
> +    { 0, FIXUP_ENTRYPOINT_HIGHER_32BITS }, /* .word @Kernel Entry Higher 32-bits */
>      { 0, FIXUP_TERMINATOR }
>  };
>
> @@ -175,7 +177,9 @@ static void write_bootloader(const char *name, hwaddr addr,
>          case FIXUP_BOARDID:
>          case FIXUP_BOARD_SETUP:
>          case FIXUP_ARGPTR:
> +        case FIXUP_ARGPTR_HIGHER_32BITS:
>          case FIXUP_ENTRYPOINT:
> +        case FIXUP_ENTRYPOINT_HIGHER_32BITS:
>          case FIXUP_GIC_CPU_IF:
>          case FIXUP_BOOTREG:
>          case FIXUP_DSB:
> @@ -939,7 +943,6 @@ static uint64_t load_aarch64_image(const char *filename, hwaddr mem_base,
>              }
>          }
>      }
> -
>      *entry = mem_base + kernel_load_offset;
>      rom_add_blob_fixed_as(filename, buffer, size, *entry, as);
>

Stray whitespace change.

> @@ -1153,8 +1156,10 @@ void arm_load_kernel(ARMCPU *cpu, struct arm_boot_info *info)
>              info->dtb_start = QEMU_ALIGN_UP(info->initrd_start + initrd_size,
>                                             align);
>              fixupcontext[FIXUP_ARGPTR] = info->dtb_start;
> +            fixupcontext[FIXUP_ARGPTR_HIGHER_32BITS] = info->dtb_start >> 32;
>          } else {
>              fixupcontext[FIXUP_ARGPTR] = info->loader_start + KERNEL_ARGS_ADDR;
> +            fixupcontext[FIXUP_ARGPTR_HIGHER_32BITS] = (info->loader_start + KERNEL_ARGS_ADDR) >> 32;
>              if (info->ram_size >= (1ULL << 32)) {
>                  error_report("RAM size must be less than 4GB to boot"
>                               " Linux kernel using ATAGS (try passing a device tree"
> @@ -1163,6 +1168,7 @@ void arm_load_kernel(ARMCPU *cpu, struct arm_boot_info *info)
>              }
>          }
>          fixupcontext[FIXUP_ENTRYPOINT] = entry;
> +        fixupcontext[FIXUP_ENTRYPOINT_HIGHER_32BITS] = entry >> 32;
>
>          write_bootloader("bootloader", info->loader_start,
>                           primary_loader, fixupcontext, as);
> --

Otherwise the patch looks good.

thanks
-- PMM

