# py2verilog
if you like it you should've put a ring oscillator on it

![ring oscillator with enable](https://github.com/flimflamphlegm/py2verilog/blob/main/py2verilog/py2verilog/ro.png)
