README.md (for your UART Protocol Verification repo)
# UART Protocol Verification (RTL + Testbench)

This project implements and verifies a UART Protocol (8N1) in SystemVerilog.  
Both the transmitter (TX) and receiver (RX) are included in the DUT (`uart_core.sv`).  
A SystemVerilog testbench (`tb_uart.sv`) provides loopback verification.

---

## ğŸ” Specification
- Protocol UART (Universal Asynchronous ReceiverTransmitter)  
- Frame format  
  - 1 Start bit (0)  
  - 8 Data bits (LSB first)  
  - 1 Stop bit (1)  
  - No parity  
- Parameters  
  - `CLK_FREQ = 50 MHz`  
  - `BAUD = 115200 bps`  

---

## ğŸ“‚ Project Structure


UART_Verification
â”‚â”€â”€ uart_core.sv # DUT UART TX + RX
â”‚â”€â”€ tb_uart.sv # Testbench (loopback verification)
â”‚â”€â”€ UART_run_msim_rtl_verilog.do # QuestaModelSim run script
â”‚â”€â”€ uart_dump.vcd # Waveform dump (for GTKWave)
â”‚â”€â”€ verification_report.md # Detailed verification results
â”‚â”€â”€ README.md # Project overview (this file)


---

## ğŸ› ï¸ How to Run (QuestaModelSim)
1. Open Questa in the project directory.  
2. Run
   ```tcl
   do UART_run_msim_rtl_verilog.do


Waveform will be displayed.

A .vcd file (uart_dump.vcd) is also generated for viewing in GTKWave.

âœ… Verification

Loopback test TX â†’ RX connection validated.

Randomized data Multiple bytes transmittedreceived.

PassFail log Printed in simulation transcript.

Waveform Confirms proper UART frame format.