{
    "nl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/74-openroad-fillinsertion/mult8_2bits_1op_e17688.nl.v",
    "pnl": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/74-openroad-fillinsertion/mult8_2bits_1op_e17688.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/75-odb-cellfrequencytables/mult8_2bits_1op_e17688.def",
    "lef": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/81-magic-writelef/mult8_2bits_1op_e17688.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/75-odb-cellfrequencytables/mult8_2bits_1op_e17688.odb",
    "sdc": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/74-openroad-fillinsertion/mult8_2bits_1op_e17688.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e17688__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e17688__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e17688__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e17688__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e17688__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e17688__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e17688__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e17688__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e17688__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/76-openroad-rcx/nom/mult8_2bits_1op_e17688.nom.spef",
        "min_*": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/76-openroad-rcx/min/mult8_2bits_1op_e17688.min.spef",
        "max_*": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/76-openroad-rcx/max/mult8_2bits_1op_e17688.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e17688__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e17688__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e17688__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e17688__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e17688__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e17688__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e17688__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e17688__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e17688__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/79-magic-streamout/mult8_2bits_1op_e17688.mag",
    "gds": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/79-magic-streamout/mult8_2bits_1op_e17688.gds",
    "mag_gds": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/79-magic-streamout/mult8_2bits_1op_e17688.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/80-klayout-streamout/mult8_2bits_1op_e17688.klayout.gds",
    "json_h": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/28-yosys-jsonheader/mult8_2bits_1op_e17688.h.json",
    "vh": "/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17688/51-odb-writeverilogheader/mult8_2bits_1op_e17688.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 465,
        "design__inferred_latch__count": 0,
        "design__instance__count": 768,
        "design__instance__area": 3077.95,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00015553223784081638,
        "power__switching__total": 0.0002305418165633455,
        "power__leakage__total": 5.2402180372723706e-09,
        "power__total": 0.0003860793076455593,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.307482048525851,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.8616668733531923,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.793220178659315,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7469715057922002,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -10.514136525683512,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7469715057922002,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 9,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.115253143624339,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.3154417927260185,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.10822099078748,
        "timing__setup__ws": -1.814509482914722,
        "timing__hold__tns": 0,
        "timing__setup__tns": -11.106540890236799,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.814509482914722,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 26,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 34,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 768,
        "design__instance__area__stdcell": 3077.95,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0923077,
        "design__instance__utilization__stdcell": 0.0923077,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 7,
        "design__instance__count__class:multi_input_combinational_cell": 229,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2881,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 32,
        "design__io__hpwl": 3086974,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 7597.48,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 61,
        "design__instance__count__setup_buffer": 14,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 315,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 62,
        "route__wirelength__iter:1": 8006,
        "route__drc_errors__iter:2": 9,
        "route__wirelength__iter:2": 7963,
        "route__drc_errors__iter:3": 8,
        "route__wirelength__iter:3": 7958,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 7957,
        "route__drc_errors": 0,
        "route__wirelength": 7957,
        "route__vias": 2009,
        "route__vias__singlecut": 2009,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 228.82,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.298255206751843,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.904281675135633,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.776596142707628,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.6647323990510257,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -9.847548832883563,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.6647323990510257,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 8,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.10822099078748,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.3434878034780846,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.318064250606653,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.82557929496173,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.813102941325044,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.814509482914722,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -11.106540890236799,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.814509482914722,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 9,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.122659663675689,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.290739329729475,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79979,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000209518,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000215124,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.83174e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000215124,
        "design_powergrid__voltage__worst": 0.000215124,
        "design_powergrid__voltage__worst__net:VPWR": 1.79979,
        "design_powergrid__drop__worst": 0.000215124,
        "design_powergrid__drop__worst__net:VPWR": 0.000209518,
        "design_powergrid__voltage__worst__net:VGND": 0.000215124,
        "design_powergrid__drop__worst__net:VGND": 0.000215124,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.71e-05,
        "ir__drop__worst": 0.00021
    }
}