/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  reg [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [18:0] celloutsig_1_16z;
  wire [30:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = !(celloutsig_0_16z[1] ? celloutsig_0_8z[1] : celloutsig_0_14z[1]);
  assign celloutsig_0_0z = ~(in_data[93] | in_data[28]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[7] | celloutsig_1_4z[11]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z | celloutsig_0_8z[0]);
  assign celloutsig_1_18z = ~celloutsig_1_0z[3];
  assign celloutsig_1_0z = in_data[133:128] + in_data[129:124];
  assign celloutsig_0_11z = { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_0z } + { celloutsig_0_1z[1:0], celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[40:34] / { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_3z[10:0], celloutsig_1_2z, celloutsig_1_14z } / { 1'h1, celloutsig_1_13z[10:0], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_17z[25:17], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_16z[0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_34z = { celloutsig_0_16z[1:0], celloutsig_0_30z } == { celloutsig_0_16z[2:1], celloutsig_0_27z };
  assign celloutsig_0_24z = { celloutsig_0_5z[4:3], celloutsig_0_15z, celloutsig_0_3z } === { celloutsig_0_21z[3:1], celloutsig_0_10z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } === in_data[48:44];
  assign celloutsig_1_8z = ! { in_data[190:181], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_6z = ! celloutsig_0_5z[14:6];
  assign celloutsig_0_30z = ! { celloutsig_0_14z[4:3], celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[114:96] % { 1'h1, in_data[156:139] };
  assign celloutsig_0_1z = celloutsig_0_0z ? { in_data[55], 3'h7 } : in_data[56:53];
  assign celloutsig_0_21z = celloutsig_0_3z ? { celloutsig_0_4z[5], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z } : { in_data[21:11], celloutsig_0_9z };
  assign celloutsig_0_29z = celloutsig_0_9z[1] ? { celloutsig_0_26z[2:1], celloutsig_0_5z, celloutsig_0_12z } : in_data[73:52];
  assign celloutsig_0_3z = { in_data[76:75], celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_27z = { in_data[47:35], celloutsig_0_24z } != { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z[4:0], celloutsig_1_0z };
  assign celloutsig_0_10z = | celloutsig_0_8z;
  assign celloutsig_0_15z = | celloutsig_0_9z[3:0];
  assign celloutsig_1_2z = celloutsig_1_1z[5] & in_data[115];
  assign celloutsig_0_35z = | { celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_29z[8:1], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_10z = | celloutsig_1_4z[5:1];
  assign celloutsig_1_6z = celloutsig_1_4z[7:1] >> { celloutsig_1_1z[5], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_4z[17:6] >> { in_data[140:132], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_12z = celloutsig_0_7z[3:1] >> { celloutsig_0_11z[4:3], celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_14z[2:0] << celloutsig_0_9z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_12z[1], celloutsig_0_9z } << { celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_9z = { celloutsig_1_4z[7:2], celloutsig_1_8z } >>> { celloutsig_1_6z[4], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_1z } >>> celloutsig_1_13z[11:5];
  assign celloutsig_0_7z = { celloutsig_0_5z[16:14], celloutsig_0_2z } >>> celloutsig_0_4z[5:2];
  assign celloutsig_0_9z = { celloutsig_0_7z[3:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_17z = { celloutsig_1_16z[14:2], celloutsig_1_13z, celloutsig_1_1z } ~^ { in_data[163:134], celloutsig_1_7z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_15z } ~^ { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_26z = celloutsig_0_11z ~^ { celloutsig_0_14z[4:0], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_2z } ^ { celloutsig_1_3z[18:3], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[10:8], celloutsig_0_2z } ^ { celloutsig_0_1z[3:1], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_5z[11:7], celloutsig_0_13z, celloutsig_0_13z } ^ { celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_31z = ~((celloutsig_0_6z & celloutsig_0_11z[2]) | celloutsig_0_1z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_5z = { in_data[24:21], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
