Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Apr 04 12:52:55 2016
| Host         : yli-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ddr_dma_v2_wrapper_control_sets_placed.rpt
| Design       : ddr_dma_v2_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  2047 |
| Minimum Number of register sites lost to control set restrictions |  3238 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3463 |         1011 |
| No           | No                    | Yes                    |             729 |          271 |
| No           | Yes                   | No                     |            2276 |          860 |
| Yes          | No                    | No                     |           10240 |         3689 |
| Yes          | No                    | Yes                    |             477 |          110 |
| Yes          | Yes                   | No                     |            5585 |         1841 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                   |                                                                                                                                                               Enable Signal                                                                                                                                                              |                                                                                                                                              Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[9]_i_1_n_0                                                                                                                                                                      |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[10]_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[11]_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[12]_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                             |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[8]_i_1_n_0                                                                                                                                                                      |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                       | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                              |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_18_out                                                                                                                                                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_19_out                                                                                                                                                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_20_out                                                                                                                                                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
| ~ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                                                                      | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                                                        |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
| ~ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                                                                                                                                                                                                       |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                          |                1 |              1 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                                                                          |                1 |              1 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsacb                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_burst_type_reg0                                                                                                                                                                                                    |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                    |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                               |                1 |              1 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[1]_0[0]                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                     |                1 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                                                                           |                2 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                    |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[1]_0[0]                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                2 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                                                     | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                                                                   |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_0_63_9_9_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                                                             |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_0_63_9_9_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_128_191_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                    |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                              |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                    |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_192_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_256_319_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_320_383_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_384_447_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_448_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_512_575_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_576_639_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_64_127_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_128_191_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_192_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                               |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_256_319_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_320_383_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                                                                            |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                     |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                               |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_384_447_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                               |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                      |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_448_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                         |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_512_575_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_576_639_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_64_127_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                               |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_0_63_9_9_i_1_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_128_191_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_192_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_256_319_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                               |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                         |                2 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_320_383_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_384_447_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                         |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_448_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_512_575_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_576_639_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_64_127_9_9_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0__8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                  |                1 |              2 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0                                                                            |                1 |              2 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__5_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__6_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                                                                           |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                            |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                              |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][2]                                                                                                                                       |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |              3 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_onehot_state_reg[0][0]                                                                                                                                                                                  | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__4_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset_reg_n_0                                                                                                                                                        |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                                                                      |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__3_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                                        |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__2_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__7_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                                                                            |                2 |              3 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                              |                1 |              3 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                           |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0                                                                            |                1 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__8_n_0                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                1 |              3 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                            |                2 |              3 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_1_1_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_2_2_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                                                                                         | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                                                                                                   |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                           | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                        |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                                                                                                   |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r1545_out                                                                                                                                                                                | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                                                                                        |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                   |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_i_1_n_0                                                                                                                                                                            |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_0_in                                                                                                                                                                   |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                                  |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg_0                                                                                                                                                                                                               |                3 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_red_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]_i_1_n_0                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/wrlvl_byte_redo_reg[0]                                                                                                                                                                                                  |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__1_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__1_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__2_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                4 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                       |                3 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                       |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                                                                                                                                                       |                3 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_5_5_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/int_addr_reg[0][0]                                                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/int_addr_reg[0][0]                                                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_192_255_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_green_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                    |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                      | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                         | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                          |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img2_blue_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[0][0]                           | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3][0]                                                                                                   |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_7_7_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_6_6_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_5_5_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_4_4_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_3_3_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_2_2_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_1_1_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_red_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                      | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/cs_ce_clr                                                                                                                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_rdc2pcc_cmd_ready                                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                                        |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                              | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                3 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_7_7_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_1_1_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_2_2_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_3_3_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_4_4_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_6_6_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_5_5_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_4_4_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_green_reg_0_255_3_3_i_2_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_7_7_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_0_255_6_6_i_2_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_192_255_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_256_319_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_256_319_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_320_383_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_320_383_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_384_447_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_384_447_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_448_511_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_448_511_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_512_575_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_512_575_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_576_639_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_576_639_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_64_127_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_64_127_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_0_63_0_2_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_0_63_3_5_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_0_63_6_8_i_2_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img1_blue_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_128_191_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_128_191_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_192_255_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_192_255_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_256_319_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_256_319_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_320_383_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_320_383_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_384_447_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_384_447_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_448_511_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_448_511_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_512_575_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_512_575_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_576_639_3_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_576_639_6_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_64_127_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_green_reg_64_127_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_0_63_0_2_i_2_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_0_63_3_5_i_2_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_0_63_6_8_i_2_n_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_128_191_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_128_191_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_192_255_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_192_255_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_256_319_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_256_319_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_320_383_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_320_383_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_384_447_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_384_447_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_448_511_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_448_511_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_512_575_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_512_575_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_576_639_3_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_576_639_6_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_64_127_3_5_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_red_reg_64_127_6_8_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[3][0]                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_7_7_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_4_4_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_5_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_6_6_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_8_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_red_reg_256_511_9_9_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_0_63_0_2_i_2_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_0_63_3_5_i_2_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                3 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsflejbge5d0nd4ira14fdhp2ki                                                                                                                                                                                                       | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiedkmeoira/obsabdsej4edb2l/obsisnm0w15rbvmreeyt2chdjf/obsa1nb[0]                                                                                                                                                                                       |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_3_3_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                      | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                            |                1 |              4 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                                                | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                             |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_0_63_6_8_i_2_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_2_2_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_1_1_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_9_9_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_8_8_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
| ~ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                             |                1 |              4 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                                                                           | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                             |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_7_7_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_6_6_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_5_5_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_green_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_4_4_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_128_191_3_5_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/sum_blue_reg_128_191_6_8_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_3_3_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_2_2_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                |                4 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]_0                                                                                                                              |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                     |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                              | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                         |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_1_1_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                           | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                3 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/img3_blue_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                2 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in10_in                                                                                                                                                                                         | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt1                                                                                                                                                                                                                                                   |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[4]_i_1_n_0                                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                5 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                                                                                                   |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_pos                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/vsync_rst                                                                                                                                                                                                                                                   |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out2                                                                            |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                                                                                                                            |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                                                                                                                            |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                                       |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                                      |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_0                                                                                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                        |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1__0_n_0                                                                                                                                           | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                                      |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_2_n_0                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                     |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                                      |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_0                                                                                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                         | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                                         |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/gen_single_thread.active_target_enc_reg[0][0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_0                                                                                                                                              | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                         |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_0                                                                                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                                                                                                                   |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc_reg[2]                                                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                                       |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc_reg[2]_0                                                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                                            | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                          |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                                                  | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                       |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/trans_cnt_reg[0][0]                                                                                                                                                                                                                                                      | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/SR[0]                                                                                                                                                                                                                                                       |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                                                                                 |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                                                                  | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                         | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_payload_i[68]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                              |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                   |                1 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/gen_single_thread.active_target_enc_reg[0][0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                             | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiedkmeoira/obsabdsej4edb2l/obsisnm0w15rbvmreeyt2chdjf/obsa1nb[0]                                                                                                                                                                                       |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__2_n_0                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/E[0]                                                                                                                                                                                                                                                                        | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                            |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                              | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                             |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                         |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                2 |              5 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1__0_n_0                                                                                                                                           | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              5 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                             |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                             |                1 |              5 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                           |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                                                                 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                                                        |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                             |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_TFT_SYNC/tft_rst                                                                                                                                                                                                                                              |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                                            | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                3 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                                       | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                2 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2_n_0                                                                                                                                                                           | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                                                                                 |                3 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/p_11_out                                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly2_i_1_n_0                                                                                                                                                                                                     |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                3 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                        | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                  |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                2 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                            |                6 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                 |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                     |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                4 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                     | ddr_dma_v2_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                               |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                                                                  | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SS[0]                                                                                                                                                                               |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0][0]                                                                                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                                 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                3 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/wrlvl_byte_redo_reg[0]                                                                                                                                                                                                  |                5 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/s2mm_all_idle                                                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly2_i_1__0_n_0                                                                                                                                                                                                  |                2 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                3 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                1 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                2 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                             |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                2 |              6 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                                                                              | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                2 |              6 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in24_out                                                                                                                                                         | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/wrlvl_byte_redo_reg[0]                                                                                                                                                                                                  |                1 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_2_n_0                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                     |                2 |              6 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                                                                           | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                             |                3 |              6 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                5 |              7 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                4 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                1 |              7 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/prech_req_r_reg[0]                                                                                                                                                                                                      |                6 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                         |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                              |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[2]                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              7 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                                                                                                    |                2 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_issue.active_target_enc_reg[0][0]                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                4 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[2]                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[0]_0[0]                                | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6]_0[0] |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg_reg[0]                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                   |                3 |              7 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[462][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[463][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[464][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[465][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[466][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[467][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[468][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[469][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[46][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[470][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[471][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[472][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[473][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[474][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[475][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[476][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[477][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[478][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[479][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[47][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[480][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[481][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[482][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[483][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[484][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[485][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[486][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[487][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[488][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[489][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[48][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[490][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[491][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[492][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[493][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[494][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[495][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[496][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[497][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[498][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[499][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[49][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[4][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[500][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[501][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[502][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[503][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[504][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[505][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[506][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[507][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[508][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[509][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[50][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[510][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[511][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[512][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[513][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[514][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[515][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[516][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[517][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[518][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[519][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[51][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[520][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[521][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[522][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[523][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[524][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[525][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[526][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[527][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[528][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[529][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[52][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[530][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[531][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[532][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[533][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[534][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[535][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[536][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[537][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[538][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[539][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[53][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[540][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[541][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[542][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[543][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[544][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[545][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[546][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[547][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[548][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[549][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[54][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[550][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[551][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[552][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[553][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[554][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[555][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[556][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[557][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[558][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[559][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[55][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[560][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[561][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[562][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[563][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[564][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[565][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[566][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[567][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[568][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[569][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[56][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[570][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[571][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[572][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[573][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[574][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[575][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[576][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[577][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[578][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[579][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[57][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[580][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[581][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[582][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[583][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[584][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[585][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[586][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[587][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[588][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[589][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[58][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[590][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[591][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[592][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[593][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[594][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[595][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[596][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[597][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[598][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[599][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[59][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[5][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[600][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[601][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[602][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[603][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[604][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[605][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[606][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[607][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[608][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[609][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[60][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[610][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[611][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[612][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[613][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[614][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[615][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[616][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[617][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[618][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[619][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[61][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[620][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[621][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[622][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[623][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[624][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[625][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[626][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[627][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[628][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[629][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[62][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[630][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[631][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[632][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[633][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[634][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[635][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[636][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[637][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[638][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[63][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[64][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[65][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[66][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[67][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[68][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[69][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[6][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[70][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[71][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[72][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[73][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[74][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[75][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[76][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[77][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[78][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[79][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[7][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[80][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[81][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[82][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[83][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[84][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[85][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[86][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[87][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[88][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[89][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[8][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[90][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[91][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[92][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[93][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[94][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[95][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[96][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[97][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[98][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[99][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[9][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[446][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sof_temp0                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                        | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                            |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                                                                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                            |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out                                                                                                                                                                                                                         | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                            |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                  |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                  |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                  |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                  |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                  |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                      |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[238][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                                       | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                   |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op                                                                                                             |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_pixel[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                   |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                               | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[100][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[101][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[102][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[103][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[104][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[105][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[106][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[107][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[108][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[109][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[10][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[110][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[111][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[112][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[113][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[114][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[115][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[116][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[117][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[118][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[119][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[11][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[120][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[121][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[122][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[123][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[124][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[125][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[126][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[127][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[128][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[129][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[12][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[130][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[131][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[132][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[133][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[134][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[135][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[136][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[137][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[138][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[139][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[13][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[140][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[141][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[142][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[143][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[144][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[145][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[146][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[147][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[148][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[149][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[14][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[150][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[151][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[152][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[153][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[154][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[155][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[156][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[157][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[158][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[159][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[15][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[160][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[161][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[162][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[163][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[164][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[165][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[166][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[167][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[168][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[169][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[16][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[170][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[171][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[172][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[173][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[174][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[175][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[176][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[177][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[178][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[179][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[17][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[180][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[181][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[182][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[183][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[184][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[185][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[186][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[187][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[188][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[189][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[18][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[190][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[191][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[192][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[193][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[194][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[195][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[196][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[197][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[198][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[199][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[19][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[200][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[201][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[202][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[203][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[204][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[205][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[206][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[207][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[208][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[209][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[20][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[210][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[211][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[212][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[213][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[214][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[215][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[216][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[217][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[218][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[219][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[21][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[220][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[221][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[222][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[223][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[224][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[225][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[226][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[227][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[228][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[229][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[22][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[230][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[231][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[232][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[233][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[234][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[235][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[236][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[237][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[239][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[23][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[240][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[241][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[242][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[243][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[244][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[245][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[246][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[247][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[248][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[249][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[24][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[250][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[251][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[252][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[253][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[254][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[255][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[256][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[257][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[258][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[259][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[25][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[260][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[261][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[262][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[263][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[264][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[265][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[266][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[267][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[268][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[269][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[26][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[270][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                                      |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[271][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[272][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[273][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[274][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[275][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[276][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[277][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[278][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[279][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[27][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[280][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[281][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[282][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[283][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[284][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[285][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[286][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[287][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[288][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[289][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[28][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[290][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[291][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[292][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[293][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[294][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[295][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[296][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[297][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[298][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[299][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[29][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[2][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[300][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                       |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[301][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[302][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                             | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[303][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0[0]                                                                                 | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[304][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[305][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[306][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[307][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[308][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[309][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[30][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[310][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                                             | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                     |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[311][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[312][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                     | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[313][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[314][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[315][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[316][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[317][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[318][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[319][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[31][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[320][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[321][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[322][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[323][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[324][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[325][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[326][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[327][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[328][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[329][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[32][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[330][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[331][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[332][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[333][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[334][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[335][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                            |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[336][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[337][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[338][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[339][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[33][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[340][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[341][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[342][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[343][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[344][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[345][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[346][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[347][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[348][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[349][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
| ~ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                           | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[34][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[350][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[351][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1                                                                                                               |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[352][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[353][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[354][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[355][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[356][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[357][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[358][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[359][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[35][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[360][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[361][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[362][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[363][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[364][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[365][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[366][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[367][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[368][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[369][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[36][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[370][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[371][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[372][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[373][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[374][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[375][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[376][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[377][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[378][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[379][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[37][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                                      |                2 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                                      |                1 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                                       |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[380][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[381][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[382][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[383][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[384][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[385][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[386][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[387][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[388][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[389][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[38][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[390][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[391][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[392][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[393][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[394][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[395][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[396][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[397][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[398][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[399][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[39][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[3][7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[400][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[401][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[402][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[403][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[404][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[405][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[406][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[407][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[408][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[409][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[40][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[7]_i_2_n_0                                                                                                                                                                     | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[410][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[411][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[412][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[413][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[414][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[415][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                              | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                    |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[416][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[417][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[418][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[419][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[41][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[420][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[421][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[422][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[423][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[424][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[425][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[426][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[427][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[428][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                                                           | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                       |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[429][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[42][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[430][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[431][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[432][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                       |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[433][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[434][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[435][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[436][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[437][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[438][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[439][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[43][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[440][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[441][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[442][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[443][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[444][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[445][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[447][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[448][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[449][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[0][0]                                                                                                                                                                                               | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                4 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[44][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[450][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[451][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[452][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[453][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[454][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[455][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[456][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[457][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[458][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[459][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[45][7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[460][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_bufout[461][7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsfla                                                                                                                                                                                                                                                                  | ddr_dma_v2_i/v_gamma_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsnbghzcedprx20                                                                                                                                                                                                                         |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt_tc_pulse                                                                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/line_cnt_reg[8][0]                                                                                                                                                                                                                                          |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                                                                                                    |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                4 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                         |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                         |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                 | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiedkmeoira/obsabdsej4edb2l/obsisnm0w15rbvmreeyt2chdjf/obsa1nb[0]                                                                                                                                                                                       |                7 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                          |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d2_reg[0][0]                                                | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/E[0]                                                                                                                                                                                                                                                                                                     | ddr_dma_v2_i/hdr_ip_0/inst/clear                                                                                                                                                                                                                                                                          |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                       |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                         |                2 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                                                                                   | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                4 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                4 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                             |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                                |                3 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                                                                               | ddr_dma_v2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                     |                4 |              9 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_issue.active_target_hot_reg[0]                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                4 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                               |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                               |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |             10 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                    | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/wrlvl_byte_redo_reg[0]                                                                                                                                                                                                  |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                                              |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                4 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                             |                2 |             10 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/one_dec_max_limit_reg[0][0]                                                                                                                                                                                             |                4 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu5zcedpyum35rjd22                                                                                                                                                                                                                 | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu5zcedpyum35rjd21                                                                                                                                                                                  |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                               |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                               |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                             |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/s1/E[0]                                                                                                                                                                                                                                                                                                      | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_norm_reg_0                                                                                                                                                                                                                                                            |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3]                                                                                                                                                                                                                                         | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_0                                                                                                                                                                                                                          |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                   |                3 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                             |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                               |                2 |             10 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                6 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv_n_0                                                                                                                                                                                                                                                                       | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/SR[0]                                                                                                                                                                                                                                                       |                4 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out2                                                                            | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                                                      |                2 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TFT_base_addr_reg[10][0]                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                                                   |                6 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/E[0]                                                                                                                                                                                                                                                                                      | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                                               |                5 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                         | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                4 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                                                                                                  |                3 |             11 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                              |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_cntr[11]_i_1_n_0                                                                                                                                                                                                                                    | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                5 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                5 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[3]_i_1_n_0                                                                                                                                                                                                                 | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                6 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                3 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/RED_reg[5][0]                                                                                                                                                                                                                                               |                6 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               12 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                               |                2 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                               |                2 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                       |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                           | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                   |                3 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_1_n_0                                                                                                                                                                     | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/mpr_rdlvl_start_reg[0]                                                                                                                                                                                                  |                5 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out2                                                                            | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                                                                                 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                             |                5 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                                |                2 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                                  |                2 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                            |                4 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                4 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                                                        | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                                                         |                3 |             12 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                                | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                                                         |                3 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                                |                2 |             12 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[3]_i_1__0_n_0                                                                                                                                                                                                              | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |                4 |             13 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsaits12cgu5zcedpyum1opyui                                                                                                                                                                                                                  | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsiits12cgu5zcedpyum05rja                                                                                                                                                                                    |                4 |             13 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                4 |             13 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                6 |             13 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/row_cnt_reg[12]                                                                                                                                                                                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/row_cnt_reg[0]                                                                                                                                                                                                              |                4 |             13 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                5 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                7 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                3 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/E[0]                                                                                                                                                                                                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                3 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                7 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                5 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                6 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                5 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[13]                                                          |                3 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                5 |             14 |
| ~ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_TFT_SYNC/tft_rst                                                                                                                                                                                                                                              |                8 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_1_n_0                                                                                                                                                                                                                    | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                4 |             14 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                       |                6 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/mn_request_set                                                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                                               |                3 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                         | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                5 |             14 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out2                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                             |                5 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out2                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                          |                3 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                4 |             15 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |                8 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                               | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                5 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                7 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                         | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                4 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                4 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                4 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                4 |             16 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                                                                                              | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |               11 |             16 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                  | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                5 |             16 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TFT_iic_reg_addr_reg[7][0]                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                                                   |                5 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                            |                8 |             16 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                         |                3 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                         |                8 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                    | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |                4 |             16 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                6 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                3 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                5 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                  |                4 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/s1/sobel_in_count_reg[0]_rep__1                                                                                                                                                                                                                                                                              | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_norm_reg_0                                                                                                                                                                                                                                                            |                4 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                7 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                            |                8 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/pixel_count[9]_i_2_n_0                                                                                                                                                                                                                                                                                       | ddr_dma_v2_i/edge_ip_0/inst/pixel_count[9]_i_1_n_0                                                                                                                                                                                                                                                        |               10 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                           |                                                                                                                                                                                                                                                                                                           |                3 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiedkmeoira/obsabdsej4edb2l/obsisnm0w15rbvmreeyt2chdjf/obsa1nb[0]                                                                                                                                                                                       |                8 |             17 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                6 |             17 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |               10 |             18 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                7 |             18 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                   |                6 |             18 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                5 |             18 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_sum[17]_i_1_n_0                                                                                                                                                                                                                                                                                      | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_norm_reg_0                                                                                                                                                                                                                                                            |                5 |             18 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             18 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                           | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                5 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |             19 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |             19 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                                      |                3 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                                |                5 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1_n_0                                                                                                                                                 |                3 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                               |                4 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                                                                                                                                   | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |                8 |             20 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                       |                3 |             20 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                               |                5 |             20 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                      |                4 |             20 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                                |                4 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                       |                3 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                                  |                4 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                                                      |                3 |             20 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               11 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                         |                5 |             21 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/wrlvl_byte_redo_reg[0]                                                                                                                                                                                                  |               12 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                9 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                                                   |                9 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                    | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_d1_reg[6]                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                5 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/bufout_count[9]_i_2_n_0                                                                                                                                                                                                                                                                                  | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/bufout_count[9]_i_1_n_0                                                                                                                                                                                                                                                   |                9 |             21 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             21 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                8 |             22 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                   |                8 |             22 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |               10 |             22 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |               11 |             22 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               10 |             22 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_TFT_SYNC/tft_rst                                                                                                                                                                                                                                              |                8 |             23 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |               14 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                5 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                8 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                6 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                6 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               10 |             23 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_rd_generation.periodic_rd_request_r_reg                                                                                                                                                                        |                8 |             23 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                                                                           |                5 |             23 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_0_63_0_2_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             24 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                      | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                9 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_64_127_0_2_i_1_n_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                7 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               10 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_384_447_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_576_639_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_320_383_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               13 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               12 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                9 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               12 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_256_319_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                         | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][0]                                                                                                                                       |                5 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_192_255_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                9 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                7 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               11 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                7 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_128_191_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_448_511_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_r2_512_575_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                                                              |               10 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                           | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               15 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                             |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                       | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |               14 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                        |                9 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                             |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                8 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                   |                7 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                   |                7 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                             |                                                                                                                                                                                                                                                                                                           |                5 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                8 |             25 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                               |                                                                                                                                                                                                                                                                                                           |                8 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                 | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             26 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                |                7 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               11 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                4 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                8 |             26 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                8 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                9 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                               |                                                                                                                                                                                                                                                                                                           |                4 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               11 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             26 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                8 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             26 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[8][0]                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][2]                                                                                                                                       |                7 |             27 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                                                   |                6 |             27 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               12 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/SR[0]                                                                                                                                                                                       |               12 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                7 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |                8 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                8 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               10 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             28 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                                                            |               10 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0_n_0                                                                                                                     | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0_n_0                                                                                                                     | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             29 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                             |               20 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                         |                9 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                 | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             29 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/bufout_count0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               21 |             30 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiafzd2chdkncofb/obsfsnm0w15rbuehadlp2oke5zcedpyum05rjd20[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                7 |             30 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[1]_0[0]                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |               12 |             31 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |               16 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row2_reg_512_639_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row2_reg_384_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row2_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row2_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row2_reg_0_127_0_0_i_2_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_384_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/E[0]                                                                                                                                                                                                                                              | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |                6 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_512_639_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                |               14 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                                                                                                                                   | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                                                                                                            |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_128_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                                                                                                                                 | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/E[0]                                                                                                                                                                                                                                                                                                | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                                                                        |                9 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_256_383_0_0_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               11 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                              | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |               11 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               14 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               12 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row3_reg_0_127_0_0_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                                                                                                                                                                                      |               25 |             32 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                             | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |                7 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               14 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               12 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[0][0]                                                                                                         |                9 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                    |                5 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                        | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |               10 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                                                                                 | ddr_dma_v2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                       |                8 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                      | ddr_dma_v2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                   |               13 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                       | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |               10 |             33 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               16 |             33 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               11 |             33 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                       |               12 |             33 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                9 |             33 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                                                                                                             | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                             |                6 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               12 |             34 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             34 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/mpr_rdlvl_start_reg[0]                                                                                                                                                                                                  |               13 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               11 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                 | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                    |                7 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               11 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               11 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               11 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               11 |             35 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                      |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out3                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc1.count_reg[0][1]                                                                                                                                       |                7 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_0_63_0_2_i_4_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/stream_out_count[9]_i_2_n_0                                                                                                                                                                                                                                                                                  | ddr_dma_v2_i/edge_ip_0/inst/stream_out_count[9]_i_1_n_0                                                                                                                                                                                                                                                   |               13 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |                8 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/row1_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                      |                9 |             36 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                                                                   |               11 |             37 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                8 |             37 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                9 |             37 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                     |               14 |             37 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                7 |             37 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/one_dec_max_limit_reg[0][0]                                                                                                                                                                                             |               10 |             37 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               10 |             38 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               11 |             38 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                                               |               15 |             39 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                      | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                              |                8 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/prech_req_r_reg[0]                                                                                                                                                                                                      |               14 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               13 |             41 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                  | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               13 |             41 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                              | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               15 |             41 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                      | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                   |                9 |             41 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_reg_0                                                                                                                                                                                                                       | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                |                9 |             41 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                          |               11 |             44 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               18 |             44 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               12 |             44 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg16_out                                                                                                                                                                                                                                     | ddr_dma_v2_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                                                                           |               11 |             45 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               11 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |               12 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[62][0]                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               10 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[62][0]                                                                                                   |                                                                                                                                                                                                                                                                                                           |               11 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               12 |             46 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/init_complete_r1_timing_reg                                                                                                                                                                                             |               16 |             47 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                             | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |               24 |             47 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                                                                                               | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_0_in                                                                                                                                                                   |               11 |             47 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/pwron_ce_r_reg                                                                                                                                                                                                          |               18 |             47 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                             | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |               16 |             47 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                                                                                               | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_0_in                                                                                                                                                                   |               11 |             47 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                                                   |               14 |             48 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                9 |             48 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                   | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               12 |             48 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                7 |             52 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiafzd2chdkncofb/obsfh5tl2igb                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                7 |             52 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |               12 |             53 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |               13 |             53 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |               16 |             53 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |               12 |             53 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                             |               15 |             53 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiafzd2chdkncofb/obsfsnm0w15rbuehadlp2oke5zcedpyum05rjd20[0]                                                                                                                                                                                                                           | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsiedkmeoira/obsabdsej4edb2l/obsisnm0w15rbvmreeyt2chdjf/obsa1nb[0]                                                                                                                                                                                       |               12 |             54 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               20 |             56 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10]_0[0]                                                                                                                                                                                                                                  | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                            |               15 |             56 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/s1/pix_21[7]_i_1_n_0                                                                                                                                                                                                                                                                                         | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_norm_reg_0                                                                                                                                                                                                                                                            |               38 |             56 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10]_0[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               12 |             60 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             | ddr_dma_v2_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               12 |             61 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Doutb_reg[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               17 |             64 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               16 |             64 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               17 |             64 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/v_gamma_0/U0/obsfdabqya5ezy54edkjd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsflejbge5d0nd4ira14fdhp2ki                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                                                                                                                    | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                               |               17 |             64 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/pixel_count[9]_i_2_n_0                                                                                                                                                                                                                                                                                   | ddr_dma_v2_i/hdr_ip_0/inst/hdr0/pixel_count[9]_i_1_n_0                                                                                                                                                                                                                                                    |               34 |             65 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               16 |             65 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               16 |             65 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                                                                      | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                                                         |               20 |             66 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               16 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               18 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               16 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               16 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               16 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |               15 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               14 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[66]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |               17 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[66][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               16 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[66]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |               17 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               19 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[66]_2[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |               17 |             67 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/edge_ip_0/inst/sobel_valid_reg_n_0                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/edge_ip_0/inst/s1/edge_norm_reg_0                                                                                                                                                                                                                                                            |               34 |             68 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |               33 |             69 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               20 |             69 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[68][0]                                                                                                    |                                                                                                                                                                                                                                                                                                           |               15 |             69 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               19 |             69 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               19 |             69 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |               24 |             72 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out4                                                                            |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               13 |             72 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               17 |             73 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[72][0]                                                                                                   |                                                                                                                                                                                                                                                                                                           |               16 |             73 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               11 |             75 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                               |               30 |             77 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                            |                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                                                                                                                                  | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |               35 |             93 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                        |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                            |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[1]_0[0]                                                                                                                                                   | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |               19 |             97 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                           |               35 |             98 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                           |               34 |             98 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                              |               30 |             98 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                        |                                                                                                                                                                                                                                                                                                           |               14 |            112 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                        |                                                                                                                                                                                                                                                                                                           |               14 |            112 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                        |                                                                                                                                                                                                                                                                                                           |               14 |            112 |
|  ddr_dma_v2_i/mdm_1/U0/Ext_JTAG_DRCK                                                                             |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               35 |            117 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][46]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               16 |            128 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_r_reg[2]_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               34 |            129 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               24 |            132 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               38 |            132 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |               59 |            144 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we                                                                        |                                                                                                                                                                                                                                                                                                           |               22 |            176 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               24 |            192 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                                                                                        | ddr_dma_v2_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                          |               70 |            223 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 | ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               69 |            272 |
|  ddr_dma_v2_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |              401 |           1267 |
|  ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_0 |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |              566 |           2034 |
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


