digraph "rcc_set_pll2_multiplication_factor"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node1 [label="rcc_set_pll2_multiplication\l_factor",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled" fontcolor="black"];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="rcc_clock_setup_in\l_hse_25mhz_out_72mhz",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b",tooltip="RCC Set System Clock PLL at 72MHz from HSE at 25MHz."];
}
