m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/t_ff_d/simulation/modelsim
vd_ff_3_sr_wr
Z1 !s110 1570646614
!i10b 1
!s100 OiT[J?eiZEU4D5b8C`CLG2
Iz0mb@Rl8=7ac6nb4K>LmT0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1570643121
8C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v
FC:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1570646614.000000
!s107 C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/common|C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common
Z6 tCvgOpt 0
vt_ff_d
R1
!i10b 1
!s100 A5:jGLU86?cFP:B`EomfD1
Iz?likL]cjSC[ThOE?Rn@m3
R2
R0
w1570646534
8C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v
FC:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/t_ff_d|C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/t_ff_d
R6
vt_ff_d_tb
!s110 1570646622
!i10b 1
!s100 UUcbHVGYQ9GozWjm@ZKdF3
I575YCWmK=eQ_ViG;8i_jd1
R2
R0
w1570646578
8C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v
FC:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1570646622.000000
!s107 C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v|
!i113 1
o-work work
R6
