module wideexpr_00787(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(1'sb0);
  assign y1 = |((~&({4{((({$signed(1'sb1),s6,(3'sb011)^~(6'sb101000),$unsigned(4'sb1011)})&(((4'sb0110)+(5'sb11000))>=((ctrl[5]?1'sb0:s5))))>>>(-(-($signed(2'sb01)))))-(((((1'sb0)-(3'sb000))<<((ctrl[7]?u2:u3)))<(((ctrl[4]?3'sb100:s5))>>>({2{6'sb011011}})))+(((ctrl[5]?s3:$signed(4'b0010)))>=(-(s7))))}}))^~(u2));
  assign y2 = -(+((s1)>>($unsigned(+({3{~|(s3)}})))));
  assign y3 = ({3{s7}})<<(((5'sb01010)>>>(3'sb011))>>($signed(3'sb000)));
  assign y4 = (1'sb0)^~(({((ctrl[2]?$signed({6'sb101110,-(s3),(1'sb1)^~(s4)}):-({!(3'sb011),6'sb100011})))|($signed(($signed((s2)&(s6)))<=(((2'b01)^(u1))>>((2'sb01)<=(u4))))),(s0)>>(s3),(ctrl[4]?+({4{-(s6)}}):(1'sb0)>>($signed((6'sb101001)>>((u4)+(6'sb101111)))))})^(((((ctrl[1]?(6'sb110111)&((ctrl[4]?s3:s5)):((ctrl[0]?2'sb01:4'sb0101))+(s4)))<<<(+($signed((6'sb100011)<<(u1)))))<=($signed((s7)&((ctrl[6]?(ctrl[0]?s1:5'sb01110):(ctrl[1]?s2:4'sb1110))))))>({2{((ctrl[1]?(s2)>>((3'sb101)>>(1'sb0)):((s7)<<(2'sb00))^~((s6)<<(2'sb11))))+((ctrl[6]?-(4'sb1011):+((s3)!=(5'sb11110))))}})));
  assign y5 = 5'sb01101;
  assign y6 = ($signed((((~|(-(3'sb000)))^({$unsigned(3'sb110)}))&((ctrl[7]?((3'sb100)<<(5'sb01101))!=((s7)<<<(1'sb0)):$signed(s7))))-({{2{(ctrl[7]?(ctrl[3]?3'sb001:s3):6'sb001100)}},(ctrl[2]?(ctrl[6]?s0:(1'b0)&(u4)):~^((u6)>>>(4'sb1011)))})))+($signed(({1{($signed(3'sb111))|(5'sb00010)}})&(({1{(ctrl[2]?+(u0):(ctrl[1]?s6:2'sb11))}})&((ctrl[3]?(ctrl[5]?s5:(s4)>>>(5'sb00000)):(^(s2))<<((1'sb1)>>(s4)))))));
  assign y7 = +(4'sb0001);
endmodule
