INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Group_2/T01_Group_2.srcs/sources_1/new/T01_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T01_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Group_2/T01_Group_2.srcs/sim_1/new/T01_Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T01_Simulation
