# TASKS FOR WEEK 1
## Complete tool installation
- vivado setup is installed by the given procedures
- uploaded the succesfull installtion jpg to the github
## Run the sample files
- given sample file has been succesfully run
- screenshot is taken and uploaded succesfully
## Complete Reading
- read the given blogs
- also watched the youtube video 
## Pick a target language (VHDL or Verilog)
- verilog
