<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-uahcx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-uahcx-defs.h</h1><a href="cvmx-uahcx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-uahcx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon uahcx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_UAHCX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_UAHCX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ab6699d95b528381b8131946a50c84404" title="cvmx-uahcx-defs.h">CVMX_UAHCX_CAPLENGTH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_CAPLENGTH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000000ull);
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab6699d95b528381b8131946a50c84404">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_CAPLENGTH(offset) (CVMX_ADD_IO_SEG(0x0001680000000000ull))</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a50180898193743a15d94a95e3731a274">CVMX_UAHCX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000058ull);
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a50180898193743a15d94a95e3731a274">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001680000000058ull))</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a0be9293a70bc5577b72fd8ab0515768b">CVMX_UAHCX_CRCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00085"></a>00085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_CRCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00086"></a>00086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000038ull);
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0be9293a70bc5577b72fd8ab0515768b">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_CRCR(offset) (CVMX_ADD_IO_SEG(0x0001680000000038ull))</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1b4c1f4c70016d50e964b3dda1bf9a3a">CVMX_UAHCX_DBOFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="keywordflow">if</span> (!(
<a name="l00095"></a>00095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_DBOFF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000014ull);
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1b4c1f4c70016d50e964b3dda1bf9a3a">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_DBOFF(offset) (CVMX_ADD_IO_SEG(0x0001680000000014ull))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad9716f3b7e4951cf5c9e9e12269bd4e0">CVMX_UAHCX_DBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 64)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 64)) &amp;&amp; ((block_id == 0))))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_DBX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000480ull) + (((offset) &amp; 127) + ((block_id) &amp; 0) * 0x0ull) * 4;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad9716f3b7e4951cf5c9e9e12269bd4e0">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_DBX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000480ull) + (((offset) &amp; 127) + ((block_id) &amp; 0) * 0x0ull) * 4)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad904f01b87efb3e44b7bfb78892e7cd9">CVMX_UAHCX_DCBAAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_DCBAAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000050ull);
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad904f01b87efb3e44b7bfb78892e7cd9">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_DCBAAP(offset) (CVMX_ADD_IO_SEG(0x0001680000000050ull))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a467c6b57545bf31d520492f9bcc292c9">CVMX_UAHCX_DNCTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">if</span> (!(
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_DNCTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000034ull);
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a467c6b57545bf31d520492f9bcc292c9">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_DNCTRL(offset) (CVMX_ADD_IO_SEG(0x0001680000000034ull))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#addea572b54253e5051331e8561053018">CVMX_UAHCX_EHCI_ASYNCLISTADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_ASYNCLISTADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000028ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-uahcx-defs_8h.html#addea572b54253e5051331e8561053018">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_ASYNCLISTADDR(offset) (CVMX_ADD_IO_SEG(0x00016F0000000028ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad963df8cdb8fcc9336f8ea2818ec9108">CVMX_UAHCX_EHCI_CONFIGFLAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00163"></a>00163         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_CONFIGFLAG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00164"></a>00164     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000050ull);
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 <span class="preprocessor">#else</span>
<a name="l00167"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad963df8cdb8fcc9336f8ea2818ec9108">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_CONFIGFLAG(offset) (CVMX_ADD_IO_SEG(0x00016F0000000050ull))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a287998bf1a9c28100ac9371c22bdc75c">CVMX_UAHCX_EHCI_CTRLDSSEGMENT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <span class="keywordflow">if</span> (!(
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00178"></a>00178         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_CTRLDSSEGMENT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00179"></a>00179     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000020ull);
<a name="l00180"></a>00180 }
<a name="l00181"></a>00181 <span class="preprocessor">#else</span>
<a name="l00182"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a287998bf1a9c28100ac9371c22bdc75c">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_CTRLDSSEGMENT(offset) (CVMX_ADD_IO_SEG(0x00016F0000000020ull))</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aaebb03711c17b5ee8e0297fad467c438">CVMX_UAHCX_EHCI_FRINDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00186"></a>00186 {
<a name="l00187"></a>00187     <span class="keywordflow">if</span> (!(
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00189"></a>00189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00190"></a>00190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00193"></a>00193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_FRINDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00194"></a>00194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000001Cull);
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 <span class="preprocessor">#else</span>
<a name="l00197"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aaebb03711c17b5ee8e0297fad467c438">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_FRINDEX(offset) (CVMX_ADD_IO_SEG(0x00016F000000001Cull))</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a311832aa622a6f336683a0e96d22e164">CVMX_UAHCX_EHCI_HCCAPBASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00207"></a>00207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00208"></a>00208         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_HCCAPBASE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00209"></a>00209     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000000ull);
<a name="l00210"></a>00210 }
<a name="l00211"></a>00211 <span class="preprocessor">#else</span>
<a name="l00212"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a311832aa622a6f336683a0e96d22e164">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_HCCAPBASE(offset) (CVMX_ADD_IO_SEG(0x00016F0000000000ull))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a2d1f393f5eebc5cd4a28c93bf1052b82">CVMX_UAHCX_EHCI_HCCPARAMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217     <span class="keywordflow">if</span> (!(
<a name="l00218"></a>00218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00220"></a>00220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00221"></a>00221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00222"></a>00222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00223"></a>00223         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_HCCPARAMS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00224"></a>00224     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000008ull);
<a name="l00225"></a>00225 }
<a name="l00226"></a>00226 <span class="preprocessor">#else</span>
<a name="l00227"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a2d1f393f5eebc5cd4a28c93bf1052b82">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_HCCPARAMS(offset) (CVMX_ADD_IO_SEG(0x00016F0000000008ull))</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a00d7f5f87f16a339c4aad15262faaec5">CVMX_UAHCX_EHCI_HCSPARAMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keywordflow">if</span> (!(
<a name="l00233"></a>00233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00234"></a>00234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00236"></a>00236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00237"></a>00237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00238"></a>00238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_HCSPARAMS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00239"></a>00239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000004ull);
<a name="l00240"></a>00240 }
<a name="l00241"></a>00241 <span class="preprocessor">#else</span>
<a name="l00242"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a00d7f5f87f16a339c4aad15262faaec5">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_HCSPARAMS(offset) (CVMX_ADD_IO_SEG(0x00016F0000000004ull))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a599ca3c9ac4b9b5cecb1458b30b0dfe1">CVMX_UAHCX_EHCI_INSNREG00</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00246"></a>00246 {
<a name="l00247"></a>00247     <span class="keywordflow">if</span> (!(
<a name="l00248"></a>00248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00249"></a>00249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00251"></a>00251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00252"></a>00252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00253"></a>00253         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_INSNREG00(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00254"></a>00254     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000090ull);
<a name="l00255"></a>00255 }
<a name="l00256"></a>00256 <span class="preprocessor">#else</span>
<a name="l00257"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a599ca3c9ac4b9b5cecb1458b30b0dfe1">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_INSNREG00(offset) (CVMX_ADD_IO_SEG(0x00016F0000000090ull))</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ab8037a80e669de68cae8ef6a429fb118">CVMX_UAHCX_EHCI_INSNREG03</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     <span class="keywordflow">if</span> (!(
<a name="l00263"></a>00263           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00264"></a>00264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00265"></a>00265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00266"></a>00266           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00267"></a>00267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00268"></a>00268         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_INSNREG03(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00269"></a>00269     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000009Cull);
<a name="l00270"></a>00270 }
<a name="l00271"></a>00271 <span class="preprocessor">#else</span>
<a name="l00272"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab8037a80e669de68cae8ef6a429fb118">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_INSNREG03(offset) (CVMX_ADD_IO_SEG(0x00016F000000009Cull))</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a0672c5c6b686d66399b98241e8b935d3">CVMX_UAHCX_EHCI_INSNREG04</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     <span class="keywordflow">if</span> (!(
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00280"></a>00280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00282"></a>00282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00283"></a>00283         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_INSNREG04(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00284"></a>00284     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F00000000A0ull);
<a name="l00285"></a>00285 }
<a name="l00286"></a>00286 <span class="preprocessor">#else</span>
<a name="l00287"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0672c5c6b686d66399b98241e8b935d3">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_INSNREG04(offset) (CVMX_ADD_IO_SEG(0x00016F00000000A0ull))</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a7c0e07471a6d43ca826a5e2cc18cffb3">CVMX_UAHCX_EHCI_INSNREG06</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00291"></a>00291 {
<a name="l00292"></a>00292     <span class="keywordflow">if</span> (!(
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00298"></a>00298         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_INSNREG06(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00299"></a>00299     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F00000000E8ull);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a7c0e07471a6d43ca826a5e2cc18cffb3">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_INSNREG06(offset) (CVMX_ADD_IO_SEG(0x00016F00000000E8ull))</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a536814cfd2b31f67c2772289e6768446">CVMX_UAHCX_EHCI_INSNREG07</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     <span class="keywordflow">if</span> (!(
<a name="l00308"></a>00308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00309"></a>00309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00310"></a>00310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_INSNREG07(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F00000000ECull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a536814cfd2b31f67c2772289e6768446">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_INSNREG07(offset) (CVMX_ADD_IO_SEG(0x00016F00000000ECull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1998737a49c843f91ec77d679dcb904a">CVMX_UAHCX_EHCI_PERIODICLISTBASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00325"></a>00325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00326"></a>00326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00327"></a>00327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00328"></a>00328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_PERIODICLISTBASE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00329"></a>00329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000024ull);
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="preprocessor">#else</span>
<a name="l00332"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1998737a49c843f91ec77d679dcb904a">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_PERIODICLISTBASE(offset) (CVMX_ADD_IO_SEG(0x00016F0000000024ull))</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad7229072a6aba89eb00dedd6750c996b">CVMX_UAHCX_EHCI_PORTSCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <span class="keywordflow">if</span> (!(
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l00342"></a>00342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0))))))
<a name="l00343"></a>00343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_PORTSCX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00344"></a>00344     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000050ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4;
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 <span class="preprocessor">#else</span>
<a name="l00347"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad7229072a6aba89eb00dedd6750c996b">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_PORTSCX(offset, block_id) (CVMX_ADD_IO_SEG(0x00016F0000000050ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a5db6d8ac62510b3cef1f8398c0fedac0">CVMX_UAHCX_EHCI_USBCMD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">if</span> (!(
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00357"></a>00357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00358"></a>00358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_USBCMD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00359"></a>00359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000010ull);
<a name="l00360"></a>00360 }
<a name="l00361"></a>00361 <span class="preprocessor">#else</span>
<a name="l00362"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5db6d8ac62510b3cef1f8398c0fedac0">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_USBCMD(offset) (CVMX_ADD_IO_SEG(0x00016F0000000010ull))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a416eaab4b921031a30237eb9588c056c">CVMX_UAHCX_EHCI_USBINTR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00372"></a>00372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00373"></a>00373         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_USBINTR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00374"></a>00374     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000018ull);
<a name="l00375"></a>00375 }
<a name="l00376"></a>00376 <span class="preprocessor">#else</span>
<a name="l00377"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a416eaab4b921031a30237eb9588c056c">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_USBINTR(offset) (CVMX_ADD_IO_SEG(0x00016F0000000018ull))</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a16c527b913973846f85623c3eec1c958">CVMX_UAHCX_EHCI_USBSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382     <span class="keywordflow">if</span> (!(
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00387"></a>00387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00388"></a>00388         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_EHCI_USBSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00389"></a>00389     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000014ull);
<a name="l00390"></a>00390 }
<a name="l00391"></a>00391 <span class="preprocessor">#else</span>
<a name="l00392"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a16c527b913973846f85623c3eec1c958">00392</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_EHCI_USBSTS(offset) (CVMX_ADD_IO_SEG(0x00016F0000000014ull))</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ac7d823a867eeb0bbfdc79fc957d29bbf">CVMX_UAHCX_ERDPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00396"></a>00396 {
<a name="l00397"></a>00397     <span class="keywordflow">if</span> (!(
<a name="l00398"></a>00398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00399"></a>00399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00400"></a>00400         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_ERDPX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00401"></a>00401     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000478ull);
<a name="l00402"></a>00402 }
<a name="l00403"></a>00403 <span class="preprocessor">#else</span>
<a name="l00404"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac7d823a867eeb0bbfdc79fc957d29bbf">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_ERDPX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000478ull))</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#abe2004cd71ee3f3817e5e21da1ff2bce">CVMX_UAHCX_ERSTBAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00408"></a>00408 {
<a name="l00409"></a>00409     <span class="keywordflow">if</span> (!(
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_ERSTBAX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000470ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abe2004cd71ee3f3817e5e21da1ff2bce">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_ERSTBAX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000470ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a85547088ce70b9fad310989a06993a8d">CVMX_UAHCX_ERSTSZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00424"></a>00424         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_ERSTSZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00425"></a>00425     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000468ull);
<a name="l00426"></a>00426 }
<a name="l00427"></a>00427 <span class="preprocessor">#else</span>
<a name="l00428"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a85547088ce70b9fad310989a06993a8d">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_ERSTSZX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000468ull))</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad3eb0ff06bcb5ca206a6c7b1e41c6d96">CVMX_UAHCX_GBUSERRADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(
<a name="l00434"></a>00434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00435"></a>00435           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00436"></a>00436         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GBUSERRADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00437"></a>00437     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C130ull);
<a name="l00438"></a>00438 }
<a name="l00439"></a>00439 <span class="preprocessor">#else</span>
<a name="l00440"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad3eb0ff06bcb5ca206a6c7b1e41c6d96">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GBUSERRADDR(offset) (CVMX_ADD_IO_SEG(0x000168000000C130ull))</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aa6c085d941139163d8d6d12e1a0eb59e">CVMX_UAHCX_GCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00444"></a>00444 {
<a name="l00445"></a>00445     <span class="keywordflow">if</span> (!(
<a name="l00446"></a>00446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00447"></a>00447           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00448"></a>00448         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00449"></a>00449     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C110ull);
<a name="l00450"></a>00450 }
<a name="l00451"></a>00451 <span class="preprocessor">#else</span>
<a name="l00452"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aa6c085d941139163d8d6d12e1a0eb59e">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GCTL(offset) (CVMX_ADD_IO_SEG(0x000168000000C110ull))</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a6d2c5298e38edeeebee230f6477574a9">CVMX_UAHCX_GDBGBMU</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457     <span class="keywordflow">if</span> (!(
<a name="l00458"></a>00458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00459"></a>00459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00460"></a>00460         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGBMU(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00461"></a>00461     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C16Cull);
<a name="l00462"></a>00462 }
<a name="l00463"></a>00463 <span class="preprocessor">#else</span>
<a name="l00464"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6d2c5298e38edeeebee230f6477574a9">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGBMU(offset) (CVMX_ADD_IO_SEG(0x000168000000C16Cull))</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad2db312ec8764bf97226936f547bded7">CVMX_UAHCX_GDBGEPINFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00468"></a>00468 {
<a name="l00469"></a>00469     <span class="keywordflow">if</span> (!(
<a name="l00470"></a>00470           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00471"></a>00471           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00472"></a>00472         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGEPINFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00473"></a>00473     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C178ull);
<a name="l00474"></a>00474 }
<a name="l00475"></a>00475 <span class="preprocessor">#else</span>
<a name="l00476"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad2db312ec8764bf97226936f547bded7">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGEPINFO(offset) (CVMX_ADD_IO_SEG(0x000168000000C178ull))</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a95c96a7c777da6fdfdad6a749a33efa1">CVMX_UAHCX_GDBGFIFOSPACE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00480"></a>00480 {
<a name="l00481"></a>00481     <span class="keywordflow">if</span> (!(
<a name="l00482"></a>00482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00483"></a>00483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00484"></a>00484         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGFIFOSPACE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00485"></a>00485     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C160ull);
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 <span class="preprocessor">#else</span>
<a name="l00488"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a95c96a7c777da6fdfdad6a749a33efa1">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGFIFOSPACE(offset) (CVMX_ADD_IO_SEG(0x000168000000C160ull))</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad5cac2f27697a7056ed95d683c29e461">CVMX_UAHCX_GDBGLNMCC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00492"></a>00492 {
<a name="l00493"></a>00493     <span class="keywordflow">if</span> (!(
<a name="l00494"></a>00494           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00495"></a>00495           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00496"></a>00496         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGLNMCC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00497"></a>00497     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C168ull);
<a name="l00498"></a>00498 }
<a name="l00499"></a>00499 <span class="preprocessor">#else</span>
<a name="l00500"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad5cac2f27697a7056ed95d683c29e461">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGLNMCC(offset) (CVMX_ADD_IO_SEG(0x000168000000C168ull))</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a02ac8fde22d7cf82ee1d3b9c97ea956d">CVMX_UAHCX_GDBGLSP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00504"></a>00504 {
<a name="l00505"></a>00505     <span class="keywordflow">if</span> (!(
<a name="l00506"></a>00506           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00507"></a>00507           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00508"></a>00508         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGLSP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00509"></a>00509     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C174ull);
<a name="l00510"></a>00510 }
<a name="l00511"></a>00511 <span class="preprocessor">#else</span>
<a name="l00512"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a02ac8fde22d7cf82ee1d3b9c97ea956d">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGLSP(offset) (CVMX_ADD_IO_SEG(0x000168000000C174ull))</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a694e22a900733eb8896ab7a178f66167">CVMX_UAHCX_GDBGLSPMUX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00516"></a>00516 {
<a name="l00517"></a>00517     <span class="keywordflow">if</span> (!(
<a name="l00518"></a>00518           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00519"></a>00519           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00520"></a>00520         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGLSPMUX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00521"></a>00521     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C170ull);
<a name="l00522"></a>00522 }
<a name="l00523"></a>00523 <span class="preprocessor">#else</span>
<a name="l00524"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a694e22a900733eb8896ab7a178f66167">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGLSPMUX(offset) (CVMX_ADD_IO_SEG(0x000168000000C170ull))</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a17a4a21463c4463b7d79542b3ced1cd4">CVMX_UAHCX_GDBGLTSSM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00528"></a>00528 {
<a name="l00529"></a>00529     <span class="keywordflow">if</span> (!(
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00531"></a>00531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00532"></a>00532         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDBGLTSSM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00533"></a>00533     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C164ull);
<a name="l00534"></a>00534 }
<a name="l00535"></a>00535 <span class="preprocessor">#else</span>
<a name="l00536"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a17a4a21463c4463b7d79542b3ced1cd4">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDBGLTSSM(offset) (CVMX_ADD_IO_SEG(0x000168000000C164ull))</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#af250b61a58263df70597631fb93526b2">CVMX_UAHCX_GDMAHLRATIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00540"></a>00540 {
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (!(
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GDMAHLRATIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C624ull);
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af250b61a58263df70597631fb93526b2">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GDMAHLRATIO(offset) (CVMX_ADD_IO_SEG(0x000168000000C624ull))</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#afab1c980516fd0a4006057f51d49ad98">CVMX_UAHCX_GFLADJ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00556"></a>00556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GFLADJ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00557"></a>00557     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C630ull);
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 <span class="preprocessor">#else</span>
<a name="l00560"></a><a class="code" href="cvmx-uahcx-defs_8h.html#afab1c980516fd0a4006057f51d49ad98">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GFLADJ(offset) (CVMX_ADD_IO_SEG(0x000168000000C630ull))</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a5850bd13b81ead919cd1734dae12f2ea">CVMX_UAHCX_GGPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00564"></a>00564 {
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (!(
<a name="l00566"></a>00566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00567"></a>00567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00568"></a>00568         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GGPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00569"></a>00569     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C124ull);
<a name="l00570"></a>00570 }
<a name="l00571"></a>00571 <span class="preprocessor">#else</span>
<a name="l00572"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5850bd13b81ead919cd1734dae12f2ea">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GGPIO(offset) (CVMX_ADD_IO_SEG(0x000168000000C124ull))</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#af0549c652bb9286a9fb93272347c31db">CVMX_UAHCX_GHWPARAMS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00576"></a>00576 {
<a name="l00577"></a>00577     <span class="keywordflow">if</span> (!(
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00580"></a>00580         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00581"></a>00581     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C140ull);
<a name="l00582"></a>00582 }
<a name="l00583"></a>00583 <span class="preprocessor">#else</span>
<a name="l00584"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af0549c652bb9286a9fb93272347c31db">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS0(offset) (CVMX_ADD_IO_SEG(0x000168000000C140ull))</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a4a7bf6e6a11478aa902494ad15eaa2a5">CVMX_UAHCX_GHWPARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00588"></a>00588 {
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (!(
<a name="l00590"></a>00590           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00591"></a>00591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00592"></a>00592         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00593"></a>00593     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C144ull);
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 <span class="preprocessor">#else</span>
<a name="l00596"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a4a7bf6e6a11478aa902494ad15eaa2a5">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS1(offset) (CVMX_ADD_IO_SEG(0x000168000000C144ull))</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad8fdb8a22afbd311b57350b8e8c345e4">CVMX_UAHCX_GHWPARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00600"></a>00600 {
<a name="l00601"></a>00601     <span class="keywordflow">if</span> (!(
<a name="l00602"></a>00602           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00603"></a>00603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00604"></a>00604         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00605"></a>00605     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C148ull);
<a name="l00606"></a>00606 }
<a name="l00607"></a>00607 <span class="preprocessor">#else</span>
<a name="l00608"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad8fdb8a22afbd311b57350b8e8c345e4">00608</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS2(offset) (CVMX_ADD_IO_SEG(0x000168000000C148ull))</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a27f27bcfc0256dbf29daec3c7131ad33">CVMX_UAHCX_GHWPARAMS3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00612"></a>00612 {
<a name="l00613"></a>00613     <span class="keywordflow">if</span> (!(
<a name="l00614"></a>00614           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00615"></a>00615           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00616"></a>00616         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00617"></a>00617     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C14Cull);
<a name="l00618"></a>00618 }
<a name="l00619"></a>00619 <span class="preprocessor">#else</span>
<a name="l00620"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a27f27bcfc0256dbf29daec3c7131ad33">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS3(offset) (CVMX_ADD_IO_SEG(0x000168000000C14Cull))</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a98044c2d4beeac1ce6d5be10139d14ad">CVMX_UAHCX_GHWPARAMS4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00624"></a>00624 {
<a name="l00625"></a>00625     <span class="keywordflow">if</span> (!(
<a name="l00626"></a>00626           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00627"></a>00627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00628"></a>00628         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00629"></a>00629     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C150ull);
<a name="l00630"></a>00630 }
<a name="l00631"></a>00631 <span class="preprocessor">#else</span>
<a name="l00632"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a98044c2d4beeac1ce6d5be10139d14ad">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS4(offset) (CVMX_ADD_IO_SEG(0x000168000000C150ull))</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ade4b605e031e23b3eed6fe5e8f1b8566">CVMX_UAHCX_GHWPARAMS5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00636"></a>00636 {
<a name="l00637"></a>00637     <span class="keywordflow">if</span> (!(
<a name="l00638"></a>00638           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00639"></a>00639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00640"></a>00640         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00641"></a>00641     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C154ull);
<a name="l00642"></a>00642 }
<a name="l00643"></a>00643 <span class="preprocessor">#else</span>
<a name="l00644"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ade4b605e031e23b3eed6fe5e8f1b8566">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS5(offset) (CVMX_ADD_IO_SEG(0x000168000000C154ull))</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a958d53409f90f48afe3975b4cc9a35d0">CVMX_UAHCX_GHWPARAMS6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00648"></a>00648 {
<a name="l00649"></a>00649     <span class="keywordflow">if</span> (!(
<a name="l00650"></a>00650           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00651"></a>00651           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00652"></a>00652         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00653"></a>00653     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C158ull);
<a name="l00654"></a>00654 }
<a name="l00655"></a>00655 <span class="preprocessor">#else</span>
<a name="l00656"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a958d53409f90f48afe3975b4cc9a35d0">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS6(offset) (CVMX_ADD_IO_SEG(0x000168000000C158ull))</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1bc678ed99964c4639594d51f47ca98a">CVMX_UAHCX_GHWPARAMS7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00660"></a>00660 {
<a name="l00661"></a>00661     <span class="keywordflow">if</span> (!(
<a name="l00662"></a>00662           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00663"></a>00663           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00664"></a>00664         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00665"></a>00665     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C15Cull);
<a name="l00666"></a>00666 }
<a name="l00667"></a>00667 <span class="preprocessor">#else</span>
<a name="l00668"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1bc678ed99964c4639594d51f47ca98a">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS7(offset) (CVMX_ADD_IO_SEG(0x000168000000C15Cull))</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a6593561d0da4cd5bf3d9ad6b59626f72">CVMX_UAHCX_GHWPARAMS8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00672"></a>00672 {
<a name="l00673"></a>00673     <span class="keywordflow">if</span> (!(
<a name="l00674"></a>00674           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GHWPARAMS8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C600ull);
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6593561d0da4cd5bf3d9ad6b59626f72">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GHWPARAMS8(offset) (CVMX_ADD_IO_SEG(0x000168000000C600ull))</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aceddd783d4c5c7f3f22a3289b02d64e3">CVMX_UAHCX_GPMSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00687"></a>00687           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00688"></a>00688         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GPMSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00689"></a>00689     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C114ull);
<a name="l00690"></a>00690 }
<a name="l00691"></a>00691 <span class="preprocessor">#else</span>
<a name="l00692"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aceddd783d4c5c7f3f22a3289b02d64e3">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GPMSTS(offset) (CVMX_ADD_IO_SEG(0x000168000000C114ull))</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ac060278447a8327904fa039bd2aa67f3">CVMX_UAHCX_GPRTBIMAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00696"></a>00696 {
<a name="l00697"></a>00697     <span class="keywordflow">if</span> (!(
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00699"></a>00699           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00700"></a>00700         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GPRTBIMAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00701"></a>00701     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C138ull);
<a name="l00702"></a>00702 }
<a name="l00703"></a>00703 <span class="preprocessor">#else</span>
<a name="l00704"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac060278447a8327904fa039bd2aa67f3">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GPRTBIMAP(offset) (CVMX_ADD_IO_SEG(0x000168000000C138ull))</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a4ef1a764caa11650d6e91c97018b565f">CVMX_UAHCX_GPRTBIMAP_FS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00708"></a>00708 {
<a name="l00709"></a>00709     <span class="keywordflow">if</span> (!(
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00712"></a>00712         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GPRTBIMAP_FS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00713"></a>00713     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C188ull);
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a4ef1a764caa11650d6e91c97018b565f">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GPRTBIMAP_FS(offset) (CVMX_ADD_IO_SEG(0x000168000000C188ull))</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ac3ec08c9ba4fdee288d141572bdbe3ca">CVMX_UAHCX_GPRTBIMAP_HS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">if</span> (!(
<a name="l00722"></a>00722           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00723"></a>00723           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00724"></a>00724         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GPRTBIMAP_HS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00725"></a>00725     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C180ull);
<a name="l00726"></a>00726 }
<a name="l00727"></a>00727 <span class="preprocessor">#else</span>
<a name="l00728"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac3ec08c9ba4fdee288d141572bdbe3ca">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GPRTBIMAP_HS(offset) (CVMX_ADD_IO_SEG(0x000168000000C180ull))</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a7b1f272f2112c196be9f493548be6f52">CVMX_UAHCX_GRLSID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00732"></a>00732 {
<a name="l00733"></a>00733     <span class="keywordflow">if</span> (!(
<a name="l00734"></a>00734           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00736"></a>00736         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GRLSID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00737"></a>00737     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C120ull);
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 <span class="preprocessor">#else</span>
<a name="l00740"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a7b1f272f2112c196be9f493548be6f52">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GRLSID(offset) (CVMX_ADD_IO_SEG(0x000168000000C120ull))</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a9b378ac27dd269158a13b18807cbfbc0">CVMX_UAHCX_GRXFIFOPRIHST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00744"></a>00744 {
<a name="l00745"></a>00745     <span class="keywordflow">if</span> (!(
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00748"></a>00748         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GRXFIFOPRIHST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00749"></a>00749     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C61Cull);
<a name="l00750"></a>00750 }
<a name="l00751"></a>00751 <span class="preprocessor">#else</span>
<a name="l00752"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9b378ac27dd269158a13b18807cbfbc0">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GRXFIFOPRIHST(offset) (CVMX_ADD_IO_SEG(0x000168000000C61Cull))</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a539456c23afe3499e75e2204ad2162c9">CVMX_UAHCX_GRXFIFOSIZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00756"></a>00756 {
<a name="l00757"></a>00757     <span class="keywordflow">if</span> (!(
<a name="l00758"></a>00758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00760"></a>00760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GRXFIFOSIZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00761"></a>00761     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C380ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4;
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="preprocessor">#else</span>
<a name="l00764"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a539456c23afe3499e75e2204ad2162c9">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GRXFIFOSIZX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C380ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#acd160cc4aadc0f1ea8bc989e60a94273">CVMX_UAHCX_GRXTHRCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00768"></a>00768 {
<a name="l00769"></a>00769     <span class="keywordflow">if</span> (!(
<a name="l00770"></a>00770           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00772"></a>00772         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GRXTHRCFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00773"></a>00773     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C10Cull);
<a name="l00774"></a>00774 }
<a name="l00775"></a>00775 <span class="preprocessor">#else</span>
<a name="l00776"></a><a class="code" href="cvmx-uahcx-defs_8h.html#acd160cc4aadc0f1ea8bc989e60a94273">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GRXTHRCFG(offset) (CVMX_ADD_IO_SEG(0x000168000000C10Cull))</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ac831adb2fa28e77f7271f90c0f858f1b">CVMX_UAHCX_GSBUSCFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00780"></a>00780 {
<a name="l00781"></a>00781     <span class="keywordflow">if</span> (!(
<a name="l00782"></a>00782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00783"></a>00783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00784"></a>00784         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GSBUSCFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00785"></a>00785     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C100ull);
<a name="l00786"></a>00786 }
<a name="l00787"></a>00787 <span class="preprocessor">#else</span>
<a name="l00788"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac831adb2fa28e77f7271f90c0f858f1b">00788</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GSBUSCFG0(offset) (CVMX_ADD_IO_SEG(0x000168000000C100ull))</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a998f499764a5eb02be6ba3e8873cbc7c">CVMX_UAHCX_GSBUSCFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00792"></a>00792 {
<a name="l00793"></a>00793     <span class="keywordflow">if</span> (!(
<a name="l00794"></a>00794           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00795"></a>00795           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00796"></a>00796         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GSBUSCFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00797"></a>00797     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C104ull);
<a name="l00798"></a>00798 }
<a name="l00799"></a>00799 <span class="preprocessor">#else</span>
<a name="l00800"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a998f499764a5eb02be6ba3e8873cbc7c">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GSBUSCFG1(offset) (CVMX_ADD_IO_SEG(0x000168000000C104ull))</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aa15ea05716dff9ecca81ba863ff5d4e5">CVMX_UAHCX_GSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00804"></a>00804 {
<a name="l00805"></a>00805     <span class="keywordflow">if</span> (!(
<a name="l00806"></a>00806           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C118ull);
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aa15ea05716dff9ecca81ba863ff5d4e5">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GSTS(offset) (CVMX_ADD_IO_SEG(0x000168000000C118ull))</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a5e8089ee82a8e04a758298e44f6f6d51">CVMX_UAHCX_GTXFIFOPRIHST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="keywordflow">if</span> (!(
<a name="l00818"></a>00818           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00819"></a>00819           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00820"></a>00820         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GTXFIFOPRIHST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00821"></a>00821     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C618ull);
<a name="l00822"></a>00822 }
<a name="l00823"></a>00823 <span class="preprocessor">#else</span>
<a name="l00824"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5e8089ee82a8e04a758298e44f6f6d51">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GTXFIFOPRIHST(offset) (CVMX_ADD_IO_SEG(0x000168000000C618ull))</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a17f962cf0549bff526e8eaddc7187619">CVMX_UAHCX_GTXFIFOSIZX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00828"></a>00828 {
<a name="l00829"></a>00829     <span class="keywordflow">if</span> (!(
<a name="l00830"></a>00830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00831"></a>00831           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 2)) &amp;&amp; ((block_id == 0))))))
<a name="l00832"></a>00832         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GTXFIFOSIZX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00833"></a>00833     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C300ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4;
<a name="l00834"></a>00834 }
<a name="l00835"></a>00835 <span class="preprocessor">#else</span>
<a name="l00836"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a17f962cf0549bff526e8eaddc7187619">00836</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GTXFIFOSIZX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C300ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4)</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a515432111ea6f5e1c9f6f5780fc15861">CVMX_UAHCX_GTXTHRCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00840"></a>00840 {
<a name="l00841"></a>00841     <span class="keywordflow">if</span> (!(
<a name="l00842"></a>00842           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00843"></a>00843           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00844"></a>00844         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GTXTHRCFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00845"></a>00845     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C108ull);
<a name="l00846"></a>00846 }
<a name="l00847"></a>00847 <span class="preprocessor">#else</span>
<a name="l00848"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a515432111ea6f5e1c9f6f5780fc15861">00848</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GTXTHRCFG(offset) (CVMX_ADD_IO_SEG(0x000168000000C108ull))</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a2f58de9373426e2309d1feea22be16be">CVMX_UAHCX_GUCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00852"></a>00852 {
<a name="l00853"></a>00853     <span class="keywordflow">if</span> (!(
<a name="l00854"></a>00854           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00855"></a>00855           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00856"></a>00856         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00857"></a>00857     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C12Cull);
<a name="l00858"></a>00858 }
<a name="l00859"></a>00859 <span class="preprocessor">#else</span>
<a name="l00860"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a2f58de9373426e2309d1feea22be16be">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUCTL(offset) (CVMX_ADD_IO_SEG(0x000168000000C12Cull))</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a9306541ec93ec6ff186c1d9397e47656">CVMX_UAHCX_GUCTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00864"></a>00864 {
<a name="l00865"></a>00865     <span class="keywordflow">if</span> (!(
<a name="l00866"></a>00866           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00867"></a>00867           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00868"></a>00868         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUCTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00869"></a>00869     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C11Cull);
<a name="l00870"></a>00870 }
<a name="l00871"></a>00871 <span class="preprocessor">#else</span>
<a name="l00872"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9306541ec93ec6ff186c1d9397e47656">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUCTL1(offset) (CVMX_ADD_IO_SEG(0x000168000000C11Cull))</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad898626e202fe2ba1c2567eda606980b">CVMX_UAHCX_GUID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00876"></a>00876 {
<a name="l00877"></a>00877     <span class="keywordflow">if</span> (!(
<a name="l00878"></a>00878           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00879"></a>00879           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00880"></a>00880         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00881"></a>00881     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C128ull);
<a name="l00882"></a>00882 }
<a name="l00883"></a>00883 <span class="preprocessor">#else</span>
<a name="l00884"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad898626e202fe2ba1c2567eda606980b">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUID(offset) (CVMX_ADD_IO_SEG(0x000168000000C128ull))</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#af0c2be9beca14a06947df4f7d3e0ef51">CVMX_UAHCX_GUSB2I2CCTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00888"></a>00888 {
<a name="l00889"></a>00889     <span class="keywordflow">if</span> (!(
<a name="l00890"></a>00890           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00891"></a>00891           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00892"></a>00892         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUSB2I2CCTLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00893"></a>00893     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C240ull);
<a name="l00894"></a>00894 }
<a name="l00895"></a>00895 <span class="preprocessor">#else</span>
<a name="l00896"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af0c2be9beca14a06947df4f7d3e0ef51">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUSB2I2CCTLX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C240ull))</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a836608d139b7d3224139bcd987f0b463">CVMX_UAHCX_GUSB2PHYCFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00900"></a>00900 {
<a name="l00901"></a>00901     <span class="keywordflow">if</span> (!(
<a name="l00902"></a>00902           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00903"></a>00903           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00904"></a>00904         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUSB2PHYCFGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00905"></a>00905     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C200ull);
<a name="l00906"></a>00906 }
<a name="l00907"></a>00907 <span class="preprocessor">#else</span>
<a name="l00908"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a836608d139b7d3224139bcd987f0b463">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUSB2PHYCFGX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C200ull))</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#acb39157570e13b861f3ab68498805d68">CVMX_UAHCX_GUSB3PIPECTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00912"></a>00912 {
<a name="l00913"></a>00913     <span class="keywordflow">if</span> (!(
<a name="l00914"></a>00914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00915"></a>00915           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00916"></a>00916         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_GUSB3PIPECTLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00917"></a>00917     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000C2C0ull);
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 <span class="preprocessor">#else</span>
<a name="l00920"></a><a class="code" href="cvmx-uahcx-defs_8h.html#acb39157570e13b861f3ab68498805d68">00920</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_GUSB3PIPECTLX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000C2C0ull))</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a65fff0cb4594f901d93333214aa3db4b">CVMX_UAHCX_HCCPARAMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00924"></a>00924 {
<a name="l00925"></a>00925     <span class="keywordflow">if</span> (!(
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00928"></a>00928         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_HCCPARAMS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00929"></a>00929     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000010ull);
<a name="l00930"></a>00930 }
<a name="l00931"></a>00931 <span class="preprocessor">#else</span>
<a name="l00932"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a65fff0cb4594f901d93333214aa3db4b">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_HCCPARAMS(offset) (CVMX_ADD_IO_SEG(0x0001680000000010ull))</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a712cfe98dc973906d2a10612487105e8">CVMX_UAHCX_HCSPARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00936"></a>00936 {
<a name="l00937"></a>00937     <span class="keywordflow">if</span> (!(
<a name="l00938"></a>00938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_HCSPARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000004ull);
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a712cfe98dc973906d2a10612487105e8">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_HCSPARAMS1(offset) (CVMX_ADD_IO_SEG(0x0001680000000004ull))</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ab6a6b6b1d141c57398bf8b97c9188e93">CVMX_UAHCX_HCSPARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00948"></a>00948 {
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!(
<a name="l00950"></a>00950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00951"></a>00951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00952"></a>00952         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_HCSPARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00953"></a>00953     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000008ull);
<a name="l00954"></a>00954 }
<a name="l00955"></a>00955 <span class="preprocessor">#else</span>
<a name="l00956"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab6a6b6b1d141c57398bf8b97c9188e93">00956</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_HCSPARAMS2(offset) (CVMX_ADD_IO_SEG(0x0001680000000008ull))</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a19a9e5d4026c2aba0de20eae256ae113">CVMX_UAHCX_HCSPARAMS3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00960"></a>00960 {
<a name="l00961"></a>00961     <span class="keywordflow">if</span> (!(
<a name="l00962"></a>00962           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00963"></a>00963           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00964"></a>00964         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_HCSPARAMS3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00965"></a>00965     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000000Cull);
<a name="l00966"></a>00966 }
<a name="l00967"></a>00967 <span class="preprocessor">#else</span>
<a name="l00968"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a19a9e5d4026c2aba0de20eae256ae113">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_HCSPARAMS3(offset) (CVMX_ADD_IO_SEG(0x000168000000000Cull))</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad355ec4ca75b4002664abd2fc111e22b">CVMX_UAHCX_IMANX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00972"></a>00972 {
<a name="l00973"></a>00973     <span class="keywordflow">if</span> (!(
<a name="l00974"></a>00974           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00975"></a>00975           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00976"></a>00976         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_IMANX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00977"></a>00977     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000460ull);
<a name="l00978"></a>00978 }
<a name="l00979"></a>00979 <span class="preprocessor">#else</span>
<a name="l00980"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad355ec4ca75b4002664abd2fc111e22b">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_IMANX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000460ull))</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a72167c13c76f304c64e4e192f23e9803">CVMX_UAHCX_IMODX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00984"></a>00984 {
<a name="l00985"></a>00985     <span class="keywordflow">if</span> (!(
<a name="l00986"></a>00986           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00987"></a>00987           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00988"></a>00988         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_IMODX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00989"></a>00989     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000464ull);
<a name="l00990"></a>00990 }
<a name="l00991"></a>00991 <span class="preprocessor">#else</span>
<a name="l00992"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a72167c13c76f304c64e4e192f23e9803">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_IMODX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000464ull))</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a85e5453ab3f85d3d9cb041c37ceb4789">CVMX_UAHCX_MFINDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00996"></a>00996 {
<a name="l00997"></a>00997     <span class="keywordflow">if</span> (!(
<a name="l00998"></a>00998           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00999"></a>00999           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01000"></a>01000         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_MFINDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01001"></a>01001     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000440ull);
<a name="l01002"></a>01002 }
<a name="l01003"></a>01003 <span class="preprocessor">#else</span>
<a name="l01004"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a85e5453ab3f85d3d9cb041c37ceb4789">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_MFINDEX(offset) (CVMX_ADD_IO_SEG(0x0001680000000440ull))</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad8ad5785ce6f0bd99601f533f546559e">CVMX_UAHCX_OHCI0_HCBULKCURRENTED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01008"></a>01008 {
<a name="l01009"></a>01009     <span class="keywordflow">if</span> (!(
<a name="l01010"></a>01010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01011"></a>01011           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01012"></a>01012           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01013"></a>01013           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01014"></a>01014           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01015"></a>01015         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCBULKCURRENTED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01016"></a>01016     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000042Cull);
<a name="l01017"></a>01017 }
<a name="l01018"></a>01018 <span class="preprocessor">#else</span>
<a name="l01019"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad8ad5785ce6f0bd99601f533f546559e">01019</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCBULKCURRENTED(offset) (CVMX_ADD_IO_SEG(0x00016F000000042Cull))</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a0f38d7d6049f9971adbc20ec5a992086">CVMX_UAHCX_OHCI0_HCBULKHEADED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01023"></a>01023 {
<a name="l01024"></a>01024     <span class="keywordflow">if</span> (!(
<a name="l01025"></a>01025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01026"></a>01026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01028"></a>01028           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01029"></a>01029           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01030"></a>01030         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCBULKHEADED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01031"></a>01031     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000428ull);
<a name="l01032"></a>01032 }
<a name="l01033"></a>01033 <span class="preprocessor">#else</span>
<a name="l01034"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0f38d7d6049f9971adbc20ec5a992086">01034</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCBULKHEADED(offset) (CVMX_ADD_IO_SEG(0x00016F0000000428ull))</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a47fe3a35b046a55e1acc47853823caf3">CVMX_UAHCX_OHCI0_HCCOMMANDSTATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01038"></a>01038 {
<a name="l01039"></a>01039     <span class="keywordflow">if</span> (!(
<a name="l01040"></a>01040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01041"></a>01041           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01042"></a>01042           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01043"></a>01043           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01044"></a>01044           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01045"></a>01045         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCCOMMANDSTATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01046"></a>01046     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000408ull);
<a name="l01047"></a>01047 }
<a name="l01048"></a>01048 <span class="preprocessor">#else</span>
<a name="l01049"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a47fe3a35b046a55e1acc47853823caf3">01049</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCCOMMANDSTATUS(offset) (CVMX_ADD_IO_SEG(0x00016F0000000408ull))</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#abce4ae93a8a840104b2ff5bc6ff1ff31">CVMX_UAHCX_OHCI0_HCCONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01053"></a>01053 {
<a name="l01054"></a>01054     <span class="keywordflow">if</span> (!(
<a name="l01055"></a>01055           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01056"></a>01056           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01057"></a>01057           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01058"></a>01058           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01059"></a>01059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01060"></a>01060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCCONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01061"></a>01061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000404ull);
<a name="l01062"></a>01062 }
<a name="l01063"></a>01063 <span class="preprocessor">#else</span>
<a name="l01064"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abce4ae93a8a840104b2ff5bc6ff1ff31">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCCONTROL(offset) (CVMX_ADD_IO_SEG(0x00016F0000000404ull))</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad6688aab252cf1c84ae87446922ed7b5">CVMX_UAHCX_OHCI0_HCCONTROLCURRENTED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01068"></a>01068 {
<a name="l01069"></a>01069     <span class="keywordflow">if</span> (!(
<a name="l01070"></a>01070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01071"></a>01071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01072"></a>01072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01073"></a>01073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01074"></a>01074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01075"></a>01075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCCONTROLCURRENTED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01076"></a>01076     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000424ull);
<a name="l01077"></a>01077 }
<a name="l01078"></a>01078 <span class="preprocessor">#else</span>
<a name="l01079"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad6688aab252cf1c84ae87446922ed7b5">01079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCCONTROLCURRENTED(offset) (CVMX_ADD_IO_SEG(0x00016F0000000424ull))</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a76f03e6fcc8838e8a722b99649452b9c">CVMX_UAHCX_OHCI0_HCCONTROLHEADED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01083"></a>01083 {
<a name="l01084"></a>01084     <span class="keywordflow">if</span> (!(
<a name="l01085"></a>01085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01086"></a>01086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01087"></a>01087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01088"></a>01088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01089"></a>01089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01090"></a>01090         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCCONTROLHEADED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01091"></a>01091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000420ull);
<a name="l01092"></a>01092 }
<a name="l01093"></a>01093 <span class="preprocessor">#else</span>
<a name="l01094"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a76f03e6fcc8838e8a722b99649452b9c">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCCONTROLHEADED(offset) (CVMX_ADD_IO_SEG(0x00016F0000000420ull))</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a6269e44b002509ce4544ae529a091866">CVMX_UAHCX_OHCI0_HCDONEHEAD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01098"></a>01098 {
<a name="l01099"></a>01099     <span class="keywordflow">if</span> (!(
<a name="l01100"></a>01100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01101"></a>01101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01102"></a>01102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01103"></a>01103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01104"></a>01104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCDONEHEAD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000430ull);
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6269e44b002509ce4544ae529a091866">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCDONEHEAD(offset) (CVMX_ADD_IO_SEG(0x00016F0000000430ull))</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aa78c67cc0ec9538fcdfdc6c009b95f93">CVMX_UAHCX_OHCI0_HCFMINTERVAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01113"></a>01113 {
<a name="l01114"></a>01114     <span class="keywordflow">if</span> (!(
<a name="l01115"></a>01115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01116"></a>01116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01117"></a>01117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01118"></a>01118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01119"></a>01119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01120"></a>01120         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCFMINTERVAL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01121"></a>01121     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000434ull);
<a name="l01122"></a>01122 }
<a name="l01123"></a>01123 <span class="preprocessor">#else</span>
<a name="l01124"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aa78c67cc0ec9538fcdfdc6c009b95f93">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCFMINTERVAL(offset) (CVMX_ADD_IO_SEG(0x00016F0000000434ull))</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01127"></a>01127 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a5fe86c9db612c1559bfb78a2eec84fa6">CVMX_UAHCX_OHCI0_HCFMNUMBER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01128"></a>01128 {
<a name="l01129"></a>01129     <span class="keywordflow">if</span> (!(
<a name="l01130"></a>01130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01131"></a>01131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01132"></a>01132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01133"></a>01133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01134"></a>01134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01135"></a>01135         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCFMNUMBER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01136"></a>01136     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000043Cull);
<a name="l01137"></a>01137 }
<a name="l01138"></a>01138 <span class="preprocessor">#else</span>
<a name="l01139"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5fe86c9db612c1559bfb78a2eec84fa6">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCFMNUMBER(offset) (CVMX_ADD_IO_SEG(0x00016F000000043Cull))</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aef9364fcc54e6d5c4f90294ddded808c">CVMX_UAHCX_OHCI0_HCFMREMAINING</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01143"></a>01143 {
<a name="l01144"></a>01144     <span class="keywordflow">if</span> (!(
<a name="l01145"></a>01145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01146"></a>01146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01147"></a>01147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01148"></a>01148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01149"></a>01149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01150"></a>01150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCFMREMAINING(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01151"></a>01151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000438ull);
<a name="l01152"></a>01152 }
<a name="l01153"></a>01153 <span class="preprocessor">#else</span>
<a name="l01154"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aef9364fcc54e6d5c4f90294ddded808c">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCFMREMAINING(offset) (CVMX_ADD_IO_SEG(0x00016F0000000438ull))</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a9612265c0f93cae49e2e5c9bfb4f66b0">CVMX_UAHCX_OHCI0_HCHCCA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01158"></a>01158 {
<a name="l01159"></a>01159     <span class="keywordflow">if</span> (!(
<a name="l01160"></a>01160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01161"></a>01161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01162"></a>01162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01163"></a>01163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01165"></a>01165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCHCCA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01166"></a>01166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000418ull);
<a name="l01167"></a>01167 }
<a name="l01168"></a>01168 <span class="preprocessor">#else</span>
<a name="l01169"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9612265c0f93cae49e2e5c9bfb4f66b0">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCHCCA(offset) (CVMX_ADD_IO_SEG(0x00016F0000000418ull))</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a9eef02320a5abafc97cd8a6ff0a95901">CVMX_UAHCX_OHCI0_HCINTERRUPTDISABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01173"></a>01173 {
<a name="l01174"></a>01174     <span class="keywordflow">if</span> (!(
<a name="l01175"></a>01175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01176"></a>01176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01177"></a>01177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01180"></a>01180         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCINTERRUPTDISABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01181"></a>01181     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000414ull);
<a name="l01182"></a>01182 }
<a name="l01183"></a>01183 <span class="preprocessor">#else</span>
<a name="l01184"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9eef02320a5abafc97cd8a6ff0a95901">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCINTERRUPTDISABLE(offset) (CVMX_ADD_IO_SEG(0x00016F0000000414ull))</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a0a1e5909bb83f4e5939ef33e91e98dc2">CVMX_UAHCX_OHCI0_HCINTERRUPTENABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01188"></a>01188 {
<a name="l01189"></a>01189     <span class="keywordflow">if</span> (!(
<a name="l01190"></a>01190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01191"></a>01191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01193"></a>01193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01194"></a>01194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01195"></a>01195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCINTERRUPTENABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01196"></a>01196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000410ull);
<a name="l01197"></a>01197 }
<a name="l01198"></a>01198 <span class="preprocessor">#else</span>
<a name="l01199"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0a1e5909bb83f4e5939ef33e91e98dc2">01199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCINTERRUPTENABLE(offset) (CVMX_ADD_IO_SEG(0x00016F0000000410ull))</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a245faa0c28fe750980541da862233fdc">CVMX_UAHCX_OHCI0_HCINTERRUPTSTATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01203"></a>01203 {
<a name="l01204"></a>01204     <span class="keywordflow">if</span> (!(
<a name="l01205"></a>01205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01206"></a>01206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01207"></a>01207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01208"></a>01208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01209"></a>01209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01210"></a>01210         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCINTERRUPTSTATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01211"></a>01211     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000040Cull);
<a name="l01212"></a>01212 }
<a name="l01213"></a>01213 <span class="preprocessor">#else</span>
<a name="l01214"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a245faa0c28fe750980541da862233fdc">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCINTERRUPTSTATUS(offset) (CVMX_ADD_IO_SEG(0x00016F000000040Cull))</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#af175ae3633859e34dd13e73044265a56">CVMX_UAHCX_OHCI0_HCLSTHRESHOLD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01218"></a>01218 {
<a name="l01219"></a>01219     <span class="keywordflow">if</span> (!(
<a name="l01220"></a>01220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01221"></a>01221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01222"></a>01222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01223"></a>01223           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01224"></a>01224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01225"></a>01225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCLSTHRESHOLD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01226"></a>01226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000444ull);
<a name="l01227"></a>01227 }
<a name="l01228"></a>01228 <span class="preprocessor">#else</span>
<a name="l01229"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af175ae3633859e34dd13e73044265a56">01229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCLSTHRESHOLD(offset) (CVMX_ADD_IO_SEG(0x00016F0000000444ull))</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad8f5e6f0eea45701628039aa35f5894c">CVMX_UAHCX_OHCI0_HCPERIODCURRENTED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01233"></a>01233 {
<a name="l01234"></a>01234     <span class="keywordflow">if</span> (!(
<a name="l01235"></a>01235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01236"></a>01236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01237"></a>01237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01238"></a>01238           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01239"></a>01239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01240"></a>01240         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCPERIODCURRENTED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01241"></a>01241     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000041Cull);
<a name="l01242"></a>01242 }
<a name="l01243"></a>01243 <span class="preprocessor">#else</span>
<a name="l01244"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad8f5e6f0eea45701628039aa35f5894c">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCPERIODCURRENTED(offset) (CVMX_ADD_IO_SEG(0x00016F000000041Cull))</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a680913ff08211006d8c06b67c41d5126">CVMX_UAHCX_OHCI0_HCPERIODICSTART</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01248"></a>01248 {
<a name="l01249"></a>01249     <span class="keywordflow">if</span> (!(
<a name="l01250"></a>01250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01251"></a>01251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01252"></a>01252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01253"></a>01253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01254"></a>01254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01255"></a>01255         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCPERIODICSTART(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01256"></a>01256     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000440ull);
<a name="l01257"></a>01257 }
<a name="l01258"></a>01258 <span class="preprocessor">#else</span>
<a name="l01259"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a680913ff08211006d8c06b67c41d5126">01259</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCPERIODICSTART(offset) (CVMX_ADD_IO_SEG(0x00016F0000000440ull))</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1163ee44c0199cdcfe8f2c288a36c7bd">CVMX_UAHCX_OHCI0_HCREVISION</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01263"></a>01263 {
<a name="l01264"></a>01264     <span class="keywordflow">if</span> (!(
<a name="l01265"></a>01265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01266"></a>01266           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01267"></a>01267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01268"></a>01268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01269"></a>01269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01270"></a>01270         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCREVISION(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01271"></a>01271     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000400ull);
<a name="l01272"></a>01272 }
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1163ee44c0199cdcfe8f2c288a36c7bd">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCREVISION(offset) (CVMX_ADD_IO_SEG(0x00016F0000000400ull))</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a55bf2a66006cf9b01523afe5f7b5f1b0">CVMX_UAHCX_OHCI0_HCRHDESCRIPTORA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01278"></a>01278 {
<a name="l01279"></a>01279     <span class="keywordflow">if</span> (!(
<a name="l01280"></a>01280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01281"></a>01281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01282"></a>01282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01283"></a>01283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01284"></a>01284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01285"></a>01285         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCRHDESCRIPTORA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01286"></a>01286     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000448ull);
<a name="l01287"></a>01287 }
<a name="l01288"></a>01288 <span class="preprocessor">#else</span>
<a name="l01289"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a55bf2a66006cf9b01523afe5f7b5f1b0">01289</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCRHDESCRIPTORA(offset) (CVMX_ADD_IO_SEG(0x00016F0000000448ull))</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a45b412ff6004a01108d6486a41dd9165">CVMX_UAHCX_OHCI0_HCRHDESCRIPTORB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01293"></a>01293 {
<a name="l01294"></a>01294     <span class="keywordflow">if</span> (!(
<a name="l01295"></a>01295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01296"></a>01296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01297"></a>01297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01298"></a>01298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01299"></a>01299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01300"></a>01300         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCRHDESCRIPTORB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01301"></a>01301     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000044Cull);
<a name="l01302"></a>01302 }
<a name="l01303"></a>01303 <span class="preprocessor">#else</span>
<a name="l01304"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a45b412ff6004a01108d6486a41dd9165">01304</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCRHDESCRIPTORB(offset) (CVMX_ADD_IO_SEG(0x00016F000000044Cull))</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#af688e6c11559d8c58fbeaaf0c1574981">CVMX_UAHCX_OHCI0_HCRHPORTSTATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01308"></a>01308 {
<a name="l01309"></a>01309     <span class="keywordflow">if</span> (!(
<a name="l01310"></a>01310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l01311"></a>01311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l01312"></a>01312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l01313"></a>01313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0)))) ||
<a name="l01314"></a>01314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 2))) &amp;&amp; ((block_id == 0))))))
<a name="l01315"></a>01315         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCRHPORTSTATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01316"></a>01316     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000450ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4;
<a name="l01317"></a>01317 }
<a name="l01318"></a>01318 <span class="preprocessor">#else</span>
<a name="l01319"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af688e6c11559d8c58fbeaaf0c1574981">01319</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCRHPORTSTATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00016F0000000450ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 4)</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a4cdf6e846b9d344bb37192652a377440">CVMX_UAHCX_OHCI0_HCRHSTATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01323"></a>01323 {
<a name="l01324"></a>01324     <span class="keywordflow">if</span> (!(
<a name="l01325"></a>01325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01326"></a>01326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01327"></a>01327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01328"></a>01328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01329"></a>01329           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01330"></a>01330         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_HCRHSTATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01331"></a>01331     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000450ull);
<a name="l01332"></a>01332 }
<a name="l01333"></a>01333 <span class="preprocessor">#else</span>
<a name="l01334"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a4cdf6e846b9d344bb37192652a377440">01334</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_HCRHSTATUS(offset) (CVMX_ADD_IO_SEG(0x00016F0000000450ull))</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a9cd89c1f88f9b8f679b221e270c3c41b">CVMX_UAHCX_OHCI0_INSNREG06</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01338"></a>01338 {
<a name="l01339"></a>01339     <span class="keywordflow">if</span> (!(
<a name="l01340"></a>01340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01341"></a>01341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01342"></a>01342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01343"></a>01343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01344"></a>01344           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01345"></a>01345         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_INSNREG06(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01346"></a>01346     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F0000000498ull);
<a name="l01347"></a>01347 }
<a name="l01348"></a>01348 <span class="preprocessor">#else</span>
<a name="l01349"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9cd89c1f88f9b8f679b221e270c3c41b">01349</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_INSNREG06(offset) (CVMX_ADD_IO_SEG(0x00016F0000000498ull))</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a49649349a314eeb05773cf44f038b42b">CVMX_UAHCX_OHCI0_INSNREG07</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01353"></a>01353 {
<a name="l01354"></a>01354     <span class="keywordflow">if</span> (!(
<a name="l01355"></a>01355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01356"></a>01356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01357"></a>01357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01358"></a>01358           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01359"></a>01359           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01360"></a>01360         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_OHCI0_INSNREG07(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01361"></a>01361     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016F000000049Cull);
<a name="l01362"></a>01362 }
<a name="l01363"></a>01363 <span class="preprocessor">#else</span>
<a name="l01364"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a49649349a314eeb05773cf44f038b42b">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_OHCI0_INSNREG07(offset) (CVMX_ADD_IO_SEG(0x00016F000000049Cull))</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a4c1333a65ffed3905128726ecc1e0946">CVMX_UAHCX_PAGESIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01368"></a>01368 {
<a name="l01369"></a>01369     <span class="keywordflow">if</span> (!(
<a name="l01370"></a>01370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01371"></a>01371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01372"></a>01372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PAGESIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01373"></a>01373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000028ull);
<a name="l01374"></a>01374 }
<a name="l01375"></a>01375 <span class="preprocessor">#else</span>
<a name="l01376"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a4c1333a65ffed3905128726ecc1e0946">01376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PAGESIZE(offset) (CVMX_ADD_IO_SEG(0x0001680000000028ull))</span>
<a name="l01377"></a>01377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01378"></a>01378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a09d55816fe1a6c2d9bcc39b86d7e1c5f">CVMX_UAHCX_PORTHLPMC_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01380"></a>01380 {
<a name="l01381"></a>01381     <span class="keywordflow">if</span> (!(
<a name="l01382"></a>01382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01383"></a>01383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01384"></a>01384         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTHLPMC_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01385"></a>01385     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000042Cull);
<a name="l01386"></a>01386 }
<a name="l01387"></a>01387 <span class="preprocessor">#else</span>
<a name="l01388"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a09d55816fe1a6c2d9bcc39b86d7e1c5f">01388</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTHLPMC_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000042Cull))</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a38be584d35f2a1779d112900f7162422">CVMX_UAHCX_PORTHLPMC_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01392"></a>01392 {
<a name="l01393"></a>01393     <span class="keywordflow">if</span> (!(
<a name="l01394"></a>01394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01395"></a>01395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01396"></a>01396         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTHLPMC_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01397"></a>01397     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000043Cull);
<a name="l01398"></a>01398 }
<a name="l01399"></a>01399 <span class="preprocessor">#else</span>
<a name="l01400"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a38be584d35f2a1779d112900f7162422">01400</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTHLPMC_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x000168000000043Cull))</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a7747f351c0c49bb2b652f8d6e9f5aaae">CVMX_UAHCX_PORTLI_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01404"></a>01404 {
<a name="l01405"></a>01405     <span class="keywordflow">if</span> (!(
<a name="l01406"></a>01406           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01407"></a>01407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01408"></a>01408         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTLI_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01409"></a>01409     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000428ull);
<a name="l01410"></a>01410 }
<a name="l01411"></a>01411 <span class="preprocessor">#else</span>
<a name="l01412"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a7747f351c0c49bb2b652f8d6e9f5aaae">01412</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTLI_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000428ull))</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ab66cafef623f53db49d78c92a2422027">CVMX_UAHCX_PORTLI_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01416"></a>01416 {
<a name="l01417"></a>01417     <span class="keywordflow">if</span> (!(
<a name="l01418"></a>01418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01419"></a>01419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01420"></a>01420         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTLI_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01421"></a>01421     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000438ull);
<a name="l01422"></a>01422 }
<a name="l01423"></a>01423 <span class="preprocessor">#else</span>
<a name="l01424"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab66cafef623f53db49d78c92a2422027">01424</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTLI_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000438ull))</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1e79b74f540cae93f7d7d5597c8f1a05">CVMX_UAHCX_PORTPMSC_20X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01428"></a>01428 {
<a name="l01429"></a>01429     <span class="keywordflow">if</span> (!(
<a name="l01430"></a>01430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01431"></a>01431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l01432"></a>01432         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTPMSC_20X(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01433"></a>01433     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000424ull);
<a name="l01434"></a>01434 }
<a name="l01435"></a>01435 <span class="preprocessor">#else</span>
<a name="l01436"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1e79b74f540cae93f7d7d5597c8f1a05">01436</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTPMSC_20X(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000424ull))</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad5e819f3aef4d1eda1ac2191f10b118a">CVMX_UAHCX_PORTPMSC_SSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01440"></a>01440 {
<a name="l01441"></a>01441     <span class="keywordflow">if</span> (!(
<a name="l01442"></a>01442           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01443"></a>01443           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01444"></a>01444         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTPMSC_SSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01445"></a>01445     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000434ull);
<a name="l01446"></a>01446 }
<a name="l01447"></a>01447 <span class="preprocessor">#else</span>
<a name="l01448"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad5e819f3aef4d1eda1ac2191f10b118a">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTPMSC_SSX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000434ull))</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#adaefd5c2afad2fec7a00c27360bbb50f">CVMX_UAHCX_PORTSCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01452"></a>01452 {
<a name="l01453"></a>01453     <span class="keywordflow">if</span> (!(
<a name="l01454"></a>01454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01455"></a>01455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l01456"></a>01456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_PORTSCX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01457"></a>01457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000420ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 16;
<a name="l01458"></a>01458 }
<a name="l01459"></a>01459 <span class="preprocessor">#else</span>
<a name="l01460"></a><a class="code" href="cvmx-uahcx-defs_8h.html#adaefd5c2afad2fec7a00c27360bbb50f">01460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_PORTSCX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001680000000420ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 16)</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ade967f9c776ed5f08424fbddaa71f66e">CVMX_UAHCX_RTSOFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01464"></a>01464 {
<a name="l01465"></a>01465     <span class="keywordflow">if</span> (!(
<a name="l01466"></a>01466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01467"></a>01467           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01468"></a>01468         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_RTSOFF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01469"></a>01469     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000018ull);
<a name="l01470"></a>01470 }
<a name="l01471"></a>01471 <span class="preprocessor">#else</span>
<a name="l01472"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ade967f9c776ed5f08424fbddaa71f66e">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_RTSOFF(offset) (CVMX_ADD_IO_SEG(0x0001680000000018ull))</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad6cad7cf4638be142f29baadf3dbacb5">CVMX_UAHCX_SUPTPRT2_DW0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01476"></a>01476 {
<a name="l01477"></a>01477     <span class="keywordflow">if</span> (!(
<a name="l01478"></a>01478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01479"></a>01479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01480"></a>01480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT2_DW0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01481"></a>01481     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000890ull);
<a name="l01482"></a>01482 }
<a name="l01483"></a>01483 <span class="preprocessor">#else</span>
<a name="l01484"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad6cad7cf4638be142f29baadf3dbacb5">01484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT2_DW0(offset) (CVMX_ADD_IO_SEG(0x0001680000000890ull))</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a025385cf3db829b69065dcffb805f154">CVMX_UAHCX_SUPTPRT2_DW1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01488"></a>01488 {
<a name="l01489"></a>01489     <span class="keywordflow">if</span> (!(
<a name="l01490"></a>01490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01491"></a>01491           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01492"></a>01492         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT2_DW1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01493"></a>01493     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000894ull);
<a name="l01494"></a>01494 }
<a name="l01495"></a>01495 <span class="preprocessor">#else</span>
<a name="l01496"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a025385cf3db829b69065dcffb805f154">01496</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT2_DW1(offset) (CVMX_ADD_IO_SEG(0x0001680000000894ull))</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#aac2dd83c538dbcc4bd64adf2bdc2ac43">CVMX_UAHCX_SUPTPRT2_DW2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01500"></a>01500 {
<a name="l01501"></a>01501     <span class="keywordflow">if</span> (!(
<a name="l01502"></a>01502           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01503"></a>01503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01504"></a>01504         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT2_DW2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01505"></a>01505     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000898ull);
<a name="l01506"></a>01506 }
<a name="l01507"></a>01507 <span class="preprocessor">#else</span>
<a name="l01508"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aac2dd83c538dbcc4bd64adf2bdc2ac43">01508</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT2_DW2(offset) (CVMX_ADD_IO_SEG(0x0001680000000898ull))</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a1023a7c2d0061e8efb294661a4769c1f">CVMX_UAHCX_SUPTPRT2_DW3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01512"></a>01512 {
<a name="l01513"></a>01513     <span class="keywordflow">if</span> (!(
<a name="l01514"></a>01514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01515"></a>01515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01516"></a>01516         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT2_DW3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01517"></a>01517     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000168000000089Cull);
<a name="l01518"></a>01518 }
<a name="l01519"></a>01519 <span class="preprocessor">#else</span>
<a name="l01520"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1023a7c2d0061e8efb294661a4769c1f">01520</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT2_DW3(offset) (CVMX_ADD_IO_SEG(0x000168000000089Cull))</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a7166747938334343b3b6eaa09565503e">CVMX_UAHCX_SUPTPRT3_DW0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01524"></a>01524 {
<a name="l01525"></a>01525     <span class="keywordflow">if</span> (!(
<a name="l01526"></a>01526           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01527"></a>01527           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01528"></a>01528         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT3_DW0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01529"></a>01529     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A0ull);
<a name="l01530"></a>01530 }
<a name="l01531"></a>01531 <span class="preprocessor">#else</span>
<a name="l01532"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a7166747938334343b3b6eaa09565503e">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT3_DW0(offset) (CVMX_ADD_IO_SEG(0x00016800000008A0ull))</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a744967ae15be3404962e81f628339f80">CVMX_UAHCX_SUPTPRT3_DW1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01536"></a>01536 {
<a name="l01537"></a>01537     <span class="keywordflow">if</span> (!(
<a name="l01538"></a>01538           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01539"></a>01539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01540"></a>01540         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT3_DW1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01541"></a>01541     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A4ull);
<a name="l01542"></a>01542 }
<a name="l01543"></a>01543 <span class="preprocessor">#else</span>
<a name="l01544"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a744967ae15be3404962e81f628339f80">01544</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT3_DW1(offset) (CVMX_ADD_IO_SEG(0x00016800000008A4ull))</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a0439e5812da3f4ebd7ebd55068516ebc">CVMX_UAHCX_SUPTPRT3_DW2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01548"></a>01548 {
<a name="l01549"></a>01549     <span class="keywordflow">if</span> (!(
<a name="l01550"></a>01550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01551"></a>01551           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01552"></a>01552         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT3_DW2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01553"></a>01553     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008A8ull);
<a name="l01554"></a>01554 }
<a name="l01555"></a>01555 <span class="preprocessor">#else</span>
<a name="l01556"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0439e5812da3f4ebd7ebd55068516ebc">01556</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT3_DW2(offset) (CVMX_ADD_IO_SEG(0x00016800000008A8ull))</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#a5350b0f841eafa016217f83c5fd6a689">CVMX_UAHCX_SUPTPRT3_DW3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01560"></a>01560 {
<a name="l01561"></a>01561     <span class="keywordflow">if</span> (!(
<a name="l01562"></a>01562           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01563"></a>01563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01564"></a>01564         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_SUPTPRT3_DW3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01565"></a>01565     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00016800000008ACull);
<a name="l01566"></a>01566 }
<a name="l01567"></a>01567 <span class="preprocessor">#else</span>
<a name="l01568"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5350b0f841eafa016217f83c5fd6a689">01568</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_SUPTPRT3_DW3(offset) (CVMX_ADD_IO_SEG(0x00016800000008ACull))</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ae649928ed120d1d452c44a8ef8fef0dd">CVMX_UAHCX_USBCMD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01572"></a>01572 {
<a name="l01573"></a>01573     <span class="keywordflow">if</span> (!(
<a name="l01574"></a>01574           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01575"></a>01575           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01576"></a>01576         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_USBCMD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01577"></a>01577     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000020ull);
<a name="l01578"></a>01578 }
<a name="l01579"></a>01579 <span class="preprocessor">#else</span>
<a name="l01580"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae649928ed120d1d452c44a8ef8fef0dd">01580</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_USBCMD(offset) (CVMX_ADD_IO_SEG(0x0001680000000020ull))</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad6a52e10dc516559a64663664e06205d">CVMX_UAHCX_USBLEGCTLSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01584"></a>01584 {
<a name="l01585"></a>01585     <span class="keywordflow">if</span> (!(
<a name="l01586"></a>01586           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01587"></a>01587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01588"></a>01588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_USBLEGCTLSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01589"></a>01589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000884ull);
<a name="l01590"></a>01590 }
<a name="l01591"></a>01591 <span class="preprocessor">#else</span>
<a name="l01592"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad6a52e10dc516559a64663664e06205d">01592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_USBLEGCTLSTS(offset) (CVMX_ADD_IO_SEG(0x0001680000000884ull))</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ad8b24bc1e718730af3859ce715aa2750">CVMX_UAHCX_USBLEGSUP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01596"></a>01596 {
<a name="l01597"></a>01597     <span class="keywordflow">if</span> (!(
<a name="l01598"></a>01598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01599"></a>01599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01600"></a>01600         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_USBLEGSUP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01601"></a>01601     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000880ull);
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 <span class="preprocessor">#else</span>
<a name="l01604"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad8b24bc1e718730af3859ce715aa2750">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_USBLEGSUP(offset) (CVMX_ADD_IO_SEG(0x0001680000000880ull))</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uahcx-defs_8h.html#ac0281a26d78d40eabf38c04cec6f0abe">CVMX_UAHCX_USBSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01608"></a>01608 {
<a name="l01609"></a>01609     <span class="keywordflow">if</span> (!(
<a name="l01610"></a>01610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01611"></a>01611           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l01612"></a>01612         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UAHCX_USBSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01613"></a>01613     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001680000000024ull);
<a name="l01614"></a>01614 }
<a name="l01615"></a>01615 <span class="preprocessor">#else</span>
<a name="l01616"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac0281a26d78d40eabf38c04cec6f0abe">01616</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UAHCX_USBSTS(offset) (CVMX_ADD_IO_SEG(0x0001680000000024ull))</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01619"></a>01619 <span class="comment">/**</span>
<a name="l01620"></a>01620 <span class="comment"> * cvmx_uahc#_caplength</span>
<a name="l01621"></a>01621 <span class="comment"> *</span>
<a name="l01622"></a>01622 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.1.</span>
<a name="l01623"></a>01623 <span class="comment"> *</span>
<a name="l01624"></a>01624 <span class="comment"> */</span>
<a name="l01625"></a><a class="code" href="unioncvmx__uahcx__caplength.html">01625</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__caplength.html" title="cvmx_uahc::_caplength">cvmx_uahcx_caplength</a> {
<a name="l01626"></a><a class="code" href="unioncvmx__uahcx__caplength.html#a7bc3eeb0630499b145472cd2872a703e">01626</a>     uint32_t <a class="code" href="unioncvmx__uahcx__caplength.html#a7bc3eeb0630499b145472cd2872a703e">u32</a>;
<a name="l01627"></a><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html">01627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html">cvmx_uahcx_caplength_s</a> {
<a name="l01628"></a>01628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a03c956e72fe7f82ad5e71c04fcf091f6">hciversion</a>                   : 16; <span class="comment">/**&lt; Host controller interface version number. */</span>
<a name="l01630"></a>01630     uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a28f68f79fd8effb8d703f1e71f298b16">reserved_8_15</a>                : 8;
<a name="l01631"></a>01631     uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a72c7b1b29f6e76bcb7d6f3aa34418353">caplength</a>                    : 8;  <span class="comment">/**&lt; Capability registers length. */</span>
<a name="l01632"></a>01632 <span class="preprocessor">#else</span>
<a name="l01633"></a><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a72c7b1b29f6e76bcb7d6f3aa34418353">01633</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a72c7b1b29f6e76bcb7d6f3aa34418353">caplength</a>                    : 8;
<a name="l01634"></a><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a28f68f79fd8effb8d703f1e71f298b16">01634</a>     uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a28f68f79fd8effb8d703f1e71f298b16">reserved_8_15</a>                : 8;
<a name="l01635"></a><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a03c956e72fe7f82ad5e71c04fcf091f6">01635</a>     uint32_t <a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html#a03c956e72fe7f82ad5e71c04fcf091f6">hciversion</a>                   : 16;
<a name="l01636"></a>01636 <span class="preprocessor">#endif</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__caplength.html#a28c50ab94e345d4ef54c6c278d823535">s</a>;
<a name="l01638"></a><a class="code" href="unioncvmx__uahcx__caplength.html#a52a50f0915d4c1a819d85f4babc9e6b0">01638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html">cvmx_uahcx_caplength_s</a>         <a class="code" href="unioncvmx__uahcx__caplength.html#a52a50f0915d4c1a819d85f4babc9e6b0">cn78xx</a>;
<a name="l01639"></a><a class="code" href="unioncvmx__uahcx__caplength.html#ac91600428c7387d98914062c42730040">01639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__caplength_1_1cvmx__uahcx__caplength__s.html">cvmx_uahcx_caplength_s</a>         <a class="code" href="unioncvmx__uahcx__caplength.html#ac91600428c7387d98914062c42730040">cn78xxp1</a>;
<a name="l01640"></a>01640 };
<a name="l01641"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5b83298c3f84df2e4f1c6cb0c8b3171f">01641</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__caplength.html" title="cvmx_uahc::_caplength">cvmx_uahcx_caplength</a> <a class="code" href="unioncvmx__uahcx__caplength.html" title="cvmx_uahc::_caplength">cvmx_uahcx_caplength_t</a>;
<a name="l01642"></a>01642 <span class="comment"></span>
<a name="l01643"></a>01643 <span class="comment">/**</span>
<a name="l01644"></a>01644 <span class="comment"> * cvmx_uahc#_config</span>
<a name="l01645"></a>01645 <span class="comment"> *</span>
<a name="l01646"></a>01646 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.7.</span>
<a name="l01647"></a>01647 <span class="comment"> *</span>
<a name="l01648"></a>01648 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01649"></a>01649 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l01650"></a>01650 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l01651"></a>01651 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l01652"></a>01652 <span class="comment"> */</span>
<a name="l01653"></a><a class="code" href="unioncvmx__uahcx__config.html">01653</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__config.html" title="cvmx_uahc::_config">cvmx_uahcx_config</a> {
<a name="l01654"></a><a class="code" href="unioncvmx__uahcx__config.html#ac1c83fb92c9854a3eaf5595c01abf2da">01654</a>     uint32_t <a class="code" href="unioncvmx__uahcx__config.html#ac1c83fb92c9854a3eaf5595c01abf2da">u32</a>;
<a name="l01655"></a><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html">cvmx_uahcx_config_s</a> {
<a name="l01656"></a>01656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a308735b3c0e882a82dc12e7db5778417">reserved_8_31</a>                : 24;
<a name="l01658"></a>01658     uint32_t <a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a5fabd39c511478bd0a04c5c743d29377">maxslotsen</a>                   : 8;  <span class="comment">/**&lt; Maximum device slots enabled. */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#else</span>
<a name="l01660"></a><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a5fabd39c511478bd0a04c5c743d29377">01660</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a5fabd39c511478bd0a04c5c743d29377">maxslotsen</a>                   : 8;
<a name="l01661"></a><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a308735b3c0e882a82dc12e7db5778417">01661</a>     uint32_t <a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html#a308735b3c0e882a82dc12e7db5778417">reserved_8_31</a>                : 24;
<a name="l01662"></a>01662 <span class="preprocessor">#endif</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__config.html#acdec1622b75926f5d0ac97f17e626a09">s</a>;
<a name="l01664"></a><a class="code" href="unioncvmx__uahcx__config.html#a26ce3418a5fbe03d4b172a407e1cce15">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html">cvmx_uahcx_config_s</a>            <a class="code" href="unioncvmx__uahcx__config.html#a26ce3418a5fbe03d4b172a407e1cce15">cn78xx</a>;
<a name="l01665"></a><a class="code" href="unioncvmx__uahcx__config.html#a63b3effffd6b2ada252845814990d5c0">01665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__config_1_1cvmx__uahcx__config__s.html">cvmx_uahcx_config_s</a>            <a class="code" href="unioncvmx__uahcx__config.html#a63b3effffd6b2ada252845814990d5c0">cn78xxp1</a>;
<a name="l01666"></a>01666 };
<a name="l01667"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a770b3dbac227ee8357b8773dc3717a30">01667</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__config.html" title="cvmx_uahc::_config">cvmx_uahcx_config</a> <a class="code" href="unioncvmx__uahcx__config.html" title="cvmx_uahc::_config">cvmx_uahcx_config_t</a>;
<a name="l01668"></a>01668 <span class="comment"></span>
<a name="l01669"></a>01669 <span class="comment">/**</span>
<a name="l01670"></a>01670 <span class="comment"> * cvmx_uahc#_crcr</span>
<a name="l01671"></a>01671 <span class="comment"> *</span>
<a name="l01672"></a>01672 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.5.</span>
<a name="l01673"></a>01673 <span class="comment"> *</span>
<a name="l01674"></a>01674 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01675"></a>01675 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l01676"></a>01676 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l01677"></a>01677 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l01678"></a>01678 <span class="comment"> */</span>
<a name="l01679"></a><a class="code" href="unioncvmx__uahcx__crcr.html">01679</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__crcr.html" title="cvmx_uahc::_crcr">cvmx_uahcx_crcr</a> {
<a name="l01680"></a><a class="code" href="unioncvmx__uahcx__crcr.html#ab2d212c1a5ac49791587885930d3712e">01680</a>     uint64_t <a class="code" href="unioncvmx__uahcx__crcr.html#ab2d212c1a5ac49791587885930d3712e">u64</a>;
<a name="l01681"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html">01681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html">cvmx_uahcx_crcr_s</a> {
<a name="l01682"></a>01682 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a3d087abb3733cd6aa4d348dec02e2950">cmd_ring_ptr</a>                 : 58; <span class="comment">/**&lt; Command ring pointer. */</span>
<a name="l01684"></a>01684     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a55b8b8adf037b22fb9e1914ade197fe5">reserved_4_5</a>                 : 2;
<a name="l01685"></a>01685     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a232c634ae9deb4fa0c99531dfe2999ca">crr</a>                          : 1;  <span class="comment">/**&lt; Command ring running. */</span>
<a name="l01686"></a>01686     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#ab555ff8d28ee6df6e252720c00bf03a9">ca</a>                           : 1;  <span class="comment">/**&lt; Command abort. */</span>
<a name="l01687"></a>01687     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a0ff79743f243899acbcad7027fd766d2">cs</a>                           : 1;  <span class="comment">/**&lt; Command stop. */</span>
<a name="l01688"></a>01688     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#af75fab4761cff9e5e7ae33a1039c0e3a">rcs</a>                          : 1;  <span class="comment">/**&lt; Ring cycle state. */</span>
<a name="l01689"></a>01689 <span class="preprocessor">#else</span>
<a name="l01690"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#af75fab4761cff9e5e7ae33a1039c0e3a">01690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#af75fab4761cff9e5e7ae33a1039c0e3a">rcs</a>                          : 1;
<a name="l01691"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a0ff79743f243899acbcad7027fd766d2">01691</a>     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a0ff79743f243899acbcad7027fd766d2">cs</a>                           : 1;
<a name="l01692"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#ab555ff8d28ee6df6e252720c00bf03a9">01692</a>     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#ab555ff8d28ee6df6e252720c00bf03a9">ca</a>                           : 1;
<a name="l01693"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a232c634ae9deb4fa0c99531dfe2999ca">01693</a>     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a232c634ae9deb4fa0c99531dfe2999ca">crr</a>                          : 1;
<a name="l01694"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a55b8b8adf037b22fb9e1914ade197fe5">01694</a>     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a55b8b8adf037b22fb9e1914ade197fe5">reserved_4_5</a>                 : 2;
<a name="l01695"></a><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a3d087abb3733cd6aa4d348dec02e2950">01695</a>     uint64_t <a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html#a3d087abb3733cd6aa4d348dec02e2950">cmd_ring_ptr</a>                 : 58;
<a name="l01696"></a>01696 <span class="preprocessor">#endif</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__crcr.html#a367162ebe99f3bb986ecbc9db88c0ac4">s</a>;
<a name="l01698"></a><a class="code" href="unioncvmx__uahcx__crcr.html#acdb0d40607c6f2e69bac976eeedc32b2">01698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html">cvmx_uahcx_crcr_s</a>              <a class="code" href="unioncvmx__uahcx__crcr.html#acdb0d40607c6f2e69bac976eeedc32b2">cn78xx</a>;
<a name="l01699"></a><a class="code" href="unioncvmx__uahcx__crcr.html#a4dfe4e1c6ae36be5bce86e154e67ddb6">01699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__crcr_1_1cvmx__uahcx__crcr__s.html">cvmx_uahcx_crcr_s</a>              <a class="code" href="unioncvmx__uahcx__crcr.html#a4dfe4e1c6ae36be5bce86e154e67ddb6">cn78xxp1</a>;
<a name="l01700"></a>01700 };
<a name="l01701"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9d4db411995f4ddd4cd93ff01fa6736a">01701</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__crcr.html" title="cvmx_uahc::_crcr">cvmx_uahcx_crcr</a> <a class="code" href="unioncvmx__uahcx__crcr.html" title="cvmx_uahc::_crcr">cvmx_uahcx_crcr_t</a>;
<a name="l01702"></a>01702 <span class="comment"></span>
<a name="l01703"></a>01703 <span class="comment">/**</span>
<a name="l01704"></a>01704 <span class="comment"> * cvmx_uahc#_db#</span>
<a name="l01705"></a>01705 <span class="comment"> *</span>
<a name="l01706"></a>01706 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.6.</span>
<a name="l01707"></a>01707 <span class="comment"> *</span>
<a name="l01708"></a>01708 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01709"></a>01709 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l01710"></a>01710 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l01711"></a>01711 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l01712"></a>01712 <span class="comment"> */</span>
<a name="l01713"></a><a class="code" href="unioncvmx__uahcx__dbx.html">01713</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dbx.html" title="cvmx_uahc::_db#">cvmx_uahcx_dbx</a> {
<a name="l01714"></a><a class="code" href="unioncvmx__uahcx__dbx.html#a761304b736e16f5ad737f0d9be75114f">01714</a>     uint32_t <a class="code" href="unioncvmx__uahcx__dbx.html#a761304b736e16f5ad737f0d9be75114f">u32</a>;
<a name="l01715"></a><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html">01715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html">cvmx_uahcx_dbx_s</a> {
<a name="l01716"></a>01716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#aeac6c534a5d98f7b0119dc2d45e64cbc">dbstreamid</a>                   : 16; <span class="comment">/**&lt; Doorbell stream ID. */</span>
<a name="l01718"></a>01718     uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a015de57903ee50494aeb66dd9f83feda">reserved_8_15</a>                : 8;
<a name="l01719"></a>01719     uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a5093a96a2fca55d3bc18071ba687d8e8">dbtarget</a>                     : 8;  <span class="comment">/**&lt; Doorbell target. */</span>
<a name="l01720"></a>01720 <span class="preprocessor">#else</span>
<a name="l01721"></a><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a5093a96a2fca55d3bc18071ba687d8e8">01721</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a5093a96a2fca55d3bc18071ba687d8e8">dbtarget</a>                     : 8;
<a name="l01722"></a><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a015de57903ee50494aeb66dd9f83feda">01722</a>     uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#a015de57903ee50494aeb66dd9f83feda">reserved_8_15</a>                : 8;
<a name="l01723"></a><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#aeac6c534a5d98f7b0119dc2d45e64cbc">01723</a>     uint32_t <a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html#aeac6c534a5d98f7b0119dc2d45e64cbc">dbstreamid</a>                   : 16;
<a name="l01724"></a>01724 <span class="preprocessor">#endif</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__dbx.html#a4a3265e7fcb866ff8b4131233731f09a">s</a>;
<a name="l01726"></a><a class="code" href="unioncvmx__uahcx__dbx.html#a627a1fc836e258fbf2e40ef8fcdff627">01726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html">cvmx_uahcx_dbx_s</a>               <a class="code" href="unioncvmx__uahcx__dbx.html#a627a1fc836e258fbf2e40ef8fcdff627">cn78xx</a>;
<a name="l01727"></a><a class="code" href="unioncvmx__uahcx__dbx.html#a02a2b63e45e8ff4fcbfb87324300ef73">01727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dbx_1_1cvmx__uahcx__dbx__s.html">cvmx_uahcx_dbx_s</a>               <a class="code" href="unioncvmx__uahcx__dbx.html#a02a2b63e45e8ff4fcbfb87324300ef73">cn78xxp1</a>;
<a name="l01728"></a>01728 };
<a name="l01729"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac0aa822f5e5044da3e703a29f5aca007">01729</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dbx.html" title="cvmx_uahc::_db#">cvmx_uahcx_dbx</a> <a class="code" href="unioncvmx__uahcx__dbx.html" title="cvmx_uahc::_db#">cvmx_uahcx_dbx_t</a>;
<a name="l01730"></a>01730 <span class="comment"></span>
<a name="l01731"></a>01731 <span class="comment">/**</span>
<a name="l01732"></a>01732 <span class="comment"> * cvmx_uahc#_dboff</span>
<a name="l01733"></a>01733 <span class="comment"> *</span>
<a name="l01734"></a>01734 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.7.</span>
<a name="l01735"></a>01735 <span class="comment"> *</span>
<a name="l01736"></a>01736 <span class="comment"> */</span>
<a name="l01737"></a><a class="code" href="unioncvmx__uahcx__dboff.html">01737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dboff.html" title="cvmx_uahc::_dboff">cvmx_uahcx_dboff</a> {
<a name="l01738"></a><a class="code" href="unioncvmx__uahcx__dboff.html#a2e7bd3174b7fad689af602b4fbd69c24">01738</a>     uint32_t <a class="code" href="unioncvmx__uahcx__dboff.html#a2e7bd3174b7fad689af602b4fbd69c24">u32</a>;
<a name="l01739"></a><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html">cvmx_uahcx_dboff_s</a> {
<a name="l01740"></a>01740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#ac96bd0107289baffb71611f2e5249cd7">dboff</a>                        : 30; <span class="comment">/**&lt; Doorbell array offset. */</span>
<a name="l01742"></a>01742     uint32_t <a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#afed291ca2f6aed6ac187a5a33e4f1883">reserved_0_1</a>                 : 2;
<a name="l01743"></a>01743 <span class="preprocessor">#else</span>
<a name="l01744"></a><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#afed291ca2f6aed6ac187a5a33e4f1883">01744</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#afed291ca2f6aed6ac187a5a33e4f1883">reserved_0_1</a>                 : 2;
<a name="l01745"></a><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#ac96bd0107289baffb71611f2e5249cd7">01745</a>     uint32_t <a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html#ac96bd0107289baffb71611f2e5249cd7">dboff</a>                        : 30;
<a name="l01746"></a>01746 <span class="preprocessor">#endif</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__dboff.html#a0b5cbab3661c4d1fc7845efd3c27e561">s</a>;
<a name="l01748"></a><a class="code" href="unioncvmx__uahcx__dboff.html#abd853e99e14abdbf08ea925187710817">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html">cvmx_uahcx_dboff_s</a>             <a class="code" href="unioncvmx__uahcx__dboff.html#abd853e99e14abdbf08ea925187710817">cn78xx</a>;
<a name="l01749"></a><a class="code" href="unioncvmx__uahcx__dboff.html#ad2d9b2927ac0b9102ff0e0d4d6d20a6d">01749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dboff_1_1cvmx__uahcx__dboff__s.html">cvmx_uahcx_dboff_s</a>             <a class="code" href="unioncvmx__uahcx__dboff.html#ad2d9b2927ac0b9102ff0e0d4d6d20a6d">cn78xxp1</a>;
<a name="l01750"></a>01750 };
<a name="l01751"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac868b3701edd0390ee791c0ec61d782b">01751</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dboff.html" title="cvmx_uahc::_dboff">cvmx_uahcx_dboff</a> <a class="code" href="unioncvmx__uahcx__dboff.html" title="cvmx_uahc::_dboff">cvmx_uahcx_dboff_t</a>;
<a name="l01752"></a>01752 <span class="comment"></span>
<a name="l01753"></a>01753 <span class="comment">/**</span>
<a name="l01754"></a>01754 <span class="comment"> * cvmx_uahc#_dcbaap</span>
<a name="l01755"></a>01755 <span class="comment"> *</span>
<a name="l01756"></a>01756 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.6.</span>
<a name="l01757"></a>01757 <span class="comment"> *</span>
<a name="l01758"></a>01758 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01759"></a>01759 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l01760"></a>01760 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l01761"></a>01761 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l01762"></a>01762 <span class="comment"> */</span>
<a name="l01763"></a><a class="code" href="unioncvmx__uahcx__dcbaap.html">01763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dcbaap.html" title="cvmx_uahc::_dcbaap">cvmx_uahcx_dcbaap</a> {
<a name="l01764"></a><a class="code" href="unioncvmx__uahcx__dcbaap.html#ae8f5196a5527c88a20adce65fca601c8">01764</a>     uint64_t <a class="code" href="unioncvmx__uahcx__dcbaap.html#ae8f5196a5527c88a20adce65fca601c8">u64</a>;
<a name="l01765"></a><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html">cvmx_uahcx_dcbaap_s</a> {
<a name="l01766"></a>01766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a939fdfc8ad63641ffeb7ae77b570acb3">dcbaap</a>                       : 58; <span class="comment">/**&lt; Device context base address array pointer. */</span>
<a name="l01768"></a>01768     uint64_t <a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a8841a76b54c0f2afb0e7ae229b193c99">reserved_0_5</a>                 : 6;
<a name="l01769"></a>01769 <span class="preprocessor">#else</span>
<a name="l01770"></a><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a8841a76b54c0f2afb0e7ae229b193c99">01770</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a8841a76b54c0f2afb0e7ae229b193c99">reserved_0_5</a>                 : 6;
<a name="l01771"></a><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a939fdfc8ad63641ffeb7ae77b570acb3">01771</a>     uint64_t <a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html#a939fdfc8ad63641ffeb7ae77b570acb3">dcbaap</a>                       : 58;
<a name="l01772"></a>01772 <span class="preprocessor">#endif</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__dcbaap.html#a78c1cff76f69718e24f5a50505bbc902">s</a>;
<a name="l01774"></a><a class="code" href="unioncvmx__uahcx__dcbaap.html#adeeb686171e58c8f31453e37612582b7">01774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html">cvmx_uahcx_dcbaap_s</a>            <a class="code" href="unioncvmx__uahcx__dcbaap.html#adeeb686171e58c8f31453e37612582b7">cn78xx</a>;
<a name="l01775"></a><a class="code" href="unioncvmx__uahcx__dcbaap.html#a1e7b1946f487eca3cdad9c2298a89f67">01775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dcbaap_1_1cvmx__uahcx__dcbaap__s.html">cvmx_uahcx_dcbaap_s</a>            <a class="code" href="unioncvmx__uahcx__dcbaap.html#a1e7b1946f487eca3cdad9c2298a89f67">cn78xxp1</a>;
<a name="l01776"></a>01776 };
<a name="l01777"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a63f351d6bf46cac4a4fb4767b080949a">01777</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dcbaap.html" title="cvmx_uahc::_dcbaap">cvmx_uahcx_dcbaap</a> <a class="code" href="unioncvmx__uahcx__dcbaap.html" title="cvmx_uahc::_dcbaap">cvmx_uahcx_dcbaap_t</a>;
<a name="l01778"></a>01778 <span class="comment"></span>
<a name="l01779"></a>01779 <span class="comment">/**</span>
<a name="l01780"></a>01780 <span class="comment"> * cvmx_uahc#_dnctrl</span>
<a name="l01781"></a>01781 <span class="comment"> *</span>
<a name="l01782"></a>01782 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.4.</span>
<a name="l01783"></a>01783 <span class="comment"> *</span>
<a name="l01784"></a>01784 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l01785"></a>01785 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l01786"></a>01786 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l01787"></a>01787 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l01788"></a>01788 <span class="comment"> */</span>
<a name="l01789"></a><a class="code" href="unioncvmx__uahcx__dnctrl.html">01789</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dnctrl.html" title="cvmx_uahc::_dnctrl">cvmx_uahcx_dnctrl</a> {
<a name="l01790"></a><a class="code" href="unioncvmx__uahcx__dnctrl.html#a3b72a16c3469e80ddbec9de4315e56c9">01790</a>     uint32_t <a class="code" href="unioncvmx__uahcx__dnctrl.html#a3b72a16c3469e80ddbec9de4315e56c9">u32</a>;
<a name="l01791"></a><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html">01791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html">cvmx_uahcx_dnctrl_s</a> {
<a name="l01792"></a>01792 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#a74a27dd6047b8d4b676e4817d7aa69b4">reserved_16_31</a>               : 16;
<a name="l01794"></a>01794     uint32_t <a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#adf6a37866b86e2ad63671a5d6b42c51d">n</a>                            : 16; <span class="comment">/**&lt; Notification enable. */</span>
<a name="l01795"></a>01795 <span class="preprocessor">#else</span>
<a name="l01796"></a><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#adf6a37866b86e2ad63671a5d6b42c51d">01796</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#adf6a37866b86e2ad63671a5d6b42c51d">n</a>                            : 16;
<a name="l01797"></a><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#a74a27dd6047b8d4b676e4817d7aa69b4">01797</a>     uint32_t <a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html#a74a27dd6047b8d4b676e4817d7aa69b4">reserved_16_31</a>               : 16;
<a name="l01798"></a>01798 <span class="preprocessor">#endif</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__dnctrl.html#ab3722604585084434985930a7b86ee52">s</a>;
<a name="l01800"></a><a class="code" href="unioncvmx__uahcx__dnctrl.html#a18841c990701a3a1d735b90afb745deb">01800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html">cvmx_uahcx_dnctrl_s</a>            <a class="code" href="unioncvmx__uahcx__dnctrl.html#a18841c990701a3a1d735b90afb745deb">cn78xx</a>;
<a name="l01801"></a><a class="code" href="unioncvmx__uahcx__dnctrl.html#a27da3ea138e5ccb45bdd6078e937b2f4">01801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__dnctrl_1_1cvmx__uahcx__dnctrl__s.html">cvmx_uahcx_dnctrl_s</a>            <a class="code" href="unioncvmx__uahcx__dnctrl.html#a27da3ea138e5ccb45bdd6078e937b2f4">cn78xxp1</a>;
<a name="l01802"></a>01802 };
<a name="l01803"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af79bd0e9dc5f6452e00a418361d7ab02">01803</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__dnctrl.html" title="cvmx_uahc::_dnctrl">cvmx_uahcx_dnctrl</a> <a class="code" href="unioncvmx__uahcx__dnctrl.html" title="cvmx_uahc::_dnctrl">cvmx_uahcx_dnctrl_t</a>;
<a name="l01804"></a>01804 <span class="comment"></span>
<a name="l01805"></a>01805 <span class="comment">/**</span>
<a name="l01806"></a>01806 <span class="comment"> * cvmx_uahc#_ehci_asynclistaddr</span>
<a name="l01807"></a>01807 <span class="comment"> *</span>
<a name="l01808"></a>01808 <span class="comment"> * ASYNCLISTADDR = Current Asynchronous List Address Register</span>
<a name="l01809"></a>01809 <span class="comment"> *</span>
<a name="l01810"></a>01810 <span class="comment"> * This 32-bit register contains the address of the next asynchronous queue head to be executed. If the host</span>
<a name="l01811"></a>01811 <span class="comment"> * controller is in 64-bit mode (as indicated by a one in 64-bit Addressing Capability field in the</span>
<a name="l01812"></a>01812 <span class="comment"> * HCCPARAMS register), then the most significant 32 bits of every control data structure address comes from</span>
<a name="l01813"></a>01813 <span class="comment"> * the CTRLDSSEGMENT register (See Section 2.3.5). Bits [4:0] of this register cannot be modified by system</span>
<a name="l01814"></a>01814 <span class="comment"> * software and will always return a zero when read. The memory structure referenced by this physical memory</span>
<a name="l01815"></a>01815 <span class="comment"> * pointer is assumed to be 32-byte (cache line) aligned.</span>
<a name="l01816"></a>01816 <span class="comment"> */</span>
<a name="l01817"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html">01817</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html" title="cvmx_uahc::_ehci_asynclistaddr">cvmx_uahcx_ehci_asynclistaddr</a> {
<a name="l01818"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a0d22bf5150dfc0459ae4d04a18f419e4">01818</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a0d22bf5150dfc0459ae4d04a18f419e4">u32</a>;
<a name="l01819"></a><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">01819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> {
<a name="l01820"></a>01820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a146389157e34129ddf3e9fa86f52a1d7">lpl</a>                          : 27; <span class="comment">/**&lt; Link Pointer Low (LPL). These bits correspond to memory address signals [31:5],</span>
<a name="l01822"></a>01822 <span class="comment">                                                         respectively. This field may only reference a Queue Head (QH). */</span>
<a name="l01823"></a>01823     uint32_t <a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a5c34c7d2fd0bb8d8db9f8d65c9509f3b">reserved_0_4</a>                 : 5;
<a name="l01824"></a>01824 <span class="preprocessor">#else</span>
<a name="l01825"></a><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a5c34c7d2fd0bb8d8db9f8d65c9509f3b">01825</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a5c34c7d2fd0bb8d8db9f8d65c9509f3b">reserved_0_4</a>                 : 5;
<a name="l01826"></a><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a146389157e34129ddf3e9fa86f52a1d7">01826</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html#a146389157e34129ddf3e9fa86f52a1d7">lpl</a>                          : 27;
<a name="l01827"></a>01827 <span class="preprocessor">#endif</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a24f6dae0d97292315ed6b50a4288e492">s</a>;
<a name="l01829"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a131ace41e69ee59026ce8ece31e96994">01829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a131ace41e69ee59026ce8ece31e96994">cn61xx</a>;
<a name="l01830"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#aaec2ea3d4e307da3c4eb01b365e56365">01830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#aaec2ea3d4e307da3c4eb01b365e56365">cn63xx</a>;
<a name="l01831"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#afc5f8a61a514ea43b986043f4d8098b2">01831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#afc5f8a61a514ea43b986043f4d8098b2">cn63xxp1</a>;
<a name="l01832"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a109080a94181f9b91c9299dbfc261d41">01832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a109080a94181f9b91c9299dbfc261d41">cn66xx</a>;
<a name="l01833"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a09165dc3d10d2811c93f35c5fedb6d74">01833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a09165dc3d10d2811c93f35c5fedb6d74">cn68xx</a>;
<a name="l01834"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a45df924bea37a366053fdcc4db3ac37d">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#a45df924bea37a366053fdcc4db3ac37d">cn68xxp1</a>;
<a name="l01835"></a><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#ac33fc970c1f79e60789804c26c9ce978">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__asynclistaddr_1_1cvmx__uahcx__ehci__asynclistaddr__s.html">cvmx_uahcx_ehci_asynclistaddr_s</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html#ac33fc970c1f79e60789804c26c9ce978">cnf71xx</a>;
<a name="l01836"></a>01836 };
<a name="l01837"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6adeb393ae4af5d33ea2a0d06119a141">01837</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html" title="cvmx_uahc::_ehci_asynclistaddr">cvmx_uahcx_ehci_asynclistaddr</a> <a class="code" href="unioncvmx__uahcx__ehci__asynclistaddr.html" title="cvmx_uahc::_ehci_asynclistaddr">cvmx_uahcx_ehci_asynclistaddr_t</a>;
<a name="l01838"></a>01838 <span class="comment"></span>
<a name="l01839"></a>01839 <span class="comment">/**</span>
<a name="l01840"></a>01840 <span class="comment"> * cvmx_uahc#_ehci_configflag</span>
<a name="l01841"></a>01841 <span class="comment"> *</span>
<a name="l01842"></a>01842 <span class="comment"> * CONFIGFLAG = Configure Flag Register</span>
<a name="l01843"></a>01843 <span class="comment"> * This register is in the auxiliary power well. It is only reset by hardware when the auxiliary power is initially</span>
<a name="l01844"></a>01844 <span class="comment"> * applied or in response to a host controller reset.</span>
<a name="l01845"></a>01845 <span class="comment"> */</span>
<a name="l01846"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html">01846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__configflag.html" title="cvmx_uahc::_ehci_configflag">cvmx_uahcx_ehci_configflag</a> {
<a name="l01847"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#aa27abc2a5d10ce26c2fa5dd7a0b9be47">01847</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#aa27abc2a5d10ce26c2fa5dd7a0b9be47">u32</a>;
<a name="l01848"></a><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">01848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a> {
<a name="l01849"></a>01849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#af737c314c276d8e8aa91ce2755fc0698">reserved_1_31</a>                : 31;
<a name="l01851"></a>01851     uint32_t <a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#ab081b7c8a43fabe696c7ac779d99c11f">cf</a>                           : 1;  <span class="comment">/**&lt; Configure Flag (CF) .Host software sets this bit as the last action in</span>
<a name="l01852"></a>01852 <span class="comment">                                                         its process of configuring the Host Controller (see Section 4.1). This bit controls the</span>
<a name="l01853"></a>01853 <span class="comment">                                                         default port-routing control logic. Bit values and side-effects are listed below.</span>
<a name="l01854"></a>01854 <span class="comment">                                                          0b: Port routing control logic default-routes each port to an implementation</span>
<a name="l01855"></a>01855 <span class="comment">                                                              dependent classic host controller.</span>
<a name="l01856"></a>01856 <span class="comment">                                                          1b: Port routing control logic default-routes all ports to this host controller. */</span>
<a name="l01857"></a>01857 <span class="preprocessor">#else</span>
<a name="l01858"></a><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#ab081b7c8a43fabe696c7ac779d99c11f">01858</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#ab081b7c8a43fabe696c7ac779d99c11f">cf</a>                           : 1;
<a name="l01859"></a><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#af737c314c276d8e8aa91ce2755fc0698">01859</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html#af737c314c276d8e8aa91ce2755fc0698">reserved_1_31</a>                : 31;
<a name="l01860"></a>01860 <span class="preprocessor">#endif</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a7eea6fa130fe0ae4aebe81fd26499c20">s</a>;
<a name="l01862"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#af685ff6c423594193ad7077e45c58fed">01862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#af685ff6c423594193ad7077e45c58fed">cn61xx</a>;
<a name="l01863"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a0c593653d3f93baf1d3e644f80376e96">01863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a0c593653d3f93baf1d3e644f80376e96">cn63xx</a>;
<a name="l01864"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#ae5468a4737396d2fa0d068c2ed0ee180">01864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#ae5468a4737396d2fa0d068c2ed0ee180">cn63xxp1</a>;
<a name="l01865"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a30e4762fbe123a1578cb98b424aab946">01865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a30e4762fbe123a1578cb98b424aab946">cn66xx</a>;
<a name="l01866"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a96f44d2c19857610782dc9b7d68e2fd8">01866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a96f44d2c19857610782dc9b7d68e2fd8">cn68xx</a>;
<a name="l01867"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#ac706e3742df19c6b300fee082dc55d48">01867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#ac706e3742df19c6b300fee082dc55d48">cn68xxp1</a>;
<a name="l01868"></a><a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a9c60d0bc38cda1c9c28f182bfcfaf0ed">01868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__configflag_1_1cvmx__uahcx__ehci__configflag__s.html">cvmx_uahcx_ehci_configflag_s</a>   <a class="code" href="unioncvmx__uahcx__ehci__configflag.html#a9c60d0bc38cda1c9c28f182bfcfaf0ed">cnf71xx</a>;
<a name="l01869"></a>01869 };
<a name="l01870"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac96874c9d6772459a616e2a961545009">01870</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__configflag.html" title="cvmx_uahc::_ehci_configflag">cvmx_uahcx_ehci_configflag</a> <a class="code" href="unioncvmx__uahcx__ehci__configflag.html" title="cvmx_uahc::_ehci_configflag">cvmx_uahcx_ehci_configflag_t</a>;
<a name="l01871"></a>01871 <span class="comment"></span>
<a name="l01872"></a>01872 <span class="comment">/**</span>
<a name="l01873"></a>01873 <span class="comment"> * cvmx_uahc#_ehci_ctrldssegment</span>
<a name="l01874"></a>01874 <span class="comment"> *</span>
<a name="l01875"></a>01875 <span class="comment"> * CTRLDSSEGMENT = Control Data Structure Segment Register</span>
<a name="l01876"></a>01876 <span class="comment"> *</span>
<a name="l01877"></a>01877 <span class="comment"> * This 32-bit register corresponds to the most significant address bits [63:32] for all EHCI data structures. If</span>
<a name="l01878"></a>01878 <span class="comment"> * the 64-bit Addressing Capability field in HCCPARAMS is a zero, then this register is not used. Software</span>
<a name="l01879"></a>01879 <span class="comment"> * cannot write to it and a read from this register will return zeros.</span>
<a name="l01880"></a>01880 <span class="comment"> *</span>
<a name="l01881"></a>01881 <span class="comment"> * If the 64-bit Addressing Capability field in HCCPARAMS is a one, then this register is used with the link</span>
<a name="l01882"></a>01882 <span class="comment"> * pointers to construct 64-bit addresses to EHCI control data structures. This register is concatenated with the</span>
<a name="l01883"></a>01883 <span class="comment"> * link pointer from either the PERIODICLISTBASE, ASYNCLISTADDR, or any control data structure link</span>
<a name="l01884"></a>01884 <span class="comment"> * field to construct a 64-bit address.</span>
<a name="l01885"></a>01885 <span class="comment"> *</span>
<a name="l01886"></a>01886 <span class="comment"> * This register allows the host software to locate all control data structures within the same 4 Gigabyte</span>
<a name="l01887"></a>01887 <span class="comment"> * memory segment.</span>
<a name="l01888"></a>01888 <span class="comment"> */</span>
<a name="l01889"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html">01889</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html" title="cvmx_uahc::_ehci_ctrldssegment">cvmx_uahcx_ehci_ctrldssegment</a> {
<a name="l01890"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a88fa09ea3d501773c8068aa82614aa0b">01890</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a88fa09ea3d501773c8068aa82614aa0b">u32</a>;
<a name="l01891"></a><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">01891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> {
<a name="l01892"></a>01892 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html#a802d0eba5951de27309a026904d342df">ctrldsseg</a>                    : 32; <span class="comment">/**&lt; Control Data Strucute Semgent Address Bit [63:32] */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#else</span>
<a name="l01895"></a><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html#a802d0eba5951de27309a026904d342df">01895</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html#a802d0eba5951de27309a026904d342df">ctrldsseg</a>                    : 32;
<a name="l01896"></a>01896 <span class="preprocessor">#endif</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a43f6dfb894b354905ce35e75b368ac4c">s</a>;
<a name="l01898"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a60d2ac4b941a92f3b0c104f19a4275e6">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a60d2ac4b941a92f3b0c104f19a4275e6">cn61xx</a>;
<a name="l01899"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a8e5782c4b855ad4e103a5939a3a59012">01899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a8e5782c4b855ad4e103a5939a3a59012">cn63xx</a>;
<a name="l01900"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a30a4c12537206b67bf121d6ca09d58ef">01900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a30a4c12537206b67bf121d6ca09d58ef">cn63xxp1</a>;
<a name="l01901"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a9be453afd9f4d4a1c98f3774ded1531e">01901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a9be453afd9f4d4a1c98f3774ded1531e">cn66xx</a>;
<a name="l01902"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#ad262eac40326afad91fa5163a8a1f6da">01902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#ad262eac40326afad91fa5163a8a1f6da">cn68xx</a>;
<a name="l01903"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a28b0b50c5bd9daf45d2288bfc4d5b529">01903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#a28b0b50c5bd9daf45d2288bfc4d5b529">cn68xxp1</a>;
<a name="l01904"></a><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#aee54f1f59876b5451b38ae70cfb4d963">01904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__ctrldssegment_1_1cvmx__uahcx__ehci__ctrldssegment__s.html">cvmx_uahcx_ehci_ctrldssegment_s</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html#aee54f1f59876b5451b38ae70cfb4d963">cnf71xx</a>;
<a name="l01905"></a>01905 };
<a name="l01906"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae48096a035205a7f1b274973b0efb1dd">01906</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html" title="cvmx_uahc::_ehci_ctrldssegment">cvmx_uahcx_ehci_ctrldssegment</a> <a class="code" href="unioncvmx__uahcx__ehci__ctrldssegment.html" title="cvmx_uahc::_ehci_ctrldssegment">cvmx_uahcx_ehci_ctrldssegment_t</a>;
<a name="l01907"></a>01907 <span class="comment"></span>
<a name="l01908"></a>01908 <span class="comment">/**</span>
<a name="l01909"></a>01909 <span class="comment"> * cvmx_uahc#_ehci_frindex</span>
<a name="l01910"></a>01910 <span class="comment"> *</span>
<a name="l01911"></a>01911 <span class="comment"> * FRINDEX = Frame Index Register</span>
<a name="l01912"></a>01912 <span class="comment"> * This register is used by the host controller to index into the periodic frame list. The register updates every</span>
<a name="l01913"></a>01913 <span class="comment"> * 125 microseconds (once each micro-frame). Bits [N:3] are used to select a particular entry in the Periodic</span>
<a name="l01914"></a>01914 <span class="comment"> * Frame List during periodic schedule execution. The number of bits used for the index depends on the size of</span>
<a name="l01915"></a>01915 <span class="comment"> * the frame list as set by system software in the Frame List Size field in the USBCMD register.</span>
<a name="l01916"></a>01916 <span class="comment"> * This register cannot be written unless the Host Controller is in the Halted state as indicated by the</span>
<a name="l01917"></a>01917 <span class="comment"> * HCHalted bit. A write to this register while the Run/Stop bit is set to a one (USBCMD register) produces</span>
<a name="l01918"></a>01918 <span class="comment"> * undefined results. Writes to this register also affect the SOF value.</span>
<a name="l01919"></a>01919 <span class="comment"> */</span>
<a name="l01920"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html">01920</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__frindex.html" title="cvmx_uahc::_ehci_frindex">cvmx_uahcx_ehci_frindex</a> {
<a name="l01921"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#a3d96ef44b8aabf408793b82fb1371b76">01921</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#a3d96ef44b8aabf408793b82fb1371b76">u32</a>;
<a name="l01922"></a><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">01922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a> {
<a name="l01923"></a>01923 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a63c489bb5df9dd3cb0a62e7b9d2a689b">reserved_14_31</a>               : 18;
<a name="l01925"></a>01925     uint32_t <a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a6b38c945b147f8cb798bd0e9975559a8">fi</a>                           : 14; <span class="comment">/**&lt; Frame Index. The value in this register increments at the end of each time frame (e.g.</span>
<a name="l01926"></a>01926 <span class="comment">                                                         micro-frame). Bits [N:3] are used for the Frame List current index. This means that each</span>
<a name="l01927"></a>01927 <span class="comment">                                                         location of the frame list is accessed 8 times (frames or micro-frames) before moving to</span>
<a name="l01928"></a>01928 <span class="comment">                                                         the next index. The following illustrates values of N based on the value of the Frame List</span>
<a name="l01929"></a>01929 <span class="comment">                                                         Size field in the USBCMD register.</span>
<a name="l01930"></a>01930 <span class="comment">                                                         USBCMD[Frame List Size] Number Elements N</span>
<a name="l01931"></a>01931 <span class="comment">                                                            00b (1024) 12</span>
<a name="l01932"></a>01932 <span class="comment">                                                            01b (512) 11</span>
<a name="l01933"></a>01933 <span class="comment">                                                            10b (256) 10</span>
<a name="l01934"></a>01934 <span class="comment">                                                            11b Reserved */</span>
<a name="l01935"></a>01935 <span class="preprocessor">#else</span>
<a name="l01936"></a><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a6b38c945b147f8cb798bd0e9975559a8">01936</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a6b38c945b147f8cb798bd0e9975559a8">fi</a>                           : 14;
<a name="l01937"></a><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a63c489bb5df9dd3cb0a62e7b9d2a689b">01937</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html#a63c489bb5df9dd3cb0a62e7b9d2a689b">reserved_14_31</a>               : 18;
<a name="l01938"></a>01938 <span class="preprocessor">#endif</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#a211b902665007b5bd178d0c1dfe28fe5">s</a>;
<a name="l01940"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ad238208b5a0831e7e76da12638fa6128">01940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ad238208b5a0831e7e76da12638fa6128">cn61xx</a>;
<a name="l01941"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#aabbdd89588f812d9561c357fc31b286d">01941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#aabbdd89588f812d9561c357fc31b286d">cn63xx</a>;
<a name="l01942"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#a9361085e101ad1e0a4aa02a39bbf7883">01942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#a9361085e101ad1e0a4aa02a39bbf7883">cn63xxp1</a>;
<a name="l01943"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ada38546970105591ce00441c71a18c63">01943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ada38546970105591ce00441c71a18c63">cn66xx</a>;
<a name="l01944"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#acf1dae77d6cb7ececf100df4a72b2695">01944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#acf1dae77d6cb7ececf100df4a72b2695">cn68xx</a>;
<a name="l01945"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#afa83243842180236325e7d446965e270">01945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#afa83243842180236325e7d446965e270">cn68xxp1</a>;
<a name="l01946"></a><a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ae86f5c4babdba6eb7a8abb9a8de9ef1e">01946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__frindex_1_1cvmx__uahcx__ehci__frindex__s.html">cvmx_uahcx_ehci_frindex_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__frindex.html#ae86f5c4babdba6eb7a8abb9a8de9ef1e">cnf71xx</a>;
<a name="l01947"></a>01947 };
<a name="l01948"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad3994fe39e1fbe7dd35f994fd86c54ff">01948</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__frindex.html" title="cvmx_uahc::_ehci_frindex">cvmx_uahcx_ehci_frindex</a> <a class="code" href="unioncvmx__uahcx__ehci__frindex.html" title="cvmx_uahc::_ehci_frindex">cvmx_uahcx_ehci_frindex_t</a>;
<a name="l01949"></a>01949 <span class="comment"></span>
<a name="l01950"></a>01950 <span class="comment">/**</span>
<a name="l01951"></a>01951 <span class="comment"> * cvmx_uahc#_ehci_hccapbase</span>
<a name="l01952"></a>01952 <span class="comment"> *</span>
<a name="l01953"></a>01953 <span class="comment"> * HCCAPBASE = Host Controller BASE Capability Register</span>
<a name="l01954"></a>01954 <span class="comment"> *</span>
<a name="l01955"></a>01955 <span class="comment"> */</span>
<a name="l01956"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html">01956</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html" title="cvmx_uahc::_ehci_hccapbase">cvmx_uahcx_ehci_hccapbase</a> {
<a name="l01957"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a5bad0faef1a101ea6a938ef21367813b">01957</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a5bad0faef1a101ea6a938ef21367813b">u32</a>;
<a name="l01958"></a><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">01958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a> {
<a name="l01959"></a>01959 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#af20487a067acdac48156abb43dc77c00">hciversion</a>                   : 16; <span class="comment">/**&lt; Host Controller Interface Version Number */</span>
<a name="l01961"></a>01961     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#a56f743ad5747c7a0f5910d3196bd2c61">reserved_8_15</a>                : 8;
<a name="l01962"></a>01962     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#ab4fc23d515e1a538c3d319fb9f30953d">caplength</a>                    : 8;  <span class="comment">/**&lt; Capabitlity Registers Length */</span>
<a name="l01963"></a>01963 <span class="preprocessor">#else</span>
<a name="l01964"></a><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#ab4fc23d515e1a538c3d319fb9f30953d">01964</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#ab4fc23d515e1a538c3d319fb9f30953d">caplength</a>                    : 8;
<a name="l01965"></a><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#a56f743ad5747c7a0f5910d3196bd2c61">01965</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#a56f743ad5747c7a0f5910d3196bd2c61">reserved_8_15</a>                : 8;
<a name="l01966"></a><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#af20487a067acdac48156abb43dc77c00">01966</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html#af20487a067acdac48156abb43dc77c00">hciversion</a>                   : 16;
<a name="l01967"></a>01967 <span class="preprocessor">#endif</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#aa57aa14438cf943c1ac10acd06f2a214">s</a>;
<a name="l01969"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a1ab1ad25dc649d6998535035a767e29c">01969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a1ab1ad25dc649d6998535035a767e29c">cn61xx</a>;
<a name="l01970"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#aa0fafd7fd07d51d97aeda487cd1d377b">01970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#aa0fafd7fd07d51d97aeda487cd1d377b">cn63xx</a>;
<a name="l01971"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a6b04599465457ebb927ba5daa2abd6c9">01971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a6b04599465457ebb927ba5daa2abd6c9">cn63xxp1</a>;
<a name="l01972"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a80462a1330458b256e619999a5123a63">01972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a80462a1330458b256e619999a5123a63">cn66xx</a>;
<a name="l01973"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a49b5320a4e313ab47e646e228e0c0a7d">01973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a49b5320a4e313ab47e646e228e0c0a7d">cn68xx</a>;
<a name="l01974"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a5b163792a769e52d0caa7b069317744d">01974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a5b163792a769e52d0caa7b069317744d">cn68xxp1</a>;
<a name="l01975"></a><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a92a15b21100794ca396178e8c3cebf8a">01975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccapbase_1_1cvmx__uahcx__ehci__hccapbase__s.html">cvmx_uahcx_ehci_hccapbase_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html#a92a15b21100794ca396178e8c3cebf8a">cnf71xx</a>;
<a name="l01976"></a>01976 };
<a name="l01977"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3b319ea302ba5cf4b6aa7315d54bb58f">01977</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html" title="cvmx_uahc::_ehci_hccapbase">cvmx_uahcx_ehci_hccapbase</a> <a class="code" href="unioncvmx__uahcx__ehci__hccapbase.html" title="cvmx_uahc::_ehci_hccapbase">cvmx_uahcx_ehci_hccapbase_t</a>;
<a name="l01978"></a>01978 <span class="comment"></span>
<a name="l01979"></a>01979 <span class="comment">/**</span>
<a name="l01980"></a>01980 <span class="comment"> * cvmx_uahc#_ehci_hccparams</span>
<a name="l01981"></a>01981 <span class="comment"> *</span>
<a name="l01982"></a>01982 <span class="comment"> * HCCPARAMS = Host Controller Capability Parameters</span>
<a name="l01983"></a>01983 <span class="comment"> * Multiple Mode control (time-base bit functionality), addressing capability</span>
<a name="l01984"></a>01984 <span class="comment"> */</span>
<a name="l01985"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html">01985</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html" title="cvmx_uahc::_ehci_hccparams">cvmx_uahcx_ehci_hccparams</a> {
<a name="l01986"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#ac1e1d4316462f2029720a54de81ef59e">01986</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#ac1e1d4316462f2029720a54de81ef59e">u32</a>;
<a name="l01987"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">01987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a> {
<a name="l01988"></a>01988 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#abdce18e841799bd3fcdc86b0f88d0152">reserved_16_31</a>               : 16;
<a name="l01990"></a>01990     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#ac280925e144e96a6c1ddb63b068cba1f">eecp</a>                         : 8;  <span class="comment">/**&lt; EHCI Extended Capabilities Pointer. Default = Implementation Dependent.</span>
<a name="l01991"></a>01991 <span class="comment">                                                         This optional field indicates the existence of a capabilities list. A value of 00h indicates</span>
<a name="l01992"></a>01992 <span class="comment">                                                         no extended capabilities are implemented. A non-zero value in this register indicates the</span>
<a name="l01993"></a>01993 <span class="comment">                                                         offset in PCI configuration space of the first EHCI extended capability. The pointer value</span>
<a name="l01994"></a>01994 <span class="comment">                                                         must be 40h or greater if implemented to maintain the consistency of the PCI header</span>
<a name="l01995"></a>01995 <span class="comment">                                                         defined for this class of device. */</span>
<a name="l01996"></a>01996     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a95184e50d9cfbf4729f2b25b73f46803">ist</a>                          : 4;  <span class="comment">/**&lt; Isochronous Scheduling Threshold. Default = implementation dependent. This field</span>
<a name="l01997"></a>01997 <span class="comment">                                                         indicates, relative to the current position of the executing host controller, where software</span>
<a name="l01998"></a>01998 <span class="comment">                                                         can reliably update the isochronous schedule. When bit [7] is zero, the value of the least</span>
<a name="l01999"></a>01999 <span class="comment">                                                         significant 3 bits indicates the number of micro-frames a host controller can hold a set of</span>
<a name="l02000"></a>02000 <span class="comment">                                                         isochronous data structures (one or more) before flushing the state. When bit [7] is a</span>
<a name="l02001"></a>02001 <span class="comment">                                                         one, then host software assumes the host controller may cache an isochronous data</span>
<a name="l02002"></a>02002 <span class="comment">                                                         structure for an entire frame. Refer to Section 4.7.2.1 for details on how software uses</span>
<a name="l02003"></a>02003 <span class="comment">                                                         this information for scheduling isochronous transfers. */</span>
<a name="l02004"></a>02004     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a9fd4f59574184c1d055ebb2dad424efd">reserved_3_3</a>                 : 1;
<a name="l02005"></a>02005     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#aaba85e05461675c335095de8a126f66c">aspc</a>                         : 1;  <span class="comment">/**&lt; Asynchronous Schedule Park Capability. Default = Implementation dependent. If this</span>
<a name="l02006"></a>02006 <span class="comment">                                                         bit is set to a one, then the host controller supports the park feature for high-speed</span>
<a name="l02007"></a>02007 <span class="comment">                                                         queue heads in the Asynchronous Schedule. The feature can be disabled or enabled</span>
<a name="l02008"></a>02008 <span class="comment">                                                         and set to a specific level by using the Asynchronous Schedule Park Mode Enable and</span>
<a name="l02009"></a>02009 <span class="comment">                                                         Asynchronous Schedule Park Mode Count fields in the USBCMD register. */</span>
<a name="l02010"></a>02010     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a25a45ebbecfa937a1b87ebe6210fd79f">pflf</a>                         : 1;  <span class="comment">/**&lt; Programmable Frame List Flag. Default = Implementation dependent. If this bit is set</span>
<a name="l02011"></a>02011 <span class="comment">                                                         to a zero, then system software must use a frame list length of 1024 elements with this</span>
<a name="l02012"></a>02012 <span class="comment">                                                         host controller. The USBCMD register Frame List Size field is a read-only register and</span>
<a name="l02013"></a>02013 <span class="comment">                                                         should be set to zero.</span>
<a name="l02014"></a>02014 <span class="comment">                                                         If set to a one, then system software can specify and use a smaller frame list and</span>
<a name="l02015"></a>02015 <span class="comment">                                                         configure the host controller via the USBCMD register Frame List Size field. The frame</span>
<a name="l02016"></a>02016 <span class="comment">                                                         list must always be aligned on a 4K page boundary. This requirement ensures that the</span>
<a name="l02017"></a>02017 <span class="comment">                                                         frame list is always physically contiguous. */</span>
<a name="l02018"></a>02018     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a5bdebfe5b86a41f075cbb6e74d189a53">ac64</a>                         : 1;  <span class="comment">/**&lt; 64-bit Addressing Capability1 . This field documents the addressing range capability of</span>
<a name="l02019"></a>02019 <span class="comment">                                                          this implementation. The value of this field determines whether software should use the</span>
<a name="l02020"></a>02020 <span class="comment">                                                          data structures defined in Section 3 (32-bit) or those defined in Appendix B (64-bit).</span>
<a name="l02021"></a>02021 <span class="comment">                                                          Values for this field have the following interpretation:</span>
<a name="l02022"></a>02022 <span class="comment">                                                         - 0: data structures using 32-bit address memory pointers</span>
<a name="l02023"></a>02023 <span class="comment">                                                         - 1: data structures using 64-bit address memory pointers */</span>
<a name="l02024"></a>02024 <span class="preprocessor">#else</span>
<a name="l02025"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a5bdebfe5b86a41f075cbb6e74d189a53">02025</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a5bdebfe5b86a41f075cbb6e74d189a53">ac64</a>                         : 1;
<a name="l02026"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a25a45ebbecfa937a1b87ebe6210fd79f">02026</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a25a45ebbecfa937a1b87ebe6210fd79f">pflf</a>                         : 1;
<a name="l02027"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#aaba85e05461675c335095de8a126f66c">02027</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#aaba85e05461675c335095de8a126f66c">aspc</a>                         : 1;
<a name="l02028"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a9fd4f59574184c1d055ebb2dad424efd">02028</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a9fd4f59574184c1d055ebb2dad424efd">reserved_3_3</a>                 : 1;
<a name="l02029"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a95184e50d9cfbf4729f2b25b73f46803">02029</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#a95184e50d9cfbf4729f2b25b73f46803">ist</a>                          : 4;
<a name="l02030"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#ac280925e144e96a6c1ddb63b068cba1f">02030</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#ac280925e144e96a6c1ddb63b068cba1f">eecp</a>                         : 8;
<a name="l02031"></a><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#abdce18e841799bd3fcdc86b0f88d0152">02031</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html#abdce18e841799bd3fcdc86b0f88d0152">reserved_16_31</a>               : 16;
<a name="l02032"></a>02032 <span class="preprocessor">#endif</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a5240176f1eab2c49f2af08c631799b1a">s</a>;
<a name="l02034"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a48a2412223eec0def9eb358cde712911">02034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a48a2412223eec0def9eb358cde712911">cn61xx</a>;
<a name="l02035"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#acedf0e199d25ce5607c48d33e4443baf">02035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#acedf0e199d25ce5607c48d33e4443baf">cn63xx</a>;
<a name="l02036"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#afadfe9d08d7735b8e3ea6296bf02afec">02036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#afadfe9d08d7735b8e3ea6296bf02afec">cn63xxp1</a>;
<a name="l02037"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a3c2bfb697783086f1f88a2e52008b842">02037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a3c2bfb697783086f1f88a2e52008b842">cn66xx</a>;
<a name="l02038"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a67ae123a8679e6a56011ad646b4d6106">02038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a67ae123a8679e6a56011ad646b4d6106">cn68xx</a>;
<a name="l02039"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a861bd135742f986070be7be4ba9fb0c0">02039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#a861bd135742f986070be7be4ba9fb0c0">cn68xxp1</a>;
<a name="l02040"></a><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#af7e27c6e35599c0de9ce609f4de134f0">02040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hccparams_1_1cvmx__uahcx__ehci__hccparams__s.html">cvmx_uahcx_ehci_hccparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html#af7e27c6e35599c0de9ce609f4de134f0">cnf71xx</a>;
<a name="l02041"></a>02041 };
<a name="l02042"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abde97a361545cbb1405e0328e3be60da">02042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hccparams.html" title="cvmx_uahc::_ehci_hccparams">cvmx_uahcx_ehci_hccparams</a> <a class="code" href="unioncvmx__uahcx__ehci__hccparams.html" title="cvmx_uahc::_ehci_hccparams">cvmx_uahcx_ehci_hccparams_t</a>;
<a name="l02043"></a>02043 <span class="comment"></span>
<a name="l02044"></a>02044 <span class="comment">/**</span>
<a name="l02045"></a>02045 <span class="comment"> * cvmx_uahc#_ehci_hcsparams</span>
<a name="l02046"></a>02046 <span class="comment"> *</span>
<a name="l02047"></a>02047 <span class="comment"> * HCSPARAMS = Host Controller Structural Parameters</span>
<a name="l02048"></a>02048 <span class="comment"> * This is a set of fields that are structural parameters: Number of downstream ports, etc.</span>
<a name="l02049"></a>02049 <span class="comment"> */</span>
<a name="l02050"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html">02050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html" title="cvmx_uahc::_ehci_hcsparams">cvmx_uahcx_ehci_hcsparams</a> {
<a name="l02051"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#af0f052edbc310f20c0a396a09e2c8175">02051</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#af0f052edbc310f20c0a396a09e2c8175">u32</a>;
<a name="l02052"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">02052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a> {
<a name="l02053"></a>02053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aafe62c462786b993f3f5130b195d55a1">reserved_24_31</a>               : 8;
<a name="l02055"></a>02055     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aaa6b81a3f9a3cf62f5ac969cc5b5bff6">dpn</a>                          : 4;  <span class="comment">/**&lt; Debug Port Number. Optional. This register identifies which of the host controller ports</span>
<a name="l02056"></a>02056 <span class="comment">                                                         is the debug port. The value is the port number (one-based) of the debug port. A nonzero</span>
<a name="l02057"></a>02057 <span class="comment">                                                         value in this field indicates the presence of a debug port. The value in this register</span>
<a name="l02058"></a>02058 <span class="comment">                                                         must not be greater than N_PORTS (see below). */</span>
<a name="l02059"></a>02059     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#adbda9f6da89f1e6077f59dbc9390fe1a">reserved_17_19</a>               : 3;
<a name="l02060"></a>02060     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a90391830c1feba76ca4814556351b7f0">p_indicator</a>                  : 1;  <span class="comment">/**&lt; Port Indicator. This bit indicates whether the ports support port</span>
<a name="l02061"></a>02061 <span class="comment">                                                         indicator control. When this bit is a one, the port status and control</span>
<a name="l02062"></a>02062 <span class="comment">                                                         registers include a read/writeable field for controlling the state of</span>
<a name="l02063"></a>02063 <span class="comment">                                                         the port indicator. */</span>
<a name="l02064"></a>02064     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a53bf01242bcbc3887dddd118e48fe9b0">n_cc</a>                         : 4;  <span class="comment">/**&lt; Number of Companion Controller. This field indicates the number of</span>
<a name="l02065"></a>02065 <span class="comment">                                                         companion controllers associated with this USB 2.0 host controller.</span>
<a name="l02066"></a>02066 <span class="comment">                                                         A zero in this field indicates there are no companion host controllers.</span>
<a name="l02067"></a>02067 <span class="comment">                                                         Port-ownership hand-off is not supported. Only high-speed devices are</span>
<a name="l02068"></a>02068 <span class="comment">                                                         supported on the host controller root ports.</span>
<a name="l02069"></a>02069 <span class="comment">                                                         A value larger than zero in this field indicates there are companion USB 1.1 host</span>
<a name="l02070"></a>02070 <span class="comment">                                                         controller(s). Port-ownership hand-offs are supported. High, Full-and Low-speed</span>
<a name="l02071"></a>02071 <span class="comment">                                                         devices are supported on the host controller root ports. */</span>
<a name="l02072"></a>02072     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a97d9a90dfc26bd236b3c5b142cb0de11">n_pcc</a>                        : 4;  <span class="comment">/**&lt; Number of Ports per Companion Controller (N_PCC). This field indicates</span>
<a name="l02073"></a>02073 <span class="comment">                                                         the number of ports supported per companion host controller. It is used to</span>
<a name="l02074"></a>02074 <span class="comment">                                                         indicate the port routing  configuration to system software. */</span>
<a name="l02075"></a>02075     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a445e472089df21813d89addd64b55a9b">prr</a>                          : 1;  <span class="comment">/**&lt; Port Routing Rules. This field indicates the method used by this implementation for</span>
<a name="l02076"></a>02076 <span class="comment">                                                         how all ports are mapped to companion controllers. The value of this field has</span>
<a name="l02077"></a>02077 <span class="comment">                                                         the following interpretation:</span>
<a name="l02078"></a>02078 <span class="comment">                                                         0 The first N_PCC ports are routed to the lowest numbered function</span>
<a name="l02079"></a>02079 <span class="comment">                                                           companion host controller, the next N_PCC port are routed to the next</span>
<a name="l02080"></a>02080 <span class="comment">                                                           lowest function companion controller, and so on.</span>
<a name="l02081"></a>02081 <span class="comment">                                                         1 The port routing is explicitly enumerated by the first N_PORTS elements</span>
<a name="l02082"></a>02082 <span class="comment">                                                           of the HCSP-PORTROUTE array. */</span>
<a name="l02083"></a>02083     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a6721794fbd2a884edb53945842652f5d">reserved_5_6</a>                 : 2;
<a name="l02084"></a>02084     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a890335658576670ee063294f99f64b2a">ppc</a>                          : 1;  <span class="comment">/**&lt; Port Power Control. This field indicates whether the host controller</span>
<a name="l02085"></a>02085 <span class="comment">                                                         implementation includes port power control. A one in this bit indicates the ports have</span>
<a name="l02086"></a>02086 <span class="comment">                                                         port power switches. A zero in this bit indicates the port do not have port power</span>
<a name="l02087"></a>02087 <span class="comment">                                                         switches. The value of this field affects the functionality of the Port Power field</span>
<a name="l02088"></a>02088 <span class="comment">                                                         in each port status and control register (see Section 2.3.8). */</span>
<a name="l02089"></a>02089     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#ad11acb11dbccc0a3f1496ffce55f9a66">n_ports</a>                      : 4;  <span class="comment">/**&lt; This field specifies the number of physical downstream ports implemented</span>
<a name="l02090"></a>02090 <span class="comment">                                                         on this host controller. The value of this field determines how many port registers are</span>
<a name="l02091"></a>02091 <span class="comment">                                                         addressable in the Operational Register Space (see Table 2-8). Valid values are in the</span>
<a name="l02092"></a>02092 <span class="comment">                                                         range of 1H to FH. A zero in this field is undefined. */</span>
<a name="l02093"></a>02093 <span class="preprocessor">#else</span>
<a name="l02094"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#ad11acb11dbccc0a3f1496ffce55f9a66">02094</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#ad11acb11dbccc0a3f1496ffce55f9a66">n_ports</a>                      : 4;
<a name="l02095"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a890335658576670ee063294f99f64b2a">02095</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a890335658576670ee063294f99f64b2a">ppc</a>                          : 1;
<a name="l02096"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a6721794fbd2a884edb53945842652f5d">02096</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a6721794fbd2a884edb53945842652f5d">reserved_5_6</a>                 : 2;
<a name="l02097"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a445e472089df21813d89addd64b55a9b">02097</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a445e472089df21813d89addd64b55a9b">prr</a>                          : 1;
<a name="l02098"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a97d9a90dfc26bd236b3c5b142cb0de11">02098</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a97d9a90dfc26bd236b3c5b142cb0de11">n_pcc</a>                        : 4;
<a name="l02099"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a53bf01242bcbc3887dddd118e48fe9b0">02099</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a53bf01242bcbc3887dddd118e48fe9b0">n_cc</a>                         : 4;
<a name="l02100"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a90391830c1feba76ca4814556351b7f0">02100</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#a90391830c1feba76ca4814556351b7f0">p_indicator</a>                  : 1;
<a name="l02101"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#adbda9f6da89f1e6077f59dbc9390fe1a">02101</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#adbda9f6da89f1e6077f59dbc9390fe1a">reserved_17_19</a>               : 3;
<a name="l02102"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aaa6b81a3f9a3cf62f5ac969cc5b5bff6">02102</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aaa6b81a3f9a3cf62f5ac969cc5b5bff6">dpn</a>                          : 4;
<a name="l02103"></a><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aafe62c462786b993f3f5130b195d55a1">02103</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html#aafe62c462786b993f3f5130b195d55a1">reserved_24_31</a>               : 8;
<a name="l02104"></a>02104 <span class="preprocessor">#endif</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#ab3f768a1263464f83bedd3353683c9d9">s</a>;
<a name="l02106"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a2f6fa4f45a2d34ad6a3b92535cc7ffe6">02106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a2f6fa4f45a2d34ad6a3b92535cc7ffe6">cn61xx</a>;
<a name="l02107"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a1498a9ffb4deedeacd6634722cf011c7">02107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a1498a9ffb4deedeacd6634722cf011c7">cn63xx</a>;
<a name="l02108"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a52b84f0bf800799d81705b3aad895154">02108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a52b84f0bf800799d81705b3aad895154">cn63xxp1</a>;
<a name="l02109"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a0bd850f14361a436a001de20e75bec85">02109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#a0bd850f14361a436a001de20e75bec85">cn66xx</a>;
<a name="l02110"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#adb0f5586b8526f819c6f0178a23c6de8">02110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#adb0f5586b8526f819c6f0178a23c6de8">cn68xx</a>;
<a name="l02111"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#adf78932dc2c6425788a94889085af5bd">02111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#adf78932dc2c6425788a94889085af5bd">cn68xxp1</a>;
<a name="l02112"></a><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#aabee0af014eaebc632d20f250f5f417a">02112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__hcsparams_1_1cvmx__uahcx__ehci__hcsparams__s.html">cvmx_uahcx_ehci_hcsparams_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html#aabee0af014eaebc632d20f250f5f417a">cnf71xx</a>;
<a name="l02113"></a>02113 };
<a name="l02114"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a31a00fe0b47399738212e5518d5f072d">02114</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html" title="cvmx_uahc::_ehci_hcsparams">cvmx_uahcx_ehci_hcsparams</a> <a class="code" href="unioncvmx__uahcx__ehci__hcsparams.html" title="cvmx_uahc::_ehci_hcsparams">cvmx_uahcx_ehci_hcsparams_t</a>;
<a name="l02115"></a>02115 <span class="comment"></span>
<a name="l02116"></a>02116 <span class="comment">/**</span>
<a name="l02117"></a>02117 <span class="comment"> * cvmx_uahc#_ehci_insnreg00</span>
<a name="l02118"></a>02118 <span class="comment"> *</span>
<a name="l02119"></a>02119 <span class="comment"> * EHCI_INSNREG00 = EHCI Programmable Microframe Base Value Register (Synopsys Speicific)</span>
<a name="l02120"></a>02120 <span class="comment"> * This register allows you to change the microframe length value (default is microframe SOF = 125 s) to reduce the simulation time.</span>
<a name="l02121"></a>02121 <span class="comment"> */</span>
<a name="l02122"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html">02122</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html" title="cvmx_uahc::_ehci_insnreg00">cvmx_uahcx_ehci_insnreg00</a> {
<a name="l02123"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a96f7c75ca1bff0dac14877f78d886b1a">02123</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a96f7c75ca1bff0dac14877f78d886b1a">u32</a>;
<a name="l02124"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">02124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a> {
<a name="l02125"></a>02125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#acbdaceaca93bdcbb472f502d95c8e1b5">reserved_14_31</a>               : 18;
<a name="l02127"></a>02127     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a2e0d40e13a402607b306d3d9d68430f4">mfmc</a>                         : 13; <span class="comment">/**&lt; For byte interface (8-bits), &lt;13:1&gt; is used as the 1-microframe counter.</span>
<a name="l02128"></a>02128 <span class="comment">                                                         For word interface (16_bits&gt; &lt;12:1&gt; is used as the 1-microframe counter with word</span>
<a name="l02129"></a>02129 <span class="comment">                                                           interface (16-bits). */</span>
<a name="l02130"></a>02130     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a5dab66a5a2bc8b0034b4902402382498">en</a>                           : 1;  <span class="comment">/**&lt; Writing 1b1 enables this register.</span>
<a name="l02131"></a>02131 <span class="comment">                                                         Note: Do not enable this register for the gate-level netlist */</span>
<a name="l02132"></a>02132 <span class="preprocessor">#else</span>
<a name="l02133"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a5dab66a5a2bc8b0034b4902402382498">02133</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a5dab66a5a2bc8b0034b4902402382498">en</a>                           : 1;
<a name="l02134"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a2e0d40e13a402607b306d3d9d68430f4">02134</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#a2e0d40e13a402607b306d3d9d68430f4">mfmc</a>                         : 13;
<a name="l02135"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#acbdaceaca93bdcbb472f502d95c8e1b5">02135</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html#acbdaceaca93bdcbb472f502d95c8e1b5">reserved_14_31</a>               : 18;
<a name="l02136"></a>02136 <span class="preprocessor">#endif</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a83306558a3ebd7dd2118947be7dd2891">s</a>;
<a name="l02138"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a51a25e6225160d2e1c2568d4584c0d8c">02138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a51a25e6225160d2e1c2568d4584c0d8c">cn61xx</a>;
<a name="l02139"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a6e9f7980c665b6e6927d045456ba1499">02139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a6e9f7980c665b6e6927d045456ba1499">cn63xx</a>;
<a name="l02140"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a2f496f3db9333ca33913eaaff8c24f8f">02140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a2f496f3db9333ca33913eaaff8c24f8f">cn63xxp1</a>;
<a name="l02141"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a83735ab0bbbd50a38bddba2f2ddd12b5">02141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a83735ab0bbbd50a38bddba2f2ddd12b5">cn66xx</a>;
<a name="l02142"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a1409e01e0ea8b10abcae238f06a62679">02142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a1409e01e0ea8b10abcae238f06a62679">cn68xx</a>;
<a name="l02143"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#ae3dba2902147d87e73146cdba521fb48">02143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#ae3dba2902147d87e73146cdba521fb48">cn68xxp1</a>;
<a name="l02144"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a490526f236517857763f13f164e8b191">02144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg00_1_1cvmx__uahcx__ehci__insnreg00__s.html">cvmx_uahcx_ehci_insnreg00_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html#a490526f236517857763f13f164e8b191">cnf71xx</a>;
<a name="l02145"></a>02145 };
<a name="l02146"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ade8124d414be97835db815062b7e4407">02146</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html" title="cvmx_uahc::_ehci_insnreg00">cvmx_uahcx_ehci_insnreg00</a> <a class="code" href="unioncvmx__uahcx__ehci__insnreg00.html" title="cvmx_uahc::_ehci_insnreg00">cvmx_uahcx_ehci_insnreg00_t</a>;
<a name="l02147"></a>02147 <span class="comment"></span>
<a name="l02148"></a>02148 <span class="comment">/**</span>
<a name="l02149"></a>02149 <span class="comment"> * cvmx_uahc#_ehci_insnreg03</span>
<a name="l02150"></a>02150 <span class="comment"> *</span>
<a name="l02151"></a>02151 <span class="comment"> * EHCI_INSNREG03 = EHCI Timing Adjust Register (Synopsys Speicific)</span>
<a name="l02152"></a>02152 <span class="comment"> * This register allows you to change the timing of Phy Tx turnaround delay etc.</span>
<a name="l02153"></a>02153 <span class="comment"> */</span>
<a name="l02154"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html">02154</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html" title="cvmx_uahc::_ehci_insnreg03">cvmx_uahcx_ehci_insnreg03</a> {
<a name="l02155"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a16f19238c50120390670d11c393b8a8d">02155</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a16f19238c50120390670d11c393b8a8d">u32</a>;
<a name="l02156"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">02156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a> {
<a name="l02157"></a>02157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a98777fc9c34986a34141cd622b4c67a4">reserved_13_31</a>               : 19;
<a name="l02159"></a>02159     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a2af490214a574c834367710644a5bed5">txtx_tadao</a>                   : 3;  <span class="comment">/**&lt; Tx-Tx turnaround Delay Add on. This field specifies the extra delays in phy_clks to</span>
<a name="l02160"></a>02160 <span class="comment">                                                         be added to the &quot;Transmit to Transmit turnaround delay&quot; value maintained in the core.</span>
<a name="l02161"></a>02161 <span class="comment">                                                         The default value of this register field is 0. This default value of 0 is sufficient</span>
<a name="l02162"></a>02162 <span class="comment">                                                         for most PHYs. But for some PHYs which puts wait states during the token packet, it</span>
<a name="l02163"></a>02163 <span class="comment">                                                         may be required to program a value greater than 0 to meet the transmit to transmit</span>
<a name="l02164"></a>02164 <span class="comment">                                                         minimum turnaround time. The recommendation to use the default value of 0 and change</span>
<a name="l02165"></a>02165 <span class="comment">                                                         it only if there is an issue with minimum transmit-to- transmit turnaround time. This</span>
<a name="l02166"></a>02166 <span class="comment">                                                         value should be programmed during core initialization and should not be changed afterwards. */</span>
<a name="l02167"></a>02167     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#aae90b1a97ccd853502eadd50ca5f5fdc">reserved_9_9</a>                 : 1;
<a name="l02168"></a>02168     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a343b19006d19fa3d88575687a34526f4">ta_off</a>                       : 8;  <span class="comment">/**&lt; Time-Available Offset. This value indicates the additional number of bytes to be</span>
<a name="l02169"></a>02169 <span class="comment">                                                         accommodated for the time-available calculation. The USB traffic on the bus can be started</span>
<a name="l02170"></a>02170 <span class="comment">                                                         only when sufficient time is available to complete the packet within the EOF1 point. Refer</span>
<a name="l02171"></a>02171 <span class="comment">                                                         to the USB 2.0 specification for details of the EOF1 point. This time-available</span>
<a name="l02172"></a>02172 <span class="comment">                                                         calculation is done in the hardware, and can be further offset by programming a value in</span>
<a name="l02173"></a>02173 <span class="comment">                                                         this location.</span>
<a name="l02174"></a>02174 <span class="comment">                                                         Note: Time-available calculation is added for future flexibility. The application is not</span>
<a name="l02175"></a>02175 <span class="comment">                                                         required to program this field by default. */</span>
<a name="l02176"></a>02176     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a74133cf23028a51a61edad9ce1409301">reserved_0_0</a>                 : 1;
<a name="l02177"></a>02177 <span class="preprocessor">#else</span>
<a name="l02178"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a74133cf23028a51a61edad9ce1409301">02178</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a74133cf23028a51a61edad9ce1409301">reserved_0_0</a>                 : 1;
<a name="l02179"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a343b19006d19fa3d88575687a34526f4">02179</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a343b19006d19fa3d88575687a34526f4">ta_off</a>                       : 8;
<a name="l02180"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#aae90b1a97ccd853502eadd50ca5f5fdc">02180</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#aae90b1a97ccd853502eadd50ca5f5fdc">reserved_9_9</a>                 : 1;
<a name="l02181"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a2af490214a574c834367710644a5bed5">02181</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a2af490214a574c834367710644a5bed5">txtx_tadao</a>                   : 3;
<a name="l02182"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a98777fc9c34986a34141cd622b4c67a4">02182</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html#a98777fc9c34986a34141cd622b4c67a4">reserved_13_31</a>               : 19;
<a name="l02183"></a>02183 <span class="preprocessor">#endif</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a8d03afd7947bb18a2280051eb5e12a08">s</a>;
<a name="l02185"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a1f50dc3da8bddc12d80b5af106e0afc4">02185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a1f50dc3da8bddc12d80b5af106e0afc4">cn61xx</a>;
<a name="l02186"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a84fe1fc132c859c3232eaa5865de96d7">02186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a84fe1fc132c859c3232eaa5865de96d7">cn63xx</a>;
<a name="l02187"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a07cacad48c66e41a6d9c27c5d67522d8">02187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a07cacad48c66e41a6d9c27c5d67522d8">cn63xxp1</a>;
<a name="l02188"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a222e962c00a832049a0edbb154515aec">02188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a222e962c00a832049a0edbb154515aec">cn66xx</a>;
<a name="l02189"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#aa4fd88442b6f22538036a5c29a5403a7">02189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#aa4fd88442b6f22538036a5c29a5403a7">cn68xx</a>;
<a name="l02190"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a35140a0aa7997bbcfe22ee1db7a04ca5">02190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#a35140a0aa7997bbcfe22ee1db7a04ca5">cn68xxp1</a>;
<a name="l02191"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#ad79ca5dd8b70d39bffb5853f99a8a12d">02191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg03_1_1cvmx__uahcx__ehci__insnreg03__s.html">cvmx_uahcx_ehci_insnreg03_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html#ad79ca5dd8b70d39bffb5853f99a8a12d">cnf71xx</a>;
<a name="l02192"></a>02192 };
<a name="l02193"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a48d04124a808a11af69131dc40c787c1">02193</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html" title="cvmx_uahc::_ehci_insnreg03">cvmx_uahcx_ehci_insnreg03</a> <a class="code" href="unioncvmx__uahcx__ehci__insnreg03.html" title="cvmx_uahc::_ehci_insnreg03">cvmx_uahcx_ehci_insnreg03_t</a>;
<a name="l02194"></a>02194 <span class="comment"></span>
<a name="l02195"></a>02195 <span class="comment">/**</span>
<a name="l02196"></a>02196 <span class="comment"> * cvmx_uahc#_ehci_insnreg04</span>
<a name="l02197"></a>02197 <span class="comment"> *</span>
<a name="l02198"></a>02198 <span class="comment"> * EHCI_INSNREG04 = EHCI Debug Register (Synopsys Speicific)</span>
<a name="l02199"></a>02199 <span class="comment"> * This register is used only for debug purposes.</span>
<a name="l02200"></a>02200 <span class="comment"> */</span>
<a name="l02201"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html">02201</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html" title="cvmx_uahc::_ehci_insnreg04">cvmx_uahcx_ehci_insnreg04</a> {
<a name="l02202"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a2461d2cc431c2b30ff433c564e93aeff">02202</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a2461d2cc431c2b30ff433c564e93aeff">u32</a>;
<a name="l02203"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">02203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a> {
<a name="l02204"></a>02204 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#ab40aa1dfa7bbf4dfb7df4a3441f3f183">reserved_6_31</a>                : 26;
<a name="l02206"></a>02206     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a3f8c37f2592bd4b736e66a2e2fc56529">auto_dis</a>                     : 1;  <span class="comment">/**&lt; Automatic feature disable.</span>
<a name="l02207"></a>02207 <span class="comment">                                                          1&apos;b0: 0 by default, the automatic feature is enabled. The Suspend signal is deasserted</span>
<a name="l02208"></a>02208 <span class="comment">                                                                (logic level 1&apos;b1) when run/stop is reset by software, but the hchalted bit is not</span>
<a name="l02209"></a>02209 <span class="comment">                                                                yet set.</span>
<a name="l02210"></a>02210 <span class="comment">                                                          1&apos;b1: Disables the automatic feature, which takes all ports out of suspend when software</span>
<a name="l02211"></a>02211 <span class="comment">                                                                clears the run/stop bit. This is for backward compatibility.</span>
<a name="l02212"></a>02212 <span class="comment">                                                         This bit has an added functionality in release 2.80a and later. For systems where the host</span>
<a name="l02213"></a>02213 <span class="comment">                                                         is halted without waking up all ports out of suspend, the port can become stuck because</span>
<a name="l02214"></a>02214 <span class="comment">                                                         the PHYCLK is not running when the halt is programmed. To avoid this, the DWC H20AHB host</span>
<a name="l02215"></a>02215 <span class="comment">                                                         core automatically pulls ports out of suspend when the host is halted by software. This bit</span>
<a name="l02216"></a>02216 <span class="comment">                                                         is used to disable this automatic function. */</span>
<a name="l02217"></a>02217     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a33546791933207488f5779e5a7dd11a8">nakrf_dis</a>                    : 1;  <span class="comment">/**&lt; NAK Reload Fix Disable.</span>
<a name="l02218"></a>02218 <span class="comment">                                                         1b0: NAK reload fix enabled.</span>
<a name="l02219"></a>02219 <span class="comment">                                                         1b1: NAK reload fix disabled. (Incorrect NAK reload transition at the end of a microframe</span>
<a name="l02220"></a>02220 <span class="comment">                                                              for backward compatibility with Release 2.40c. For more information see the USB 2.0</span>
<a name="l02221"></a>02221 <span class="comment">                                                              Host-AHB Release Notes. */</span>
<a name="l02222"></a>02222     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#abd9a4f5caefeb46cac74d36b04ac0ddf">reserved_3_3</a>                 : 1;
<a name="l02223"></a>02223     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a8776be9849ba3616252fbeca8bb5e9a1">pesd</a>                         : 1;  <span class="comment">/**&lt; Scales down port enumeration time.</span>
<a name="l02224"></a>02224 <span class="comment">                                                          1&apos;b1: scale down enabled</span>
<a name="l02225"></a>02225 <span class="comment">                                                          1&apos;b0:  scale downd disabled</span>
<a name="l02226"></a>02226 <span class="comment">                                                         This is for simulation only. */</span>
<a name="l02227"></a>02227     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a208fdf7ae58e86505d0712f69fc1d5fd">hcp_fw</a>                       : 1;  <span class="comment">/**&lt; HCCPARAMS Field Writeable.</span>
<a name="l02228"></a>02228 <span class="comment">                                                         1&apos;b1: The HCCPARAMS register&apos;s bits 17, 15:4, and 2:0 become writable.</span>
<a name="l02229"></a>02229 <span class="comment">                                                         1&apos;b0: The HCCPARAMS register&apos;s bits 17, 15:4, and 2:0 are not writable. */</span>
<a name="l02230"></a>02230     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a950e7bc9d6e0c78f65deef5a097d7c49">hcp_rw</a>                       : 1;  <span class="comment">/**&lt; HCCPARAMS Reigster Writeable.</span>
<a name="l02231"></a>02231 <span class="comment">                                                         1&apos;b1: The HCCPARAMS register becomes writable.</span>
<a name="l02232"></a>02232 <span class="comment">                                                         1&apos;b0: The HCCPARAMS register is not writable. */</span>
<a name="l02233"></a>02233 <span class="preprocessor">#else</span>
<a name="l02234"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a950e7bc9d6e0c78f65deef5a097d7c49">02234</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a950e7bc9d6e0c78f65deef5a097d7c49">hcp_rw</a>                       : 1;
<a name="l02235"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a208fdf7ae58e86505d0712f69fc1d5fd">02235</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a208fdf7ae58e86505d0712f69fc1d5fd">hcp_fw</a>                       : 1;
<a name="l02236"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a8776be9849ba3616252fbeca8bb5e9a1">02236</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a8776be9849ba3616252fbeca8bb5e9a1">pesd</a>                         : 1;
<a name="l02237"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#abd9a4f5caefeb46cac74d36b04ac0ddf">02237</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#abd9a4f5caefeb46cac74d36b04ac0ddf">reserved_3_3</a>                 : 1;
<a name="l02238"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a33546791933207488f5779e5a7dd11a8">02238</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a33546791933207488f5779e5a7dd11a8">nakrf_dis</a>                    : 1;
<a name="l02239"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a3f8c37f2592bd4b736e66a2e2fc56529">02239</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#a3f8c37f2592bd4b736e66a2e2fc56529">auto_dis</a>                     : 1;
<a name="l02240"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#ab40aa1dfa7bbf4dfb7df4a3441f3f183">02240</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html#ab40aa1dfa7bbf4dfb7df4a3441f3f183">reserved_6_31</a>                : 26;
<a name="l02241"></a>02241 <span class="preprocessor">#endif</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#aa3d830ff192843c13ea05d0f0bedc0b9">s</a>;
<a name="l02243"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a2931355ecdec71f33f209e44e57e8e1d">02243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a2931355ecdec71f33f209e44e57e8e1d">cn61xx</a>;
<a name="l02244"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#aaae794e79469c586794bce228f85f6a4">02244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#aaae794e79469c586794bce228f85f6a4">cn63xx</a>;
<a name="l02245"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#abea6389065864ec6e39dca791b346600">02245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#abea6389065864ec6e39dca791b346600">cn63xxp1</a>;
<a name="l02246"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a68e87288fce4c0020fa7a2d6b13d373b">02246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a68e87288fce4c0020fa7a2d6b13d373b">cn66xx</a>;
<a name="l02247"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a604f4e1200a7c66fafadc8d294b6eb4b">02247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a604f4e1200a7c66fafadc8d294b6eb4b">cn68xx</a>;
<a name="l02248"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a255bdd53ce95fa88bf659d66618a0913">02248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a255bdd53ce95fa88bf659d66618a0913">cn68xxp1</a>;
<a name="l02249"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a665721074bd462bc6b33ffa93bbc3871">02249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg04_1_1cvmx__uahcx__ehci__insnreg04__s.html">cvmx_uahcx_ehci_insnreg04_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html#a665721074bd462bc6b33ffa93bbc3871">cnf71xx</a>;
<a name="l02250"></a>02250 };
<a name="l02251"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af4ee90b0366265fcba4de82467e67053">02251</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html" title="cvmx_uahc::_ehci_insnreg04">cvmx_uahcx_ehci_insnreg04</a> <a class="code" href="unioncvmx__uahcx__ehci__insnreg04.html" title="cvmx_uahc::_ehci_insnreg04">cvmx_uahcx_ehci_insnreg04_t</a>;
<a name="l02252"></a>02252 <span class="comment"></span>
<a name="l02253"></a>02253 <span class="comment">/**</span>
<a name="l02254"></a>02254 <span class="comment"> * cvmx_uahc#_ehci_insnreg06</span>
<a name="l02255"></a>02255 <span class="comment"> *</span>
<a name="l02256"></a>02256 <span class="comment"> * EHCI_INSNREG06 = EHCI  AHB Error Status Register (Synopsys Speicific)</span>
<a name="l02257"></a>02257 <span class="comment"> * This register contains AHB Error Status.</span>
<a name="l02258"></a>02258 <span class="comment"> */</span>
<a name="l02259"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html">02259</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html" title="cvmx_uahc::_ehci_insnreg06">cvmx_uahcx_ehci_insnreg06</a> {
<a name="l02260"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a73ddc021d9fc40f39d9acbc3a1639cd7">02260</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a73ddc021d9fc40f39d9acbc3a1639cd7">u32</a>;
<a name="l02261"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">02261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a> {
<a name="l02262"></a>02262 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#acc8d90d1c23c9171398c1dfe398fcb70">vld</a>                          : 1;  <span class="comment">/**&lt; AHB Error Captured. Indicator that an AHB error was encountered and values were captured.</span>
<a name="l02264"></a>02264 <span class="comment">                                                         To clear this field the application must write a 0 to it. */</span>
<a name="l02265"></a>02265     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#a10fbc7d380bda9c7a8df049219d13d05">reserved_0_30</a>                : 31;
<a name="l02266"></a>02266 <span class="preprocessor">#else</span>
<a name="l02267"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#a10fbc7d380bda9c7a8df049219d13d05">02267</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#a10fbc7d380bda9c7a8df049219d13d05">reserved_0_30</a>                : 31;
<a name="l02268"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#acc8d90d1c23c9171398c1dfe398fcb70">02268</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html#acc8d90d1c23c9171398c1dfe398fcb70">vld</a>                          : 1;
<a name="l02269"></a>02269 <span class="preprocessor">#endif</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a40966af14b1794ad2e4710a7ece70112">s</a>;
<a name="l02271"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a7428ce8482a32f3bfbac60a011dbd382">02271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a7428ce8482a32f3bfbac60a011dbd382">cn61xx</a>;
<a name="l02272"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a4566141ffa1f6fb1d3ef1c1186f77ace">02272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a4566141ffa1f6fb1d3ef1c1186f77ace">cn63xx</a>;
<a name="l02273"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a0176d9f39fbfb1af11879dc19a041ae8">02273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a0176d9f39fbfb1af11879dc19a041ae8">cn63xxp1</a>;
<a name="l02274"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#ad0c95d33fc33dd24e7271a307267580f">02274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#ad0c95d33fc33dd24e7271a307267580f">cn66xx</a>;
<a name="l02275"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a99f96cb1b0bb5e796b1b31d4718f70da">02275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a99f96cb1b0bb5e796b1b31d4718f70da">cn68xx</a>;
<a name="l02276"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a0ee2e7adffa54896d2ba9b0a8d3798ff">02276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a0ee2e7adffa54896d2ba9b0a8d3798ff">cn68xxp1</a>;
<a name="l02277"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a2b6bbc7f74c5bac82b6efcd554608403">02277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg06_1_1cvmx__uahcx__ehci__insnreg06__s.html">cvmx_uahcx_ehci_insnreg06_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html#a2b6bbc7f74c5bac82b6efcd554608403">cnf71xx</a>;
<a name="l02278"></a>02278 };
<a name="l02279"></a><a class="code" href="cvmx-uahcx-defs_8h.html#afd63e2385d4fe8f0ce4fdac0415b1173">02279</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html" title="cvmx_uahc::_ehci_insnreg06">cvmx_uahcx_ehci_insnreg06</a> <a class="code" href="unioncvmx__uahcx__ehci__insnreg06.html" title="cvmx_uahc::_ehci_insnreg06">cvmx_uahcx_ehci_insnreg06_t</a>;
<a name="l02280"></a>02280 <span class="comment"></span>
<a name="l02281"></a>02281 <span class="comment">/**</span>
<a name="l02282"></a>02282 <span class="comment"> * cvmx_uahc#_ehci_insnreg07</span>
<a name="l02283"></a>02283 <span class="comment"> *</span>
<a name="l02284"></a>02284 <span class="comment"> * EHCI_INSNREG07 = EHCI  AHB Error Address Register (Synopsys Speicific)</span>
<a name="l02285"></a>02285 <span class="comment"> * This register contains AHB Error Status.</span>
<a name="l02286"></a>02286 <span class="comment"> */</span>
<a name="l02287"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html">02287</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html" title="cvmx_uahc::_ehci_insnreg07">cvmx_uahcx_ehci_insnreg07</a> {
<a name="l02288"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a74faf368dc19cece96a4984633467fc3">02288</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a74faf368dc19cece96a4984633467fc3">u32</a>;
<a name="l02289"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">02289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a> {
<a name="l02290"></a>02290 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02291"></a>02291 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html#a573d02a63db17ad269bdd0b9c5dd73eb">err_addr</a>                     : 32; <span class="comment">/**&lt; AHB Master Error Address. AHB address of the control phase at which the AHB error occurred */</span>
<a name="l02292"></a>02292 <span class="preprocessor">#else</span>
<a name="l02293"></a><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html#a573d02a63db17ad269bdd0b9c5dd73eb">02293</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html#a573d02a63db17ad269bdd0b9c5dd73eb">err_addr</a>                     : 32;
<a name="l02294"></a>02294 <span class="preprocessor">#endif</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#ad0aff01b36c8ffcafa7be3f92e49e246">s</a>;
<a name="l02296"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a14c4eb2f9df6e3947121605b64165041">02296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a14c4eb2f9df6e3947121605b64165041">cn61xx</a>;
<a name="l02297"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a52c34fbe16461745577aa39488e91bad">02297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a52c34fbe16461745577aa39488e91bad">cn63xx</a>;
<a name="l02298"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a1923a65676352cd596580e8673bebb90">02298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a1923a65676352cd596580e8673bebb90">cn63xxp1</a>;
<a name="l02299"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#ad313a3e54ef5ac35420a40080eeb56dc">02299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#ad313a3e54ef5ac35420a40080eeb56dc">cn66xx</a>;
<a name="l02300"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a3b849f2aa3ee1c0b71b9969c17d007f7">02300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#a3b849f2aa3ee1c0b71b9969c17d007f7">cn68xx</a>;
<a name="l02301"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#aa61025747dbab4718ece304693efdb78">02301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#aa61025747dbab4718ece304693efdb78">cn68xxp1</a>;
<a name="l02302"></a><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#ae8c91af5c4262e45f91e105ff6d3469a">02302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__insnreg07_1_1cvmx__uahcx__ehci__insnreg07__s.html">cvmx_uahcx_ehci_insnreg07_s</a>    <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html#ae8c91af5c4262e45f91e105ff6d3469a">cnf71xx</a>;
<a name="l02303"></a>02303 };
<a name="l02304"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1020f7decf3129ebe1352ba65d5fd8c9">02304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html" title="cvmx_uahc::_ehci_insnreg07">cvmx_uahcx_ehci_insnreg07</a> <a class="code" href="unioncvmx__uahcx__ehci__insnreg07.html" title="cvmx_uahc::_ehci_insnreg07">cvmx_uahcx_ehci_insnreg07_t</a>;
<a name="l02305"></a>02305 <span class="comment"></span>
<a name="l02306"></a>02306 <span class="comment">/**</span>
<a name="l02307"></a>02307 <span class="comment"> * cvmx_uahc#_ehci_periodiclistbase</span>
<a name="l02308"></a>02308 <span class="comment"> *</span>
<a name="l02309"></a>02309 <span class="comment"> * PERIODICLISTBASE = Periodic Frame List Base Address Register</span>
<a name="l02310"></a>02310 <span class="comment"> *</span>
<a name="l02311"></a>02311 <span class="comment"> * This 32-bit register contains the beginning address of the Periodic Frame List in the system memory. If the</span>
<a name="l02312"></a>02312 <span class="comment"> * host controller is in 64-bit mode (as indicated by a one in the 64-bit Addressing Capability field in the</span>
<a name="l02313"></a>02313 <span class="comment"> * HCCSPARAMS register), then the most significant 32 bits of every control data structure address comes</span>
<a name="l02314"></a>02314 <span class="comment"> * from the CTRLDSSEGMENT register (see Section 2.3.5). System software loads this register prior to</span>
<a name="l02315"></a>02315 <span class="comment"> * starting the schedule execution by the Host Controller (see 4.1). The memory structure referenced by this</span>
<a name="l02316"></a>02316 <span class="comment"> * physical memory pointer is assumed to be 4-Kbyte aligned. The contents of this register are combined with</span>
<a name="l02317"></a>02317 <span class="comment"> * the Frame Index Register (FRINDEX) to enable the Host Controller to step through the Periodic Frame List</span>
<a name="l02318"></a>02318 <span class="comment"> * in sequence.</span>
<a name="l02319"></a>02319 <span class="comment"> */</span>
<a name="l02320"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html">02320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html" title="cvmx_uahc::_ehci_periodiclistbase">cvmx_uahcx_ehci_periodiclistbase</a> {
<a name="l02321"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#acc410301c067fb9421d59dc79e7a2200">02321</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#acc410301c067fb9421d59dc79e7a2200">u32</a>;
<a name="l02322"></a><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">02322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> {
<a name="l02323"></a>02323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#a8952fd64ba7084c629e472bc1adc2a91">baddr</a>                        : 20; <span class="comment">/**&lt; Base Address (Low). These bits correspond to memory address signals [31:12],respectively. */</span>
<a name="l02325"></a>02325     uint32_t <a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#aaea5e6925562796061a0bcdbf4c365b0">reserved_0_11</a>                : 12;
<a name="l02326"></a>02326 <span class="preprocessor">#else</span>
<a name="l02327"></a><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#aaea5e6925562796061a0bcdbf4c365b0">02327</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#aaea5e6925562796061a0bcdbf4c365b0">reserved_0_11</a>                : 12;
<a name="l02328"></a><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#a8952fd64ba7084c629e472bc1adc2a91">02328</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html#a8952fd64ba7084c629e472bc1adc2a91">baddr</a>                        : 20;
<a name="l02329"></a>02329 <span class="preprocessor">#endif</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#ab32cf3121c223c56b963dfe5ad5ef5d5">s</a>;
<a name="l02331"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#af98c2725341dff9e46a8a6bf06b0b2ed">02331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#af98c2725341dff9e46a8a6bf06b0b2ed">cn61xx</a>;
<a name="l02332"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#af0ef54ec5f39efbb2cdd0bc5dae19dd2">02332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#af0ef54ec5f39efbb2cdd0bc5dae19dd2">cn63xx</a>;
<a name="l02333"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a1cb193858fa7034ae6af8e21abdc5081">02333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a1cb193858fa7034ae6af8e21abdc5081">cn63xxp1</a>;
<a name="l02334"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a3532a7a4d0a1177846558e26b48c95d1">02334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a3532a7a4d0a1177846558e26b48c95d1">cn66xx</a>;
<a name="l02335"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a81d6c20e75788c2048c483b84b4b0937">02335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a81d6c20e75788c2048c483b84b4b0937">cn68xx</a>;
<a name="l02336"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a2e192223db9ace2a5f47d8eb5c5c75b6">02336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a2e192223db9ace2a5f47d8eb5c5c75b6">cn68xxp1</a>;
<a name="l02337"></a><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a62d592a112cd08d217142dc536a13365">02337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__periodiclistbase_1_1cvmx__uahcx__ehci__periodiclistbase__s.html">cvmx_uahcx_ehci_periodiclistbase_s</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html#a62d592a112cd08d217142dc536a13365">cnf71xx</a>;
<a name="l02338"></a>02338 };
<a name="l02339"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aae13e8e61777639c2a0c0e3c76d08f67">02339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html" title="cvmx_uahc::_ehci_periodiclistbase">cvmx_uahcx_ehci_periodiclistbase</a> <a class="code" href="unioncvmx__uahcx__ehci__periodiclistbase.html" title="cvmx_uahc::_ehci_periodiclistbase">cvmx_uahcx_ehci_periodiclistbase_t</a>;
<a name="l02340"></a>02340 <span class="comment"></span>
<a name="l02341"></a>02341 <span class="comment">/**</span>
<a name="l02342"></a>02342 <span class="comment"> * cvmx_uahc#_ehci_portsc#</span>
<a name="l02343"></a>02343 <span class="comment"> *</span>
<a name="l02344"></a>02344 <span class="comment"> * PORTSCX = Port X Status and Control Register</span>
<a name="l02345"></a>02345 <span class="comment"> * Default: 00002000h (w/PPC set to one); 00003000h (w/PPC set to a zero)</span>
<a name="l02346"></a>02346 <span class="comment"> */</span>
<a name="l02347"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html">02347</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__portscx.html" title="cvmx_uahc::_ehci_portsc#">cvmx_uahcx_ehci_portscx</a> {
<a name="l02348"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#ac7eaacb825b258a408fa8b862fceec95">02348</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#ac7eaacb825b258a408fa8b862fceec95">u32</a>;
<a name="l02349"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">02349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a> {
<a name="l02350"></a>02350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac453b184131873c62d9419d0e4872d39">reserved_23_31</a>               : 9;
<a name="l02352"></a>02352     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a95c7f5662ee131515117da2ec100ffea">wkoc_e</a>                       : 1;  <span class="comment">/**&lt; Wake on Over-current Enable.Writing this bit to a</span>
<a name="l02353"></a>02353 <span class="comment">                                                         one enables the port to be sensitive to over-current conditions as wake-up events.</span>
<a name="l02354"></a>02354 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02355"></a>02355     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aeb2d808fe25ecf4dc402e1b8816ad9b6">wkdscnnt_e</a>                   : 1;  <span class="comment">/**&lt; Wake on Disconnect Enable. Writing this bit to a one enables the port to be</span>
<a name="l02356"></a>02356 <span class="comment">                                                         sensitive to device disconnects as wake-up events.</span>
<a name="l02357"></a>02357 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02358"></a>02358     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63eee6a17af502c34b25d38ae50908c6">wkcnnt_e</a>                     : 1;  <span class="comment">/**&lt; Wake on Connect Enable. Writing this bit to a one enables the port to be</span>
<a name="l02359"></a>02359 <span class="comment">                                                         sensitive to device connects as wake-up events.</span>
<a name="l02360"></a>02360 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02361"></a>02361     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a34251f92d8675425e9a5c19eb08e1965">ptc</a>                          : 4;  <span class="comment">/**&lt; Port Test Control. When this field is zero, the port is NOT</span>
<a name="l02362"></a>02362 <span class="comment">                                                         operating in a test mode. A non-zero value indicates that it is operating</span>
<a name="l02363"></a>02363 <span class="comment">                                                         in test mode and the specific test mode is indicated by the specific value.</span>
<a name="l02364"></a>02364 <span class="comment">                                                         The encoding of the test mode bits are (0110b - 1111b are reserved):</span>
<a name="l02365"></a>02365 <span class="comment">                                                         Bits Test Mode</span>
<a name="l02366"></a>02366 <span class="comment">                                                          0000b Test mode not enabled</span>
<a name="l02367"></a>02367 <span class="comment">                                                          0001b Test J_STATE</span>
<a name="l02368"></a>02368 <span class="comment">                                                          0010b Test K_STATE</span>
<a name="l02369"></a>02369 <span class="comment">                                                          0011b Test SE0_NAK</span>
<a name="l02370"></a>02370 <span class="comment">                                                          0100b Test Packet</span>
<a name="l02371"></a>02371 <span class="comment">                                                          0101b Test FORCE_ENABLE */</span>
<a name="l02372"></a>02372     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f551b96bc3b72cb0c61864fc140ad18">pic</a>                          : 2;  <span class="comment">/**&lt; Port Indicator Control. Writing to these bits has no effect if the</span>
<a name="l02373"></a>02373 <span class="comment">                                                         P_INDICATOR bit in the HCSPARAMS register is a zero. If P_INDICATOR bit is a one,</span>
<a name="l02374"></a>02374 <span class="comment">                                                         then the bit encodings are:</span>
<a name="l02375"></a>02375 <span class="comment">                                                         Bit Value Meaning</span>
<a name="l02376"></a>02376 <span class="comment">                                                          00b Port indicators are off</span>
<a name="l02377"></a>02377 <span class="comment">                                                          01b Amber</span>
<a name="l02378"></a>02378 <span class="comment">                                                          10b Green</span>
<a name="l02379"></a>02379 <span class="comment">                                                          11b Undefined</span>
<a name="l02380"></a>02380 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02381"></a>02381     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a5518946395a62ba05f45443b9b1f8d51">po</a>                           : 1;  <span class="comment">/**&lt; Port Owner.This bit unconditionally goes to a 0b when the</span>
<a name="l02382"></a>02382 <span class="comment">                                                         Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit</span>
<a name="l02383"></a>02383 <span class="comment">                                                         unconditionally goes to 1b whenever the Configured bit is zero.</span>
<a name="l02384"></a>02384 <span class="comment">                                                         System software uses this field to release ownership of the port to a selected host</span>
<a name="l02385"></a>02385 <span class="comment">                                                         controller (in the event that the attached device is not a high-speed device). Software</span>
<a name="l02386"></a>02386 <span class="comment">                                                         writes a one to this bit when the attached device is not a high-speed device. A one in</span>
<a name="l02387"></a>02387 <span class="comment">                                                         this bit means that a companion host controller owns and controls the port. */</span>
<a name="l02388"></a>02388     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f83a8959fb0deccbda295db764724cd">pp</a>                           : 1;  <span class="comment">/**&lt; Port Power. The function of this bit depends on the value of the Port</span>
<a name="l02389"></a>02389 <span class="comment">                                                         Power Control (PPC) field in the HCSPARAMS register. The behavior is as follows:</span>
<a name="l02390"></a>02390 <span class="comment">                                                         PPC PP    Operation</span>
<a name="l02391"></a>02391 <span class="comment">                                                          0b 1b    RO  - Host controller does not have port power control switches.</span>
<a name="l02392"></a>02392 <span class="comment">                                                                         Each port is hard-wired to power.</span>
<a name="l02393"></a>02393 <span class="comment">                                                          1b 1b/0b R/W - Host controller has port power control switches. This bit</span>
<a name="l02394"></a>02394 <span class="comment">                                                                         represents the current setting of the switch (0 = off, 1 = on). When</span>
<a name="l02395"></a>02395 <span class="comment">                                                                         power is not available on a port (i.e. PP equals a 0), the port is</span>
<a name="l02396"></a>02396 <span class="comment">                                                                         nonfunctional  and will not report attaches, detaches, etc.</span>
<a name="l02397"></a>02397 <span class="comment">                                                         When an over-current condition is detected on a powered port and PPC is a one, the PP</span>
<a name="l02398"></a>02398 <span class="comment">                                                         bit in each affected port may be transitioned by the host controller from a 1 to 0</span>
<a name="l02399"></a>02399 <span class="comment">                                                         (removing power from the port). */</span>
<a name="l02400"></a>02400     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a641dbbf4514e9ecf3b30b80c41728600">lsts</a>                         : 2;  <span class="comment">/**&lt; Line Status.These bits reflect the current logical levels of the D+ (bit 11) and D(bit 10)</span>
<a name="l02401"></a>02401 <span class="comment">                                                          signal lines. These bits are used for detection of low-speed USB devices prior to</span>
<a name="l02402"></a>02402 <span class="comment">                                                          the port reset and enable sequence. This field is valid only when the port enable bit is</span>
<a name="l02403"></a>02403 <span class="comment">                                                          zero and the current connect status bit is set to a one.</span>
<a name="l02404"></a>02404 <span class="comment">                                                          The encoding of the bits are:</span>
<a name="l02405"></a>02405 <span class="comment">                                                           Bits[11:10] USB State   Interpretation</span>
<a name="l02406"></a>02406 <span class="comment">                                                           00b         SE0         Not Low-speed device, perform EHCI reset</span>
<a name="l02407"></a>02407 <span class="comment">                                                           10b         J-state     Not Low-speed device, perform EHCI reset</span>
<a name="l02408"></a>02408 <span class="comment">                                                           01b         K-state     Low-speed device, release ownership of port</span>
<a name="l02409"></a>02409 <span class="comment">                                                           11b         Undefined   Not Low-speed device, perform EHCI reset.</span>
<a name="l02410"></a>02410 <span class="comment">                                                         This value of this field is undefined if Port Power is zero. */</span>
<a name="l02411"></a>02411     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a2a2d5fcee6145ac6b42ca2bfa81bfd29">reserved_9_9</a>                 : 1;
<a name="l02412"></a>02412     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a232f8f1bddf01049c295f59dbf0396a3">prst</a>                         : 1;  <span class="comment">/**&lt; Port Reset.1=Port is in Reset. 0=Port is not in Reset. Default = 0. When</span>
<a name="l02413"></a>02413 <span class="comment">                                                         software writes a one to this bit (from a zero), the bus reset sequence as defined in the</span>
<a name="l02414"></a>02414 <span class="comment">                                                         USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate</span>
<a name="l02415"></a>02415 <span class="comment">                                                         the bus reset sequence. Software must keep this bit at a one long enough to ensure the</span>
<a name="l02416"></a>02416 <span class="comment">                                                         reset sequence, as specified in the USB Specification Revision 2.0, completes. Note:</span>
<a name="l02417"></a>02417 <span class="comment">                                                         when software writes this bit to a one, it must also write a zero to the Port Enable bit.</span>
<a name="l02418"></a>02418 <span class="comment">                                                         Note that when software writes a zero to this bit there may be a delay before the bit</span>
<a name="l02419"></a>02419 <span class="comment">                                                         status changes to a zero. The bit status will not read as a zero until after the reset has</span>
<a name="l02420"></a>02420 <span class="comment">                                                         completed. If the port is in high-speed mode after reset is complete, the host controller</span>
<a name="l02421"></a>02421 <span class="comment">                                                         will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller</span>
<a name="l02422"></a>02422 <span class="comment">                                                         must terminate the reset and stabilize the state of the port within 2 milliseconds of</span>
<a name="l02423"></a>02423 <span class="comment">                                                         software transitioning this bit from a one to a zero. For example: if the port detects that</span>
<a name="l02424"></a>02424 <span class="comment">                                                         the attached device is high-speed during reset, then the host controller must have the</span>
<a name="l02425"></a>02425 <span class="comment">                                                         port in the enabled state within 2ms of software writing this bit to a zero.</span>
<a name="l02426"></a>02426 <span class="comment">                                                         The HCHalted bit in the USBSTS register should be a zero before software attempts to</span>
<a name="l02427"></a>02427 <span class="comment">                                                         use this bit. The host controller may hold Port Reset asserted to a one when the</span>
<a name="l02428"></a>02428 <span class="comment">                                                         HCHalted bit is a one.</span>
<a name="l02429"></a>02429 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02430"></a>02430     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa3d3c365c8d6d7444f504525149dde58">spd</a>                          : 1;  <span class="comment">/**&lt; Suspend. 1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port</span>
<a name="l02431"></a>02431 <span class="comment">                                                         Enabled Bit and Suspend bit of this register define the port states as follows:</span>
<a name="l02432"></a>02432 <span class="comment">                                                         Bits [Port Enabled, Suspend]     Port State</span>
<a name="l02433"></a>02433 <span class="comment">                                                                      0X                  Disable</span>
<a name="l02434"></a>02434 <span class="comment">                                                                      10                  Enable</span>
<a name="l02435"></a>02435 <span class="comment">                                                                      11                  Suspend</span>
<a name="l02436"></a>02436 <span class="comment">                                                         When in suspend state, downstream propagation of data is blocked on this port, except</span>
<a name="l02437"></a>02437 <span class="comment">                                                         for port reset. The blocking occurs at the end of the current transaction, if a transaction</span>
<a name="l02438"></a>02438 <span class="comment">                                                         was in progress when this bit was written to 1. In the suspend state, the port is sensitive</span>
<a name="l02439"></a>02439 <span class="comment">                                                         to resume detection. Note that the bit status does not change until the port is</span>
<a name="l02440"></a>02440 <span class="comment">                                                         suspended and that there may be a delay in suspending a port if there is a transaction</span>
<a name="l02441"></a>02441 <span class="comment">                                                         currently in progress on the USB.</span>
<a name="l02442"></a>02442 <span class="comment">                                                         A write of zero to this bit is ignored by the host controller. The host controller will</span>
<a name="l02443"></a>02443 <span class="comment">                                                         unconditionally set this bit to a zero when:</span>
<a name="l02444"></a>02444 <span class="comment">                                                         . Software sets the Force Port Resume bit to a zero (from a one).</span>
<a name="l02445"></a>02445 <span class="comment">                                                         . Software sets the Port Reset bit to a one (from a zero).</span>
<a name="l02446"></a>02446 <span class="comment">                                                         If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is</span>
<a name="l02447"></a>02447 <span class="comment">                                                         a zero) the results are undefined.</span>
<a name="l02448"></a>02448 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02449"></a>02449     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac39a0621943e5dd0cb801558cea223be">fpr</a>                          : 1;  <span class="comment">/**&lt; Force Port Resume.</span>
<a name="l02450"></a>02450 <span class="comment">                                                         1= Resume detected/driven on port. 0=No resume (Kstate)</span>
<a name="l02451"></a>02451 <span class="comment">                                                         detected/driven on port. Default = 0. This functionality defined for manipulating</span>
<a name="l02452"></a>02452 <span class="comment">                                                         this bit depends on the value of the Suspend bit. For example, if the port is not</span>
<a name="l02453"></a>02453 <span class="comment">                                                         suspended (Suspend and Enabled bits are a one) and software transitions this bit to a</span>
<a name="l02454"></a>02454 <span class="comment">                                                         one, then the effects on the bus are undefined.</span>
<a name="l02455"></a>02455 <span class="comment">                                                         Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to</span>
<a name="l02456"></a>02456 <span class="comment">                                                         a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit</span>
<a name="l02457"></a>02457 <span class="comment">                                                         transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in</span>
<a name="l02458"></a>02458 <span class="comment">                                                         the USBSTS register is also set to a one. If software sets this bit to a one, the host</span>
<a name="l02459"></a>02459 <span class="comment">                                                         controller must not set the Port Change Detect bit.</span>
<a name="l02460"></a>02460 <span class="comment">                                                         Note that when the EHCI controller owns the port, the resume sequence follows the</span>
<a name="l02461"></a>02461 <span class="comment">                                                         defined sequence documented in the USB Specification Revision 2.0. The resume</span>
<a name="l02462"></a>02462 <span class="comment">                                                         signaling (Full-speed &apos;K&apos;) is driven on the port as long as this bit remains a one. Software</span>
<a name="l02463"></a>02463 <span class="comment">                                                         must appropriately time the Resume and set this bit to a zero when the appropriate</span>
<a name="l02464"></a>02464 <span class="comment">                                                         amount of time has elapsed. Writing a zero (from one) causes the port to return to high-</span>
<a name="l02465"></a>02465 <span class="comment">                                                         speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a</span>
<a name="l02466"></a>02466 <span class="comment">                                                         one until the port has switched to the high-speed idle. The host controller must complete</span>
<a name="l02467"></a>02467 <span class="comment">                                                         this transition within 2 milliseconds of software setting this bit to a zero.</span>
<a name="l02468"></a>02468 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02469"></a>02469     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a6e89993c710d8a42f1f03eb37cc68287">occ</a>                          : 1;  <span class="comment">/**&lt; Over-current Change. 1=This bit gets set to a one when there is a change to Over-current Active.</span>
<a name="l02470"></a>02470 <span class="comment">                                                         Software clears this bit by writing a one to this bit position. */</span>
<a name="l02471"></a>02471     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a7254f1d3ebf6def608b38fb8be51096a">oca</a>                          : 1;  <span class="comment">/**&lt; Over-current Active. 1=This port currently has an over-current condition. 0=This port does not</span>
<a name="l02472"></a>02472 <span class="comment">                                                         have an over-current condition. This bit will automatically transition from a one to a zero when</span>
<a name="l02473"></a>02473 <span class="comment">                                                         the over current condition is removed. */</span>
<a name="l02474"></a>02474     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a78732ed339e3bdebcd9bb31d63708a61">pedc</a>                         : 1;  <span class="comment">/**&lt; Port Enable/Disable Change. 1=Port enabled/disabled status has changed.</span>
<a name="l02475"></a>02475 <span class="comment">                                                         0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is</span>
<a name="l02476"></a>02476 <span class="comment">                                                               disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of</span>
<a name="l02477"></a>02477 <span class="comment">                                                         the USB Specification for the definition of a Port Error). Software clears this bit by writing</span>
<a name="l02478"></a>02478 <span class="comment">                                                         a 1 to it.</span>
<a name="l02479"></a>02479 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02480"></a>02480     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63aa89af338bf3e3a43b8f0b032fd312">ped</a>                          : 1;  <span class="comment">/**&lt; Port Enabled/Disabled. 1=Enable. 0=Disable. Ports can only be</span>
<a name="l02481"></a>02481 <span class="comment">                                                         enabled by the host controller as a part of the reset and enable. Software cannot enable</span>
<a name="l02482"></a>02482 <span class="comment">                                                         a port by writing a one to this field. The host controller will only set this bit to a one when</span>
<a name="l02483"></a>02483 <span class="comment">                                                         the reset sequence determines that the attached device is a high-speed device.</span>
<a name="l02484"></a>02484 <span class="comment">                                                         Ports can be disabled by either a fault condition (disconnect event or other fault</span>
<a name="l02485"></a>02485 <span class="comment">                                                         condition) or by host software. Note that the bit status does not change until the port</span>
<a name="l02486"></a>02486 <span class="comment">                                                         state actually changes. There may be a delay in disabling or enabling a port due to other</span>
<a name="l02487"></a>02487 <span class="comment">                                                         host controller and bus events. See Section 4.2 for full details on port reset and enable.</span>
<a name="l02488"></a>02488 <span class="comment">                                                         When the port is disabled (0b) downstream propagation of data is blocked on this port,</span>
<a name="l02489"></a>02489 <span class="comment">                                                         except for reset.</span>
<a name="l02490"></a>02490 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02491"></a>02491     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ada27e316755286c8e778ecf8c37d7661">csc</a>                          : 1;  <span class="comment">/**&lt; Connect Status Change. 1=Change in Current Connect Status. 0=No change. Indicates a change</span>
<a name="l02492"></a>02492 <span class="comment">                                                         has occurred in the port&apos;s Current Connect Status. The host controller sets this bit for all</span>
<a name="l02493"></a>02493 <span class="comment">                                                         changes to the port device connect status, even if system software has not cleared an existing</span>
<a name="l02494"></a>02494 <span class="comment">                                                         connect status change. For example, the insertion status changes twice before system software</span>
<a name="l02495"></a>02495 <span class="comment">                                                         has cleared the changed condition, hub hardware will be setting an already-set bit</span>
<a name="l02496"></a>02496 <span class="comment">                                                         (i.e., the bit will remain set). Software sets this bit to 0 by writing a 1 to it.</span>
<a name="l02497"></a>02497 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02498"></a>02498     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa019793dfbe9b086faf22be9d02d0005">ccs</a>                          : 1;  <span class="comment">/**&lt; Current Connect Status. 1=Device is present on port. 0=No device is present.</span>
<a name="l02499"></a>02499 <span class="comment">                                                         This value reflects the current state of the port, and may not correspond</span>
<a name="l02500"></a>02500 <span class="comment">                                                         directly to the event that caused the Connect Status Change bit (Bit 1) to be set.</span>
<a name="l02501"></a>02501 <span class="comment">                                                         This field is zero if Port Power is zero. */</span>
<a name="l02502"></a>02502 <span class="preprocessor">#else</span>
<a name="l02503"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa019793dfbe9b086faf22be9d02d0005">02503</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa019793dfbe9b086faf22be9d02d0005">ccs</a>                          : 1;
<a name="l02504"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ada27e316755286c8e778ecf8c37d7661">02504</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ada27e316755286c8e778ecf8c37d7661">csc</a>                          : 1;
<a name="l02505"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63aa89af338bf3e3a43b8f0b032fd312">02505</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63aa89af338bf3e3a43b8f0b032fd312">ped</a>                          : 1;
<a name="l02506"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a78732ed339e3bdebcd9bb31d63708a61">02506</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a78732ed339e3bdebcd9bb31d63708a61">pedc</a>                         : 1;
<a name="l02507"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a7254f1d3ebf6def608b38fb8be51096a">02507</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a7254f1d3ebf6def608b38fb8be51096a">oca</a>                          : 1;
<a name="l02508"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a6e89993c710d8a42f1f03eb37cc68287">02508</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a6e89993c710d8a42f1f03eb37cc68287">occ</a>                          : 1;
<a name="l02509"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac39a0621943e5dd0cb801558cea223be">02509</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac39a0621943e5dd0cb801558cea223be">fpr</a>                          : 1;
<a name="l02510"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa3d3c365c8d6d7444f504525149dde58">02510</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aa3d3c365c8d6d7444f504525149dde58">spd</a>                          : 1;
<a name="l02511"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a232f8f1bddf01049c295f59dbf0396a3">02511</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a232f8f1bddf01049c295f59dbf0396a3">prst</a>                         : 1;
<a name="l02512"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a2a2d5fcee6145ac6b42ca2bfa81bfd29">02512</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a2a2d5fcee6145ac6b42ca2bfa81bfd29">reserved_9_9</a>                 : 1;
<a name="l02513"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a641dbbf4514e9ecf3b30b80c41728600">02513</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a641dbbf4514e9ecf3b30b80c41728600">lsts</a>                         : 2;
<a name="l02514"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f83a8959fb0deccbda295db764724cd">02514</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f83a8959fb0deccbda295db764724cd">pp</a>                           : 1;
<a name="l02515"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a5518946395a62ba05f45443b9b1f8d51">02515</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a5518946395a62ba05f45443b9b1f8d51">po</a>                           : 1;
<a name="l02516"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f551b96bc3b72cb0c61864fc140ad18">02516</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a8f551b96bc3b72cb0c61864fc140ad18">pic</a>                          : 2;
<a name="l02517"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a34251f92d8675425e9a5c19eb08e1965">02517</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a34251f92d8675425e9a5c19eb08e1965">ptc</a>                          : 4;
<a name="l02518"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63eee6a17af502c34b25d38ae50908c6">02518</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a63eee6a17af502c34b25d38ae50908c6">wkcnnt_e</a>                     : 1;
<a name="l02519"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aeb2d808fe25ecf4dc402e1b8816ad9b6">02519</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#aeb2d808fe25ecf4dc402e1b8816ad9b6">wkdscnnt_e</a>                   : 1;
<a name="l02520"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a95c7f5662ee131515117da2ec100ffea">02520</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#a95c7f5662ee131515117da2ec100ffea">wkoc_e</a>                       : 1;
<a name="l02521"></a><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac453b184131873c62d9419d0e4872d39">02521</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html#ac453b184131873c62d9419d0e4872d39">reserved_23_31</a>               : 9;
<a name="l02522"></a>02522 <span class="preprocessor">#endif</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a1fc1d1bbcdb41268501119b60d401abc">s</a>;
<a name="l02524"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a8ffcf9b087666db9c9b82b90a0afc0eb">02524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a8ffcf9b087666db9c9b82b90a0afc0eb">cn61xx</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a3512a8e05d4621f2504a90e0713a9365">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a3512a8e05d4621f2504a90e0713a9365">cn63xx</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#abb3d4fdf75cb6d973c997429306c0d9e">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#abb3d4fdf75cb6d973c997429306c0d9e">cn63xxp1</a>;
<a name="l02527"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#adb814fc69d59df8309d604a21a9fa2f3">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#adb814fc69d59df8309d604a21a9fa2f3">cn66xx</a>;
<a name="l02528"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a09c56e75d94be6eb104627c2d80a8f81">02528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a09c56e75d94be6eb104627c2d80a8f81">cn68xx</a>;
<a name="l02529"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#aa2442c376a53515e0bcfde969f7ad9be">02529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#aa2442c376a53515e0bcfde969f7ad9be">cn68xxp1</a>;
<a name="l02530"></a><a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a4ee358b0763e1a9e6348ebc2fbbacfd5">02530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__portscx_1_1cvmx__uahcx__ehci__portscx__s.html">cvmx_uahcx_ehci_portscx_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__portscx.html#a4ee358b0763e1a9e6348ebc2fbbacfd5">cnf71xx</a>;
<a name="l02531"></a>02531 };
<a name="l02532"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a192540159600db1bdd9732db70ac5caa">02532</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__portscx.html" title="cvmx_uahc::_ehci_portsc#">cvmx_uahcx_ehci_portscx</a> <a class="code" href="unioncvmx__uahcx__ehci__portscx.html" title="cvmx_uahc::_ehci_portsc#">cvmx_uahcx_ehci_portscx_t</a>;
<a name="l02533"></a>02533 <span class="comment"></span>
<a name="l02534"></a>02534 <span class="comment">/**</span>
<a name="l02535"></a>02535 <span class="comment"> * cvmx_uahc#_ehci_usbcmd</span>
<a name="l02536"></a>02536 <span class="comment"> *</span>
<a name="l02537"></a>02537 <span class="comment"> * USBCMD = USB Command Register</span>
<a name="l02538"></a>02538 <span class="comment"> * The Command Register indicates the command to be executed by the serial bus host controller. Writing to the register causes a command to be executed.</span>
<a name="l02539"></a>02539 <span class="comment"> */</span>
<a name="l02540"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html">02540</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html" title="cvmx_uahc::_ehci_usbcmd">cvmx_uahcx_ehci_usbcmd</a> {
<a name="l02541"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a3f9704deee4dd29827b583636927cf7d">02541</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a3f9704deee4dd29827b583636927cf7d">u32</a>;
<a name="l02542"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">02542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a> {
<a name="l02543"></a>02543 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02544"></a>02544 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af6a8137f6cb04f243c7a2ad54d189b1e">reserved_24_31</a>               : 8;
<a name="l02545"></a>02545     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#afd4baf24088db463bb1089ca3ef80089">itc</a>                          : 8;  <span class="comment">/**&lt; Interrupt Threshold Control. This field is used by system software</span>
<a name="l02546"></a>02546 <span class="comment">                                                         to select the maximum rate at which the host controller will issue interrupts. The only</span>
<a name="l02547"></a>02547 <span class="comment">                                                         valid values are defined below. If software writes an invalid value to this register, the</span>
<a name="l02548"></a>02548 <span class="comment">                                                         results are undefined. Value Maximum Interrupt Interval</span>
<a name="l02549"></a>02549 <span class="comment">                                                           00h Reserved</span>
<a name="l02550"></a>02550 <span class="comment">                                                           01h 1 micro-frame</span>
<a name="l02551"></a>02551 <span class="comment">                                                           02h 2 micro-frames</span>
<a name="l02552"></a>02552 <span class="comment">                                                           04h 4 micro-frames</span>
<a name="l02553"></a>02553 <span class="comment">                                                           08h 8 micro-frames (default, equates to 1 ms)</span>
<a name="l02554"></a>02554 <span class="comment">                                                           10h 16 micro-frames (2 ms)</span>
<a name="l02555"></a>02555 <span class="comment">                                                           20h 32 micro-frames (4 ms)</span>
<a name="l02556"></a>02556 <span class="comment">                                                           40h 64 micro-frames (8 ms) */</span>
<a name="l02557"></a>02557     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a5bcfd04b950129f99578bdb641100a98">reserved_12_15</a>               : 4;
<a name="l02558"></a>02558     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af4c8a39b9c1b39e614d98868c2f7cfaf">aspm_en</a>                      : 1;  <span class="comment">/**&lt; Asynchronous Schedule Park Mode Enable. */</span>
<a name="l02559"></a>02559     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac6707614bf1977fa70faa9fb4466a508">reserved_10_10</a>               : 1;
<a name="l02560"></a>02560     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#aca379f35511ecab04fa6aa5952235fd1">aspmc</a>                        : 2;  <span class="comment">/**&lt; Asynchronous Schedule Park Mode Count. */</span>
<a name="l02561"></a>02561     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac8145df0f7dcc9b16bdebd49cefd965e">lhcr</a>                         : 1;  <span class="comment">/**&lt; Light Host Controller Reset */</span>
<a name="l02562"></a>02562     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3fae3ea2c2315b79cbc7be452b66d435">iaa_db</a>                       : 1;  <span class="comment">/**&lt; Interrupt on Async Advance Doorbell.This bit is used as a doorbell by</span>
<a name="l02563"></a>02563 <span class="comment">                                                         software to tell the host controller to issue an interrupt the next time it advances</span>
<a name="l02564"></a>02564 <span class="comment">                                                         asynchronous schedule. Software must write a 1 to this bit to ring the doorbell.</span>
<a name="l02565"></a>02565 <span class="comment">                                                         When the host controller has evicted all appropriate cached schedule state, it sets the</span>
<a name="l02566"></a>02566 <span class="comment">                                                         Interrupt on Async Advance status bit in the USBSTS register. If the Interrupt on Async</span>
<a name="l02567"></a>02567 <span class="comment">                                                         Advance Enable bit in the USBINTR register is a one then the host controller will assert</span>
<a name="l02568"></a>02568 <span class="comment">                                                         an interrupt at the next interrupt threshold. */</span>
<a name="l02569"></a>02569     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3b3a31ce01c32546690cd9df91b2c235">as_en</a>                        : 1;  <span class="comment">/**&lt; Asynchronous Schedule Enable .This bit controls whether the host</span>
<a name="l02570"></a>02570 <span class="comment">                                                         controller skips processing the Asynchronous Schedule. Values mean:</span>
<a name="l02571"></a>02571 <span class="comment">                                                          - 0: Do not process the Asynchronous Schedule</span>
<a name="l02572"></a>02572 <span class="comment">                                                          - 1: Use the ASYNCLISTADDR register to access the Asynchronous Schedule. */</span>
<a name="l02573"></a>02573     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a1de1b56ce63e8e2f0da9b75d403089f3">ps_en</a>                        : 1;  <span class="comment">/**&lt; Periodic Schedule Enable. This bit controls whether the host</span>
<a name="l02574"></a>02574 <span class="comment">                                                         controller skips processing the Periodic Schedule. Values mean:</span>
<a name="l02575"></a>02575 <span class="comment">                                                            - 0: Do not process the Periodic Schedule</span>
<a name="l02576"></a>02576 <span class="comment">                                                            - 1: Use the PERIODICLISTBASE register to access the Periodic Schedule. */</span>
<a name="l02577"></a>02577     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a9a4589c8774d08531d4699bfd7248f8c">fls</a>                          : 2;  <span class="comment">/**&lt; Frame List Size. This field is R/W only if Programmable</span>
<a name="l02578"></a>02578 <span class="comment">                                                         Frame List Flag in the HCCPARAMS registers is set to a one. This field specifies the</span>
<a name="l02579"></a>02579 <span class="comment">                                                         size of the frame list. The size the frame list controls which bits in the Frame Index</span>
<a name="l02580"></a>02580 <span class="comment">                                                         Register should be used for the Frame List Current index. Values mean:</span>
<a name="l02581"></a>02581 <span class="comment">                                                              00b: 1024 elements (4096 bytes) Default value</span>
<a name="l02582"></a>02582 <span class="comment">                                                              01b: 512 elements  (2048 bytes)</span>
<a name="l02583"></a>02583 <span class="comment">                                                              10b: 256 elements  (1024 bytes) - for resource-constrained environments</span>
<a name="l02584"></a>02584 <span class="comment">                                                              11b: Reserved */</span>
<a name="l02585"></a>02585     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0d72dc8044b9dd86c4d7a07fbd8bae9e">hcreset</a>                      : 1;  <span class="comment">/**&lt; Host Controller Reset (HCRESET). This control bit is used by software to reset</span>
<a name="l02586"></a>02586 <span class="comment">                                                         the host controller. The effects of this on Root Hub registers are similar to a Chip</span>
<a name="l02587"></a>02587 <span class="comment">                                                         Hardware Reset. When software writes a one to this bit, the Host Controller resets</span>
<a name="l02588"></a>02588 <span class="comment">                                                         its internal pipelines, timers, counters, state machines, etc. to their initial</span>
<a name="l02589"></a>02589 <span class="comment">                                                         value. Any transaction currently in progress on USB is immediately terminated.</span>
<a name="l02590"></a>02590 <span class="comment">                                                         A USB reset is not driven on downstream ports.</span>
<a name="l02591"></a>02591 <span class="comment">                                                         This bit is set to zero by the Host Controller when the reset process is complete. Software can not</span>
<a name="l02592"></a>02592 <span class="comment">                                                         terminate the reset process early by writing zero to this register.</span>
<a name="l02593"></a>02593 <span class="comment">                                                         Software should not set this bit to a one when the HCHalted bit in the USBSTS register is a zero.</span>
<a name="l02594"></a>02594 <span class="comment">                                                         Attempting to reset an activtely running host controller will result in undefined behavior. */</span>
<a name="l02595"></a>02595     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0eb6494a52f6f66ecbc46eb0d57092d1">rs</a>                           : 1;  <span class="comment">/**&lt; Run/Stop (RS).</span>
<a name="l02596"></a>02596 <span class="comment">                                                           1=Run. 0=Stop.</span>
<a name="l02597"></a>02597 <span class="comment">                                                         When set to a 1, the Host Controller proceeds with execution of the schedule.</span>
<a name="l02598"></a>02598 <span class="comment">                                                         The Host Controller continues execution as long as this bit is set to a 1.</span>
<a name="l02599"></a>02599 <span class="comment">                                                         When this bit is set to 0, the Host Controller completes the current and any</span>
<a name="l02600"></a>02600 <span class="comment">                                                         actively pipelined transactions on the USB and then halts. The Host</span>
<a name="l02601"></a>02601 <span class="comment">                                                         Controller must halt within 16 micro-frames after software clears the Run bit. The HC</span>
<a name="l02602"></a>02602 <span class="comment">                                                         Halted bit in the status register indicates when the Host Controller has finished its</span>
<a name="l02603"></a>02603 <span class="comment">                                                         pending pipelined transactions and has entered the stopped state. Software must not</span>
<a name="l02604"></a>02604 <span class="comment">                                                         write a one to this field unless the host controller is in the Halted state (i.e. HCHalted in</span>
<a name="l02605"></a>02605 <span class="comment">                                                         the USBSTS register is a one). Doing so will yield undefined results. */</span>
<a name="l02606"></a>02606 <span class="preprocessor">#else</span>
<a name="l02607"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0eb6494a52f6f66ecbc46eb0d57092d1">02607</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0eb6494a52f6f66ecbc46eb0d57092d1">rs</a>                           : 1;
<a name="l02608"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0d72dc8044b9dd86c4d7a07fbd8bae9e">02608</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a0d72dc8044b9dd86c4d7a07fbd8bae9e">hcreset</a>                      : 1;
<a name="l02609"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a9a4589c8774d08531d4699bfd7248f8c">02609</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a9a4589c8774d08531d4699bfd7248f8c">fls</a>                          : 2;
<a name="l02610"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a1de1b56ce63e8e2f0da9b75d403089f3">02610</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a1de1b56ce63e8e2f0da9b75d403089f3">ps_en</a>                        : 1;
<a name="l02611"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3b3a31ce01c32546690cd9df91b2c235">02611</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3b3a31ce01c32546690cd9df91b2c235">as_en</a>                        : 1;
<a name="l02612"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3fae3ea2c2315b79cbc7be452b66d435">02612</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a3fae3ea2c2315b79cbc7be452b66d435">iaa_db</a>                       : 1;
<a name="l02613"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac8145df0f7dcc9b16bdebd49cefd965e">02613</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac8145df0f7dcc9b16bdebd49cefd965e">lhcr</a>                         : 1;
<a name="l02614"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#aca379f35511ecab04fa6aa5952235fd1">02614</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#aca379f35511ecab04fa6aa5952235fd1">aspmc</a>                        : 2;
<a name="l02615"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac6707614bf1977fa70faa9fb4466a508">02615</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#ac6707614bf1977fa70faa9fb4466a508">reserved_10_10</a>               : 1;
<a name="l02616"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af4c8a39b9c1b39e614d98868c2f7cfaf">02616</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af4c8a39b9c1b39e614d98868c2f7cfaf">aspm_en</a>                      : 1;
<a name="l02617"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a5bcfd04b950129f99578bdb641100a98">02617</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#a5bcfd04b950129f99578bdb641100a98">reserved_12_15</a>               : 4;
<a name="l02618"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#afd4baf24088db463bb1089ca3ef80089">02618</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#afd4baf24088db463bb1089ca3ef80089">itc</a>                          : 8;
<a name="l02619"></a><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af6a8137f6cb04f243c7a2ad54d189b1e">02619</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html#af6a8137f6cb04f243c7a2ad54d189b1e">reserved_24_31</a>               : 8;
<a name="l02620"></a>02620 <span class="preprocessor">#endif</span>
<a name="l02621"></a>02621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a7e7f4c5fd01c2dc6f13f85bfafa9964a">s</a>;
<a name="l02622"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a395a711cf2e863415b306383baa6874f">02622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a395a711cf2e863415b306383baa6874f">cn61xx</a>;
<a name="l02623"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a5da3d98380d4fad70fc92851f522c1e4">02623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a5da3d98380d4fad70fc92851f522c1e4">cn63xx</a>;
<a name="l02624"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a2eb929c090d9450b89e5b6b4b83614c3">02624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a2eb929c090d9450b89e5b6b4b83614c3">cn63xxp1</a>;
<a name="l02625"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#ae2845242464f66d423a02681a567d2ff">02625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#ae2845242464f66d423a02681a567d2ff">cn66xx</a>;
<a name="l02626"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a5cc10bd55cf3f3d6a15bfe14e0eb8215">02626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#a5cc10bd55cf3f3d6a15bfe14e0eb8215">cn68xx</a>;
<a name="l02627"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#af2c834fd49f26dfa4149815b57b0962e">02627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#af2c834fd49f26dfa4149815b57b0962e">cn68xxp1</a>;
<a name="l02628"></a><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#acb2933b04493191fb0370403e972aed0">02628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbcmd_1_1cvmx__uahcx__ehci__usbcmd__s.html">cvmx_uahcx_ehci_usbcmd_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html#acb2933b04493191fb0370403e972aed0">cnf71xx</a>;
<a name="l02629"></a>02629 };
<a name="l02630"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a72e860e758f3489ae3fe7f4ccb92ac80">02630</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html" title="cvmx_uahc::_ehci_usbcmd">cvmx_uahcx_ehci_usbcmd</a> <a class="code" href="unioncvmx__uahcx__ehci__usbcmd.html" title="cvmx_uahc::_ehci_usbcmd">cvmx_uahcx_ehci_usbcmd_t</a>;
<a name="l02631"></a>02631 <span class="comment"></span>
<a name="l02632"></a>02632 <span class="comment">/**</span>
<a name="l02633"></a>02633 <span class="comment"> * cvmx_uahc#_ehci_usbintr</span>
<a name="l02634"></a>02634 <span class="comment"> *</span>
<a name="l02635"></a>02635 <span class="comment"> * USBINTR = USB Interrupt Enable Register</span>
<a name="l02636"></a>02636 <span class="comment"> * This register enables and disables reporting of the corresponding interrupt to the software. When a bit is set</span>
<a name="l02637"></a>02637 <span class="comment"> * and the corresponding interrupt is active, an interrupt is generated to the host. Interrupt sources that are</span>
<a name="l02638"></a>02638 <span class="comment"> * disabled in this register still appear in the USBSTS to allow the software to poll for events.</span>
<a name="l02639"></a>02639 <span class="comment"> * Each interrupt enable bit description indicates whether it is dependent on the interrupt threshold mechanism.</span>
<a name="l02640"></a>02640 <span class="comment"> * Note: for all enable register bits, 1= Enabled, 0= Disabled</span>
<a name="l02641"></a>02641 <span class="comment"> */</span>
<a name="l02642"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html">02642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html" title="cvmx_uahc::_ehci_usbintr">cvmx_uahcx_ehci_usbintr</a> {
<a name="l02643"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aac32b10124e45037142c6ec3699e00cb">02643</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aac32b10124e45037142c6ec3699e00cb">u32</a>;
<a name="l02644"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">02644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a> {
<a name="l02645"></a>02645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a6942ef4452a4506e978adec9b2f2e648">reserved_6_31</a>                : 26;
<a name="l02647"></a>02647     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2da1eb5e7b545bac696f36a10de240dc">ioaa_en</a>                      : 1;  <span class="comment">/**&lt; Interrupt on Async Advance Enable When this bit is a one, and the Interrupt on</span>
<a name="l02648"></a>02648 <span class="comment">                                                         Async Advance bit in the USBSTS register is a one, the host controller will issue an</span>
<a name="l02649"></a>02649 <span class="comment">                                                         interrupt at the next interrupt threshold. The interrupt is acknowledged by software</span>
<a name="l02650"></a>02650 <span class="comment">                                                         clearing the Interrupt on Async Advance bit. */</span>
<a name="l02651"></a>02651     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#af8ef6730b7e234b5058d9967c5e30842">hserr_en</a>                     : 1;  <span class="comment">/**&lt; Host System Error Enable When this bit is a one, and the Host System</span>
<a name="l02652"></a>02652 <span class="comment">                                                         Error Status bit in the USBSTS register is a one, the host controller will issue an</span>
<a name="l02653"></a>02653 <span class="comment">                                                         interrupt. The interrupt is acknowledged by software clearing the Host System Error bit. */</span>
<a name="l02654"></a>02654     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#aea216a029c610d938ef651a2af3995c6">flro_en</a>                      : 1;  <span class="comment">/**&lt; Frame List Rollover Enable. When this bit is a one, and the Frame List</span>
<a name="l02655"></a>02655 <span class="comment">                                                         Rollover bit in the USBSTS register is a one, the host controller will issue an</span>
<a name="l02656"></a>02656 <span class="comment">                                                         interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit. */</span>
<a name="l02657"></a>02657     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a56d020d84d90bfca34686237a159b917">pci_en</a>                       : 1;  <span class="comment">/**&lt; Port Change Interrupt Enable. When this bit is a one, and the Port Change Detect bit in</span>
<a name="l02658"></a>02658 <span class="comment">                                                         the USBSTS register is a one, the host controller will issue an interrupt.</span>
<a name="l02659"></a>02659 <span class="comment">                                                         The interrupt is acknowledged by software clearing the Port Change Detect bit. */</span>
<a name="l02660"></a>02660     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2a786edb8ff66a21e16b023a6bb43ccd">usberrint_en</a>                 : 1;  <span class="comment">/**&lt; USB Error Interrupt Enable. When this bit is a one, and the USBERRINT</span>
<a name="l02661"></a>02661 <span class="comment">                                                         bit in the USBSTS register is a one, the host controller will issue an interrupt at the next</span>
<a name="l02662"></a>02662 <span class="comment">                                                         interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit. */</span>
<a name="l02663"></a>02663     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a09e5abe2cbeb2735793da6e2a748af48">usbint_en</a>                    : 1;  <span class="comment">/**&lt; USB Interrupt Enable. When this bit is a one, and the USBINT bit in the USBSTS register</span>
<a name="l02664"></a>02664 <span class="comment">                                                         is a one, the host controller will issue an interrupt at the next interrupt threshold.</span>
<a name="l02665"></a>02665 <span class="comment">                                                         The interrupt is acknowledged by software clearing the USBINT bit. */</span>
<a name="l02666"></a>02666 <span class="preprocessor">#else</span>
<a name="l02667"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a09e5abe2cbeb2735793da6e2a748af48">02667</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a09e5abe2cbeb2735793da6e2a748af48">usbint_en</a>                    : 1;
<a name="l02668"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2a786edb8ff66a21e16b023a6bb43ccd">02668</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2a786edb8ff66a21e16b023a6bb43ccd">usberrint_en</a>                 : 1;
<a name="l02669"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a56d020d84d90bfca34686237a159b917">02669</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a56d020d84d90bfca34686237a159b917">pci_en</a>                       : 1;
<a name="l02670"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#aea216a029c610d938ef651a2af3995c6">02670</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#aea216a029c610d938ef651a2af3995c6">flro_en</a>                      : 1;
<a name="l02671"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#af8ef6730b7e234b5058d9967c5e30842">02671</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#af8ef6730b7e234b5058d9967c5e30842">hserr_en</a>                     : 1;
<a name="l02672"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2da1eb5e7b545bac696f36a10de240dc">02672</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a2da1eb5e7b545bac696f36a10de240dc">ioaa_en</a>                      : 1;
<a name="l02673"></a><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a6942ef4452a4506e978adec9b2f2e648">02673</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html#a6942ef4452a4506e978adec9b2f2e648">reserved_6_31</a>                : 26;
<a name="l02674"></a>02674 <span class="preprocessor">#endif</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a58edf48a0dd905ed69353fd10290f88c">s</a>;
<a name="l02676"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a2a2e877764e291f5ffbc8c69d4b15d78">02676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a2a2e877764e291f5ffbc8c69d4b15d78">cn61xx</a>;
<a name="l02677"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a821b10f6b83e90cea97eb3bf3e659f35">02677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a821b10f6b83e90cea97eb3bf3e659f35">cn63xx</a>;
<a name="l02678"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#afbc4029a4333a70548a39f63c9f2a694">02678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#afbc4029a4333a70548a39f63c9f2a694">cn63xxp1</a>;
<a name="l02679"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a95037c616ff30693b211b38a79e0426b">02679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#a95037c616ff30693b211b38a79e0426b">cn66xx</a>;
<a name="l02680"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#ac17fd8139d6cc9a1da02cd8357e5b929">02680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#ac17fd8139d6cc9a1da02cd8357e5b929">cn68xx</a>;
<a name="l02681"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aa0fad63e7dfccf4e156f9478908cf418">02681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aa0fad63e7dfccf4e156f9478908cf418">cn68xxp1</a>;
<a name="l02682"></a><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aeec4f378e1815ec343ba63092f30e859">02682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbintr_1_1cvmx__uahcx__ehci__usbintr__s.html">cvmx_uahcx_ehci_usbintr_s</a>      <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html#aeec4f378e1815ec343ba63092f30e859">cnf71xx</a>;
<a name="l02683"></a>02683 };
<a name="l02684"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0c7b6875faad68faf27c061bb7b49a62">02684</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbintr.html" title="cvmx_uahc::_ehci_usbintr">cvmx_uahcx_ehci_usbintr</a> <a class="code" href="unioncvmx__uahcx__ehci__usbintr.html" title="cvmx_uahc::_ehci_usbintr">cvmx_uahcx_ehci_usbintr_t</a>;
<a name="l02685"></a>02685 <span class="comment"></span>
<a name="l02686"></a>02686 <span class="comment">/**</span>
<a name="l02687"></a>02687 <span class="comment"> * cvmx_uahc#_ehci_usbsts</span>
<a name="l02688"></a>02688 <span class="comment"> *</span>
<a name="l02689"></a>02689 <span class="comment"> * USBSTS = USB Status Register</span>
<a name="l02690"></a>02690 <span class="comment"> * This register indicates pending interrupts and various states of the Host Controller. The status resulting from</span>
<a name="l02691"></a>02691 <span class="comment"> * a transaction on the serial bus is not indicated in this register. Software sets a bit to 0 in this register by</span>
<a name="l02692"></a>02692 <span class="comment"> * writing a 1 to it.</span>
<a name="l02693"></a>02693 <span class="comment"> */</span>
<a name="l02694"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html">02694</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html" title="cvmx_uahc::_ehci_usbsts">cvmx_uahcx_ehci_usbsts</a> {
<a name="l02695"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#adfb5833f001ce86af512212c0e6f2f48">02695</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#adfb5833f001ce86af512212c0e6f2f48">u32</a>;
<a name="l02696"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">02696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a> {
<a name="l02697"></a>02697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#ac8b6c15c21f430ca761bf6dfb349a79b">reserved_16_31</a>               : 16;
<a name="l02699"></a>02699     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a064ada14ca7080f92141fcae2cb58096">ass</a>                          : 1;  <span class="comment">/**&lt; Asynchronous Schedule Status. The bit reports the current real</span>
<a name="l02700"></a>02700 <span class="comment">                                                         status of the Asynchronous Schedule. If this bit is a zero then the status of the</span>
<a name="l02701"></a>02701 <span class="comment">                                                         Asynchronous Schedule is disabled. If this bit is a one then the status of the</span>
<a name="l02702"></a>02702 <span class="comment">                                                         Asynchronous Schedule is enabled. The Host Controller is not required to immediately</span>
<a name="l02703"></a>02703 <span class="comment">                                                         disable or enable the Asynchronous Schedule when software transitions the</span>
<a name="l02704"></a>02704 <span class="comment">                                                         Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the</span>
<a name="l02705"></a>02705 <span class="comment">                                                         Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is</span>
<a name="l02706"></a>02706 <span class="comment">                                                         either enabled (1) or disabled (0). */</span>
<a name="l02707"></a>02707     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a5273f956d2dc4a82c98af506226ecdc2">pss</a>                          : 1;  <span class="comment">/**&lt; Periodic Schedule Status. The bit reports the current real status of</span>
<a name="l02708"></a>02708 <span class="comment">                                                         the Periodic Schedule. If this bit is a zero then the status of the Periodic</span>
<a name="l02709"></a>02709 <span class="comment">                                                         Schedule is disabled. If this bit is a one then the status of the Periodic Schedule</span>
<a name="l02710"></a>02710 <span class="comment">                                                         is enabled. The Host Controller is not required to immediately disable or enable the</span>
<a name="l02711"></a>02711 <span class="comment">                                                         Periodic Schedule when software transitions the Periodic Schedule Enable bit in</span>
<a name="l02712"></a>02712 <span class="comment">                                                         the USBCMD register. When this bit and the Periodic Schedule Enable bit are the</span>
<a name="l02713"></a>02713 <span class="comment">                                                         same value, the Periodic Schedule is either enabled (1) or disabled (0). */</span>
<a name="l02714"></a>02714     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a48ad9e9b9de99e6bc70a2a195f418d9a">reclm</a>                        : 1;  <span class="comment">/**&lt; Reclamation.This is a read-only status bit, which is used to detect an</span>
<a name="l02715"></a>02715 <span class="comment">                                                         empty asynchronous schedule. */</span>
<a name="l02716"></a>02716     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a9aa409c5fd7542ab47f7d1af9bef65de">hchtd</a>                        : 1;  <span class="comment">/**&lt; HCHalted. This bit is a zero whenever the Run/Stop bit is a one. The</span>
<a name="l02717"></a>02717 <span class="comment">                                                         Host Controller sets this bit to one after it has stopped executing as a result of the</span>
<a name="l02718"></a>02718 <span class="comment">                                                         Run/Stop bit being set to 0, either by software or by the Host Controller hardware (e.g.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         internal error). */</span>
<a name="l02720"></a>02720     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aa0ce19a806573cbd1539cf3f8c650752">reserved_6_11</a>                : 6;
<a name="l02721"></a>02721     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a76e4c240856ae51b675fa55e40585451">ioaa</a>                         : 1;  <span class="comment">/**&lt; Interrupt on Async Advance. System software can force the host</span>
<a name="l02722"></a>02722 <span class="comment">                                                         controller to issue an interrupt the next time the host controller advances the</span>
<a name="l02723"></a>02723 <span class="comment">                                                         asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit</span>
<a name="l02724"></a>02724 <span class="comment">                                                         in the USBCMD register. This status bit indicates the assertion of that interrupt source. */</span>
<a name="l02725"></a>02725     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a6925e39d99a840b4a3f62c20025af417">hsyserr</a>                      : 1;  <span class="comment">/**&lt; Host System Error. The Host Controller sets this bit to 1 when a serious error</span>
<a name="l02726"></a>02726 <span class="comment">                                                         occurs during a host system access involving the Host Controller module. */</span>
<a name="l02727"></a>02727     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aac120e9e3d4634c03df3b2448ad281f1">flro</a>                         : 1;  <span class="comment">/**&lt; Frame List Rollover. The Host Controller sets this bit to a one when the</span>
<a name="l02728"></a>02728 <span class="comment">                                                         Frame List Index rolls over from its maximum value to zero. The exact value at</span>
<a name="l02729"></a>02729 <span class="comment">                                                         which the rollover occurs depends on the frame list size. For example, if</span>
<a name="l02730"></a>02730 <span class="comment">                                                         the frame list size (as programmed in the Frame List Size field of the USBCMD register)</span>
<a name="l02731"></a>02731 <span class="comment">                                                         is 1024, the Frame Index Register rolls over every time FRINDEX[13] toggles. Similarly,</span>
<a name="l02732"></a>02732 <span class="comment">                                                         if the size is 512, the Host Controller sets this bit to a one every time FRINDEX[12]</span>
<a name="l02733"></a>02733 <span class="comment">                                                         toggles. */</span>
<a name="l02734"></a>02734     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a1b2be5519f67166c7ac9aebbf9628efd">pcd</a>                          : 1;  <span class="comment">/**&lt; Port Change Detect. The Host Controller sets this bit to a one when any port</span>
<a name="l02735"></a>02735 <span class="comment">                                                         for which the Port Owner bit is set to zero (see Section 2.3.9) has a change bit transition</span>
<a name="l02736"></a>02736 <span class="comment">                                                         from a zero to a one or a Force Port Resume bit transition from a zero to a one as a</span>
<a name="l02737"></a>02737 <span class="comment">                                                         result of a J-K transition detected on a suspended port. This bit will also be set as a</span>
<a name="l02738"></a>02738 <span class="comment">                                                         result of the Connect Status Change being set to a one after system software has</span>
<a name="l02739"></a>02739 <span class="comment">                                                         relinquished ownership of a connected port by writing a one to a port&apos;s Port Owner bit. */</span>
<a name="l02740"></a>02740     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a4b25797ab5f933256ec05e474b0c8af8">usberrint</a>                    : 1;  <span class="comment">/**&lt; USB Error Interrupt. The Host Controller sets this bit to 1 when completion of a USB</span>
<a name="l02741"></a>02741 <span class="comment">                                                         transaction results in an error condition (e.g., error counter underflow). If the TD on</span>
<a name="l02742"></a>02742 <span class="comment">                                                         which the error interrupt occurred also had its IOC bit set, both this bit and USBINT</span>
<a name="l02743"></a>02743 <span class="comment">                                                         bit are set. */</span>
<a name="l02744"></a>02744     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#adfa45aad5daa425bbd6f1fdd005d90e1">usbint</a>                       : 1;  <span class="comment">/**&lt; USB Interrupt. The Host Controller sets this bit to 1 on the completion of a USB</span>
<a name="l02745"></a>02745 <span class="comment">                                                         transaction, which results in the retirement of a Transfer Descriptor that had its</span>
<a name="l02746"></a>02746 <span class="comment">                                                         IOC bit set. The Host Controller also sets this bit to 1 when a short packet is</span>
<a name="l02747"></a>02747 <span class="comment">                                                         detected (actual number of bytes received was less than the expected number of bytes). */</span>
<a name="l02748"></a>02748 <span class="preprocessor">#else</span>
<a name="l02749"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#adfa45aad5daa425bbd6f1fdd005d90e1">02749</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#adfa45aad5daa425bbd6f1fdd005d90e1">usbint</a>                       : 1;
<a name="l02750"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a4b25797ab5f933256ec05e474b0c8af8">02750</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a4b25797ab5f933256ec05e474b0c8af8">usberrint</a>                    : 1;
<a name="l02751"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a1b2be5519f67166c7ac9aebbf9628efd">02751</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a1b2be5519f67166c7ac9aebbf9628efd">pcd</a>                          : 1;
<a name="l02752"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aac120e9e3d4634c03df3b2448ad281f1">02752</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aac120e9e3d4634c03df3b2448ad281f1">flro</a>                         : 1;
<a name="l02753"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a6925e39d99a840b4a3f62c20025af417">02753</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a6925e39d99a840b4a3f62c20025af417">hsyserr</a>                      : 1;
<a name="l02754"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a76e4c240856ae51b675fa55e40585451">02754</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a76e4c240856ae51b675fa55e40585451">ioaa</a>                         : 1;
<a name="l02755"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aa0ce19a806573cbd1539cf3f8c650752">02755</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#aa0ce19a806573cbd1539cf3f8c650752">reserved_6_11</a>                : 6;
<a name="l02756"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a9aa409c5fd7542ab47f7d1af9bef65de">02756</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a9aa409c5fd7542ab47f7d1af9bef65de">hchtd</a>                        : 1;
<a name="l02757"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a48ad9e9b9de99e6bc70a2a195f418d9a">02757</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a48ad9e9b9de99e6bc70a2a195f418d9a">reclm</a>                        : 1;
<a name="l02758"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a5273f956d2dc4a82c98af506226ecdc2">02758</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a5273f956d2dc4a82c98af506226ecdc2">pss</a>                          : 1;
<a name="l02759"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a064ada14ca7080f92141fcae2cb58096">02759</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#a064ada14ca7080f92141fcae2cb58096">ass</a>                          : 1;
<a name="l02760"></a><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#ac8b6c15c21f430ca761bf6dfb349a79b">02760</a>     uint32_t <a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html#ac8b6c15c21f430ca761bf6dfb349a79b">reserved_16_31</a>               : 16;
<a name="l02761"></a>02761 <span class="preprocessor">#endif</span>
<a name="l02762"></a>02762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a8947bfb30651b73fdee4dce0726152fb">s</a>;
<a name="l02763"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a343557075d26a984f15c779383e8abc0">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a343557075d26a984f15c779383e8abc0">cn61xx</a>;
<a name="l02764"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a86c1841b6f7eda9b3b296e146ef8bbf9">02764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a86c1841b6f7eda9b3b296e146ef8bbf9">cn63xx</a>;
<a name="l02765"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a3ed5de37689660f3027e0c4e9b4024e1">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a3ed5de37689660f3027e0c4e9b4024e1">cn63xxp1</a>;
<a name="l02766"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a5878c56a0ca2f8196b899053b8a6c292">02766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a5878c56a0ca2f8196b899053b8a6c292">cn66xx</a>;
<a name="l02767"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a4c807b6cd3f8d73225817ee08cdf7011">02767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a4c807b6cd3f8d73225817ee08cdf7011">cn68xx</a>;
<a name="l02768"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#aa6bf4c8db32e4aac66c52298454c33a4">02768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#aa6bf4c8db32e4aac66c52298454c33a4">cn68xxp1</a>;
<a name="l02769"></a><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a4a4eef994d1ad18de61cd2fd8783fadf">02769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ehci__usbsts_1_1cvmx__uahcx__ehci__usbsts__s.html">cvmx_uahcx_ehci_usbsts_s</a>       <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html#a4a4eef994d1ad18de61cd2fd8783fadf">cnf71xx</a>;
<a name="l02770"></a>02770 };
<a name="l02771"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a659e0c11dcd9d5a8717cf27342fb8ef9">02771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ehci__usbsts.html" title="cvmx_uahc::_ehci_usbsts">cvmx_uahcx_ehci_usbsts</a> <a class="code" href="unioncvmx__uahcx__ehci__usbsts.html" title="cvmx_uahc::_ehci_usbsts">cvmx_uahcx_ehci_usbsts_t</a>;
<a name="l02772"></a>02772 <span class="comment"></span>
<a name="l02773"></a>02773 <span class="comment">/**</span>
<a name="l02774"></a>02774 <span class="comment"> * cvmx_uahc#_erdp#</span>
<a name="l02775"></a>02775 <span class="comment"> *</span>
<a name="l02776"></a>02776 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.3.</span>
<a name="l02777"></a>02777 <span class="comment"> *</span>
<a name="l02778"></a>02778 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02779"></a>02779 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l02780"></a>02780 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l02781"></a>02781 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l02782"></a>02782 <span class="comment"> */</span>
<a name="l02783"></a><a class="code" href="unioncvmx__uahcx__erdpx.html">02783</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erdpx.html" title="cvmx_uahc::_erdp#">cvmx_uahcx_erdpx</a> {
<a name="l02784"></a><a class="code" href="unioncvmx__uahcx__erdpx.html#ae22b527408ec9d65ea249413d64469a1">02784</a>     uint64_t <a class="code" href="unioncvmx__uahcx__erdpx.html#ae22b527408ec9d65ea249413d64469a1">u64</a>;
<a name="l02785"></a><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html">02785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html">cvmx_uahcx_erdpx_s</a> {
<a name="l02786"></a>02786 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02787"></a>02787 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4e189f83d60326f3d0d459065c3687f9">erdp</a>                         : 60; <span class="comment">/**&lt; Event ring dequeue pointer bits &lt;63:4&gt;. */</span>
<a name="l02788"></a>02788     uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4c6d55510b8d1edba3896096759c8ff0">ehb</a>                          : 1;  <span class="comment">/**&lt; Event handler busy */</span>
<a name="l02789"></a>02789     uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#aa46875d5c73e1f9b69aff1af25ff6375">desi</a>                         : 3;  <span class="comment">/**&lt; Dequeue ERST segment index. */</span>
<a name="l02790"></a>02790 <span class="preprocessor">#else</span>
<a name="l02791"></a><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#aa46875d5c73e1f9b69aff1af25ff6375">02791</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#aa46875d5c73e1f9b69aff1af25ff6375">desi</a>                         : 3;
<a name="l02792"></a><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4c6d55510b8d1edba3896096759c8ff0">02792</a>     uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4c6d55510b8d1edba3896096759c8ff0">ehb</a>                          : 1;
<a name="l02793"></a><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4e189f83d60326f3d0d459065c3687f9">02793</a>     uint64_t <a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html#a4e189f83d60326f3d0d459065c3687f9">erdp</a>                         : 60;
<a name="l02794"></a>02794 <span class="preprocessor">#endif</span>
<a name="l02795"></a>02795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__erdpx.html#a558050afc3e8402079203f5e5166c955">s</a>;
<a name="l02796"></a><a class="code" href="unioncvmx__uahcx__erdpx.html#adf99044441f6d8e1c953ad2471cf0c08">02796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html">cvmx_uahcx_erdpx_s</a>             <a class="code" href="unioncvmx__uahcx__erdpx.html#adf99044441f6d8e1c953ad2471cf0c08">cn78xx</a>;
<a name="l02797"></a><a class="code" href="unioncvmx__uahcx__erdpx.html#a81d341df5730f0e948c61a779c5cc2aa">02797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erdpx_1_1cvmx__uahcx__erdpx__s.html">cvmx_uahcx_erdpx_s</a>             <a class="code" href="unioncvmx__uahcx__erdpx.html#a81d341df5730f0e948c61a779c5cc2aa">cn78xxp1</a>;
<a name="l02798"></a>02798 };
<a name="l02799"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3b0017504c31190e214999f8c8cf41b4">02799</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erdpx.html" title="cvmx_uahc::_erdp#">cvmx_uahcx_erdpx</a> <a class="code" href="unioncvmx__uahcx__erdpx.html" title="cvmx_uahc::_erdp#">cvmx_uahcx_erdpx_t</a>;
<a name="l02800"></a>02800 <span class="comment"></span>
<a name="l02801"></a>02801 <span class="comment">/**</span>
<a name="l02802"></a>02802 <span class="comment"> * cvmx_uahc#_erstba#</span>
<a name="l02803"></a>02803 <span class="comment"> *</span>
<a name="l02804"></a>02804 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.2.</span>
<a name="l02805"></a>02805 <span class="comment"> *</span>
<a name="l02806"></a>02806 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l02807"></a>02807 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l02808"></a>02808 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l02809"></a>02809 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l02810"></a>02810 <span class="comment"> */</span>
<a name="l02811"></a><a class="code" href="unioncvmx__uahcx__erstbax.html">02811</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erstbax.html" title="cvmx_uahc::_erstba#">cvmx_uahcx_erstbax</a> {
<a name="l02812"></a><a class="code" href="unioncvmx__uahcx__erstbax.html#aa4e74dbe19cfc471601c6bb122661887">02812</a>     uint64_t <a class="code" href="unioncvmx__uahcx__erstbax.html#aa4e74dbe19cfc471601c6bb122661887">u64</a>;
<a name="l02813"></a><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html">02813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html">cvmx_uahcx_erstbax_s</a> {
<a name="l02814"></a>02814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02815"></a>02815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#a269e3c824bc98bdd92d998bd4de154e2">erstba</a>                       : 58; <span class="comment">/**&lt; Event-ring segment-table base-address bits&lt;63:6&gt;. */</span>
<a name="l02816"></a>02816     uint64_t <a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#aeed898cd6835568d976d75c749eb5aed">reserved_0_5</a>                 : 6;
<a name="l02817"></a>02817 <span class="preprocessor">#else</span>
<a name="l02818"></a><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#aeed898cd6835568d976d75c749eb5aed">02818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#aeed898cd6835568d976d75c749eb5aed">reserved_0_5</a>                 : 6;
<a name="l02819"></a><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#a269e3c824bc98bdd92d998bd4de154e2">02819</a>     uint64_t <a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html#a269e3c824bc98bdd92d998bd4de154e2">erstba</a>                       : 58;
<a name="l02820"></a>02820 <span class="preprocessor">#endif</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__erstbax.html#a3dc3939396fd59e20c0254ea36488fe6">s</a>;
<a name="l02822"></a><a class="code" href="unioncvmx__uahcx__erstbax.html#a9dcad420381830308d1da4a3e65cc24b">02822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html">cvmx_uahcx_erstbax_s</a>           <a class="code" href="unioncvmx__uahcx__erstbax.html#a9dcad420381830308d1da4a3e65cc24b">cn78xx</a>;
<a name="l02823"></a><a class="code" href="unioncvmx__uahcx__erstbax.html#ac2c2dc52d1203863a8ef1e0e801690bf">02823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstbax_1_1cvmx__uahcx__erstbax__s.html">cvmx_uahcx_erstbax_s</a>           <a class="code" href="unioncvmx__uahcx__erstbax.html#ac2c2dc52d1203863a8ef1e0e801690bf">cn78xxp1</a>;
<a name="l02824"></a>02824 };
<a name="l02825"></a><a class="code" href="cvmx-uahcx-defs_8h.html#accf5892816b1b736159308bc9dab25f9">02825</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erstbax.html" title="cvmx_uahc::_erstba#">cvmx_uahcx_erstbax</a> <a class="code" href="unioncvmx__uahcx__erstbax.html" title="cvmx_uahc::_erstba#">cvmx_uahcx_erstbax_t</a>;
<a name="l02826"></a>02826 <span class="comment"></span>
<a name="l02827"></a>02827 <span class="comment">/**</span>
<a name="l02828"></a>02828 <span class="comment"> * cvmx_uahc#_erstsz#</span>
<a name="l02829"></a>02829 <span class="comment"> *</span>
<a name="l02830"></a>02830 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.3.1.</span>
<a name="l02831"></a>02831 <span class="comment"> *</span>
<a name="l02832"></a>02832 <span class="comment"> * This register can be reset by NCB reset,</span>
<a name="l02833"></a>02833 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l02834"></a>02834 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l02835"></a>02835 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l02836"></a>02836 <span class="comment"> */</span>
<a name="l02837"></a><a class="code" href="unioncvmx__uahcx__erstszx.html">02837</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erstszx.html" title="cvmx_uahc::_erstsz#">cvmx_uahcx_erstszx</a> {
<a name="l02838"></a><a class="code" href="unioncvmx__uahcx__erstszx.html#a499f4cbfe9086118051eb8d0bdd088e4">02838</a>     uint32_t <a class="code" href="unioncvmx__uahcx__erstszx.html#a499f4cbfe9086118051eb8d0bdd088e4">u32</a>;
<a name="l02839"></a><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html">02839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html">cvmx_uahcx_erstszx_s</a> {
<a name="l02840"></a>02840 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02841"></a>02841 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#aaf1639989c5fa3b0e4132ea8e826fe21">reserved_16_31</a>               : 16;
<a name="l02842"></a>02842     uint32_t <a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#a8900ef84d696d76935db054a2dce65d7">erstsz</a>                       : 16; <span class="comment">/**&lt; Event-ring segment-table size. */</span>
<a name="l02843"></a>02843 <span class="preprocessor">#else</span>
<a name="l02844"></a><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#a8900ef84d696d76935db054a2dce65d7">02844</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#a8900ef84d696d76935db054a2dce65d7">erstsz</a>                       : 16;
<a name="l02845"></a><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#aaf1639989c5fa3b0e4132ea8e826fe21">02845</a>     uint32_t <a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html#aaf1639989c5fa3b0e4132ea8e826fe21">reserved_16_31</a>               : 16;
<a name="l02846"></a>02846 <span class="preprocessor">#endif</span>
<a name="l02847"></a>02847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__erstszx.html#a167182c800bc0b6f02f02137d9b998ba">s</a>;
<a name="l02848"></a><a class="code" href="unioncvmx__uahcx__erstszx.html#ae856a07b43cd7f3d1444fa4d0f38ced6">02848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html">cvmx_uahcx_erstszx_s</a>           <a class="code" href="unioncvmx__uahcx__erstszx.html#ae856a07b43cd7f3d1444fa4d0f38ced6">cn78xx</a>;
<a name="l02849"></a><a class="code" href="unioncvmx__uahcx__erstszx.html#ae83b885c0afd4851ae7c86839dfd2d85">02849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__erstszx_1_1cvmx__uahcx__erstszx__s.html">cvmx_uahcx_erstszx_s</a>           <a class="code" href="unioncvmx__uahcx__erstszx.html#ae83b885c0afd4851ae7c86839dfd2d85">cn78xxp1</a>;
<a name="l02850"></a>02850 };
<a name="l02851"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a032eedc05d5e67920838d3b613a70837">02851</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__erstszx.html" title="cvmx_uahc::_erstsz#">cvmx_uahcx_erstszx</a> <a class="code" href="unioncvmx__uahcx__erstszx.html" title="cvmx_uahc::_erstsz#">cvmx_uahcx_erstszx_t</a>;
<a name="l02852"></a>02852 <span class="comment"></span>
<a name="l02853"></a>02853 <span class="comment">/**</span>
<a name="l02854"></a>02854 <span class="comment"> * cvmx_uahc#_gbuserraddr</span>
<a name="l02855"></a>02855 <span class="comment"> *</span>
<a name="l02856"></a>02856 <span class="comment"> * When the AXI master bus returns error response, the SoC bus error is generated. In the host</span>
<a name="l02857"></a>02857 <span class="comment"> * mode, the host_system_err port indicates this condition. In addition, it is also indicated in</span>
<a name="l02858"></a>02858 <span class="comment"> * UAHC()_USBSTS[HSE]. Due to the nature of AXI, it is possible that multiple AXI transactions</span>
<a name="l02859"></a>02859 <span class="comment"> * are active at a time. The host controller does not keep track of the start address of all</span>
<a name="l02860"></a>02860 <span class="comment"> * outstanding transactions. Instead, it keeps track of the start address of the DMA transfer</span>
<a name="l02861"></a>02861 <span class="comment"> * associated with all active transactions. It is this address that is reported in</span>
<a name="l02862"></a>02862 <span class="comment"> * UAHC()_GBUSERRADDR when a bus error occurs. For example, if the host controller initiates a</span>
<a name="l02863"></a>02863 <span class="comment"> * DMA</span>
<a name="l02864"></a>02864 <span class="comment"> * transfer to write 1 k of packet data starting at buffer address 0xABCD0000, and this DMA is</span>
<a name="l02865"></a>02865 <span class="comment"> * broken up into multiple 256 B bursts on the AXI, then if a bus error occurs on any of these</span>
<a name="l02866"></a>02866 <span class="comment"> * associated AXI transfers, UAHC()_GBUSERRADDR reflects the DMA start address of 0xABCD0000</span>
<a name="l02867"></a>02867 <span class="comment"> * regardless of which AXI transaction received the error.</span>
<a name="l02868"></a>02868 <span class="comment"> *</span>
<a name="l02869"></a>02869 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l02870"></a>02870 <span class="comment"> */</span>
<a name="l02871"></a><a class="code" href="unioncvmx__uahcx__gbuserraddr.html">02871</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gbuserraddr.html" title="cvmx_uahc::_gbuserraddr">cvmx_uahcx_gbuserraddr</a> {
<a name="l02872"></a><a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a3bd2ad08d074ecf5fc9fa4ea11738050">02872</a>     uint64_t <a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a3bd2ad08d074ecf5fc9fa4ea11738050">u64</a>;
<a name="l02873"></a><a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html">cvmx_uahcx_gbuserraddr_s</a> {
<a name="l02874"></a>02874 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html#a8844d2cba4bda1e44730251c22855b1a">busaddr</a>                      : 64; <span class="comment">/**&lt; Bus address. Contains the first bus address that encountered an SoC bus error. It is valid</span>
<a name="l02876"></a>02876 <span class="comment">                                                         when the UAHC()_GSTS[BUSERRADDRVLD] = 1. It can only be cleared by resetting the core. */</span>
<a name="l02877"></a>02877 <span class="preprocessor">#else</span>
<a name="l02878"></a><a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html#a8844d2cba4bda1e44730251c22855b1a">02878</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html#a8844d2cba4bda1e44730251c22855b1a">busaddr</a>                      : 64;
<a name="l02879"></a>02879 <span class="preprocessor">#endif</span>
<a name="l02880"></a>02880 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gbuserraddr.html#ac2711f6a3fcdbbc5022b0d3fb924ee46">s</a>;
<a name="l02881"></a><a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a33557cc9bc0baa20d9f19d72e231ff56">02881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html">cvmx_uahcx_gbuserraddr_s</a>       <a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a33557cc9bc0baa20d9f19d72e231ff56">cn78xx</a>;
<a name="l02882"></a><a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a78a89404b227c6e65a48c16f1204db35">02882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gbuserraddr_1_1cvmx__uahcx__gbuserraddr__s.html">cvmx_uahcx_gbuserraddr_s</a>       <a class="code" href="unioncvmx__uahcx__gbuserraddr.html#a78a89404b227c6e65a48c16f1204db35">cn78xxp1</a>;
<a name="l02883"></a>02883 };
<a name="l02884"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a66582dd8ab3217817d336bac6025490a">02884</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gbuserraddr.html" title="cvmx_uahc::_gbuserraddr">cvmx_uahcx_gbuserraddr</a> <a class="code" href="unioncvmx__uahcx__gbuserraddr.html" title="cvmx_uahc::_gbuserraddr">cvmx_uahcx_gbuserraddr_t</a>;
<a name="l02885"></a>02885 <span class="comment"></span>
<a name="l02886"></a>02886 <span class="comment">/**</span>
<a name="l02887"></a>02887 <span class="comment"> * cvmx_uahc#_gctl</span>
<a name="l02888"></a>02888 <span class="comment"> *</span>
<a name="l02889"></a>02889 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l02890"></a>02890 <span class="comment"> *</span>
<a name="l02891"></a>02891 <span class="comment"> */</span>
<a name="l02892"></a><a class="code" href="unioncvmx__uahcx__gctl.html">02892</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gctl.html" title="cvmx_uahc::_gctl">cvmx_uahcx_gctl</a> {
<a name="l02893"></a><a class="code" href="unioncvmx__uahcx__gctl.html#a61bcab73ea1685c3e92fc9bb4e3cbd9e">02893</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gctl.html#a61bcab73ea1685c3e92fc9bb4e3cbd9e">u32</a>;
<a name="l02894"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html">02894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html">cvmx_uahcx_gctl_s</a> {
<a name="l02895"></a>02895 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02896"></a>02896 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a8c7c20e96a353b45e6da9e6d266c393d">pwrdnscale</a>                   : 13; <span class="comment">/**&lt; Power down scale. The USB3 suspend-clock input replaces pipe3_rx_pclk as a clock source to</span>
<a name="l02897"></a>02897 <span class="comment">                                                         a small part of the USB3 core that operates when the SuperSpeed PHY is in its lowest power</span>
<a name="l02898"></a>02898 <span class="comment">                                                         (P3) state, and therefore does not provide a clock. This field specifies how many suspend-</span>
<a name="l02899"></a>02899 <span class="comment">                                                         clock periods fit into a 16 kHz clock period. When performing the division, round up the</span>
<a name="l02900"></a>02900 <span class="comment">                                                         remainder.</span>
<a name="l02901"></a>02901 <span class="comment">                                                         For example, when using an 32-bit PHY and 25-MHz suspend clock, PWRDNSCALE = 25000 kHz/16</span>
<a name="l02902"></a>02902 <span class="comment">                                                         kHz = 1563 (rounded up).</span>
<a name="l02903"></a>02903 <span class="comment">                                                         The minimum suspend-clock frequency is 32 KHz, and maximum suspend-clock frequency is 125</span>
<a name="l02904"></a>02904 <span class="comment">                                                         MHz.</span>
<a name="l02905"></a>02905 <span class="comment">                                                         The LTSSM uses suspend clock for 12-ms and 100-ms timers during suspend mode. According to</span>
<a name="l02906"></a>02906 <span class="comment">                                                         the USB 3.0 specification, the accuracy on these timers is 0% to +50%. 12 ms + 0~+50%</span>
<a name="l02907"></a>02907 <span class="comment">                                                         accuracy = 18 ms (Range is 12 ms - 18 ms)</span>
<a name="l02908"></a>02908 <span class="comment">                                                         100 ms + 0~+50% accuracy = 150 ms (Range is 100 ms - 150 ms).</span>
<a name="l02909"></a>02909 <span class="comment">                                                         The suspend clock accuracy requirement is:</span>
<a name="l02910"></a>02910 <span class="comment">                                                         _ (12,000/62.5) * (GCTL[31:19]) * actual suspend_clk_period should be between 12,000 and</span>
<a name="l02911"></a>02911 <span class="comment">                                                         18,000</span>
<a name="l02912"></a>02912 <span class="comment">                                                         _ (100,000/62.5) * (GCTL[31:19]) * actual suspend_clk_period should be between 100,000 and</span>
<a name="l02913"></a>02913 <span class="comment">                                                         150,000</span>
<a name="l02914"></a>02914 <span class="comment">                                                         For example, if your suspend_clk frequency varies from 7.5 MHz to 10.5 MHz, then the value</span>
<a name="l02915"></a>02915 <span class="comment">                                                         needs to programmed is: power down scale = 10500/16 = 657 (rounded up; and fastest</span>
<a name="l02916"></a>02916 <span class="comment">                                                         frequency used). */</span>
<a name="l02917"></a>02917     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a22bf7aa2172b4244bbc5eb1c8ebc4f12">masterfiltbypass</a>             : 1;  <span class="comment">/**&lt; Master filter bypass. Not relevant for Cavium&apos;s configuration. */</span>
<a name="l02918"></a>02918     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a41c166c98dee8010292368da82024564">reserved_16_17</a>               : 2;
<a name="l02919"></a>02919     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a54455a06f6e65c4379efe18b04d4da05">frmscldwn</a>                    : 2;  <span class="comment">/**&lt; Frame scale down. Scales down device view of a SOF/USOF/ITP duration.</span>
<a name="l02920"></a>02920 <span class="comment">                                                         For SuperSpeed/high-speed mode:</span>
<a name="l02921"></a>02921 <span class="comment">                                                         0x0 = Interval is 125 us.</span>
<a name="l02922"></a>02922 <span class="comment">                                                         0x1 = Interval is 62.5 us.</span>
<a name="l02923"></a>02923 <span class="comment">                                                         0x2 = Interval is 31.25 us.</span>
<a name="l02924"></a>02924 <span class="comment">                                                         0x3 = Interval is 15.625 us.</span>
<a name="l02925"></a>02925 <span class="comment">                                                         For full speed mode, the scale down value is multiplied by 8. */</span>
<a name="l02926"></a>02926     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ad32223a72f3a12c7ff264d94b64f4d76">prtcapdir</a>                    : 2;  <span class="comment">/**&lt; Port capability direction. Always keep set to 0x1. */</span>
<a name="l02927"></a>02927     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a4dd38e340a74b43d31960fc431e117ff">coresoftreset</a>                : 1;  <span class="comment">/**&lt; Core soft reset: 1 = soft reset to core, 0 = no soft reset.</span>
<a name="l02928"></a>02928 <span class="comment">                                                         Clears the interrupts and all the UAHC()_* CSRs except the</span>
<a name="l02929"></a>02929 <span class="comment">                                                         following registers: UAHC()_GCTL, UAHC()_GUCTL, UAHC()_GSTS,</span>
<a name="l02930"></a>02930 <span class="comment">                                                         UAHC()_GRLSID, UAHC()_GGPIO, UAHC()_GUID, UAHC()_GUSB2PHYCFG(),</span>
<a name="l02931"></a>02931 <span class="comment">                                                         UAHC()_GUSB3PIPECTL().</span>
<a name="l02932"></a>02932 <span class="comment">                                                         When you reset PHYs (using UAHC()_GUSB2PHYCFG() or UAHC()_GUSB3PIPECTL()), you must keep</span>
<a name="l02933"></a>02933 <span class="comment">                                                         the</span>
<a name="l02934"></a>02934 <span class="comment">                                                         core in reset state until PHY clocks are stable. This controls the bus, RAM, and MAC</span>
<a name="l02935"></a>02935 <span class="comment">                                                         domain resets. */</span>
<a name="l02936"></a>02936     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#abe14480bfab9eddc54c31c32827934a6">sofitpsync</a>                   : 1;  <span class="comment">/**&lt; Synchronize ITP to reference clock. In host mode, if this bit is set to:</span>
<a name="l02937"></a>02937 <span class="comment">                                                         0 = The core keeps the UTMI/ULPI PHY on the first port in non-suspended state whenever</span>
<a name="l02938"></a>02938 <span class="comment">                                                         there is a SuperSpeed port that is not in Rx.Detect, SS.Disable, and U3 state.</span>
<a name="l02939"></a>02939 <span class="comment">                                                         1 = The core keeps the UTMI/ULPI PHY on the first port in non-suspended state whenever the</span>
<a name="l02940"></a>02940 <span class="comment">                                                         other non-SuperSpeed ports are not in suspended state.</span>
<a name="l02941"></a>02941 <span class="comment">                                                         This feature is useful because it saves power by suspending UTMI/ULPI when SuperSpeed only</span>
<a name="l02942"></a>02942 <span class="comment">                                                         is active and it helps resolve when the PHY does not transmit a host resume unless it is</span>
<a name="l02943"></a>02943 <span class="comment">                                                         placed in suspend state.</span>
<a name="l02944"></a>02944 <span class="comment">                                                         UAHC()_GUSB2PHYCFG()[SUSPHY] eventually decides to put the UTMI/ULPI PHY in to suspend</span>
<a name="l02945"></a>02945 <span class="comment">                                                         state. In addition, when this bit is set to 1, the core generates ITP off of the REF_CLK-</span>
<a name="l02946"></a>02946 <span class="comment">                                                         based counter. Otherwise, ITP and SOF are generated off of UTMI/ULPI_CLK[0] based counter.</span>
<a name="l02947"></a>02947 <span class="comment">                                                         To program the reference clock period inside the core, refer to UAHC()_GUCTL[REFCLKPER].</span>
<a name="l02948"></a>02948 <span class="comment">                                                         If you do not plan to ever use this feature or the UAHC()_GFLADJ[GFLADJ_REFCLK_LPM_SEL]</span>
<a name="l02949"></a>02949 <span class="comment">                                                         feature, the minimum frequency for the ref_clk can be as low as 32 KHz. You can connect</span>
<a name="l02950"></a>02950 <span class="comment">                                                         the</span>
<a name="l02951"></a>02951 <span class="comment">                                                         SUSPEND_CLK (as low as 32 KHz) to REF_CLK.</span>
<a name="l02952"></a>02952 <span class="comment">                                                         If you plan to enable hardware-based LPM (PORTPMSC[HLE] = 1), this feature cannot be used.</span>
<a name="l02953"></a>02953 <span class="comment">                                                         Turn off this feature by setting this bit to zero and use the</span>
<a name="l02954"></a>02954 <span class="comment">                                                         UAHC()_GFLADJ[GFLADJ_REFCLK_LPM_SEL] feature.</span>
<a name="l02955"></a>02955 <span class="comment">                                                         If you set this bit to 1, the UAHC()_GUSB2PHYCFG() [U2_FREECLK_EXISTS] bit must be set to</span>
<a name="l02956"></a>02956 <span class="comment">                                                         0. */</span>
<a name="l02957"></a>02957     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a870af434eaa11d32d8a5f89f7e198632">u1u2timerscale</a>               : 1;  <span class="comment">/**&lt; Disable U1/U2 timer scaledown. If set to 1, along with SCALEDOWN = 0x1, disables the scale</span>
<a name="l02958"></a>02958 <span class="comment">                                                         down of U1/U2 inactive timer values.</span>
<a name="l02959"></a>02959 <span class="comment">                                                         This is for simulation mode only. */</span>
<a name="l02960"></a>02960     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac255a7cf813f1eb2127dc226778aa322">debugattach</a>                  : 1;  <span class="comment">/**&lt; Debug attach. When this bit is set:</span>
<a name="l02961"></a>02961 <span class="comment">                                                         * SuperSpeed link proceeds directly to the polling-link state (UAHC()_DCTL[RS] = 1)</span>
<a name="l02962"></a>02962 <span class="comment">                                                         without checking remote termination.</span>
<a name="l02963"></a>02963 <span class="comment">                                                         * Link LFPS polling timeout is infinite.</span>
<a name="l02964"></a>02964 <span class="comment">                                                         * Polling timeout during TS1 is infinite (in case link is waiting for TXEQ to finish). */</span>
<a name="l02965"></a>02965     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a49cde3a21b45ed4175565cfc06bc6beb">ramclksel</a>                    : 2;  <span class="comment">/**&lt; RAM clock select. Always keep set to 0x0. */</span>
<a name="l02966"></a>02966     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a77c08d53cf345a02395ed964086a33c9">scaledown</a>                    : 2;  <span class="comment">/**&lt; Scale-down mode. When scale-down mode is enabled for simulation, the core uses scaled-down</span>
<a name="l02967"></a>02967 <span class="comment">                                                         timing values, resulting in faster simulations. When scale-down mode is disabled, actual</span>
<a name="l02968"></a>02968 <span class="comment">                                                         timing values are used. This is required for hardware operation.</span>
<a name="l02969"></a>02969 <span class="comment">                                                         High-speed/full-speed/low-speed modes:</span>
<a name="l02970"></a>02970 <span class="comment">                                                         0x0 = Disables all scale-downs. Actual timing values are used.</span>
<a name="l02971"></a>02971 <span class="comment">                                                         0x1 = Enables scale-down of all timing values. These include:</span>
<a name="l02972"></a>02972 <span class="comment">                                                         * Speed enumeration.</span>
<a name="l02973"></a>02973 <span class="comment">                                                         * HNP/SRP.</span>
<a name="l02974"></a>02974 <span class="comment">                                                         * Suspend and resume.</span>
<a name="l02975"></a>02975 <span class="comment">                                                         0x2 = N/A.</span>
<a name="l02976"></a>02976 <span class="comment">                                                         0x3 = Enables bits &lt;0&gt; and &lt;1&gt; scale-down timing values.</span>
<a name="l02977"></a>02977 <span class="comment">                                                         SuperSpeed mode:</span>
<a name="l02978"></a>02978 <span class="comment">                                                         0x0 = Disables all scale-downs. Actual timing values are used.</span>
<a name="l02979"></a>02979 <span class="comment">                                                         0x1 = Enables scaled down SuperSpeed timing and repeat values including:</span>
<a name="l02980"></a>02980 <span class="comment">                                                         * Number of TxEq training sequences reduce to eight.</span>
<a name="l02981"></a>02981 <span class="comment">                                                         * LFPS polling burst time reduce to 100 ns.</span>
<a name="l02982"></a>02982 <span class="comment">                                                         * LFPS warm reset receive reduce to 30 us. */</span>
<a name="l02983"></a>02983     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a9cb600d10638f7ac9a221e234167f9ae">disscramble</a>                  : 1;  <span class="comment">/**&lt; Disable scrambling. Transmit request to link partner on next transition to recovery or polling. */</span>
<a name="l02984"></a>02984     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a768aa0c10f708eec4c0ea7dd1c63f0a7">u2exit_lfps</a>                  : 1;  <span class="comment">/**&lt; LFPS U2 exit.</span>
<a name="l02985"></a>02985 <span class="comment">                                                         0 = The link treats 248 ns LFPS as a valid U2 exit.</span>
<a name="l02986"></a>02986 <span class="comment">                                                         1 = The link waits for 8 us of LFPS before it detects a valid U2 exit.</span>
<a name="l02987"></a>02987 <span class="comment">                                                         This bit is added to improve interoperability with a third party host controller. This</span>
<a name="l02988"></a>02988 <span class="comment">                                                         host controller in U2 state while performing receiver detection generates an LFPS glitch</span>
<a name="l02989"></a>02989 <span class="comment">                                                         of about 4s duration. This causes the device to exit from U2 state because the LFPS filter</span>
<a name="l02990"></a>02990 <span class="comment">                                                         value is 248 ns. With the new functionality enabled, the device can stay in U2 while</span>
<a name="l02991"></a>02991 <span class="comment">                                                         ignoring this glitch from the host controller. */</span>
<a name="l02992"></a>02992     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac4389796ebb25c43d724591b06db13f2">reserved_1_1</a>                 : 1;
<a name="l02993"></a>02993     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ae60bf39adb45c7a8b110ccae64bb8861">dsblclkgtng</a>                  : 1;  <span class="comment">/**&lt; Disable clock gating. When set to 1 and the core is in low power mode, internal clock</span>
<a name="l02994"></a>02994 <span class="comment">                                                         gating is disabled, which means the clocks are always running. This bit can be set to 1</span>
<a name="l02995"></a>02995 <span class="comment">                                                         after power-up reset. */</span>
<a name="l02996"></a>02996 <span class="preprocessor">#else</span>
<a name="l02997"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ae60bf39adb45c7a8b110ccae64bb8861">02997</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ae60bf39adb45c7a8b110ccae64bb8861">dsblclkgtng</a>                  : 1;
<a name="l02998"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac4389796ebb25c43d724591b06db13f2">02998</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac4389796ebb25c43d724591b06db13f2">reserved_1_1</a>                 : 1;
<a name="l02999"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a768aa0c10f708eec4c0ea7dd1c63f0a7">02999</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a768aa0c10f708eec4c0ea7dd1c63f0a7">u2exit_lfps</a>                  : 1;
<a name="l03000"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a9cb600d10638f7ac9a221e234167f9ae">03000</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a9cb600d10638f7ac9a221e234167f9ae">disscramble</a>                  : 1;
<a name="l03001"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a77c08d53cf345a02395ed964086a33c9">03001</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a77c08d53cf345a02395ed964086a33c9">scaledown</a>                    : 2;
<a name="l03002"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a49cde3a21b45ed4175565cfc06bc6beb">03002</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a49cde3a21b45ed4175565cfc06bc6beb">ramclksel</a>                    : 2;
<a name="l03003"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac255a7cf813f1eb2127dc226778aa322">03003</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ac255a7cf813f1eb2127dc226778aa322">debugattach</a>                  : 1;
<a name="l03004"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a870af434eaa11d32d8a5f89f7e198632">03004</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a870af434eaa11d32d8a5f89f7e198632">u1u2timerscale</a>               : 1;
<a name="l03005"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#abe14480bfab9eddc54c31c32827934a6">03005</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#abe14480bfab9eddc54c31c32827934a6">sofitpsync</a>                   : 1;
<a name="l03006"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a4dd38e340a74b43d31960fc431e117ff">03006</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a4dd38e340a74b43d31960fc431e117ff">coresoftreset</a>                : 1;
<a name="l03007"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ad32223a72f3a12c7ff264d94b64f4d76">03007</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#ad32223a72f3a12c7ff264d94b64f4d76">prtcapdir</a>                    : 2;
<a name="l03008"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a54455a06f6e65c4379efe18b04d4da05">03008</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a54455a06f6e65c4379efe18b04d4da05">frmscldwn</a>                    : 2;
<a name="l03009"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a41c166c98dee8010292368da82024564">03009</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a41c166c98dee8010292368da82024564">reserved_16_17</a>               : 2;
<a name="l03010"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a22bf7aa2172b4244bbc5eb1c8ebc4f12">03010</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a22bf7aa2172b4244bbc5eb1c8ebc4f12">masterfiltbypass</a>             : 1;
<a name="l03011"></a><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a8c7c20e96a353b45e6da9e6d266c393d">03011</a>     uint32_t <a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html#a8c7c20e96a353b45e6da9e6d266c393d">pwrdnscale</a>                   : 13;
<a name="l03012"></a>03012 <span class="preprocessor">#endif</span>
<a name="l03013"></a>03013 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gctl.html#ad561f51e618a480acfdab203b6c119a6">s</a>;
<a name="l03014"></a><a class="code" href="unioncvmx__uahcx__gctl.html#a4b156969166254c998915c17bc1c4b3c">03014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html">cvmx_uahcx_gctl_s</a>              <a class="code" href="unioncvmx__uahcx__gctl.html#a4b156969166254c998915c17bc1c4b3c">cn78xx</a>;
<a name="l03015"></a><a class="code" href="unioncvmx__uahcx__gctl.html#aa70e5acf5f6d72d4e22896485263f83c">03015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gctl_1_1cvmx__uahcx__gctl__s.html">cvmx_uahcx_gctl_s</a>              <a class="code" href="unioncvmx__uahcx__gctl.html#aa70e5acf5f6d72d4e22896485263f83c">cn78xxp1</a>;
<a name="l03016"></a>03016 };
<a name="l03017"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3831903e42fea3afc3f2b53cbb1ef288">03017</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gctl.html" title="cvmx_uahc::_gctl">cvmx_uahcx_gctl</a> <a class="code" href="unioncvmx__uahcx__gctl.html" title="cvmx_uahc::_gctl">cvmx_uahcx_gctl_t</a>;
<a name="l03018"></a>03018 <span class="comment"></span>
<a name="l03019"></a>03019 <span class="comment">/**</span>
<a name="l03020"></a>03020 <span class="comment"> * cvmx_uahc#_gdbgbmu</span>
<a name="l03021"></a>03021 <span class="comment"> *</span>
<a name="l03022"></a>03022 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03023"></a>03023 <span class="comment"> *</span>
<a name="l03024"></a>03024 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03025"></a>03025 <span class="comment"> */</span>
<a name="l03026"></a><a class="code" href="unioncvmx__uahcx__gdbgbmu.html">03026</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgbmu.html" title="cvmx_uahc::_gdbgbmu">cvmx_uahcx_gdbgbmu</a> {
<a name="l03027"></a><a class="code" href="unioncvmx__uahcx__gdbgbmu.html#a85467ef978d932af6bfb798820a3d1fb">03027</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbgbmu.html#a85467ef978d932af6bfb798820a3d1fb">u32</a>;
<a name="l03028"></a><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html">03028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html">cvmx_uahcx_gdbgbmu_s</a> {
<a name="l03029"></a>03029 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a4048f0a9e7e33092b1a5084ff7172096">bmu_bcu_dbg</a>                  : 24; <span class="comment">/**&lt; BMU_BCU debug information. */</span>
<a name="l03031"></a>03031     uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#ab53b806dae317474dfca2da6518dfadb">bmu_dcu_dbg</a>                  : 4;  <span class="comment">/**&lt; BMU_DCU debug information. */</span>
<a name="l03032"></a>03032     uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a18d1ab39de5f4ff6cceda77c50bb1964">bmu_ccu_dbg</a>                  : 4;  <span class="comment">/**&lt; BMU_CCU debug information. */</span>
<a name="l03033"></a>03033 <span class="preprocessor">#else</span>
<a name="l03034"></a><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a18d1ab39de5f4ff6cceda77c50bb1964">03034</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a18d1ab39de5f4ff6cceda77c50bb1964">bmu_ccu_dbg</a>                  : 4;
<a name="l03035"></a><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#ab53b806dae317474dfca2da6518dfadb">03035</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#ab53b806dae317474dfca2da6518dfadb">bmu_dcu_dbg</a>                  : 4;
<a name="l03036"></a><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a4048f0a9e7e33092b1a5084ff7172096">03036</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html#a4048f0a9e7e33092b1a5084ff7172096">bmu_bcu_dbg</a>                  : 24;
<a name="l03037"></a>03037 <span class="preprocessor">#endif</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbgbmu.html#ab609456cce2aae15e5e16768d207dabb">s</a>;
<a name="l03039"></a><a class="code" href="unioncvmx__uahcx__gdbgbmu.html#aedcf87a244063c3de204919306480fa7">03039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html">cvmx_uahcx_gdbgbmu_s</a>           <a class="code" href="unioncvmx__uahcx__gdbgbmu.html#aedcf87a244063c3de204919306480fa7">cn78xx</a>;
<a name="l03040"></a><a class="code" href="unioncvmx__uahcx__gdbgbmu.html#a016dd2fd633559fa8348efce482fa8a4">03040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgbmu_1_1cvmx__uahcx__gdbgbmu__s.html">cvmx_uahcx_gdbgbmu_s</a>           <a class="code" href="unioncvmx__uahcx__gdbgbmu.html#a016dd2fd633559fa8348efce482fa8a4">cn78xxp1</a>;
<a name="l03041"></a>03041 };
<a name="l03042"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aac288ed00f668d33550614568dfa35f0">03042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgbmu.html" title="cvmx_uahc::_gdbgbmu">cvmx_uahcx_gdbgbmu</a> <a class="code" href="unioncvmx__uahcx__gdbgbmu.html" title="cvmx_uahc::_gdbgbmu">cvmx_uahcx_gdbgbmu_t</a>;
<a name="l03043"></a>03043 <span class="comment"></span>
<a name="l03044"></a>03044 <span class="comment">/**</span>
<a name="l03045"></a>03045 <span class="comment"> * cvmx_uahc#_gdbgepinfo</span>
<a name="l03046"></a>03046 <span class="comment"> *</span>
<a name="l03047"></a>03047 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03048"></a>03048 <span class="comment"> *</span>
<a name="l03049"></a>03049 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03050"></a>03050 <span class="comment"> */</span>
<a name="l03051"></a><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html">03051</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html" title="cvmx_uahc::_gdbgepinfo">cvmx_uahcx_gdbgepinfo</a> {
<a name="l03052"></a><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#acc3f0c7ccbe9e4b4dd907019f0fe5208">03052</a>     uint64_t <a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#acc3f0c7ccbe9e4b4dd907019f0fe5208">u64</a>;
<a name="l03053"></a><a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html">03053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html">cvmx_uahcx_gdbgepinfo_s</a> {
<a name="l03054"></a>03054 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03055"></a>03055 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html#a26f03575d05b1407f2c8e9cb370eb8d1">endpt_dbg</a>                    : 64; <span class="comment">/**&lt; Endpoint debug information. */</span>
<a name="l03056"></a>03056 <span class="preprocessor">#else</span>
<a name="l03057"></a><a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html#a26f03575d05b1407f2c8e9cb370eb8d1">03057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html#a26f03575d05b1407f2c8e9cb370eb8d1">endpt_dbg</a>                    : 64;
<a name="l03058"></a>03058 <span class="preprocessor">#endif</span>
<a name="l03059"></a>03059 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#a7919829848650c470571a73128eb5d24">s</a>;
<a name="l03060"></a><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#a75d4bec3e97b79e1ec4d3569d08e441f">03060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html">cvmx_uahcx_gdbgepinfo_s</a>        <a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#a75d4bec3e97b79e1ec4d3569d08e441f">cn78xx</a>;
<a name="l03061"></a><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#a91536ca53e58fab0abdcf901132b63fa">03061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgepinfo_1_1cvmx__uahcx__gdbgepinfo__s.html">cvmx_uahcx_gdbgepinfo_s</a>        <a class="code" href="unioncvmx__uahcx__gdbgepinfo.html#a91536ca53e58fab0abdcf901132b63fa">cn78xxp1</a>;
<a name="l03062"></a>03062 };
<a name="l03063"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5e0356519adafeca13e5e9ec9d1e0040">03063</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgepinfo.html" title="cvmx_uahc::_gdbgepinfo">cvmx_uahcx_gdbgepinfo</a> <a class="code" href="unioncvmx__uahcx__gdbgepinfo.html" title="cvmx_uahc::_gdbgepinfo">cvmx_uahcx_gdbgepinfo_t</a>;
<a name="l03064"></a>03064 <span class="comment"></span>
<a name="l03065"></a>03065 <span class="comment">/**</span>
<a name="l03066"></a>03066 <span class="comment"> * cvmx_uahc#_gdbgfifospace</span>
<a name="l03067"></a>03067 <span class="comment"> *</span>
<a name="l03068"></a>03068 <span class="comment"> * This register is for debug purposes. It provides debug information on the internal status and</span>
<a name="l03069"></a>03069 <span class="comment"> * state machines. Global debug registers have design-specific information, and are used by state</span>
<a name="l03070"></a>03070 <span class="comment"> * machines. Global debug registers have design-specific information, and are used for debugging</span>
<a name="l03071"></a>03071 <span class="comment"> * purposes. These registers are not intended to be used by the customer. If any debug assistance</span>
<a name="l03072"></a>03072 <span class="comment"> * is needed for the silicon, contact customer support with a dump of these registers.</span>
<a name="l03073"></a>03073 <span class="comment"> *</span>
<a name="l03074"></a>03074 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03075"></a>03075 <span class="comment"> */</span>
<a name="l03076"></a><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html">03076</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html" title="cvmx_uahc::_gdbgfifospace">cvmx_uahcx_gdbgfifospace</a> {
<a name="l03077"></a><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#a7ebb40f50e127b758ea9dbd84991d727">03077</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#a7ebb40f50e127b758ea9dbd84991d727">u32</a>;
<a name="l03078"></a><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html">03078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html">cvmx_uahcx_gdbgfifospace_s</a> {
<a name="l03079"></a>03079 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03080"></a>03080 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#af37a7fcfbb9444cc46eddb8f01bc1cb6">spaceavailable</a>               : 16; <span class="comment">/**&lt; Space available in the selected FIFO. */</span>
<a name="l03081"></a>03081     uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#ad9263ffb824be7b6219a658023308dd8">reserved_8_15</a>                : 8;
<a name="l03082"></a>03082     uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#adc572836e4a28ec281e06c307ad8b66a">select</a>                       : 8;  <span class="comment">/**&lt; FIFO/queue select/port-select.</span>
<a name="l03083"></a>03083 <span class="comment">                                                         FIFO/queue select: &lt;7:5&gt; indicates the FIFO/queue type; &lt;4:0&gt; indicates the FIFO/queue</span>
<a name="l03084"></a>03084 <span class="comment">                                                         number.</span>
<a name="l03085"></a>03085 <span class="comment">                                                         For example, 0x21 refers to RxFIFO_1, and 0x5E refers to TxReqQ_30.</span>
<a name="l03086"></a>03086 <span class="comment">                                                         0x1F-0x0: TxFIFO_31 to TxFIFO_0.</span>
<a name="l03087"></a>03087 <span class="comment">                                                         0x3F-0x20: RxFIFO_31 to RxFIFO_0.</span>
<a name="l03088"></a>03088 <span class="comment">                                                         0x5F-0x40: TxReqQ_31 to TxReqQ_0.</span>
<a name="l03089"></a>03089 <span class="comment">                                                         0x7F-0x60: RxReqQ_31 to RxReqQ_0.</span>
<a name="l03090"></a>03090 <span class="comment">                                                         0x9F-0x80: RxInfoQ_31 to RxInfoQ_0.</span>
<a name="l03091"></a>03091 <span class="comment">                                                         0xA0: DescFetchQ.</span>
<a name="l03092"></a>03092 <span class="comment">                                                         0xA1: EventQ.</span>
<a name="l03093"></a>03093 <span class="comment">                                                         0xA2: ProtocolStatusQ.</span>
<a name="l03094"></a>03094 <span class="comment">                                                         Port-select: &lt;3:0&gt; selects the port-number when accessing UAHC()_GDBGLTSSM. */</span>
<a name="l03095"></a>03095 <span class="preprocessor">#else</span>
<a name="l03096"></a><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#adc572836e4a28ec281e06c307ad8b66a">03096</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#adc572836e4a28ec281e06c307ad8b66a">select</a>                       : 8;
<a name="l03097"></a><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#ad9263ffb824be7b6219a658023308dd8">03097</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#ad9263ffb824be7b6219a658023308dd8">reserved_8_15</a>                : 8;
<a name="l03098"></a><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#af37a7fcfbb9444cc46eddb8f01bc1cb6">03098</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html#af37a7fcfbb9444cc46eddb8f01bc1cb6">spaceavailable</a>               : 16;
<a name="l03099"></a>03099 <span class="preprocessor">#endif</span>
<a name="l03100"></a>03100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#a9e6c20f1c29d8cb44db70208b509b575">s</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#a114b037587d905b0c7b4e6bc9a7ec114">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html">cvmx_uahcx_gdbgfifospace_s</a>     <a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#a114b037587d905b0c7b4e6bc9a7ec114">cn78xx</a>;
<a name="l03102"></a><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#ae74baf1194eae64e544748dbe0b9e3e0">03102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgfifospace_1_1cvmx__uahcx__gdbgfifospace__s.html">cvmx_uahcx_gdbgfifospace_s</a>     <a class="code" href="unioncvmx__uahcx__gdbgfifospace.html#ae74baf1194eae64e544748dbe0b9e3e0">cn78xxp1</a>;
<a name="l03103"></a>03103 };
<a name="l03104"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6108b5a476033906fa98c3cb8c8e477a">03104</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgfifospace.html" title="cvmx_uahc::_gdbgfifospace">cvmx_uahcx_gdbgfifospace</a> <a class="code" href="unioncvmx__uahcx__gdbgfifospace.html" title="cvmx_uahc::_gdbgfifospace">cvmx_uahcx_gdbgfifospace_t</a>;
<a name="l03105"></a>03105 <span class="comment"></span>
<a name="l03106"></a>03106 <span class="comment">/**</span>
<a name="l03107"></a>03107 <span class="comment"> * cvmx_uahc#_gdbglnmcc</span>
<a name="l03108"></a>03108 <span class="comment"> *</span>
<a name="l03109"></a>03109 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03110"></a>03110 <span class="comment"> *</span>
<a name="l03111"></a>03111 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03112"></a>03112 <span class="comment"> */</span>
<a name="l03113"></a><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html">03113</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html" title="cvmx_uahc::_gdbglnmcc">cvmx_uahcx_gdbglnmcc</a> {
<a name="l03114"></a><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#a461a6019481b2bb160b5f206ae044f6f">03114</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#a461a6019481b2bb160b5f206ae044f6f">u32</a>;
<a name="l03115"></a><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html">03115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html">cvmx_uahcx_gdbglnmcc_s</a> {
<a name="l03116"></a>03116 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#aeb3fc5d8da38e275ce9423f3ecf4a1bc">reserved_9_31</a>                : 23;
<a name="l03118"></a>03118     uint32_t <a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#a01aec03be6c362a9898be4d9fe12d49e">lnmcc_berc</a>                   : 9;  <span class="comment">/**&lt; This field indicates the bit-error-rate information for the port selected in</span>
<a name="l03119"></a>03119 <span class="comment">                                                         UAHC()_GDBGFIFOSPACE[SELECT] (port-select).</span>
<a name="l03120"></a>03120 <span class="comment">                                                         This field is for debug purposes only. */</span>
<a name="l03121"></a>03121 <span class="preprocessor">#else</span>
<a name="l03122"></a><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#a01aec03be6c362a9898be4d9fe12d49e">03122</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#a01aec03be6c362a9898be4d9fe12d49e">lnmcc_berc</a>                   : 9;
<a name="l03123"></a><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#aeb3fc5d8da38e275ce9423f3ecf4a1bc">03123</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html#aeb3fc5d8da38e275ce9423f3ecf4a1bc">reserved_9_31</a>                : 23;
<a name="l03124"></a>03124 <span class="preprocessor">#endif</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#a1680f4eac7333b316709f1e2eee3791f">s</a>;
<a name="l03126"></a><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#a6460817f1001dd2dd5500de8b40a10d0">03126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html">cvmx_uahcx_gdbglnmcc_s</a>         <a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#a6460817f1001dd2dd5500de8b40a10d0">cn78xx</a>;
<a name="l03127"></a><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#aa0ebaee0aff97cd35bed73d7552b00e1">03127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglnmcc_1_1cvmx__uahcx__gdbglnmcc__s.html">cvmx_uahcx_gdbglnmcc_s</a>         <a class="code" href="unioncvmx__uahcx__gdbglnmcc.html#aa0ebaee0aff97cd35bed73d7552b00e1">cn78xxp1</a>;
<a name="l03128"></a>03128 };
<a name="l03129"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a84ccde4099dbcd3726b0912312457239">03129</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglnmcc.html" title="cvmx_uahc::_gdbglnmcc">cvmx_uahcx_gdbglnmcc</a> <a class="code" href="unioncvmx__uahcx__gdbglnmcc.html" title="cvmx_uahc::_gdbglnmcc">cvmx_uahcx_gdbglnmcc_t</a>;
<a name="l03130"></a>03130 <span class="comment"></span>
<a name="l03131"></a>03131 <span class="comment">/**</span>
<a name="l03132"></a>03132 <span class="comment"> * cvmx_uahc#_gdbglsp</span>
<a name="l03133"></a>03133 <span class="comment"> *</span>
<a name="l03134"></a>03134 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03135"></a>03135 <span class="comment"> *</span>
<a name="l03136"></a>03136 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03137"></a>03137 <span class="comment"> */</span>
<a name="l03138"></a><a class="code" href="unioncvmx__uahcx__gdbglsp.html">03138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglsp.html" title="cvmx_uahc::_gdbglsp">cvmx_uahcx_gdbglsp</a> {
<a name="l03139"></a><a class="code" href="unioncvmx__uahcx__gdbglsp.html#ae1fa85a91129ab69ec41729adaab4002">03139</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbglsp.html#ae1fa85a91129ab69ec41729adaab4002">u32</a>;
<a name="l03140"></a><a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html">03140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html">cvmx_uahcx_gdbglsp_s</a> {
<a name="l03141"></a>03141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03142"></a>03142 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html#abe9fee50b68abcf125b329deb9973c4d">lsp_dbg</a>                      : 32; <span class="comment">/**&lt; LSP debug information. */</span>
<a name="l03143"></a>03143 <span class="preprocessor">#else</span>
<a name="l03144"></a><a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html#abe9fee50b68abcf125b329deb9973c4d">03144</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html#abe9fee50b68abcf125b329deb9973c4d">lsp_dbg</a>                      : 32;
<a name="l03145"></a>03145 <span class="preprocessor">#endif</span>
<a name="l03146"></a>03146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbglsp.html#afb4c73f1895065252e82d4f911da3edc">s</a>;
<a name="l03147"></a><a class="code" href="unioncvmx__uahcx__gdbglsp.html#a4833329ec712fe475a6e9858be8fe944">03147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html">cvmx_uahcx_gdbglsp_s</a>           <a class="code" href="unioncvmx__uahcx__gdbglsp.html#a4833329ec712fe475a6e9858be8fe944">cn78xx</a>;
<a name="l03148"></a><a class="code" href="unioncvmx__uahcx__gdbglsp.html#ac2c8dde0c486854b2ab0c1ead2618c86">03148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglsp_1_1cvmx__uahcx__gdbglsp__s.html">cvmx_uahcx_gdbglsp_s</a>           <a class="code" href="unioncvmx__uahcx__gdbglsp.html#ac2c8dde0c486854b2ab0c1ead2618c86">cn78xxp1</a>;
<a name="l03149"></a>03149 };
<a name="l03150"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aee36e6be0c324879a2b32ba0c9f9e229">03150</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglsp.html" title="cvmx_uahc::_gdbglsp">cvmx_uahcx_gdbglsp</a> <a class="code" href="unioncvmx__uahcx__gdbglsp.html" title="cvmx_uahc::_gdbglsp">cvmx_uahcx_gdbglsp_t</a>;
<a name="l03151"></a>03151 <span class="comment"></span>
<a name="l03152"></a>03152 <span class="comment">/**</span>
<a name="l03153"></a>03153 <span class="comment"> * cvmx_uahc#_gdbglspmux</span>
<a name="l03154"></a>03154 <span class="comment"> *</span>
<a name="l03155"></a>03155 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03156"></a>03156 <span class="comment"> *</span>
<a name="l03157"></a>03157 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03158"></a>03158 <span class="comment"> */</span>
<a name="l03159"></a><a class="code" href="unioncvmx__uahcx__gdbglspmux.html">03159</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglspmux.html" title="cvmx_uahc::_gdbglspmux">cvmx_uahcx_gdbglspmux</a> {
<a name="l03160"></a><a class="code" href="unioncvmx__uahcx__gdbglspmux.html#aa351b975d4c8bb8600136043803dd7e4">03160</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbglspmux.html#aa351b975d4c8bb8600136043803dd7e4">u32</a>;
<a name="l03161"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html">03161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html">cvmx_uahcx_gdbglspmux_s</a> {
<a name="l03162"></a>03162 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03163"></a>03163 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75f07ad43ac297e254a291e478c1313f">reserved_24_31</a>               : 8;
<a name="l03164"></a>03164     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a2ee71c4a73e5d4b187451643a2b8ee24">latraceportmuxselect</a>         : 8;  <span class="comment">/**&lt; logic_analyzer_trace port multiplexer select. Only bits&lt;21:16&gt; are used. For details on</span>
<a name="l03165"></a>03165 <span class="comment">                                                         how the mux controls the debug traces, refer to the Verilog file.</span>
<a name="l03166"></a>03166 <span class="comment">                                                         A value of 0x3F drives 0s on the logic_analyzer_trace signal. If you plan to OR (instead</span>
<a name="l03167"></a>03167 <span class="comment">                                                         using a mux) this signal with other trace signals in your system to generate a common</span>
<a name="l03168"></a>03168 <span class="comment">                                                         trace signal, you can use this feature. */</span>
<a name="l03169"></a>03169     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a3529a1dd13cbb6bff05c54d42cc9d3a3">endbc</a>                        : 1;  <span class="comment">/**&lt; Enable debugging of the debug capability LSP. Use HOSTSELECT to select the DbC LSP debug</span>
<a name="l03170"></a>03170 <span class="comment">                                                         information presented in the GDBGLSP register. */</span>
<a name="l03171"></a>03171     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75d197d13bd398f389f5d8cb3207b463">reserved_14_14</a>               : 1;
<a name="l03172"></a>03172     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a5c43624aa455f75e6ccc6868371669af">hostselect</a>                   : 14; <span class="comment">/**&lt; Host select. Selects the LSP debug information presented in UAHC()_GDBGLSP. */</span>
<a name="l03173"></a>03173 <span class="preprocessor">#else</span>
<a name="l03174"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a5c43624aa455f75e6ccc6868371669af">03174</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a5c43624aa455f75e6ccc6868371669af">hostselect</a>                   : 14;
<a name="l03175"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75d197d13bd398f389f5d8cb3207b463">03175</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75d197d13bd398f389f5d8cb3207b463">reserved_14_14</a>               : 1;
<a name="l03176"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a3529a1dd13cbb6bff05c54d42cc9d3a3">03176</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a3529a1dd13cbb6bff05c54d42cc9d3a3">endbc</a>                        : 1;
<a name="l03177"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a2ee71c4a73e5d4b187451643a2b8ee24">03177</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a2ee71c4a73e5d4b187451643a2b8ee24">latraceportmuxselect</a>         : 8;
<a name="l03178"></a><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75f07ad43ac297e254a291e478c1313f">03178</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html#a75f07ad43ac297e254a291e478c1313f">reserved_24_31</a>               : 8;
<a name="l03179"></a>03179 <span class="preprocessor">#endif</span>
<a name="l03180"></a>03180 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbglspmux.html#aff6762516f499b42be62a52bec1d21e3">s</a>;
<a name="l03181"></a><a class="code" href="unioncvmx__uahcx__gdbglspmux.html#abad7d5b292204bb7f2775897ee4bac8d">03181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html">cvmx_uahcx_gdbglspmux_s</a>        <a class="code" href="unioncvmx__uahcx__gdbglspmux.html#abad7d5b292204bb7f2775897ee4bac8d">cn78xx</a>;
<a name="l03182"></a><a class="code" href="unioncvmx__uahcx__gdbglspmux.html#afad84dfb568e9267513872102367ef6d">03182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbglspmux_1_1cvmx__uahcx__gdbglspmux__s.html">cvmx_uahcx_gdbglspmux_s</a>        <a class="code" href="unioncvmx__uahcx__gdbglspmux.html#afad84dfb568e9267513872102367ef6d">cn78xxp1</a>;
<a name="l03183"></a>03183 };
<a name="l03184"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a6882347c778ad206656cd1d74e64fdc2">03184</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbglspmux.html" title="cvmx_uahc::_gdbglspmux">cvmx_uahcx_gdbglspmux</a> <a class="code" href="unioncvmx__uahcx__gdbglspmux.html" title="cvmx_uahc::_gdbglspmux">cvmx_uahcx_gdbglspmux_t</a>;
<a name="l03185"></a>03185 <span class="comment"></span>
<a name="l03186"></a>03186 <span class="comment">/**</span>
<a name="l03187"></a>03187 <span class="comment"> * cvmx_uahc#_gdbgltssm</span>
<a name="l03188"></a>03188 <span class="comment"> *</span>
<a name="l03189"></a>03189 <span class="comment"> * In multiport host configuration, the port number is defined by</span>
<a name="l03190"></a>03190 <span class="comment"> * UAHC()_GDBGFIFOSPACE[SELECT]&lt;3:0&gt;. Value of this register may change immediately after reset.</span>
<a name="l03191"></a>03191 <span class="comment"> * See description in UAHC()_GDBGFIFOSPACE.</span>
<a name="l03192"></a>03192 <span class="comment"> *</span>
<a name="l03193"></a>03193 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03194"></a>03194 <span class="comment"> */</span>
<a name="l03195"></a><a class="code" href="unioncvmx__uahcx__gdbgltssm.html">03195</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgltssm.html" title="cvmx_uahc::_gdbgltssm">cvmx_uahcx_gdbgltssm</a> {
<a name="l03196"></a><a class="code" href="unioncvmx__uahcx__gdbgltssm.html#a1fce1c6f68afe59d5823e939eca83779">03196</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdbgltssm.html#a1fce1c6f68afe59d5823e939eca83779">u32</a>;
<a name="l03197"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html">03197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html">cvmx_uahcx_gdbgltssm_s</a> {
<a name="l03198"></a>03198 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03199"></a>03199 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#af31d11e72ff700169d8a9597f33a5086">reserved_27_31</a>               : 5;
<a name="l03200"></a>03200     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a677a38233d7871b4bd3375a3879cb623">ltdbtimeout</a>                  : 1;  <span class="comment">/**&lt; LTDB timeout. */</span>
<a name="l03201"></a>03201     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a9254f0ce89a1fd101855f8def0f4063b">ltdblinkstate</a>                : 4;  <span class="comment">/**&lt; LTDB link state. */</span>
<a name="l03202"></a>03202     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a0517a5e937bdbd957775be3e3fb7cb77">ltdbsubstate</a>                 : 4;  <span class="comment">/**&lt; LTDB substate. */</span>
<a name="l03203"></a>03203     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a4b8166928f6db4d7382686592ab1a7ad">debugpipestatus</a>              : 18; <span class="comment">/**&lt; Debug PIPE status.</span>
<a name="l03204"></a>03204 <span class="comment">                                                         _ &lt;17&gt; Elastic buffer mode.</span>
<a name="l03205"></a>03205 <span class="comment">                                                         _ &lt;16&gt; TX elec idle.</span>
<a name="l03206"></a>03206 <span class="comment">                                                         _ &lt;15&gt; RX polarity.</span>
<a name="l03207"></a>03207 <span class="comment">                                                         _ &lt;14&gt; TX Detect RX/loopback.</span>
<a name="l03208"></a>03208 <span class="comment">                                                         _ &lt;13:11&gt; LTSSM PHY command state.</span>
<a name="l03209"></a>03209 <span class="comment">                                                         _ 0x0 = PHY_IDLE (PHY command state is in IDLE. No PHY request is pending).</span>
<a name="l03210"></a>03210 <span class="comment">                                                         _ 0x1 = PHY_DET (Request to start receiver detection).</span>
<a name="l03211"></a>03211 <span class="comment">                                                         _ 0x2 = PHY_DET_3 (Wait for Phy_Status (receiver detection)).</span>
<a name="l03212"></a>03212 <span class="comment">                                                         _ 0x3 = PHY_PWR_DLY (delay Pipe3_PowerDown P0 -&gt; P1/P2/P3 request).</span>
<a name="l03213"></a>03213 <span class="comment">                                                         _ 0x4 = PHY_PWR_A (delay for internal logic).</span>
<a name="l03214"></a>03214 <span class="comment">                                                         _ 0x5 = PHY_PWR_B (wait for Phy_Status(Power-state change request)).</span>
<a name="l03215"></a>03215 <span class="comment">                                                         _ &lt;10:9&gt; Power down.</span>
<a name="l03216"></a>03216 <span class="comment">                                                         _ &lt;8&gt; RxEq train.</span>
<a name="l03217"></a>03217 <span class="comment">                                                         _ &lt;7:6&gt; TX deemphasis.</span>
<a name="l03218"></a>03218 <span class="comment">                                                         _ &lt;5:3&gt; LTSSM clock state.</span>
<a name="l03219"></a>03219 <span class="comment">                                                         _ 0x0 = CLK_NORM (PHY is in non-P3 state and PCLK is running).</span>
<a name="l03220"></a>03220 <span class="comment">                                                         _ 0x1 = CLK_TO_P3 (P3 entry request to PHY).</span>
<a name="l03221"></a>03221 <span class="comment">                                                         _ 0x2 = CLK_WAIT1 (wait for Phy_Status (P3 request)).</span>
<a name="l03222"></a>03222 <span class="comment">                                                         _ 0x3 = CLK_P3 (PHY is in P3 and PCLK is not running).</span>
<a name="l03223"></a>03223 <span class="comment">                                                         _ 0x4 = CLK_TO_P0 (P3 exit request to PHY).</span>
<a name="l03224"></a>03224 <span class="comment">                                                         _ 0x5 = CLK_WAIT2 (Wait for Phy_Status (P3 exit request)).</span>
<a name="l03225"></a>03225 <span class="comment">                                                         _ &lt;2&gt; TX swing.</span>
<a name="l03226"></a>03226 <span class="comment">                                                         _ &lt;1&gt; RX termination.</span>
<a name="l03227"></a>03227 <span class="comment">                                                         _ &lt;0&gt; TX 1s/0s. */</span>
<a name="l03228"></a>03228 <span class="preprocessor">#else</span>
<a name="l03229"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a4b8166928f6db4d7382686592ab1a7ad">03229</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a4b8166928f6db4d7382686592ab1a7ad">debugpipestatus</a>              : 18;
<a name="l03230"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a0517a5e937bdbd957775be3e3fb7cb77">03230</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a0517a5e937bdbd957775be3e3fb7cb77">ltdbsubstate</a>                 : 4;
<a name="l03231"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a9254f0ce89a1fd101855f8def0f4063b">03231</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a9254f0ce89a1fd101855f8def0f4063b">ltdblinkstate</a>                : 4;
<a name="l03232"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a677a38233d7871b4bd3375a3879cb623">03232</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#a677a38233d7871b4bd3375a3879cb623">ltdbtimeout</a>                  : 1;
<a name="l03233"></a><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#af31d11e72ff700169d8a9597f33a5086">03233</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html#af31d11e72ff700169d8a9597f33a5086">reserved_27_31</a>               : 5;
<a name="l03234"></a>03234 <span class="preprocessor">#endif</span>
<a name="l03235"></a>03235 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdbgltssm.html#a77cd16b3faa719160ba15cc9c8d889b5">s</a>;
<a name="l03236"></a><a class="code" href="unioncvmx__uahcx__gdbgltssm.html#a6729be3f2ee4ce2e71202770149756e2">03236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html">cvmx_uahcx_gdbgltssm_s</a>         <a class="code" href="unioncvmx__uahcx__gdbgltssm.html#a6729be3f2ee4ce2e71202770149756e2">cn78xx</a>;
<a name="l03237"></a><a class="code" href="unioncvmx__uahcx__gdbgltssm.html#ae1252654a88d939f5f006431b32ab6d1">03237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdbgltssm_1_1cvmx__uahcx__gdbgltssm__s.html">cvmx_uahcx_gdbgltssm_s</a>         <a class="code" href="unioncvmx__uahcx__gdbgltssm.html#ae1252654a88d939f5f006431b32ab6d1">cn78xxp1</a>;
<a name="l03238"></a>03238 };
<a name="l03239"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a14ad42394629ad9b6344ae16bfff8de7">03239</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdbgltssm.html" title="cvmx_uahc::_gdbgltssm">cvmx_uahcx_gdbgltssm</a> <a class="code" href="unioncvmx__uahcx__gdbgltssm.html" title="cvmx_uahc::_gdbgltssm">cvmx_uahcx_gdbgltssm_t</a>;
<a name="l03240"></a>03240 <span class="comment"></span>
<a name="l03241"></a>03241 <span class="comment">/**</span>
<a name="l03242"></a>03242 <span class="comment"> * cvmx_uahc#_gdmahlratio</span>
<a name="l03243"></a>03243 <span class="comment"> *</span>
<a name="l03244"></a>03244 <span class="comment"> * This register specifies the relative priority of the SuperSpeed FIFOs with respect to the</span>
<a name="l03245"></a>03245 <span class="comment"> * high-speed/full-speed/low-speed FIFOs. The DMA arbiter prioritizes the high-speed/full-speed</span>
<a name="l03246"></a>03246 <span class="comment"> * /low-speed round-robin arbiter group every DMA high-low priority ratio grants as indicated in</span>
<a name="l03247"></a>03247 <span class="comment"> * the register separately for TX and RX.</span>
<a name="l03248"></a>03248 <span class="comment"> *</span>
<a name="l03249"></a>03249 <span class="comment"> * To illustrate, consider that all FIFOs are requesting access simultaneously, and the ratio is</span>
<a name="l03250"></a>03250 <span class="comment"> * 4. SuperSpeed gets priority for four packets, high-speed/full-speed/low-speed gets priority</span>
<a name="l03251"></a>03251 <span class="comment"> * for one packet, SuperSpeed gets priority for four packets, high-speed/full-speed/low-speed</span>
<a name="l03252"></a>03252 <span class="comment"> * gets priority for one packet, and so on.</span>
<a name="l03253"></a>03253 <span class="comment"> *</span>
<a name="l03254"></a>03254 <span class="comment"> * If FIFOs from both speed groups are not requesting access simultaneously then:</span>
<a name="l03255"></a>03255 <span class="comment"> * * If SuperSpeed got grants four out of the last four times, then high-speed/full-speed/</span>
<a name="l03256"></a>03256 <span class="comment"> * low-speed get the priority on any future request.</span>
<a name="l03257"></a>03257 <span class="comment"> * * If high-speed/full-speed/low-speed got the grant last time, SuperSpeed gets the priority on</span>
<a name="l03258"></a>03258 <span class="comment"> * the next request.</span>
<a name="l03259"></a>03259 <span class="comment"> *</span>
<a name="l03260"></a>03260 <span class="comment"> * If there is a valid request on either SuperSpeed or high-speed/full-speed/low-speed, a grant</span>
<a name="l03261"></a>03261 <span class="comment"> * is always awarded; there is no idle.</span>
<a name="l03262"></a>03262 <span class="comment"> *</span>
<a name="l03263"></a>03263 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03264"></a>03264 <span class="comment"> */</span>
<a name="l03265"></a><a class="code" href="unioncvmx__uahcx__gdmahlratio.html">03265</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdmahlratio.html" title="cvmx_uahc::_gdmahlratio">cvmx_uahcx_gdmahlratio</a> {
<a name="l03266"></a><a class="code" href="unioncvmx__uahcx__gdmahlratio.html#ab9462d9bc7b7c6b3b274fa44f67376da">03266</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gdmahlratio.html#ab9462d9bc7b7c6b3b274fa44f67376da">u32</a>;
<a name="l03267"></a><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html">03267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html">cvmx_uahcx_gdmahlratio_s</a> {
<a name="l03268"></a>03268 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03269"></a>03269 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a24bd6cd1d6954b32c1a1d028e5f6db7b">reserved_13_31</a>               : 19;
<a name="l03270"></a>03270     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a9c06c12d8478c709a888a0d3efaf83cd">rx_ratio</a>                     : 5;  <span class="comment">/**&lt; Speed ratio for RX arbitration. */</span>
<a name="l03271"></a>03271     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#aef09716c0aa042a9a554c82579c33c8d">reserved_5_7</a>                 : 3;
<a name="l03272"></a>03272     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#ae6114b70360fb47f5414b0814ddf8adb">tx_ratio</a>                     : 5;  <span class="comment">/**&lt; Speed ratio for TX arbitration. */</span>
<a name="l03273"></a>03273 <span class="preprocessor">#else</span>
<a name="l03274"></a><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#ae6114b70360fb47f5414b0814ddf8adb">03274</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#ae6114b70360fb47f5414b0814ddf8adb">tx_ratio</a>                     : 5;
<a name="l03275"></a><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#aef09716c0aa042a9a554c82579c33c8d">03275</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#aef09716c0aa042a9a554c82579c33c8d">reserved_5_7</a>                 : 3;
<a name="l03276"></a><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a9c06c12d8478c709a888a0d3efaf83cd">03276</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a9c06c12d8478c709a888a0d3efaf83cd">rx_ratio</a>                     : 5;
<a name="l03277"></a><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a24bd6cd1d6954b32c1a1d028e5f6db7b">03277</a>     uint32_t <a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html#a24bd6cd1d6954b32c1a1d028e5f6db7b">reserved_13_31</a>               : 19;
<a name="l03278"></a>03278 <span class="preprocessor">#endif</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gdmahlratio.html#a892801d8c77b53c6d910cb1dd98b0810">s</a>;
<a name="l03280"></a><a class="code" href="unioncvmx__uahcx__gdmahlratio.html#a8ccd30b4fd7866e58e8ebdf184cf5acc">03280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html">cvmx_uahcx_gdmahlratio_s</a>       <a class="code" href="unioncvmx__uahcx__gdmahlratio.html#a8ccd30b4fd7866e58e8ebdf184cf5acc">cn78xx</a>;
<a name="l03281"></a><a class="code" href="unioncvmx__uahcx__gdmahlratio.html#ad5017bd0f7991091d37e964af19a41f8">03281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gdmahlratio_1_1cvmx__uahcx__gdmahlratio__s.html">cvmx_uahcx_gdmahlratio_s</a>       <a class="code" href="unioncvmx__uahcx__gdmahlratio.html#ad5017bd0f7991091d37e964af19a41f8">cn78xxp1</a>;
<a name="l03282"></a>03282 };
<a name="l03283"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a8d3ff940ff68bdd8d348a71dd9a6d8c3">03283</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gdmahlratio.html" title="cvmx_uahc::_gdmahlratio">cvmx_uahcx_gdmahlratio</a> <a class="code" href="unioncvmx__uahcx__gdmahlratio.html" title="cvmx_uahc::_gdmahlratio">cvmx_uahcx_gdmahlratio_t</a>;
<a name="l03284"></a>03284 <span class="comment"></span>
<a name="l03285"></a>03285 <span class="comment">/**</span>
<a name="l03286"></a>03286 <span class="comment"> * cvmx_uahc#_gfladj</span>
<a name="l03287"></a>03287 <span class="comment"> *</span>
<a name="l03288"></a>03288 <span class="comment"> * This register provides options for the software to control the core behavior with respect to</span>
<a name="l03289"></a>03289 <span class="comment"> * SOF (start of frame) and ITP (isochronous timestamp packet) timers and frame timer</span>
<a name="l03290"></a>03290 <span class="comment"> * functionality. It provides the option to override the sideband signal fladj_30mhz_reg. In</span>
<a name="l03291"></a>03291 <span class="comment"> * addition, it enables running SOF or ITP frame timer counters completely off of the REF_CLK.</span>
<a name="l03292"></a>03292 <span class="comment"> * This facilitates hardware LPM in host mode with the SOF or ITP counters being run off of the</span>
<a name="l03293"></a>03293 <span class="comment"> * REF_CLK signal.</span>
<a name="l03294"></a>03294 <span class="comment"> *</span>
<a name="l03295"></a>03295 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03296"></a>03296 <span class="comment"> */</span>
<a name="l03297"></a><a class="code" href="unioncvmx__uahcx__gfladj.html">03297</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gfladj.html" title="cvmx_uahc::_gfladj">cvmx_uahcx_gfladj</a> {
<a name="l03298"></a><a class="code" href="unioncvmx__uahcx__gfladj.html#a06ccc5849e0d987fe0f721bd720c56ed">03298</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gfladj.html#a06ccc5849e0d987fe0f721bd720c56ed">u32</a>;
<a name="l03299"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html">03299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html">cvmx_uahcx_gfladj_s</a> {
<a name="l03300"></a>03300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03301"></a>03301 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac51c509fa1cd83789d47238f078c82cc">gfladj_refclk_240mhzdecr_pls1</a> : 1; <span class="comment">/**&lt; This field indicates that the decrement value that the controller applies for each REF_CLK</span>
<a name="l03302"></a>03302 <span class="comment">                                                         must be GFLADJ_REFCLK_240MHZ_DECR and GFLADJ_REFCLK_240MHZ_DECR +1 alternatively on each</span>
<a name="l03303"></a>03303 <span class="comment">                                                         REF_CLK. Set this bit to 1 only if [GFLADJ_REFCLK_LPM_SEL] is set to 1 and the fractional</span>
<a name="l03304"></a>03304 <span class="comment">                                                         component of 240/ref_frequency is greater than or equal to 0.5.</span>
<a name="l03305"></a>03305 <span class="comment">                                                         Example:</span>
<a name="l03306"></a>03306 <span class="comment">                                                         If the REF_CLK is 19.2 MHz then:</span>
<a name="l03307"></a>03307 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 52.</span>
<a name="l03308"></a>03308 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = (240/19.2) = 12.5.</span>
<a name="l03309"></a>03309 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZDECR_PLS1] = 1.</span>
<a name="l03310"></a>03310 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03311"></a>03311 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 41.</span>
<a name="l03312"></a>03312 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = (240/24) = 10.</span>
<a name="l03313"></a>03313 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZDECR_PLS1] = 0. */</span>
<a name="l03314"></a>03314     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a1ba41fd66ad3bf044547a845b0648675">gfladj_refclk_240mhz_decr</a>    : 7;  <span class="comment">/**&lt; This field indicates the decrement value that the controller applies for each REF_CLK in</span>
<a name="l03315"></a>03315 <span class="comment">                                                         order to derive a frame timer in terms of a 240-MHz clock. This field must be programmed</span>
<a name="l03316"></a>03316 <span class="comment">                                                         to a nonzero value only if [GFLADJ_REFCLK_LPM_SEL] is set to 1.</span>
<a name="l03317"></a>03317 <span class="comment">                                                         The value is derived as follows:</span>
<a name="l03318"></a>03318 <span class="comment">                                                         _ [GFLADJ_REFCLK_240MHZ_DECR] = 240/ref_clk_frequency</span>
<a name="l03319"></a>03319 <span class="comment">                                                         Examples:</span>
<a name="l03320"></a>03320 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03321"></a>03321 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 41.</span>
<a name="l03322"></a>03322 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/24 = 10.</span>
<a name="l03323"></a>03323 <span class="comment">                                                         If the REF_CLK is 48 MHz then:</span>
<a name="l03324"></a>03324 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 20.</span>
<a name="l03325"></a>03325 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/48 = 5.</span>
<a name="l03326"></a>03326 <span class="comment">                                                         If the REF_CLK is 17 MHz then:</span>
<a name="l03327"></a>03327 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 58.</span>
<a name="l03328"></a>03328 <span class="comment">                                                         * [GFLADJ_REFCLK_240MHZ_DECR] = 240/17 = 14. */</span>
<a name="l03329"></a>03329     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a5eeef6db13edf2b11d98c8b7de347187">gfladj_refclk_lpm_sel</a>        : 1;  <span class="comment">/**&lt; This bit enables the functionality of running SOF/ITP counters on the REF_CLK.</span>
<a name="l03330"></a>03330 <span class="comment">                                                         This bit must not be set to 1 if UAHC()_GCTL[SOFITPSYNC] = 1. Similarly, if</span>
<a name="l03331"></a>03331 <span class="comment">                                                         GFLADJ_REFCLK_LPM_SEL = 1, UAHC()_GCTL[SOFITPSYNC] must not be set to 1.</span>
<a name="l03332"></a>03332 <span class="comment">                                                         When GFLADJ_REFCLK_LPM_SEL = 1 the overloading of the suspend control of the USB 2.0 first</span>
<a name="l03333"></a>03333 <span class="comment">                                                         port PHY (UTMI) with USB 3.0 port states is removed. Note that the REF_CLK frequencies</span>
<a name="l03334"></a>03334 <span class="comment">                                                         supported in this mode are 16/17/19.2/20/24/39.7/40 MHz. */</span>
<a name="l03335"></a>03335     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aa128bba8380b5143fed0bd5c03eb9c5e">reserved_22_22</a>               : 1;
<a name="l03336"></a>03336     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac4c8cee823a52ddfc6b7b7cb3507f5b3">gfladj_refclk_fladj</a>          : 14; <span class="comment">/**&lt; This field indicates the frame length adjustment to be applied when SOF/ITP counter is</span>
<a name="l03337"></a>03337 <span class="comment">                                                         running off of the REF_CLK. This register value is used to adjust:.</span>
<a name="l03338"></a>03338 <span class="comment">                                                         * ITP interval when UAHC()_GCTL[SOFITPSYNC] = 1</span>
<a name="l03339"></a>03339 <span class="comment">                                                         * both SOF and ITP interval when [GFLADJ_REFCLK_LPM_SEL] = 1.</span>
<a name="l03340"></a>03340 <span class="comment">                                                         This field must be programmed to a nonzero value only if [GFLADJ_REFCLK_LPM_SEL] = 1 or</span>
<a name="l03341"></a>03341 <span class="comment">                                                         UAHC()_GCTL[SOFITPSYNC] = 1.</span>
<a name="l03342"></a>03342 <span class="comment">                                                         The value is derived as below:</span>
<a name="l03343"></a>03343 <span class="comment">                                                         _ FLADJ_REF_CLK_FLADJ = ((125000/ref_clk_period_integer) - (125000/ref_clk_period)) *</span>
<a name="l03344"></a>03344 <span class="comment">                                                         ref_clk_period</span>
<a name="l03345"></a>03345 <span class="comment">                                                         where,</span>
<a name="l03346"></a>03346 <span class="comment">                                                         * the ref_clk_period_integer is the integer value of the REF_CLK period got by truncating</span>
<a name="l03347"></a>03347 <span class="comment">                                                         the decimal (fractional) value that is programmed in UAHC()_GUCTL[REFCLKPER].</span>
<a name="l03348"></a>03348 <span class="comment">                                                         * the ref_clk_period is the REF_CLK period including the fractional value.</span>
<a name="l03349"></a>03349 <span class="comment">                                                         Examples:</span>
<a name="l03350"></a>03350 <span class="comment">                                                         If the REF_CLK is 24 MHz then:</span>
<a name="l03351"></a>03351 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 41.</span>
<a name="l03352"></a>03352 <span class="comment">                                                         * GLADJ_REFCLK_FLADJ = ((125000/41) -</span>
<a name="l03353"></a>03353 <span class="comment">                                                         (125000/41.6666)) * 41.6666 = 2032 (ignoring the fractional value).</span>
<a name="l03354"></a>03354 <span class="comment">                                                         If the REF_CLK is 48 MHz then:</span>
<a name="l03355"></a>03355 <span class="comment">                                                         * UAHC()_GUCTL[REFCLKPER] = 20.</span>
<a name="l03356"></a>03356 <span class="comment">                                                         * GLADJ_REFCLK_FLADJ = ((125000/20) -</span>
<a name="l03357"></a>03357 <span class="comment">                                                         (125000/20.8333)) * 20.8333 = 5208 (ignoring the fractional value). */</span>
<a name="l03358"></a>03358     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aecf9ae9535840be9f1dbc6e7a9d74033">gfladj_30mhz_reg_sel</a>         : 1;  <span class="comment">/**&lt; This field selects whether to use the input signal fladj_30mhz_reg or the [GFLADJ_30MHZ]</span>
<a name="l03359"></a>03359 <span class="comment">                                                         to</span>
<a name="l03360"></a>03360 <span class="comment">                                                         adjust the frame length for the SOF/ITP. When this bit is set to, 1, the controller uses</span>
<a name="l03361"></a>03361 <span class="comment">                                                         [GFLADJ_30MHZ] value 0x0, the controller uses the input signal fladj_30mhz_reg value. */</span>
<a name="l03362"></a>03362     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a4187b993041ec963c194ab63e5897d66">reserved_6_6</a>                 : 1;
<a name="l03363"></a>03363     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a68bb06d2c97da5b1e6023b58efbffc3c">gfladj_30mhz</a>                 : 6;  <span class="comment">/**&lt; This field indicates the value that is used for frame length adjustment instead of</span>
<a name="l03364"></a>03364 <span class="comment">                                                         considering from the sideband input signal fladj_30mhz_reg. This enables post-silicon</span>
<a name="l03365"></a>03365 <span class="comment">                                                         frame length adjustment in case the input signal fladj_30mhz_reg is connected to a wrong</span>
<a name="l03366"></a>03366 <span class="comment">                                                         value or is not valid. The controller uses this value if [GFLADJ_30MHZ_REG_SEL] = 1 and</span>
<a name="l03367"></a>03367 <span class="comment">                                                         the</span>
<a name="l03368"></a>03368 <span class="comment">                                                         SOF/ITP counters are running off of UTMI(ULPI) clock ([GFLADJ_REFCLK_LPM_SEL] = 0 and</span>
<a name="l03369"></a>03369 <span class="comment">                                                         UAHC()_GCTL[SOFITPSYNC] is 1 or 0). For details on how to set this value, refer to</span>
<a name="l03370"></a>03370 <span class="comment">                                                         section 5.2.4 Frame Length Adjustment Register (FLADJ) of the xHCI Specification. */</span>
<a name="l03371"></a>03371 <span class="preprocessor">#else</span>
<a name="l03372"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a68bb06d2c97da5b1e6023b58efbffc3c">03372</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a68bb06d2c97da5b1e6023b58efbffc3c">gfladj_30mhz</a>                 : 6;
<a name="l03373"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a4187b993041ec963c194ab63e5897d66">03373</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a4187b993041ec963c194ab63e5897d66">reserved_6_6</a>                 : 1;
<a name="l03374"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aecf9ae9535840be9f1dbc6e7a9d74033">03374</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aecf9ae9535840be9f1dbc6e7a9d74033">gfladj_30mhz_reg_sel</a>         : 1;
<a name="l03375"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac4c8cee823a52ddfc6b7b7cb3507f5b3">03375</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac4c8cee823a52ddfc6b7b7cb3507f5b3">gfladj_refclk_fladj</a>          : 14;
<a name="l03376"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aa128bba8380b5143fed0bd5c03eb9c5e">03376</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#aa128bba8380b5143fed0bd5c03eb9c5e">reserved_22_22</a>               : 1;
<a name="l03377"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a5eeef6db13edf2b11d98c8b7de347187">03377</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a5eeef6db13edf2b11d98c8b7de347187">gfladj_refclk_lpm_sel</a>        : 1;
<a name="l03378"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a1ba41fd66ad3bf044547a845b0648675">03378</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#a1ba41fd66ad3bf044547a845b0648675">gfladj_refclk_240mhz_decr</a>    : 7;
<a name="l03379"></a><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac51c509fa1cd83789d47238f078c82cc">03379</a>     uint32_t <a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html#ac51c509fa1cd83789d47238f078c82cc">gfladj_refclk_240mhzdecr_pls1</a> : 1;
<a name="l03380"></a>03380 <span class="preprocessor">#endif</span>
<a name="l03381"></a>03381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gfladj.html#a0791a1f492619e2ddebc11a20697f709">s</a>;
<a name="l03382"></a><a class="code" href="unioncvmx__uahcx__gfladj.html#a57dfb580ae8112fe9ee16651de23cade">03382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html">cvmx_uahcx_gfladj_s</a>            <a class="code" href="unioncvmx__uahcx__gfladj.html#a57dfb580ae8112fe9ee16651de23cade">cn78xx</a>;
<a name="l03383"></a><a class="code" href="unioncvmx__uahcx__gfladj.html#a796aec9552263867184b36208f162ed4">03383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gfladj_1_1cvmx__uahcx__gfladj__s.html">cvmx_uahcx_gfladj_s</a>            <a class="code" href="unioncvmx__uahcx__gfladj.html#a796aec9552263867184b36208f162ed4">cn78xxp1</a>;
<a name="l03384"></a>03384 };
<a name="l03385"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5684aaccdd00ba2e53d9221ba9835d01">03385</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gfladj.html" title="cvmx_uahc::_gfladj">cvmx_uahcx_gfladj</a> <a class="code" href="unioncvmx__uahcx__gfladj.html" title="cvmx_uahc::_gfladj">cvmx_uahcx_gfladj_t</a>;
<a name="l03386"></a>03386 <span class="comment"></span>
<a name="l03387"></a>03387 <span class="comment">/**</span>
<a name="l03388"></a>03388 <span class="comment"> * cvmx_uahc#_ggpio</span>
<a name="l03389"></a>03389 <span class="comment"> *</span>
<a name="l03390"></a>03390 <span class="comment"> * The application can use this register for general purpose input and output ports or for</span>
<a name="l03391"></a>03391 <span class="comment"> * debugging.</span>
<a name="l03392"></a>03392 <span class="comment"> *</span>
<a name="l03393"></a>03393 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03394"></a>03394 <span class="comment"> */</span>
<a name="l03395"></a><a class="code" href="unioncvmx__uahcx__ggpio.html">03395</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ggpio.html" title="cvmx_uahc::_ggpio">cvmx_uahcx_ggpio</a> {
<a name="l03396"></a><a class="code" href="unioncvmx__uahcx__ggpio.html#aafc5f9b5d82d6dc0489c3eb5481d3c6d">03396</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ggpio.html#aafc5f9b5d82d6dc0489c3eb5481d3c6d">u32</a>;
<a name="l03397"></a><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html">03397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html">cvmx_uahcx_ggpio_s</a> {
<a name="l03398"></a>03398 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03399"></a>03399 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#aea6cad1a2de4e966dea93d2789446dfc">gpo</a>                          : 16; <span class="comment">/**&lt; General purpose output. These outputs are not connected to anything. Can be used as scratch. */</span>
<a name="l03400"></a>03400     uint32_t <a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#a514e137cb582c34eea2d749962059db7">gpi</a>                          : 16; <span class="comment">/**&lt; General purpose input. These inputs are tied 0x0. */</span>
<a name="l03401"></a>03401 <span class="preprocessor">#else</span>
<a name="l03402"></a><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#a514e137cb582c34eea2d749962059db7">03402</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#a514e137cb582c34eea2d749962059db7">gpi</a>                          : 16;
<a name="l03403"></a><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#aea6cad1a2de4e966dea93d2789446dfc">03403</a>     uint32_t <a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html#aea6cad1a2de4e966dea93d2789446dfc">gpo</a>                          : 16;
<a name="l03404"></a>03404 <span class="preprocessor">#endif</span>
<a name="l03405"></a>03405 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ggpio.html#a149dd1f802e7b128772b3af66bcb2cd1">s</a>;
<a name="l03406"></a><a class="code" href="unioncvmx__uahcx__ggpio.html#aef15d58f0b2577aa6fb6d2abb16e0757">03406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html">cvmx_uahcx_ggpio_s</a>             <a class="code" href="unioncvmx__uahcx__ggpio.html#aef15d58f0b2577aa6fb6d2abb16e0757">cn78xx</a>;
<a name="l03407"></a><a class="code" href="unioncvmx__uahcx__ggpio.html#a35a71b62843aa340947b0f93fe0e4159">03407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ggpio_1_1cvmx__uahcx__ggpio__s.html">cvmx_uahcx_ggpio_s</a>             <a class="code" href="unioncvmx__uahcx__ggpio.html#a35a71b62843aa340947b0f93fe0e4159">cn78xxp1</a>;
<a name="l03408"></a>03408 };
<a name="l03409"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a855043befe230a8438c1c5d5566a4398">03409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ggpio.html" title="cvmx_uahc::_ggpio">cvmx_uahcx_ggpio</a> <a class="code" href="unioncvmx__uahcx__ggpio.html" title="cvmx_uahc::_ggpio">cvmx_uahcx_ggpio_t</a>;
<a name="l03410"></a>03410 <span class="comment"></span>
<a name="l03411"></a>03411 <span class="comment">/**</span>
<a name="l03412"></a>03412 <span class="comment"> * cvmx_uahc#_ghwparams0</span>
<a name="l03413"></a>03413 <span class="comment"> *</span>
<a name="l03414"></a>03414 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03415"></a>03415 <span class="comment"> *</span>
<a name="l03416"></a>03416 <span class="comment"> */</span>
<a name="l03417"></a><a class="code" href="unioncvmx__uahcx__ghwparams0.html">03417</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams0.html" title="cvmx_uahc::_ghwparams0">cvmx_uahcx_ghwparams0</a> {
<a name="l03418"></a><a class="code" href="unioncvmx__uahcx__ghwparams0.html#aa977cedc1a290cd3794dac50326ae3a7">03418</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams0.html#aa977cedc1a290cd3794dac50326ae3a7">u32</a>;
<a name="l03419"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html">03419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html">cvmx_uahcx_ghwparams0_s</a> {
<a name="l03420"></a>03420 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03421"></a>03421 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ab9c6fcabb197303c446c3d78b47bee5c">awidth</a>                       : 8;  <span class="comment">/**&lt; USB core bus-address width. */</span>
<a name="l03422"></a>03422     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ad66e22a38ef8756f9b1dd6fddaafea70">sdwidth</a>                      : 8;  <span class="comment">/**&lt; USB core bus slave-data width. */</span>
<a name="l03423"></a>03423     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a100a2fd28eda1d41e5f452de73cdabf0">mdwidth</a>                      : 8;  <span class="comment">/**&lt; USB core bus master-data width. */</span>
<a name="l03424"></a>03424     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a24b9ab9c742e0f7320a456db876bc540">sbus_type</a>                    : 2;  <span class="comment">/**&lt; USB core bus slave type: AXI. */</span>
<a name="l03425"></a>03425     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a2d1033218a774b473b3beb27ebcbb964">mbus_type</a>                    : 3;  <span class="comment">/**&lt; USB core bus master type: AXI. */</span>
<a name="l03426"></a>03426     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ae6dc4f2c7eed3edce237edf8f7c188c4">mode</a>                         : 3;  <span class="comment">/**&lt; Operation mode: 0x1: host-only. */</span>
<a name="l03427"></a>03427 <span class="preprocessor">#else</span>
<a name="l03428"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ae6dc4f2c7eed3edce237edf8f7c188c4">03428</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ae6dc4f2c7eed3edce237edf8f7c188c4">mode</a>                         : 3;
<a name="l03429"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a2d1033218a774b473b3beb27ebcbb964">03429</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a2d1033218a774b473b3beb27ebcbb964">mbus_type</a>                    : 3;
<a name="l03430"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a24b9ab9c742e0f7320a456db876bc540">03430</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a24b9ab9c742e0f7320a456db876bc540">sbus_type</a>                    : 2;
<a name="l03431"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a100a2fd28eda1d41e5f452de73cdabf0">03431</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#a100a2fd28eda1d41e5f452de73cdabf0">mdwidth</a>                      : 8;
<a name="l03432"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ad66e22a38ef8756f9b1dd6fddaafea70">03432</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ad66e22a38ef8756f9b1dd6fddaafea70">sdwidth</a>                      : 8;
<a name="l03433"></a><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ab9c6fcabb197303c446c3d78b47bee5c">03433</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html#ab9c6fcabb197303c446c3d78b47bee5c">awidth</a>                       : 8;
<a name="l03434"></a>03434 <span class="preprocessor">#endif</span>
<a name="l03435"></a>03435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams0.html#a8c213e2cc936677112911eaf3b470065">s</a>;
<a name="l03436"></a><a class="code" href="unioncvmx__uahcx__ghwparams0.html#a9a6ca8c9fa4ddb9fa6bbfc1ef200e0d1">03436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html">cvmx_uahcx_ghwparams0_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams0.html#a9a6ca8c9fa4ddb9fa6bbfc1ef200e0d1">cn78xx</a>;
<a name="l03437"></a><a class="code" href="unioncvmx__uahcx__ghwparams0.html#a4b9a4d3cea1afc700713252f6637ebac">03437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams0_1_1cvmx__uahcx__ghwparams0__s.html">cvmx_uahcx_ghwparams0_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams0.html#a4b9a4d3cea1afc700713252f6637ebac">cn78xxp1</a>;
<a name="l03438"></a>03438 };
<a name="l03439"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0775aa37e0cd4571495f25aeb5aa42a9">03439</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams0.html" title="cvmx_uahc::_ghwparams0">cvmx_uahcx_ghwparams0</a> <a class="code" href="unioncvmx__uahcx__ghwparams0.html" title="cvmx_uahc::_ghwparams0">cvmx_uahcx_ghwparams0_t</a>;
<a name="l03440"></a>03440 <span class="comment"></span>
<a name="l03441"></a>03441 <span class="comment">/**</span>
<a name="l03442"></a>03442 <span class="comment"> * cvmx_uahc#_ghwparams1</span>
<a name="l03443"></a>03443 <span class="comment"> *</span>
<a name="l03444"></a>03444 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03445"></a>03445 <span class="comment"> *</span>
<a name="l03446"></a>03446 <span class="comment"> */</span>
<a name="l03447"></a><a class="code" href="unioncvmx__uahcx__ghwparams1.html">03447</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams1.html" title="cvmx_uahc::_ghwparams1">cvmx_uahcx_ghwparams1</a> {
<a name="l03448"></a><a class="code" href="unioncvmx__uahcx__ghwparams1.html#ad65ffac1debde949213264325261c3c9">03448</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams1.html#ad65ffac1debde949213264325261c3c9">u32</a>;
<a name="l03449"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html">03449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html">cvmx_uahcx_ghwparams1_s</a> {
<a name="l03450"></a>03450 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03451"></a>03451 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa642d09ff3c551391ff1ad4c833a0ab6">en_dbc</a>                       : 1;  <span class="comment">/**&lt; Enable debug capability. */</span>
<a name="l03452"></a>03452     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ac32e306c58721c21aa1b95d0753171a3">rm_opt_features</a>              : 1;  <span class="comment">/**&lt; Remove optional features. */</span>
<a name="l03453"></a>03453     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab038e8071cdc7204e6d4f34ed22a2350">sync_rst</a>                     : 1;  <span class="comment">/**&lt; Synchronous reset coding. */</span>
<a name="l03454"></a>03454     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a25eb77a129152cd6d7f7093e53d29348">ram_bus_clks_sync</a>            : 1;  <span class="comment">/**&lt; RAM_CLK and BUS_CLK are synchronous. */</span>
<a name="l03455"></a>03455     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#adc8bb223c67c78e55386cbaf157bf9bf">mac_ram_clks_sync</a>            : 1;  <span class="comment">/**&lt; MAC3_CLK and RAM_CLK are synchronous. */</span>
<a name="l03456"></a>03456     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab1a603a8e6e8ab8c2e9051e53ddabd0f">mac_phy_clks_sync</a>            : 1;  <span class="comment">/**&lt; MAC3_CLK and PHY_CLK are synchronous. */</span>
<a name="l03457"></a>03457     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa60ad0db62a30185cecc11ee04f3301d">en_pwropt</a>                    : 2;  <span class="comment">/**&lt; Power optimization mode:</span>
<a name="l03458"></a>03458 <span class="comment">                                                         bit&lt;0&gt; = Clock-gating feature available.</span>
<a name="l03459"></a>03459 <span class="comment">                                                         bit&lt;1&gt; = Hibernation feature available. */</span>
<a name="l03460"></a>03460     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a80c3e31d97c56c3467e8d85cc5cba3a1">spram_typ</a>                    : 1;  <span class="comment">/**&lt; SRAM type: one-port RAMs. */</span>
<a name="l03461"></a>03461     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a2cc45438a1463210601677f1323e7891">num_rams</a>                     : 2;  <span class="comment">/**&lt; Number of RAMs. */</span>
<a name="l03462"></a>03462     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a93e67594b31f7d63c37fab505debecf8">device_num_int</a>               : 6;  <span class="comment">/**&lt; Number of event buffers (and interrupts) in device-mode (unsupported). */</span>
<a name="l03463"></a>03463     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a60bc0fd1d4cc20a74ddef74fb50cc0ea">aspacewidth</a>                  : 3;  <span class="comment">/**&lt; Native interface address-space port width. */</span>
<a name="l03464"></a>03464     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a822ba5cbb57c2e29226fa8cdcc9083b3">reqinfowidth</a>                 : 3;  <span class="comment">/**&lt; Native interface request/response-info port width. */</span>
<a name="l03465"></a>03465     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a8bf434dea2a5ceceb4d68d52060ae985">datainfowidth</a>                : 3;  <span class="comment">/**&lt; Native interface data-info port width. */</span>
<a name="l03466"></a>03466     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aeb54db7150a0c74c4591bf3ab7163026">burstwidth_m1</a>                : 3;  <span class="comment">/**&lt; Width minus one of AXI length field. */</span>
<a name="l03467"></a>03467     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a34970a5b87c479c3e85ad8e26c4b6888">idwidth_m1</a>                   : 3;  <span class="comment">/**&lt; Width minus one of AXI ID field. */</span>
<a name="l03468"></a>03468 <span class="preprocessor">#else</span>
<a name="l03469"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a34970a5b87c479c3e85ad8e26c4b6888">03469</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a34970a5b87c479c3e85ad8e26c4b6888">idwidth_m1</a>                   : 3;
<a name="l03470"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aeb54db7150a0c74c4591bf3ab7163026">03470</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aeb54db7150a0c74c4591bf3ab7163026">burstwidth_m1</a>                : 3;
<a name="l03471"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a8bf434dea2a5ceceb4d68d52060ae985">03471</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a8bf434dea2a5ceceb4d68d52060ae985">datainfowidth</a>                : 3;
<a name="l03472"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a822ba5cbb57c2e29226fa8cdcc9083b3">03472</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a822ba5cbb57c2e29226fa8cdcc9083b3">reqinfowidth</a>                 : 3;
<a name="l03473"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a60bc0fd1d4cc20a74ddef74fb50cc0ea">03473</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a60bc0fd1d4cc20a74ddef74fb50cc0ea">aspacewidth</a>                  : 3;
<a name="l03474"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a93e67594b31f7d63c37fab505debecf8">03474</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a93e67594b31f7d63c37fab505debecf8">device_num_int</a>               : 6;
<a name="l03475"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a2cc45438a1463210601677f1323e7891">03475</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a2cc45438a1463210601677f1323e7891">num_rams</a>                     : 2;
<a name="l03476"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a80c3e31d97c56c3467e8d85cc5cba3a1">03476</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a80c3e31d97c56c3467e8d85cc5cba3a1">spram_typ</a>                    : 1;
<a name="l03477"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa60ad0db62a30185cecc11ee04f3301d">03477</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa60ad0db62a30185cecc11ee04f3301d">en_pwropt</a>                    : 2;
<a name="l03478"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab1a603a8e6e8ab8c2e9051e53ddabd0f">03478</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab1a603a8e6e8ab8c2e9051e53ddabd0f">mac_phy_clks_sync</a>            : 1;
<a name="l03479"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#adc8bb223c67c78e55386cbaf157bf9bf">03479</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#adc8bb223c67c78e55386cbaf157bf9bf">mac_ram_clks_sync</a>            : 1;
<a name="l03480"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a25eb77a129152cd6d7f7093e53d29348">03480</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#a25eb77a129152cd6d7f7093e53d29348">ram_bus_clks_sync</a>            : 1;
<a name="l03481"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab038e8071cdc7204e6d4f34ed22a2350">03481</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ab038e8071cdc7204e6d4f34ed22a2350">sync_rst</a>                     : 1;
<a name="l03482"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ac32e306c58721c21aa1b95d0753171a3">03482</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#ac32e306c58721c21aa1b95d0753171a3">rm_opt_features</a>              : 1;
<a name="l03483"></a><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa642d09ff3c551391ff1ad4c833a0ab6">03483</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html#aa642d09ff3c551391ff1ad4c833a0ab6">en_dbc</a>                       : 1;
<a name="l03484"></a>03484 <span class="preprocessor">#endif</span>
<a name="l03485"></a>03485 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams1.html#a65af22c6fff263860bc792b5ce1a0b12">s</a>;
<a name="l03486"></a><a class="code" href="unioncvmx__uahcx__ghwparams1.html#a3a08e3ea9d452779bd0d4770ace6a92e">03486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html">cvmx_uahcx_ghwparams1_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams1.html#a3a08e3ea9d452779bd0d4770ace6a92e">cn78xx</a>;
<a name="l03487"></a><a class="code" href="unioncvmx__uahcx__ghwparams1.html#a10a84697964dd3419286f5355ca8d8c3">03487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams1_1_1cvmx__uahcx__ghwparams1__s.html">cvmx_uahcx_ghwparams1_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams1.html#a10a84697964dd3419286f5355ca8d8c3">cn78xxp1</a>;
<a name="l03488"></a>03488 };
<a name="l03489"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abd8b6144993fa7056bbacbb91afdb1fa">03489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams1.html" title="cvmx_uahc::_ghwparams1">cvmx_uahcx_ghwparams1</a> <a class="code" href="unioncvmx__uahcx__ghwparams1.html" title="cvmx_uahc::_ghwparams1">cvmx_uahcx_ghwparams1_t</a>;
<a name="l03490"></a>03490 <span class="comment"></span>
<a name="l03491"></a>03491 <span class="comment">/**</span>
<a name="l03492"></a>03492 <span class="comment"> * cvmx_uahc#_ghwparams2</span>
<a name="l03493"></a>03493 <span class="comment"> *</span>
<a name="l03494"></a>03494 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03495"></a>03495 <span class="comment"> *</span>
<a name="l03496"></a>03496 <span class="comment"> */</span>
<a name="l03497"></a><a class="code" href="unioncvmx__uahcx__ghwparams2.html">03497</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams2.html" title="cvmx_uahc::_ghwparams2">cvmx_uahcx_ghwparams2</a> {
<a name="l03498"></a><a class="code" href="unioncvmx__uahcx__ghwparams2.html#aa4292a9d21083c4149c604105e06b707">03498</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams2.html#aa4292a9d21083c4149c604105e06b707">u32</a>;
<a name="l03499"></a><a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html">03499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html">cvmx_uahcx_ghwparams2_s</a> {
<a name="l03500"></a>03500 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03501"></a>03501 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html#a152d03e09635b219529a3af5cb7bb444">userid</a>                       : 32; <span class="comment">/**&lt; User ID. */</span>
<a name="l03502"></a>03502 <span class="preprocessor">#else</span>
<a name="l03503"></a><a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html#a152d03e09635b219529a3af5cb7bb444">03503</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html#a152d03e09635b219529a3af5cb7bb444">userid</a>                       : 32;
<a name="l03504"></a>03504 <span class="preprocessor">#endif</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams2.html#a1fb55e2866f93824eb7ada9b96d01436">s</a>;
<a name="l03506"></a><a class="code" href="unioncvmx__uahcx__ghwparams2.html#a16e146888c9d49ce0c8514f954766993">03506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html">cvmx_uahcx_ghwparams2_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams2.html#a16e146888c9d49ce0c8514f954766993">cn78xx</a>;
<a name="l03507"></a><a class="code" href="unioncvmx__uahcx__ghwparams2.html#ae5fa667ac7584552fef559fbe655d4eb">03507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams2_1_1cvmx__uahcx__ghwparams2__s.html">cvmx_uahcx_ghwparams2_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams2.html#ae5fa667ac7584552fef559fbe655d4eb">cn78xxp1</a>;
<a name="l03508"></a>03508 };
<a name="l03509"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab20953471a0448b27ac668d5dcea4184">03509</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams2.html" title="cvmx_uahc::_ghwparams2">cvmx_uahcx_ghwparams2</a> <a class="code" href="unioncvmx__uahcx__ghwparams2.html" title="cvmx_uahc::_ghwparams2">cvmx_uahcx_ghwparams2_t</a>;
<a name="l03510"></a>03510 <span class="comment"></span>
<a name="l03511"></a>03511 <span class="comment">/**</span>
<a name="l03512"></a>03512 <span class="comment"> * cvmx_uahc#_ghwparams3</span>
<a name="l03513"></a>03513 <span class="comment"> *</span>
<a name="l03514"></a>03514 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03515"></a>03515 <span class="comment"> *</span>
<a name="l03516"></a>03516 <span class="comment"> */</span>
<a name="l03517"></a><a class="code" href="unioncvmx__uahcx__ghwparams3.html">03517</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams3.html" title="cvmx_uahc::_ghwparams3">cvmx_uahcx_ghwparams3</a> {
<a name="l03518"></a><a class="code" href="unioncvmx__uahcx__ghwparams3.html#a4a6575e9f5dc03af0b660c36c2e2945e">03518</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams3.html#a4a6575e9f5dc03af0b660c36c2e2945e">u32</a>;
<a name="l03519"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html">03519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html">cvmx_uahcx_ghwparams3_s</a> {
<a name="l03520"></a>03520 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aa42dae4239cd30cd0b023005e26f4764">reserved_31_31</a>               : 1;
<a name="l03522"></a>03522     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a03f8825df7aa94179a0a758d380475ac">cache_total_xfer_resources</a>   : 8;  <span class="comment">/**&lt; Maximum number of transfer resources in the core. */</span>
<a name="l03523"></a>03523     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad49a91a5c9d03d20c48b4b6102632a0b">num_in_eps</a>                   : 5;  <span class="comment">/**&lt; Maximum number of device-mode (unsupported) IN endpoints active. */</span>
<a name="l03524"></a>03524     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#abd35c6ad04357ce7b26d18d8e9dac4dc">num_eps</a>                      : 6;  <span class="comment">/**&lt; Number of device-mode (unsupported) single-directional endpoints. */</span>
<a name="l03525"></a>03525     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aba036957f442bb3d849ea8cf764da891">ulpi_carkit</a>                  : 1;  <span class="comment">/**&lt; ULPI carkit is not supported. */</span>
<a name="l03526"></a>03526     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ac1645a4711c578b4420c74f613e6c49e">vendor_ctl_interface</a>         : 1;  <span class="comment">/**&lt; UTMI+ PHY vendor control interface enabled. */</span>
<a name="l03527"></a>03527     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a85cecaf7e8c73aaf6990fca3353d4251">reserved_8_9</a>                 : 2;
<a name="l03528"></a>03528     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad140ffeed358e1ca4074378b1bcfc7e4">hsphy_dwidth</a>                 : 2;  <span class="comment">/**&lt; Data width of the UTMI+ PHY interface: 0x2 = 8-or-16 bits. */</span>
<a name="l03529"></a>03529     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a02265b82b29ae0852ed845aa9c6e1d61">fsphy_interface</a>              : 2;  <span class="comment">/**&lt; USB 1.1 full-speed serial transceiver interface. */</span>
<a name="l03530"></a>03530     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#af053595e0f487127d1d416bed78c0bd4">hsphy_interface</a>              : 2;  <span class="comment">/**&lt; High-speed PHY interface: 0x1 = UTMI+. */</span>
<a name="l03531"></a>03531     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#afd737388377c7770a8bb8bc6d2e6eba7">ssphy_interface</a>              : 2;  <span class="comment">/**&lt; SuperSpeed PHY interface: 0x1 = PIPE3. */</span>
<a name="l03532"></a>03532 <span class="preprocessor">#else</span>
<a name="l03533"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#afd737388377c7770a8bb8bc6d2e6eba7">03533</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#afd737388377c7770a8bb8bc6d2e6eba7">ssphy_interface</a>              : 2;
<a name="l03534"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#af053595e0f487127d1d416bed78c0bd4">03534</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#af053595e0f487127d1d416bed78c0bd4">hsphy_interface</a>              : 2;
<a name="l03535"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a02265b82b29ae0852ed845aa9c6e1d61">03535</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a02265b82b29ae0852ed845aa9c6e1d61">fsphy_interface</a>              : 2;
<a name="l03536"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad140ffeed358e1ca4074378b1bcfc7e4">03536</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad140ffeed358e1ca4074378b1bcfc7e4">hsphy_dwidth</a>                 : 2;
<a name="l03537"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a85cecaf7e8c73aaf6990fca3353d4251">03537</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a85cecaf7e8c73aaf6990fca3353d4251">reserved_8_9</a>                 : 2;
<a name="l03538"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ac1645a4711c578b4420c74f613e6c49e">03538</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ac1645a4711c578b4420c74f613e6c49e">vendor_ctl_interface</a>         : 1;
<a name="l03539"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aba036957f442bb3d849ea8cf764da891">03539</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aba036957f442bb3d849ea8cf764da891">ulpi_carkit</a>                  : 1;
<a name="l03540"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#abd35c6ad04357ce7b26d18d8e9dac4dc">03540</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#abd35c6ad04357ce7b26d18d8e9dac4dc">num_eps</a>                      : 6;
<a name="l03541"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad49a91a5c9d03d20c48b4b6102632a0b">03541</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#ad49a91a5c9d03d20c48b4b6102632a0b">num_in_eps</a>                   : 5;
<a name="l03542"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a03f8825df7aa94179a0a758d380475ac">03542</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#a03f8825df7aa94179a0a758d380475ac">cache_total_xfer_resources</a>   : 8;
<a name="l03543"></a><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aa42dae4239cd30cd0b023005e26f4764">03543</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html#aa42dae4239cd30cd0b023005e26f4764">reserved_31_31</a>               : 1;
<a name="l03544"></a>03544 <span class="preprocessor">#endif</span>
<a name="l03545"></a>03545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams3.html#afe1337a27805b5eed70effaad396715f">s</a>;
<a name="l03546"></a><a class="code" href="unioncvmx__uahcx__ghwparams3.html#aad10d103680995503990d32eb1c1c8eb">03546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html">cvmx_uahcx_ghwparams3_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams3.html#aad10d103680995503990d32eb1c1c8eb">cn78xx</a>;
<a name="l03547"></a><a class="code" href="unioncvmx__uahcx__ghwparams3.html#a0801342b7de7a0455a1872d26d3d3224">03547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams3_1_1cvmx__uahcx__ghwparams3__s.html">cvmx_uahcx_ghwparams3_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams3.html#a0801342b7de7a0455a1872d26d3d3224">cn78xxp1</a>;
<a name="l03548"></a>03548 };
<a name="l03549"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab5ba728abb9e04cbea7dd54b6e23cd61">03549</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams3.html" title="cvmx_uahc::_ghwparams3">cvmx_uahcx_ghwparams3</a> <a class="code" href="unioncvmx__uahcx__ghwparams3.html" title="cvmx_uahc::_ghwparams3">cvmx_uahcx_ghwparams3_t</a>;
<a name="l03550"></a>03550 <span class="comment"></span>
<a name="l03551"></a>03551 <span class="comment">/**</span>
<a name="l03552"></a>03552 <span class="comment"> * cvmx_uahc#_ghwparams4</span>
<a name="l03553"></a>03553 <span class="comment"> *</span>
<a name="l03554"></a>03554 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03555"></a>03555 <span class="comment"> *</span>
<a name="l03556"></a>03556 <span class="comment"> */</span>
<a name="l03557"></a><a class="code" href="unioncvmx__uahcx__ghwparams4.html">03557</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams4.html" title="cvmx_uahc::_ghwparams4">cvmx_uahcx_ghwparams4</a> {
<a name="l03558"></a><a class="code" href="unioncvmx__uahcx__ghwparams4.html#a3b0322270870025ddedbde9074d06c90">03558</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams4.html#a3b0322270870025ddedbde9074d06c90">u32</a>;
<a name="l03559"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html">03559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html">cvmx_uahcx_ghwparams4_s</a> {
<a name="l03560"></a>03560 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03561"></a>03561 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a3ae53b70156ce00f33b2a7cb56d2d122">bmu_lsp_depth</a>                : 4;  <span class="comment">/**&lt; Depth of the BMU-LSP status buffer. */</span>
<a name="l03562"></a>03562     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a725ca4edb79c9484bdf2e2922472aedc">bmu_ptl_depth_m1</a>             : 4;  <span class="comment">/**&lt; Depth of the BMU-PTL source/sink buffers minus 1. */</span>
<a name="l03563"></a>03563     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a35eec963be92ff17981bc30bdd8c5a60">en_isoc_supt</a>                 : 1;  <span class="comment">/**&lt; Isochronous support enabled. */</span>
<a name="l03564"></a>03564     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a1cdd81d6fefb30f70d7ab6faa2b2d177">reserved_22_22</a>               : 1;
<a name="l03565"></a>03565     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a92821f679bbfab4bea46e914d3e56424">ext_buff_control</a>             : 1;  <span class="comment">/**&lt; Enables device external buffer control sideband controls. */</span>
<a name="l03566"></a>03566     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a8e7b194f208a445fe255194f6ff034ec">num_ss_usb_instances</a>         : 4;  <span class="comment">/**&lt; Number of SuperSpeed bus instances. */</span>
<a name="l03567"></a>03567     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a97c670a4b715fe2bb7a8e7dfd355de2e">hiber_scratchbufs</a>            : 4;  <span class="comment">/**&lt; Number of hibernation scratchpad buffers. */</span>
<a name="l03568"></a>03568     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#ac3a7cfa8cdf93129c5a4b18093184a1f">reserved_6_12</a>                : 7;
<a name="l03569"></a>03569     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a853cca83c235e9a4ea46701685f6f014">cache_trbs_per_transfer</a>      : 6;  <span class="comment">/**&lt; Number of TRBs per transfer that can be cached. */</span>
<a name="l03570"></a>03570 <span class="preprocessor">#else</span>
<a name="l03571"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a853cca83c235e9a4ea46701685f6f014">03571</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a853cca83c235e9a4ea46701685f6f014">cache_trbs_per_transfer</a>      : 6;
<a name="l03572"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#ac3a7cfa8cdf93129c5a4b18093184a1f">03572</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#ac3a7cfa8cdf93129c5a4b18093184a1f">reserved_6_12</a>                : 7;
<a name="l03573"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a97c670a4b715fe2bb7a8e7dfd355de2e">03573</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a97c670a4b715fe2bb7a8e7dfd355de2e">hiber_scratchbufs</a>            : 4;
<a name="l03574"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a8e7b194f208a445fe255194f6ff034ec">03574</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a8e7b194f208a445fe255194f6ff034ec">num_ss_usb_instances</a>         : 4;
<a name="l03575"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a92821f679bbfab4bea46e914d3e56424">03575</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a92821f679bbfab4bea46e914d3e56424">ext_buff_control</a>             : 1;
<a name="l03576"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a1cdd81d6fefb30f70d7ab6faa2b2d177">03576</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a1cdd81d6fefb30f70d7ab6faa2b2d177">reserved_22_22</a>               : 1;
<a name="l03577"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a35eec963be92ff17981bc30bdd8c5a60">03577</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a35eec963be92ff17981bc30bdd8c5a60">en_isoc_supt</a>                 : 1;
<a name="l03578"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a725ca4edb79c9484bdf2e2922472aedc">03578</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a725ca4edb79c9484bdf2e2922472aedc">bmu_ptl_depth_m1</a>             : 4;
<a name="l03579"></a><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a3ae53b70156ce00f33b2a7cb56d2d122">03579</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html#a3ae53b70156ce00f33b2a7cb56d2d122">bmu_lsp_depth</a>                : 4;
<a name="l03580"></a>03580 <span class="preprocessor">#endif</span>
<a name="l03581"></a>03581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams4.html#a9c0d6d957663a8a881ed55d5d5b9e142">s</a>;
<a name="l03582"></a><a class="code" href="unioncvmx__uahcx__ghwparams4.html#af86b58d6fe4e0409ec18cf013f863737">03582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html">cvmx_uahcx_ghwparams4_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams4.html#af86b58d6fe4e0409ec18cf013f863737">cn78xx</a>;
<a name="l03583"></a><a class="code" href="unioncvmx__uahcx__ghwparams4.html#aae58ddee641e8d0f7f36fca7e8075e5c">03583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams4_1_1cvmx__uahcx__ghwparams4__s.html">cvmx_uahcx_ghwparams4_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams4.html#aae58ddee641e8d0f7f36fca7e8075e5c">cn78xxp1</a>;
<a name="l03584"></a>03584 };
<a name="l03585"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abff063bd8a3bb11a3f55d80f528f7f88">03585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams4.html" title="cvmx_uahc::_ghwparams4">cvmx_uahcx_ghwparams4</a> <a class="code" href="unioncvmx__uahcx__ghwparams4.html" title="cvmx_uahc::_ghwparams4">cvmx_uahcx_ghwparams4_t</a>;
<a name="l03586"></a>03586 <span class="comment"></span>
<a name="l03587"></a>03587 <span class="comment">/**</span>
<a name="l03588"></a>03588 <span class="comment"> * cvmx_uahc#_ghwparams5</span>
<a name="l03589"></a>03589 <span class="comment"> *</span>
<a name="l03590"></a>03590 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03591"></a>03591 <span class="comment"> *</span>
<a name="l03592"></a>03592 <span class="comment"> */</span>
<a name="l03593"></a><a class="code" href="unioncvmx__uahcx__ghwparams5.html">03593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams5.html" title="cvmx_uahc::_ghwparams5">cvmx_uahcx_ghwparams5</a> {
<a name="l03594"></a><a class="code" href="unioncvmx__uahcx__ghwparams5.html#a3bce3ad5e6d108a5bf5abbf4cc742166">03594</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams5.html#a3bce3ad5e6d108a5bf5abbf4cc742166">u32</a>;
<a name="l03595"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html">03595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html">cvmx_uahcx_ghwparams5_s</a> {
<a name="l03596"></a>03596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03597"></a>03597 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a9dcd64a6601cb8582905372ba3c58a0c">reserved_28_31</a>               : 4;
<a name="l03598"></a>03598     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a4073c53927559a3d3ec93bdfdc86c175">dfq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU descriptor fetch-request queue. */</span>
<a name="l03599"></a>03599     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a80109679ac4084cce06d49e9313833ea">dwq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU descriptor write queue. */</span>
<a name="l03600"></a>03600     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a71137a1069e79c123c0bb8ffbc1eb926">txq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU TX request queue. */</span>
<a name="l03601"></a>03601     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a60bae74e6170fa250fdf2985bbadf625">rxq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU RX request queue. */</span>
<a name="l03602"></a>03602     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#af942c2b753613394f3cf06085dd68e81">bmu_busgm_depth</a>              : 4;  <span class="comment">/**&lt; Depth of the BMU-BUSGM source/sink buffers. */</span>
<a name="l03603"></a>03603 <span class="preprocessor">#else</span>
<a name="l03604"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#af942c2b753613394f3cf06085dd68e81">03604</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#af942c2b753613394f3cf06085dd68e81">bmu_busgm_depth</a>              : 4;
<a name="l03605"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a60bae74e6170fa250fdf2985bbadf625">03605</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a60bae74e6170fa250fdf2985bbadf625">rxq_fifo_depth</a>               : 6;
<a name="l03606"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a71137a1069e79c123c0bb8ffbc1eb926">03606</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a71137a1069e79c123c0bb8ffbc1eb926">txq_fifo_depth</a>               : 6;
<a name="l03607"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a80109679ac4084cce06d49e9313833ea">03607</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a80109679ac4084cce06d49e9313833ea">dwq_fifo_depth</a>               : 6;
<a name="l03608"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a4073c53927559a3d3ec93bdfdc86c175">03608</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a4073c53927559a3d3ec93bdfdc86c175">dfq_fifo_depth</a>               : 6;
<a name="l03609"></a><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a9dcd64a6601cb8582905372ba3c58a0c">03609</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html#a9dcd64a6601cb8582905372ba3c58a0c">reserved_28_31</a>               : 4;
<a name="l03610"></a>03610 <span class="preprocessor">#endif</span>
<a name="l03611"></a>03611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams5.html#a8aa41367e9ab39a66694a8b606f7ac1e">s</a>;
<a name="l03612"></a><a class="code" href="unioncvmx__uahcx__ghwparams5.html#afdf7a7b59e78e7700ab2046ae9e8fe79">03612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html">cvmx_uahcx_ghwparams5_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams5.html#afdf7a7b59e78e7700ab2046ae9e8fe79">cn78xx</a>;
<a name="l03613"></a><a class="code" href="unioncvmx__uahcx__ghwparams5.html#a5a3edaf990d1665f3476c8c2ef579a12">03613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams5_1_1cvmx__uahcx__ghwparams5__s.html">cvmx_uahcx_ghwparams5_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams5.html#a5a3edaf990d1665f3476c8c2ef579a12">cn78xxp1</a>;
<a name="l03614"></a>03614 };
<a name="l03615"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a8a1292462d7e64fd0c7d62339e9c0709">03615</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams5.html" title="cvmx_uahc::_ghwparams5">cvmx_uahcx_ghwparams5</a> <a class="code" href="unioncvmx__uahcx__ghwparams5.html" title="cvmx_uahc::_ghwparams5">cvmx_uahcx_ghwparams5_t</a>;
<a name="l03616"></a>03616 <span class="comment"></span>
<a name="l03617"></a>03617 <span class="comment">/**</span>
<a name="l03618"></a>03618 <span class="comment"> * cvmx_uahc#_ghwparams6</span>
<a name="l03619"></a>03619 <span class="comment"> *</span>
<a name="l03620"></a>03620 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03621"></a>03621 <span class="comment"> *</span>
<a name="l03622"></a>03622 <span class="comment"> */</span>
<a name="l03623"></a><a class="code" href="unioncvmx__uahcx__ghwparams6.html">03623</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams6.html" title="cvmx_uahc::_ghwparams6">cvmx_uahcx_ghwparams6</a> {
<a name="l03624"></a><a class="code" href="unioncvmx__uahcx__ghwparams6.html#adb684b780b0d27751df89051e3bec24d">03624</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams6.html#adb684b780b0d27751df89051e3bec24d">u32</a>;
<a name="l03625"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html">03625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html">cvmx_uahcx_ghwparams6_s</a> {
<a name="l03626"></a>03626 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03627"></a>03627 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a6424c71f470c7718acb1b9055e67821e">ram0_depth</a>                   : 16; <span class="comment">/**&lt; RAM0 depth. */</span>
<a name="l03628"></a>03628     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4fc1759264f7dfff05d4315e44cc85f9">en_bus_filters</a>               : 1;  <span class="comment">/**&lt; Enable VBus filters support. */</span>
<a name="l03629"></a>03629     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a329e542895aeee06e0ac1f637f722261">en_bc</a>                        : 1;  <span class="comment">/**&lt; Enable battery charging support. */</span>
<a name="l03630"></a>03630     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#afc0eb2613ecfe27918bd7e0e25d96f40">en_otg_ss</a>                    : 1;  <span class="comment">/**&lt; Enable OTG SuperSpeed support. */</span>
<a name="l03631"></a>03631     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4e4016bfaeeddf9b91107be4da1b7874">en_adp</a>                       : 1;  <span class="comment">/**&lt; Enable ADP support. */</span>
<a name="l03632"></a>03632     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#aab4e454bd935043fd59f90e5852f8b0a">hnp_support</a>                  : 1;  <span class="comment">/**&lt; HNP support. */</span>
<a name="l03633"></a>03633     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a0f3b169e7372312943d64a18a6911ec5">srp_support</a>                  : 1;  <span class="comment">/**&lt; SRP support. */</span>
<a name="l03634"></a>03634     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a9caba3d91c37b75a109d69e85e606803">reserved_8_9</a>                 : 2;
<a name="l03635"></a>03635     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a48df96717eebdc447977f580319103fe">en_fpga</a>                      : 1;  <span class="comment">/**&lt; Enable FPGA implementation. */</span>
<a name="l03636"></a>03636     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a294b95491701164ccbb44fce27389b33">en_dbg_ports</a>                 : 1;  <span class="comment">/**&lt; Enable debug ports for FGPA. */</span>
<a name="l03637"></a>03637     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#ae7c0c54cec7517a1c610c4ec5a731394">psq_fifo_depth</a>               : 6;  <span class="comment">/**&lt; Size of the BMU protocol status queue. */</span>
<a name="l03638"></a>03638 <span class="preprocessor">#else</span>
<a name="l03639"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#ae7c0c54cec7517a1c610c4ec5a731394">03639</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#ae7c0c54cec7517a1c610c4ec5a731394">psq_fifo_depth</a>               : 6;
<a name="l03640"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a294b95491701164ccbb44fce27389b33">03640</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a294b95491701164ccbb44fce27389b33">en_dbg_ports</a>                 : 1;
<a name="l03641"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a48df96717eebdc447977f580319103fe">03641</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a48df96717eebdc447977f580319103fe">en_fpga</a>                      : 1;
<a name="l03642"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a9caba3d91c37b75a109d69e85e606803">03642</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a9caba3d91c37b75a109d69e85e606803">reserved_8_9</a>                 : 2;
<a name="l03643"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a0f3b169e7372312943d64a18a6911ec5">03643</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a0f3b169e7372312943d64a18a6911ec5">srp_support</a>                  : 1;
<a name="l03644"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#aab4e454bd935043fd59f90e5852f8b0a">03644</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#aab4e454bd935043fd59f90e5852f8b0a">hnp_support</a>                  : 1;
<a name="l03645"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4e4016bfaeeddf9b91107be4da1b7874">03645</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4e4016bfaeeddf9b91107be4da1b7874">en_adp</a>                       : 1;
<a name="l03646"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#afc0eb2613ecfe27918bd7e0e25d96f40">03646</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#afc0eb2613ecfe27918bd7e0e25d96f40">en_otg_ss</a>                    : 1;
<a name="l03647"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a329e542895aeee06e0ac1f637f722261">03647</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a329e542895aeee06e0ac1f637f722261">en_bc</a>                        : 1;
<a name="l03648"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4fc1759264f7dfff05d4315e44cc85f9">03648</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a4fc1759264f7dfff05d4315e44cc85f9">en_bus_filters</a>               : 1;
<a name="l03649"></a><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a6424c71f470c7718acb1b9055e67821e">03649</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html#a6424c71f470c7718acb1b9055e67821e">ram0_depth</a>                   : 16;
<a name="l03650"></a>03650 <span class="preprocessor">#endif</span>
<a name="l03651"></a>03651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams6.html#a2f4036536929ad07645a8caa2253b640">s</a>;
<a name="l03652"></a><a class="code" href="unioncvmx__uahcx__ghwparams6.html#a688951d1c744485c8a0c5347c9d51255">03652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html">cvmx_uahcx_ghwparams6_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams6.html#a688951d1c744485c8a0c5347c9d51255">cn78xx</a>;
<a name="l03653"></a><a class="code" href="unioncvmx__uahcx__ghwparams6.html#a09defbd34b159260b432fa96578bc95a">03653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams6_1_1cvmx__uahcx__ghwparams6__s.html">cvmx_uahcx_ghwparams6_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams6.html#a09defbd34b159260b432fa96578bc95a">cn78xxp1</a>;
<a name="l03654"></a>03654 };
<a name="l03655"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a4719e5c86a279be3d1f394b7c0aa838d">03655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams6.html" title="cvmx_uahc::_ghwparams6">cvmx_uahcx_ghwparams6</a> <a class="code" href="unioncvmx__uahcx__ghwparams6.html" title="cvmx_uahc::_ghwparams6">cvmx_uahcx_ghwparams6_t</a>;
<a name="l03656"></a>03656 <span class="comment"></span>
<a name="l03657"></a>03657 <span class="comment">/**</span>
<a name="l03658"></a>03658 <span class="comment"> * cvmx_uahc#_ghwparams7</span>
<a name="l03659"></a>03659 <span class="comment"> *</span>
<a name="l03660"></a>03660 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03661"></a>03661 <span class="comment"> *</span>
<a name="l03662"></a>03662 <span class="comment"> */</span>
<a name="l03663"></a><a class="code" href="unioncvmx__uahcx__ghwparams7.html">03663</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams7.html" title="cvmx_uahc::_ghwparams7">cvmx_uahcx_ghwparams7</a> {
<a name="l03664"></a><a class="code" href="unioncvmx__uahcx__ghwparams7.html#ad1a3e52a428cd94f78c60262a4472f7e">03664</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams7.html#ad1a3e52a428cd94f78c60262a4472f7e">u32</a>;
<a name="l03665"></a><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html">03665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html">cvmx_uahcx_ghwparams7_s</a> {
<a name="l03666"></a>03666 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03667"></a>03667 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ab6ff0e14e9ae992af75305930a24a45e">ram2_depth</a>                   : 16; <span class="comment">/**&lt; RAM2 depth. */</span>
<a name="l03668"></a>03668     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ae222d145277b131fe98294f254b7d11a">ram1_depth</a>                   : 16; <span class="comment">/**&lt; RAM1 depth. */</span>
<a name="l03669"></a>03669 <span class="preprocessor">#else</span>
<a name="l03670"></a><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ae222d145277b131fe98294f254b7d11a">03670</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ae222d145277b131fe98294f254b7d11a">ram1_depth</a>                   : 16;
<a name="l03671"></a><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ab6ff0e14e9ae992af75305930a24a45e">03671</a>     uint32_t <a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html#ab6ff0e14e9ae992af75305930a24a45e">ram2_depth</a>                   : 16;
<a name="l03672"></a>03672 <span class="preprocessor">#endif</span>
<a name="l03673"></a>03673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams7.html#a5bc8e30dcb899a5f0652dfc84870aee2">s</a>;
<a name="l03674"></a><a class="code" href="unioncvmx__uahcx__ghwparams7.html#a53b7fe3f48dbe586aec55c3456e750cb">03674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html">cvmx_uahcx_ghwparams7_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams7.html#a53b7fe3f48dbe586aec55c3456e750cb">cn78xx</a>;
<a name="l03675"></a><a class="code" href="unioncvmx__uahcx__ghwparams7.html#a23f3d06df7f1ca074eeac173298fc7dc">03675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams7_1_1cvmx__uahcx__ghwparams7__s.html">cvmx_uahcx_ghwparams7_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams7.html#a23f3d06df7f1ca074eeac173298fc7dc">cn78xxp1</a>;
<a name="l03676"></a>03676 };
<a name="l03677"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a2f51dd48891a854c6aa20a0fb37c6f5e">03677</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams7.html" title="cvmx_uahc::_ghwparams7">cvmx_uahcx_ghwparams7</a> <a class="code" href="unioncvmx__uahcx__ghwparams7.html" title="cvmx_uahc::_ghwparams7">cvmx_uahcx_ghwparams7_t</a>;
<a name="l03678"></a>03678 <span class="comment"></span>
<a name="l03679"></a>03679 <span class="comment">/**</span>
<a name="l03680"></a>03680 <span class="comment"> * cvmx_uahc#_ghwparams8</span>
<a name="l03681"></a>03681 <span class="comment"> *</span>
<a name="l03682"></a>03682 <span class="comment"> * This register contains the hardware configuration options selected at compile-time.</span>
<a name="l03683"></a>03683 <span class="comment"> *</span>
<a name="l03684"></a>03684 <span class="comment"> */</span>
<a name="l03685"></a><a class="code" href="unioncvmx__uahcx__ghwparams8.html">03685</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams8.html" title="cvmx_uahc::_ghwparams8">cvmx_uahcx_ghwparams8</a> {
<a name="l03686"></a><a class="code" href="unioncvmx__uahcx__ghwparams8.html#af8d92f786f2af6eadf591cf1699d331b">03686</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ghwparams8.html#af8d92f786f2af6eadf591cf1699d331b">u32</a>;
<a name="l03687"></a><a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html">03687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html">cvmx_uahcx_ghwparams8_s</a> {
<a name="l03688"></a>03688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03689"></a>03689 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html#ad755d5483549d6a081bc43f4b22a4889">dcache_depth_info</a>            : 32; <span class="comment">/**&lt; Dcache depth. */</span>
<a name="l03690"></a>03690 <span class="preprocessor">#else</span>
<a name="l03691"></a><a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html#ad755d5483549d6a081bc43f4b22a4889">03691</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html#ad755d5483549d6a081bc43f4b22a4889">dcache_depth_info</a>            : 32;
<a name="l03692"></a>03692 <span class="preprocessor">#endif</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ghwparams8.html#a010fe538d5e7ebbd95fe08d648db7aaf">s</a>;
<a name="l03694"></a><a class="code" href="unioncvmx__uahcx__ghwparams8.html#a23eee466833a34d606b3c3b1abc0ed65">03694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html">cvmx_uahcx_ghwparams8_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams8.html#a23eee466833a34d606b3c3b1abc0ed65">cn78xx</a>;
<a name="l03695"></a><a class="code" href="unioncvmx__uahcx__ghwparams8.html#ac9f4b3b4252c9e3fb320dbeef2ba5a6a">03695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ghwparams8_1_1cvmx__uahcx__ghwparams8__s.html">cvmx_uahcx_ghwparams8_s</a>        <a class="code" href="unioncvmx__uahcx__ghwparams8.html#ac9f4b3b4252c9e3fb320dbeef2ba5a6a">cn78xxp1</a>;
<a name="l03696"></a>03696 };
<a name="l03697"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3478dbda9a383aa998704568f1f3c10c">03697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ghwparams8.html" title="cvmx_uahc::_ghwparams8">cvmx_uahcx_ghwparams8</a> <a class="code" href="unioncvmx__uahcx__ghwparams8.html" title="cvmx_uahc::_ghwparams8">cvmx_uahcx_ghwparams8_t</a>;
<a name="l03698"></a>03698 <span class="comment"></span>
<a name="l03699"></a>03699 <span class="comment">/**</span>
<a name="l03700"></a>03700 <span class="comment"> * cvmx_uahc#_gpmsts</span>
<a name="l03701"></a>03701 <span class="comment"> *</span>
<a name="l03702"></a>03702 <span class="comment"> * This debug register gives information on which event caused the hibernation exit. These</span>
<a name="l03703"></a>03703 <span class="comment"> * registers are for debug purposes. They provide debug information on the internal status and</span>
<a name="l03704"></a>03704 <span class="comment"> * state machines. Global debug registers have design-specific information, and are used by for</span>
<a name="l03705"></a>03705 <span class="comment"> * debugging purposes. These registers are not intended to be used by the customer. If any debug</span>
<a name="l03706"></a>03706 <span class="comment"> * assistance is needed for the silicon, contact customer support with a dump of these registers.</span>
<a name="l03707"></a>03707 <span class="comment"> *</span>
<a name="l03708"></a>03708 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03709"></a>03709 <span class="comment"> */</span>
<a name="l03710"></a><a class="code" href="unioncvmx__uahcx__gpmsts.html">03710</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gpmsts.html" title="cvmx_uahc::_gpmsts">cvmx_uahcx_gpmsts</a> {
<a name="l03711"></a><a class="code" href="unioncvmx__uahcx__gpmsts.html#a8890d3a3f69877b887159e8624d2f640">03711</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gpmsts.html#a8890d3a3f69877b887159e8624d2f640">u32</a>;
<a name="l03712"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html">03712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html">cvmx_uahcx_gpmsts_s</a> {
<a name="l03713"></a>03713 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03714"></a>03714 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aa2b6aa4209050f988247e095b2932e26">portsel</a>                      : 4;  <span class="comment">/**&lt; This field selects the port number. Always 0x0. */</span>
<a name="l03715"></a>03715     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#a61f1bebc3e9b9fdbbc83fb02d37fa94e">reserved_17_27</a>               : 11;
<a name="l03716"></a>03716     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aabc801abe1838885ae6795b7901d49c1">u3wakeup</a>                     : 5;  <span class="comment">/**&lt; This field gives the USB 3.0 port wakeup conditions.</span>
<a name="l03717"></a>03717 <span class="comment">                                                         bit&lt;12&gt; = Overcurrent detected.</span>
<a name="l03718"></a>03718 <span class="comment">                                                         bit&lt;13&gt; = Resume detected.</span>
<a name="l03719"></a>03719 <span class="comment">                                                         bit&lt;14&gt; = Connect detected.</span>
<a name="l03720"></a>03720 <span class="comment">                                                         bit&lt;15&gt; = Disconnect detected.</span>
<a name="l03721"></a>03721 <span class="comment">                                                         bit&lt;16&gt; = Last connection state. */</span>
<a name="l03722"></a>03722     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#af7f991cc5c32ed2cc4fabe07bf95f1bc">reserved_10_11</a>               : 2;
<a name="l03723"></a>03723     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aac96abd298f7a45a250dcceb1ffac687">u2wakeup</a>                     : 10; <span class="comment">/**&lt; This field indicates the USB 2.0 port wakeup conditions.</span>
<a name="l03724"></a>03724 <span class="comment">                                                         bit&lt;0&gt; = Overcurrent detected.</span>
<a name="l03725"></a>03725 <span class="comment">                                                         bit&lt;1&gt; = Resume detected.</span>
<a name="l03726"></a>03726 <span class="comment">                                                         bit&lt;2&gt; = Connect detected.</span>
<a name="l03727"></a>03727 <span class="comment">                                                         bit&lt;3&gt; = Disconnect detected.</span>
<a name="l03728"></a>03728 <span class="comment">                                                         bit&lt;4&gt; = Last connection state.</span>
<a name="l03729"></a>03729 <span class="comment">                                                         bit&lt;5&gt; = ID change detected.</span>
<a name="l03730"></a>03730 <span class="comment">                                                         bit&lt;6&gt; = SRP request detected.</span>
<a name="l03731"></a>03731 <span class="comment">                                                         bit&lt;7&gt; = ULPI interrupt detected.</span>
<a name="l03732"></a>03732 <span class="comment">                                                         bit&lt;8&gt; = USB reset detected.</span>
<a name="l03733"></a>03733 <span class="comment">                                                         bit&lt;9&gt; = Resume detected changed. */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#else</span>
<a name="l03735"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aac96abd298f7a45a250dcceb1ffac687">03735</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aac96abd298f7a45a250dcceb1ffac687">u2wakeup</a>                     : 10;
<a name="l03736"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#af7f991cc5c32ed2cc4fabe07bf95f1bc">03736</a>     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#af7f991cc5c32ed2cc4fabe07bf95f1bc">reserved_10_11</a>               : 2;
<a name="l03737"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aabc801abe1838885ae6795b7901d49c1">03737</a>     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aabc801abe1838885ae6795b7901d49c1">u3wakeup</a>                     : 5;
<a name="l03738"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#a61f1bebc3e9b9fdbbc83fb02d37fa94e">03738</a>     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#a61f1bebc3e9b9fdbbc83fb02d37fa94e">reserved_17_27</a>               : 11;
<a name="l03739"></a><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aa2b6aa4209050f988247e095b2932e26">03739</a>     uint32_t <a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html#aa2b6aa4209050f988247e095b2932e26">portsel</a>                      : 4;
<a name="l03740"></a>03740 <span class="preprocessor">#endif</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gpmsts.html#a8030e6d33f48933118892c98edd520c4">s</a>;
<a name="l03742"></a><a class="code" href="unioncvmx__uahcx__gpmsts.html#a91c55dab01a4d978b67979e08b49dfea">03742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html">cvmx_uahcx_gpmsts_s</a>            <a class="code" href="unioncvmx__uahcx__gpmsts.html#a91c55dab01a4d978b67979e08b49dfea">cn78xx</a>;
<a name="l03743"></a><a class="code" href="unioncvmx__uahcx__gpmsts.html#a5880e9fcae3650176428af3db0523414">03743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gpmsts_1_1cvmx__uahcx__gpmsts__s.html">cvmx_uahcx_gpmsts_s</a>            <a class="code" href="unioncvmx__uahcx__gpmsts.html#a5880e9fcae3650176428af3db0523414">cn78xxp1</a>;
<a name="l03744"></a>03744 };
<a name="l03745"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad49d8a264edf935bd02f59e715adc87b">03745</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gpmsts.html" title="cvmx_uahc::_gpmsts">cvmx_uahcx_gpmsts</a> <a class="code" href="unioncvmx__uahcx__gpmsts.html" title="cvmx_uahc::_gpmsts">cvmx_uahcx_gpmsts_t</a>;
<a name="l03746"></a>03746 <span class="comment"></span>
<a name="l03747"></a>03747 <span class="comment">/**</span>
<a name="l03748"></a>03748 <span class="comment"> * cvmx_uahc#_gprtbimap</span>
<a name="l03749"></a>03749 <span class="comment"> *</span>
<a name="l03750"></a>03750 <span class="comment"> * This register specifies the SuperSpeed USB instance number to which each USB 3.0 port is</span>
<a name="l03751"></a>03751 <span class="comment"> * connected. By default, USB 3.0 ports are evenly distributed among all SuperSpeed USB</span>
<a name="l03752"></a>03752 <span class="comment"> * instances. Software can program this register to specify how USB 3.0 ports are connected to</span>
<a name="l03753"></a>03753 <span class="comment"> * SuperSpeed USB instances. The UAHC only implements one SuperSpeed bus-instance, so this</span>
<a name="l03754"></a>03754 <span class="comment"> * register should always be 0.</span>
<a name="l03755"></a>03755 <span class="comment"> *</span>
<a name="l03756"></a>03756 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03757"></a>03757 <span class="comment"> */</span>
<a name="l03758"></a><a class="code" href="unioncvmx__uahcx__gprtbimap.html">03758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap.html" title="cvmx_uahc::_gprtbimap">cvmx_uahcx_gprtbimap</a> {
<a name="l03759"></a><a class="code" href="unioncvmx__uahcx__gprtbimap.html#ad345b5cab324a3cff83f5e59be5e3111">03759</a>     uint64_t <a class="code" href="unioncvmx__uahcx__gprtbimap.html#ad345b5cab324a3cff83f5e59be5e3111">u64</a>;
<a name="l03760"></a><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html">03760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html">cvmx_uahcx_gprtbimap_s</a> {
<a name="l03761"></a>03761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03762"></a>03762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a690dbcdbbc8c415390166f484d220389">reserved_4_63</a>                : 60;
<a name="l03763"></a>03763     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a5fa165ac54bec5cb7b8e0fcf4fcef329">binum1</a>                       : 4;  <span class="comment">/**&lt; SuperSpeed USB instance number for port 1. */</span>
<a name="l03764"></a>03764 <span class="preprocessor">#else</span>
<a name="l03765"></a><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a5fa165ac54bec5cb7b8e0fcf4fcef329">03765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a5fa165ac54bec5cb7b8e0fcf4fcef329">binum1</a>                       : 4;
<a name="l03766"></a><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a690dbcdbbc8c415390166f484d220389">03766</a>     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html#a690dbcdbbc8c415390166f484d220389">reserved_4_63</a>                : 60;
<a name="l03767"></a>03767 <span class="preprocessor">#endif</span>
<a name="l03768"></a>03768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gprtbimap.html#a70716d57a93461f56639bae25551eb3f">s</a>;
<a name="l03769"></a><a class="code" href="unioncvmx__uahcx__gprtbimap.html#ae6fce02ed51087d95b1faf789e50a2d2">03769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html">cvmx_uahcx_gprtbimap_s</a>         <a class="code" href="unioncvmx__uahcx__gprtbimap.html#ae6fce02ed51087d95b1faf789e50a2d2">cn78xx</a>;
<a name="l03770"></a><a class="code" href="unioncvmx__uahcx__gprtbimap.html#ae1ae35414534814f7207e48358c2a5da">03770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap_1_1cvmx__uahcx__gprtbimap__s.html">cvmx_uahcx_gprtbimap_s</a>         <a class="code" href="unioncvmx__uahcx__gprtbimap.html#ae1ae35414534814f7207e48358c2a5da">cn78xxp1</a>;
<a name="l03771"></a>03771 };
<a name="l03772"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1371154aadd7e004a0ae6b6ca2525078">03772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap.html" title="cvmx_uahc::_gprtbimap">cvmx_uahcx_gprtbimap</a> <a class="code" href="unioncvmx__uahcx__gprtbimap.html" title="cvmx_uahc::_gprtbimap">cvmx_uahcx_gprtbimap_t</a>;
<a name="l03773"></a>03773 <span class="comment"></span>
<a name="l03774"></a>03774 <span class="comment">/**</span>
<a name="l03775"></a>03775 <span class="comment"> * cvmx_uahc#_gprtbimap_fs</span>
<a name="l03776"></a>03776 <span class="comment"> *</span>
<a name="l03777"></a>03777 <span class="comment"> * This register specifies the full-speed/low-speed USB instance number to which each USB 1.1</span>
<a name="l03778"></a>03778 <span class="comment"> * port is connected. By default, USB 1.1 ports are evenly distributed among all full-speed/</span>
<a name="l03779"></a>03779 <span class="comment"> * low-speed USB instances. Software can program this register to specify how USB 1.1 ports are</span>
<a name="l03780"></a>03780 <span class="comment"> * connected to full-speed/low-speed USB instances. The UAHC only implements one full-speed/</span>
<a name="l03781"></a>03781 <span class="comment"> * low-speed bus-instance, so this register should always be 0x0.</span>
<a name="l03782"></a>03782 <span class="comment"> *</span>
<a name="l03783"></a>03783 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03784"></a>03784 <span class="comment"> */</span>
<a name="l03785"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html">03785</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html" title="cvmx_uahc::_gprtbimap_fs">cvmx_uahcx_gprtbimap_fs</a> {
<a name="l03786"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#aec3726dd878b0cd32fe78a3d3f602ee1">03786</a>     uint64_t <a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#aec3726dd878b0cd32fe78a3d3f602ee1">u64</a>;
<a name="l03787"></a><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html">03787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html">cvmx_uahcx_gprtbimap_fs_s</a> {
<a name="l03788"></a>03788 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03789"></a>03789 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#a85451d154cc395419fb44bef538f6fe7">reserved_4_63</a>                : 60;
<a name="l03790"></a>03790     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#aaae0b257aabaa253161c27ca7618aff5">binum1</a>                       : 4;  <span class="comment">/**&lt; Full-speed USB instance number for port 1. */</span>
<a name="l03791"></a>03791 <span class="preprocessor">#else</span>
<a name="l03792"></a><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#aaae0b257aabaa253161c27ca7618aff5">03792</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#aaae0b257aabaa253161c27ca7618aff5">binum1</a>                       : 4;
<a name="l03793"></a><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#a85451d154cc395419fb44bef538f6fe7">03793</a>     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html#a85451d154cc395419fb44bef538f6fe7">reserved_4_63</a>                : 60;
<a name="l03794"></a>03794 <span class="preprocessor">#endif</span>
<a name="l03795"></a>03795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#ac61a6142a6444c4190ee987760c6f7aa">s</a>;
<a name="l03796"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#a492be36e45942b334703b4bfbdaad020">03796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html">cvmx_uahcx_gprtbimap_fs_s</a>      <a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#a492be36e45942b334703b4bfbdaad020">cn78xx</a>;
<a name="l03797"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#a31cffeaa722704b4f0a4279d98fb411c">03797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__fs_1_1cvmx__uahcx__gprtbimap__fs__s.html">cvmx_uahcx_gprtbimap_fs_s</a>      <a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html#a31cffeaa722704b4f0a4279d98fb411c">cn78xxp1</a>;
<a name="l03798"></a>03798 };
<a name="l03799"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af8a549a22ca92a93d697bf1814e49381">03799</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html" title="cvmx_uahc::_gprtbimap_fs">cvmx_uahcx_gprtbimap_fs</a> <a class="code" href="unioncvmx__uahcx__gprtbimap__fs.html" title="cvmx_uahc::_gprtbimap_fs">cvmx_uahcx_gprtbimap_fs_t</a>;
<a name="l03800"></a>03800 <span class="comment"></span>
<a name="l03801"></a>03801 <span class="comment">/**</span>
<a name="l03802"></a>03802 <span class="comment"> * cvmx_uahc#_gprtbimap_hs</span>
<a name="l03803"></a>03803 <span class="comment"> *</span>
<a name="l03804"></a>03804 <span class="comment"> * This register specifies the high-speed USB instance number to which each USB 2.0 port is</span>
<a name="l03805"></a>03805 <span class="comment"> * connected. By default, USB 2.0 ports are evenly distributed among all high-speed USB</span>
<a name="l03806"></a>03806 <span class="comment"> * instances. Software can program this register to specify how USB 2.0 ports are connected to</span>
<a name="l03807"></a>03807 <span class="comment"> * high-speed USB instances. The UAHC only implements one high-speed bus-instance, so this</span>
<a name="l03808"></a>03808 <span class="comment"> * register should always be 0.</span>
<a name="l03809"></a>03809 <span class="comment"> *</span>
<a name="l03810"></a>03810 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03811"></a>03811 <span class="comment"> */</span>
<a name="l03812"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html">03812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html" title="cvmx_uahc::_gprtbimap_hs">cvmx_uahcx_gprtbimap_hs</a> {
<a name="l03813"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a57d2f41299c3750c219e87865a5bcc45">03813</a>     uint64_t <a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a57d2f41299c3750c219e87865a5bcc45">u64</a>;
<a name="l03814"></a><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html">03814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html">cvmx_uahcx_gprtbimap_hs_s</a> {
<a name="l03815"></a>03815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#a4f818f7ff5d0cbff5f762f2be66b87d7">reserved_4_63</a>                : 60;
<a name="l03817"></a>03817     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#ab1a3b09dbe48ecb7b5be717c2903c5ce">binum1</a>                       : 4;  <span class="comment">/**&lt; High-speed USB instance number for port 1. */</span>
<a name="l03818"></a>03818 <span class="preprocessor">#else</span>
<a name="l03819"></a><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#ab1a3b09dbe48ecb7b5be717c2903c5ce">03819</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#ab1a3b09dbe48ecb7b5be717c2903c5ce">binum1</a>                       : 4;
<a name="l03820"></a><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#a4f818f7ff5d0cbff5f762f2be66b87d7">03820</a>     uint64_t <a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html#a4f818f7ff5d0cbff5f762f2be66b87d7">reserved_4_63</a>                : 60;
<a name="l03821"></a>03821 <span class="preprocessor">#endif</span>
<a name="l03822"></a>03822 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#afcc63764a8c83dc3de4834caa46d1f6d">s</a>;
<a name="l03823"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a0a225aa70f7fe1f999e783b9e01ea291">03823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html">cvmx_uahcx_gprtbimap_hs_s</a>      <a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a0a225aa70f7fe1f999e783b9e01ea291">cn78xx</a>;
<a name="l03824"></a><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a32301a1c6b5f319cc0b1e63b8650990d">03824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gprtbimap__hs_1_1cvmx__uahcx__gprtbimap__hs__s.html">cvmx_uahcx_gprtbimap_hs_s</a>      <a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html#a32301a1c6b5f319cc0b1e63b8650990d">cn78xxp1</a>;
<a name="l03825"></a>03825 };
<a name="l03826"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9dbac9f793d1b40827116f3beff95c5e">03826</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html" title="cvmx_uahc::_gprtbimap_hs">cvmx_uahcx_gprtbimap_hs</a> <a class="code" href="unioncvmx__uahcx__gprtbimap__hs.html" title="cvmx_uahc::_gprtbimap_hs">cvmx_uahcx_gprtbimap_hs_t</a>;
<a name="l03827"></a>03827 <span class="comment"></span>
<a name="l03828"></a>03828 <span class="comment">/**</span>
<a name="l03829"></a>03829 <span class="comment"> * cvmx_uahc#_grlsid</span>
<a name="l03830"></a>03830 <span class="comment"> *</span>
<a name="l03831"></a>03831 <span class="comment"> * This is a read-only register that contains the release number of the core.</span>
<a name="l03832"></a>03832 <span class="comment"> *</span>
<a name="l03833"></a>03833 <span class="comment"> */</span>
<a name="l03834"></a><a class="code" href="unioncvmx__uahcx__grlsid.html">03834</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grlsid.html" title="cvmx_uahc::_grlsid">cvmx_uahcx_grlsid</a> {
<a name="l03835"></a><a class="code" href="unioncvmx__uahcx__grlsid.html#a2b476e3a35eec72d93b42aee5bb20136">03835</a>     uint32_t <a class="code" href="unioncvmx__uahcx__grlsid.html#a2b476e3a35eec72d93b42aee5bb20136">u32</a>;
<a name="l03836"></a><a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html">03836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html">cvmx_uahcx_grlsid_s</a> {
<a name="l03837"></a>03837 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03838"></a>03838 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html#a436249fa5d104628170be036f6c3a14e">releaseid</a>                    : 32; <span class="comment">/**&lt; Software can use this register to configure release-specific features in the driver. */</span>
<a name="l03839"></a>03839 <span class="preprocessor">#else</span>
<a name="l03840"></a><a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html#a436249fa5d104628170be036f6c3a14e">03840</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html#a436249fa5d104628170be036f6c3a14e">releaseid</a>                    : 32;
<a name="l03841"></a>03841 <span class="preprocessor">#endif</span>
<a name="l03842"></a>03842 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__grlsid.html#aa29840e743cb81de9c958fc8cff3dd86">s</a>;
<a name="l03843"></a><a class="code" href="unioncvmx__uahcx__grlsid.html#a4953944cef72e986bd07300e15ed1371">03843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html">cvmx_uahcx_grlsid_s</a>            <a class="code" href="unioncvmx__uahcx__grlsid.html#a4953944cef72e986bd07300e15ed1371">cn78xx</a>;
<a name="l03844"></a><a class="code" href="unioncvmx__uahcx__grlsid.html#a4cc4c7424e0b543be5d81a04c010e125">03844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grlsid_1_1cvmx__uahcx__grlsid__s.html">cvmx_uahcx_grlsid_s</a>            <a class="code" href="unioncvmx__uahcx__grlsid.html#a4cc4c7424e0b543be5d81a04c010e125">cn78xxp1</a>;
<a name="l03845"></a>03845 };
<a name="l03846"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aec8aac58b86e62819f856a6bff76ef56">03846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grlsid.html" title="cvmx_uahc::_grlsid">cvmx_uahcx_grlsid</a> <a class="code" href="unioncvmx__uahcx__grlsid.html" title="cvmx_uahc::_grlsid">cvmx_uahcx_grlsid_t</a>;
<a name="l03847"></a>03847 <span class="comment"></span>
<a name="l03848"></a>03848 <span class="comment">/**</span>
<a name="l03849"></a>03849 <span class="comment"> * cvmx_uahc#_grxfifoprihst</span>
<a name="l03850"></a>03850 <span class="comment"> *</span>
<a name="l03851"></a>03851 <span class="comment"> * This register specifies the relative DMA priority level among the host RXFIFOs (one per USB</span>
<a name="l03852"></a>03852 <span class="comment"> * bus instance) within the associated speed group (SuperSpeed or high-speed/full-speed</span>
<a name="l03853"></a>03853 <span class="comment"> * /low-speed). When multiple RXFIFOs compete for DMA service at a given time, the RXDMA arbiter</span>
<a name="l03854"></a>03854 <span class="comment"> * grants access on a packet-basis in the following manner:</span>
<a name="l03855"></a>03855 <span class="comment"> *</span>
<a name="l03856"></a>03856 <span class="comment"> * Among the FIFOs in the same speed group (SuperSpeed or high-speed/full-speed/low-speed):</span>
<a name="l03857"></a>03857 <span class="comment"> * * High-priority RXFIFOs are granted access using round-robin arbitration.</span>
<a name="l03858"></a>03858 <span class="comment"> * * Low-priority RXFIFOs are granted access using round-robin arbitration only after high-</span>
<a name="l03859"></a>03859 <span class="comment"> * priority</span>
<a name="l03860"></a>03860 <span class="comment"> * RXFIFOs have no further processing to do (i.e., either the RXQs are empty or the corresponding</span>
<a name="l03861"></a>03861 <span class="comment"> * RXFIFOs do not have the required data).</span>
<a name="l03862"></a>03862 <span class="comment"> *</span>
<a name="l03863"></a>03863 <span class="comment"> * The RX DMA arbiter prioritizes the SuperSpeed group or high-speed/full-speed/low-speed group</span>
<a name="l03864"></a>03864 <span class="comment"> * according to the ratio programmed in</span>
<a name="l03865"></a>03865 <span class="comment"> * UAHC()_GDMAHLRATIO.</span>
<a name="l03866"></a>03866 <span class="comment"> *</span>
<a name="l03867"></a>03867 <span class="comment"> * For scatter-gather packets, the arbiter grants successive DMA requests to the same FIFO until</span>
<a name="l03868"></a>03868 <span class="comment"> * the entire packet is completed. The register size corresponds to the number of configured USB</span>
<a name="l03869"></a>03869 <span class="comment"> * bus instances; for example, in the default configuration, there are 3 USB bus instances (1</span>
<a name="l03870"></a>03870 <span class="comment"> * SuperSpeed, 1 high-speed, and 1 full-speed/low-speed).</span>
<a name="l03871"></a>03871 <span class="comment"> *</span>
<a name="l03872"></a>03872 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03873"></a>03873 <span class="comment"> */</span>
<a name="l03874"></a><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html">03874</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html" title="cvmx_uahc::_grxfifoprihst">cvmx_uahcx_grxfifoprihst</a> {
<a name="l03875"></a><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#ac484a0cdb4a59cb35cc317da208434ea">03875</a>     uint32_t <a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#ac484a0cdb4a59cb35cc317da208434ea">u32</a>;
<a name="l03876"></a><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html">03876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html">cvmx_uahcx_grxfifoprihst_s</a> {
<a name="l03877"></a>03877 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a62ec01fe5e93ede138fad800dc4a77b3">reserved_3_31</a>                : 29;
<a name="l03879"></a>03879     uint32_t <a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a305d21cd00a5b3ae786e8a94c1e02471">rx_priority</a>                  : 3;  <span class="comment">/**&lt; Each register bit[n] controls the priority (1 = high, 0 = low) of RXFIFO[n] within a speed group. */</span>
<a name="l03880"></a>03880 <span class="preprocessor">#else</span>
<a name="l03881"></a><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a305d21cd00a5b3ae786e8a94c1e02471">03881</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a305d21cd00a5b3ae786e8a94c1e02471">rx_priority</a>                  : 3;
<a name="l03882"></a><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a62ec01fe5e93ede138fad800dc4a77b3">03882</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html#a62ec01fe5e93ede138fad800dc4a77b3">reserved_3_31</a>                : 29;
<a name="l03883"></a>03883 <span class="preprocessor">#endif</span>
<a name="l03884"></a>03884 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#a343763c3b17aa6946b81c2a89fea3826">s</a>;
<a name="l03885"></a><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#ac3ef0b224efb4d460f7fb4c769fa1bf1">03885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html">cvmx_uahcx_grxfifoprihst_s</a>     <a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#ac3ef0b224efb4d460f7fb4c769fa1bf1">cn78xx</a>;
<a name="l03886"></a><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#a77cd9f2406a0cc617f47172ea2db4450">03886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifoprihst_1_1cvmx__uahcx__grxfifoprihst__s.html">cvmx_uahcx_grxfifoprihst_s</a>     <a class="code" href="unioncvmx__uahcx__grxfifoprihst.html#a77cd9f2406a0cc617f47172ea2db4450">cn78xxp1</a>;
<a name="l03887"></a>03887 };
<a name="l03888"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a947d580f7dcec7598e8c4dd1fd1066ab">03888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxfifoprihst.html" title="cvmx_uahc::_grxfifoprihst">cvmx_uahcx_grxfifoprihst</a> <a class="code" href="unioncvmx__uahcx__grxfifoprihst.html" title="cvmx_uahc::_grxfifoprihst">cvmx_uahcx_grxfifoprihst_t</a>;
<a name="l03889"></a>03889 <span class="comment"></span>
<a name="l03890"></a>03890 <span class="comment">/**</span>
<a name="l03891"></a>03891 <span class="comment"> * cvmx_uahc#_grxfifosiz#</span>
<a name="l03892"></a>03892 <span class="comment"> *</span>
<a name="l03893"></a>03893 <span class="comment"> * The application can program the internal RAM start address/depth of the each RxFIFO as shown</span>
<a name="l03894"></a>03894 <span class="comment"> * below. It is recommended that software use the default value. In Host mode, per-port registers</span>
<a name="l03895"></a>03895 <span class="comment"> * are implemented. One register per FIFO.</span>
<a name="l03896"></a>03896 <span class="comment"> *</span>
<a name="l03897"></a>03897 <span class="comment"> * Reset values = 0:[0x0000_0084] 1:[0x0084_0104] 2:[0x0188_0180].</span>
<a name="l03898"></a>03898 <span class="comment"> *</span>
<a name="l03899"></a>03899 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03900"></a>03900 <span class="comment"> */</span>
<a name="l03901"></a><a class="code" href="unioncvmx__uahcx__grxfifosizx.html">03901</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxfifosizx.html" title="cvmx_uahc::_grxfifosiz#">cvmx_uahcx_grxfifosizx</a> {
<a name="l03902"></a><a class="code" href="unioncvmx__uahcx__grxfifosizx.html#ade616f4f636b8394e7c8878caf215c33">03902</a>     uint32_t <a class="code" href="unioncvmx__uahcx__grxfifosizx.html#ade616f4f636b8394e7c8878caf215c33">u32</a>;
<a name="l03903"></a><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html">03903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html">cvmx_uahcx_grxfifosizx_s</a> {
<a name="l03904"></a>03904 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03905"></a>03905 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#a64699511f2d61126dcb7b3a7a883f2de">rxfstaddr</a>                    : 16; <span class="comment">/**&lt; RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The</span>
<a name="l03906"></a>03906 <span class="comment">                                                         reset value is derived from configuration parameters. */</span>
<a name="l03907"></a>03907     uint32_t <a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#ac4c0c0f8411bfed6050ea7b00777dbd4">rxfdep</a>                       : 16; <span class="comment">/**&lt; RxFIFOn depth. This value is in terms of RX RAM Data width.</span>
<a name="l03908"></a>03908 <span class="comment">                                                         minimum value = 0x20, maximum value = 0x4000. */</span>
<a name="l03909"></a>03909 <span class="preprocessor">#else</span>
<a name="l03910"></a><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#ac4c0c0f8411bfed6050ea7b00777dbd4">03910</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#ac4c0c0f8411bfed6050ea7b00777dbd4">rxfdep</a>                       : 16;
<a name="l03911"></a><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#a64699511f2d61126dcb7b3a7a883f2de">03911</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html#a64699511f2d61126dcb7b3a7a883f2de">rxfstaddr</a>                    : 16;
<a name="l03912"></a>03912 <span class="preprocessor">#endif</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__grxfifosizx.html#a15a9aad7cdbec61afdfdda23b01408a9">s</a>;
<a name="l03914"></a><a class="code" href="unioncvmx__uahcx__grxfifosizx.html#a7a2d235b34f89d1c47914727478d5ca5">03914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html">cvmx_uahcx_grxfifosizx_s</a>       <a class="code" href="unioncvmx__uahcx__grxfifosizx.html#a7a2d235b34f89d1c47914727478d5ca5">cn78xx</a>;
<a name="l03915"></a><a class="code" href="unioncvmx__uahcx__grxfifosizx.html#a10356cce15dc3bf3ed33c7dca2a61210">03915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxfifosizx_1_1cvmx__uahcx__grxfifosizx__s.html">cvmx_uahcx_grxfifosizx_s</a>       <a class="code" href="unioncvmx__uahcx__grxfifosizx.html#a10356cce15dc3bf3ed33c7dca2a61210">cn78xxp1</a>;
<a name="l03916"></a>03916 };
<a name="l03917"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae5847cc272aae91ba5d757be70c13e28">03917</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxfifosizx.html" title="cvmx_uahc::_grxfifosiz#">cvmx_uahcx_grxfifosizx</a> <a class="code" href="unioncvmx__uahcx__grxfifosizx.html" title="cvmx_uahc::_grxfifosiz#">cvmx_uahcx_grxfifosizx_t</a>;
<a name="l03918"></a>03918 <span class="comment"></span>
<a name="l03919"></a>03919 <span class="comment">/**</span>
<a name="l03920"></a>03920 <span class="comment"> * cvmx_uahc#_grxthrcfg</span>
<a name="l03921"></a>03921 <span class="comment"> *</span>
<a name="l03922"></a>03922 <span class="comment"> * In a normal case, an RX burst starts as soon as 1-packet space is available. This works well</span>
<a name="l03923"></a>03923 <span class="comment"> * as long as the system bus is faster than the USB3.0 bus (a 1024-bytes packet takes ~2.2 us on</span>
<a name="l03924"></a>03924 <span class="comment"> * the USB bus in SuperSpeed mode). If the system bus latency is larger than 2.2 us to access a</span>
<a name="l03925"></a>03925 <span class="comment"> * 1024-byte packet, then starting a burst on 1-packet condition leads to an early abort of the</span>
<a name="l03926"></a>03926 <span class="comment"> * burst causing unnecessary performance reduction. This register allows the configuration of</span>
<a name="l03927"></a>03927 <span class="comment"> * threshold and burst size control. This feature is enabled by USBRXPKTCNTSEL.</span>
<a name="l03928"></a>03928 <span class="comment"> *</span>
<a name="l03929"></a>03929 <span class="comment"> * Receive Path:</span>
<a name="l03930"></a>03930 <span class="comment"> * * The RX threshold is controlled by USBRXPKTCNT and the RX burst size is controlled by</span>
<a name="l03931"></a>03931 <span class="comment"> * USBMAXRXBURSTSIZE.</span>
<a name="l03932"></a>03932 <span class="comment"> * * Selecting optimal RX FIFO size, RX threshold, and RX burst size avoids RX burst aborts due</span>
<a name="l03933"></a>03933 <span class="comment"> * to overrun if the system bus is slower than USB. Once in a while overrun is OK, and there is</span>
<a name="l03934"></a>03934 <span class="comment"> * no functional issue.</span>
<a name="l03935"></a>03935 <span class="comment"> * * Some devices do not support terminating ACK retry. With these devices, host cannot set ACK=0</span>
<a name="l03936"></a>03936 <span class="comment"> * and Retry=0 and do retry later and you have to retry immediately. For such devices, minimize</span>
<a name="l03937"></a>03937 <span class="comment"> * retry due to underrun. Setting threshold and burst size guarantees this.</span>
<a name="l03938"></a>03938 <span class="comment"> * A larger RX threshold affects the performance since the scheduler is idle during this time.</span>
<a name="l03939"></a>03939 <span class="comment"> *</span>
<a name="l03940"></a>03940 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03941"></a>03941 <span class="comment"> */</span>
<a name="l03942"></a><a class="code" href="unioncvmx__uahcx__grxthrcfg.html">03942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxthrcfg.html" title="cvmx_uahc::_grxthrcfg">cvmx_uahcx_grxthrcfg</a> {
<a name="l03943"></a><a class="code" href="unioncvmx__uahcx__grxthrcfg.html#a253a070421e9c912874e6ec4d454f5b3">03943</a>     uint32_t <a class="code" href="unioncvmx__uahcx__grxthrcfg.html#a253a070421e9c912874e6ec4d454f5b3">u32</a>;
<a name="l03944"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html">cvmx_uahcx_grxthrcfg_s</a> {
<a name="l03945"></a>03945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a3e2836e4bfa02d67e1e476205f1bc8fe">reserved_30_31</a>               : 2;
<a name="l03947"></a>03947     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a7660c8451c37dc8a7444bff3b8a863b2">usbrxpktcntsel</a>               : 1;  <span class="comment">/**&lt; USB receive-packet-count enable. Enables/disables the USB reception multipacket</span>
<a name="l03948"></a>03948 <span class="comment">                                                         thresholding:</span>
<a name="l03949"></a>03949 <span class="comment">                                                         0 = the core can only start reception on the USB when the RX FIFO has space for at least</span>
<a name="l03950"></a>03950 <span class="comment">                                                         one packet.</span>
<a name="l03951"></a>03951 <span class="comment">                                                         1 = the core can only start reception on the USB when the RX FIFO has space for at least</span>
<a name="l03952"></a>03952 <span class="comment">                                                         USBRXPKTCNT amount of packets.</span>
<a name="l03953"></a>03953 <span class="comment">                                                         This mode is only used for SuperSpeed. */</span>
<a name="l03954"></a>03954     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a088a38b7603cc68af15f73b3886bbf22">reserved_28_28</a>               : 1;
<a name="l03955"></a>03955     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#afc701e5e894b1df0201a1f5d8acdd2f6">usbrxpktcnt</a>                  : 4;  <span class="comment">/**&lt; USB receive-packet count. In host-mode, specifies space (in number of packets) that must</span>
<a name="l03956"></a>03956 <span class="comment">                                                         be available in the RX FIFO before the core can start the corresponding USB RX transaction</span>
<a name="l03957"></a>03957 <span class="comment">                                                         (burst).</span>
<a name="l03958"></a>03958 <span class="comment">                                                         This field is only valid when [USBRXPKTCNTSEL] = 1. The valid values are from 0x1 to 0xF.</span>
<a name="l03959"></a>03959 <span class="comment">                                                         This field must be &lt;= [USBMAXRXBURSTSIZE]. */</span>
<a name="l03960"></a>03960     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a19e036a92a1f7d7e9db264aa7fb8e6cc">usbmaxrxburstsize</a>            : 5;  <span class="comment">/**&lt; USB maximum receive-burst size. In host-mode, specifies the maximum bulk IN burst the core</span>
<a name="l03961"></a>03961 <span class="comment">                                                         should do. When the system bus is slower than the USB, RX FIFO can overrun during a long</span>
<a name="l03962"></a>03962 <span class="comment">                                                         burst.</span>
<a name="l03963"></a>03963 <span class="comment">                                                         Program a smaller value to this field to limit the RX burst size that the core can do. It</span>
<a name="l03964"></a>03964 <span class="comment">                                                         only applies to SuperSpeed Bulk, Isochronous, and Interrupt IN endpoints in the host mode.</span>
<a name="l03965"></a>03965 <span class="comment">                                                         This field is only valid when [USBRXPKTCNTSEL] = 1. The valid values are from 0x1 to 0x10. */</span>
<a name="l03966"></a>03966     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a6453fa70ea694ac9818f24128653fad2">reserved_0_18</a>                : 19;
<a name="l03967"></a>03967 <span class="preprocessor">#else</span>
<a name="l03968"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a6453fa70ea694ac9818f24128653fad2">03968</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a6453fa70ea694ac9818f24128653fad2">reserved_0_18</a>                : 19;
<a name="l03969"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a19e036a92a1f7d7e9db264aa7fb8e6cc">03969</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a19e036a92a1f7d7e9db264aa7fb8e6cc">usbmaxrxburstsize</a>            : 5;
<a name="l03970"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#afc701e5e894b1df0201a1f5d8acdd2f6">03970</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#afc701e5e894b1df0201a1f5d8acdd2f6">usbrxpktcnt</a>                  : 4;
<a name="l03971"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a088a38b7603cc68af15f73b3886bbf22">03971</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a088a38b7603cc68af15f73b3886bbf22">reserved_28_28</a>               : 1;
<a name="l03972"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a7660c8451c37dc8a7444bff3b8a863b2">03972</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a7660c8451c37dc8a7444bff3b8a863b2">usbrxpktcntsel</a>               : 1;
<a name="l03973"></a><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a3e2836e4bfa02d67e1e476205f1bc8fe">03973</a>     uint32_t <a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html#a3e2836e4bfa02d67e1e476205f1bc8fe">reserved_30_31</a>               : 2;
<a name="l03974"></a>03974 <span class="preprocessor">#endif</span>
<a name="l03975"></a>03975 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__grxthrcfg.html#a6bc783492e1ce5b4f33ef805fd57235d">s</a>;
<a name="l03976"></a><a class="code" href="unioncvmx__uahcx__grxthrcfg.html#aee1c3da74621531629e3747750a2918e">03976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html">cvmx_uahcx_grxthrcfg_s</a>         <a class="code" href="unioncvmx__uahcx__grxthrcfg.html#aee1c3da74621531629e3747750a2918e">cn78xx</a>;
<a name="l03977"></a><a class="code" href="unioncvmx__uahcx__grxthrcfg.html#aa38e7988ae04a7167aac90e9ca3bc048">03977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__grxthrcfg_1_1cvmx__uahcx__grxthrcfg__s.html">cvmx_uahcx_grxthrcfg_s</a>         <a class="code" href="unioncvmx__uahcx__grxthrcfg.html#aa38e7988ae04a7167aac90e9ca3bc048">cn78xxp1</a>;
<a name="l03978"></a>03978 };
<a name="l03979"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9d391f5902ba593bd7587cabbf37e1ad">03979</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__grxthrcfg.html" title="cvmx_uahc::_grxthrcfg">cvmx_uahcx_grxthrcfg</a> <a class="code" href="unioncvmx__uahcx__grxthrcfg.html" title="cvmx_uahc::_grxthrcfg">cvmx_uahcx_grxthrcfg_t</a>;
<a name="l03980"></a>03980 <span class="comment"></span>
<a name="l03981"></a>03981 <span class="comment">/**</span>
<a name="l03982"></a>03982 <span class="comment"> * cvmx_uahc#_gsbuscfg0</span>
<a name="l03983"></a>03983 <span class="comment"> *</span>
<a name="l03984"></a>03984 <span class="comment"> * This register can be used to configure the core after power-on or a change in mode of</span>
<a name="l03985"></a>03985 <span class="comment"> * operation. This register mainly contains AXI system-related configuration parameters. Do not</span>
<a name="l03986"></a>03986 <span class="comment"> * change this register after the initial programming. The application must program this register</span>
<a name="l03987"></a>03987 <span class="comment"> * before starting any transactions on AXI. When [INCRBRSTENA] is enabled, it has the highest</span>
<a name="l03988"></a>03988 <span class="comment"> * priority over other burst lengths. The core always performs the largest burst when enabled.</span>
<a name="l03989"></a>03989 <span class="comment"> *</span>
<a name="l03990"></a>03990 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l03991"></a>03991 <span class="comment"> */</span>
<a name="l03992"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html">03992</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html" title="cvmx_uahc::_gsbuscfg0">cvmx_uahcx_gsbuscfg0</a> {
<a name="l03993"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a81785efc0b097ce1fb821eff43f7969d">03993</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a81785efc0b097ce1fb821eff43f7969d">u32</a>;
<a name="l03994"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html">03994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html">cvmx_uahcx_gsbuscfg0_s</a> {
<a name="l03995"></a>03995 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a6ca88a44f83c39a50ca2926d3e3d8bc6">datrdreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for data-read operations. Always set to 0x0. */</span>
<a name="l03997"></a>03997     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a2b9f891b4d2d16fc2d41d38094229369">desrdreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for descriptor-read operations. Always set to 0x0. */</span>
<a name="l03998"></a>03998     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ac2b270986f6689218daaa04fd4866fd8">datwrreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for data-write operations. Always set to 0x0. */</span>
<a name="l03999"></a>03999     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a0cf244cedb6da904d471ce764175ac55">deswrreqinfo</a>                 : 4;  <span class="comment">/**&lt; AXI-cache for descriptor-write operations. Always set to 0x0. */</span>
<a name="l04000"></a>04000     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a3b7e8d4da3aa2ad7d05c1117de4cb2a8">reserved_12_15</a>               : 4;
<a name="l04001"></a>04001     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aebe32e5995baae0efd58bcb971ab8030">datbigend</a>                    : 1;  <span class="comment">/**&lt; Data access is big-endian. Keep this set to 0 (little-endian) and use the</span>
<a name="l04002"></a>04002 <span class="comment">                                                         UCTL()_SHIM_CFG[DMA_ENDIAN_MODE] setting instead. */</span>
<a name="l04003"></a>04003     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aeb656c62ee7e531ac7763562d339f57c">descbigend</a>                   : 1;  <span class="comment">/**&lt; Descriptor access is big-endian. Keep this set to 0 (little-endian) and use the</span>
<a name="l04004"></a>04004 <span class="comment">                                                         UCTL()_SHIM_CFG[DMA_ENDIAN_MODE] setting instead. */</span>
<a name="l04005"></a>04005     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9d603d6cfcbb1bfab5bf30a72377cbeb">reserved_8_9</a>                 : 2;
<a name="l04006"></a>04006     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ae254d58aed76f3529ab3d4120e9c5c22">incr256brstena</a>               : 1;  <span class="comment">/**&lt; INCR256 burst-type enable. Always set to 0. */</span>
<a name="l04007"></a>04007     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a500ae5eca65a6cdcc30da29de4ea8f00">incr128brstena</a>               : 1;  <span class="comment">/**&lt; INCR128 burst-type enable. Always set to 0. */</span>
<a name="l04008"></a>04008     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9fe3841c7e214c6080b33a153c3d18d9">incr64brstena</a>                : 1;  <span class="comment">/**&lt; INCR64 burst-type enable. Always set to 0. */</span>
<a name="l04009"></a>04009     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a407c9a0cc88fc86186a87cc522402555">incr32brstena</a>                : 1;  <span class="comment">/**&lt; INCR32 burst-type enable. Always set to 0. */</span>
<a name="l04010"></a>04010     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ad1b7f7802fc2cb6251fbb4aaa98875a8">incr16brstena</a>                : 1;  <span class="comment">/**&lt; INCR16 burst-type enable. Allows the AXI master to generate INCR 16-beat bursts. */</span>
<a name="l04011"></a>04011     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#af7f621aa7b9a779c53bda2ba45c53f13">incr8brstena</a>                 : 1;  <span class="comment">/**&lt; INCR8 burst-type enable. Allows the AXI master to generate INCR eight-beat bursts. */</span>
<a name="l04012"></a>04012     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a79fa630473af21ded1d4c0aa1797439d">incr4brstena</a>                 : 1;  <span class="comment">/**&lt; INCR4 burst-type enable. Allows the AXI master to generate INCR four-beat bursts. */</span>
<a name="l04013"></a>04013     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a67091943eec95a47de66ce98e2037d12">incrbrstena</a>                  : 1;  <span class="comment">/**&lt; Undefined-length INCR burst-type enable.</span>
<a name="l04014"></a>04014 <span class="comment">                                                         This bit determines the set of burst lengths to be utilized by the master interface. It</span>
<a name="l04015"></a>04015 <span class="comment">                                                         works in conjunction with the GSBUSCFG0[7:1] enables (INCR*BRSTENA).</span>
<a name="l04016"></a>04016 <span class="comment">                                                         If disabled, the AXI master will use only the burst lengths</span>
<a name="l04017"></a>04017 <span class="comment">                                                         1, 4, 8, 16 (assuming the INCR*BRSTENA are set to their reset values).</span>
<a name="l04018"></a>04018 <span class="comment">                                                         If enabled, the AXI master uses any length less than or equal to the largest-enabled burst</span>
<a name="l04019"></a>04019 <span class="comment">                                                         length based on the INCR*BRSTENA fields. */</span>
<a name="l04020"></a>04020 <span class="preprocessor">#else</span>
<a name="l04021"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a67091943eec95a47de66ce98e2037d12">04021</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a67091943eec95a47de66ce98e2037d12">incrbrstena</a>                  : 1;
<a name="l04022"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a79fa630473af21ded1d4c0aa1797439d">04022</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a79fa630473af21ded1d4c0aa1797439d">incr4brstena</a>                 : 1;
<a name="l04023"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#af7f621aa7b9a779c53bda2ba45c53f13">04023</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#af7f621aa7b9a779c53bda2ba45c53f13">incr8brstena</a>                 : 1;
<a name="l04024"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ad1b7f7802fc2cb6251fbb4aaa98875a8">04024</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ad1b7f7802fc2cb6251fbb4aaa98875a8">incr16brstena</a>                : 1;
<a name="l04025"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a407c9a0cc88fc86186a87cc522402555">04025</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a407c9a0cc88fc86186a87cc522402555">incr32brstena</a>                : 1;
<a name="l04026"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9fe3841c7e214c6080b33a153c3d18d9">04026</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9fe3841c7e214c6080b33a153c3d18d9">incr64brstena</a>                : 1;
<a name="l04027"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a500ae5eca65a6cdcc30da29de4ea8f00">04027</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a500ae5eca65a6cdcc30da29de4ea8f00">incr128brstena</a>               : 1;
<a name="l04028"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ae254d58aed76f3529ab3d4120e9c5c22">04028</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ae254d58aed76f3529ab3d4120e9c5c22">incr256brstena</a>               : 1;
<a name="l04029"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9d603d6cfcbb1bfab5bf30a72377cbeb">04029</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a9d603d6cfcbb1bfab5bf30a72377cbeb">reserved_8_9</a>                 : 2;
<a name="l04030"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aeb656c62ee7e531ac7763562d339f57c">04030</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aeb656c62ee7e531ac7763562d339f57c">descbigend</a>                   : 1;
<a name="l04031"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aebe32e5995baae0efd58bcb971ab8030">04031</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#aebe32e5995baae0efd58bcb971ab8030">datbigend</a>                    : 1;
<a name="l04032"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a3b7e8d4da3aa2ad7d05c1117de4cb2a8">04032</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a3b7e8d4da3aa2ad7d05c1117de4cb2a8">reserved_12_15</a>               : 4;
<a name="l04033"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a0cf244cedb6da904d471ce764175ac55">04033</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a0cf244cedb6da904d471ce764175ac55">deswrreqinfo</a>                 : 4;
<a name="l04034"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ac2b270986f6689218daaa04fd4866fd8">04034</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#ac2b270986f6689218daaa04fd4866fd8">datwrreqinfo</a>                 : 4;
<a name="l04035"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a2b9f891b4d2d16fc2d41d38094229369">04035</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a2b9f891b4d2d16fc2d41d38094229369">desrdreqinfo</a>                 : 4;
<a name="l04036"></a><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a6ca88a44f83c39a50ca2926d3e3d8bc6">04036</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html#a6ca88a44f83c39a50ca2926d3e3d8bc6">datrdreqinfo</a>                 : 4;
<a name="l04037"></a>04037 <span class="preprocessor">#endif</span>
<a name="l04038"></a>04038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a8237ddd9f8b7794295df79af5a8e359c">s</a>;
<a name="l04039"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a0e4895d95498725eeace712eae280239">04039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html">cvmx_uahcx_gsbuscfg0_s</a>         <a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a0e4895d95498725eeace712eae280239">cn78xx</a>;
<a name="l04040"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a5f1478867b94a2d67f42bc59b3677544">04040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg0_1_1cvmx__uahcx__gsbuscfg0__s.html">cvmx_uahcx_gsbuscfg0_s</a>         <a class="code" href="unioncvmx__uahcx__gsbuscfg0.html#a5f1478867b94a2d67f42bc59b3677544">cn78xxp1</a>;
<a name="l04041"></a>04041 };
<a name="l04042"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a756db034a40cd52bdbdc852936546ff3">04042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsbuscfg0.html" title="cvmx_uahc::_gsbuscfg0">cvmx_uahcx_gsbuscfg0</a> <a class="code" href="unioncvmx__uahcx__gsbuscfg0.html" title="cvmx_uahc::_gsbuscfg0">cvmx_uahcx_gsbuscfg0_t</a>;
<a name="l04043"></a>04043 <span class="comment"></span>
<a name="l04044"></a>04044 <span class="comment">/**</span>
<a name="l04045"></a>04045 <span class="comment"> * cvmx_uahc#_gsbuscfg1</span>
<a name="l04046"></a>04046 <span class="comment"> *</span>
<a name="l04047"></a>04047 <span class="comment"> * This register can be used to configure the core after power-on or a change in mode of</span>
<a name="l04048"></a>04048 <span class="comment"> * operation. This register mainly contains AXI system-related configuration parameters. Do not</span>
<a name="l04049"></a>04049 <span class="comment"> * change this register after the initial programming. The application must program this register</span>
<a name="l04050"></a>04050 <span class="comment"> * before starting any transactions on AXI.</span>
<a name="l04051"></a>04051 <span class="comment"> *</span>
<a name="l04052"></a>04052 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04053"></a>04053 <span class="comment"> */</span>
<a name="l04054"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html">04054</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html" title="cvmx_uahc::_gsbuscfg1">cvmx_uahcx_gsbuscfg1</a> {
<a name="l04055"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#abf0b220bb5210132e10e79e1962a0407">04055</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#abf0b220bb5210132e10e79e1962a0407">u32</a>;
<a name="l04056"></a><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html">04056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html">cvmx_uahcx_gsbuscfg1_s</a> {
<a name="l04057"></a>04057 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04058"></a>04058 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a47f2779d72b341514a2c6a7284877ad6">reserved_13_31</a>               : 19;
<a name="l04059"></a>04059     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#ae6e3ddef45e385debaa0abf122f7c2fe">en1kpage</a>                     : 1;  <span class="comment">/**&lt; 1K page-boundary enable.</span>
<a name="l04060"></a>04060 <span class="comment">                                                         0 = Break transfers at the 4K page boundary (default).</span>
<a name="l04061"></a>04061 <span class="comment">                                                         1 = Break transfers at the 1K page boundary. */</span>
<a name="l04062"></a>04062     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a531bc7bbedc8555f962338e5c5495d20">pipetranslimit</a>               : 4;  <span class="comment">/**&lt; AXI pipelined transfers burst-request limit. Controls the number of outstanding pipelined</span>
<a name="l04063"></a>04063 <span class="comment">                                                         transfers requests the AXI master will push to the AXI slave. Once the AXI master reaches</span>
<a name="l04064"></a>04064 <span class="comment">                                                         this limit, it does not make more requests on the AXI ARADDR and AWADDR buses until the</span>
<a name="l04065"></a>04065 <span class="comment">                                                         associated data phases complete. This field is encoded as follows:</span>
<a name="l04066"></a>04066 <span class="comment">                                                         0x0 = 1 request. 0x8 = 9 requests.</span>
<a name="l04067"></a>04067 <span class="comment">                                                         0x1 = 2 requests. 0x9 = 10 requests.</span>
<a name="l04068"></a>04068 <span class="comment">                                                         0x2 = 3 requests. 0xA = 11 requests.</span>
<a name="l04069"></a>04069 <span class="comment">                                                         0x3 = 4 requests. 0xB = 12 requests.</span>
<a name="l04070"></a>04070 <span class="comment">                                                         0x4 = 5 requests. 0xC = 13 requests.</span>
<a name="l04071"></a>04071 <span class="comment">                                                         0x5 = 6 requests. 0xD = 14 requests.</span>
<a name="l04072"></a>04072 <span class="comment">                                                         0x6 = 7 requests. 0xE = 15 requests.</span>
<a name="l04073"></a>04073 <span class="comment">                                                         0x7 = 8 requests. 0xF = 16 requests. */</span>
<a name="l04074"></a>04074     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#aaff157bd6bad8115cd6686e0c4f277bf">reserved_0_7</a>                 : 8;
<a name="l04075"></a>04075 <span class="preprocessor">#else</span>
<a name="l04076"></a><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#aaff157bd6bad8115cd6686e0c4f277bf">04076</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#aaff157bd6bad8115cd6686e0c4f277bf">reserved_0_7</a>                 : 8;
<a name="l04077"></a><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a531bc7bbedc8555f962338e5c5495d20">04077</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a531bc7bbedc8555f962338e5c5495d20">pipetranslimit</a>               : 4;
<a name="l04078"></a><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#ae6e3ddef45e385debaa0abf122f7c2fe">04078</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#ae6e3ddef45e385debaa0abf122f7c2fe">en1kpage</a>                     : 1;
<a name="l04079"></a><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a47f2779d72b341514a2c6a7284877ad6">04079</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html#a47f2779d72b341514a2c6a7284877ad6">reserved_13_31</a>               : 19;
<a name="l04080"></a>04080 <span class="preprocessor">#endif</span>
<a name="l04081"></a>04081 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#a023b1af9e2b19000851fc176e848159e">s</a>;
<a name="l04082"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#a94e87ae341af3dc31836a608f28d11eb">04082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html">cvmx_uahcx_gsbuscfg1_s</a>         <a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#a94e87ae341af3dc31836a608f28d11eb">cn78xx</a>;
<a name="l04083"></a><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#a08f5bc497c700717022e1c54490ace5c">04083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsbuscfg1_1_1cvmx__uahcx__gsbuscfg1__s.html">cvmx_uahcx_gsbuscfg1_s</a>         <a class="code" href="unioncvmx__uahcx__gsbuscfg1.html#a08f5bc497c700717022e1c54490ace5c">cn78xxp1</a>;
<a name="l04084"></a>04084 };
<a name="l04085"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae65f640936a0a69b1a393901575e8825">04085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsbuscfg1.html" title="cvmx_uahc::_gsbuscfg1">cvmx_uahcx_gsbuscfg1</a> <a class="code" href="unioncvmx__uahcx__gsbuscfg1.html" title="cvmx_uahc::_gsbuscfg1">cvmx_uahcx_gsbuscfg1_t</a>;
<a name="l04086"></a>04086 <span class="comment"></span>
<a name="l04087"></a>04087 <span class="comment">/**</span>
<a name="l04088"></a>04088 <span class="comment"> * cvmx_uahc#_gsts</span>
<a name="l04089"></a>04089 <span class="comment"> *</span>
<a name="l04090"></a>04090 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04091"></a>04091 <span class="comment"> *</span>
<a name="l04092"></a>04092 <span class="comment"> */</span>
<a name="l04093"></a><a class="code" href="unioncvmx__uahcx__gsts.html">04093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsts.html" title="cvmx_uahc::_gsts">cvmx_uahcx_gsts</a> {
<a name="l04094"></a><a class="code" href="unioncvmx__uahcx__gsts.html#aa104a23a24f394e0797e2fdb6fe55fd2">04094</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gsts.html#aa104a23a24f394e0797e2fdb6fe55fd2">u32</a>;
<a name="l04095"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html">04095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html">cvmx_uahcx_gsts_s</a> {
<a name="l04096"></a>04096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04097"></a>04097 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aa4434ce5a60cc739a70f5c2a4975e114">cbelt</a>                        : 12; <span class="comment">/**&lt; Current BELT value. In host mode, indicates the minimum value of all received device BELT</span>
<a name="l04098"></a>04098 <span class="comment">                                                         values and the BELT value that is set by the set latency tolerance value command. */</span>
<a name="l04099"></a>04099     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a71ecaccedf3564f45f1890a2bd0aeaee">reserved_8_19</a>                : 12;
<a name="l04100"></a>04100     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aadf1a78779faeb503d0c90564cbda2df">host_ip</a>                      : 1;  <span class="comment">/**&lt; Host interrupt pending. Indicates that there is a pending interrupt pertaining to xHC in</span>
<a name="l04101"></a>04101 <span class="comment">                                                         the host-event queue. */</span>
<a name="l04102"></a>04102     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14192326e4dc6c218ce0bde3d2590576">reserved_6_6</a>                 : 1;
<a name="l04103"></a>04103     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a3b602ccade0933baec3ad085a0fb5b71">csrtimeout</a>                   : 1;  <span class="comment">/**&lt; CSR timeout. When set to 1, indicates that software performed a write or read operation to</span>
<a name="l04104"></a>04104 <span class="comment">                                                         a core register that could not be completed within 0xFFFF controller-clock cycles. */</span>
<a name="l04105"></a>04105     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a4544fcab1531a4961cb41dce320ee307">buserraddrvld</a>                : 1;  <span class="comment">/**&lt; Bus-error address valid. Indicates that UAHC()_GBUSERRADDR is valid and reports the</span>
<a name="l04106"></a>04106 <span class="comment">                                                         first bus address that encounters a bus error. */</span>
<a name="l04107"></a>04107     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14cb6fa93ed60b4931c0a52ce7ae82c4">reserved_2_3</a>                 : 2;
<a name="l04108"></a>04108     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a7a3c403689882d073a69cc17dc06b26c">curmod</a>                       : 2;  <span class="comment">/**&lt; Current mode of operation. Always 0x1. */</span>
<a name="l04109"></a>04109 <span class="preprocessor">#else</span>
<a name="l04110"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a7a3c403689882d073a69cc17dc06b26c">04110</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a7a3c403689882d073a69cc17dc06b26c">curmod</a>                       : 2;
<a name="l04111"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14cb6fa93ed60b4931c0a52ce7ae82c4">04111</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14cb6fa93ed60b4931c0a52ce7ae82c4">reserved_2_3</a>                 : 2;
<a name="l04112"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a4544fcab1531a4961cb41dce320ee307">04112</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a4544fcab1531a4961cb41dce320ee307">buserraddrvld</a>                : 1;
<a name="l04113"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a3b602ccade0933baec3ad085a0fb5b71">04113</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a3b602ccade0933baec3ad085a0fb5b71">csrtimeout</a>                   : 1;
<a name="l04114"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14192326e4dc6c218ce0bde3d2590576">04114</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a14192326e4dc6c218ce0bde3d2590576">reserved_6_6</a>                 : 1;
<a name="l04115"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aadf1a78779faeb503d0c90564cbda2df">04115</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aadf1a78779faeb503d0c90564cbda2df">host_ip</a>                      : 1;
<a name="l04116"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a71ecaccedf3564f45f1890a2bd0aeaee">04116</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#a71ecaccedf3564f45f1890a2bd0aeaee">reserved_8_19</a>                : 12;
<a name="l04117"></a><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aa4434ce5a60cc739a70f5c2a4975e114">04117</a>     uint32_t <a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html#aa4434ce5a60cc739a70f5c2a4975e114">cbelt</a>                        : 12;
<a name="l04118"></a>04118 <span class="preprocessor">#endif</span>
<a name="l04119"></a>04119 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gsts.html#a507b1e50b334f7935765e3fee293f033">s</a>;
<a name="l04120"></a><a class="code" href="unioncvmx__uahcx__gsts.html#afdf6e5c423a01bdd5f37c4b89ad037e1">04120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html">cvmx_uahcx_gsts_s</a>              <a class="code" href="unioncvmx__uahcx__gsts.html#afdf6e5c423a01bdd5f37c4b89ad037e1">cn78xx</a>;
<a name="l04121"></a><a class="code" href="unioncvmx__uahcx__gsts.html#a7438b419d15b8e23bfbf4b524025d95a">04121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gsts_1_1cvmx__uahcx__gsts__s.html">cvmx_uahcx_gsts_s</a>              <a class="code" href="unioncvmx__uahcx__gsts.html#a7438b419d15b8e23bfbf4b524025d95a">cn78xxp1</a>;
<a name="l04122"></a>04122 };
<a name="l04123"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a45f82ee3dd25f1eceff4a78a1e6ff5da">04123</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gsts.html" title="cvmx_uahc::_gsts">cvmx_uahcx_gsts</a> <a class="code" href="unioncvmx__uahcx__gsts.html" title="cvmx_uahc::_gsts">cvmx_uahcx_gsts_t</a>;
<a name="l04124"></a>04124 <span class="comment"></span>
<a name="l04125"></a>04125 <span class="comment">/**</span>
<a name="l04126"></a>04126 <span class="comment"> * cvmx_uahc#_gtxfifoprihst</span>
<a name="l04127"></a>04127 <span class="comment"> *</span>
<a name="l04128"></a>04128 <span class="comment"> * This register specifies the relative DMA priority level among the host TXFIFOs (one per USB</span>
<a name="l04129"></a>04129 <span class="comment"> * bus instance) within the associated speed group (SuperSpeed or high-speed/full-speed</span>
<a name="l04130"></a>04130 <span class="comment"> * /low-speed). When multiple TXFIFOs compete for DMA service at a given time, the TXDMA arbiter</span>
<a name="l04131"></a>04131 <span class="comment"> * grants access on a packet-basis in the following manner:</span>
<a name="l04132"></a>04132 <span class="comment"> *</span>
<a name="l04133"></a>04133 <span class="comment"> * Among the FIFOs in the same speed group (SuperSpeed or high-speed/full-speed/low-speed):</span>
<a name="l04134"></a>04134 <span class="comment"> *</span>
<a name="l04135"></a>04135 <span class="comment"> * * High-priority TXFIFOs are granted access using round-robin arbitration.</span>
<a name="l04136"></a>04136 <span class="comment"> * * Low-priority TXFIFOs are granted access using round-robin arbitration only after high-</span>
<a name="l04137"></a>04137 <span class="comment"> * priority</span>
<a name="l04138"></a>04138 <span class="comment"> * TXFIFOs have no further processing to do (i.e., either the TXQs are empty or the corresponding</span>
<a name="l04139"></a>04139 <span class="comment"> * TXFIFOs do not have the required data).</span>
<a name="l04140"></a>04140 <span class="comment"> *</span>
<a name="l04141"></a>04141 <span class="comment"> * The TX DMA arbiter prioritizes the SuperSpeed group or high-speed/full-speed/low-speed group</span>
<a name="l04142"></a>04142 <span class="comment"> * according to the ratio programmed in</span>
<a name="l04143"></a>04143 <span class="comment"> * UAHC()_GDMAHLRATIO.</span>
<a name="l04144"></a>04144 <span class="comment"> *</span>
<a name="l04145"></a>04145 <span class="comment"> * For scatter-gather packets, the arbiter grants successive DMA requests to the same FIFO until</span>
<a name="l04146"></a>04146 <span class="comment"> * the entire packet is completed. The register size corresponds to the number of configured USB</span>
<a name="l04147"></a>04147 <span class="comment"> * bus instances; for example, in the default configuration, there are 3 USB bus instances (1</span>
<a name="l04148"></a>04148 <span class="comment"> * SuperSpeed, 1 high-speed, and 1 full-speed/low-speed).</span>
<a name="l04149"></a>04149 <span class="comment"> *</span>
<a name="l04150"></a>04150 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04151"></a>04151 <span class="comment"> */</span>
<a name="l04152"></a><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html">04152</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html" title="cvmx_uahc::_gtxfifoprihst">cvmx_uahcx_gtxfifoprihst</a> {
<a name="l04153"></a><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#af94299fb9709d2bea0df69c540ab33e5">04153</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#af94299fb9709d2bea0df69c540ab33e5">u32</a>;
<a name="l04154"></a><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html">04154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html">cvmx_uahcx_gtxfifoprihst_s</a> {
<a name="l04155"></a>04155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04156"></a>04156 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a396bc9b98385c14907ba7d243dccec3a">reserved_3_31</a>                : 29;
<a name="l04157"></a>04157     uint32_t <a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a7560a450a6b0c66331de537cdd65bfc2">tx_priority</a>                  : 3;  <span class="comment">/**&lt; Each register bit n controls the priority (1: high, 0: low) of TX FIFO&lt;n&gt; within a speed</span>
<a name="l04158"></a>04158 <span class="comment">                                                         group. */</span>
<a name="l04159"></a>04159 <span class="preprocessor">#else</span>
<a name="l04160"></a><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a7560a450a6b0c66331de537cdd65bfc2">04160</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a7560a450a6b0c66331de537cdd65bfc2">tx_priority</a>                  : 3;
<a name="l04161"></a><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a396bc9b98385c14907ba7d243dccec3a">04161</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html#a396bc9b98385c14907ba7d243dccec3a">reserved_3_31</a>                : 29;
<a name="l04162"></a>04162 <span class="preprocessor">#endif</span>
<a name="l04163"></a>04163 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#ab8330932973acf7d29a4d5737d072000">s</a>;
<a name="l04164"></a><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#a88cf0f4f31586d774d3e6b271ecc3122">04164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html">cvmx_uahcx_gtxfifoprihst_s</a>     <a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#a88cf0f4f31586d774d3e6b271ecc3122">cn78xx</a>;
<a name="l04165"></a><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#a844f00b3024d829e132085603c269a8f">04165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifoprihst_1_1cvmx__uahcx__gtxfifoprihst__s.html">cvmx_uahcx_gtxfifoprihst_s</a>     <a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html#a844f00b3024d829e132085603c269a8f">cn78xxp1</a>;
<a name="l04166"></a>04166 };
<a name="l04167"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae620dabc6e3a4ff3a3e63c0c712d9d9d">04167</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html" title="cvmx_uahc::_gtxfifoprihst">cvmx_uahcx_gtxfifoprihst</a> <a class="code" href="unioncvmx__uahcx__gtxfifoprihst.html" title="cvmx_uahc::_gtxfifoprihst">cvmx_uahcx_gtxfifoprihst_t</a>;
<a name="l04168"></a>04168 <span class="comment"></span>
<a name="l04169"></a>04169 <span class="comment">/**</span>
<a name="l04170"></a>04170 <span class="comment"> * cvmx_uahc#_gtxfifosiz#</span>
<a name="l04171"></a>04171 <span class="comment"> *</span>
<a name="l04172"></a>04172 <span class="comment"> * This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless</span>
<a name="l04173"></a>04173 <span class="comment"> * packet size/buffer size for each endpoint is different and application-specific, it is</span>
<a name="l04174"></a>04174 <span class="comment"> * recommended that the software use the default value. One register per FIFO. One register per</span>
<a name="l04175"></a>04175 <span class="comment"> * FIFO.</span>
<a name="l04176"></a>04176 <span class="comment"> *</span>
<a name="l04177"></a>04177 <span class="comment"> * Reset values = 0:[0x0000_0082] 1:[0x0082_0103] 2:[0x0185_0205].</span>
<a name="l04178"></a>04178 <span class="comment"> *</span>
<a name="l04179"></a>04179 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04180"></a>04180 <span class="comment"> */</span>
<a name="l04181"></a><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html">04181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html" title="cvmx_uahc::_gtxfifosiz#">cvmx_uahcx_gtxfifosizx</a> {
<a name="l04182"></a><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a83c53bc954c12ba5740e5e1ea6852c5e">04182</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a83c53bc954c12ba5740e5e1ea6852c5e">u32</a>;
<a name="l04183"></a><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html">04183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html">cvmx_uahcx_gtxfifosizx_s</a> {
<a name="l04184"></a>04184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04185"></a>04185 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#ae8e4f372388ad9c3ac7fee50f94f000e">txfstaddr</a>                    : 16; <span class="comment">/**&lt; Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset</span>
<a name="l04186"></a>04186 <span class="comment">                                                         is value derived from configuration parameters. */</span>
<a name="l04187"></a>04187     uint32_t <a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#a6b2825c2ec445aa65ac079e5fd865f53">txfdep</a>                       : 16; <span class="comment">/**&lt; TxFIFOn depth. This value is in terms of TX RAM data width.</span>
<a name="l04188"></a>04188 <span class="comment">                                                         minimum value = 0x20, maximum value = 0x8000. */</span>
<a name="l04189"></a>04189 <span class="preprocessor">#else</span>
<a name="l04190"></a><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#a6b2825c2ec445aa65ac079e5fd865f53">04190</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#a6b2825c2ec445aa65ac079e5fd865f53">txfdep</a>                       : 16;
<a name="l04191"></a><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#ae8e4f372388ad9c3ac7fee50f94f000e">04191</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html#ae8e4f372388ad9c3ac7fee50f94f000e">txfstaddr</a>                    : 16;
<a name="l04192"></a>04192 <span class="preprocessor">#endif</span>
<a name="l04193"></a>04193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#aa945f7a02bf242a19152db6cc8c26971">s</a>;
<a name="l04194"></a><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a3bc0ae9893985dd8366418216ca74917">04194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html">cvmx_uahcx_gtxfifosizx_s</a>       <a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a3bc0ae9893985dd8366418216ca74917">cn78xx</a>;
<a name="l04195"></a><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a0a552115b0cff713d4650a485e77142c">04195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxfifosizx_1_1cvmx__uahcx__gtxfifosizx__s.html">cvmx_uahcx_gtxfifosizx_s</a>       <a class="code" href="unioncvmx__uahcx__gtxfifosizx.html#a0a552115b0cff713d4650a485e77142c">cn78xxp1</a>;
<a name="l04196"></a>04196 };
<a name="l04197"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad0a7f57f230890768206334dd1303f2c">04197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxfifosizx.html" title="cvmx_uahc::_gtxfifosiz#">cvmx_uahcx_gtxfifosizx</a> <a class="code" href="unioncvmx__uahcx__gtxfifosizx.html" title="cvmx_uahc::_gtxfifosiz#">cvmx_uahcx_gtxfifosizx_t</a>;
<a name="l04198"></a>04198 <span class="comment"></span>
<a name="l04199"></a>04199 <span class="comment">/**</span>
<a name="l04200"></a>04200 <span class="comment"> * cvmx_uahc#_gtxthrcfg</span>
<a name="l04201"></a>04201 <span class="comment"> *</span>
<a name="l04202"></a>04202 <span class="comment"> * In a normal case, a TX burst starts as soon as one packet is prefetched. This works well as</span>
<a name="l04203"></a>04203 <span class="comment"> * long as the system bus is faster than the USB3.0 bus (a 1024-bytes packet takes ~2.2 us on the</span>
<a name="l04204"></a>04204 <span class="comment"> * USB bus in SuperSpeed mode). If the system bus latency is larger than 2.2 us to access a</span>
<a name="l04205"></a>04205 <span class="comment"> * 1024-byte packet, then starting a burst on 1-packet condition leads to an early abort of the</span>
<a name="l04206"></a>04206 <span class="comment"> * burst causing unnecessary performance reduction. This register allows the configuration of</span>
<a name="l04207"></a>04207 <span class="comment"> * threshold and burst size control. This feature is enabled by [USBTXPKTCNTSEL].</span>
<a name="l04208"></a>04208 <span class="comment"> *</span>
<a name="l04209"></a>04209 <span class="comment"> * Transmit path:</span>
<a name="l04210"></a>04210 <span class="comment"> * * The TX threshold is controlled by [USBTXPKTCNT], and the TX burst size is controlled by</span>
<a name="l04211"></a>04211 <span class="comment"> * [USBMAXTXBURSTSIZE].</span>
<a name="l04212"></a>04212 <span class="comment"> * * Selecting optimal TX FIFO size, TX threshold, and TX burst size avoids TX burst aborts due</span>
<a name="l04213"></a>04213 <span class="comment"> * to an underrun if the system bus is slower than USB. Once in a while an underrun is OK, and</span>
<a name="l04214"></a>04214 <span class="comment"> * there is no functional issue.</span>
<a name="l04215"></a>04215 <span class="comment"> * * A larger threshold affects the performance, since the scheduler is idle during this time.</span>
<a name="l04216"></a>04216 <span class="comment"> *</span>
<a name="l04217"></a>04217 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04218"></a>04218 <span class="comment"> */</span>
<a name="l04219"></a><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html">04219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html" title="cvmx_uahc::_gtxthrcfg">cvmx_uahcx_gtxthrcfg</a> {
<a name="l04220"></a><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#ad13e163df24bd874917eb4429e001574">04220</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#ad13e163df24bd874917eb4429e001574">u32</a>;
<a name="l04221"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html">04221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html">cvmx_uahcx_gtxthrcfg_s</a> {
<a name="l04222"></a>04222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04223"></a>04223 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a57624925074fb37070168f04d9d05bec">reserved_30_31</a>               : 2;
<a name="l04224"></a>04224     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a33c096fda010fbd9e2cb59f6b6fbfc6b">usbtxpktcntsel</a>               : 1;  <span class="comment">/**&lt; USB transmit packet-count enable. Enables/disables the USB transmission multipacket</span>
<a name="l04225"></a>04225 <span class="comment">                                                         thresholding:</span>
<a name="l04226"></a>04226 <span class="comment">                                                         0 = USB transmission multipacket thresholding is disabled, the core can only start</span>
<a name="l04227"></a>04227 <span class="comment">                                                         transmission on the USB after the entire packet has been fetched into the corresponding</span>
<a name="l04228"></a>04228 <span class="comment">                                                         TXFIFO.</span>
<a name="l04229"></a>04229 <span class="comment">                                                         1 = USB transmission multipacket thresholding is enabled. The core can only start</span>
<a name="l04230"></a>04230 <span class="comment">                                                         transmission on the USB after USBTXPKTCNT amount of packets for the USB transaction</span>
<a name="l04231"></a>04231 <span class="comment">                                                         (burst) are already in the corresponding TXFIFO.</span>
<a name="l04232"></a>04232 <span class="comment">                                                         This mode is only used for SuperSpeed. */</span>
<a name="l04233"></a>04233     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a0ea48ae6aa2244f8548f7689cd9225b1">reserved_28_28</a>               : 1;
<a name="l04234"></a>04234     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ae38cedfd3f47250561d57160dda24c72">usbtxpktcnt</a>                  : 4;  <span class="comment">/**&lt; USB transmit-packet count. Specifies the number of packets that must be in the TXFIFO</span>
<a name="l04235"></a>04235 <span class="comment">                                                         before the core can start transmission for the corresponding USB transaction (burst). This</span>
<a name="l04236"></a>04236 <span class="comment">                                                         field is only valid when [USBTXPKTCNTSEL] = 1. Valid values are from 0x1 to 0xF.</span>
<a name="l04237"></a>04237 <span class="comment">                                                         This field must be &lt;= [USBMAXTXBURSTSIZE]. */</span>
<a name="l04238"></a>04238     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ab3ea826f66fe52184e1e1e50baf9cca0">usbmaxtxburstsize</a>            : 8;  <span class="comment">/**&lt; USB maximum TX burst size. When [USBTXPKTCNTSEL] = 1, this field specifies the</span>
<a name="l04239"></a>04239 <span class="comment">                                                         maximum bulk OUT burst the core should do. When the system bus is slower than</span>
<a name="l04240"></a>04240 <span class="comment">                                                         the USB, TX FIFO can underrun during a long burst. Program a smaller value to</span>
<a name="l04241"></a>04241 <span class="comment">                                                         this field to limit the TX burst size that the core can do. It only applies to</span>
<a name="l04242"></a>04242 <span class="comment">                                                         SuperSpeed bulk, isochronous, and interrupt OUT endpoints in the host</span>
<a name="l04243"></a>04243 <span class="comment">                                                         mode. Valid values are from 0x1 to 0x10. */</span>
<a name="l04244"></a>04244     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a3af8d94a212be1bbf25b39e546626fd0">reserved_0_15</a>                : 16;
<a name="l04245"></a>04245 <span class="preprocessor">#else</span>
<a name="l04246"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a3af8d94a212be1bbf25b39e546626fd0">04246</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a3af8d94a212be1bbf25b39e546626fd0">reserved_0_15</a>                : 16;
<a name="l04247"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ab3ea826f66fe52184e1e1e50baf9cca0">04247</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ab3ea826f66fe52184e1e1e50baf9cca0">usbmaxtxburstsize</a>            : 8;
<a name="l04248"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ae38cedfd3f47250561d57160dda24c72">04248</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#ae38cedfd3f47250561d57160dda24c72">usbtxpktcnt</a>                  : 4;
<a name="l04249"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a0ea48ae6aa2244f8548f7689cd9225b1">04249</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a0ea48ae6aa2244f8548f7689cd9225b1">reserved_28_28</a>               : 1;
<a name="l04250"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a33c096fda010fbd9e2cb59f6b6fbfc6b">04250</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a33c096fda010fbd9e2cb59f6b6fbfc6b">usbtxpktcntsel</a>               : 1;
<a name="l04251"></a><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a57624925074fb37070168f04d9d05bec">04251</a>     uint32_t <a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html#a57624925074fb37070168f04d9d05bec">reserved_30_31</a>               : 2;
<a name="l04252"></a>04252 <span class="preprocessor">#endif</span>
<a name="l04253"></a>04253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#ade2c635a3149ac401b82b02b5ce5c78b">s</a>;
<a name="l04254"></a><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#a222718435f3f40748b33fc8a946506c2">04254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html">cvmx_uahcx_gtxthrcfg_s</a>         <a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#a222718435f3f40748b33fc8a946506c2">cn78xx</a>;
<a name="l04255"></a><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#aa1cde538b06066560de15a1cd03a8112">04255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gtxthrcfg_1_1cvmx__uahcx__gtxthrcfg__s.html">cvmx_uahcx_gtxthrcfg_s</a>         <a class="code" href="unioncvmx__uahcx__gtxthrcfg.html#aa1cde538b06066560de15a1cd03a8112">cn78xxp1</a>;
<a name="l04256"></a>04256 };
<a name="l04257"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a77fc2bc1cf2a45fdf3cfbe074273d3b8">04257</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gtxthrcfg.html" title="cvmx_uahc::_gtxthrcfg">cvmx_uahcx_gtxthrcfg</a> <a class="code" href="unioncvmx__uahcx__gtxthrcfg.html" title="cvmx_uahc::_gtxthrcfg">cvmx_uahcx_gtxthrcfg_t</a>;
<a name="l04258"></a>04258 <span class="comment"></span>
<a name="l04259"></a>04259 <span class="comment">/**</span>
<a name="l04260"></a>04260 <span class="comment"> * cvmx_uahc#_guctl</span>
<a name="l04261"></a>04261 <span class="comment"> *</span>
<a name="l04262"></a>04262 <span class="comment"> * This register provides a few options for the software to control the core behavior in the host</span>
<a name="l04263"></a>04263 <span class="comment"> * mode. Most of the options are used to improve host inter-operability with different devices.</span>
<a name="l04264"></a>04264 <span class="comment"> *</span>
<a name="l04265"></a>04265 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04266"></a>04266 <span class="comment"> */</span>
<a name="l04267"></a><a class="code" href="unioncvmx__uahcx__guctl.html">04267</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guctl.html" title="cvmx_uahc::_guctl">cvmx_uahcx_guctl</a> {
<a name="l04268"></a><a class="code" href="unioncvmx__uahcx__guctl.html#ae6219c17777fadb9a662670ac45eaff6">04268</a>     uint32_t <a class="code" href="unioncvmx__uahcx__guctl.html#ae6219c17777fadb9a662670ac45eaff6">u32</a>;
<a name="l04269"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html">04269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html">cvmx_uahcx_guctl_s</a> {
<a name="l04270"></a>04270 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04271"></a>04271 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a532a10b414099b2266b1635a52d60503">refclkper</a>                    : 10; <span class="comment">/**&lt; Reference-clock period. Indicates (in terms of ns) the period of REF_CLK. The default</span>
<a name="l04272"></a>04272 <span class="comment">                                                         value is set to 0x8</span>
<a name="l04273"></a>04273 <span class="comment">                                                         (8 ns/125 MHz). This field must be updated during power on initialization if</span>
<a name="l04274"></a>04274 <span class="comment">                                                         UAHC()_GCTL[SOFITPSYNC] = 1 or UAHC()_GFLADJ [GFLADJ_REFCLK_LPM_SEL] = 1. The</span>
<a name="l04275"></a>04275 <span class="comment">                                                         programmable maximum value 62 ns, and the minimum value is 8 ns. You use a reference clock</span>
<a name="l04276"></a>04276 <span class="comment">                                                         with a period that is a integer multiple, so that ITP can meet the jitter margin of 32 ns.</span>
<a name="l04277"></a>04277 <span class="comment">                                                         The allowable REF_CLK frequencies whose period is not integer multiples are</span>
<a name="l04278"></a>04278 <span class="comment">                                                         16/17/19.2/24/39.7 MHz.</span>
<a name="l04279"></a>04279 <span class="comment">                                                         This field should not be set to 0x0 at any time. If you do not plan to use this feature,</span>
<a name="l04280"></a>04280 <span class="comment">                                                         then you need to set this field to 0x8, the default value. */</span>
<a name="l04281"></a>04281     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ae4d375214a06fa39996c5f116416264a">noextrdl</a>                     : 1;  <span class="comment">/**&lt; No extra delay between SOF and the first packet.</span>
<a name="l04282"></a>04282 <span class="comment">                                                         Some high-speed devices misbehave when the host sends a packet immediately after an SOF.</span>
<a name="l04283"></a>04283 <span class="comment">                                                         However, adding an extra delay between an SOF and the first packet can reduce the USB data</span>
<a name="l04284"></a>04284 <span class="comment">                                                         rate and performance.</span>
<a name="l04285"></a>04285 <span class="comment">                                                         This bit is used to control whether the host should wait for 2 us before it sends the</span>
<a name="l04286"></a>04286 <span class="comment">                                                         first packet after a SOF, or not. You can set this bit to 1 to improve the performance if</span>
<a name="l04287"></a>04287 <span class="comment">                                                         those problematic devices are not a concern in your host environment.</span>
<a name="l04288"></a>04288 <span class="comment">                                                         0 = host waits for 2 us after an SOF before it sends the first USB packet.</span>
<a name="l04289"></a>04289 <span class="comment">                                                         1 = host does not wait after an SOF before it sends the first USB packet. */</span>
<a name="l04290"></a>04290     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aaff9d32c1fe0bef2dd3fcc69b3d21cf1">psqextrressp</a>                 : 3;  <span class="comment">/**&lt; PSQ extra reserved space. This is a debug feature, and is not intended for normal usage.</span>
<a name="l04291"></a>04291 <span class="comment">                                                         This parameter specifies how much additional space in the PSQ (protocol-status queue) must</span>
<a name="l04292"></a>04292 <span class="comment">                                                         be reserved before the U3PTL initiates a new USB transaction and burst beats. */</span>
<a name="l04293"></a>04293     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af07d66ef2fef6c1cd6d040e42c170328">sprsctrltransen</a>              : 1;  <span class="comment">/**&lt; Sparse control transaction enable. Some devices are slow in responding to control</span>
<a name="l04294"></a>04294 <span class="comment">                                                         transfers. Scheduling multiple transactions in one microframe/frame can cause these</span>
<a name="l04295"></a>04295 <span class="comment">                                                         devices to misbehave. If this bit is set to 1, the host controller schedules transactions</span>
<a name="l04296"></a>04296 <span class="comment">                                                         for a control transfer in different microframes/frames. */</span>
<a name="l04297"></a>04297     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a0ef66a601326a3cc75fc12f6ef3a1cdf">resbwhseps</a>                   : 1;  <span class="comment">/**&lt; Reserving 85% bandwidth for high-speed periodic EPs. By default, host controller reserves</span>
<a name="l04298"></a>04298 <span class="comment">                                                         80% of the bandwidth for periodic EPs. If this bit is set, the bandwidth is relaxed to 85%</span>
<a name="l04299"></a>04299 <span class="comment">                                                         to accommodate two high-speed, high-bandwidth ISOC EPs.</span>
<a name="l04300"></a>04300 <span class="comment">                                                         USB 2.0 required 80% bandwidth allocated for ISOC traffic. If two high bandwidth ISOC</span>
<a name="l04301"></a>04301 <span class="comment">                                                         devices (HD webcams) are connected, and if each requires 1024-bytes * 3 packets per</span>
<a name="l04302"></a>04302 <span class="comment">                                                         microframe, then the bandwidth required is around 82%. If this bit is set to 1, it is</span>
<a name="l04303"></a>04303 <span class="comment">                                                         possible to connect two webcams of 1024 bytes * 3 payload per microframe each. Otherwise,</span>
<a name="l04304"></a>04304 <span class="comment">                                                         you may have to reduce the resolution of the webcams. */</span>
<a name="l04305"></a>04305     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af6ce09604e930234dc02ca5937b08d17">cmdevaddr</a>                    : 1;  <span class="comment">/**&lt; Compliance mode for device address. When set to 1, slot ID can have different value than</span>
<a name="l04306"></a>04306 <span class="comment">                                                         device address if max_slot_enabled &lt; 128.</span>
<a name="l04307"></a>04307 <span class="comment">                                                         0 = Device address is equal to slot ID.</span>
<a name="l04308"></a>04308 <span class="comment">                                                         1 = Increment device address on each address device command.</span>
<a name="l04309"></a>04309 <span class="comment">                                                         The xHCI compliance requires this bit to be set to 1. The 0 mode is for debug purpose</span>
<a name="l04310"></a>04310 <span class="comment">                                                         only. This allows you to easily identify a device connected to a port in the Lecroy or</span>
<a name="l04311"></a>04311 <span class="comment">                                                         Eliisys trace during hardware debug. */</span>
<a name="l04312"></a>04312     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a7aa134ef5026caf98c75759451e2776e">usbhstinautoretryen</a>          : 1;  <span class="comment">/**&lt; Host IN auto-retry enable. When set, this field enables the auto-retry feature. For IN</span>
<a name="l04313"></a>04313 <span class="comment">                                                         transfers (non-isochronous) that encounter data packets with CRC errors or internal</span>
<a name="l04314"></a>04314 <span class="comment">                                                         overrun scenarios, the auto-retry feature causes the host core to reply to the device with</span>
<a name="l04315"></a>04315 <span class="comment">                                                         a non-terminating retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP != 0).</span>
<a name="l04316"></a>04316 <span class="comment">                                                         If the auto-retry feature is disabled (default), the core responds with a terminating</span>
<a name="l04317"></a>04317 <span class="comment">                                                         retry ACK (i.e. an ACK transaction packet with Retry = 1 and NumP = 0). */</span>
<a name="l04318"></a>04318     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ad2ec24cbca60eeb0435cde3669a5dc91">enoverlapchk</a>                 : 1;  <span class="comment">/**&lt; Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:</span>
<a name="l04319"></a>04319 <span class="comment">                                                         0 = When the link exists U1/U2/U3 because of a remote exit, it does not look for an LFPS</span>
<a name="l04320"></a>04320 <span class="comment">                                                         overlap.</span>
<a name="l04321"></a>04321 <span class="comment">                                                         1 = The SuperSpeed link, when exiting U1/U2/U3, waits for either the remote link LFPS or</span>
<a name="l04322"></a>04322 <span class="comment">                                                         TS1/TS2 training symbols before it confirms that the LFPS handshake is complete. This is</span>
<a name="l04323"></a>04323 <span class="comment">                                                         done to handle the case where the LFPS glitch causes the link to start exiting from the</span>
<a name="l04324"></a>04324 <span class="comment">                                                         low power state. Looking for the LFPS overlap makes sure that the link partner also sees</span>
<a name="l04325"></a>04325 <span class="comment">                                                         the LFPS. */</span>
<a name="l04326"></a>04326     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ab46b747089117b6ffbb233aa761a9533">extcapsupten</a>                 : 1;  <span class="comment">/**&lt; External extended capability support enable. If disabled, a read UAHC()_SUPTPRT3_DW0</span>
<a name="l04327"></a>04327 <span class="comment">                                                         [NEXTCAPPTR] returns 0 in the next capability pointer field. This indicates there are no</span>
<a name="l04328"></a>04328 <span class="comment">                                                         more capabilities. If enabled, a read to UAHC()_SUPTPRT3_DW0[NEXTCAPPTR] returns 4 in the</span>
<a name="l04329"></a>04329 <span class="comment">                                                         next capability pointer field.</span>
<a name="l04330"></a>04330 <span class="comment">                                                         Always set to 0x0. */</span>
<a name="l04331"></a>04331     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a4f29752f7d98b6950fa8c09951bb1bc6">insrtextrfsbodi</a>              : 1;  <span class="comment">/**&lt; Insert extra delay between full-speed bulk OUT transactions. Some full-speed devices are</span>
<a name="l04332"></a>04332 <span class="comment">                                                         slow to receive bulk OUT data and can get stuck when there are consecutive bulk OUT</span>
<a name="l04333"></a>04333 <span class="comment">                                                         transactions with short inter-transaction delays. This bit is used to control whether the</span>
<a name="l04334"></a>04334 <span class="comment">                                                         host inserts extra delay between consecutive bulk OUT transactions to a full-speed</span>
<a name="l04335"></a>04335 <span class="comment">                                                         endpoint.</span>
<a name="l04336"></a>04336 <span class="comment">                                                         0 = Host does not insert extra delay.</span>
<a name="l04337"></a>04337 <span class="comment">                                                         Setting this bit to 1 reduces the bulk OUT transfer performance for most of the full-speed</span>
<a name="l04338"></a>04338 <span class="comment">                                                         devices.</span>
<a name="l04339"></a>04339 <span class="comment">                                                         1 = Host inserts about 12 us extra delay between consecutive bulk OUT transactions to an</span>
<a name="l04340"></a>04340 <span class="comment">                                                         full-speed endpoint to work around the device issue. */</span>
<a name="l04341"></a>04341     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aa56c23ffbb1c7e790ff76c4a52052be9">dtct</a>                         : 2;  <span class="comment">/**&lt; Device timeout coarse tuning. This field determines how long the host waits for a response</span>
<a name="l04342"></a>04342 <span class="comment">                                                         from device before considering a timeout.</span>
<a name="l04343"></a>04343 <span class="comment">                                                         The core first checks the [DTCT] value. If it is 0, then the timeout value is defined by</span>
<a name="l04344"></a>04344 <span class="comment">                                                         the</span>
<a name="l04345"></a>04345 <span class="comment">                                                         [DTFT]. If it is nonzero, then it uses the following timeout values:</span>
<a name="l04346"></a>04346 <span class="comment">                                                         0x0 = 0 us; use [DTFT] value instead.</span>
<a name="l04347"></a>04347 <span class="comment">                                                         0x1 = 500 us.</span>
<a name="l04348"></a>04348 <span class="comment">                                                         0x2 = 1.5 ms.</span>
<a name="l04349"></a>04349 <span class="comment">                                                         0x3 = 6.5 ms. */</span>
<a name="l04350"></a>04350     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a2a43e7a6fa3f4856398bfb5542f59f1a">dtft</a>                         : 9;  <span class="comment">/**&lt; Device timeout fine tuning. This field determines how long the host waits for a response</span>
<a name="l04351"></a>04351 <span class="comment">                                                         from a device before considering a timeout. For [DTFT] to take effect, [DTCT] must be set</span>
<a name="l04352"></a>04352 <span class="comment">                                                         to</span>
<a name="l04353"></a>04353 <span class="comment">                                                         0x0.</span>
<a name="l04354"></a>04354 <span class="comment">                                                         The [DTFT] value specifies the number of 125 MHz clock cycles * 256 to count before</span>
<a name="l04355"></a>04355 <span class="comment">                                                         considering a device timeout. For the 125 MHz clock cycles (8 ns period), this is</span>
<a name="l04356"></a>04356 <span class="comment">                                                         calculated as follows:</span>
<a name="l04357"></a>04357 <span class="comment">                                                         _ [DTFT value] * 256 * 8 (ns)</span>
<a name="l04358"></a>04358 <span class="comment">                                                         0x2 = 2 * 256 * 8 -&gt; 4 us.</span>
<a name="l04359"></a>04359 <span class="comment">                                                         0x5 = 5 * 256 * 8 -&gt; 10 us.</span>
<a name="l04360"></a>04360 <span class="comment">                                                         0xA = 10 * 256 * 8 -&gt; 20 us.</span>
<a name="l04361"></a>04361 <span class="comment">                                                         0x10 = 16 * 256 * 8 -&gt; 32 us.</span>
<a name="l04362"></a>04362 <span class="comment">                                                         0x19 = 25 * 256 * 8 -&gt; 51 us.</span>
<a name="l04363"></a>04363 <span class="comment">                                                         0x31 = 49 * 256 * 8 -&gt; 100 us.</span>
<a name="l04364"></a>04364 <span class="comment">                                                         0x62 = 98 * 256 * 8 -&gt; 200 us. */</span>
<a name="l04365"></a>04365 <span class="preprocessor">#else</span>
<a name="l04366"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a2a43e7a6fa3f4856398bfb5542f59f1a">04366</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a2a43e7a6fa3f4856398bfb5542f59f1a">dtft</a>                         : 9;
<a name="l04367"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aa56c23ffbb1c7e790ff76c4a52052be9">04367</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aa56c23ffbb1c7e790ff76c4a52052be9">dtct</a>                         : 2;
<a name="l04368"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a4f29752f7d98b6950fa8c09951bb1bc6">04368</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a4f29752f7d98b6950fa8c09951bb1bc6">insrtextrfsbodi</a>              : 1;
<a name="l04369"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ab46b747089117b6ffbb233aa761a9533">04369</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ab46b747089117b6ffbb233aa761a9533">extcapsupten</a>                 : 1;
<a name="l04370"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ad2ec24cbca60eeb0435cde3669a5dc91">04370</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ad2ec24cbca60eeb0435cde3669a5dc91">enoverlapchk</a>                 : 1;
<a name="l04371"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a7aa134ef5026caf98c75759451e2776e">04371</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a7aa134ef5026caf98c75759451e2776e">usbhstinautoretryen</a>          : 1;
<a name="l04372"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af6ce09604e930234dc02ca5937b08d17">04372</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af6ce09604e930234dc02ca5937b08d17">cmdevaddr</a>                    : 1;
<a name="l04373"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a0ef66a601326a3cc75fc12f6ef3a1cdf">04373</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a0ef66a601326a3cc75fc12f6ef3a1cdf">resbwhseps</a>                   : 1;
<a name="l04374"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af07d66ef2fef6c1cd6d040e42c170328">04374</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#af07d66ef2fef6c1cd6d040e42c170328">sprsctrltransen</a>              : 1;
<a name="l04375"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aaff9d32c1fe0bef2dd3fcc69b3d21cf1">04375</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#aaff9d32c1fe0bef2dd3fcc69b3d21cf1">psqextrressp</a>                 : 3;
<a name="l04376"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ae4d375214a06fa39996c5f116416264a">04376</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#ae4d375214a06fa39996c5f116416264a">noextrdl</a>                     : 1;
<a name="l04377"></a><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a532a10b414099b2266b1635a52d60503">04377</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html#a532a10b414099b2266b1635a52d60503">refclkper</a>                    : 10;
<a name="l04378"></a>04378 <span class="preprocessor">#endif</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__guctl.html#ae6f49960a0bd46e13fa29c2340028f77">s</a>;
<a name="l04380"></a><a class="code" href="unioncvmx__uahcx__guctl.html#a5fc56ac02d9869a947b1ee53f0614af6">04380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html">cvmx_uahcx_guctl_s</a>             <a class="code" href="unioncvmx__uahcx__guctl.html#a5fc56ac02d9869a947b1ee53f0614af6">cn78xx</a>;
<a name="l04381"></a><a class="code" href="unioncvmx__uahcx__guctl.html#aa785d1fa2bee368e1da263a8e7d0eccf">04381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl_1_1cvmx__uahcx__guctl__s.html">cvmx_uahcx_guctl_s</a>             <a class="code" href="unioncvmx__uahcx__guctl.html#aa785d1fa2bee368e1da263a8e7d0eccf">cn78xxp1</a>;
<a name="l04382"></a>04382 };
<a name="l04383"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a43dea0b177b5ddfae35d5d74401ee77e">04383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guctl.html" title="cvmx_uahc::_guctl">cvmx_uahcx_guctl</a> <a class="code" href="unioncvmx__uahcx__guctl.html" title="cvmx_uahc::_guctl">cvmx_uahcx_guctl_t</a>;
<a name="l04384"></a>04384 <span class="comment"></span>
<a name="l04385"></a>04385 <span class="comment">/**</span>
<a name="l04386"></a>04386 <span class="comment"> * cvmx_uahc#_guctl1</span>
<a name="l04387"></a>04387 <span class="comment"> *</span>
<a name="l04388"></a>04388 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04389"></a>04389 <span class="comment"> *</span>
<a name="l04390"></a>04390 <span class="comment"> */</span>
<a name="l04391"></a><a class="code" href="unioncvmx__uahcx__guctl1.html">04391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guctl1.html" title="cvmx_uahc::_guctl1">cvmx_uahcx_guctl1</a> {
<a name="l04392"></a><a class="code" href="unioncvmx__uahcx__guctl1.html#a36f0f7c03adf2c8d97019ddeb595534e">04392</a>     uint32_t <a class="code" href="unioncvmx__uahcx__guctl1.html#a36f0f7c03adf2c8d97019ddeb595534e">u32</a>;
<a name="l04393"></a><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html">04393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html">cvmx_uahcx_guctl1_s</a> {
<a name="l04394"></a>04394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04395"></a>04395 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#ac54667659eb6b4af9feee5e14bd083bb">reserved_2_31</a>                : 30;
<a name="l04396"></a>04396     uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a5a0637e34bee3a46683c22f1baf3f43f">ovrld_l1_susp_com</a>            : 1;  <span class="comment">/**&lt; Always set to 0. */</span>
<a name="l04397"></a>04397     uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a478bfcdb31445cc39bff35eefd660ff7">loa_filter_en</a>                : 1;  <span class="comment">/**&lt; If this bit is set, the USB 2.0 port babble is checked at least three consecutive times</span>
<a name="l04398"></a>04398 <span class="comment">                                                         before the port is disabled. This prevents false triggering of the babble condition when</span>
<a name="l04399"></a>04399 <span class="comment">                                                         using low quality cables. */</span>
<a name="l04400"></a>04400 <span class="preprocessor">#else</span>
<a name="l04401"></a><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a478bfcdb31445cc39bff35eefd660ff7">04401</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a478bfcdb31445cc39bff35eefd660ff7">loa_filter_en</a>                : 1;
<a name="l04402"></a><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a5a0637e34bee3a46683c22f1baf3f43f">04402</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#a5a0637e34bee3a46683c22f1baf3f43f">ovrld_l1_susp_com</a>            : 1;
<a name="l04403"></a><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#ac54667659eb6b4af9feee5e14bd083bb">04403</a>     uint32_t <a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html#ac54667659eb6b4af9feee5e14bd083bb">reserved_2_31</a>                : 30;
<a name="l04404"></a>04404 <span class="preprocessor">#endif</span>
<a name="l04405"></a>04405 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__guctl1.html#abcb4568097e1198f8e1d4c5d1ce448ee">s</a>;
<a name="l04406"></a><a class="code" href="unioncvmx__uahcx__guctl1.html#ab0e87b558eda87fd6ffa5fe6ed0a13b4">04406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html">cvmx_uahcx_guctl1_s</a>            <a class="code" href="unioncvmx__uahcx__guctl1.html#ab0e87b558eda87fd6ffa5fe6ed0a13b4">cn78xx</a>;
<a name="l04407"></a><a class="code" href="unioncvmx__uahcx__guctl1.html#a2142f4b635852900eb3c1b48d5bc59df">04407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guctl1_1_1cvmx__uahcx__guctl1__s.html">cvmx_uahcx_guctl1_s</a>            <a class="code" href="unioncvmx__uahcx__guctl1.html#a2142f4b635852900eb3c1b48d5bc59df">cn78xxp1</a>;
<a name="l04408"></a>04408 };
<a name="l04409"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a5e233052f3853a26e65201b6e6131434">04409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guctl1.html" title="cvmx_uahc::_guctl1">cvmx_uahcx_guctl1</a> <a class="code" href="unioncvmx__uahcx__guctl1.html" title="cvmx_uahc::_guctl1">cvmx_uahcx_guctl1_t</a>;
<a name="l04410"></a>04410 <span class="comment"></span>
<a name="l04411"></a>04411 <span class="comment">/**</span>
<a name="l04412"></a>04412 <span class="comment"> * cvmx_uahc#_guid</span>
<a name="l04413"></a>04413 <span class="comment"> *</span>
<a name="l04414"></a>04414 <span class="comment"> * This is a read/write register containing the User ID. The power-on value for this register is</span>
<a name="l04415"></a>04415 <span class="comment"> * specified as the user identification register. This register can be used in the following</span>
<a name="l04416"></a>04416 <span class="comment"> * ways:</span>
<a name="l04417"></a>04417 <span class="comment"> * * To store the version or revision of your system.</span>
<a name="l04418"></a>04418 <span class="comment"> * * To store hardware configurations that are outside of the core.</span>
<a name="l04419"></a>04419 <span class="comment"> * * As a scratch register.</span>
<a name="l04420"></a>04420 <span class="comment"> *</span>
<a name="l04421"></a>04421 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04422"></a>04422 <span class="comment"> */</span>
<a name="l04423"></a><a class="code" href="unioncvmx__uahcx__guid.html">04423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guid.html" title="cvmx_uahc::_guid">cvmx_uahcx_guid</a> {
<a name="l04424"></a><a class="code" href="unioncvmx__uahcx__guid.html#a448b11413f94c01c0315cf87bb82242c">04424</a>     uint32_t <a class="code" href="unioncvmx__uahcx__guid.html#a448b11413f94c01c0315cf87bb82242c">u32</a>;
<a name="l04425"></a><a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html">04425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html">cvmx_uahcx_guid_s</a> {
<a name="l04426"></a>04426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04427"></a>04427 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html#a240c15c4826fe1ff148e64a33058cf31">userid</a>                       : 32; <span class="comment">/**&lt; User ID. Application-programmable ID field. */</span>
<a name="l04428"></a>04428 <span class="preprocessor">#else</span>
<a name="l04429"></a><a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html#a240c15c4826fe1ff148e64a33058cf31">04429</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html#a240c15c4826fe1ff148e64a33058cf31">userid</a>                       : 32;
<a name="l04430"></a>04430 <span class="preprocessor">#endif</span>
<a name="l04431"></a>04431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__guid.html#a52a1af427f70f6d0155a5fad7bf73160">s</a>;
<a name="l04432"></a><a class="code" href="unioncvmx__uahcx__guid.html#a711c5e635b185985db0c587b9ba3e4d2">04432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html">cvmx_uahcx_guid_s</a>              <a class="code" href="unioncvmx__uahcx__guid.html#a711c5e635b185985db0c587b9ba3e4d2">cn78xx</a>;
<a name="l04433"></a><a class="code" href="unioncvmx__uahcx__guid.html#a384a9213032606f5622795ee8ca4349b">04433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__guid_1_1cvmx__uahcx__guid__s.html">cvmx_uahcx_guid_s</a>              <a class="code" href="unioncvmx__uahcx__guid.html#a384a9213032606f5622795ee8ca4349b">cn78xxp1</a>;
<a name="l04434"></a>04434 };
<a name="l04435"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a158e001fd8668dc43170473cb5e09a80">04435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__guid.html" title="cvmx_uahc::_guid">cvmx_uahcx_guid</a> <a class="code" href="unioncvmx__uahcx__guid.html" title="cvmx_uahc::_guid">cvmx_uahcx_guid_t</a>;
<a name="l04436"></a>04436 <span class="comment"></span>
<a name="l04437"></a>04437 <span class="comment">/**</span>
<a name="l04438"></a>04438 <span class="comment"> * cvmx_uahc#_gusb2i2cctl#</span>
<a name="l04439"></a>04439 <span class="comment"> *</span>
<a name="l04440"></a>04440 <span class="comment"> * This register is reserved for future use.</span>
<a name="l04441"></a>04441 <span class="comment"> *</span>
<a name="l04442"></a>04442 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UAHC_RST].</span>
<a name="l04443"></a>04443 <span class="comment"> */</span>
<a name="l04444"></a><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html">04444</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html" title="cvmx_uahc::_gusb2i2cctl#">cvmx_uahcx_gusb2i2cctlx</a> {
<a name="l04445"></a><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#a2153502ed66ea1f443d791f5e2aabff6">04445</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#a2153502ed66ea1f443d791f5e2aabff6">u32</a>;
<a name="l04446"></a><a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html">04446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html">cvmx_uahcx_gusb2i2cctlx_s</a> {
<a name="l04447"></a>04447 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04448"></a>04448 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html#a2d66a1cda9415126d7fcf10aacbc12df">reserved_0_31</a>                : 32;
<a name="l04449"></a>04449 <span class="preprocessor">#else</span>
<a name="l04450"></a><a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html#a2d66a1cda9415126d7fcf10aacbc12df">04450</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html#a2d66a1cda9415126d7fcf10aacbc12df">reserved_0_31</a>                : 32;
<a name="l04451"></a>04451 <span class="preprocessor">#endif</span>
<a name="l04452"></a>04452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#aff5e8980d8aa1c70f11c709eb3863797">s</a>;
<a name="l04453"></a><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#a92808ed9b75210cb93a54689dc89d20f">04453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html">cvmx_uahcx_gusb2i2cctlx_s</a>      <a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#a92808ed9b75210cb93a54689dc89d20f">cn78xx</a>;
<a name="l04454"></a><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#afbca2f12c8ce4b2b47fda1dc2d5dfa91">04454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2i2cctlx_1_1cvmx__uahcx__gusb2i2cctlx__s.html">cvmx_uahcx_gusb2i2cctlx_s</a>      <a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html#afbca2f12c8ce4b2b47fda1dc2d5dfa91">cn78xxp1</a>;
<a name="l04455"></a>04455 };
<a name="l04456"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9377a06115d8a531a1b62c0623d21cd1">04456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html" title="cvmx_uahc::_gusb2i2cctl#">cvmx_uahcx_gusb2i2cctlx</a> <a class="code" href="unioncvmx__uahcx__gusb2i2cctlx.html" title="cvmx_uahc::_gusb2i2cctl#">cvmx_uahcx_gusb2i2cctlx_t</a>;
<a name="l04457"></a>04457 <span class="comment"></span>
<a name="l04458"></a>04458 <span class="comment">/**</span>
<a name="l04459"></a>04459 <span class="comment"> * cvmx_uahc#_gusb2phycfg#</span>
<a name="l04460"></a>04460 <span class="comment"> *</span>
<a name="l04461"></a>04461 <span class="comment"> * This register is used to configure the core after power-on. It contains USB 2.0 and USB 2.0</span>
<a name="l04462"></a>04462 <span class="comment"> * PHY-related configuration parameters. The application must program this register before</span>
<a name="l04463"></a>04463 <span class="comment"> * starting any transactions on either the SoC bus or the USB. Per-port registers are</span>
<a name="l04464"></a>04464 <span class="comment"> * implemented.</span>
<a name="l04465"></a>04465 <span class="comment"> *</span>
<a name="l04466"></a>04466 <span class="comment"> * Do not make changes to this register after the initial programming.</span>
<a name="l04467"></a>04467 <span class="comment"> */</span>
<a name="l04468"></a><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html">04468</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html" title="cvmx_uahc::_gusb2phycfg#">cvmx_uahcx_gusb2phycfgx</a> {
<a name="l04469"></a><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#a64aeea225482de5271d7f9c43c1abd35">04469</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#a64aeea225482de5271d7f9c43c1abd35">u32</a>;
<a name="l04470"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html">04470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html">cvmx_uahcx_gusb2phycfgx_s</a> {
<a name="l04471"></a>04471 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ae1238790593712c6335cc51c26c3bc95">physoftrst</a>                   : 1;  <span class="comment">/**&lt; PHY soft reset. Causes the usb2phy_reset signal to be asserted to reset a UTMI PHY. */</span>
<a name="l04473"></a>04473     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a5c97179c696f91744686550a4dd8149a">u2_freeclk_exists</a>            : 1;  <span class="comment">/**&lt; Specifies whether your USB 2.0 PHY provides a free-running PHY clock, which is active when</span>
<a name="l04474"></a>04474 <span class="comment">                                                         the clock control input is active. If your USB 2.0 PHY provides a free-running PHY clock,</span>
<a name="l04475"></a>04475 <span class="comment">                                                         it must be connected to the utmi_clk[0] input. The remaining utmi_clk[n] must be connected</span>
<a name="l04476"></a>04476 <span class="comment">                                                         to the respective port clocks. The core uses the Port-0 clock for generating the internal</span>
<a name="l04477"></a>04477 <span class="comment">                                                         mac2 clock.</span>
<a name="l04478"></a>04478 <span class="comment">                                                         0 = USB 2.0 free clock does not exist.</span>
<a name="l04479"></a>04479 <span class="comment">                                                         1 = USB 2.0 free clock exists.</span>
<a name="l04480"></a>04480 <span class="comment">                                                         This field must be set to zero if you enable ITP generation based on the REF_CLK</span>
<a name="l04481"></a>04481 <span class="comment">                                                         counter, UAHC()_GCTL[SOFITPSYNC] = 1, or UAHC()_GFLADJ [GFLADJ_REFCLK_LPM_SEL] = 1. */</span>
<a name="l04482"></a>04482     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a79f913f26ed46aa0c230f297d1ef0217">ulpi_lpm_with_opmode_chk</a>     : 1;  <span class="comment">/**&lt; Support the LPM over ULPI without NOPID token to the ULPI PHY. Always 0x0. */</span>
<a name="l04483"></a>04483     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7c9c2f09d8be240beba640863aa79234">reserved_19_28</a>               : 10;
<a name="l04484"></a>04484     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a882e969a28b5b2a2986263c47d024654">ulpiextvbusindicator</a>         : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04485"></a>04485     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a8a4047e4f563c1809a0e33925eeef048">ulpiextvbusdrv</a>               : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04486"></a>04486     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac4839813ce2622160db0ed07f04d6a1c">ulpiclksusm</a>                  : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04487"></a>04487     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aaad16c23f46a54020fe14ed94ac5c93d">ulpiautores</a>                  : 1;  <span class="comment">/**&lt; Reserved (unused in this configuration). */</span>
<a name="l04488"></a>04488     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aa71ded5ca2e632795770cf40324ae9ab">reserved_14_14</a>               : 1;
<a name="l04489"></a>04489     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a86ffc8f619a17d7226fa0ce9687e3167">usbtrdtim</a>                    : 4;  <span class="comment">/**&lt; USB 2.0 turnaround time. Sets the turnaround time in PHY clock cycles. Specifies the</span>
<a name="l04490"></a>04490 <span class="comment">                                                         response time for a MAC request to the packet FIFO controller (PFC) to fetch data from the</span>
<a name="l04491"></a>04491 <span class="comment">                                                         DFIFO (SPRAM).</span>
<a name="l04492"></a>04492 <span class="comment">                                                         USB turnaround time is a critical certification criteria when using long cables and five</span>
<a name="l04493"></a>04493 <span class="comment">                                                         hub levels.</span>
<a name="l04494"></a>04494 <span class="comment">                                                         When the MAC interface is 8-bit UTMI+/ULPI, the required values for this field is 0x9. */</span>
<a name="l04495"></a>04495     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7f942f9d4f15c60057c2b10547e8dc16">reserved_9_9</a>                 : 1;
<a name="l04496"></a>04496     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#abdff85f92e540183a58fffd458928e7b">enblslpm</a>                     : 1;  <span class="comment">/**&lt; Enable utmi_sleep_n and utmi_l1_suspend_n. The application uses this field to control</span>
<a name="l04497"></a>04497 <span class="comment">                                                         utmi_sleep_n and utmi_l1_suspend_n assertion to the PHY in the L1 state.</span>
<a name="l04498"></a>04498 <span class="comment">                                                         0 = utmi_sleep_n and utmi_l1_suspend_n assertion from the core is not transferred to the</span>
<a name="l04499"></a>04499 <span class="comment">                                                         external PHY.</span>
<a name="l04500"></a>04500 <span class="comment">                                                         1 = utmi_sleep_n and utmi_l1_suspend_n assertion from the core is transferred to the</span>
<a name="l04501"></a>04501 <span class="comment">                                                         external PHY.</span>
<a name="l04502"></a>04502 <span class="comment">                                                         When hardware LPM is enabled, this bit should be set high for Port0. */</span>
<a name="l04503"></a>04503     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a70eb28b505568ec04ae5a4a75f087867">physel</a>                       : 1;  <span class="comment">/**&lt; USB 2.0 high-speed PHY or USB 1.1 full-speed serial transceiver select. */</span>
<a name="l04504"></a>04504     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a83d4f17ae88d76e80cb1e65f777fa54e">susphy</a>                       : 1;  <span class="comment">/**&lt; Suspend USB2.0 high-speed/full-speed/low-speed PHY. When set, USB2.0 PHY enters suspend</span>
<a name="l04505"></a>04505 <span class="comment">                                                         mode if suspend conditions are valid. */</span>
<a name="l04506"></a>04506     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a3539a8cf75787f7ca1c2e71e3668d282">fsintf</a>                       : 1;  <span class="comment">/**&lt; Full-speed serial-interface select. Always reads as 0x0. */</span>
<a name="l04507"></a>04507     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac850b319df1ed7c99048264bd87ac4b0">ulpi_utmi_sel</a>                : 1;  <span class="comment">/**&lt; ULPI or UTMI+ select. Always reads as 0x0, indicating UTMI+. */</span>
<a name="l04508"></a>04508     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#adf8b7ee7f85ca9aace4e43cd1c26db67">phyif</a>                        : 1;  <span class="comment">/**&lt; PHY interface width: 1 = 16-bit, 0 = 8-bit.</span>
<a name="l04509"></a>04509 <span class="comment">                                                         All the enabled 2.0 ports should have the same clock frequency as Port0 clock frequency</span>
<a name="l04510"></a>04510 <span class="comment">                                                         (utmi_clk[0]).</span>
<a name="l04511"></a>04511 <span class="comment">                                                         The UTMI 8-bit and 16-bit modes cannot be used together for different ports at the same</span>
<a name="l04512"></a>04512 <span class="comment">                                                         time (i.e., all the ports should be in 8-bit mode, or all of them should be in 16-bit</span>
<a name="l04513"></a>04513 <span class="comment">                                                         mode). */</span>
<a name="l04514"></a>04514     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a840d22d6ec9e95f9d22c209ae35a75cb">toutcal</a>                      : 3;  <span class="comment">/**&lt; High-speed/full-speed timeout calibration.</span>
<a name="l04515"></a>04515 <span class="comment">                                                         The number of PHY clock cycles, as indicated by the application in this field, is</span>
<a name="l04516"></a>04516 <span class="comment">                                                         multiplied by a bit-time factor; this factor is added to the high-speed/full-speed</span>
<a name="l04517"></a>04517 <span class="comment">                                                         interpacket timeout duration in the core to account for additional delays introduced by</span>
<a name="l04518"></a>04518 <span class="comment">                                                         the PHY. This might be required, since the delay introduced by the PHY in generating the</span>
<a name="l04519"></a>04519 <span class="comment">                                                         linestate condition can vary among PHYs.</span>
<a name="l04520"></a>04520 <span class="comment">                                                         The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit</span>
<a name="l04521"></a>04521 <span class="comment">                                                         times. The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit</span>
<a name="l04522"></a>04522 <span class="comment">                                                         times. The application must program this field based on the speed of connection.</span>
<a name="l04523"></a>04523 <span class="comment">                                                         The number of bit times added per PHY clock are:</span>
<a name="l04524"></a>04524 <span class="comment">                                                         * High-speed operation:</span>
<a name="l04525"></a>04525 <span class="comment">                                                         _ one 30-MHz PHY clock = 16 bit times.</span>
<a name="l04526"></a>04526 <span class="comment">                                                         _ one 60-MHz PHY clock = 8 bit times.</span>
<a name="l04527"></a>04527 <span class="comment">                                                         * Full-speed operation:</span>
<a name="l04528"></a>04528 <span class="comment">                                                         _ one 30-MHz PHY clock = 0.4 bit times.</span>
<a name="l04529"></a>04529 <span class="comment">                                                         _ one 60-MHz PHY clock = 0.2 bit times.</span>
<a name="l04530"></a>04530 <span class="comment">                                                         _ one 48-MHz PHY clock = 0.25 bit times. */</span>
<a name="l04531"></a>04531 <span class="preprocessor">#else</span>
<a name="l04532"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a840d22d6ec9e95f9d22c209ae35a75cb">04532</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a840d22d6ec9e95f9d22c209ae35a75cb">toutcal</a>                      : 3;
<a name="l04533"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#adf8b7ee7f85ca9aace4e43cd1c26db67">04533</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#adf8b7ee7f85ca9aace4e43cd1c26db67">phyif</a>                        : 1;
<a name="l04534"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac850b319df1ed7c99048264bd87ac4b0">04534</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac850b319df1ed7c99048264bd87ac4b0">ulpi_utmi_sel</a>                : 1;
<a name="l04535"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a3539a8cf75787f7ca1c2e71e3668d282">04535</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a3539a8cf75787f7ca1c2e71e3668d282">fsintf</a>                       : 1;
<a name="l04536"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a83d4f17ae88d76e80cb1e65f777fa54e">04536</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a83d4f17ae88d76e80cb1e65f777fa54e">susphy</a>                       : 1;
<a name="l04537"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a70eb28b505568ec04ae5a4a75f087867">04537</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a70eb28b505568ec04ae5a4a75f087867">physel</a>                       : 1;
<a name="l04538"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#abdff85f92e540183a58fffd458928e7b">04538</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#abdff85f92e540183a58fffd458928e7b">enblslpm</a>                     : 1;
<a name="l04539"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7f942f9d4f15c60057c2b10547e8dc16">04539</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7f942f9d4f15c60057c2b10547e8dc16">reserved_9_9</a>                 : 1;
<a name="l04540"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a86ffc8f619a17d7226fa0ce9687e3167">04540</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a86ffc8f619a17d7226fa0ce9687e3167">usbtrdtim</a>                    : 4;
<a name="l04541"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aa71ded5ca2e632795770cf40324ae9ab">04541</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aa71ded5ca2e632795770cf40324ae9ab">reserved_14_14</a>               : 1;
<a name="l04542"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aaad16c23f46a54020fe14ed94ac5c93d">04542</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#aaad16c23f46a54020fe14ed94ac5c93d">ulpiautores</a>                  : 1;
<a name="l04543"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac4839813ce2622160db0ed07f04d6a1c">04543</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ac4839813ce2622160db0ed07f04d6a1c">ulpiclksusm</a>                  : 1;
<a name="l04544"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a8a4047e4f563c1809a0e33925eeef048">04544</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a8a4047e4f563c1809a0e33925eeef048">ulpiextvbusdrv</a>               : 1;
<a name="l04545"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a882e969a28b5b2a2986263c47d024654">04545</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a882e969a28b5b2a2986263c47d024654">ulpiextvbusindicator</a>         : 1;
<a name="l04546"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7c9c2f09d8be240beba640863aa79234">04546</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a7c9c2f09d8be240beba640863aa79234">reserved_19_28</a>               : 10;
<a name="l04547"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a79f913f26ed46aa0c230f297d1ef0217">04547</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a79f913f26ed46aa0c230f297d1ef0217">ulpi_lpm_with_opmode_chk</a>     : 1;
<a name="l04548"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a5c97179c696f91744686550a4dd8149a">04548</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#a5c97179c696f91744686550a4dd8149a">u2_freeclk_exists</a>            : 1;
<a name="l04549"></a><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ae1238790593712c6335cc51c26c3bc95">04549</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html#ae1238790593712c6335cc51c26c3bc95">physoftrst</a>                   : 1;
<a name="l04550"></a>04550 <span class="preprocessor">#endif</span>
<a name="l04551"></a>04551 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#a8eeb845d130eb9cd0d61e998bb321985">s</a>;
<a name="l04552"></a><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#a3ba378963af045c73c8437b5286eb8ab">04552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html">cvmx_uahcx_gusb2phycfgx_s</a>      <a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#a3ba378963af045c73c8437b5286eb8ab">cn78xx</a>;
<a name="l04553"></a><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#acda8e2a0b2ed966e79bdccc8af757721">04553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb2phycfgx_1_1cvmx__uahcx__gusb2phycfgx__s.html">cvmx_uahcx_gusb2phycfgx_s</a>      <a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html#acda8e2a0b2ed966e79bdccc8af757721">cn78xxp1</a>;
<a name="l04554"></a>04554 };
<a name="l04555"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a11f885826c8295af091551f2d7b5c982">04555</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html" title="cvmx_uahc::_gusb2phycfg#">cvmx_uahcx_gusb2phycfgx</a> <a class="code" href="unioncvmx__uahcx__gusb2phycfgx.html" title="cvmx_uahc::_gusb2phycfg#">cvmx_uahcx_gusb2phycfgx_t</a>;
<a name="l04556"></a>04556 <span class="comment"></span>
<a name="l04557"></a>04557 <span class="comment">/**</span>
<a name="l04558"></a>04558 <span class="comment"> * cvmx_uahc#_gusb3pipectl#</span>
<a name="l04559"></a>04559 <span class="comment"> *</span>
<a name="l04560"></a>04560 <span class="comment"> * This register is used to configure the core after power-on. It contains USB 3.0 and USB 3.0</span>
<a name="l04561"></a>04561 <span class="comment"> * PHY-related configuration parameters. The application must program this register before</span>
<a name="l04562"></a>04562 <span class="comment"> * starting any transactions on either the SoC bus or the USB. Per-port registers are</span>
<a name="l04563"></a>04563 <span class="comment"> * implemented.</span>
<a name="l04564"></a>04564 <span class="comment"> *</span>
<a name="l04565"></a>04565 <span class="comment"> * Do not make changes to this register after the initial programming.</span>
<a name="l04566"></a>04566 <span class="comment"> */</span>
<a name="l04567"></a><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html">04567</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html" title="cvmx_uahc::_gusb3pipectl#">cvmx_uahcx_gusb3pipectlx</a> {
<a name="l04568"></a><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#af4f120b35b29e98f0ed7ef6a43bee7ff">04568</a>     uint32_t <a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#af4f120b35b29e98f0ed7ef6a43bee7ff">u32</a>;
<a name="l04569"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html">04569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html">cvmx_uahcx_gusb3pipectlx_s</a> {
<a name="l04570"></a>04570 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04571"></a>04571 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a230746b3afe03277780870e1ecb1123c">physoftrst</a>                   : 1;  <span class="comment">/**&lt; USB3 PHY soft reset (PHYSoftRst). When set to 1, initiates a PHY soft reset. After setting</span>
<a name="l04572"></a>04572 <span class="comment">                                                         this bit to 1, the software needs to clear this bit. */</span>
<a name="l04573"></a>04573     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#aea5b77f54f59f7ed935e5bb2ea9a87e9">hstprtcmpl</a>                   : 1;  <span class="comment">/**&lt; Host port compliance. Setting this bit to 1 enables placing the SuperSpeed port link into</span>
<a name="l04574"></a>04574 <span class="comment">                                                         a compliance state, which allows testing of the PIPE PHY compliance patterns without</span>
<a name="l04575"></a>04575 <span class="comment">                                                         having to have a test fixture on the USB 3.0 cable. By default, this bit should be set to</span>
<a name="l04576"></a>04576 <span class="comment">                                                         0.</span>
<a name="l04577"></a>04577 <span class="comment">                                                         In compliance-lab testing, the SuperSpeed port link enters compliance after failing the</span>
<a name="l04578"></a>04578 <span class="comment">                                                         first polling sequence after power on. Set this bit to 0 when you run compliance tests.</span>
<a name="l04579"></a>04579 <span class="comment">                                                         The sequence for using this functionality is as follows:</span>
<a name="l04580"></a>04580 <span class="comment">                                                         * Disconnect any plugged-in devices.</span>
<a name="l04581"></a>04581 <span class="comment">                                                         * Set UAHC()_USBCMD[HCRST] = 1 or power-on-chip reset.</span>
<a name="l04582"></a>04582 <span class="comment">                                                         * Set UAHC()_PORTSC()[PP] = 0.</span>
<a name="l04583"></a>04583 <span class="comment">                                                         * Set HSTPRTCMPL = 1. This places the link into compliance state.</span>
<a name="l04584"></a>04584 <span class="comment">                                                         To advance the compliance pattern, follow this sequence (toggle HSTPRTCMPL):</span>
<a name="l04585"></a>04585 <span class="comment">                                                         * Set HSTPRTCMPL = 0.</span>
<a name="l04586"></a>04586 <span class="comment">                                                         * Set HSTPRTCMPL = 1. This advances the link to the next compliance pattern.</span>
<a name="l04587"></a>04587 <span class="comment">                                                         To exit from the compliance state, set UAHC()_USBCMD[HCRST] = 1 or power-on-chip reset. */</span>
<a name="l04588"></a>04588     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ab98276c0d1a42b52481d82e1b073b802">u2ssinactp3ok</a>                : 1;  <span class="comment">/**&lt; P3 OK for U2/SS.Inactive:</span>
<a name="l04589"></a>04589 <span class="comment">                                                         0 = During link state U2/SS.Inactive, put PHY in P2 (default).</span>
<a name="l04590"></a>04590 <span class="comment">                                                         1 = During link state U2/SS.Inactive, put PHY in P3. */</span>
<a name="l04591"></a>04591     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a76505084c4beae5eb0b0d13c35ef0855">disrxdetp3</a>                   : 1;  <span class="comment">/**&lt; Disables receiver detection in P3. If PHY is in P3 and the core needs to perform receiver</span>
<a name="l04592"></a>04592 <span class="comment">                                                         detection:</span>
<a name="l04593"></a>04593 <span class="comment">                                                         0 = Core performs receiver detection in P3 (default).</span>
<a name="l04594"></a>04594 <span class="comment">                                                         1 = Core changes the PHY power state to P2 and then performs receiver detection. After</span>
<a name="l04595"></a>04595 <span class="comment">                                                         receiver detection, core changes PHY power state to P3. */</span>
<a name="l04596"></a>04596     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a182ef9a1c2499525447e344a0ef7e5a9">ux_exit_in_px</a>                : 1;  <span class="comment">/**&lt; UX exit in Px:</span>
<a name="l04597"></a>04597 <span class="comment">                                                         0 = Core does U1/U2/U3 exit in PHY power state P0 (default behavior).</span>
<a name="l04598"></a>04598 <span class="comment">                                                         1 = Core does U1/U2/U3 exit in PHY power state P1/P2/P3 respectively.</span>
<a name="l04599"></a>04599 <span class="comment">                                                         This bit is added for SuperSpeed PHY workaround where SuperSpeed PHY injects a glitch on</span>
<a name="l04600"></a>04600 <span class="comment">                                                         pipe3_RxElecIdle while receiving Ux exit LFPS, and pipe3_PowerDown change is in progress. */</span>
<a name="l04601"></a>04601     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1ef44069c4f40cef393bd4fef3565609">ping_enchance_en</a>             : 1;  <span class="comment">/**&lt; Ping enhancement enable. When set to 1, the downstream-port U1-ping-receive timeout</span>
<a name="l04602"></a>04602 <span class="comment">                                                         becomes 500 ms instead of 300 ms. Minimum Ping.LFPS receive duration is 8 ns (one mac3_clk</span>
<a name="l04603"></a>04603 <span class="comment">                                                         cycle). This field is valid for the downstream port only. */</span>
<a name="l04604"></a>04604     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae11dce8d57f24c5a358167de8c4c0aef">u1u2exitfail_to_recov</a>        : 1;  <span class="comment">/**&lt; U1U2exit fail to recovery. When set to 1, and U1/U2 LFPS handshake fails, the LTSSM</span>
<a name="l04605"></a>04605 <span class="comment">                                                         transitions from U1/U2 to recovery instead of SS.inactive.</span>
<a name="l04606"></a>04606 <span class="comment">                                                         If recovery fails, then the LTSSM can enter SS.Inactive. This is an enhancement only. It</span>
<a name="l04607"></a>04607 <span class="comment">                                                         prevents interoperability issue if the remote link does not do the proper handshake. */</span>
<a name="l04608"></a>04608     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af9a92b2095a5f7abf6250f54f6b0002e">request_p1p2p3</a>               : 1;  <span class="comment">/**&lt; Always request P1/P2/P3 for U1/U2/U3.</span>
<a name="l04609"></a>04609 <span class="comment">                                                         0 = if immediate Ux exit (remotely initiated, or locally initiated) happens, the core does</span>
<a name="l04610"></a>04610 <span class="comment">                                                         not request P1/P2/P3 power state change.</span>
<a name="l04611"></a>04611 <span class="comment">                                                         1 = the core always requests PHY power change from P0 to P1/P2/P3 during U0 to U1/U2/U3</span>
<a name="l04612"></a>04612 <span class="comment">                                                         transition. */</span>
<a name="l04613"></a>04613     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a000e627c74c2fbbc122cec1275de6441">startrxdetu3rxdet</a>            : 1;  <span class="comment">/**&lt; Start receiver detection in U3/Rx.Detect.</span>
<a name="l04614"></a>04614 <span class="comment">                                                         If DISRXDETU3RXDET is set to 1 during reset, and the link is in U3 or Rx.Detect state, the</span>
<a name="l04615"></a>04615 <span class="comment">                                                         core starts receiver detection on rising edge of this bit.</span>
<a name="l04616"></a>04616 <span class="comment">                                                         This bit is valid for downstream ports only, and this feature must not be enabled for</span>
<a name="l04617"></a>04617 <span class="comment">                                                         normal operation. */</span>
<a name="l04618"></a>04618     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a696e6eb2793f0061ff566b532b46e940">disrxdetu3rxdet</a>              : 1;  <span class="comment">/**&lt; Disable receiver detection in U3/Rx.Detect. When set to 1, the core does not do receiver</span>
<a name="l04619"></a>04619 <span class="comment">                                                         detection in U3 or Rx.Detect state. If STARTRXDETU3RXDET is set to 1 during reset,</span>
<a name="l04620"></a>04620 <span class="comment">                                                         receiver detection starts manually.</span>
<a name="l04621"></a>04621 <span class="comment">                                                         This bit is valid for downstream ports only, and this feature must not be enabled for</span>
<a name="l04622"></a>04622 <span class="comment">                                                         normal operation. */</span>
<a name="l04623"></a>04623     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#add90e833588e8557776f029b78f9dcc1">delaypx</a>                      : 3;  <span class="comment">/**&lt; Delay P1P2P3. Delay P0 to P1/P2/P3 request when entering U1/U2/U3 until (DELAYPX * 8)</span>
<a name="l04624"></a>04624 <span class="comment">                                                         8B10B error occurs, or Pipe3_RxValid drops to 0.</span>
<a name="l04625"></a>04625 <span class="comment">                                                         DELAYPXTRANSENTERUX must reset to 1 to enable this functionality. */</span>
<a name="l04626"></a>04626     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a750e9635cb6a07e3145d57270ebc52c5">delaypxtransenterux</a>          : 1;  <span class="comment">/**&lt; Delay PHY power change from P0 to P1/P2/P3 when link state changing from U0 to U1/U2/U3</span>
<a name="l04627"></a>04627 <span class="comment">                                                         respectively.</span>
<a name="l04628"></a>04628 <span class="comment">                                                         0 = when entering U1/U2/U3, transition to P1/P2/P3 without checking for Pipe3_RxElecIlde</span>
<a name="l04629"></a>04629 <span class="comment">                                                         and pipe3_RxValid.</span>
<a name="l04630"></a>04630 <span class="comment">                                                         1 = when entering U1/U2/U3, delay the transition to P1/P2/P3 until the pipe3 signals,</span>
<a name="l04631"></a>04631 <span class="comment">                                                         Pipe3_RxElecIlde is 1 and pipe3_RxValid is 0. */</span>
<a name="l04632"></a>04632     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2251de4ac48b2bc1e824d19e9c9d681c">suspend_en</a>                   : 1;  <span class="comment">/**&lt; Suspend USB3.0 SuperSpeed PHY (Suspend_en). When set to 1, and if suspend conditions are</span>
<a name="l04633"></a>04633 <span class="comment">                                                         valid, the USB 3.0 PHY enters suspend mode. */</span>
<a name="l04634"></a>04634     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a384c433278d2ee12a083deaffac49c82">datwidth</a>                     : 2;  <span class="comment">/**&lt; PIPE data width.</span>
<a name="l04635"></a>04635 <span class="comment">                                                         0x0 = 32 bits.</span>
<a name="l04636"></a>04636 <span class="comment">                                                         0x1 = 16 bits.</span>
<a name="l04637"></a>04637 <span class="comment">                                                         0x2 = 8 bits.</span>
<a name="l04638"></a>04638 <span class="comment">                                                         0x3 = reserved.</span>
<a name="l04639"></a>04639 <span class="comment">                                                         One clock cycle after reset, these bits receive the value seen on the pipe3_DataBusWidth.</span>
<a name="l04640"></a>04640 <span class="comment">                                                         This will always be 0x0. */</span>
<a name="l04641"></a>04641     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2f60f51068fc379d749cfc89ee7dd7c1">abortrxdetinu2</a>               : 1;  <span class="comment">/**&lt; Abort RX Detect in U2. When set to 1, and the link state is U2, the core aborts receiver</span>
<a name="l04642"></a>04642 <span class="comment">                                                         detection if it receives U2 exit LFPS from the remote link partner.</span>
<a name="l04643"></a>04643 <span class="comment">                                                         This bit is for downstream port only. */</span>
<a name="l04644"></a>04644     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a103a7c2d78b4f025e1282e8c532ca9a4">skiprxdet</a>                    : 1;  <span class="comment">/**&lt; Skip RX detect. When set to 1, the core skips RX detection if pipe3_RxElecIdle is low.</span>
<a name="l04645"></a>04645 <span class="comment">                                                         Skip is defined as waiting for the appropriate timeout, then repeating the operation. */</span>
<a name="l04646"></a>04646     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a0b1934212f08c425282240dd6f56e890">lfpsp0algn</a>                   : 1;  <span class="comment">/**&lt; LFPS P0 align. When set to 1:</span>
<a name="l04647"></a>04647 <span class="comment">                                                         * the core deasserts LFPS transmission on the clock edge that it requests Phy power state</span>
<a name="l04648"></a>04648 <span class="comment">                                                         0 when exiting U1, U2, or U3 low power states. Otherwise, LFPS transmission is asserted</span>
<a name="l04649"></a>04649 <span class="comment">                                                         one clock earlier.</span>
<a name="l04650"></a>04650 <span class="comment">                                                         * the core requests symbol transmission two pipe3_rx_pclks periods after the PHY asserts</span>
<a name="l04651"></a>04651 <span class="comment">                                                         PhyStatus as a result of the PHY switching from P1 or P2 state to P0 state.</span>
<a name="l04652"></a>04652 <span class="comment">                                                         For USB 3.0 host, this is not required. */</span>
<a name="l04653"></a>04653     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a3b65ef49459101722460511c2818a00e">p3p2tranok</a>                   : 1;  <span class="comment">/**&lt; P3 P2 transitions OK.</span>
<a name="l04654"></a>04654 <span class="comment">                                                         0 = P0 is always entered as an intermediate state during transitions between P2 and P3, as</span>
<a name="l04655"></a>04655 <span class="comment">                                                         defined in the PIPE3 specification.</span>
<a name="l04656"></a>04656 <span class="comment">                                                         1 = the core transitions directly from Phy power state P2 to P3 or from state P3 to P2.</span>
<a name="l04657"></a>04657 <span class="comment">                                                         According to PIPE3 specification, any direct transition between P3 and P2 is illegal. */</span>
<a name="l04658"></a>04658     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a645997f248493a364b8f96e6f587b960">p3exsigp2</a>                    : 1;  <span class="comment">/**&lt; P3 exit signal in P2. When set to 1, the core always changes the PHY power state to P2,</span>
<a name="l04659"></a>04659 <span class="comment">                                                         before attempting a U3 exit handshake. */</span>
<a name="l04660"></a>04660     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae57fa5017e3ab816140d282ab6981212">lfpsfilt</a>                     : 1;  <span class="comment">/**&lt; LFPS filter. When set to 1, filter LFPS reception with pipe3_RxValid in PHY power state</span>
<a name="l04661"></a>04661 <span class="comment">                                                         P0, ignore LFPS reception from the PHY unless both pipe3_Rxelecidle and pipe3_RxValid are</span>
<a name="l04662"></a>04662 <span class="comment">                                                         deasserted. */</span>
<a name="l04663"></a>04663     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1a5cf75c7aa4ecdcdb521132f9347900">rxdet2polllfpsctrl</a>           : 1;  <span class="comment">/**&lt; RX_DETECT to Polling.</span>
<a name="l04664"></a>04664 <span class="comment">                                                         0 = Enables a 400 us delay to start polling LFPS after RX_DETECT. This allows VCM offset</span>
<a name="l04665"></a>04665 <span class="comment">                                                         to settle to a proper level.</span>
<a name="l04666"></a>04666 <span class="comment">                                                         1 = Disables the 400 us delay to start polling LFPS after RX_DETECT. */</span>
<a name="l04667"></a>04667     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af95469cfd9e09f314e5db69a30706bc5">reserved_7_7</a>                 : 1;
<a name="l04668"></a>04668     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a6bc2825a75f9a6ad29d2b4f555a232ff">txswing</a>                      : 1;  <span class="comment">/**&lt; TX swing. Refer to the PIPE3 specification. */</span>
<a name="l04669"></a>04669     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a25b8d3823139c347deff1c5d85558156">txmargin</a>                     : 3;  <span class="comment">/**&lt; TX margin. Refer to the PIPE3 specification, table 5-3. */</span>
<a name="l04670"></a>04670     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#adce0339da7d7a8a9deeceb7988826449">txdeemphasis</a>                 : 2;  <span class="comment">/**&lt; TX deemphasis. The value driven to the PHY is controlled by the LTSSM during USB3</span>
<a name="l04671"></a>04671 <span class="comment">                                                         compliance mode. Refer to the PIPE3 specification, table 5-3.</span>
<a name="l04672"></a>04672 <span class="comment">                                                         Use the following values for the appropriate level of de-emphasis (From pipe3 spec):</span>
<a name="l04673"></a>04673 <span class="comment">                                                         0x0 =   -6 dB de-emphasis, use UCTL()_PORT()_CFG_SS[PCS_TX_DEEMPH_6DB].</span>
<a name="l04674"></a>04674 <span class="comment">                                                         0x1 = -3.5 dB de-emphasis, use UCTL()_PORT()_CFG_SS[PCS_TX_DEEMPH_3P5DB].</span>
<a name="l04675"></a>04675 <span class="comment">                                                         0x2 =     No de-emphasis.</span>
<a name="l04676"></a>04676 <span class="comment">                                                         0x3 =     Reserved. */</span>
<a name="l04677"></a>04677     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae7ea2100f13643d4176293b2aac24970">elasticbuffermode</a>            : 1;  <span class="comment">/**&lt; Elastic buffer mode. Refer to the PIPE3 specification, table 5-3. */</span>
<a name="l04678"></a>04678 <span class="preprocessor">#else</span>
<a name="l04679"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae7ea2100f13643d4176293b2aac24970">04679</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae7ea2100f13643d4176293b2aac24970">elasticbuffermode</a>            : 1;
<a name="l04680"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#adce0339da7d7a8a9deeceb7988826449">04680</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#adce0339da7d7a8a9deeceb7988826449">txdeemphasis</a>                 : 2;
<a name="l04681"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a25b8d3823139c347deff1c5d85558156">04681</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a25b8d3823139c347deff1c5d85558156">txmargin</a>                     : 3;
<a name="l04682"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a6bc2825a75f9a6ad29d2b4f555a232ff">04682</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a6bc2825a75f9a6ad29d2b4f555a232ff">txswing</a>                      : 1;
<a name="l04683"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af95469cfd9e09f314e5db69a30706bc5">04683</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af95469cfd9e09f314e5db69a30706bc5">reserved_7_7</a>                 : 1;
<a name="l04684"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1a5cf75c7aa4ecdcdb521132f9347900">04684</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1a5cf75c7aa4ecdcdb521132f9347900">rxdet2polllfpsctrl</a>           : 1;
<a name="l04685"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae57fa5017e3ab816140d282ab6981212">04685</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae57fa5017e3ab816140d282ab6981212">lfpsfilt</a>                     : 1;
<a name="l04686"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a645997f248493a364b8f96e6f587b960">04686</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a645997f248493a364b8f96e6f587b960">p3exsigp2</a>                    : 1;
<a name="l04687"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a3b65ef49459101722460511c2818a00e">04687</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a3b65ef49459101722460511c2818a00e">p3p2tranok</a>                   : 1;
<a name="l04688"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a0b1934212f08c425282240dd6f56e890">04688</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a0b1934212f08c425282240dd6f56e890">lfpsp0algn</a>                   : 1;
<a name="l04689"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a103a7c2d78b4f025e1282e8c532ca9a4">04689</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a103a7c2d78b4f025e1282e8c532ca9a4">skiprxdet</a>                    : 1;
<a name="l04690"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2f60f51068fc379d749cfc89ee7dd7c1">04690</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2f60f51068fc379d749cfc89ee7dd7c1">abortrxdetinu2</a>               : 1;
<a name="l04691"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a384c433278d2ee12a083deaffac49c82">04691</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a384c433278d2ee12a083deaffac49c82">datwidth</a>                     : 2;
<a name="l04692"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2251de4ac48b2bc1e824d19e9c9d681c">04692</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a2251de4ac48b2bc1e824d19e9c9d681c">suspend_en</a>                   : 1;
<a name="l04693"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a750e9635cb6a07e3145d57270ebc52c5">04693</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a750e9635cb6a07e3145d57270ebc52c5">delaypxtransenterux</a>          : 1;
<a name="l04694"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#add90e833588e8557776f029b78f9dcc1">04694</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#add90e833588e8557776f029b78f9dcc1">delaypx</a>                      : 3;
<a name="l04695"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a696e6eb2793f0061ff566b532b46e940">04695</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a696e6eb2793f0061ff566b532b46e940">disrxdetu3rxdet</a>              : 1;
<a name="l04696"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a000e627c74c2fbbc122cec1275de6441">04696</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a000e627c74c2fbbc122cec1275de6441">startrxdetu3rxdet</a>            : 1;
<a name="l04697"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af9a92b2095a5f7abf6250f54f6b0002e">04697</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#af9a92b2095a5f7abf6250f54f6b0002e">request_p1p2p3</a>               : 1;
<a name="l04698"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae11dce8d57f24c5a358167de8c4c0aef">04698</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ae11dce8d57f24c5a358167de8c4c0aef">u1u2exitfail_to_recov</a>        : 1;
<a name="l04699"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1ef44069c4f40cef393bd4fef3565609">04699</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a1ef44069c4f40cef393bd4fef3565609">ping_enchance_en</a>             : 1;
<a name="l04700"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a182ef9a1c2499525447e344a0ef7e5a9">04700</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a182ef9a1c2499525447e344a0ef7e5a9">ux_exit_in_px</a>                : 1;
<a name="l04701"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a76505084c4beae5eb0b0d13c35ef0855">04701</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a76505084c4beae5eb0b0d13c35ef0855">disrxdetp3</a>                   : 1;
<a name="l04702"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ab98276c0d1a42b52481d82e1b073b802">04702</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#ab98276c0d1a42b52481d82e1b073b802">u2ssinactp3ok</a>                : 1;
<a name="l04703"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#aea5b77f54f59f7ed935e5bb2ea9a87e9">04703</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#aea5b77f54f59f7ed935e5bb2ea9a87e9">hstprtcmpl</a>                   : 1;
<a name="l04704"></a><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a230746b3afe03277780870e1ecb1123c">04704</a>     uint32_t <a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html#a230746b3afe03277780870e1ecb1123c">physoftrst</a>                   : 1;
<a name="l04705"></a>04705 <span class="preprocessor">#endif</span>
<a name="l04706"></a>04706 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#ad2103ed0316d5ec2affec607494f7fed">s</a>;
<a name="l04707"></a><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#a78d2881ecb389b5807bbcbe1a87c786b">04707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html">cvmx_uahcx_gusb3pipectlx_s</a>     <a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#a78d2881ecb389b5807bbcbe1a87c786b">cn78xx</a>;
<a name="l04708"></a><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#abd30a2ff853c87600d91d9fa6d2a8289">04708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__gusb3pipectlx_1_1cvmx__uahcx__gusb3pipectlx__s.html">cvmx_uahcx_gusb3pipectlx_s</a>     <a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html#abd30a2ff853c87600d91d9fa6d2a8289">cn78xxp1</a>;
<a name="l04709"></a>04709 };
<a name="l04710"></a><a class="code" href="cvmx-uahcx-defs_8h.html#abd571bfcb2d8cc1108181d2f51b00991">04710</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html" title="cvmx_uahc::_gusb3pipectl#">cvmx_uahcx_gusb3pipectlx</a> <a class="code" href="unioncvmx__uahcx__gusb3pipectlx.html" title="cvmx_uahc::_gusb3pipectl#">cvmx_uahcx_gusb3pipectlx_t</a>;
<a name="l04711"></a>04711 <span class="comment"></span>
<a name="l04712"></a>04712 <span class="comment">/**</span>
<a name="l04713"></a>04713 <span class="comment"> * cvmx_uahc#_hccparams</span>
<a name="l04714"></a>04714 <span class="comment"> *</span>
<a name="l04715"></a>04715 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.6.</span>
<a name="l04716"></a>04716 <span class="comment"> *</span>
<a name="l04717"></a>04717 <span class="comment"> */</span>
<a name="l04718"></a><a class="code" href="unioncvmx__uahcx__hccparams.html">04718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hccparams.html" title="cvmx_uahc::_hccparams">cvmx_uahcx_hccparams</a> {
<a name="l04719"></a><a class="code" href="unioncvmx__uahcx__hccparams.html#a53f078e1d42207cfffe97e626051dcf4">04719</a>     uint32_t <a class="code" href="unioncvmx__uahcx__hccparams.html#a53f078e1d42207cfffe97e626051dcf4">u32</a>;
<a name="l04720"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html">04720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html">cvmx_uahcx_hccparams_s</a> {
<a name="l04721"></a>04721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04722"></a>04722 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a84f165c7b3b08afbb08f568474042981">xecp</a>                         : 16; <span class="comment">/**&lt; xHCI extended capabilities pointer. */</span>
<a name="l04723"></a>04723     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a1a66990cd58dc56a6de35064b053c404">maxpsasize</a>                   : 4;  <span class="comment">/**&lt; Maximum primary-stream-array size. */</span>
<a name="l04724"></a>04724     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a11af45c07324575392956372fd6c7abd">reserved_9_11</a>                : 3;
<a name="l04725"></a>04725     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad98f11057d1bdc6c18f59c9911c72867">pae</a>                          : 1;  <span class="comment">/**&lt; Parse all event data. */</span>
<a name="l04726"></a>04726     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a20a166e44f908f8cee16c0d7b93f499d">nss</a>                          : 1;  <span class="comment">/**&lt; No secondary SID support. */</span>
<a name="l04727"></a>04727     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a92b25de2333ac7b57a5398aa45e81b01">ltc</a>                          : 1;  <span class="comment">/**&lt; Latency tolerance messaging capability. */</span>
<a name="l04728"></a>04728     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#afc111f09cf501e75402e0730c6d086ed">lhrc</a>                         : 1;  <span class="comment">/**&lt; Light HC reset capability. */</span>
<a name="l04729"></a>04729     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ac4244f0d25263287483eea5119778372">pind</a>                         : 1;  <span class="comment">/**&lt; Port indicators. */</span>
<a name="l04730"></a>04730     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7979d69da1788b4e1be07dc5083772b0">ppc</a>                          : 1;  <span class="comment">/**&lt; Port power control. Value is based on UCTL()_HOST_CFG[PPC_EN]. */</span>
<a name="l04731"></a>04731     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad0a4517633b310bb66d74154b056a1ed">csz</a>                          : 1;  <span class="comment">/**&lt; Context size. */</span>
<a name="l04732"></a>04732     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7ab16777bb2154c4fefd7f8c59d22a43">bnc</a>                          : 1;  <span class="comment">/**&lt; BW negotiation capability. */</span>
<a name="l04733"></a>04733     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a4459404c918823a165e63215693ce2bf">ac64</a>                         : 1;  <span class="comment">/**&lt; 64-bit addressing capability. */</span>
<a name="l04734"></a>04734 <span class="preprocessor">#else</span>
<a name="l04735"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a4459404c918823a165e63215693ce2bf">04735</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a4459404c918823a165e63215693ce2bf">ac64</a>                         : 1;
<a name="l04736"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7ab16777bb2154c4fefd7f8c59d22a43">04736</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7ab16777bb2154c4fefd7f8c59d22a43">bnc</a>                          : 1;
<a name="l04737"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad0a4517633b310bb66d74154b056a1ed">04737</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad0a4517633b310bb66d74154b056a1ed">csz</a>                          : 1;
<a name="l04738"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7979d69da1788b4e1be07dc5083772b0">04738</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a7979d69da1788b4e1be07dc5083772b0">ppc</a>                          : 1;
<a name="l04739"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ac4244f0d25263287483eea5119778372">04739</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ac4244f0d25263287483eea5119778372">pind</a>                         : 1;
<a name="l04740"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#afc111f09cf501e75402e0730c6d086ed">04740</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#afc111f09cf501e75402e0730c6d086ed">lhrc</a>                         : 1;
<a name="l04741"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a92b25de2333ac7b57a5398aa45e81b01">04741</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a92b25de2333ac7b57a5398aa45e81b01">ltc</a>                          : 1;
<a name="l04742"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a20a166e44f908f8cee16c0d7b93f499d">04742</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a20a166e44f908f8cee16c0d7b93f499d">nss</a>                          : 1;
<a name="l04743"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad98f11057d1bdc6c18f59c9911c72867">04743</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#ad98f11057d1bdc6c18f59c9911c72867">pae</a>                          : 1;
<a name="l04744"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a11af45c07324575392956372fd6c7abd">04744</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a11af45c07324575392956372fd6c7abd">reserved_9_11</a>                : 3;
<a name="l04745"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a1a66990cd58dc56a6de35064b053c404">04745</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a1a66990cd58dc56a6de35064b053c404">maxpsasize</a>                   : 4;
<a name="l04746"></a><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a84f165c7b3b08afbb08f568474042981">04746</a>     uint32_t <a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html#a84f165c7b3b08afbb08f568474042981">xecp</a>                         : 16;
<a name="l04747"></a>04747 <span class="preprocessor">#endif</span>
<a name="l04748"></a>04748 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__hccparams.html#a3d0f23862494f740dc51d8133ff8e44b">s</a>;
<a name="l04749"></a><a class="code" href="unioncvmx__uahcx__hccparams.html#addf9f6c87b0b8c111f1a68077bdb3b8c">04749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html">cvmx_uahcx_hccparams_s</a>         <a class="code" href="unioncvmx__uahcx__hccparams.html#addf9f6c87b0b8c111f1a68077bdb3b8c">cn78xx</a>;
<a name="l04750"></a><a class="code" href="unioncvmx__uahcx__hccparams.html#aa35dba7396a735c8ac5faeeb5fb36dd9">04750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hccparams_1_1cvmx__uahcx__hccparams__s.html">cvmx_uahcx_hccparams_s</a>         <a class="code" href="unioncvmx__uahcx__hccparams.html#aa35dba7396a735c8ac5faeeb5fb36dd9">cn78xxp1</a>;
<a name="l04751"></a>04751 };
<a name="l04752"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a53bb85b23e296c9de67b41111d82ebbf">04752</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hccparams.html" title="cvmx_uahc::_hccparams">cvmx_uahcx_hccparams</a> <a class="code" href="unioncvmx__uahcx__hccparams.html" title="cvmx_uahc::_hccparams">cvmx_uahcx_hccparams_t</a>;
<a name="l04753"></a>04753 <span class="comment"></span>
<a name="l04754"></a>04754 <span class="comment">/**</span>
<a name="l04755"></a>04755 <span class="comment"> * cvmx_uahc#_hcsparams1</span>
<a name="l04756"></a>04756 <span class="comment"> *</span>
<a name="l04757"></a>04757 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.3.</span>
<a name="l04758"></a>04758 <span class="comment"> *</span>
<a name="l04759"></a>04759 <span class="comment"> */</span>
<a name="l04760"></a><a class="code" href="unioncvmx__uahcx__hcsparams1.html">04760</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams1.html" title="cvmx_uahc::_hcsparams1">cvmx_uahcx_hcsparams1</a> {
<a name="l04761"></a><a class="code" href="unioncvmx__uahcx__hcsparams1.html#aa44898df2fa1f8faa87a5464dbe26990">04761</a>     uint32_t <a class="code" href="unioncvmx__uahcx__hcsparams1.html#aa44898df2fa1f8faa87a5464dbe26990">u32</a>;
<a name="l04762"></a><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html">04762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html">cvmx_uahcx_hcsparams1_s</a> {
<a name="l04763"></a>04763 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04764"></a>04764 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aa340121a61ab335a4d5461a3889131e1">maxports</a>                     : 8;  <span class="comment">/**&lt; Maximum number of ports. */</span>
<a name="l04765"></a>04765     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#ab127b64759b3fe50842e04c45c9fc0de">reserved_19_23</a>               : 5;
<a name="l04766"></a>04766     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#af158d0cdba34bc759f79ca85426d0ac8">maxintrs</a>                     : 11; <span class="comment">/**&lt; Maximum number of interrupters. */</span>
<a name="l04767"></a>04767     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aed970dc6873536c4e9afbc7a312e99ec">maxslots</a>                     : 8;  <span class="comment">/**&lt; Maximum number of device slots. */</span>
<a name="l04768"></a>04768 <span class="preprocessor">#else</span>
<a name="l04769"></a><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aed970dc6873536c4e9afbc7a312e99ec">04769</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aed970dc6873536c4e9afbc7a312e99ec">maxslots</a>                     : 8;
<a name="l04770"></a><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#af158d0cdba34bc759f79ca85426d0ac8">04770</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#af158d0cdba34bc759f79ca85426d0ac8">maxintrs</a>                     : 11;
<a name="l04771"></a><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#ab127b64759b3fe50842e04c45c9fc0de">04771</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#ab127b64759b3fe50842e04c45c9fc0de">reserved_19_23</a>               : 5;
<a name="l04772"></a><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aa340121a61ab335a4d5461a3889131e1">04772</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html#aa340121a61ab335a4d5461a3889131e1">maxports</a>                     : 8;
<a name="l04773"></a>04773 <span class="preprocessor">#endif</span>
<a name="l04774"></a>04774 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__hcsparams1.html#a1801303292da0b1b89714317a6976dd1">s</a>;
<a name="l04775"></a><a class="code" href="unioncvmx__uahcx__hcsparams1.html#a36cdd41700fc0e7c9149450cf42b7fc8">04775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html">cvmx_uahcx_hcsparams1_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams1.html#a36cdd41700fc0e7c9149450cf42b7fc8">cn78xx</a>;
<a name="l04776"></a><a class="code" href="unioncvmx__uahcx__hcsparams1.html#aa641f8155f50cad85495e03eebfb2ca9">04776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams1_1_1cvmx__uahcx__hcsparams1__s.html">cvmx_uahcx_hcsparams1_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams1.html#aa641f8155f50cad85495e03eebfb2ca9">cn78xxp1</a>;
<a name="l04777"></a>04777 };
<a name="l04778"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a8914b48e3a783773c78bf11b6a86d2c9">04778</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams1.html" title="cvmx_uahc::_hcsparams1">cvmx_uahcx_hcsparams1</a> <a class="code" href="unioncvmx__uahcx__hcsparams1.html" title="cvmx_uahc::_hcsparams1">cvmx_uahcx_hcsparams1_t</a>;
<a name="l04779"></a>04779 <span class="comment"></span>
<a name="l04780"></a>04780 <span class="comment">/**</span>
<a name="l04781"></a>04781 <span class="comment"> * cvmx_uahc#_hcsparams2</span>
<a name="l04782"></a>04782 <span class="comment"> *</span>
<a name="l04783"></a>04783 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.4.</span>
<a name="l04784"></a>04784 <span class="comment"> *</span>
<a name="l04785"></a>04785 <span class="comment"> */</span>
<a name="l04786"></a><a class="code" href="unioncvmx__uahcx__hcsparams2.html">04786</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams2.html" title="cvmx_uahc::_hcsparams2">cvmx_uahcx_hcsparams2</a> {
<a name="l04787"></a><a class="code" href="unioncvmx__uahcx__hcsparams2.html#a8b4fba7e426907d2d62ac6d5bb60fc15">04787</a>     uint32_t <a class="code" href="unioncvmx__uahcx__hcsparams2.html#a8b4fba7e426907d2d62ac6d5bb60fc15">u32</a>;
<a name="l04788"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html">04788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html">cvmx_uahcx_hcsparams2_s</a> {
<a name="l04789"></a>04789 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04790"></a>04790 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#ae780dc373d1c0fc8838282deca7c7d20">maxscratchpadbufs_l</a>          : 5;  <span class="comment">/**&lt; Maximum number of scratchpad buffers[4:0]. */</span>
<a name="l04791"></a>04791     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a97b660014b1243e32611d4ad51d13431">reserved_26_26</a>               : 1;
<a name="l04792"></a>04792     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a026f316237357c9bd5651c30ef904978">maxscratchpadbufs_h</a>          : 5;  <span class="comment">/**&lt; Maximum number of scratchpad buffers[9:5]. */</span>
<a name="l04793"></a>04793     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#adee42aaeae339aaae6ae741ff0d04eb6">reserved_8_20</a>                : 13;
<a name="l04794"></a>04794     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a62c7d01df1fcf631c3b459cce5060a86">erst_max</a>                     : 4;  <span class="comment">/**&lt; Event ring segment table maximum. */</span>
<a name="l04795"></a>04795     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a1e431355f41bff9b4c221fb3a17d65a9">ist</a>                          : 4;  <span class="comment">/**&lt; Isochronous scheduling threshold. */</span>
<a name="l04796"></a>04796 <span class="preprocessor">#else</span>
<a name="l04797"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a1e431355f41bff9b4c221fb3a17d65a9">04797</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a1e431355f41bff9b4c221fb3a17d65a9">ist</a>                          : 4;
<a name="l04798"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a62c7d01df1fcf631c3b459cce5060a86">04798</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a62c7d01df1fcf631c3b459cce5060a86">erst_max</a>                     : 4;
<a name="l04799"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#adee42aaeae339aaae6ae741ff0d04eb6">04799</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#adee42aaeae339aaae6ae741ff0d04eb6">reserved_8_20</a>                : 13;
<a name="l04800"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a026f316237357c9bd5651c30ef904978">04800</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a026f316237357c9bd5651c30ef904978">maxscratchpadbufs_h</a>          : 5;
<a name="l04801"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a97b660014b1243e32611d4ad51d13431">04801</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#a97b660014b1243e32611d4ad51d13431">reserved_26_26</a>               : 1;
<a name="l04802"></a><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#ae780dc373d1c0fc8838282deca7c7d20">04802</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html#ae780dc373d1c0fc8838282deca7c7d20">maxscratchpadbufs_l</a>          : 5;
<a name="l04803"></a>04803 <span class="preprocessor">#endif</span>
<a name="l04804"></a>04804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__hcsparams2.html#a1d35d84ff109874f8c573ad7ee9e6e7d">s</a>;
<a name="l04805"></a><a class="code" href="unioncvmx__uahcx__hcsparams2.html#a0310fe8b854584bbac38d314add298a8">04805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html">cvmx_uahcx_hcsparams2_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams2.html#a0310fe8b854584bbac38d314add298a8">cn78xx</a>;
<a name="l04806"></a><a class="code" href="unioncvmx__uahcx__hcsparams2.html#a8c01da8bdb96a83e145d16f842315ca0">04806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams2_1_1cvmx__uahcx__hcsparams2__s.html">cvmx_uahcx_hcsparams2_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams2.html#a8c01da8bdb96a83e145d16f842315ca0">cn78xxp1</a>;
<a name="l04807"></a>04807 };
<a name="l04808"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9752d9f7b8b30e84f637d6c875e64ec1">04808</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams2.html" title="cvmx_uahc::_hcsparams2">cvmx_uahcx_hcsparams2</a> <a class="code" href="unioncvmx__uahcx__hcsparams2.html" title="cvmx_uahc::_hcsparams2">cvmx_uahcx_hcsparams2_t</a>;
<a name="l04809"></a>04809 <span class="comment"></span>
<a name="l04810"></a>04810 <span class="comment">/**</span>
<a name="l04811"></a>04811 <span class="comment"> * cvmx_uahc#_hcsparams3</span>
<a name="l04812"></a>04812 <span class="comment"> *</span>
<a name="l04813"></a>04813 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.5.</span>
<a name="l04814"></a>04814 <span class="comment"> *</span>
<a name="l04815"></a>04815 <span class="comment"> */</span>
<a name="l04816"></a><a class="code" href="unioncvmx__uahcx__hcsparams3.html">04816</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams3.html" title="cvmx_uahc::_hcsparams3">cvmx_uahcx_hcsparams3</a> {
<a name="l04817"></a><a class="code" href="unioncvmx__uahcx__hcsparams3.html#aed289705a67d553543f19735f5c4a4af">04817</a>     uint32_t <a class="code" href="unioncvmx__uahcx__hcsparams3.html#aed289705a67d553543f19735f5c4a4af">u32</a>;
<a name="l04818"></a><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html">04818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html">cvmx_uahcx_hcsparams3_s</a> {
<a name="l04819"></a>04819 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04820"></a>04820 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#a052eda7ba1c799725015ee43fd1e94df">u2_device_exit_latency</a>       : 16; <span class="comment">/**&lt; U2 device exit latency. */</span>
<a name="l04821"></a>04821     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#ab7a9c0eaa0c9aca37455298c134adc64">reserved_8_15</a>                : 8;
<a name="l04822"></a>04822     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#aa42b314e914802392419fbea1af97f21">u1_device_exit_latency</a>       : 8;  <span class="comment">/**&lt; U1 device exit latency. */</span>
<a name="l04823"></a>04823 <span class="preprocessor">#else</span>
<a name="l04824"></a><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#aa42b314e914802392419fbea1af97f21">04824</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#aa42b314e914802392419fbea1af97f21">u1_device_exit_latency</a>       : 8;
<a name="l04825"></a><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#ab7a9c0eaa0c9aca37455298c134adc64">04825</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#ab7a9c0eaa0c9aca37455298c134adc64">reserved_8_15</a>                : 8;
<a name="l04826"></a><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#a052eda7ba1c799725015ee43fd1e94df">04826</a>     uint32_t <a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html#a052eda7ba1c799725015ee43fd1e94df">u2_device_exit_latency</a>       : 16;
<a name="l04827"></a>04827 <span class="preprocessor">#endif</span>
<a name="l04828"></a>04828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__hcsparams3.html#a3e981f2301e64b44fe9eb2fdb2b8f93b">s</a>;
<a name="l04829"></a><a class="code" href="unioncvmx__uahcx__hcsparams3.html#ab7d5e8dd92134545014d13aa736eb629">04829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html">cvmx_uahcx_hcsparams3_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams3.html#ab7d5e8dd92134545014d13aa736eb629">cn78xx</a>;
<a name="l04830"></a><a class="code" href="unioncvmx__uahcx__hcsparams3.html#aa1605717fd7cddf2ccc6dc77681d07cb">04830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__hcsparams3_1_1cvmx__uahcx__hcsparams3__s.html">cvmx_uahcx_hcsparams3_s</a>        <a class="code" href="unioncvmx__uahcx__hcsparams3.html#aa1605717fd7cddf2ccc6dc77681d07cb">cn78xxp1</a>;
<a name="l04831"></a>04831 };
<a name="l04832"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a05eb4b1437a10234506287e8a3d698a7">04832</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__hcsparams3.html" title="cvmx_uahc::_hcsparams3">cvmx_uahcx_hcsparams3</a> <a class="code" href="unioncvmx__uahcx__hcsparams3.html" title="cvmx_uahc::_hcsparams3">cvmx_uahcx_hcsparams3_t</a>;
<a name="l04833"></a>04833 <span class="comment"></span>
<a name="l04834"></a>04834 <span class="comment">/**</span>
<a name="l04835"></a>04835 <span class="comment"> * cvmx_uahc#_iman#</span>
<a name="l04836"></a>04836 <span class="comment"> *</span>
<a name="l04837"></a>04837 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.1.</span>
<a name="l04838"></a>04838 <span class="comment"> *</span>
<a name="l04839"></a>04839 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l04840"></a>04840 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l04841"></a>04841 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l04842"></a>04842 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l04843"></a>04843 <span class="comment"> */</span>
<a name="l04844"></a><a class="code" href="unioncvmx__uahcx__imanx.html">04844</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__imanx.html" title="cvmx_uahc::_iman#">cvmx_uahcx_imanx</a> {
<a name="l04845"></a><a class="code" href="unioncvmx__uahcx__imanx.html#a727eb04d923c26e12d146a1592160b47">04845</a>     uint32_t <a class="code" href="unioncvmx__uahcx__imanx.html#a727eb04d923c26e12d146a1592160b47">u32</a>;
<a name="l04846"></a><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html">04846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html">cvmx_uahcx_imanx_s</a> {
<a name="l04847"></a>04847 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04848"></a>04848 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a023d933ee310714bf69457817f9fbfc1">reserved_2_31</a>                : 30;
<a name="l04849"></a>04849     uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a66fce597054563909a86ab314513c9b9">ie</a>                           : 1;  <span class="comment">/**&lt; Interrupt enable. */</span>
<a name="l04850"></a>04850     uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#afe484b3017cf31a9459f1345cad169fe">ip</a>                           : 1;  <span class="comment">/**&lt; Interrupt pending. */</span>
<a name="l04851"></a>04851 <span class="preprocessor">#else</span>
<a name="l04852"></a><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#afe484b3017cf31a9459f1345cad169fe">04852</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#afe484b3017cf31a9459f1345cad169fe">ip</a>                           : 1;
<a name="l04853"></a><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a66fce597054563909a86ab314513c9b9">04853</a>     uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a66fce597054563909a86ab314513c9b9">ie</a>                           : 1;
<a name="l04854"></a><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a023d933ee310714bf69457817f9fbfc1">04854</a>     uint32_t <a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html#a023d933ee310714bf69457817f9fbfc1">reserved_2_31</a>                : 30;
<a name="l04855"></a>04855 <span class="preprocessor">#endif</span>
<a name="l04856"></a>04856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__imanx.html#a9a65785b1abc9dc6b743d644f1b9e66e">s</a>;
<a name="l04857"></a><a class="code" href="unioncvmx__uahcx__imanx.html#a46da9cfebd9383bdbd85d783cfcebb59">04857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html">cvmx_uahcx_imanx_s</a>             <a class="code" href="unioncvmx__uahcx__imanx.html#a46da9cfebd9383bdbd85d783cfcebb59">cn78xx</a>;
<a name="l04858"></a><a class="code" href="unioncvmx__uahcx__imanx.html#a50384a15e26394415e3ea1579d208301">04858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imanx_1_1cvmx__uahcx__imanx__s.html">cvmx_uahcx_imanx_s</a>             <a class="code" href="unioncvmx__uahcx__imanx.html#a50384a15e26394415e3ea1579d208301">cn78xxp1</a>;
<a name="l04859"></a>04859 };
<a name="l04860"></a><a class="code" href="cvmx-uahcx-defs_8h.html#adee39529de2ff2a891355172909945ce">04860</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__imanx.html" title="cvmx_uahc::_iman#">cvmx_uahcx_imanx</a> <a class="code" href="unioncvmx__uahcx__imanx.html" title="cvmx_uahc::_iman#">cvmx_uahcx_imanx_t</a>;
<a name="l04861"></a>04861 <span class="comment"></span>
<a name="l04862"></a>04862 <span class="comment">/**</span>
<a name="l04863"></a>04863 <span class="comment"> * cvmx_uahc#_imod#</span>
<a name="l04864"></a>04864 <span class="comment"> *</span>
<a name="l04865"></a>04865 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.2.2.</span>
<a name="l04866"></a>04866 <span class="comment"> *</span>
<a name="l04867"></a>04867 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l04868"></a>04868 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l04869"></a>04869 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l04870"></a>04870 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l04871"></a>04871 <span class="comment"> */</span>
<a name="l04872"></a><a class="code" href="unioncvmx__uahcx__imodx.html">04872</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__imodx.html" title="cvmx_uahc::_imod#">cvmx_uahcx_imodx</a> {
<a name="l04873"></a><a class="code" href="unioncvmx__uahcx__imodx.html#a28076595a0ef1407a1020aa8412980dd">04873</a>     uint32_t <a class="code" href="unioncvmx__uahcx__imodx.html#a28076595a0ef1407a1020aa8412980dd">u32</a>;
<a name="l04874"></a><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html">04874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html">cvmx_uahcx_imodx_s</a> {
<a name="l04875"></a>04875 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04876"></a>04876 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#af346281506e74c004b2a2f1b8fddf9bb">imodc</a>                        : 16; <span class="comment">/**&lt; Interrupt moderation counter. */</span>
<a name="l04877"></a>04877     uint32_t <a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#a7aa8e74023b27fa74353ca2d3ebef65a">imodi</a>                        : 16; <span class="comment">/**&lt; Interrupt moderation interval. */</span>
<a name="l04878"></a>04878 <span class="preprocessor">#else</span>
<a name="l04879"></a><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#a7aa8e74023b27fa74353ca2d3ebef65a">04879</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#a7aa8e74023b27fa74353ca2d3ebef65a">imodi</a>                        : 16;
<a name="l04880"></a><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#af346281506e74c004b2a2f1b8fddf9bb">04880</a>     uint32_t <a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html#af346281506e74c004b2a2f1b8fddf9bb">imodc</a>                        : 16;
<a name="l04881"></a>04881 <span class="preprocessor">#endif</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__imodx.html#aee9cfb1cfe453f76a096edcb84655065">s</a>;
<a name="l04883"></a><a class="code" href="unioncvmx__uahcx__imodx.html#a268a0debbab5c0086c44f6029c1991b5">04883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html">cvmx_uahcx_imodx_s</a>             <a class="code" href="unioncvmx__uahcx__imodx.html#a268a0debbab5c0086c44f6029c1991b5">cn78xx</a>;
<a name="l04884"></a><a class="code" href="unioncvmx__uahcx__imodx.html#a4cdf862bc81645354b64db67134910a4">04884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__imodx_1_1cvmx__uahcx__imodx__s.html">cvmx_uahcx_imodx_s</a>             <a class="code" href="unioncvmx__uahcx__imodx.html#a4cdf862bc81645354b64db67134910a4">cn78xxp1</a>;
<a name="l04885"></a>04885 };
<a name="l04886"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0082b04b24a6b91f88472e050b8172ee">04886</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__imodx.html" title="cvmx_uahc::_imod#">cvmx_uahcx_imodx</a> <a class="code" href="unioncvmx__uahcx__imodx.html" title="cvmx_uahc::_imod#">cvmx_uahcx_imodx_t</a>;
<a name="l04887"></a>04887 <span class="comment"></span>
<a name="l04888"></a>04888 <span class="comment">/**</span>
<a name="l04889"></a>04889 <span class="comment"> * cvmx_uahc#_mfindex</span>
<a name="l04890"></a>04890 <span class="comment"> *</span>
<a name="l04891"></a>04891 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.5.1.</span>
<a name="l04892"></a>04892 <span class="comment"> *</span>
<a name="l04893"></a>04893 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l04894"></a>04894 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l04895"></a>04895 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l04896"></a>04896 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l04897"></a>04897 <span class="comment"> */</span>
<a name="l04898"></a><a class="code" href="unioncvmx__uahcx__mfindex.html">04898</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__mfindex.html" title="cvmx_uahc::_mfindex">cvmx_uahcx_mfindex</a> {
<a name="l04899"></a><a class="code" href="unioncvmx__uahcx__mfindex.html#a84a1248c0d4e243c21c610d14fe8f0eb">04899</a>     uint32_t <a class="code" href="unioncvmx__uahcx__mfindex.html#a84a1248c0d4e243c21c610d14fe8f0eb">u32</a>;
<a name="l04900"></a><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html">04900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html">cvmx_uahcx_mfindex_s</a> {
<a name="l04901"></a>04901 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#ac96aa4f0820612a3550bcddaaf4f289b">reserved_14_31</a>               : 18;
<a name="l04903"></a>04903     uint32_t <a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#a14e2a3db1412f3f3f09fb4dce70234d4">mfindex</a>                      : 14; <span class="comment">/**&lt; Microframe index. */</span>
<a name="l04904"></a>04904 <span class="preprocessor">#else</span>
<a name="l04905"></a><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#a14e2a3db1412f3f3f09fb4dce70234d4">04905</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#a14e2a3db1412f3f3f09fb4dce70234d4">mfindex</a>                      : 14;
<a name="l04906"></a><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#ac96aa4f0820612a3550bcddaaf4f289b">04906</a>     uint32_t <a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html#ac96aa4f0820612a3550bcddaaf4f289b">reserved_14_31</a>               : 18;
<a name="l04907"></a>04907 <span class="preprocessor">#endif</span>
<a name="l04908"></a>04908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__mfindex.html#abae36070add2a6569a8e30e756c70960">s</a>;
<a name="l04909"></a><a class="code" href="unioncvmx__uahcx__mfindex.html#aec7c3e212ddf9f797792d6949b9344e5">04909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html">cvmx_uahcx_mfindex_s</a>           <a class="code" href="unioncvmx__uahcx__mfindex.html#aec7c3e212ddf9f797792d6949b9344e5">cn78xx</a>;
<a name="l04910"></a><a class="code" href="unioncvmx__uahcx__mfindex.html#a89cb34e6500024229dd8af5a3e67aa67">04910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__mfindex_1_1cvmx__uahcx__mfindex__s.html">cvmx_uahcx_mfindex_s</a>           <a class="code" href="unioncvmx__uahcx__mfindex.html#a89cb34e6500024229dd8af5a3e67aa67">cn78xxp1</a>;
<a name="l04911"></a>04911 };
<a name="l04912"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a178ddbac5ef31d18d9c4bb1bb904a171">04912</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__mfindex.html" title="cvmx_uahc::_mfindex">cvmx_uahcx_mfindex</a> <a class="code" href="unioncvmx__uahcx__mfindex.html" title="cvmx_uahc::_mfindex">cvmx_uahcx_mfindex_t</a>;
<a name="l04913"></a>04913 <span class="comment"></span>
<a name="l04914"></a>04914 <span class="comment">/**</span>
<a name="l04915"></a>04915 <span class="comment"> * cvmx_uahc#_ohci0_hcbulkcurrented</span>
<a name="l04916"></a>04916 <span class="comment"> *</span>
<a name="l04917"></a>04917 <span class="comment"> * HCBULKCURRENTED = Host Controller Bulk Current ED Register</span>
<a name="l04918"></a>04918 <span class="comment"> *</span>
<a name="l04919"></a>04919 <span class="comment"> * The HcBulkCurrentED register contains the physical address of the current endpoint of the Bulk list. As the Bulk list will be served in a round-robin</span>
<a name="l04920"></a>04920 <span class="comment"> * fashion, the endpoints will be ordered according to their insertion to the list.</span>
<a name="l04921"></a>04921 <span class="comment"> */</span>
<a name="l04922"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html">04922</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html" title="cvmx_uahc::_ohci0_hcbulkcurrented">cvmx_uahcx_ohci0_hcbulkcurrented</a> {
<a name="l04923"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a12c49b5ebd03b87fe31fe5bdeeb1e1b8">04923</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a12c49b5ebd03b87fe31fe5bdeeb1e1b8">u32</a>;
<a name="l04924"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">04924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> {
<a name="l04925"></a>04925 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04926"></a>04926 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#a60bd8fed8d3e2ec8d55daa5b06cd25d4">bced</a>                         : 28; <span class="comment">/**&lt; BulkCurrentED. This is advanced to the next ED after the HC has served the</span>
<a name="l04927"></a>04927 <span class="comment">                                                         present one. HC continues processing the list from where it left off in the</span>
<a name="l04928"></a>04928 <span class="comment">                                                         last Frame. When it reaches the end of the Bulk list, HC checks the</span>
<a name="l04929"></a>04929 <span class="comment">                                                         ControlListFilled of HcControl. If set, it copies the content of HcBulkHeadED</span>
<a name="l04930"></a>04930 <span class="comment">                                                         to HcBulkCurrentED and clears the bit. If it is not set, it does nothing.</span>
<a name="l04931"></a>04931 <span class="comment">                                                         HCD is only allowed to modify this register when the BulkListEnable of</span>
<a name="l04932"></a>04932 <span class="comment">                                                         HcControl is cleared. When set, the HCD only reads the instantaneous value of</span>
<a name="l04933"></a>04933 <span class="comment">                                                         this register. This is initially set to zero to indicate the end of the Bulk</span>
<a name="l04934"></a>04934 <span class="comment">                                                         list. */</span>
<a name="l04935"></a>04935     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#ac6d9349d3128f8b106059985e32f80a7">reserved_0_3</a>                 : 4;
<a name="l04936"></a>04936 <span class="preprocessor">#else</span>
<a name="l04937"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#ac6d9349d3128f8b106059985e32f80a7">04937</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#ac6d9349d3128f8b106059985e32f80a7">reserved_0_3</a>                 : 4;
<a name="l04938"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#a60bd8fed8d3e2ec8d55daa5b06cd25d4">04938</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html#a60bd8fed8d3e2ec8d55daa5b06cd25d4">bced</a>                         : 28;
<a name="l04939"></a>04939 <span class="preprocessor">#endif</span>
<a name="l04940"></a>04940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a57d021c81ff409b5ce78e22deb1369d9">s</a>;
<a name="l04941"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#acb4d5e7c3256e1899c04fc28202c8217">04941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#acb4d5e7c3256e1899c04fc28202c8217">cn61xx</a>;
<a name="l04942"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a495e8c18476d72c13b50aee63ad57f95">04942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a495e8c18476d72c13b50aee63ad57f95">cn63xx</a>;
<a name="l04943"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a350084492678e2828a579dc47bd32bec">04943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a350084492678e2828a579dc47bd32bec">cn63xxp1</a>;
<a name="l04944"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a4c2c3886c6734cdc81887b21a6d25c0c">04944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a4c2c3886c6734cdc81887b21a6d25c0c">cn66xx</a>;
<a name="l04945"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#aae13bb19fef3ea5c7613bad83283c6eb">04945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#aae13bb19fef3ea5c7613bad83283c6eb">cn68xx</a>;
<a name="l04946"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a3354497a0904423bab14b19ea2b3fd4b">04946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a3354497a0904423bab14b19ea2b3fd4b">cn68xxp1</a>;
<a name="l04947"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a9be1cf5daafba7ca14720dfa9ac20ba2">04947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkcurrented_1_1cvmx__uahcx__ohci0__hcbulkcurrented__s.html">cvmx_uahcx_ohci0_hcbulkcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html#a9be1cf5daafba7ca14720dfa9ac20ba2">cnf71xx</a>;
<a name="l04948"></a>04948 };
<a name="l04949"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a2c0de4e97165925e7e22acf9d935c47d">04949</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html" title="cvmx_uahc::_ohci0_hcbulkcurrented">cvmx_uahcx_ohci0_hcbulkcurrented</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkcurrented.html" title="cvmx_uahc::_ohci0_hcbulkcurrented">cvmx_uahcx_ohci0_hcbulkcurrented_t</a>;
<a name="l04950"></a>04950 <span class="comment"></span>
<a name="l04951"></a>04951 <span class="comment">/**</span>
<a name="l04952"></a>04952 <span class="comment"> * cvmx_uahc#_ohci0_hcbulkheaded</span>
<a name="l04953"></a>04953 <span class="comment"> *</span>
<a name="l04954"></a>04954 <span class="comment"> * HCBULKHEADED = Host Controller Bulk Head ED Register</span>
<a name="l04955"></a>04955 <span class="comment"> *</span>
<a name="l04956"></a>04956 <span class="comment"> * The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list.</span>
<a name="l04957"></a>04957 <span class="comment"> */</span>
<a name="l04958"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html">04958</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html" title="cvmx_uahc::_ohci0_hcbulkheaded">cvmx_uahcx_ohci0_hcbulkheaded</a> {
<a name="l04959"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ab770386a953e5119bd64f14f31a482ce">04959</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ab770386a953e5119bd64f14f31a482ce">u32</a>;
<a name="l04960"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">04960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> {
<a name="l04961"></a>04961 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#aeca2dd3b1547b58aaf64a54c357b9db2">bhed</a>                         : 28; <span class="comment">/**&lt; BulkHeadED. HC traverses the Bulk list starting with the HcBulkHeadED</span>
<a name="l04963"></a>04963 <span class="comment">                                                         pointer. The content is loaded from HCCA during the initialization of HC. */</span>
<a name="l04964"></a>04964     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#a823f7ac69e37756bb8a217129f132c6d">reserved_0_3</a>                 : 4;
<a name="l04965"></a>04965 <span class="preprocessor">#else</span>
<a name="l04966"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#a823f7ac69e37756bb8a217129f132c6d">04966</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#a823f7ac69e37756bb8a217129f132c6d">reserved_0_3</a>                 : 4;
<a name="l04967"></a><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#aeca2dd3b1547b58aaf64a54c357b9db2">04967</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html#aeca2dd3b1547b58aaf64a54c357b9db2">bhed</a>                         : 28;
<a name="l04968"></a>04968 <span class="preprocessor">#endif</span>
<a name="l04969"></a>04969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a4f99a9bde1ce590b2ae599f73baf1447">s</a>;
<a name="l04970"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a74897933a52774eeef9c6854a22b79e5">04970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a74897933a52774eeef9c6854a22b79e5">cn61xx</a>;
<a name="l04971"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#aed46c41da899248e0d358303e14d43b4">04971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#aed46c41da899248e0d358303e14d43b4">cn63xx</a>;
<a name="l04972"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ac80c74960817e084754a6380b02b2593">04972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ac80c74960817e084754a6380b02b2593">cn63xxp1</a>;
<a name="l04973"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a5f5e7d942fcde208379a1903b8740f81">04973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a5f5e7d942fcde208379a1903b8740f81">cn66xx</a>;
<a name="l04974"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#abae65b0087dbf622daa56583df0e6a13">04974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#abae65b0087dbf622daa56583df0e6a13">cn68xx</a>;
<a name="l04975"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ac2fa37de6a12c712ed91ab52131f988b">04975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#ac2fa37de6a12c712ed91ab52131f988b">cn68xxp1</a>;
<a name="l04976"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a209f1ac683948c2577b58f0892b3173f">04976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcbulkheaded_1_1cvmx__uahcx__ohci0__hcbulkheaded__s.html">cvmx_uahcx_ohci0_hcbulkheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html#a209f1ac683948c2577b58f0892b3173f">cnf71xx</a>;
<a name="l04977"></a>04977 };
<a name="l04978"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a86c1bc461a15ed2fb437e5dc312d12d1">04978</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html" title="cvmx_uahc::_ohci0_hcbulkheaded">cvmx_uahcx_ohci0_hcbulkheaded</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcbulkheaded.html" title="cvmx_uahc::_ohci0_hcbulkheaded">cvmx_uahcx_ohci0_hcbulkheaded_t</a>;
<a name="l04979"></a>04979 <span class="comment"></span>
<a name="l04980"></a>04980 <span class="comment">/**</span>
<a name="l04981"></a>04981 <span class="comment"> * cvmx_uahc#_ohci0_hccommandstatus</span>
<a name="l04982"></a>04982 <span class="comment"> *</span>
<a name="l04983"></a>04983 <span class="comment"> * HCCOMMANDSTATUS = Host Controller Command Status Register</span>
<a name="l04984"></a>04984 <span class="comment"> *</span>
<a name="l04985"></a>04985 <span class="comment"> * The HcCommandStatus register is used by the Host Controller to receive commands issued by the Host Controller Driver, as well as reflecting the</span>
<a name="l04986"></a>04986 <span class="comment"> * current status of the Host Controller. To the Host Controller Driver, it appears to be a &quot;write to set&quot; register. The Host Controller must ensure</span>
<a name="l04987"></a>04987 <span class="comment"> * that bits written as &apos;1&apos; become set in the register while bits written as &apos;0&apos; remain unchanged in the register. The Host Controller Driver</span>
<a name="l04988"></a>04988 <span class="comment"> * may issue multiple distinct commands to the Host Controller without concern for corrupting previously issued commands. The Host Controller Driver</span>
<a name="l04989"></a>04989 <span class="comment"> * has normal read access to all bits.</span>
<a name="l04990"></a>04990 <span class="comment"> * The SchedulingOverrunCount field indicates the number of frames with which the Host Controller has detected the scheduling overrun error. This</span>
<a name="l04991"></a>04991 <span class="comment"> * occurs when the Periodic list does not complete before EOF. When a scheduling overrun error is detected, the Host Controller increments the counter</span>
<a name="l04992"></a>04992 <span class="comment"> * and sets the SchedulingOverrun field in the HcInterruptStatus register.</span>
<a name="l04993"></a>04993 <span class="comment"> */</span>
<a name="l04994"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html">04994</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html" title="cvmx_uahc::_ohci0_hccommandstatus">cvmx_uahcx_ohci0_hccommandstatus</a> {
<a name="l04995"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a5bf1e51820d15067231513c289c9cb9e">04995</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a5bf1e51820d15067231513c289c9cb9e">u32</a>;
<a name="l04996"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">04996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> {
<a name="l04997"></a>04997 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04998"></a>04998 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a2d0b1e48f54bbf2c5ea4a72d964d800c">reserved_18_31</a>               : 14;
<a name="l04999"></a>04999     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a5957b27141c24e4446a6d177d468cf06">soc</a>                          : 2;  <span class="comment">/**&lt; SchedulingOverrunCount. These bits are incremented on each scheduling overrun</span>
<a name="l05000"></a>05000 <span class="comment">                                                         error. It is initialized to 00b and wraps around at 11b. This will be</span>
<a name="l05001"></a>05001 <span class="comment">                                                         incremented when a scheduling overrun is detected even if SchedulingOverrun</span>
<a name="l05002"></a>05002 <span class="comment">                                                         in HcInterruptStatus has already been set. This is used by HCD to monitor</span>
<a name="l05003"></a>05003 <span class="comment">                                                         any persistent scheduling problems. */</span>
<a name="l05004"></a>05004     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#abb41b11e008c0eafdccb4fea2def2373">reserved_4_15</a>                : 12;
<a name="l05005"></a>05005     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a6ca81f3f64e53c396d4d3c76515fe387">ocr</a>                          : 1;  <span class="comment">/**&lt; OwnershipChangeRequest. This bit is set by an OS HCD to request a change of</span>
<a name="l05006"></a>05006 <span class="comment">                                                         control of the HC. When set HC will set the OwnershipChange field in</span>
<a name="l05007"></a>05007 <span class="comment">                                                         HcInterruptStatus. After the changeover, this bit is cleared and remains so</span>
<a name="l05008"></a>05008 <span class="comment">                                                         until the next request from OS HCD. */</span>
<a name="l05009"></a>05009     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab8496a7f01c0984ea456ccb728145377">blf</a>                          : 1;  <span class="comment">/**&lt; BulkListFilled This bit is used to indicate whether there are any TDs on the</span>
<a name="l05010"></a>05010 <span class="comment">                                                         Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.</span>
<a name="l05011"></a>05011 <span class="comment">                                                         When HC begins to process the head of the Bulk list, it checks BF. As long</span>
<a name="l05012"></a>05012 <span class="comment">                                                         as BulkListFilled is 0, HC will not start processing the Bulk list. If</span>
<a name="l05013"></a>05013 <span class="comment">                                                         BulkListFilled is 1, HC will start processing the Bulk list and will set BF</span>
<a name="l05014"></a>05014 <span class="comment">                                                         to 0. If HC finds a TD on the list, then HC will set BulkListFilled to 1</span>
<a name="l05015"></a>05015 <span class="comment">                                                         causing the Bulk list processing to continue. If no TD is found on the Bulk</span>
<a name="l05016"></a>05016 <span class="comment">                                                         list,and if HCD does not set BulkListFilled, then BulkListFilled will still</span>
<a name="l05017"></a>05017 <span class="comment">                                                         be 0 when HC completes processing the Bulk list and Bulk list processing will</span>
<a name="l05018"></a>05018 <span class="comment">                                                         stop. */</span>
<a name="l05019"></a>05019     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab0abf16609b83781be9c389b44cf72cb">clf</a>                          : 1;  <span class="comment">/**&lt; ControlListFilled. This bit is used to indicate whether there are any TDs</span>
<a name="l05020"></a>05020 <span class="comment">                                                         on the Control list. It is set by HCD whenever it adds a TD to an ED in the</span>
<a name="l05021"></a>05021 <span class="comment">                                                         Control list. When HC begins to process the head of the Control list, it</span>
<a name="l05022"></a>05022 <span class="comment">                                                         checks CLF. As long as ControlListFilled is 0, HC will not start processing</span>
<a name="l05023"></a>05023 <span class="comment">                                                         the Control list. If CF is 1, HC will start processing the Control list and</span>
<a name="l05024"></a>05024 <span class="comment">                                                         will set ControlListFilled to 0. If HC finds a TD on the list, then HC will</span>
<a name="l05025"></a>05025 <span class="comment">                                                         set ControlListFilled to 1 causing the Control list processing to continue.</span>
<a name="l05026"></a>05026 <span class="comment">                                                         If no TD is found on the Control list, and if the HCD does not set</span>
<a name="l05027"></a>05027 <span class="comment">                                                         ControlListFilled, then ControlListFilled will still be 0 when HC completes</span>
<a name="l05028"></a>05028 <span class="comment">                                                         processing the Control list and Control list processing will stop. */</span>
<a name="l05029"></a>05029     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#af4081ee1cba58ede62884148f1690d24">hcr</a>                          : 1;  <span class="comment">/**&lt; HostControllerReset. This bit is set by HCD to initiate a software reset of</span>
<a name="l05030"></a>05030 <span class="comment">                                                         HC. Regardless of the functional state of HC, it moves to the USBSUSPEND</span>
<a name="l05031"></a>05031 <span class="comment">                                                         state in which most of the operational registers are reset except those</span>
<a name="l05032"></a>05032 <span class="comment">                                                         stated otherwise; e.g., the InterruptRouting field of HcControl, and no</span>
<a name="l05033"></a>05033 <span class="comment">                                                         Host bus accesses are allowed. This bit is cleared by HC upon the</span>
<a name="l05034"></a>05034 <span class="comment">                                                         completion of the reset operation. The reset operation must be completed</span>
<a name="l05035"></a>05035 <span class="comment">                                                         within 10 ms. This bit, when set, should not cause a reset to the Root Hub</span>
<a name="l05036"></a>05036 <span class="comment">                                                         and no subsequent reset signaling should be asserted to its downstream ports. */</span>
<a name="l05037"></a>05037 <span class="preprocessor">#else</span>
<a name="l05038"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#af4081ee1cba58ede62884148f1690d24">05038</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#af4081ee1cba58ede62884148f1690d24">hcr</a>                          : 1;
<a name="l05039"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab0abf16609b83781be9c389b44cf72cb">05039</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab0abf16609b83781be9c389b44cf72cb">clf</a>                          : 1;
<a name="l05040"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab8496a7f01c0984ea456ccb728145377">05040</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#ab8496a7f01c0984ea456ccb728145377">blf</a>                          : 1;
<a name="l05041"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a6ca81f3f64e53c396d4d3c76515fe387">05041</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a6ca81f3f64e53c396d4d3c76515fe387">ocr</a>                          : 1;
<a name="l05042"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#abb41b11e008c0eafdccb4fea2def2373">05042</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#abb41b11e008c0eafdccb4fea2def2373">reserved_4_15</a>                : 12;
<a name="l05043"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a5957b27141c24e4446a6d177d468cf06">05043</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a5957b27141c24e4446a6d177d468cf06">soc</a>                          : 2;
<a name="l05044"></a><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a2d0b1e48f54bbf2c5ea4a72d964d800c">05044</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html#a2d0b1e48f54bbf2c5ea4a72d964d800c">reserved_18_31</a>               : 14;
<a name="l05045"></a>05045 <span class="preprocessor">#endif</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a1591826786be9411d1d6a58d3667be97">s</a>;
<a name="l05047"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#abdd2fc6c200d3ca238ee9e61c7dfc289">05047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#abdd2fc6c200d3ca238ee9e61c7dfc289">cn61xx</a>;
<a name="l05048"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a4900021a85aa81b921d5b9cebea96eb6">05048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a4900021a85aa81b921d5b9cebea96eb6">cn63xx</a>;
<a name="l05049"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a37a66e29a30b5d612e1613e0b7549dbf">05049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a37a66e29a30b5d612e1613e0b7549dbf">cn63xxp1</a>;
<a name="l05050"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#ab4acc01da8a4b23982de9f9db7874e2c">05050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#ab4acc01da8a4b23982de9f9db7874e2c">cn66xx</a>;
<a name="l05051"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a66e3a7ba558403fc9f457f4a8c081487">05051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#a66e3a7ba558403fc9f457f4a8c081487">cn68xx</a>;
<a name="l05052"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#af3cd15cc93d16744ed8be0b6e3643eb7">05052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#af3cd15cc93d16744ed8be0b6e3643eb7">cn68xxp1</a>;
<a name="l05053"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#ab41c72a054097246026c0ae75aadcbfa">05053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccommandstatus_1_1cvmx__uahcx__ohci0__hccommandstatus__s.html">cvmx_uahcx_ohci0_hccommandstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html#ab41c72a054097246026c0ae75aadcbfa">cnf71xx</a>;
<a name="l05054"></a>05054 };
<a name="l05055"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad7aac3bd7bdd974deadda7ac9c5d4f31">05055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html" title="cvmx_uahc::_ohci0_hccommandstatus">cvmx_uahcx_ohci0_hccommandstatus</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccommandstatus.html" title="cvmx_uahc::_ohci0_hccommandstatus">cvmx_uahcx_ohci0_hccommandstatus_t</a>;
<a name="l05056"></a>05056 <span class="comment"></span>
<a name="l05057"></a>05057 <span class="comment">/**</span>
<a name="l05058"></a>05058 <span class="comment"> * cvmx_uahc#_ohci0_hccontrol</span>
<a name="l05059"></a>05059 <span class="comment"> *</span>
<a name="l05060"></a>05060 <span class="comment"> * HCCONTROL = Host Controller Control Register</span>
<a name="l05061"></a>05061 <span class="comment"> *</span>
<a name="l05062"></a>05062 <span class="comment"> * The HcControl register defines the operating modes for the Host Controller. Most of the fields in this register are modified only by the Host Controller</span>
<a name="l05063"></a>05063 <span class="comment"> * Driver, except HostControllerFunctionalState and RemoteWakeupConnected.</span>
<a name="l05064"></a>05064 <span class="comment"> */</span>
<a name="l05065"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html">05065</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html" title="cvmx_uahc::_ohci0_hccontrol">cvmx_uahcx_ohci0_hccontrol</a> {
<a name="l05066"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a773edd2d52e28cd71294b712a2cd83c9">05066</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a773edd2d52e28cd71294b712a2cd83c9">u32</a>;
<a name="l05067"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">05067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a> {
<a name="l05068"></a>05068 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a8ca1c32abda68b1b8bbe1980b252c158">reserved_11_31</a>               : 21;
<a name="l05070"></a>05070     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a277b0d62e30e17bf15ce9a27f6a56943">rwe</a>                          : 1;  <span class="comment">/**&lt; RemoteWakeupEnable. This bit is used by HCD to enable or disable the remote wakeup</span>
<a name="l05071"></a>05071 <span class="comment">                                                         feature upon the detection of upstream resume signaling. When this bit is set and</span>
<a name="l05072"></a>05072 <span class="comment">                                                         the ResumeDetected bit in HcInterruptStatus is set, a remote wakeup is signaled</span>
<a name="l05073"></a>05073 <span class="comment">                                                         to the host system. Setting this bit has no impact on the generation of hardware</span>
<a name="l05074"></a>05074 <span class="comment">                                                         interrupt. */</span>
<a name="l05075"></a>05075     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a5ad9ae9945a24e35ee2bd1c1abbebf8e">rwc</a>                          : 1;  <span class="comment">/**&lt; RemoteWakeupConnected.This bit indicates whether HC supports remote wakeup signaling.</span>
<a name="l05076"></a>05076 <span class="comment">                                                         If remote wakeup is supported and used by the system it is the responsibility of</span>
<a name="l05077"></a>05077 <span class="comment">                                                         system firmware to set this bit during POST. HC clears the bit upon a hardware reset</span>
<a name="l05078"></a>05078 <span class="comment">                                                         but does not alter it upon a software reset. Remote wakeup signaling of the host</span>
<a name="l05079"></a>05079 <span class="comment">                                                         system is host-bus-specific and is not described in this specification. */</span>
<a name="l05080"></a>05080     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a1b11adb6bf316e57196a691943c40ee3">ir</a>                           : 1;  <span class="comment">/**&lt; InterruptRouting</span>
<a name="l05081"></a>05081 <span class="comment">                                                         This bit determines the routing of interrupts generated by events registered in</span>
<a name="l05082"></a>05082 <span class="comment">                                                         HcInterruptStatus. If clear, all interrupts are routed to the normal host bus</span>
<a name="l05083"></a>05083 <span class="comment">                                                         interrupt mechanism. If set, interrupts are routed to the System Management</span>
<a name="l05084"></a>05084 <span class="comment">                                                         Interrupt. HCD clears this bit upon a hardware reset, but it does not alter</span>
<a name="l05085"></a>05085 <span class="comment">                                                         this bit upon a software reset. HCD uses this bit as a tag to indicate the</span>
<a name="l05086"></a>05086 <span class="comment">                                                         ownership of HC. */</span>
<a name="l05087"></a>05087     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#ad746d4aa4ba7de9c17e2d1b89f7b9972">hcfs</a>                         : 2;  <span class="comment">/**&lt; HostControllerFunctionalState for USB</span>
<a name="l05088"></a>05088 <span class="comment">                                                          00b: USBRESET</span>
<a name="l05089"></a>05089 <span class="comment">                                                          01b: USBRESUME</span>
<a name="l05090"></a>05090 <span class="comment">                                                          10b: USBOPERATIONAL</span>
<a name="l05091"></a>05091 <span class="comment">                                                          11b: USBSUSPEND</span>
<a name="l05092"></a>05092 <span class="comment">                                                         A transition to USBOPERATIONAL from another state causes SOF generation to begin</span>
<a name="l05093"></a>05093 <span class="comment">                                                         1 ms later. HCD may determine whether HC has begun sending SOFs by reading the</span>
<a name="l05094"></a>05094 <span class="comment">                                                         StartofFrame field of HcInterruptStatus.</span>
<a name="l05095"></a>05095 <span class="comment">                                                         This field may be changed by HC only when in the USBSUSPEND state. HC may move from</span>
<a name="l05096"></a>05096 <span class="comment">                                                         the USBSUSPEND state to the USBRESUME state after detecting the resume signaling</span>
<a name="l05097"></a>05097 <span class="comment">                                                         from a downstream port.</span>
<a name="l05098"></a>05098 <span class="comment">                                                         HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a</span>
<a name="l05099"></a>05099 <span class="comment">                                                         hardware reset. The latter also resets the Root Hub and asserts subsequent reset</span>
<a name="l05100"></a>05100 <span class="comment">                                                         signaling to downstream ports. */</span>
<a name="l05101"></a>05101     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a0b2815444b218ec998b1a2c562d2a4bd">ble</a>                          : 1;  <span class="comment">/**&lt; BulkListEnable. This bit is set to enable the processing of the Bulk list in the</span>
<a name="l05102"></a>05102 <span class="comment">                                                         next Frame. If cleared by HCD, processing of the Bulk list does not occur after</span>
<a name="l05103"></a>05103 <span class="comment">                                                         the next SOF. HC checks this bit whenever it determines to process the list. When</span>
<a name="l05104"></a>05104 <span class="comment">                                                         disabled, HCD may modify the list. If HcBulkCurrentED is pointing to an ED to be</span>
<a name="l05105"></a>05105 <span class="comment">                                                         removed, HCD must advance the pointer by updating HcBulkCurrentED before re-enabling</span>
<a name="l05106"></a>05106 <span class="comment">                                                         processing of the list. */</span>
<a name="l05107"></a>05107     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a490dc3b3d14afd5e85ffb83d469386d8">cle</a>                          : 1;  <span class="comment">/**&lt; ControlListEnable. This bit is set to enable the processing of the Control list in</span>
<a name="l05108"></a>05108 <span class="comment">                                                         the next Frame. If cleared by HCD, processing of the Control list does not occur</span>
<a name="l05109"></a>05109 <span class="comment">                                                         after the next SOF. HC must check this bit whenever it determines to process the</span>
<a name="l05110"></a>05110 <span class="comment">                                                         list. When disabled, HCD may modify the list. If HcControlCurrentED is pointing to</span>
<a name="l05111"></a>05111 <span class="comment">                                                         an ED to be removed, HCD must advance the pointer by updating HcControlCurrentED</span>
<a name="l05112"></a>05112 <span class="comment">                                                         before re-enabling processing of the list. */</span>
<a name="l05113"></a>05113     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a7e3a533e9c7b8d19ab9086a351eef835">ie</a>                           : 1;  <span class="comment">/**&lt; IsochronousEnable This bit is used by HCD to enable/disable processing of</span>
<a name="l05114"></a>05114 <span class="comment">                                                         isochronous EDs. While processing the periodic list in a Frame, HC checks the</span>
<a name="l05115"></a>05115 <span class="comment">                                                         status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC</span>
<a name="l05116"></a>05116 <span class="comment">                                                         continues processing the EDs. If cleared (disabled), HC halts processing of the</span>
<a name="l05117"></a>05117 <span class="comment">                                                         periodic list (which now contains only isochronous EDs) and begins processing the</span>
<a name="l05118"></a>05118 <span class="comment">                                                         Bulk/Control lists. Setting this bit is guaranteed to take effect in the next</span>
<a name="l05119"></a>05119 <span class="comment">                                                         Frame (not the current Frame). */</span>
<a name="l05120"></a>05120     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a06d99aef7a099302594aabe2ad29308c">ple</a>                          : 1;  <span class="comment">/**&lt; PeriodicListEnable. This bit is set to enable the processing of the periodic list</span>
<a name="l05121"></a>05121 <span class="comment">                                                         in the next Frame. If cleared by HCD, processing of the periodic list does not</span>
<a name="l05122"></a>05122 <span class="comment">                                                         occur after the next SOF. HC must check this bit before it starts processing</span>
<a name="l05123"></a>05123 <span class="comment">                                                         the list. */</span>
<a name="l05124"></a>05124     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#aa8085a7155532f4df52ec69bb55a221c">cbsr</a>                         : 2;  <span class="comment">/**&lt; ControlBulkServiceRatio. This specifies the service ratio between Control and</span>
<a name="l05125"></a>05125 <span class="comment">                                                         Bulk EDs. Before processing any of the nonperiodic lists, HC must compare the</span>
<a name="l05126"></a>05126 <span class="comment">                                                         ratio specified with its internal count on how many nonempty Control EDs have</span>
<a name="l05127"></a>05127 <span class="comment">                                                         been processed, in determining whether to continue serving another Control ED</span>
<a name="l05128"></a>05128 <span class="comment">                                                         or switching to Bulk EDs. The internal count will be retained when crossing</span>
<a name="l05129"></a>05129 <span class="comment">                                                         the frame boundary. In case of reset, HCD is responsible for restoring this</span>
<a name="l05130"></a>05130 <span class="comment">                                                         value.</span>
<a name="l05131"></a>05131 <span class="comment"></span>
<a name="l05132"></a>05132 <span class="comment">                                                           CBSR   No. of Control EDs Over Bulk EDs Served</span>
<a name="l05133"></a>05133 <span class="comment">                                                            0             1:1</span>
<a name="l05134"></a>05134 <span class="comment">                                                            1             2:1</span>
<a name="l05135"></a>05135 <span class="comment">                                                            2             3:1</span>
<a name="l05136"></a>05136 <span class="comment">                                                            3             4:1 */</span>
<a name="l05137"></a>05137 <span class="preprocessor">#else</span>
<a name="l05138"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#aa8085a7155532f4df52ec69bb55a221c">05138</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#aa8085a7155532f4df52ec69bb55a221c">cbsr</a>                         : 2;
<a name="l05139"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a06d99aef7a099302594aabe2ad29308c">05139</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a06d99aef7a099302594aabe2ad29308c">ple</a>                          : 1;
<a name="l05140"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a7e3a533e9c7b8d19ab9086a351eef835">05140</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a7e3a533e9c7b8d19ab9086a351eef835">ie</a>                           : 1;
<a name="l05141"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a490dc3b3d14afd5e85ffb83d469386d8">05141</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a490dc3b3d14afd5e85ffb83d469386d8">cle</a>                          : 1;
<a name="l05142"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a0b2815444b218ec998b1a2c562d2a4bd">05142</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a0b2815444b218ec998b1a2c562d2a4bd">ble</a>                          : 1;
<a name="l05143"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#ad746d4aa4ba7de9c17e2d1b89f7b9972">05143</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#ad746d4aa4ba7de9c17e2d1b89f7b9972">hcfs</a>                         : 2;
<a name="l05144"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a1b11adb6bf316e57196a691943c40ee3">05144</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a1b11adb6bf316e57196a691943c40ee3">ir</a>                           : 1;
<a name="l05145"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a5ad9ae9945a24e35ee2bd1c1abbebf8e">05145</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a5ad9ae9945a24e35ee2bd1c1abbebf8e">rwc</a>                          : 1;
<a name="l05146"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a277b0d62e30e17bf15ce9a27f6a56943">05146</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a277b0d62e30e17bf15ce9a27f6a56943">rwe</a>                          : 1;
<a name="l05147"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a8ca1c32abda68b1b8bbe1980b252c158">05147</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html#a8ca1c32abda68b1b8bbe1980b252c158">reserved_11_31</a>               : 21;
<a name="l05148"></a>05148 <span class="preprocessor">#endif</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#afea1df4193050b1d3819defa00700ed1">s</a>;
<a name="l05150"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#abb8b90ac75862c300bee075037ef4222">05150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#abb8b90ac75862c300bee075037ef4222">cn61xx</a>;
<a name="l05151"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a13893e2a498f34c8fcf5c4916b588ba7">05151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a13893e2a498f34c8fcf5c4916b588ba7">cn63xx</a>;
<a name="l05152"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a0e2db0b4467b72ac4d3a511c577019ce">05152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a0e2db0b4467b72ac4d3a511c577019ce">cn63xxp1</a>;
<a name="l05153"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a5953a30e4ffbc122be8592303d306b65">05153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a5953a30e4ffbc122be8592303d306b65">cn66xx</a>;
<a name="l05154"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a94197c3f459cb8e77a19e1136aba7b3f">05154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a94197c3f459cb8e77a19e1136aba7b3f">cn68xx</a>;
<a name="l05155"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a4ed1b400bd8d99f647e2435f42ef19bc">05155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a4ed1b400bd8d99f647e2435f42ef19bc">cn68xxp1</a>;
<a name="l05156"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a378257c7190fd86fbd28c911a5fbfddf">05156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrol_1_1cvmx__uahcx__ohci0__hccontrol__s.html">cvmx_uahcx_ohci0_hccontrol_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html#a378257c7190fd86fbd28c911a5fbfddf">cnf71xx</a>;
<a name="l05157"></a>05157 };
<a name="l05158"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a24eddfcb57b6d44e8f179cdc106765ef">05158</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html" title="cvmx_uahc::_ohci0_hccontrol">cvmx_uahcx_ohci0_hccontrol</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrol.html" title="cvmx_uahc::_ohci0_hccontrol">cvmx_uahcx_ohci0_hccontrol_t</a>;
<a name="l05159"></a>05159 <span class="comment"></span>
<a name="l05160"></a>05160 <span class="comment">/**</span>
<a name="l05161"></a>05161 <span class="comment"> * cvmx_uahc#_ohci0_hccontrolcurrented</span>
<a name="l05162"></a>05162 <span class="comment"> *</span>
<a name="l05163"></a>05163 <span class="comment"> * HCCONTROLCURRENTED = Host Controller Control Current ED Register</span>
<a name="l05164"></a>05164 <span class="comment"> *</span>
<a name="l05165"></a>05165 <span class="comment"> * The HcControlCurrentED register contains the physical address of the current Endpoint Descriptor of the Control list.</span>
<a name="l05166"></a>05166 <span class="comment"> */</span>
<a name="l05167"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html">05167</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html" title="cvmx_uahc::_ohci0_hccontrolcurrented">cvmx_uahcx_ohci0_hccontrolcurrented</a> {
<a name="l05168"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a4eabf07de90f42085b4cd590b3fda7f4">05168</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a4eabf07de90f42085b4cd590b3fda7f4">u32</a>;
<a name="l05169"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">05169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> {
<a name="l05170"></a>05170 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05171"></a>05171 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#adb935cadd576bf2d40952c0e7cea15ee">cced</a>                         : 28; <span class="comment">/**&lt; ControlCurrentED. This pointer is advanced to the next ED after serving the</span>
<a name="l05172"></a>05172 <span class="comment">                                                         present one. HC will continue processing the list from where it left off in</span>
<a name="l05173"></a>05173 <span class="comment">                                                         the last Frame. When it reaches the end of the Control list, HC checks the</span>
<a name="l05174"></a>05174 <span class="comment">                                                         ControlListFilled of in HcCommandStatus. If set, it copies the content of</span>
<a name="l05175"></a>05175 <span class="comment">                                                         HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it</span>
<a name="l05176"></a>05176 <span class="comment">                                                         does nothing. HCD is allowed to modify this register only when the</span>
<a name="l05177"></a>05177 <span class="comment">                                                         ControlListEnable of HcControl is cleared. When set, HCD only reads the</span>
<a name="l05178"></a>05178 <span class="comment">                                                         instantaneous value of this register. Initially, this is set to zero to</span>
<a name="l05179"></a>05179 <span class="comment">                                                         indicate the end of the Control list. */</span>
<a name="l05180"></a>05180     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#a53fdd2bb070067a30c204d3614f0cf0d">reserved_0_3</a>                 : 4;
<a name="l05181"></a>05181 <span class="preprocessor">#else</span>
<a name="l05182"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#a53fdd2bb070067a30c204d3614f0cf0d">05182</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#a53fdd2bb070067a30c204d3614f0cf0d">reserved_0_3</a>                 : 4;
<a name="l05183"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#adb935cadd576bf2d40952c0e7cea15ee">05183</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html#adb935cadd576bf2d40952c0e7cea15ee">cced</a>                         : 28;
<a name="l05184"></a>05184 <span class="preprocessor">#endif</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a4760744dc429358814caab52010a6681">s</a>;
<a name="l05186"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#ac58556b7114498d01c4859c6061650e5">05186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#ac58556b7114498d01c4859c6061650e5">cn61xx</a>;
<a name="l05187"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a5e0b81b154829b16ec369dab9ee4a459">05187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a5e0b81b154829b16ec369dab9ee4a459">cn63xx</a>;
<a name="l05188"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#afe3bae3ed347413e9415fefcc75a2d8b">05188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#afe3bae3ed347413e9415fefcc75a2d8b">cn63xxp1</a>;
<a name="l05189"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#aa76102b0133db5b94dbeb6ee4af15c1c">05189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#aa76102b0133db5b94dbeb6ee4af15c1c">cn66xx</a>;
<a name="l05190"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a3a5c48b124b7762a755c863f608c7c02">05190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a3a5c48b124b7762a755c863f608c7c02">cn68xx</a>;
<a name="l05191"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a16490f76226255ca780391212a5dda0a">05191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a16490f76226255ca780391212a5dda0a">cn68xxp1</a>;
<a name="l05192"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a558ee4dd9511855b9b02bb61159d97c7">05192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolcurrented_1_1cvmx__uahcx__ohci0__hccontrolcurrented__s.html">cvmx_uahcx_ohci0_hccontrolcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html#a558ee4dd9511855b9b02bb61159d97c7">cnf71xx</a>;
<a name="l05193"></a>05193 };
<a name="l05194"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aeebd3d53659b9de1993781f9ba978ff5">05194</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html" title="cvmx_uahc::_ohci0_hccontrolcurrented">cvmx_uahcx_ohci0_hccontrolcurrented</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolcurrented.html" title="cvmx_uahc::_ohci0_hccontrolcurrented">cvmx_uahcx_ohci0_hccontrolcurrented_t</a>;
<a name="l05195"></a>05195 <span class="comment"></span>
<a name="l05196"></a>05196 <span class="comment">/**</span>
<a name="l05197"></a>05197 <span class="comment"> * cvmx_uahc#_ohci0_hccontrolheaded</span>
<a name="l05198"></a>05198 <span class="comment"> *</span>
<a name="l05199"></a>05199 <span class="comment"> * HCCONTROLHEADED = Host Controller Control Head ED Register</span>
<a name="l05200"></a>05200 <span class="comment"> *</span>
<a name="l05201"></a>05201 <span class="comment"> * The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list.</span>
<a name="l05202"></a>05202 <span class="comment"> */</span>
<a name="l05203"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html">05203</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html" title="cvmx_uahc::_ohci0_hccontrolheaded">cvmx_uahcx_ohci0_hccontrolheaded</a> {
<a name="l05204"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a484b90f696a949b84d8bdf049cea6fad">05204</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a484b90f696a949b84d8bdf049cea6fad">u32</a>;
<a name="l05205"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">05205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> {
<a name="l05206"></a>05206 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#af62cea5cae6df8fb00808b3b73e6f395">ched</a>                         : 28; <span class="comment">/**&lt; ControlHeadED. HC traverses the Control list starting with the HcControlHeadED</span>
<a name="l05208"></a>05208 <span class="comment">                                                         pointer. The content is loaded from HCCA during the initialization of HC. */</span>
<a name="l05209"></a>05209     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#a2d16a7c12925e201fee70a7e2ec0a022">reserved_0_3</a>                 : 4;
<a name="l05210"></a>05210 <span class="preprocessor">#else</span>
<a name="l05211"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#a2d16a7c12925e201fee70a7e2ec0a022">05211</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#a2d16a7c12925e201fee70a7e2ec0a022">reserved_0_3</a>                 : 4;
<a name="l05212"></a><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#af62cea5cae6df8fb00808b3b73e6f395">05212</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html#af62cea5cae6df8fb00808b3b73e6f395">ched</a>                         : 28;
<a name="l05213"></a>05213 <span class="preprocessor">#endif</span>
<a name="l05214"></a>05214 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#ae3364904886311cde105a8796aadc1c7">s</a>;
<a name="l05215"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#acf320bd27d99afca9c2f787e6b16f2ba">05215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#acf320bd27d99afca9c2f787e6b16f2ba">cn61xx</a>;
<a name="l05216"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a8e74acd88ed774f724f10c7a2478bf2e">05216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a8e74acd88ed774f724f10c7a2478bf2e">cn63xx</a>;
<a name="l05217"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a15174a9c1e476bd839ad9b78854a7d57">05217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a15174a9c1e476bd839ad9b78854a7d57">cn63xxp1</a>;
<a name="l05218"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a94db83d5dc14cb2b517520799dbcc323">05218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a94db83d5dc14cb2b517520799dbcc323">cn66xx</a>;
<a name="l05219"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#aa9158da2db90552b55b70899ac655f0c">05219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#aa9158da2db90552b55b70899ac655f0c">cn68xx</a>;
<a name="l05220"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a7c4cf029d96e0afca556a2f8482f41c8">05220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a7c4cf029d96e0afca556a2f8482f41c8">cn68xxp1</a>;
<a name="l05221"></a><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a5e9cc90ad7d81e63832d893c5ac07fd0">05221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hccontrolheaded_1_1cvmx__uahcx__ohci0__hccontrolheaded__s.html">cvmx_uahcx_ohci0_hccontrolheaded_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html#a5e9cc90ad7d81e63832d893c5ac07fd0">cnf71xx</a>;
<a name="l05222"></a>05222 };
<a name="l05223"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3441631234ca16befd32893154e24649">05223</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html" title="cvmx_uahc::_ohci0_hccontrolheaded">cvmx_uahcx_ohci0_hccontrolheaded</a> <a class="code" href="unioncvmx__uahcx__ohci0__hccontrolheaded.html" title="cvmx_uahc::_ohci0_hccontrolheaded">cvmx_uahcx_ohci0_hccontrolheaded_t</a>;
<a name="l05224"></a>05224 <span class="comment"></span>
<a name="l05225"></a>05225 <span class="comment">/**</span>
<a name="l05226"></a>05226 <span class="comment"> * cvmx_uahc#_ohci0_hcdonehead</span>
<a name="l05227"></a>05227 <span class="comment"> *</span>
<a name="l05228"></a>05228 <span class="comment"> * HCDONEHEAD = Host Controller Done Head Register</span>
<a name="l05229"></a>05229 <span class="comment"> *</span>
<a name="l05230"></a>05230 <span class="comment"> * The HcDoneHead register contains the physical address of the last completed Transfer Descriptor that was added to the Done queue. In normal operation,</span>
<a name="l05231"></a>05231 <span class="comment"> * the Host Controller Driver should not need to read this register as its content is periodically written to the HCCA.</span>
<a name="l05232"></a>05232 <span class="comment"> */</span>
<a name="l05233"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html">05233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html" title="cvmx_uahc::_ohci0_hcdonehead">cvmx_uahcx_ohci0_hcdonehead</a> {
<a name="l05234"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a6258a3cfd1386761d00bfe286df99728">05234</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a6258a3cfd1386761d00bfe286df99728">u32</a>;
<a name="l05235"></a><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">05235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a> {
<a name="l05236"></a>05236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05237"></a>05237 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#a18b1a3a32a03ed89760c7873912fc191">dh</a>                           : 28; <span class="comment">/**&lt; DoneHead. When a TD is completed, HC writes the content of HcDoneHead to the</span>
<a name="l05238"></a>05238 <span class="comment">                                                         NextTD field of the TD. HC then overwrites the content of HcDoneHead with the</span>
<a name="l05239"></a>05239 <span class="comment">                                                         address of this TD. This is set to zero whenever HC writes the content of</span>
<a name="l05240"></a>05240 <span class="comment">                                                         this register to HCCA. It also sets the WritebackDoneHead of HcInterruptStatus. */</span>
<a name="l05241"></a>05241     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#ac0ec4351ed91aa9c23045a1c2df014b9">reserved_0_3</a>                 : 4;
<a name="l05242"></a>05242 <span class="preprocessor">#else</span>
<a name="l05243"></a><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#ac0ec4351ed91aa9c23045a1c2df014b9">05243</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#ac0ec4351ed91aa9c23045a1c2df014b9">reserved_0_3</a>                 : 4;
<a name="l05244"></a><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#a18b1a3a32a03ed89760c7873912fc191">05244</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html#a18b1a3a32a03ed89760c7873912fc191">dh</a>                           : 28;
<a name="l05245"></a>05245 <span class="preprocessor">#endif</span>
<a name="l05246"></a>05246 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a88583a5920076295395b51b43570c45e">s</a>;
<a name="l05247"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#af6459b34592a798b84a77d1f4ea62ca9">05247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#af6459b34592a798b84a77d1f4ea62ca9">cn61xx</a>;
<a name="l05248"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#afee586950ca34c44fcba7de7208dbef4">05248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#afee586950ca34c44fcba7de7208dbef4">cn63xx</a>;
<a name="l05249"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a5c03b0f7521519baf61ac00207ba6241">05249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a5c03b0f7521519baf61ac00207ba6241">cn63xxp1</a>;
<a name="l05250"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a820cfb9f97a72e66ad4368381e24ddcd">05250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a820cfb9f97a72e66ad4368381e24ddcd">cn66xx</a>;
<a name="l05251"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a5b2e068b70731a812844876d0bb0cd35">05251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a5b2e068b70731a812844876d0bb0cd35">cn68xx</a>;
<a name="l05252"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a024b6b2369037292e5f052c094076e2b">05252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#a024b6b2369037292e5f052c094076e2b">cn68xxp1</a>;
<a name="l05253"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#acf53d9488fbc82fe53c7a48179924dc6">05253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcdonehead_1_1cvmx__uahcx__ohci0__hcdonehead__s.html">cvmx_uahcx_ohci0_hcdonehead_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html#acf53d9488fbc82fe53c7a48179924dc6">cnf71xx</a>;
<a name="l05254"></a>05254 };
<a name="l05255"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aee88864e372ec8bc39b63c43496895bf">05255</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html" title="cvmx_uahc::_ohci0_hcdonehead">cvmx_uahcx_ohci0_hcdonehead</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcdonehead.html" title="cvmx_uahc::_ohci0_hcdonehead">cvmx_uahcx_ohci0_hcdonehead_t</a>;
<a name="l05256"></a>05256 <span class="comment"></span>
<a name="l05257"></a>05257 <span class="comment">/**</span>
<a name="l05258"></a>05258 <span class="comment"> * cvmx_uahc#_ohci0_hcfminterval</span>
<a name="l05259"></a>05259 <span class="comment"> *</span>
<a name="l05260"></a>05260 <span class="comment"> * HCFMINTERVAL = Host Controller Frame Interval Register</span>
<a name="l05261"></a>05261 <span class="comment"> *</span>
<a name="l05262"></a>05262 <span class="comment"> * The HcFmInterval register contains a 14-bit value which indicates the bit time interval in a Frame, (i.e., between two consecutive SOFs), and a 15-bit value</span>
<a name="l05263"></a>05263 <span class="comment"> * indicating the Full Speed maximum packet size that the Host Controller may transmit or receive without causing scheduling overrun. The Host Controller Driver</span>
<a name="l05264"></a>05264 <span class="comment"> * may carry out minor adjustment on the FrameInterval by writing a new value over the present one at each SOF. This provides the programmability necessary for</span>
<a name="l05265"></a>05265 <span class="comment"> * the Host Controller to synchronize with an external clocking resource and to adjust any unknown local clock offset.</span>
<a name="l05266"></a>05266 <span class="comment"> */</span>
<a name="l05267"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html">05267</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html" title="cvmx_uahc::_ohci0_hcfminterval">cvmx_uahcx_ohci0_hcfminterval</a> {
<a name="l05268"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a597f5a19cfea0d4a28fd46dbf3db372b">05268</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a597f5a19cfea0d4a28fd46dbf3db372b">u32</a>;
<a name="l05269"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">05269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> {
<a name="l05270"></a>05270 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05271"></a>05271 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a250217960446b71f96d88880821ab4eb">fit</a>                          : 1;  <span class="comment">/**&lt; FrameIntervalToggle. HCD toggles this bit whenever it loads a new value to</span>
<a name="l05272"></a>05272 <span class="comment">                                                         FrameInterval. */</span>
<a name="l05273"></a>05273     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a0780ca9d76cf6816f03e183022884336">fsmps</a>                        : 15; <span class="comment">/**&lt; FSLargestDataPacket. This field specifies a value which is loaded into the</span>
<a name="l05274"></a>05274 <span class="comment">                                                         Largest Data Packet Counter at the beginning of each frame. The counter value</span>
<a name="l05275"></a>05275 <span class="comment">                                                         represents the largest amount of data in bits which can be sent or received by</span>
<a name="l05276"></a>05276 <span class="comment">                                                         the HC in a single transaction at any given time without causing scheduling</span>
<a name="l05277"></a>05277 <span class="comment">                                                         overrun. The field value is calculated by the HCD. */</span>
<a name="l05278"></a>05278     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a8b30be2cbfe8e134dd8cb9ccbe9e1f6c">reserved_14_15</a>               : 2;
<a name="l05279"></a>05279     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#aa4127157fd4ef575525c2e33ddfdf82f">fi</a>                           : 14; <span class="comment">/**&lt; FrameInterval. This specifies the interval between two consecutive SOFs in bit</span>
<a name="l05280"></a>05280 <span class="comment">                                                         times. The nominal value is set to be 11,999. HCD should store the current</span>
<a name="l05281"></a>05281 <span class="comment">                                                         value of this field before resetting HC. By setting the HostControllerReset</span>
<a name="l05282"></a>05282 <span class="comment">                                                         field of HcCommandStatus as this will cause the HC to reset this field to its</span>
<a name="l05283"></a>05283 <span class="comment">                                                         nominal value. HCD may choose to restore the stored value upon the completion</span>
<a name="l05284"></a>05284 <span class="comment">                                                         of the Reset sequence. */</span>
<a name="l05285"></a>05285 <span class="preprocessor">#else</span>
<a name="l05286"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#aa4127157fd4ef575525c2e33ddfdf82f">05286</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#aa4127157fd4ef575525c2e33ddfdf82f">fi</a>                           : 14;
<a name="l05287"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a8b30be2cbfe8e134dd8cb9ccbe9e1f6c">05287</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a8b30be2cbfe8e134dd8cb9ccbe9e1f6c">reserved_14_15</a>               : 2;
<a name="l05288"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a0780ca9d76cf6816f03e183022884336">05288</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a0780ca9d76cf6816f03e183022884336">fsmps</a>                        : 15;
<a name="l05289"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a250217960446b71f96d88880821ab4eb">05289</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html#a250217960446b71f96d88880821ab4eb">fit</a>                          : 1;
<a name="l05290"></a>05290 <span class="preprocessor">#endif</span>
<a name="l05291"></a>05291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a233a91df8d80af53d6b1c00db6f2a0e5">s</a>;
<a name="l05292"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a42a3f0d4474f33e0e54a9f60f6be894c">05292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a42a3f0d4474f33e0e54a9f60f6be894c">cn61xx</a>;
<a name="l05293"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a334b0cb7ff6e9f987f991e8e08bc653c">05293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#a334b0cb7ff6e9f987f991e8e08bc653c">cn63xx</a>;
<a name="l05294"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#ac12678e558d414adb6a349a2184f5dcb">05294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#ac12678e558d414adb6a349a2184f5dcb">cn63xxp1</a>;
<a name="l05295"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#aca3071f046bdb56acae23e1fd8cd4617">05295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#aca3071f046bdb56acae23e1fd8cd4617">cn66xx</a>;
<a name="l05296"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#acddadf0050b86407dccbbf0dbe92a137">05296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#acddadf0050b86407dccbbf0dbe92a137">cn68xx</a>;
<a name="l05297"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#afed8a318ed3f70aa37ad32c328f82ca9">05297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#afed8a318ed3f70aa37ad32c328f82ca9">cn68xxp1</a>;
<a name="l05298"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#ad24764d69b5558bb1caf00ea7ab50b41">05298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfminterval_1_1cvmx__uahcx__ohci0__hcfminterval__s.html">cvmx_uahcx_ohci0_hcfminterval_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html#ad24764d69b5558bb1caf00ea7ab50b41">cnf71xx</a>;
<a name="l05299"></a>05299 };
<a name="l05300"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aa25227ecd74488c1d45e15eb72c7a302">05300</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html" title="cvmx_uahc::_ohci0_hcfminterval">cvmx_uahcx_ohci0_hcfminterval</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfminterval.html" title="cvmx_uahc::_ohci0_hcfminterval">cvmx_uahcx_ohci0_hcfminterval_t</a>;
<a name="l05301"></a>05301 <span class="comment"></span>
<a name="l05302"></a>05302 <span class="comment">/**</span>
<a name="l05303"></a>05303 <span class="comment"> * cvmx_uahc#_ohci0_hcfmnumber</span>
<a name="l05304"></a>05304 <span class="comment"> *</span>
<a name="l05305"></a>05305 <span class="comment"> * HCFMNUMBER = Host Cotroller Frame Number Register</span>
<a name="l05306"></a>05306 <span class="comment"> *</span>
<a name="l05307"></a>05307 <span class="comment"> * The HcFmNumber register is a 16-bit counter. It provides a timing reference among events happening in the Host Controller and the Host Controller Driver.</span>
<a name="l05308"></a>05308 <span class="comment"> * The Host Controller Driver may use the 16-bit value specified in this register and generate a 32-bit frame number without requiring frequent access to</span>
<a name="l05309"></a>05309 <span class="comment"> * the register.</span>
<a name="l05310"></a>05310 <span class="comment"> */</span>
<a name="l05311"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html">05311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html" title="cvmx_uahc::_ohci0_hcfmnumber">cvmx_uahcx_ohci0_hcfmnumber</a> {
<a name="l05312"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#aa6bf704c8cb18b7d786bf9b6a575d0b9">05312</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#aa6bf704c8cb18b7d786bf9b6a575d0b9">u32</a>;
<a name="l05313"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">05313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a> {
<a name="l05314"></a>05314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05315"></a>05315 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#ab0ea09b68b995710921d4b6092ae661e">reserved_16_31</a>               : 16;
<a name="l05316"></a>05316     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#a84603494cd85587a0ac980c5c8d1d3ec">fn</a>                           : 16; <span class="comment">/**&lt; FrameNumber. This is incremented when HcFmRemaining is re-loaded. It will be</span>
<a name="l05317"></a>05317 <span class="comment">                                                         rolled over to 0h after ffffh. When entering the USBOPERATIONAL state,</span>
<a name="l05318"></a>05318 <span class="comment">                                                         this will be incremented automatically. The content will be written to HCCA</span>
<a name="l05319"></a>05319 <span class="comment">                                                         after HC has incremented the FrameNumber at each frame boundary and sent a</span>
<a name="l05320"></a>05320 <span class="comment">                                                         SOF but before HC reads the first ED in that Frame. After writing to HCCA,</span>
<a name="l05321"></a>05321 <span class="comment">                                                         HC will set the StartofFrame in HcInterruptStatus. */</span>
<a name="l05322"></a>05322 <span class="preprocessor">#else</span>
<a name="l05323"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#a84603494cd85587a0ac980c5c8d1d3ec">05323</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#a84603494cd85587a0ac980c5c8d1d3ec">fn</a>                           : 16;
<a name="l05324"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#ab0ea09b68b995710921d4b6092ae661e">05324</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html#ab0ea09b68b995710921d4b6092ae661e">reserved_16_31</a>               : 16;
<a name="l05325"></a>05325 <span class="preprocessor">#endif</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a1b8f5cf4455fd0a53fead4a1cf34eedf">s</a>;
<a name="l05327"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#adf89d0a767fa6ac31d661c5c76e7b68d">05327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#adf89d0a767fa6ac31d661c5c76e7b68d">cn61xx</a>;
<a name="l05328"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a96a2c70b837a2d056a88343e9c0aae49">05328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a96a2c70b837a2d056a88343e9c0aae49">cn63xx</a>;
<a name="l05329"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a74b28b4cd5456a79d1f9b50fb6986d3c">05329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a74b28b4cd5456a79d1f9b50fb6986d3c">cn63xxp1</a>;
<a name="l05330"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#ab4f4783ec517a2ab794a5f2c0540752c">05330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#ab4f4783ec517a2ab794a5f2c0540752c">cn66xx</a>;
<a name="l05331"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a50cc9c46da6dc19f86f5c6eb4ab58f21">05331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a50cc9c46da6dc19f86f5c6eb4ab58f21">cn68xx</a>;
<a name="l05332"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a8f7d2bf70c114b92eedc9f81443f6197">05332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a8f7d2bf70c114b92eedc9f81443f6197">cn68xxp1</a>;
<a name="l05333"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a64fbddf46b95acbbe549ef63a2bbb3ac">05333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmnumber_1_1cvmx__uahcx__ohci0__hcfmnumber__s.html">cvmx_uahcx_ohci0_hcfmnumber_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html#a64fbddf46b95acbbe549ef63a2bbb3ac">cnf71xx</a>;
<a name="l05334"></a>05334 };
<a name="l05335"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a21cddb75fd17d416b429638a7ac67140">05335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html" title="cvmx_uahc::_ohci0_hcfmnumber">cvmx_uahcx_ohci0_hcfmnumber</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmnumber.html" title="cvmx_uahc::_ohci0_hcfmnumber">cvmx_uahcx_ohci0_hcfmnumber_t</a>;
<a name="l05336"></a>05336 <span class="comment"></span>
<a name="l05337"></a>05337 <span class="comment">/**</span>
<a name="l05338"></a>05338 <span class="comment"> * cvmx_uahc#_ohci0_hcfmremaining</span>
<a name="l05339"></a>05339 <span class="comment"> *</span>
<a name="l05340"></a>05340 <span class="comment"> * HCFMREMAINING = Host Controller Frame Remaining Register</span>
<a name="l05341"></a>05341 <span class="comment"> * The HcFmRemaining register is a 14-bit down counter showing the bit time remaining in the current Frame.</span>
<a name="l05342"></a>05342 <span class="comment"> */</span>
<a name="l05343"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html">05343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html" title="cvmx_uahc::_ohci0_hcfmremaining">cvmx_uahcx_ohci0_hcfmremaining</a> {
<a name="l05344"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#abb7186dc9d31b43a95dc4ad758f1cebe">05344</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#abb7186dc9d31b43a95dc4ad758f1cebe">u32</a>;
<a name="l05345"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">05345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> {
<a name="l05346"></a>05346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05347"></a>05347 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ac18bc4d4975c260a19e5fd797619ed03">frt</a>                          : 1;  <span class="comment">/**&lt; FrameRemainingToggle. This bit is loaded from the FrameIntervalToggle field</span>
<a name="l05348"></a>05348 <span class="comment">                                                         of HcFmInterval whenever FrameRemaining reaches 0. This bit is used by HCD</span>
<a name="l05349"></a>05349 <span class="comment">                                                         for the synchronization between FrameInterval and FrameRemaining. */</span>
<a name="l05350"></a>05350     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ad3b1baef6cb3c2c4d6fd9751b3deda74">reserved_14_30</a>               : 17;
<a name="l05351"></a>05351     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#a2a712e5244172c68a837bd7e7dbd4404">fr</a>                           : 14; <span class="comment">/**&lt; FrameRemaining. This counter is decremented at each bit time. When it</span>
<a name="l05352"></a>05352 <span class="comment">                                                         reaches zero, it is reset by loading the FrameInterval value specified in</span>
<a name="l05353"></a>05353 <span class="comment">                                                         HcFmInterval at the next bit time boundary. When entering the USBOPERATIONAL</span>
<a name="l05354"></a>05354 <span class="comment">                                                         state, HC re-loads the content with the FrameInterval of HcFmInterval and uses</span>
<a name="l05355"></a>05355 <span class="comment">                                                         the updated value from the next SOF. */</span>
<a name="l05356"></a>05356 <span class="preprocessor">#else</span>
<a name="l05357"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#a2a712e5244172c68a837bd7e7dbd4404">05357</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#a2a712e5244172c68a837bd7e7dbd4404">fr</a>                           : 14;
<a name="l05358"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ad3b1baef6cb3c2c4d6fd9751b3deda74">05358</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ad3b1baef6cb3c2c4d6fd9751b3deda74">reserved_14_30</a>               : 17;
<a name="l05359"></a><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ac18bc4d4975c260a19e5fd797619ed03">05359</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html#ac18bc4d4975c260a19e5fd797619ed03">frt</a>                          : 1;
<a name="l05360"></a>05360 <span class="preprocessor">#endif</span>
<a name="l05361"></a>05361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a103ac69cf31838d59ea98cb23d01f050">s</a>;
<a name="l05362"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a70e4a6969bd18b65de159540eae45467">05362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a70e4a6969bd18b65de159540eae45467">cn61xx</a>;
<a name="l05363"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a55578c23352ea4ce5ceee63ab79274a1">05363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a55578c23352ea4ce5ceee63ab79274a1">cn63xx</a>;
<a name="l05364"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a0a627af0407606d8a12871e7b07a0618">05364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a0a627af0407606d8a12871e7b07a0618">cn63xxp1</a>;
<a name="l05365"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a0cb554774579effcd1b408b2f18894a1">05365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a0cb554774579effcd1b408b2f18894a1">cn66xx</a>;
<a name="l05366"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a2203237e1cfa0d49f2f38a8ebe0d0d0c">05366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a2203237e1cfa0d49f2f38a8ebe0d0d0c">cn68xx</a>;
<a name="l05367"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a602b6730f40bbc4be805bcb1595f5364">05367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#a602b6730f40bbc4be805bcb1595f5364">cn68xxp1</a>;
<a name="l05368"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#aed7dccae1270a3d015a2abc1c236a645">05368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcfmremaining_1_1cvmx__uahcx__ohci0__hcfmremaining__s.html">cvmx_uahcx_ohci0_hcfmremaining_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html#aed7dccae1270a3d015a2abc1c236a645">cnf71xx</a>;
<a name="l05369"></a>05369 };
<a name="l05370"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a7cada59da39bfc3abdf78f64f5d8536c">05370</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html" title="cvmx_uahc::_ohci0_hcfmremaining">cvmx_uahcx_ohci0_hcfmremaining</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcfmremaining.html" title="cvmx_uahc::_ohci0_hcfmremaining">cvmx_uahcx_ohci0_hcfmremaining_t</a>;
<a name="l05371"></a>05371 <span class="comment"></span>
<a name="l05372"></a>05372 <span class="comment">/**</span>
<a name="l05373"></a>05373 <span class="comment"> * cvmx_uahc#_ohci0_hchcca</span>
<a name="l05374"></a>05374 <span class="comment"> *</span>
<a name="l05375"></a>05375 <span class="comment"> * HCHCCA =  Host Controller Host Controller Communication Area Register</span>
<a name="l05376"></a>05376 <span class="comment"> *</span>
<a name="l05377"></a>05377 <span class="comment"> * The HcHCCA register contains the physical address of the Host Controller Communication Area. The Host Controller Driver determines the alignment restrictions</span>
<a name="l05378"></a>05378 <span class="comment"> * by writing all 1s to HcHCCA and reading the content of HcHCCA. The alignment is evaluated by examining the number of zeroes in the lower order bits. The</span>
<a name="l05379"></a>05379 <span class="comment"> * minimum alignment is 256 bytes; therefore, bits 0 through 7 must always return &apos;0&apos; when read. Detailed description can be found in Chapter 4. This area</span>
<a name="l05380"></a>05380 <span class="comment"> * is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.</span>
<a name="l05381"></a>05381 <span class="comment"> */</span>
<a name="l05382"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html">05382</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html" title="cvmx_uahc::_ohci0_hchcca">cvmx_uahcx_ohci0_hchcca</a> {
<a name="l05383"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a5572913fd1e38386518684140076b84a">05383</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a5572913fd1e38386518684140076b84a">u32</a>;
<a name="l05384"></a><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">05384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a> {
<a name="l05385"></a>05385 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05386"></a>05386 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#aa995a4b4fc4ad0d6220c1493d677dd5d">hcca</a>                         : 24; <span class="comment">/**&lt; This is the base address (bits [31:8]) of the Host Controller Communication Area. */</span>
<a name="l05387"></a>05387     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#af438edb0955fea8b80e1b91d48c07419">reserved_0_7</a>                 : 8;
<a name="l05388"></a>05388 <span class="preprocessor">#else</span>
<a name="l05389"></a><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#af438edb0955fea8b80e1b91d48c07419">05389</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#af438edb0955fea8b80e1b91d48c07419">reserved_0_7</a>                 : 8;
<a name="l05390"></a><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#aa995a4b4fc4ad0d6220c1493d677dd5d">05390</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html#aa995a4b4fc4ad0d6220c1493d677dd5d">hcca</a>                         : 24;
<a name="l05391"></a>05391 <span class="preprocessor">#endif</span>
<a name="l05392"></a>05392 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#af80b39dea871365ceb8f31524673ef7c">s</a>;
<a name="l05393"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a3ed525569caead7acb01e3d41db463d8">05393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a3ed525569caead7acb01e3d41db463d8">cn61xx</a>;
<a name="l05394"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#ab52701bd868fcd67e854d26005795b47">05394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#ab52701bd868fcd67e854d26005795b47">cn63xx</a>;
<a name="l05395"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a74345d0f9129a5526ea43c649766934f">05395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a74345d0f9129a5526ea43c649766934f">cn63xxp1</a>;
<a name="l05396"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a60ce9a08c96849d14afcb941bc5908d8">05396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a60ce9a08c96849d14afcb941bc5908d8">cn66xx</a>;
<a name="l05397"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#acf3101192b7bd30df06a832d8b433704">05397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#acf3101192b7bd30df06a832d8b433704">cn68xx</a>;
<a name="l05398"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a0fae9064a4814b6f11d1b6201b399a49">05398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#a0fae9064a4814b6f11d1b6201b399a49">cn68xxp1</a>;
<a name="l05399"></a><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#ae28a60952d349980689a62fc9eb73037">05399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hchcca_1_1cvmx__uahcx__ohci0__hchcca__s.html">cvmx_uahcx_ohci0_hchcca_s</a>      <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html#ae28a60952d349980689a62fc9eb73037">cnf71xx</a>;
<a name="l05400"></a>05400 };
<a name="l05401"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3177ca526cdca0f236a64225342285b5">05401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html" title="cvmx_uahc::_ohci0_hchcca">cvmx_uahcx_ohci0_hchcca</a> <a class="code" href="unioncvmx__uahcx__ohci0__hchcca.html" title="cvmx_uahc::_ohci0_hchcca">cvmx_uahcx_ohci0_hchcca_t</a>;
<a name="l05402"></a>05402 <span class="comment"></span>
<a name="l05403"></a>05403 <span class="comment">/**</span>
<a name="l05404"></a>05404 <span class="comment"> * cvmx_uahc#_ohci0_hcinterruptdisable</span>
<a name="l05405"></a>05405 <span class="comment"> *</span>
<a name="l05406"></a>05406 <span class="comment"> * HCINTERRUPTDISABLE = Host Controller InterruptDisable Register</span>
<a name="l05407"></a>05407 <span class="comment"> *</span>
<a name="l05408"></a>05408 <span class="comment"> * Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable</span>
<a name="l05409"></a>05409 <span class="comment"> * register is coupled with the HcInterruptEnable register. Thus, writing a &apos;1&apos; to a bit in this register clears the corresponding bit in the HcInterruptEnable</span>
<a name="l05410"></a>05410 <span class="comment"> * register, whereas writing a &apos;0&apos; to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On read, the current</span>
<a name="l05411"></a>05411 <span class="comment"> * value of the HcInterruptEnable register is returned.</span>
<a name="l05412"></a>05412 <span class="comment"> */</span>
<a name="l05413"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html">05413</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html" title="cvmx_uahc::_ohci0_hcinterruptdisable">cvmx_uahcx_ohci0_hcinterruptdisable</a> {
<a name="l05414"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#aa2ab7e2dfbd7488b8ae2a9bff7d88ce5">05414</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#aa2ab7e2dfbd7488b8ae2a9bff7d88ce5">u32</a>;
<a name="l05415"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">05415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> {
<a name="l05416"></a>05416 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05417"></a>05417 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a07823fa6b452dccb7be9f855c5f76090">mie</a>                          : 1;  <span class="comment">/**&lt; A &apos;0&apos; written to this field is ignored by HC.</span>
<a name="l05418"></a>05418 <span class="comment">                                                         A &apos;1&apos; written to this field disables interrupt generation due to events</span>
<a name="l05419"></a>05419 <span class="comment">                                                         specified in the other bits of this register. This field is set after a</span>
<a name="l05420"></a>05420 <span class="comment">                                                         hardware or software reset. */</span>
<a name="l05421"></a>05421     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a238050707017e3798310ad9bec6e6cf5">oc</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Ownership Change. */</span>
<a name="l05422"></a>05422     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a080c33f27ae5c94cccb65cb71183d9b4">reserved_7_29</a>                : 23;
<a name="l05423"></a>05423     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7cb6e0c0e96e2da27c439e8af0c342e2">rhsc</a>                         : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Root Hub Status Change. */</span>
<a name="l05424"></a>05424     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ae09e242f2d9fde923e271b815a53feb8">fno</a>                          : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Frame Number Overflow. */</span>
<a name="l05425"></a>05425     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a10c025c85ade50ad121bc8f40160b035">ue</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Unrecoverable Error. */</span>
<a name="l05426"></a>05426     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7da63c9752b6253926faf2f3648e18a5">rd</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Resume Detect. */</span>
<a name="l05427"></a>05427     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ac1b9312abd4a5e0e0a94103b88668b0f">sf</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Start of Frame. */</span>
<a name="l05428"></a>05428     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a392d479500949325f974847a988e0ddf">wdh</a>                          : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to HcDoneHead Writeback. */</span>
<a name="l05429"></a>05429     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a417780f2beaa71b9de159d4b862e787b">so</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Disable interrupt generation due to Scheduling Overrun. */</span>
<a name="l05430"></a>05430 <span class="preprocessor">#else</span>
<a name="l05431"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a417780f2beaa71b9de159d4b862e787b">05431</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a417780f2beaa71b9de159d4b862e787b">so</a>                           : 1;
<a name="l05432"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a392d479500949325f974847a988e0ddf">05432</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a392d479500949325f974847a988e0ddf">wdh</a>                          : 1;
<a name="l05433"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ac1b9312abd4a5e0e0a94103b88668b0f">05433</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ac1b9312abd4a5e0e0a94103b88668b0f">sf</a>                           : 1;
<a name="l05434"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7da63c9752b6253926faf2f3648e18a5">05434</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7da63c9752b6253926faf2f3648e18a5">rd</a>                           : 1;
<a name="l05435"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a10c025c85ade50ad121bc8f40160b035">05435</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a10c025c85ade50ad121bc8f40160b035">ue</a>                           : 1;
<a name="l05436"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ae09e242f2d9fde923e271b815a53feb8">05436</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#ae09e242f2d9fde923e271b815a53feb8">fno</a>                          : 1;
<a name="l05437"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7cb6e0c0e96e2da27c439e8af0c342e2">05437</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a7cb6e0c0e96e2da27c439e8af0c342e2">rhsc</a>                         : 1;
<a name="l05438"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a080c33f27ae5c94cccb65cb71183d9b4">05438</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a080c33f27ae5c94cccb65cb71183d9b4">reserved_7_29</a>                : 23;
<a name="l05439"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a238050707017e3798310ad9bec6e6cf5">05439</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a238050707017e3798310ad9bec6e6cf5">oc</a>                           : 1;
<a name="l05440"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a07823fa6b452dccb7be9f855c5f76090">05440</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html#a07823fa6b452dccb7be9f855c5f76090">mie</a>                          : 1;
<a name="l05441"></a>05441 <span class="preprocessor">#endif</span>
<a name="l05442"></a>05442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a894e8c7ef022567f15fc87fd1614abf9">s</a>;
<a name="l05443"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a7a3336caddff5f5e6955793bdf9c58f2">05443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a7a3336caddff5f5e6955793bdf9c58f2">cn61xx</a>;
<a name="l05444"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a9af015c9bd6d6cc47b78c24bf57a28c8">05444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a9af015c9bd6d6cc47b78c24bf57a28c8">cn63xx</a>;
<a name="l05445"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#aa6180247cae32bf41dba23cef3bc5aa5">05445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#aa6180247cae32bf41dba23cef3bc5aa5">cn63xxp1</a>;
<a name="l05446"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#ae6e1210fb9417ec3bd38c3e326ed0e56">05446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#ae6e1210fb9417ec3bd38c3e326ed0e56">cn66xx</a>;
<a name="l05447"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a553f8881853b569f1c89d0cdfd6e172f">05447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a553f8881853b569f1c89d0cdfd6e172f">cn68xx</a>;
<a name="l05448"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#af04479e830edd1b98db896363a8ac5c9">05448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#af04479e830edd1b98db896363a8ac5c9">cn68xxp1</a>;
<a name="l05449"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a75cd950f5bed7daa756163c70159fa26">05449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptdisable_1_1cvmx__uahcx__ohci0__hcinterruptdisable__s.html">cvmx_uahcx_ohci0_hcinterruptdisable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html#a75cd950f5bed7daa756163c70159fa26">cnf71xx</a>;
<a name="l05450"></a>05450 };
<a name="l05451"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a21fb51c35192c1071781eedaf27c90f7">05451</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html" title="cvmx_uahc::_ohci0_hcinterruptdisable">cvmx_uahcx_ohci0_hcinterruptdisable</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptdisable.html" title="cvmx_uahc::_ohci0_hcinterruptdisable">cvmx_uahcx_ohci0_hcinterruptdisable_t</a>;
<a name="l05452"></a>05452 <span class="comment"></span>
<a name="l05453"></a>05453 <span class="comment">/**</span>
<a name="l05454"></a>05454 <span class="comment"> * cvmx_uahc#_ohci0_hcinterruptenable</span>
<a name="l05455"></a>05455 <span class="comment"> *</span>
<a name="l05456"></a>05456 <span class="comment"> * HCINTERRUPTENABLE = Host Controller InterruptEnable Register</span>
<a name="l05457"></a>05457 <span class="comment"> *</span>
<a name="l05458"></a>05458 <span class="comment"> * Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable</span>
<a name="l05459"></a>05459 <span class="comment"> * register is used to control which events generate a hardware interrupt. When a bit is set in the HcInterruptStatus register AND the corresponding bit</span>
<a name="l05460"></a>05460 <span class="comment"> * in the HcInterruptEnable register is set AND the MasterInterruptEnable bit is set, then a hardware interrupt is requested on the host bus.</span>
<a name="l05461"></a>05461 <span class="comment"> * Writing a &apos;1&apos; to a bit in this register sets the corresponding bit, whereas writing a &apos;0&apos; to a bit in this register leaves the corresponding bit</span>
<a name="l05462"></a>05462 <span class="comment"> * unchanged. On read, the current value of this register is returned.</span>
<a name="l05463"></a>05463 <span class="comment"> */</span>
<a name="l05464"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html">05464</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html" title="cvmx_uahc::_ohci0_hcinterruptenable">cvmx_uahcx_ohci0_hcinterruptenable</a> {
<a name="l05465"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a2cc45d625031c53db1a2493440f575c1">05465</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a2cc45d625031c53db1a2493440f575c1">u32</a>;
<a name="l05466"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">05466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> {
<a name="l05467"></a>05467 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05468"></a>05468 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a606d999e52fa3389c937e77a78203710">mie</a>                          : 1;  <span class="comment">/**&lt; A &apos;0&apos; written to this field is ignored by HC.</span>
<a name="l05469"></a>05469 <span class="comment">                                                         A &apos;1&apos; written to this field enables interrupt generation due to events</span>
<a name="l05470"></a>05470 <span class="comment">                                                         specified in the other bits of this register. This is used by HCD as a Master</span>
<a name="l05471"></a>05471 <span class="comment">                                                         Interrupt Enable. */</span>
<a name="l05472"></a>05472     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af8db64a45df587fb2af1109c8ba60c47">oc</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Ownership Change. */</span>
<a name="l05473"></a>05473     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#adff71622aacf8c684e3b546b139bb198">reserved_7_29</a>                : 23;
<a name="l05474"></a>05474     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a6ca462176936e8addce4014743390f34">rhsc</a>                         : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Root Hub Status Change. */</span>
<a name="l05475"></a>05475     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ac6a29c7d9575975ff7a81d46eb64ffcf">fno</a>                          : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Frame Number Overflow. */</span>
<a name="l05476"></a>05476     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a53f491b8267d58f24cc5fdd17eb62e49">ue</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Unrecoverable Error. */</span>
<a name="l05477"></a>05477     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ab8d911568f5d15d2ddb80cf8c2fcc045">rd</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Resume Detect. */</span>
<a name="l05478"></a>05478     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af42813822f9bfd76af1f8527818f587b">sf</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Start of Frame. */</span>
<a name="l05479"></a>05479     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a0a1e2d5f767e5cdfbcfd2657b5d2dfc2">wdh</a>                          : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to HcDoneHead Writeback. */</span>
<a name="l05480"></a>05480     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ad8a6853b0b652e352f8983cac5245ec9">so</a>                           : 1;  <span class="comment">/**&lt; 0 - Ignore; 1 - Enable interrupt generation due to Scheduling Overrun. */</span>
<a name="l05481"></a>05481 <span class="preprocessor">#else</span>
<a name="l05482"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ad8a6853b0b652e352f8983cac5245ec9">05482</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ad8a6853b0b652e352f8983cac5245ec9">so</a>                           : 1;
<a name="l05483"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a0a1e2d5f767e5cdfbcfd2657b5d2dfc2">05483</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a0a1e2d5f767e5cdfbcfd2657b5d2dfc2">wdh</a>                          : 1;
<a name="l05484"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af42813822f9bfd76af1f8527818f587b">05484</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af42813822f9bfd76af1f8527818f587b">sf</a>                           : 1;
<a name="l05485"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ab8d911568f5d15d2ddb80cf8c2fcc045">05485</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ab8d911568f5d15d2ddb80cf8c2fcc045">rd</a>                           : 1;
<a name="l05486"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a53f491b8267d58f24cc5fdd17eb62e49">05486</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a53f491b8267d58f24cc5fdd17eb62e49">ue</a>                           : 1;
<a name="l05487"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ac6a29c7d9575975ff7a81d46eb64ffcf">05487</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#ac6a29c7d9575975ff7a81d46eb64ffcf">fno</a>                          : 1;
<a name="l05488"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a6ca462176936e8addce4014743390f34">05488</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a6ca462176936e8addce4014743390f34">rhsc</a>                         : 1;
<a name="l05489"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#adff71622aacf8c684e3b546b139bb198">05489</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#adff71622aacf8c684e3b546b139bb198">reserved_7_29</a>                : 23;
<a name="l05490"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af8db64a45df587fb2af1109c8ba60c47">05490</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#af8db64a45df587fb2af1109c8ba60c47">oc</a>                           : 1;
<a name="l05491"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a606d999e52fa3389c937e77a78203710">05491</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html#a606d999e52fa3389c937e77a78203710">mie</a>                          : 1;
<a name="l05492"></a>05492 <span class="preprocessor">#endif</span>
<a name="l05493"></a>05493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#ae5c73d1d989eaff938d420bb2cc72f6c">s</a>;
<a name="l05494"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#ae2a14ae56944ced4b633fac4daf474ad">05494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#ae2a14ae56944ced4b633fac4daf474ad">cn61xx</a>;
<a name="l05495"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a6b8bf3b91091f989f200757ca77176f3">05495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a6b8bf3b91091f989f200757ca77176f3">cn63xx</a>;
<a name="l05496"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a12fe4176f1154572483910209a68f251">05496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a12fe4176f1154572483910209a68f251">cn63xxp1</a>;
<a name="l05497"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a0c6e194f1f6854ea882f5b113f990e78">05497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a0c6e194f1f6854ea882f5b113f990e78">cn66xx</a>;
<a name="l05498"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#aca289ff9cb8218a9961ffc091be66066">05498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#aca289ff9cb8218a9961ffc091be66066">cn68xx</a>;
<a name="l05499"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#af530d05faca92e6a2b7b8f4d621ef945">05499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#af530d05faca92e6a2b7b8f4d621ef945">cn68xxp1</a>;
<a name="l05500"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a2ea809c0fe841c80accba3bd1e78368a">05500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptenable_1_1cvmx__uahcx__ohci0__hcinterruptenable__s.html">cvmx_uahcx_ohci0_hcinterruptenable_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html#a2ea809c0fe841c80accba3bd1e78368a">cnf71xx</a>;
<a name="l05501"></a>05501 };
<a name="l05502"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af678a100ca064e12ff78535df681d1e4">05502</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html" title="cvmx_uahc::_ohci0_hcinterruptenable">cvmx_uahcx_ohci0_hcinterruptenable</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptenable.html" title="cvmx_uahc::_ohci0_hcinterruptenable">cvmx_uahcx_ohci0_hcinterruptenable_t</a>;
<a name="l05503"></a>05503 <span class="comment"></span>
<a name="l05504"></a>05504 <span class="comment">/**</span>
<a name="l05505"></a>05505 <span class="comment"> * cvmx_uahc#_ohci0_hcinterruptstatus</span>
<a name="l05506"></a>05506 <span class="comment"> *</span>
<a name="l05507"></a>05507 <span class="comment"> * HCINTERRUPTSTATUS = Host Controller InterruptStatus Register</span>
<a name="l05508"></a>05508 <span class="comment"> *</span>
<a name="l05509"></a>05509 <span class="comment"> * This register provides status on various events that cause hardware interrupts. When an event occurs, Host Controller sets the corresponding bit</span>
<a name="l05510"></a>05510 <span class="comment"> * in this register. When a bit becomes set, a hardware interrupt is generated if the interrupt is enabled in the HcInterruptEnable register</span>
<a name="l05511"></a>05511 <span class="comment"> * and the MasterInterruptEnable bit is set. The Host Controller Driver may clear specific bits in this register by writing &apos;1&apos; to bit positions</span>
<a name="l05512"></a>05512 <span class="comment"> * to be cleared. The Host Controller Driver may not set any of these bits. The Host Controller will never clear the bit.</span>
<a name="l05513"></a>05513 <span class="comment"> */</span>
<a name="l05514"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html">05514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html" title="cvmx_uahc::_ohci0_hcinterruptstatus">cvmx_uahcx_ohci0_hcinterruptstatus</a> {
<a name="l05515"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aa13d5ec36427b865bcfd617e5da5b577">05515</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aa13d5ec36427b865bcfd617e5da5b577">u32</a>;
<a name="l05516"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">05516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> {
<a name="l05517"></a>05517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05518"></a>05518 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a8a96faba18be177ecdfef3c4663f08af">reserved_31_31</a>               : 1;
<a name="l05519"></a>05519     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a865538f1f7454d9183521995b9657645">oc</a>                           : 1;  <span class="comment">/**&lt; OwnershipChange. This bit is set by HC when HCD sets the OwnershipChangeRequest</span>
<a name="l05520"></a>05520 <span class="comment">                                                         field in HcCommandStatus. This event, when unmasked, will always generate an</span>
<a name="l05521"></a>05521 <span class="comment">                                                         System Management Interrupt (SMI) immediately. This bit is tied to 0b when the</span>
<a name="l05522"></a>05522 <span class="comment">                                                         SMI pin is not implemented. */</span>
<a name="l05523"></a>05523     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae32725b2236474dbc2fec20ff4eb695f">reserved_7_29</a>                : 23;
<a name="l05524"></a>05524     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae99b684322d188ce6b0469e349380c8a">rhsc</a>                         : 1;  <span class="comment">/**&lt; RootHubStatusChange. This bit is set when the content of HcRhStatus or the</span>
<a name="l05525"></a>05525 <span class="comment">                                                         content of any of HcRhPortStatus[NumberofDownstreamPort] has changed. */</span>
<a name="l05526"></a>05526     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ad42a44de44da5c4ae43a56d6b3f67ef4">fno</a>                          : 1;  <span class="comment">/**&lt; FrameNumberOverflow. This bit is set when the MSb of HcFmNumber (bit 15)</span>
<a name="l05527"></a>05527 <span class="comment">                                                         changes value, from 0 to 1 or from 1 to 0, and after HccaFrameNumber has been</span>
<a name="l05528"></a>05528 <span class="comment">                                                         updated. */</span>
<a name="l05529"></a>05529     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a7da2f87f47cba7ddcdd8a1567337a78f">ue</a>                           : 1;  <span class="comment">/**&lt; UnrecoverableError. This bit is set when HC detects a system error not related</span>
<a name="l05530"></a>05530 <span class="comment">                                                         to USB. HC should not proceed with any processing nor signaling before the</span>
<a name="l05531"></a>05531 <span class="comment">                                                         system error has been corrected. HCD clears this bit after HC has been reset. */</span>
<a name="l05532"></a>05532     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a294047872686044e06d151159d66fb61">rd</a>                           : 1;  <span class="comment">/**&lt; ResumeDetected. This bit is set when HC detects that a device on the USB is</span>
<a name="l05533"></a>05533 <span class="comment">                                                          asserting resume signaling. It is the transition from no resume signaling to</span>
<a name="l05534"></a>05534 <span class="comment">                                                         resume signaling causing this bit to be set. This bit is not set when HCD</span>
<a name="l05535"></a>05535 <span class="comment">                                                         sets the USBRESUME state. */</span>
<a name="l05536"></a>05536     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#aa2517e99521d2ef3c2fbd6d452b7bcd1">sf</a>                           : 1;  <span class="comment">/**&lt; StartofFrame. This bit is set by HC at each start of a frame and after the</span>
<a name="l05537"></a>05537 <span class="comment">                                                         update of HccaFrameNumber. HC also generates a SOF token at the same time. */</span>
<a name="l05538"></a>05538     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a269add1a5acd16aec7d82b81ac867af4">wdh</a>                          : 1;  <span class="comment">/**&lt; WritebackDoneHead. This bit is set immediately after HC has written</span>
<a name="l05539"></a>05539 <span class="comment">                                                         HcDoneHead to HccaDoneHead. Further updates of the HccaDoneHead will not</span>
<a name="l05540"></a>05540 <span class="comment">                                                         occur until this bit has been cleared. HCD should only clear this bit after</span>
<a name="l05541"></a>05541 <span class="comment">                                                         it has saved the content of HccaDoneHead. */</span>
<a name="l05542"></a>05542     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a08d708e41859536ab4438c3ba650fb63">so</a>                           : 1;  <span class="comment">/**&lt; SchedulingOverrun. This bit is set when the USB schedule for the current</span>
<a name="l05543"></a>05543 <span class="comment">                                                         Frame overruns and after the update of HccaFrameNumber. A scheduling overrun</span>
<a name="l05544"></a>05544 <span class="comment">                                                         will also cause the SchedulingOverrunCount of HcCommandStatus to be</span>
<a name="l05545"></a>05545 <span class="comment">                                                         incremented. */</span>
<a name="l05546"></a>05546 <span class="preprocessor">#else</span>
<a name="l05547"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a08d708e41859536ab4438c3ba650fb63">05547</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a08d708e41859536ab4438c3ba650fb63">so</a>                           : 1;
<a name="l05548"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a269add1a5acd16aec7d82b81ac867af4">05548</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a269add1a5acd16aec7d82b81ac867af4">wdh</a>                          : 1;
<a name="l05549"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#aa2517e99521d2ef3c2fbd6d452b7bcd1">05549</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#aa2517e99521d2ef3c2fbd6d452b7bcd1">sf</a>                           : 1;
<a name="l05550"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a294047872686044e06d151159d66fb61">05550</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a294047872686044e06d151159d66fb61">rd</a>                           : 1;
<a name="l05551"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a7da2f87f47cba7ddcdd8a1567337a78f">05551</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a7da2f87f47cba7ddcdd8a1567337a78f">ue</a>                           : 1;
<a name="l05552"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ad42a44de44da5c4ae43a56d6b3f67ef4">05552</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ad42a44de44da5c4ae43a56d6b3f67ef4">fno</a>                          : 1;
<a name="l05553"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae99b684322d188ce6b0469e349380c8a">05553</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae99b684322d188ce6b0469e349380c8a">rhsc</a>                         : 1;
<a name="l05554"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae32725b2236474dbc2fec20ff4eb695f">05554</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#ae32725b2236474dbc2fec20ff4eb695f">reserved_7_29</a>                : 23;
<a name="l05555"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a865538f1f7454d9183521995b9657645">05555</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a865538f1f7454d9183521995b9657645">oc</a>                           : 1;
<a name="l05556"></a><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a8a96faba18be177ecdfef3c4663f08af">05556</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html#a8a96faba18be177ecdfef3c4663f08af">reserved_31_31</a>               : 1;
<a name="l05557"></a>05557 <span class="preprocessor">#endif</span>
<a name="l05558"></a>05558 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#ac8ac15d0960baf4e2cc1b0e1ee0cba8a">s</a>;
<a name="l05559"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a51dcc1701f4623bc68464ff56a1c1fd8">05559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a51dcc1701f4623bc68464ff56a1c1fd8">cn61xx</a>;
<a name="l05560"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aefb96f4bc84a980136ce904381756e13">05560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aefb96f4bc84a980136ce904381756e13">cn63xx</a>;
<a name="l05561"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#ae00a7f2685f4fac99c00dded342446a9">05561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#ae00a7f2685f4fac99c00dded342446a9">cn63xxp1</a>;
<a name="l05562"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#ab1f1077c565ba679ac4792602b882a40">05562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#ab1f1077c565ba679ac4792602b882a40">cn66xx</a>;
<a name="l05563"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a53c261bae47e387e73300b62c8404eb0">05563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a53c261bae47e387e73300b62c8404eb0">cn68xx</a>;
<a name="l05564"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aa2a85924e7e63f653735e401d35b701e">05564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#aa2a85924e7e63f653735e401d35b701e">cn68xxp1</a>;
<a name="l05565"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a37256343e16b3ea539c03d49799d407b">05565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcinterruptstatus_1_1cvmx__uahcx__ohci0__hcinterruptstatus__s.html">cvmx_uahcx_ohci0_hcinterruptstatus_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html#a37256343e16b3ea539c03d49799d407b">cnf71xx</a>;
<a name="l05566"></a>05566 };
<a name="l05567"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0db07997428a30d99217bcd048f29bcb">05567</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html" title="cvmx_uahc::_ohci0_hcinterruptstatus">cvmx_uahcx_ohci0_hcinterruptstatus</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcinterruptstatus.html" title="cvmx_uahc::_ohci0_hcinterruptstatus">cvmx_uahcx_ohci0_hcinterruptstatus_t</a>;
<a name="l05568"></a>05568 <span class="comment"></span>
<a name="l05569"></a>05569 <span class="comment">/**</span>
<a name="l05570"></a>05570 <span class="comment"> * cvmx_uahc#_ohci0_hclsthreshold</span>
<a name="l05571"></a>05571 <span class="comment"> *</span>
<a name="l05572"></a>05572 <span class="comment"> * HCLSTHRESHOLD = Host Controller LS Threshold Register</span>
<a name="l05573"></a>05573 <span class="comment"> *</span>
<a name="l05574"></a>05574 <span class="comment"> * The HcLSThreshold register contains an 11-bit value used by the Host Controller to determine whether to commit to the transfer of a maximum of 8-byte</span>
<a name="l05575"></a>05575 <span class="comment"> * LS packet before EOF. Neither the Host Controller nor the Host Controller Driver are allowed to change this value.</span>
<a name="l05576"></a>05576 <span class="comment"> */</span>
<a name="l05577"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html">05577</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html" title="cvmx_uahc::_ohci0_hclsthreshold">cvmx_uahcx_ohci0_hclsthreshold</a> {
<a name="l05578"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a87fdf7bcc87d3c5d0844b5c4b243047d">05578</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a87fdf7bcc87d3c5d0844b5c4b243047d">u32</a>;
<a name="l05579"></a><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">05579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> {
<a name="l05580"></a>05580 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05581"></a>05581 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#a14f4beaf0256732cf8a763102131aee5">reserved_12_31</a>               : 20;
<a name="l05582"></a>05582     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#aab30b11121ede7491359b71de5d92ced">lst</a>                          : 12; <span class="comment">/**&lt; LSThreshold</span>
<a name="l05583"></a>05583 <span class="comment">                                                         This field contains a value which is compared to the FrameRemaining field</span>
<a name="l05584"></a>05584 <span class="comment">                                                         prior to initiating a Low Speed transaction. The transaction is started only</span>
<a name="l05585"></a>05585 <span class="comment">                                                         if FrameRemaining &gt;= this field. The value is calculated by HCD</span>
<a name="l05586"></a>05586 <span class="comment">                                                         with the consideration of transmission and setup overhead. */</span>
<a name="l05587"></a>05587 <span class="preprocessor">#else</span>
<a name="l05588"></a><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#aab30b11121ede7491359b71de5d92ced">05588</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#aab30b11121ede7491359b71de5d92ced">lst</a>                          : 12;
<a name="l05589"></a><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#a14f4beaf0256732cf8a763102131aee5">05589</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html#a14f4beaf0256732cf8a763102131aee5">reserved_12_31</a>               : 20;
<a name="l05590"></a>05590 <span class="preprocessor">#endif</span>
<a name="l05591"></a>05591 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a27bc262916589263a44e25fb9d86ab0e">s</a>;
<a name="l05592"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a3c2baa192905ef5e938c374dae9e6188">05592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a3c2baa192905ef5e938c374dae9e6188">cn61xx</a>;
<a name="l05593"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a3bd6cd59f10509a7e8b3c2ef2da9a49e">05593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a3bd6cd59f10509a7e8b3c2ef2da9a49e">cn63xx</a>;
<a name="l05594"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#acf5bc0b48e0f292d11fd69f9c60f4279">05594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#acf5bc0b48e0f292d11fd69f9c60f4279">cn63xxp1</a>;
<a name="l05595"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#abb6af6a9681867d52a88401d525d5090">05595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#abb6af6a9681867d52a88401d525d5090">cn66xx</a>;
<a name="l05596"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#ad51281247d2a1fee0036cfa841008b05">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#ad51281247d2a1fee0036cfa841008b05">cn68xx</a>;
<a name="l05597"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a2749177f85723bfcfa29aa06ab780ec9">05597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a2749177f85723bfcfa29aa06ab780ec9">cn68xxp1</a>;
<a name="l05598"></a><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a8500ad9c4e664763916a32376c2dcd97">05598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hclsthreshold_1_1cvmx__uahcx__ohci0__hclsthreshold__s.html">cvmx_uahcx_ohci0_hclsthreshold_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html#a8500ad9c4e664763916a32376c2dcd97">cnf71xx</a>;
<a name="l05599"></a>05599 };
<a name="l05600"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae624b806f6fd2eb681f67fc3142e930b">05600</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html" title="cvmx_uahc::_ohci0_hclsthreshold">cvmx_uahcx_ohci0_hclsthreshold</a> <a class="code" href="unioncvmx__uahcx__ohci0__hclsthreshold.html" title="cvmx_uahc::_ohci0_hclsthreshold">cvmx_uahcx_ohci0_hclsthreshold_t</a>;
<a name="l05601"></a>05601 <span class="comment"></span>
<a name="l05602"></a>05602 <span class="comment">/**</span>
<a name="l05603"></a>05603 <span class="comment"> * cvmx_uahc#_ohci0_hcperiodcurrented</span>
<a name="l05604"></a>05604 <span class="comment"> *</span>
<a name="l05605"></a>05605 <span class="comment"> * HCPERIODCURRENTED = Host Controller Period Current ED Register</span>
<a name="l05606"></a>05606 <span class="comment"> *</span>
<a name="l05607"></a>05607 <span class="comment"> * The HcPeriodCurrentED register contains the physical address of the current Isochronous or Interrupt Endpoint Descriptor.</span>
<a name="l05608"></a>05608 <span class="comment"> */</span>
<a name="l05609"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html">05609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html" title="cvmx_uahc::_ohci0_hcperiodcurrented">cvmx_uahcx_ohci0_hcperiodcurrented</a> {
<a name="l05610"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a30be1a692a8f7b6a75ca5bf2fe48a0d0">05610</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a30be1a692a8f7b6a75ca5bf2fe48a0d0">u32</a>;
<a name="l05611"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">05611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> {
<a name="l05612"></a>05612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05613"></a>05613 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a5934b71148f2ccfebffec528ad63e21f">pced</a>                         : 28; <span class="comment">/**&lt; PeriodCurrentED. This is used by HC to point to the head of one of the</span>
<a name="l05614"></a>05614 <span class="comment">                                                         Periodic lists which will be processed in the current Frame. The content of</span>
<a name="l05615"></a>05615 <span class="comment">                                                         this register is updated by HC after a periodic ED has been processed. HCD</span>
<a name="l05616"></a>05616 <span class="comment">                                                         may read the content in determining which ED is currently being processed</span>
<a name="l05617"></a>05617 <span class="comment">                                                         at the time of reading. */</span>
<a name="l05618"></a>05618     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a31456f9c1997790b9fa871dfeedc13ab">reserved_0_3</a>                 : 4;
<a name="l05619"></a>05619 <span class="preprocessor">#else</span>
<a name="l05620"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a31456f9c1997790b9fa871dfeedc13ab">05620</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a31456f9c1997790b9fa871dfeedc13ab">reserved_0_3</a>                 : 4;
<a name="l05621"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a5934b71148f2ccfebffec528ad63e21f">05621</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html#a5934b71148f2ccfebffec528ad63e21f">pced</a>                         : 28;
<a name="l05622"></a>05622 <span class="preprocessor">#endif</span>
<a name="l05623"></a>05623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#ad3bcb8daddcee3c16b435470ddbee1a9">s</a>;
<a name="l05624"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a148ed82f582790b55cfe255e22236d97">05624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a148ed82f582790b55cfe255e22236d97">cn61xx</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#aa3e065963af95b674a6ad44ce125dd78">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#aa3e065963af95b674a6ad44ce125dd78">cn63xx</a>;
<a name="l05626"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a9b35b7f95c15d22a636ec6c4d7de6620">05626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a9b35b7f95c15d22a636ec6c4d7de6620">cn63xxp1</a>;
<a name="l05627"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#aeaf844378c81a27591493545caccc8dc">05627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#aeaf844378c81a27591493545caccc8dc">cn66xx</a>;
<a name="l05628"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#abc99dcabf7881dfa40b9cee8f69adb84">05628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#abc99dcabf7881dfa40b9cee8f69adb84">cn68xx</a>;
<a name="l05629"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a88ca76165307cd5076c2daa9b394650e">05629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a88ca76165307cd5076c2daa9b394650e">cn68xxp1</a>;
<a name="l05630"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a5d649dc0d3216b01233d60c5acff4b68">05630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodcurrented_1_1cvmx__uahcx__ohci0__hcperiodcurrented__s.html">cvmx_uahcx_ohci0_hcperiodcurrented_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html#a5d649dc0d3216b01233d60c5acff4b68">cnf71xx</a>;
<a name="l05631"></a>05631 };
<a name="l05632"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a8446e179577a463b4592516b9857c3e9">05632</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html" title="cvmx_uahc::_ohci0_hcperiodcurrented">cvmx_uahcx_ohci0_hcperiodcurrented</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodcurrented.html" title="cvmx_uahc::_ohci0_hcperiodcurrented">cvmx_uahcx_ohci0_hcperiodcurrented_t</a>;
<a name="l05633"></a>05633 <span class="comment"></span>
<a name="l05634"></a>05634 <span class="comment">/**</span>
<a name="l05635"></a>05635 <span class="comment"> * cvmx_uahc#_ohci0_hcperiodicstart</span>
<a name="l05636"></a>05636 <span class="comment"> *</span>
<a name="l05637"></a>05637 <span class="comment"> * HCPERIODICSTART = Host Controller Periodic Start Register</span>
<a name="l05638"></a>05638 <span class="comment"> *</span>
<a name="l05639"></a>05639 <span class="comment"> * The HcPeriodicStart register has a 14-bit programmable value which determines when is the earliest time HC should start processing the periodic list.</span>
<a name="l05640"></a>05640 <span class="comment"> */</span>
<a name="l05641"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html">05641</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html" title="cvmx_uahc::_ohci0_hcperiodicstart">cvmx_uahcx_ohci0_hcperiodicstart</a> {
<a name="l05642"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#ae798280deea0d98d34f351153260d291">05642</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#ae798280deea0d98d34f351153260d291">u32</a>;
<a name="l05643"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">05643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> {
<a name="l05644"></a>05644 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05645"></a>05645 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#af1810c963f3bc55766f992a96ad0e315">reserved_14_31</a>               : 18;
<a name="l05646"></a>05646     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#a40bff8359d295657340fea23c34855b8">ps</a>                           : 14; <span class="comment">/**&lt; PeriodicStart After a hardware reset, this field is cleared. This is then set</span>
<a name="l05647"></a>05647 <span class="comment">                                                         by HCD during the HC initialization. The value is calculated roughly as 10%</span>
<a name="l05648"></a>05648 <span class="comment">                                                         off from HcFmInterval.. A typical value will be 3E67h. When HcFmRemaining</span>
<a name="l05649"></a>05649 <span class="comment">                                                         reaches the value specified, processing of the periodic lists will have</span>
<a name="l05650"></a>05650 <span class="comment">                                                         priority over Control/Bulk processing. HC will therefore start processing</span>
<a name="l05651"></a>05651 <span class="comment">                                                         the Interrupt list after completing the current Control or Bulk transaction</span>
<a name="l05652"></a>05652 <span class="comment">                                                         that is in progress. */</span>
<a name="l05653"></a>05653 <span class="preprocessor">#else</span>
<a name="l05654"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#a40bff8359d295657340fea23c34855b8">05654</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#a40bff8359d295657340fea23c34855b8">ps</a>                           : 14;
<a name="l05655"></a><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#af1810c963f3bc55766f992a96ad0e315">05655</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html#af1810c963f3bc55766f992a96ad0e315">reserved_14_31</a>               : 18;
<a name="l05656"></a>05656 <span class="preprocessor">#endif</span>
<a name="l05657"></a>05657 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a87dc2c81cc416d94cc670b594f22c5cb">s</a>;
<a name="l05658"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a4d060364dc99ad79e2697ee020f88a50">05658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a4d060364dc99ad79e2697ee020f88a50">cn61xx</a>;
<a name="l05659"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#abd4ca3839cc2afc191d67932895aebdc">05659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#abd4ca3839cc2afc191d67932895aebdc">cn63xx</a>;
<a name="l05660"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a0966e3cfcf9018480ba66273ace37411">05660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a0966e3cfcf9018480ba66273ace37411">cn63xxp1</a>;
<a name="l05661"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a013c8c4f596cc5a190276458da1b3512">05661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a013c8c4f596cc5a190276458da1b3512">cn66xx</a>;
<a name="l05662"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a9a1c8eafc466ce9a7c2ea2155714f824">05662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a9a1c8eafc466ce9a7c2ea2155714f824">cn68xx</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a5b254ba9830fe1feb32ec604908aebd6">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a5b254ba9830fe1feb32ec604908aebd6">cn68xxp1</a>;
<a name="l05664"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a9fd5c440f5699c66985b590ba7229e58">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcperiodicstart_1_1cvmx__uahcx__ohci0__hcperiodicstart__s.html">cvmx_uahcx_ohci0_hcperiodicstart_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html#a9fd5c440f5699c66985b590ba7229e58">cnf71xx</a>;
<a name="l05665"></a>05665 };
<a name="l05666"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a28cf73d226e0b8a0ba7b9c78b72ca2c7">05666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html" title="cvmx_uahc::_ohci0_hcperiodicstart">cvmx_uahcx_ohci0_hcperiodicstart</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcperiodicstart.html" title="cvmx_uahc::_ohci0_hcperiodicstart">cvmx_uahcx_ohci0_hcperiodicstart_t</a>;
<a name="l05667"></a>05667 <span class="comment"></span>
<a name="l05668"></a>05668 <span class="comment">/**</span>
<a name="l05669"></a>05669 <span class="comment"> * cvmx_uahc#_ohci0_hcrevision</span>
<a name="l05670"></a>05670 <span class="comment"> *</span>
<a name="l05671"></a>05671 <span class="comment"> * HCREVISION = Host Controller Revision Register</span>
<a name="l05672"></a>05672 <span class="comment"> *</span>
<a name="l05673"></a>05673 <span class="comment"> */</span>
<a name="l05674"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html">05674</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html" title="cvmx_uahc::_ohci0_hcrevision">cvmx_uahcx_ohci0_hcrevision</a> {
<a name="l05675"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a0b12157939069a8b52fe7b4ec3cfffb7">05675</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a0b12157939069a8b52fe7b4ec3cfffb7">u32</a>;
<a name="l05676"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">05676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a> {
<a name="l05677"></a>05677 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05678"></a>05678 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#a0f770ed9c8dc61e1e641b09155406d24">reserved_8_31</a>                : 24;
<a name="l05679"></a>05679     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#abf90ff908db678a0061e36aefb54e4b0">rev</a>                          : 8;  <span class="comment">/**&lt; Revision This read-only field contains the BCD representation of the version</span>
<a name="l05680"></a>05680 <span class="comment">                                                         of the HCI specification that is implemented by this HC. For example, a value</span>
<a name="l05681"></a>05681 <span class="comment">                                                         of 11h corresponds to version 1.1. All of the HC implementations that are</span>
<a name="l05682"></a>05682 <span class="comment">                                                         compliant with this specification will have a value of 10h. */</span>
<a name="l05683"></a>05683 <span class="preprocessor">#else</span>
<a name="l05684"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#abf90ff908db678a0061e36aefb54e4b0">05684</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#abf90ff908db678a0061e36aefb54e4b0">rev</a>                          : 8;
<a name="l05685"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#a0f770ed9c8dc61e1e641b09155406d24">05685</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html#a0f770ed9c8dc61e1e641b09155406d24">reserved_8_31</a>                : 24;
<a name="l05686"></a>05686 <span class="preprocessor">#endif</span>
<a name="l05687"></a>05687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a21d040f23d40a7aa990e5e54b8e3441a">s</a>;
<a name="l05688"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#ac266818b17f40cee437f5be6f98701e5">05688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#ac266818b17f40cee437f5be6f98701e5">cn61xx</a>;
<a name="l05689"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#aa9768b0c0d28ebd8a79ac9287dac6df3">05689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#aa9768b0c0d28ebd8a79ac9287dac6df3">cn63xx</a>;
<a name="l05690"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a4a9b096daacd826f82c4e8713dd61626">05690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a4a9b096daacd826f82c4e8713dd61626">cn63xxp1</a>;
<a name="l05691"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a74c097e42992ca3d4e4577693e8813dd">05691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a74c097e42992ca3d4e4577693e8813dd">cn66xx</a>;
<a name="l05692"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a1d8adf9b6b26891990a7dfecba43e66b">05692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a1d8adf9b6b26891990a7dfecba43e66b">cn68xx</a>;
<a name="l05693"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a950b7e4c97bf2fc8462df66a24e22d38">05693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a950b7e4c97bf2fc8462df66a24e22d38">cn68xxp1</a>;
<a name="l05694"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a8075239d007f58bdee480b4e7e9db045">05694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrevision_1_1cvmx__uahcx__ohci0__hcrevision__s.html">cvmx_uahcx_ohci0_hcrevision_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html#a8075239d007f58bdee480b4e7e9db045">cnf71xx</a>;
<a name="l05695"></a>05695 };
<a name="l05696"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a06fce4626484d8e7f521d1c9c35d3ff2">05696</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html" title="cvmx_uahc::_ohci0_hcrevision">cvmx_uahcx_ohci0_hcrevision</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrevision.html" title="cvmx_uahc::_ohci0_hcrevision">cvmx_uahcx_ohci0_hcrevision_t</a>;
<a name="l05697"></a>05697 <span class="comment"></span>
<a name="l05698"></a>05698 <span class="comment">/**</span>
<a name="l05699"></a>05699 <span class="comment"> * cvmx_uahc#_ohci0_hcrhdescriptora</span>
<a name="l05700"></a>05700 <span class="comment"> *</span>
<a name="l05701"></a>05701 <span class="comment"> * HCRHDESCRIPTORA = Host Controller Root Hub DescriptorA Register</span>
<a name="l05702"></a>05702 <span class="comment"> *</span>
<a name="l05703"></a>05703 <span class="comment"> * The HcRhDescriptorA register is the first register of two describing the characteristics of the Root Hub. Reset values are implementation-specific.</span>
<a name="l05704"></a>05704 <span class="comment"> * The descriptor length (11), descriptor type (0x29), and hub controller current (0) fields of the hub Class Descriptor are emulated by the HCD. All</span>
<a name="l05705"></a>05705 <span class="comment"> * other fields are located in the HcRhDescriptorA and HcRhDescriptorB registers.</span>
<a name="l05706"></a>05706 <span class="comment"> */</span>
<a name="l05707"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html">05707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html" title="cvmx_uahc::_ohci0_hcrhdescriptora">cvmx_uahcx_ohci0_hcrhdescriptora</a> {
<a name="l05708"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a868a6685f13861e957c4c0a75ab9950c">05708</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a868a6685f13861e957c4c0a75ab9950c">u32</a>;
<a name="l05709"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">05709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> {
<a name="l05710"></a>05710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05711"></a>05711 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af01ed9d03c8f007ced71e8afac3ba0c3">potpgt</a>                       : 8;  <span class="comment">/**&lt; PowerOnToPowerGoodTime. This byte specifies the duration HCD has to wait before</span>
<a name="l05712"></a>05712 <span class="comment">                                                         accessing a powered-on port of the Root Hub. It is implementation-specific. The</span>
<a name="l05713"></a>05713 <span class="comment">                                                         unit of time is 2 ms. The duration is calculated as POTPGT * 2 ms. */</span>
<a name="l05714"></a>05714     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a8869a4de3a16413f1bc3b004680b2de8">reserved_13_23</a>               : 11;
<a name="l05715"></a>05715     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a03bfac4a05fb70bde7ca10b53093b0ad">nocp</a>                         : 1;  <span class="comment">/**&lt; NoOverCurrentProtection. This bit describes how the overcurrent status for the</span>
<a name="l05716"></a>05716 <span class="comment">                                                         Root Hub ports are reported. When this bit is cleared, the</span>
<a name="l05717"></a>05717 <span class="comment">                                                         OverCurrentProtectionMode field specifies global or per-port reporting.</span>
<a name="l05718"></a>05718 <span class="comment">                                                         - 0: Over-current status is reported  collectively for all downstream ports</span>
<a name="l05719"></a>05719 <span class="comment">                                                         - 1: No overcurrent protection supported */</span>
<a name="l05720"></a>05720     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a961683159af259f89b5ba6c187c22c26">ocpm</a>                         : 1;  <span class="comment">/**&lt; OverCurrentProtectionMode. This bit describes how the overcurrent status for</span>
<a name="l05721"></a>05721 <span class="comment">                                                         the Root Hub ports are reported. At reset, this fields should reflect the same</span>
<a name="l05722"></a>05722 <span class="comment">                                                         mode as PowerSwitchingMode. This field is valid only if the</span>
<a name="l05723"></a>05723 <span class="comment">                                                         NoOverCurrentProtection field is cleared. 0: over-current status is reported</span>
<a name="l05724"></a>05724 <span class="comment">                                                         collectively for all downstream ports 1: over-current status is reported on a</span>
<a name="l05725"></a>05725 <span class="comment">                                                         per-port basis */</span>
<a name="l05726"></a>05726     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a933c4553113ccbfa31a3d89ed6221c0b">dt</a>                           : 1;  <span class="comment">/**&lt; DeviceType. This bit specifies that the Root Hub is not a compound device. The</span>
<a name="l05727"></a>05727 <span class="comment">                                                         Root Hub is not permitted to be a compound device. This field should always</span>
<a name="l05728"></a>05728 <span class="comment">                                                         read/write 0. */</span>
<a name="l05729"></a>05729     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a4a4a8e94278253937bd1f3c341969b15">psm</a>                          : 1;  <span class="comment">/**&lt; PowerSwitchingMode. This bit is used to specify how the power switching of</span>
<a name="l05730"></a>05730 <span class="comment">                                                         the Root Hub ports is controlled. It is implementation-specific. This field</span>
<a name="l05731"></a>05731 <span class="comment">                                                         is only valid if the NoPowerSwitching field is cleared. 0: all ports are</span>
<a name="l05732"></a>05732 <span class="comment">                                                         powered at the same time. 1: each port is powered individually.  This mode</span>
<a name="l05733"></a>05733 <span class="comment">                                                         allows port power to be controlled by either the global switch or per-port</span>
<a name="l05734"></a>05734 <span class="comment">                                                         switching. If the PortPowerControlMask bit is set, the port responds only</span>
<a name="l05735"></a>05735 <span class="comment">                                                         to port power commands (Set/ClearPortPower). If the port mask is cleared,</span>
<a name="l05736"></a>05736 <span class="comment">                                                         then the port is controlled only by the global power switch</span>
<a name="l05737"></a>05737 <span class="comment">                                                         (Set/ClearGlobalPower). */</span>
<a name="l05738"></a>05738     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af9bcaab389fc337558133295e9830dcf">nps</a>                          : 1;  <span class="comment">/**&lt; NoPowerSwitching These bits are used to specify whether power switching is</span>
<a name="l05739"></a>05739 <span class="comment">                                                         supported or port are always powered. It is implementation-specific. When</span>
<a name="l05740"></a>05740 <span class="comment">                                                         this bit is cleared, the PowerSwitchingMode specifies global or per-port</span>
<a name="l05741"></a>05741 <span class="comment">                                                         switching.</span>
<a name="l05742"></a>05742 <span class="comment">                                                          - 0: Ports are power switched</span>
<a name="l05743"></a>05743 <span class="comment">                                                          - 1: Ports are always powered on when the HC is powered on */</span>
<a name="l05744"></a>05744     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a813e09494074e9f03d41cdc42dfc3076">ndp</a>                          : 8;  <span class="comment">/**&lt; NumberDownstreamPorts. These bits specify the number of downstream ports</span>
<a name="l05745"></a>05745 <span class="comment">                                                         supported by the Root Hub. It is implementation-specific. The minimum number</span>
<a name="l05746"></a>05746 <span class="comment">                                                         of ports is 1. The maximum number of ports supported by OpenHCI is 15. */</span>
<a name="l05747"></a>05747 <span class="preprocessor">#else</span>
<a name="l05748"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a813e09494074e9f03d41cdc42dfc3076">05748</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a813e09494074e9f03d41cdc42dfc3076">ndp</a>                          : 8;
<a name="l05749"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af9bcaab389fc337558133295e9830dcf">05749</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af9bcaab389fc337558133295e9830dcf">nps</a>                          : 1;
<a name="l05750"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a4a4a8e94278253937bd1f3c341969b15">05750</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a4a4a8e94278253937bd1f3c341969b15">psm</a>                          : 1;
<a name="l05751"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a933c4553113ccbfa31a3d89ed6221c0b">05751</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a933c4553113ccbfa31a3d89ed6221c0b">dt</a>                           : 1;
<a name="l05752"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a961683159af259f89b5ba6c187c22c26">05752</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a961683159af259f89b5ba6c187c22c26">ocpm</a>                         : 1;
<a name="l05753"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a03bfac4a05fb70bde7ca10b53093b0ad">05753</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a03bfac4a05fb70bde7ca10b53093b0ad">nocp</a>                         : 1;
<a name="l05754"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a8869a4de3a16413f1bc3b004680b2de8">05754</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#a8869a4de3a16413f1bc3b004680b2de8">reserved_13_23</a>               : 11;
<a name="l05755"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af01ed9d03c8f007ced71e8afac3ba0c3">05755</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html#af01ed9d03c8f007ced71e8afac3ba0c3">potpgt</a>                       : 8;
<a name="l05756"></a>05756 <span class="preprocessor">#endif</span>
<a name="l05757"></a>05757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#ab595f6d89c4b2d35b9e7d7edbd6e98c8">s</a>;
<a name="l05758"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a1329c1ce2fcff9b43b2aba593ba57e1f">05758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a1329c1ce2fcff9b43b2aba593ba57e1f">cn61xx</a>;
<a name="l05759"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#ac782183af35a7a8a6d08093b35d5ab3f">05759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#ac782183af35a7a8a6d08093b35d5ab3f">cn63xx</a>;
<a name="l05760"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#aa6fac9992622986a10a2b217fb809947">05760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#aa6fac9992622986a10a2b217fb809947">cn63xxp1</a>;
<a name="l05761"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a033536a287de6b5a5c0f8f9d06d84879">05761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a033536a287de6b5a5c0f8f9d06d84879">cn66xx</a>;
<a name="l05762"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a8073e92868ad294735c5c609973699e4">05762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a8073e92868ad294735c5c609973699e4">cn68xx</a>;
<a name="l05763"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a635baef6142ac0e00f15d98d33d41423">05763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a635baef6142ac0e00f15d98d33d41423">cn68xxp1</a>;
<a name="l05764"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a75aca67956555f921dbfc5621ca475b1">05764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptora_1_1cvmx__uahcx__ohci0__hcrhdescriptora__s.html">cvmx_uahcx_ohci0_hcrhdescriptora_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html#a75aca67956555f921dbfc5621ca475b1">cnf71xx</a>;
<a name="l05765"></a>05765 };
<a name="l05766"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1b27db9c7c7ccb7d34ccfab18a60dcd4">05766</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html" title="cvmx_uahc::_ohci0_hcrhdescriptora">cvmx_uahcx_ohci0_hcrhdescriptora</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptora.html" title="cvmx_uahc::_ohci0_hcrhdescriptora">cvmx_uahcx_ohci0_hcrhdescriptora_t</a>;
<a name="l05767"></a>05767 <span class="comment"></span>
<a name="l05768"></a>05768 <span class="comment">/**</span>
<a name="l05769"></a>05769 <span class="comment"> * cvmx_uahc#_ohci0_hcrhdescriptorb</span>
<a name="l05770"></a>05770 <span class="comment"> *</span>
<a name="l05771"></a>05771 <span class="comment"> * HCRHDESCRIPTORB = Host Controller Root Hub DescriptorB Register</span>
<a name="l05772"></a>05772 <span class="comment"> *</span>
<a name="l05773"></a>05773 <span class="comment"> * The HcRhDescriptorB register is the second register of two describing the characteristics of the Root Hub. These fields are written during</span>
<a name="l05774"></a>05774 <span class="comment"> * initialization to correspond with the system implementation. Reset values are implementation-specific.</span>
<a name="l05775"></a>05775 <span class="comment"> */</span>
<a name="l05776"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html">05776</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html" title="cvmx_uahc::_ohci0_hcrhdescriptorb">cvmx_uahcx_ohci0_hcrhdescriptorb</a> {
<a name="l05777"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a083cb1d3dc4f31100ef6d7c73449579d">05777</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a083cb1d3dc4f31100ef6d7c73449579d">u32</a>;
<a name="l05778"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">05778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> {
<a name="l05779"></a>05779 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05780"></a>05780 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#aaa12f7212b90e5b4f9652222da7738f2">ppcm</a>                         : 16; <span class="comment">/**&lt; PortPowerControlMask.</span>
<a name="l05781"></a>05781 <span class="comment">                                                         Each bit indicates if a port is affected by a global power control command</span>
<a name="l05782"></a>05782 <span class="comment">                                                         when PowerSwitchingMode is set. When set, the port&apos;s power state is only</span>
<a name="l05783"></a>05783 <span class="comment">                                                         affected by per-port power control (Set/ClearPortPower). When cleared, the</span>
<a name="l05784"></a>05784 <span class="comment">                                                         port is controlled by the global power switch (Set/ClearGlobalPower). If</span>
<a name="l05785"></a>05785 <span class="comment">                                                         the device is configured to global switching mode (PowerSwitchingMode=0),</span>
<a name="l05786"></a>05786 <span class="comment">                                                         this field is not valid.</span>
<a name="l05787"></a>05787 <span class="comment">                                                            bit 0: Reserved</span>
<a name="l05788"></a>05788 <span class="comment">                                                            bit 1: Ganged-power mask on Port \#1</span>
<a name="l05789"></a>05789 <span class="comment">                                                            bit 2: Ganged-power mask on Port \#2</span>
<a name="l05790"></a>05790 <span class="comment">                                                            - ...</span>
<a name="l05791"></a>05791 <span class="comment">                                                            bit15: Ganged-power mask on Port \#15 */</span>
<a name="l05792"></a>05792     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#ac2890e88f97226dfa30ad9c840fbd932">dr</a>                           : 16; <span class="comment">/**&lt; DeviceRemovable.</span>
<a name="l05793"></a>05793 <span class="comment">                                                         Each bit is dedicated to a port of the Root Hub. When cleared,the attached</span>
<a name="l05794"></a>05794 <span class="comment">                                                         device is removable. When set, the attached device is not removable.</span>
<a name="l05795"></a>05795 <span class="comment">                                                             bit 0: Reserved</span>
<a name="l05796"></a>05796 <span class="comment">                                                             bit 1: Device attached to Port \#1</span>
<a name="l05797"></a>05797 <span class="comment">                                                             bit 2: Device attached to Port \#2</span>
<a name="l05798"></a>05798 <span class="comment">                                                             - ...</span>
<a name="l05799"></a>05799 <span class="comment">                                                             bit15: Device attached to Port \#15 */</span>
<a name="l05800"></a>05800 <span class="preprocessor">#else</span>
<a name="l05801"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#ac2890e88f97226dfa30ad9c840fbd932">05801</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#ac2890e88f97226dfa30ad9c840fbd932">dr</a>                           : 16;
<a name="l05802"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#aaa12f7212b90e5b4f9652222da7738f2">05802</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html#aaa12f7212b90e5b4f9652222da7738f2">ppcm</a>                         : 16;
<a name="l05803"></a>05803 <span class="preprocessor">#endif</span>
<a name="l05804"></a>05804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a3405007e24973e6d443be1aea8bc1c47">s</a>;
<a name="l05805"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a75a96cae9f0ea19bc8f2d590403ef2b6">05805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a75a96cae9f0ea19bc8f2d590403ef2b6">cn61xx</a>;
<a name="l05806"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac0f7816a153f715de7719f66389d8321">05806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac0f7816a153f715de7719f66389d8321">cn63xx</a>;
<a name="l05807"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac5cac5b354d553955e7c679b4130bb08">05807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac5cac5b354d553955e7c679b4130bb08">cn63xxp1</a>;
<a name="l05808"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#aa9a541f0200f5b2c9ce13d8bff8f17c4">05808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#aa9a541f0200f5b2c9ce13d8bff8f17c4">cn66xx</a>;
<a name="l05809"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a1af9e0c4eea98bde0d059771ffed544c">05809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a1af9e0c4eea98bde0d059771ffed544c">cn68xx</a>;
<a name="l05810"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a8c48e18e141de111fe61f957255315ce">05810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#a8c48e18e141de111fe61f957255315ce">cn68xxp1</a>;
<a name="l05811"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac32027a148f75dfe66a9fb64aeae64c2">05811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhdescriptorb_1_1cvmx__uahcx__ohci0__hcrhdescriptorb__s.html">cvmx_uahcx_ohci0_hcrhdescriptorb_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html#ac32027a148f75dfe66a9fb64aeae64c2">cnf71xx</a>;
<a name="l05812"></a>05812 };
<a name="l05813"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aae79da11c4546c2cec664988ad63ec4b">05813</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html" title="cvmx_uahc::_ohci0_hcrhdescriptorb">cvmx_uahcx_ohci0_hcrhdescriptorb</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhdescriptorb.html" title="cvmx_uahc::_ohci0_hcrhdescriptorb">cvmx_uahcx_ohci0_hcrhdescriptorb_t</a>;
<a name="l05814"></a>05814 <span class="comment"></span>
<a name="l05815"></a>05815 <span class="comment">/**</span>
<a name="l05816"></a>05816 <span class="comment"> * cvmx_uahc#_ohci0_hcrhportstatus#</span>
<a name="l05817"></a>05817 <span class="comment"> *</span>
<a name="l05818"></a>05818 <span class="comment"> * HCRHPORTSTATUSX = Host Controller Root Hub Port X Status Registers</span>
<a name="l05819"></a>05819 <span class="comment"> *</span>
<a name="l05820"></a>05820 <span class="comment"> * The HcRhPortStatus[1:NDP] register is used to control and report port events on a per-port basis. NumberDownstreamPorts represents the number</span>
<a name="l05821"></a>05821 <span class="comment"> * of HcRhPortStatus registers that are implemented in hardware. The lower word is used to reflect the port status, whereas the upper word reflects</span>
<a name="l05822"></a>05822 <span class="comment"> * the status change bits. Some status bits are implemented with special write behavior (see below). If a transaction (token through handshake) is</span>
<a name="l05823"></a>05823 <span class="comment"> * in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction completes.</span>
<a name="l05824"></a>05824 <span class="comment"> * Reserved bits should always be written &apos;0&apos;.</span>
<a name="l05825"></a>05825 <span class="comment"> */</span>
<a name="l05826"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html">05826</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html" title="cvmx_uahc::_ohci0_hcrhportstatus#">cvmx_uahcx_ohci0_hcrhportstatusx</a> {
<a name="l05827"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a1085355144dcf0167f1fea60bda5170e">05827</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a1085355144dcf0167f1fea60bda5170e">u32</a>;
<a name="l05828"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">05828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> {
<a name="l05829"></a>05829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a1c4830d986fd388e71643e8453f11605">reserved_21_31</a>               : 11;
<a name="l05831"></a>05831     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b6403cf71f50427d8af9c6ccc84af78">prsc</a>                         : 1;  <span class="comment">/**&lt; PortResetStatusChange. This bit is set at the end of the 10-ms port reset</span>
<a name="l05832"></a>05832 <span class="comment">                                                         signal. The HCD writes a &apos;1&apos; to clear this bit. Writing a &apos;0&apos; has no effect.</span>
<a name="l05833"></a>05833 <span class="comment">                                                            0 = port reset is not complete</span>
<a name="l05834"></a>05834 <span class="comment">                                                            1 = port reset is complete */</span>
<a name="l05835"></a>05835     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#adaebe57e8adcc2760fa1848a2b7bd5f8">ocic</a>                         : 1;  <span class="comment">/**&lt; PortOverCurrentIndicatorChange. This bit is valid only if overcurrent</span>
<a name="l05836"></a>05836 <span class="comment">                                                         conditions are reported on a per-port basis. This bit is set when Root Hub</span>
<a name="l05837"></a>05837 <span class="comment">                                                         changes the PortOverCurrentIndicator bit. The HCD writes a &apos;1&apos; to clear this</span>
<a name="l05838"></a>05838 <span class="comment">                                                         bit. Writing a  &apos;0&apos;  has no effect.</span>
<a name="l05839"></a>05839 <span class="comment">                                                            0 = no change in PortOverCurrentIndicator</span>
<a name="l05840"></a>05840 <span class="comment">                                                            1 = PortOverCurrentIndicator has changed */</span>
<a name="l05841"></a>05841     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ab62a1b004b7786f8e86c14de4cd4e99d">pssc</a>                         : 1;  <span class="comment">/**&lt; PortSuspendStatusChange. This bit is set when the full resume sequence has</span>
<a name="l05842"></a>05842 <span class="comment">                                                         been completed. This sequence includes the 20-s resume pulse, LS EOP, and</span>
<a name="l05843"></a>05843 <span class="comment">                                                         3-ms resychronization delay.</span>
<a name="l05844"></a>05844 <span class="comment">                                                         The HCD writes a &apos;1&apos; to clear this bit. Writing a &apos;0&apos; has no effect. This</span>
<a name="l05845"></a>05845 <span class="comment">                                                         bit is also cleared when ResetStatusChange is set.</span>
<a name="l05846"></a>05846 <span class="comment">                                                            0 = resume is not completed</span>
<a name="l05847"></a>05847 <span class="comment">                                                            1 = resume completed */</span>
<a name="l05848"></a>05848     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aba47938f3534b1542e84af10e2d30a0e">pesc</a>                         : 1;  <span class="comment">/**&lt; PortEnableStatusChange. This bit is set when hardware events cause the</span>
<a name="l05849"></a>05849 <span class="comment">                                                         PortEnableStatus bit to be cleared. Changes from HCD writes do not set this</span>
<a name="l05850"></a>05850 <span class="comment">                                                         bit. The HCD writes a &apos;1&apos; to clear this bit. Writing a &apos;0&apos; has no effect.</span>
<a name="l05851"></a>05851 <span class="comment">                                                           0 = no change in PortEnableStatus</span>
<a name="l05852"></a>05852 <span class="comment">                                                           1 = change in PortEnableStatus */</span>
<a name="l05853"></a>05853     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa0e4ce982397a4ef458da04f7aa3d7f0">csc</a>                          : 1;  <span class="comment">/**&lt; ConnectStatusChange. This bit is set whenever a connect or disconnect event</span>
<a name="l05854"></a>05854 <span class="comment">                                                         occurs. The HCD writes a &apos;1&apos; to clear this bit. Writing a &apos;0&apos; has no</span>
<a name="l05855"></a>05855 <span class="comment">                                                         effect. If CurrentConnectStatus is cleared when a SetPortReset,SetPortEnable,</span>
<a name="l05856"></a>05856 <span class="comment">                                                         or SetPortSuspend write occurs, this bit is set to force the driver to</span>
<a name="l05857"></a>05857 <span class="comment">                                                         re-evaluate the connection status since these writes should not occur if the</span>
<a name="l05858"></a>05858 <span class="comment">                                                         port is disconnected.</span>
<a name="l05859"></a>05859 <span class="comment">                                                           0 = no change in CurrentConnectStatus</span>
<a name="l05860"></a>05860 <span class="comment">                                                           1 = change in CurrentConnectStatus</span>
<a name="l05861"></a>05861 <span class="comment">                                                         Note: If the DeviceRemovable[NDP] bit is set, this bit is set only after a</span>
<a name="l05862"></a>05862 <span class="comment">                                                          Root Hub reset to inform the system that the device is attached. Description */</span>
<a name="l05863"></a>05863     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a7bac2434e6cd5d9bcac19986c7ab4703">reserved_10_15</a>               : 6;
<a name="l05864"></a>05864     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae21997497612aaa9b4a052bd11e02af0">lsda</a>                         : 1;  <span class="comment">/**&lt; (read) LowSpeedDeviceAttached. This bit indicates the speed of the device</span>
<a name="l05865"></a>05865 <span class="comment">                                                              attached to this port. When set, a Low Speed device is attached to this</span>
<a name="l05866"></a>05866 <span class="comment">                                                              port. When clear, a Full Speed device is attached to this port. This</span>
<a name="l05867"></a>05867 <span class="comment">                                                              field is valid only when the CurrentConnectStatus is set.</span>
<a name="l05868"></a>05868 <span class="comment">                                                                 0 = full speed device attached</span>
<a name="l05869"></a>05869 <span class="comment">                                                                 1 = low speed device attached</span>
<a name="l05870"></a>05870 <span class="comment">                                                         (write) ClearPortPower. The HCD clears the PortPowerStatus bit by writing a</span>
<a name="l05871"></a>05871 <span class="comment">                                                              &apos;1&apos; to this bit. Writing a &apos;0&apos; has no effect. */</span>
<a name="l05872"></a>05872     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a2cb7796b742dc3943fc70290142db2e7">pps</a>                          : 1;  <span class="comment">/**&lt; (read) PortPowerStatus. This bit reflects the port&apos;s power status, regardless</span>
<a name="l05873"></a>05873 <span class="comment">                                                             of the type of power switching implemented. This bit is cleared if an</span>
<a name="l05874"></a>05874 <span class="comment">                                                             overcurrent condition is detected. HCD sets this bit by writing</span>
<a name="l05875"></a>05875 <span class="comment">                                                             SetPortPower or SetGlobalPower. HCD clears this bit by writing</span>
<a name="l05876"></a>05876 <span class="comment">                                                             ClearPortPower or ClearGlobalPower. Which power control switches are</span>
<a name="l05877"></a>05877 <span class="comment">                                                             enabled is determined by PowerSwitchingMode and PortPortControlMask[NDP].</span>
<a name="l05878"></a>05878 <span class="comment">                                                             In global switching mode (PowerSwitchingMode=0), only Set/ClearGlobalPower</span>
<a name="l05879"></a>05879 <span class="comment">                                                               controls this bit. In per-port power switching (PowerSwitchingMode=1),</span>
<a name="l05880"></a>05880 <span class="comment">                                                               if the PortPowerControlMask[NDP] bit for the port is set, only</span>
<a name="l05881"></a>05881 <span class="comment">                                                               Set/ClearPortPower commands are enabled. If the mask is not set, only</span>
<a name="l05882"></a>05882 <span class="comment">                                                               Set/ClearGlobalPower commands are enabled. When port power is disabled,</span>
<a name="l05883"></a>05883 <span class="comment">                                                               CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and</span>
<a name="l05884"></a>05884 <span class="comment">                                                               PortResetStatus should be reset.</span>
<a name="l05885"></a>05885 <span class="comment">                                                                  0 = port power is off</span>
<a name="l05886"></a>05886 <span class="comment">                                                                  1 = port power is on</span>
<a name="l05887"></a>05887 <span class="comment">                                                         (write) SetPortPower. The HCD writes a &apos;1&apos; to set the PortPowerStatus bit.</span>
<a name="l05888"></a>05888 <span class="comment">                                                               Writing a &apos;0&apos; has no effect. Note: This bit is always reads &apos;1&apos;</span>
<a name="l05889"></a>05889 <span class="comment">                                                               if power switching is not supported. */</span>
<a name="l05890"></a>05890     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a67c9631d0c44a78987b4413250ccc5f0">reserved_5_7</a>                 : 3;
<a name="l05891"></a>05891     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#acc3eb8c34b972629608a8a4de9d041ee">prs</a>                          : 1;  <span class="comment">/**&lt; (read) PortResetStatus. When this bit is set by a write to SetPortReset, port</span>
<a name="l05892"></a>05892 <span class="comment">                                                               reset signaling is asserted. When reset is completed, this bit is</span>
<a name="l05893"></a>05893 <span class="comment">                                                               cleared when PortResetStatusChange is set. This bit cannot be set if</span>
<a name="l05894"></a>05894 <span class="comment">                                                               CurrentConnectStatus is cleared.</span>
<a name="l05895"></a>05895 <span class="comment">                                                                  0 = port reset signal is not active</span>
<a name="l05896"></a>05896 <span class="comment">                                                               1 = port reset signal is active</span>
<a name="l05897"></a>05897 <span class="comment">                                                         (write) SetPortReset. The HCD sets the port reset signaling by writing a &apos;1&apos;</span>
<a name="l05898"></a>05898 <span class="comment">                                                               to this bit. Writing a &apos;0&apos;has no effect. If CurrentConnectStatus is</span>
<a name="l05899"></a>05899 <span class="comment">                                                               cleared, this write does not set PortResetStatus, but instead sets</span>
<a name="l05900"></a>05900 <span class="comment">                                                               ConnectStatusChange. This informs the driver that it attempted to reset</span>
<a name="l05901"></a>05901 <span class="comment">                                                               a disconnected port. Description */</span>
<a name="l05902"></a>05902     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b1d91fe512b41dcc5ae7b6db6cc15eb">poci</a>                         : 1;  <span class="comment">/**&lt; (read) PortOverCurrentIndicator. This bit is only valid when the Root Hub is</span>
<a name="l05903"></a>05903 <span class="comment">                                                                configured in such a way that overcurrent conditions are reported on a</span>
<a name="l05904"></a>05904 <span class="comment">                                                                per-port basis. If per-port overcurrent reporting is not supported, this</span>
<a name="l05905"></a>05905 <span class="comment">                                                                bit is set to 0. If cleared, all power operations are normal for this</span>
<a name="l05906"></a>05906 <span class="comment">                                                                port. If set, an overcurrent condition exists on this port. This bit</span>
<a name="l05907"></a>05907 <span class="comment">                                                                always reflects the overcurrent input signal</span>
<a name="l05908"></a>05908 <span class="comment">                                                                  0 = no overcurrent condition.</span>
<a name="l05909"></a>05909 <span class="comment">                                                                  1 = overcurrent condition detected.</span>
<a name="l05910"></a>05910 <span class="comment">                                                         (write) ClearSuspendStatus. The HCD writes a &apos;1&apos; to initiate a resume.</span>
<a name="l05911"></a>05911 <span class="comment">                                                                 Writing  a &apos;0&apos; has no effect. A resume is initiated only if</span>
<a name="l05912"></a>05912 <span class="comment">                                                                 PortSuspendStatus is set. */</span>
<a name="l05913"></a>05913     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a5c48043dfbfd2a22987b441fe6d9baed">pss</a>                          : 1;  <span class="comment">/**&lt; (read) PortSuspendStatus. This bit indicates the port is suspended or in the</span>
<a name="l05914"></a>05914 <span class="comment">                                                              resume sequence. It is set by a SetSuspendState write and cleared when</span>
<a name="l05915"></a>05915 <span class="comment">                                                              PortSuspendStatusChange is set at the end of the resume interval. This</span>
<a name="l05916"></a>05916 <span class="comment">                                                              bit cannot be set if CurrentConnectStatus is cleared. This bit is also</span>
<a name="l05917"></a>05917 <span class="comment">                                                              cleared when PortResetStatusChange is set at the end of the port reset</span>
<a name="l05918"></a>05918 <span class="comment">                                                              or when the HC is placed in the USBRESUME state. If an upstream resume is</span>
<a name="l05919"></a>05919 <span class="comment">                                                              in progress, it should propagate to the HC.</span>
<a name="l05920"></a>05920 <span class="comment">                                                                 0 = port is not suspended</span>
<a name="l05921"></a>05921 <span class="comment">                                                                 1 = port is suspended</span>
<a name="l05922"></a>05922 <span class="comment">                                                         (write) SetPortSuspend. The HCD sets the PortSuspendStatus bit by writing a</span>
<a name="l05923"></a>05923 <span class="comment">                                                              &apos;1&apos; to this bit. Writing a &apos;0&apos; has no effect. If CurrentConnectStatus</span>
<a name="l05924"></a>05924 <span class="comment">                                                                is cleared, this write does not set PortSuspendStatus; instead it sets</span>
<a name="l05925"></a>05925 <span class="comment">                                                                ConnectStatusChange.This informs the driver that it attempted to suspend</span>
<a name="l05926"></a>05926 <span class="comment">                                                                a disconnected port. */</span>
<a name="l05927"></a>05927     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae81bad57430fa171e3129df8d15c2d4a">pes</a>                          : 1;  <span class="comment">/**&lt; (read) PortEnableStatus. This bit indicates whether the port is enabled or</span>
<a name="l05928"></a>05928 <span class="comment">                                                              disabled. The Root Hub may clear this bit when an overcurrent condition,</span>
<a name="l05929"></a>05929 <span class="comment">                                                              disconnect event, switched-off power, or operational bus error such</span>
<a name="l05930"></a>05930 <span class="comment">                                                              as babble is detected. This change also causes PortEnabledStatusChange</span>
<a name="l05931"></a>05931 <span class="comment">                                                              to be set. HCD sets this bit by writing SetPortEnable and clears it by</span>
<a name="l05932"></a>05932 <span class="comment">                                                              writing ClearPortEnable. This bit cannot be set when CurrentConnectStatus</span>
<a name="l05933"></a>05933 <span class="comment">                                                              is cleared. This bit is also set, if not already, at the completion of a</span>
<a name="l05934"></a>05934 <span class="comment">                                                              port reset when ResetStatusChange is set or port suspend when</span>
<a name="l05935"></a>05935 <span class="comment">                                                              SuspendStatusChange is set.</span>
<a name="l05936"></a>05936 <span class="comment">                                                                0 = port is disabled</span>
<a name="l05937"></a>05937 <span class="comment">                                                                1 = port is enabled</span>
<a name="l05938"></a>05938 <span class="comment">                                                         (write) SetPortEnable. The HCD sets PortEnableStatus by writing a &apos;1&apos;.</span>
<a name="l05939"></a>05939 <span class="comment">                                                              Writing a &apos;0&apos; has no effect. If CurrentConnectStatus is cleared, this</span>
<a name="l05940"></a>05940 <span class="comment">                                                              write does not set PortEnableStatus, but instead sets ConnectStatusChange.</span>
<a name="l05941"></a>05941 <span class="comment">                                                              This informs the driver that it attempted to enable a disconnected port. */</span>
<a name="l05942"></a>05942     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa068bdd1b5486d857d5b4c88492fab0a">ccs</a>                          : 1;  <span class="comment">/**&lt; (read) CurrentConnectStatus. This bit reflects the current state of the</span>
<a name="l05943"></a>05943 <span class="comment">                                                               downstream port.</span>
<a name="l05944"></a>05944 <span class="comment">                                                                 0 = no device connected</span>
<a name="l05945"></a>05945 <span class="comment">                                                                 1 = device connected</span>
<a name="l05946"></a>05946 <span class="comment">                                                         (write) ClearPortEnable.</span>
<a name="l05947"></a>05947 <span class="comment">                                                                The HCD writes a &apos;1&apos; to this bit to clear the PortEnableStatus bit.</span>
<a name="l05948"></a>05948 <span class="comment">                                                                Writing a &apos;0&apos; has no effect. The CurrentConnectStatus is not</span>
<a name="l05949"></a>05949 <span class="comment">                                                                affected by any write.</span>
<a name="l05950"></a>05950 <span class="comment">                                                          Note: This bit is always read &apos;1b&apos; when the attached device is</span>
<a name="l05951"></a>05951 <span class="comment">                                                                nonremovable (DeviceRemoveable[NDP]). */</span>
<a name="l05952"></a>05952 <span class="preprocessor">#else</span>
<a name="l05953"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa068bdd1b5486d857d5b4c88492fab0a">05953</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa068bdd1b5486d857d5b4c88492fab0a">ccs</a>                          : 1;
<a name="l05954"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae81bad57430fa171e3129df8d15c2d4a">05954</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae81bad57430fa171e3129df8d15c2d4a">pes</a>                          : 1;
<a name="l05955"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a5c48043dfbfd2a22987b441fe6d9baed">05955</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a5c48043dfbfd2a22987b441fe6d9baed">pss</a>                          : 1;
<a name="l05956"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b1d91fe512b41dcc5ae7b6db6cc15eb">05956</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b1d91fe512b41dcc5ae7b6db6cc15eb">poci</a>                         : 1;
<a name="l05957"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#acc3eb8c34b972629608a8a4de9d041ee">05957</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#acc3eb8c34b972629608a8a4de9d041ee">prs</a>                          : 1;
<a name="l05958"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a67c9631d0c44a78987b4413250ccc5f0">05958</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a67c9631d0c44a78987b4413250ccc5f0">reserved_5_7</a>                 : 3;
<a name="l05959"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a2cb7796b742dc3943fc70290142db2e7">05959</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a2cb7796b742dc3943fc70290142db2e7">pps</a>                          : 1;
<a name="l05960"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae21997497612aaa9b4a052bd11e02af0">05960</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ae21997497612aaa9b4a052bd11e02af0">lsda</a>                         : 1;
<a name="l05961"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a7bac2434e6cd5d9bcac19986c7ab4703">05961</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a7bac2434e6cd5d9bcac19986c7ab4703">reserved_10_15</a>               : 6;
<a name="l05962"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa0e4ce982397a4ef458da04f7aa3d7f0">05962</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aa0e4ce982397a4ef458da04f7aa3d7f0">csc</a>                          : 1;
<a name="l05963"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aba47938f3534b1542e84af10e2d30a0e">05963</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#aba47938f3534b1542e84af10e2d30a0e">pesc</a>                         : 1;
<a name="l05964"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ab62a1b004b7786f8e86c14de4cd4e99d">05964</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#ab62a1b004b7786f8e86c14de4cd4e99d">pssc</a>                         : 1;
<a name="l05965"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#adaebe57e8adcc2760fa1848a2b7bd5f8">05965</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#adaebe57e8adcc2760fa1848a2b7bd5f8">ocic</a>                         : 1;
<a name="l05966"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b6403cf71f50427d8af9c6ccc84af78">05966</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a9b6403cf71f50427d8af9c6ccc84af78">prsc</a>                         : 1;
<a name="l05967"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a1c4830d986fd388e71643e8453f11605">05967</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html#a1c4830d986fd388e71643e8453f11605">reserved_21_31</a>               : 11;
<a name="l05968"></a>05968 <span class="preprocessor">#endif</span>
<a name="l05969"></a>05969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a0932548b2d947e8a4236bd2a85acd508">s</a>;
<a name="l05970"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a783eab4d452fa55e856551d459a69086">05970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a783eab4d452fa55e856551d459a69086">cn61xx</a>;
<a name="l05971"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ae1ce1262e379d1c2b28fde5561d2e6d7">05971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ae1ce1262e379d1c2b28fde5561d2e6d7">cn63xx</a>;
<a name="l05972"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a80a80b73ae46b20d4b790a98d8a1f7a7">05972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a80a80b73ae46b20d4b790a98d8a1f7a7">cn63xxp1</a>;
<a name="l05973"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#aa9e81afdd43f1695bb932b4e10cd58fe">05973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#aa9e81afdd43f1695bb932b4e10cd58fe">cn66xx</a>;
<a name="l05974"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a83250de6540f93d09f46c6c938e6817a">05974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#a83250de6540f93d09f46c6c938e6817a">cn68xx</a>;
<a name="l05975"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ae1cab997fa7c1908ebfd44a5e588374a">05975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ae1cab997fa7c1908ebfd44a5e588374a">cn68xxp1</a>;
<a name="l05976"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ade3004baea7b50e6e4f729f85e212563">05976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhportstatusx_1_1cvmx__uahcx__ohci0__hcrhportstatusx__s.html">cvmx_uahcx_ohci0_hcrhportstatusx_s</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html#ade3004baea7b50e6e4f729f85e212563">cnf71xx</a>;
<a name="l05977"></a>05977 };
<a name="l05978"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aa7d6a20fd6628fb59fdcd3930179995b">05978</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html" title="cvmx_uahc::_ohci0_hcrhportstatus#">cvmx_uahcx_ohci0_hcrhportstatusx</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhportstatusx.html" title="cvmx_uahc::_ohci0_hcrhportstatus#">cvmx_uahcx_ohci0_hcrhportstatusx_t</a>;
<a name="l05979"></a>05979 <span class="comment"></span>
<a name="l05980"></a>05980 <span class="comment">/**</span>
<a name="l05981"></a>05981 <span class="comment"> * cvmx_uahc#_ohci0_hcrhstatus</span>
<a name="l05982"></a>05982 <span class="comment"> *</span>
<a name="l05983"></a>05983 <span class="comment"> * HCRHSTATUS = Host Controller Root Hub Status Register</span>
<a name="l05984"></a>05984 <span class="comment"> *</span>
<a name="l05985"></a>05985 <span class="comment"> * The HcRhStatus register is divided into two parts. The lower word of a Dword represents the Hub Status field and the upper word represents the Hub</span>
<a name="l05986"></a>05986 <span class="comment"> * Status Change field. Reserved bits should always be written &apos;0&apos;.</span>
<a name="l05987"></a>05987 <span class="comment"> */</span>
<a name="l05988"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html">05988</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html" title="cvmx_uahc::_ohci0_hcrhstatus">cvmx_uahcx_ohci0_hcrhstatus</a> {
<a name="l05989"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a0186336831f4917d8d7eb2cd1b48dd7e">05989</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a0186336831f4917d8d7eb2cd1b48dd7e">u32</a>;
<a name="l05990"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">05990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a> {
<a name="l05991"></a>05991 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05992"></a>05992 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a02b2e07ecbfe421f8aae851afffe300c">crwe</a>                         : 1;  <span class="comment">/**&lt; (write) ClearRemoteWakeupEnable Writing a &apos;1&apos; clears DeviceRemoveWakeupEnable.</span>
<a name="l05993"></a>05993 <span class="comment">                                                         Writing a &apos;0&apos; has no effect. */</span>
<a name="l05994"></a>05994     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a6d1e3479fadcf73c7ae87a44189fc834">reserved_18_30</a>               : 13;
<a name="l05995"></a>05995     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a5e19cb6abe9cebe1ac8578c4080c666f">ccic</a>                         : 1;  <span class="comment">/**&lt; OverCurrentIndicatorChange. This bit is set by hardware when a change has</span>
<a name="l05996"></a>05996 <span class="comment">                                                         occurred to the OCI field of this register. The HCD clears this bit by</span>
<a name="l05997"></a>05997 <span class="comment">                                                         writing a &apos;1&apos;. Writing a &apos;0&apos; has no effect. */</span>
<a name="l05998"></a>05998     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a0a7260c34785830c80ce245d01ec2bb7">lpsc</a>                         : 1;  <span class="comment">/**&lt; (read) LocalPowerStatusChange. The Root Hub does not support the local power</span>
<a name="l05999"></a>05999 <span class="comment">                                                                status feature; thus, this bit is always read as &apos;0&apos;.</span>
<a name="l06000"></a>06000 <span class="comment">                                                         (write) SetGlobalPower In global power mode (PowerSwitchingMode=0), This bit</span>
<a name="l06001"></a>06001 <span class="comment">                                                                 is written to &apos;1&apos; to turn on power to all ports (clear PortPowerStatus).</span>
<a name="l06002"></a>06002 <span class="comment">                                                                 In per-port power mode, it sets PortPowerStatus only on ports whose</span>
<a name="l06003"></a>06003 <span class="comment">                                                                 PortPowerControlMask bit is not set. Writing a &apos;0&apos; has no effect. */</span>
<a name="l06004"></a>06004     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aca846dff196cdbf3b31f114069ca8b4f">drwe</a>                         : 1;  <span class="comment">/**&lt; (read) DeviceRemoteWakeupEnable. This bit enables a ConnectStatusChange bit as</span>
<a name="l06005"></a>06005 <span class="comment">                                                                a resume event, causing a USBSUSPEND to USBRESUME state transition and</span>
<a name="l06006"></a>06006 <span class="comment">                                                                setting the ResumeDetected interrupt. 0 = ConnectStatusChange is not a</span>
<a name="l06007"></a>06007 <span class="comment">                                                                remote wakeup event. 1 = ConnectStatusChange is a remote wakeup event.</span>
<a name="l06008"></a>06008 <span class="comment">                                                         (write) SetRemoteWakeupEnable Writing a &apos;1&apos; sets DeviceRemoveWakeupEnable.</span>
<a name="l06009"></a>06009 <span class="comment">                                                                 Writing a &apos;0&apos; has no effect. */</span>
<a name="l06010"></a>06010     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aa9bec30c99973f30896a80183a4b5297">reserved_2_14</a>                : 13;
<a name="l06011"></a>06011     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fd13aa0ebd557ddf09a76da797f0a2f">oci</a>                          : 1;  <span class="comment">/**&lt; OverCurrentIndicator. This bit reports overcurrent conditions when the global</span>
<a name="l06012"></a>06012 <span class="comment">                                                         reporting is implemented. When set, an overcurrent condition exists. When</span>
<a name="l06013"></a>06013 <span class="comment">                                                         cleared, all power operations are normal. If per-port overcurrent protection</span>
<a name="l06014"></a>06014 <span class="comment">                                                         is implemented this bit is always &apos;0&apos; */</span>
<a name="l06015"></a>06015     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fbf9e439aa9d9c4fd21b9afac630374">lps</a>                          : 1;  <span class="comment">/**&lt; (read)  LocalPowerStatus. The Root Hub does not support the local power status</span>
<a name="l06016"></a>06016 <span class="comment">                                                                 feature; thus, this bit is always read as &apos;0.</span>
<a name="l06017"></a>06017 <span class="comment">                                                         (write) ClearGlobalPower. In global power mode (PowerSwitchingMode=0), This</span>
<a name="l06018"></a>06018 <span class="comment">                                                                 bit is written to &apos;1&apos; to turn off power to all ports</span>
<a name="l06019"></a>06019 <span class="comment">                                                                 (clear PortPowerStatus). In per-port power mode, it clears</span>
<a name="l06020"></a>06020 <span class="comment">                                                                 PortPowerStatus only on ports whose PortPowerControlMask bit is not</span>
<a name="l06021"></a>06021 <span class="comment">                                                                 set. Writing a &apos;0&apos; has no effect. Description */</span>
<a name="l06022"></a>06022 <span class="preprocessor">#else</span>
<a name="l06023"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fbf9e439aa9d9c4fd21b9afac630374">06023</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fbf9e439aa9d9c4fd21b9afac630374">lps</a>                          : 1;
<a name="l06024"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fd13aa0ebd557ddf09a76da797f0a2f">06024</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a9fd13aa0ebd557ddf09a76da797f0a2f">oci</a>                          : 1;
<a name="l06025"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aa9bec30c99973f30896a80183a4b5297">06025</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aa9bec30c99973f30896a80183a4b5297">reserved_2_14</a>                : 13;
<a name="l06026"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aca846dff196cdbf3b31f114069ca8b4f">06026</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#aca846dff196cdbf3b31f114069ca8b4f">drwe</a>                         : 1;
<a name="l06027"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a0a7260c34785830c80ce245d01ec2bb7">06027</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a0a7260c34785830c80ce245d01ec2bb7">lpsc</a>                         : 1;
<a name="l06028"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a5e19cb6abe9cebe1ac8578c4080c666f">06028</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a5e19cb6abe9cebe1ac8578c4080c666f">ccic</a>                         : 1;
<a name="l06029"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a6d1e3479fadcf73c7ae87a44189fc834">06029</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a6d1e3479fadcf73c7ae87a44189fc834">reserved_18_30</a>               : 13;
<a name="l06030"></a><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a02b2e07ecbfe421f8aae851afffe300c">06030</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html#a02b2e07ecbfe421f8aae851afffe300c">crwe</a>                         : 1;
<a name="l06031"></a>06031 <span class="preprocessor">#endif</span>
<a name="l06032"></a>06032 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#ac5dd5b0d05aa9c9be787773682a6e710">s</a>;
<a name="l06033"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#aae8e289e91d3bb476288f27e75891ed1">06033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#aae8e289e91d3bb476288f27e75891ed1">cn61xx</a>;
<a name="l06034"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a5fe529b7ba9c8b9c43268d1385822801">06034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a5fe529b7ba9c8b9c43268d1385822801">cn63xx</a>;
<a name="l06035"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#aae08adb98cefc12f20b0da076e233fb6">06035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#aae08adb98cefc12f20b0da076e233fb6">cn63xxp1</a>;
<a name="l06036"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a18a955eec56a3e82414c85af9b39bce2">06036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a18a955eec56a3e82414c85af9b39bce2">cn66xx</a>;
<a name="l06037"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#af08e8521c67994b8c74989176ae0fa89">06037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#af08e8521c67994b8c74989176ae0fa89">cn68xx</a>;
<a name="l06038"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a2b2ba14e30e540a172bd3e10c179e91c">06038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#a2b2ba14e30e540a172bd3e10c179e91c">cn68xxp1</a>;
<a name="l06039"></a><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#ad714f85a61cc35c87aaa71dceb6b72fb">06039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__hcrhstatus_1_1cvmx__uahcx__ohci0__hcrhstatus__s.html">cvmx_uahcx_ohci0_hcrhstatus_s</a>  <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html#ad714f85a61cc35c87aaa71dceb6b72fb">cnf71xx</a>;
<a name="l06040"></a>06040 };
<a name="l06041"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a1ba54a5a0d4b9d76e6479f34a9f9f326">06041</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html" title="cvmx_uahc::_ohci0_hcrhstatus">cvmx_uahcx_ohci0_hcrhstatus</a> <a class="code" href="unioncvmx__uahcx__ohci0__hcrhstatus.html" title="cvmx_uahc::_ohci0_hcrhstatus">cvmx_uahcx_ohci0_hcrhstatus_t</a>;
<a name="l06042"></a>06042 <span class="comment"></span>
<a name="l06043"></a>06043 <span class="comment">/**</span>
<a name="l06044"></a>06044 <span class="comment"> * cvmx_uahc#_ohci0_insnreg06</span>
<a name="l06045"></a>06045 <span class="comment"> *</span>
<a name="l06046"></a>06046 <span class="comment"> * OHCI0_INSNREG06 = OHCI  AHB Error Status Register (Synopsys Speicific)</span>
<a name="l06047"></a>06047 <span class="comment"> *</span>
<a name="l06048"></a>06048 <span class="comment"> * This register contains AHB Error Status.</span>
<a name="l06049"></a>06049 <span class="comment"> */</span>
<a name="l06050"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html">06050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html" title="cvmx_uahc::_ohci0_insnreg06">cvmx_uahcx_ohci0_insnreg06</a> {
<a name="l06051"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a4659515b6a786832c677dd31070f083a">06051</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a4659515b6a786832c677dd31070f083a">u32</a>;
<a name="l06052"></a><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">06052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a> {
<a name="l06053"></a>06053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06054"></a>06054 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a0238f3cbb890f5b7fe0bfca6900f2178">vld</a>                          : 1;  <span class="comment">/**&lt; AHB Error Captured. Indicator that an AHB error was encountered and values were captured.</span>
<a name="l06055"></a>06055 <span class="comment">                                                         To clear this field the application must write a 0 to it. */</span>
<a name="l06056"></a>06056     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a06f1c932831f39ad5c44d871f572e885">reserved_0_30</a>                : 31;
<a name="l06057"></a>06057 <span class="preprocessor">#else</span>
<a name="l06058"></a><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a06f1c932831f39ad5c44d871f572e885">06058</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a06f1c932831f39ad5c44d871f572e885">reserved_0_30</a>                : 31;
<a name="l06059"></a><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a0238f3cbb890f5b7fe0bfca6900f2178">06059</a>     uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html#a0238f3cbb890f5b7fe0bfca6900f2178">vld</a>                          : 1;
<a name="l06060"></a>06060 <span class="preprocessor">#endif</span>
<a name="l06061"></a>06061 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a340d5d6638a104e58762a0b00dfee70a">s</a>;
<a name="l06062"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a0c060aea9ea412a083b871c5bf42aefc">06062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a0c060aea9ea412a083b871c5bf42aefc">cn61xx</a>;
<a name="l06063"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#afa22d18e3ce33856c8b2fa8bd3774f94">06063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#afa22d18e3ce33856c8b2fa8bd3774f94">cn63xx</a>;
<a name="l06064"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#af2398685793836c32964d0b9dfb129b7">06064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#af2398685793836c32964d0b9dfb129b7">cn63xxp1</a>;
<a name="l06065"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a34cff608a53206d00540d770b57c5ab6">06065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a34cff608a53206d00540d770b57c5ab6">cn66xx</a>;
<a name="l06066"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a0138091181d4f702d8a2e69938de82a0">06066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#a0138091181d4f702d8a2e69938de82a0">cn68xx</a>;
<a name="l06067"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#aa7826d093fbff9d35130f729fb70f0ac">06067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#aa7826d093fbff9d35130f729fb70f0ac">cn68xxp1</a>;
<a name="l06068"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#ab5abf3e7695dabd6fb849dab3b926eab">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg06_1_1cvmx__uahcx__ohci0__insnreg06__s.html">cvmx_uahcx_ohci0_insnreg06_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html#ab5abf3e7695dabd6fb849dab3b926eab">cnf71xx</a>;
<a name="l06069"></a>06069 };
<a name="l06070"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a910aa20c09afd4b8bcd3c90135feb1f2">06070</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html" title="cvmx_uahc::_ohci0_insnreg06">cvmx_uahcx_ohci0_insnreg06</a> <a class="code" href="unioncvmx__uahcx__ohci0__insnreg06.html" title="cvmx_uahc::_ohci0_insnreg06">cvmx_uahcx_ohci0_insnreg06_t</a>;
<a name="l06071"></a>06071 <span class="comment"></span>
<a name="l06072"></a>06072 <span class="comment">/**</span>
<a name="l06073"></a>06073 <span class="comment"> * cvmx_uahc#_ohci0_insnreg07</span>
<a name="l06074"></a>06074 <span class="comment"> *</span>
<a name="l06075"></a>06075 <span class="comment"> * OHCI0_INSNREG07 = OHCI  AHB Error Address Register (Synopsys Speicific)</span>
<a name="l06076"></a>06076 <span class="comment"> *</span>
<a name="l06077"></a>06077 <span class="comment"> * This register contains AHB Error Status.</span>
<a name="l06078"></a>06078 <span class="comment"> */</span>
<a name="l06079"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html">06079</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html" title="cvmx_uahc::_ohci0_insnreg07">cvmx_uahcx_ohci0_insnreg07</a> {
<a name="l06080"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#ad25296d85f766673f5a83e1cd96abfcd">06080</a>     uint32_t <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#ad25296d85f766673f5a83e1cd96abfcd">u32</a>;
<a name="l06081"></a><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">06081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a> {
<a name="l06082"></a>06082 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06083"></a>06083 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html#a4ba13f3348285f5d3c1e6899bef3301e">err_addr</a>                     : 32; <span class="comment">/**&lt; AHB Master Error Address. AHB address of the control phase at which the AHB error occurred */</span>
<a name="l06084"></a>06084 <span class="preprocessor">#else</span>
<a name="l06085"></a><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html#a4ba13f3348285f5d3c1e6899bef3301e">06085</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html#a4ba13f3348285f5d3c1e6899bef3301e">err_addr</a>                     : 32;
<a name="l06086"></a>06086 <span class="preprocessor">#endif</span>
<a name="l06087"></a>06087 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a877aba1c0f58811daf1b014cb5b57454">s</a>;
<a name="l06088"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a4917022216de1111085338ecb8cabead">06088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a4917022216de1111085338ecb8cabead">cn61xx</a>;
<a name="l06089"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#ad34003b285409adf3dc4f441c840d527">06089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#ad34003b285409adf3dc4f441c840d527">cn63xx</a>;
<a name="l06090"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a6973ea9e0fbdf237efdc3dc661ef58e9">06090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a6973ea9e0fbdf237efdc3dc661ef58e9">cn63xxp1</a>;
<a name="l06091"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a1b5e29e7a267fbacd8ee8476f355e015">06091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a1b5e29e7a267fbacd8ee8476f355e015">cn66xx</a>;
<a name="l06092"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a6a9f50877441db01947023cd0bb1324f">06092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a6a9f50877441db01947023cd0bb1324f">cn68xx</a>;
<a name="l06093"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a1e4f06131f16a73771f71f8f498f767c">06093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a1e4f06131f16a73771f71f8f498f767c">cn68xxp1</a>;
<a name="l06094"></a><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a7bdcdd6909e113506e3bb3dd5c26e9fa">06094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__ohci0__insnreg07_1_1cvmx__uahcx__ohci0__insnreg07__s.html">cvmx_uahcx_ohci0_insnreg07_s</a>   <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html#a7bdcdd6909e113506e3bb3dd5c26e9fa">cnf71xx</a>;
<a name="l06095"></a>06095 };
<a name="l06096"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab825ca8609eed08b510967d4d9bc30e5">06096</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html" title="cvmx_uahc::_ohci0_insnreg07">cvmx_uahcx_ohci0_insnreg07</a> <a class="code" href="unioncvmx__uahcx__ohci0__insnreg07.html" title="cvmx_uahc::_ohci0_insnreg07">cvmx_uahcx_ohci0_insnreg07_t</a>;
<a name="l06097"></a>06097 <span class="comment"></span>
<a name="l06098"></a>06098 <span class="comment">/**</span>
<a name="l06099"></a>06099 <span class="comment"> * cvmx_uahc#_pagesize</span>
<a name="l06100"></a>06100 <span class="comment"> *</span>
<a name="l06101"></a>06101 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.3.</span>
<a name="l06102"></a>06102 <span class="comment"> *</span>
<a name="l06103"></a>06103 <span class="comment"> */</span>
<a name="l06104"></a><a class="code" href="unioncvmx__uahcx__pagesize.html">06104</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__pagesize.html" title="cvmx_uahc::_pagesize">cvmx_uahcx_pagesize</a> {
<a name="l06105"></a><a class="code" href="unioncvmx__uahcx__pagesize.html#a22f2ac41455d9d48bc60dcfbfa263611">06105</a>     uint32_t <a class="code" href="unioncvmx__uahcx__pagesize.html#a22f2ac41455d9d48bc60dcfbfa263611">u32</a>;
<a name="l06106"></a><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html">06106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html">cvmx_uahcx_pagesize_s</a> {
<a name="l06107"></a>06107 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06108"></a>06108 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#ab5a751dd8bf63fc61bbe2830b73d9903">reserved_16_31</a>               : 16;
<a name="l06109"></a>06109     uint32_t <a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#a4e4c1df1406178d793430c3018f83644">pagesize</a>                     : 16; <span class="comment">/**&lt; Page size. */</span>
<a name="l06110"></a>06110 <span class="preprocessor">#else</span>
<a name="l06111"></a><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#a4e4c1df1406178d793430c3018f83644">06111</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#a4e4c1df1406178d793430c3018f83644">pagesize</a>                     : 16;
<a name="l06112"></a><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#ab5a751dd8bf63fc61bbe2830b73d9903">06112</a>     uint32_t <a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html#ab5a751dd8bf63fc61bbe2830b73d9903">reserved_16_31</a>               : 16;
<a name="l06113"></a>06113 <span class="preprocessor">#endif</span>
<a name="l06114"></a>06114 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__pagesize.html#a7352e554292806c29e1dfe1d1100fc75">s</a>;
<a name="l06115"></a><a class="code" href="unioncvmx__uahcx__pagesize.html#a38e7795b5e588b10817939c3715070e0">06115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html">cvmx_uahcx_pagesize_s</a>          <a class="code" href="unioncvmx__uahcx__pagesize.html#a38e7795b5e588b10817939c3715070e0">cn78xx</a>;
<a name="l06116"></a><a class="code" href="unioncvmx__uahcx__pagesize.html#abb08455faf9d78a488bd3d714b603fcf">06116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__pagesize_1_1cvmx__uahcx__pagesize__s.html">cvmx_uahcx_pagesize_s</a>          <a class="code" href="unioncvmx__uahcx__pagesize.html#abb08455faf9d78a488bd3d714b603fcf">cn78xxp1</a>;
<a name="l06117"></a>06117 };
<a name="l06118"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac928d3bd21744693128b5e74263157a6">06118</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__pagesize.html" title="cvmx_uahc::_pagesize">cvmx_uahcx_pagesize</a> <a class="code" href="unioncvmx__uahcx__pagesize.html" title="cvmx_uahc::_pagesize">cvmx_uahcx_pagesize_t</a>;
<a name="l06119"></a>06119 <span class="comment"></span>
<a name="l06120"></a>06120 <span class="comment">/**</span>
<a name="l06121"></a>06121 <span class="comment"> * cvmx_uahc#_porthlpmc_20#</span>
<a name="l06122"></a>06122 <span class="comment"> *</span>
<a name="l06123"></a>06123 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 5.4.11.2.</span>
<a name="l06124"></a>06124 <span class="comment"> *</span>
<a name="l06125"></a>06125 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06126"></a>06126 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06127"></a>06127 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06128"></a>06128 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l06129"></a>06129 <span class="comment"> */</span>
<a name="l06130"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html">06130</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html" title="cvmx_uahc::_porthlpmc_20#">cvmx_uahcx_porthlpmc_20x</a> {
<a name="l06131"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#addc0bb08f53f326b8d00fd6ed7db7026">06131</a>     uint32_t <a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#addc0bb08f53f326b8d00fd6ed7db7026">u32</a>;
<a name="l06132"></a><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html">06132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html">cvmx_uahcx_porthlpmc_20x_s</a> {
<a name="l06133"></a>06133 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06134"></a>06134 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a7b256e01c0056bcce6830312c2e3fe20">reserved_14_31</a>               : 18;
<a name="l06135"></a>06135     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0c0466799c50fa10ff674dbd81da2f02">hirdd</a>                        : 4;  <span class="comment">/**&lt; See section 5.4.11.2 of the XHCI Spec 1.1.</span>
<a name="l06136"></a>06136 <span class="comment">                                                         If UAHC()_SUPTPRT2_DW2[BLC] = 0, then HIRD timing is applied to this field.</span>
<a name="l06137"></a>06137 <span class="comment">                                                         If UAHC()_SUPTPRT2_DW2[BLC] = 1, then BESL timing is applied to this field. */</span>
<a name="l06138"></a>06138     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0d47739963b4ac399acadb3b6b01921e">l1_timeout</a>                   : 8;  <span class="comment">/**&lt; Timeout value for the L1 inactivity timer (LPM timer). This field is set to 0x0 by the</span>
<a name="l06139"></a>06139 <span class="comment">                                                         assertion of PR to 1. Refer to section 4.23.5.1.1.1 (in XHCI spec 1.1) for more</span>
<a name="l06140"></a>06140 <span class="comment">                                                         information on L1 Timeout operation.</span>
<a name="l06141"></a>06141 <span class="comment">                                                         The following are permissible values:</span>
<a name="l06142"></a>06142 <span class="comment">                                                         0x0 =  128 us. (default).</span>
<a name="l06143"></a>06143 <span class="comment">                                                         0x1 =  256 us.</span>
<a name="l06144"></a>06144 <span class="comment">                                                         0x2 =  512 us.</span>
<a name="l06145"></a>06145 <span class="comment">                                                         0x3 =  768 us.</span>
<a name="l06146"></a>06146 <span class="comment">                                                         _ ...</span>
<a name="l06147"></a>06147 <span class="comment">                                                         0xFF =  65280 us. */</span>
<a name="l06148"></a>06148     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#ab295b12881a83058baf7a45d9d7b7c06">hirdm</a>                        : 2;  <span class="comment">/**&lt; Host-initiated resume-duration mode. */</span>
<a name="l06149"></a>06149 <span class="preprocessor">#else</span>
<a name="l06150"></a><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#ab295b12881a83058baf7a45d9d7b7c06">06150</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#ab295b12881a83058baf7a45d9d7b7c06">hirdm</a>                        : 2;
<a name="l06151"></a><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0d47739963b4ac399acadb3b6b01921e">06151</a>     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0d47739963b4ac399acadb3b6b01921e">l1_timeout</a>                   : 8;
<a name="l06152"></a><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0c0466799c50fa10ff674dbd81da2f02">06152</a>     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a0c0466799c50fa10ff674dbd81da2f02">hirdd</a>                        : 4;
<a name="l06153"></a><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a7b256e01c0056bcce6830312c2e3fe20">06153</a>     uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html#a7b256e01c0056bcce6830312c2e3fe20">reserved_14_31</a>               : 18;
<a name="l06154"></a>06154 <span class="preprocessor">#endif</span>
<a name="l06155"></a>06155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#a2e773741011aa39bb108677998b24515">s</a>;
<a name="l06156"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#a525ceaa44c5db546a939d3eca8218d6f">06156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html">cvmx_uahcx_porthlpmc_20x_s</a>     <a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#a525ceaa44c5db546a939d3eca8218d6f">cn78xx</a>;
<a name="l06157"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#a458f3285a4b39398d8692cdefa8317f2">06157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__20x_1_1cvmx__uahcx__porthlpmc__20x__s.html">cvmx_uahcx_porthlpmc_20x_s</a>     <a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html#a458f3285a4b39398d8692cdefa8317f2">cn78xxp1</a>;
<a name="l06158"></a>06158 };
<a name="l06159"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a2e68d3487f504864f34905f2f295db8a">06159</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html" title="cvmx_uahc::_porthlpmc_20#">cvmx_uahcx_porthlpmc_20x</a> <a class="code" href="unioncvmx__uahcx__porthlpmc__20x.html" title="cvmx_uahc::_porthlpmc_20#">cvmx_uahcx_porthlpmc_20x_t</a>;
<a name="l06160"></a>06160 <span class="comment"></span>
<a name="l06161"></a>06161 <span class="comment">/**</span>
<a name="l06162"></a>06162 <span class="comment"> * cvmx_uahc#_porthlpmc_ss#</span>
<a name="l06163"></a>06163 <span class="comment"> *</span>
<a name="l06164"></a>06164 <span class="comment"> * The USB3 port hardware LPM control register is reserved and shall be treated as RsvdP by</span>
<a name="l06165"></a>06165 <span class="comment"> * software. See xHCI specification v1.1 section 5.4.11.1.</span>
<a name="l06166"></a>06166 <span class="comment"> *</span>
<a name="l06167"></a>06167 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06168"></a>06168 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06169"></a>06169 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06170"></a>06170 <span class="comment"> * or UAHC()_USBCMD[HCRST].</span>
<a name="l06171"></a>06171 <span class="comment"> */</span>
<a name="l06172"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html">06172</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html" title="cvmx_uahc::_porthlpmc_ss#">cvmx_uahcx_porthlpmc_ssx</a> {
<a name="l06173"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#a1d050dd7dfe5934a6dbae2b5f16a446d">06173</a>     uint32_t <a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#a1d050dd7dfe5934a6dbae2b5f16a446d">u32</a>;
<a name="l06174"></a><a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html">06174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html">cvmx_uahcx_porthlpmc_ssx_s</a> {
<a name="l06175"></a>06175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06176"></a>06176 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html#a72b929a43b6dcf3f4cd3347f7dcaed8e">reserved_0_31</a>                : 32;
<a name="l06177"></a>06177 <span class="preprocessor">#else</span>
<a name="l06178"></a><a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html#a72b929a43b6dcf3f4cd3347f7dcaed8e">06178</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html#a72b929a43b6dcf3f4cd3347f7dcaed8e">reserved_0_31</a>                : 32;
<a name="l06179"></a>06179 <span class="preprocessor">#endif</span>
<a name="l06180"></a>06180 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#ab97333290bf8187d71fea1eb1f261f7a">s</a>;
<a name="l06181"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#a2163e82e01ec2a84803dfe67407b0f62">06181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html">cvmx_uahcx_porthlpmc_ssx_s</a>     <a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#a2163e82e01ec2a84803dfe67407b0f62">cn78xx</a>;
<a name="l06182"></a><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#ad05caee00da808c29a4337311ea0734d">06182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__porthlpmc__ssx_1_1cvmx__uahcx__porthlpmc__ssx__s.html">cvmx_uahcx_porthlpmc_ssx_s</a>     <a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html#ad05caee00da808c29a4337311ea0734d">cn78xxp1</a>;
<a name="l06183"></a>06183 };
<a name="l06184"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a527bc1d4ed2bf956282f5c6621cd3d3b">06184</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html" title="cvmx_uahc::_porthlpmc_ss#">cvmx_uahcx_porthlpmc_ssx</a> <a class="code" href="unioncvmx__uahcx__porthlpmc__ssx.html" title="cvmx_uahc::_porthlpmc_ss#">cvmx_uahcx_porthlpmc_ssx_t</a>;
<a name="l06185"></a>06185 <span class="comment"></span>
<a name="l06186"></a>06186 <span class="comment">/**</span>
<a name="l06187"></a>06187 <span class="comment"> * cvmx_uahc#_portli_20#</span>
<a name="l06188"></a>06188 <span class="comment"> *</span>
<a name="l06189"></a>06189 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.10.</span>
<a name="l06190"></a>06190 <span class="comment"> *</span>
<a name="l06191"></a>06191 <span class="comment"> */</span>
<a name="l06192"></a><a class="code" href="unioncvmx__uahcx__portli__20x.html">06192</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portli__20x.html" title="cvmx_uahc::_portli_20#">cvmx_uahcx_portli_20x</a> {
<a name="l06193"></a><a class="code" href="unioncvmx__uahcx__portli__20x.html#a8ddaca718c181b6d55852476d83b0261">06193</a>     uint32_t <a class="code" href="unioncvmx__uahcx__portli__20x.html#a8ddaca718c181b6d55852476d83b0261">u32</a>;
<a name="l06194"></a><a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html">06194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html">cvmx_uahcx_portli_20x_s</a> {
<a name="l06195"></a>06195 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06196"></a>06196 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html#a3ed4db27a065739cebf1d62c9a7179bf">reserved_0_31</a>                : 32;
<a name="l06197"></a>06197 <span class="preprocessor">#else</span>
<a name="l06198"></a><a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html#a3ed4db27a065739cebf1d62c9a7179bf">06198</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html#a3ed4db27a065739cebf1d62c9a7179bf">reserved_0_31</a>                : 32;
<a name="l06199"></a>06199 <span class="preprocessor">#endif</span>
<a name="l06200"></a>06200 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__portli__20x.html#a23ef1ab703aea5b91c9b598b70a763af">s</a>;
<a name="l06201"></a><a class="code" href="unioncvmx__uahcx__portli__20x.html#a7286e1558281b27342c53a8cbaf4a91e">06201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html">cvmx_uahcx_portli_20x_s</a>        <a class="code" href="unioncvmx__uahcx__portli__20x.html#a7286e1558281b27342c53a8cbaf4a91e">cn78xx</a>;
<a name="l06202"></a><a class="code" href="unioncvmx__uahcx__portli__20x.html#adba7a4aa7ccd1cf37bdb2e717edb5d95">06202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__20x_1_1cvmx__uahcx__portli__20x__s.html">cvmx_uahcx_portli_20x_s</a>        <a class="code" href="unioncvmx__uahcx__portli__20x.html#adba7a4aa7ccd1cf37bdb2e717edb5d95">cn78xxp1</a>;
<a name="l06203"></a>06203 };
<a name="l06204"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a399987362a1f9cc97586a47cda97ade5">06204</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portli__20x.html" title="cvmx_uahc::_portli_20#">cvmx_uahcx_portli_20x</a> <a class="code" href="unioncvmx__uahcx__portli__20x.html" title="cvmx_uahc::_portli_20#">cvmx_uahcx_portli_20x_t</a>;
<a name="l06205"></a>06205 <span class="comment"></span>
<a name="l06206"></a>06206 <span class="comment">/**</span>
<a name="l06207"></a>06207 <span class="comment"> * cvmx_uahc#_portli_ss#</span>
<a name="l06208"></a>06208 <span class="comment"> *</span>
<a name="l06209"></a>06209 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.10.</span>
<a name="l06210"></a>06210 <span class="comment"> *</span>
<a name="l06211"></a>06211 <span class="comment"> */</span>
<a name="l06212"></a><a class="code" href="unioncvmx__uahcx__portli__ssx.html">06212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portli__ssx.html" title="cvmx_uahc::_portli_ss#">cvmx_uahcx_portli_ssx</a> {
<a name="l06213"></a><a class="code" href="unioncvmx__uahcx__portli__ssx.html#a6861b964d619a739e6527c62af5396dd">06213</a>     uint32_t <a class="code" href="unioncvmx__uahcx__portli__ssx.html#a6861b964d619a739e6527c62af5396dd">u32</a>;
<a name="l06214"></a><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html">06214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html">cvmx_uahcx_portli_ssx_s</a> {
<a name="l06215"></a>06215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06216"></a>06216 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#ab71d3640302e9232788939ba2eb00f68">reserved_16_31</a>               : 16;
<a name="l06217"></a>06217     uint32_t <a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#a0e6821fba26b6453c53862275082d8bb">linkerrorcount</a>               : 16; <span class="comment">/**&lt; Link error count. */</span>
<a name="l06218"></a>06218 <span class="preprocessor">#else</span>
<a name="l06219"></a><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#a0e6821fba26b6453c53862275082d8bb">06219</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#a0e6821fba26b6453c53862275082d8bb">linkerrorcount</a>               : 16;
<a name="l06220"></a><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#ab71d3640302e9232788939ba2eb00f68">06220</a>     uint32_t <a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html#ab71d3640302e9232788939ba2eb00f68">reserved_16_31</a>               : 16;
<a name="l06221"></a>06221 <span class="preprocessor">#endif</span>
<a name="l06222"></a>06222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__portli__ssx.html#afce83e8477e2b4c9e055c7f0524594c5">s</a>;
<a name="l06223"></a><a class="code" href="unioncvmx__uahcx__portli__ssx.html#a6bcb36826e86ca094243b65c8e08fabb">06223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html">cvmx_uahcx_portli_ssx_s</a>        <a class="code" href="unioncvmx__uahcx__portli__ssx.html#a6bcb36826e86ca094243b65c8e08fabb">cn78xx</a>;
<a name="l06224"></a><a class="code" href="unioncvmx__uahcx__portli__ssx.html#a355d236ce7f16c66d42fc0cb378a47c6">06224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portli__ssx_1_1cvmx__uahcx__portli__ssx__s.html">cvmx_uahcx_portli_ssx_s</a>        <a class="code" href="unioncvmx__uahcx__portli__ssx.html#a355d236ce7f16c66d42fc0cb378a47c6">cn78xxp1</a>;
<a name="l06225"></a>06225 };
<a name="l06226"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a524b5c43469520f81b181269d90c12ef">06226</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portli__ssx.html" title="cvmx_uahc::_portli_ss#">cvmx_uahcx_portli_ssx</a> <a class="code" href="unioncvmx__uahcx__portli__ssx.html" title="cvmx_uahc::_portli_ss#">cvmx_uahcx_portli_ssx_t</a>;
<a name="l06227"></a>06227 <span class="comment"></span>
<a name="l06228"></a>06228 <span class="comment">/**</span>
<a name="l06229"></a>06229 <span class="comment"> * cvmx_uahc#_portpmsc_20#</span>
<a name="l06230"></a>06230 <span class="comment"> *</span>
<a name="l06231"></a>06231 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.9.</span>
<a name="l06232"></a>06232 <span class="comment"> *</span>
<a name="l06233"></a>06233 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06234"></a>06234 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06235"></a>06235 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06236"></a>06236 <span class="comment"> * or UAHC()_USBCMD[HCRST].</span>
<a name="l06237"></a>06237 <span class="comment"> */</span>
<a name="l06238"></a><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html">06238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html" title="cvmx_uahc::_portpmsc_20#">cvmx_uahcx_portpmsc_20x</a> {
<a name="l06239"></a><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a736f51c9b16bf3aca82d0bb74771fe5c">06239</a>     uint32_t <a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a736f51c9b16bf3aca82d0bb74771fe5c">u32</a>;
<a name="l06240"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html">06240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html">cvmx_uahcx_portpmsc_20x_s</a> {
<a name="l06241"></a>06241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06242"></a>06242 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a1979d13d82b2b2341f3b5057b3f14510">port_test_control</a>            : 4;  <span class="comment">/**&lt; Port test control. */</span>
<a name="l06243"></a>06243     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a4c156c0ac9e3fdc7370d6c017066f2fa">reserved_17_27</a>               : 11;
<a name="l06244"></a>06244     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#afe572bac7b6aeacb82c64cb3494811db">hle</a>                          : 1;  <span class="comment">/**&lt; Hardware LPM enable. */</span>
<a name="l06245"></a>06245     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#aa339da94673aaa7bee3457e7e8635775">l1_device_slot</a>               : 8;  <span class="comment">/**&lt; L1 device slot. */</span>
<a name="l06246"></a>06246     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a7332de8dedf5bf760108ed49eaf0a994">hird</a>                         : 4;  <span class="comment">/**&lt; Host-initiated resume duration. */</span>
<a name="l06247"></a>06247     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#ac050bbaae9d8f7435d9ee6e17a65bb1c">rwe</a>                          : 1;  <span class="comment">/**&lt; Remove wake enable. */</span>
<a name="l06248"></a>06248     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a26e820eeab0b84d5833e747603e018e1">l1s</a>                          : 3;  <span class="comment">/**&lt; L1 status. */</span>
<a name="l06249"></a>06249 <span class="preprocessor">#else</span>
<a name="l06250"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a26e820eeab0b84d5833e747603e018e1">06250</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a26e820eeab0b84d5833e747603e018e1">l1s</a>                          : 3;
<a name="l06251"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#ac050bbaae9d8f7435d9ee6e17a65bb1c">06251</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#ac050bbaae9d8f7435d9ee6e17a65bb1c">rwe</a>                          : 1;
<a name="l06252"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a7332de8dedf5bf760108ed49eaf0a994">06252</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a7332de8dedf5bf760108ed49eaf0a994">hird</a>                         : 4;
<a name="l06253"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#aa339da94673aaa7bee3457e7e8635775">06253</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#aa339da94673aaa7bee3457e7e8635775">l1_device_slot</a>               : 8;
<a name="l06254"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#afe572bac7b6aeacb82c64cb3494811db">06254</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#afe572bac7b6aeacb82c64cb3494811db">hle</a>                          : 1;
<a name="l06255"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a4c156c0ac9e3fdc7370d6c017066f2fa">06255</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a4c156c0ac9e3fdc7370d6c017066f2fa">reserved_17_27</a>               : 11;
<a name="l06256"></a><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a1979d13d82b2b2341f3b5057b3f14510">06256</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html#a1979d13d82b2b2341f3b5057b3f14510">port_test_control</a>            : 4;
<a name="l06257"></a>06257 <span class="preprocessor">#endif</span>
<a name="l06258"></a>06258 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#af043867ab6c41cc390fa59fbbec839a6">s</a>;
<a name="l06259"></a><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a09f2752b936f4af78e31eee8655719dd">06259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html">cvmx_uahcx_portpmsc_20x_s</a>      <a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a09f2752b936f4af78e31eee8655719dd">cn78xx</a>;
<a name="l06260"></a><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a66906b0c1f9a2e2bc517e17a918d5bcd">06260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__20x_1_1cvmx__uahcx__portpmsc__20x__s.html">cvmx_uahcx_portpmsc_20x_s</a>      <a class="code" href="unioncvmx__uahcx__portpmsc__20x.html#a66906b0c1f9a2e2bc517e17a918d5bcd">cn78xxp1</a>;
<a name="l06261"></a>06261 };
<a name="l06262"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a574e74691fe68bf097074379b6fb90bc">06262</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portpmsc__20x.html" title="cvmx_uahc::_portpmsc_20#">cvmx_uahcx_portpmsc_20x</a> <a class="code" href="unioncvmx__uahcx__portpmsc__20x.html" title="cvmx_uahc::_portpmsc_20#">cvmx_uahcx_portpmsc_20x_t</a>;
<a name="l06263"></a>06263 <span class="comment"></span>
<a name="l06264"></a>06264 <span class="comment">/**</span>
<a name="l06265"></a>06265 <span class="comment"> * cvmx_uahc#_portpmsc_ss#</span>
<a name="l06266"></a>06266 <span class="comment"> *</span>
<a name="l06267"></a>06267 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.9.</span>
<a name="l06268"></a>06268 <span class="comment"> *</span>
<a name="l06269"></a>06269 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06270"></a>06270 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06271"></a>06271 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06272"></a>06272 <span class="comment"> * or UAHC()_USBCMD[HCRST].</span>
<a name="l06273"></a>06273 <span class="comment"> */</span>
<a name="l06274"></a><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html">06274</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html" title="cvmx_uahc::_portpmsc_ss#">cvmx_uahcx_portpmsc_ssx</a> {
<a name="l06275"></a><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a8218acd63931d9933427c2ab447b46cc">06275</a>     uint32_t <a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a8218acd63931d9933427c2ab447b46cc">u32</a>;
<a name="l06276"></a><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html">06276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html">cvmx_uahcx_portpmsc_ssx_s</a> {
<a name="l06277"></a>06277 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06278"></a>06278 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a0f2551b125f180b35291a6f115f14bbf">reserved_17_31</a>               : 15;
<a name="l06279"></a>06279     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a6bfb9b20fecf09d003fe970cace41517">fla</a>                          : 1;  <span class="comment">/**&lt; Force link PM accept. */</span>
<a name="l06280"></a>06280     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a2ed0fffc678b31dcb6d0cf39335f630e">u2_timeout</a>                   : 8;  <span class="comment">/**&lt; U2 timeout. */</span>
<a name="l06281"></a>06281     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#aabc9f1e47c533642636fd20e34d784a6">u1_timeout</a>                   : 8;  <span class="comment">/**&lt; U1 timeout. */</span>
<a name="l06282"></a>06282 <span class="preprocessor">#else</span>
<a name="l06283"></a><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#aabc9f1e47c533642636fd20e34d784a6">06283</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#aabc9f1e47c533642636fd20e34d784a6">u1_timeout</a>                   : 8;
<a name="l06284"></a><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a2ed0fffc678b31dcb6d0cf39335f630e">06284</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a2ed0fffc678b31dcb6d0cf39335f630e">u2_timeout</a>                   : 8;
<a name="l06285"></a><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a6bfb9b20fecf09d003fe970cace41517">06285</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a6bfb9b20fecf09d003fe970cace41517">fla</a>                          : 1;
<a name="l06286"></a><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a0f2551b125f180b35291a6f115f14bbf">06286</a>     uint32_t <a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html#a0f2551b125f180b35291a6f115f14bbf">reserved_17_31</a>               : 15;
<a name="l06287"></a>06287 <span class="preprocessor">#endif</span>
<a name="l06288"></a>06288 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#aaa45a91f3acce5814f6475c46b364eab">s</a>;
<a name="l06289"></a><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a37ea5fa59c20c6f878f47b84bf7976c3">06289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html">cvmx_uahcx_portpmsc_ssx_s</a>      <a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a37ea5fa59c20c6f878f47b84bf7976c3">cn78xx</a>;
<a name="l06290"></a><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a00602c0edfdefcf9be036f2269cd1fe2">06290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portpmsc__ssx_1_1cvmx__uahcx__portpmsc__ssx__s.html">cvmx_uahcx_portpmsc_ssx_s</a>      <a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html#a00602c0edfdefcf9be036f2269cd1fe2">cn78xxp1</a>;
<a name="l06291"></a>06291 };
<a name="l06292"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3d3c34226470de225eebbd46529907f0">06292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html" title="cvmx_uahc::_portpmsc_ss#">cvmx_uahcx_portpmsc_ssx</a> <a class="code" href="unioncvmx__uahcx__portpmsc__ssx.html" title="cvmx_uahc::_portpmsc_ss#">cvmx_uahcx_portpmsc_ssx_t</a>;
<a name="l06293"></a>06293 <span class="comment"></span>
<a name="l06294"></a>06294 <span class="comment">/**</span>
<a name="l06295"></a>06295 <span class="comment"> * cvmx_uahc#_portsc#</span>
<a name="l06296"></a>06296 <span class="comment"> *</span>
<a name="l06297"></a>06297 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.8. Port 1</span>
<a name="l06298"></a>06298 <span class="comment"> * is USB3.0 SuperSpeed link, Port 0 is USB2.0 high-speed/full-speed/low-speed link.</span>
<a name="l06299"></a>06299 <span class="comment"> *</span>
<a name="l06300"></a>06300 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06301"></a>06301 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06302"></a>06302 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06303"></a>06303 <span class="comment"> * or UAHC()_USBCMD[HCRST].</span>
<a name="l06304"></a>06304 <span class="comment"> */</span>
<a name="l06305"></a><a class="code" href="unioncvmx__uahcx__portscx.html">06305</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portscx.html" title="cvmx_uahc::_portsc#">cvmx_uahcx_portscx</a> {
<a name="l06306"></a><a class="code" href="unioncvmx__uahcx__portscx.html#a96ec12d4b9b440c4be6f65b8b34d4e96">06306</a>     uint32_t <a class="code" href="unioncvmx__uahcx__portscx.html#a96ec12d4b9b440c4be6f65b8b34d4e96">u32</a>;
<a name="l06307"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html">06307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html">cvmx_uahcx_portscx_s</a> {
<a name="l06308"></a>06308 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06309"></a>06309 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a1f7465587abeb7fb8b7d6b091a3af769">wpr</a>                          : 1;  <span class="comment">/**&lt; Warm port reset. */</span>
<a name="l06310"></a>06310     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afb85455b5e908904cb64164057ef9f71">dr</a>                           : 1;  <span class="comment">/**&lt; Device removable. */</span>
<a name="l06311"></a>06311     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3b92243a5de5906dade7117288429705">reserved_28_29</a>               : 2;
<a name="l06312"></a>06312     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a7b21b5852b69f278218a632013f0c9e4">woe</a>                          : 1;  <span class="comment">/**&lt; Wake on overcurrent enable. */</span>
<a name="l06313"></a>06313     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3051838dd06a6437d7b75310ef55266c">wde</a>                          : 1;  <span class="comment">/**&lt; Wake on disconnect enable. */</span>
<a name="l06314"></a>06314     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a8aca0f023a1dd80d33e154977246cb92">wce</a>                          : 1;  <span class="comment">/**&lt; Wake on connect enable. */</span>
<a name="l06315"></a>06315     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afecced56b894193feedafb075d82c198">cas</a>                          : 1;  <span class="comment">/**&lt; Cold attach status. */</span>
<a name="l06316"></a>06316     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ac9372e9c8e0d7f101e8fcdb2410fe86e">cec</a>                          : 1;  <span class="comment">/**&lt; Port configuration error change. */</span>
<a name="l06317"></a>06317     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb3842255757f147fc66bd493e51e07d">plc</a>                          : 1;  <span class="comment">/**&lt; Port link state change. */</span>
<a name="l06318"></a>06318     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad823e5508d6f390ca794e23ee2f291b5">prc</a>                          : 1;  <span class="comment">/**&lt; Port reset change. */</span>
<a name="l06319"></a>06319     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ab2d117a7e53e6fdcc9d57bea624d27d1">occ</a>                          : 1;  <span class="comment">/**&lt; Overcurrent change. */</span>
<a name="l06320"></a>06320     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a98a5dc979acc1deba6f36df246f7ae1d">wrc</a>                          : 1;  <span class="comment">/**&lt; Warm port reset change. */</span>
<a name="l06321"></a>06321     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a42df1595cb0ec04f4eb6a89ca485cb8c">pec</a>                          : 1;  <span class="comment">/**&lt; Port enabled/disabled change. */</span>
<a name="l06322"></a>06322     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad8c82c9009c540321868fcfe8ff441ad">csc</a>                          : 1;  <span class="comment">/**&lt; Connect status change. */</span>
<a name="l06323"></a>06323     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a03bff1d20eca5d1deb49c3b0801315e7">lws</a>                          : 1;  <span class="comment">/**&lt; Port link state write strobe. */</span>
<a name="l06324"></a>06324     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a5fa555df24d10eb07c5e44ee798ad176">pic</a>                          : 2;  <span class="comment">/**&lt; Port indicator control. */</span>
<a name="l06325"></a>06325     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb18b5f482a6d4a1c1b65bb505a9e77e">portspeed</a>                    : 4;  <span class="comment">/**&lt; Port speed. */</span>
<a name="l06326"></a>06326     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae1f7db7c3fb9251069ec21da728f9191">pp</a>                           : 1;  <span class="comment">/**&lt; Port power. */</span>
<a name="l06327"></a>06327     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#abaa28ba1f07d1ad36aafe691fdce9c9b">pls</a>                          : 4;  <span class="comment">/**&lt; Port link state. */</span>
<a name="l06328"></a>06328     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a2319a171aa485d62aa47971c9d6d1e07">pr</a>                           : 1;  <span class="comment">/**&lt; Port reset. */</span>
<a name="l06329"></a>06329     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af0f312c530a97c18508e289a9c688df0">oca</a>                          : 1;  <span class="comment">/**&lt; Overcurrent active. */</span>
<a name="l06330"></a>06330     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af5088df5327b9547d6262ad0e1caea71">reserved_2_2</a>                 : 1;
<a name="l06331"></a>06331     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae77cf48e75f59a1fe05b9a8f9e0f420c">ped</a>                          : 1;  <span class="comment">/**&lt; Port enabled/disabled. */</span>
<a name="l06332"></a>06332     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a4bea3efdea1484bffe9058264d9c0383">ccs</a>                          : 1;  <span class="comment">/**&lt; Current connect status. */</span>
<a name="l06333"></a>06333 <span class="preprocessor">#else</span>
<a name="l06334"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a4bea3efdea1484bffe9058264d9c0383">06334</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a4bea3efdea1484bffe9058264d9c0383">ccs</a>                          : 1;
<a name="l06335"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae77cf48e75f59a1fe05b9a8f9e0f420c">06335</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae77cf48e75f59a1fe05b9a8f9e0f420c">ped</a>                          : 1;
<a name="l06336"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af5088df5327b9547d6262ad0e1caea71">06336</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af5088df5327b9547d6262ad0e1caea71">reserved_2_2</a>                 : 1;
<a name="l06337"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af0f312c530a97c18508e289a9c688df0">06337</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#af0f312c530a97c18508e289a9c688df0">oca</a>                          : 1;
<a name="l06338"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a2319a171aa485d62aa47971c9d6d1e07">06338</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a2319a171aa485d62aa47971c9d6d1e07">pr</a>                           : 1;
<a name="l06339"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#abaa28ba1f07d1ad36aafe691fdce9c9b">06339</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#abaa28ba1f07d1ad36aafe691fdce9c9b">pls</a>                          : 4;
<a name="l06340"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae1f7db7c3fb9251069ec21da728f9191">06340</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ae1f7db7c3fb9251069ec21da728f9191">pp</a>                           : 1;
<a name="l06341"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb18b5f482a6d4a1c1b65bb505a9e77e">06341</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb18b5f482a6d4a1c1b65bb505a9e77e">portspeed</a>                    : 4;
<a name="l06342"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a5fa555df24d10eb07c5e44ee798ad176">06342</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a5fa555df24d10eb07c5e44ee798ad176">pic</a>                          : 2;
<a name="l06343"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a03bff1d20eca5d1deb49c3b0801315e7">06343</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a03bff1d20eca5d1deb49c3b0801315e7">lws</a>                          : 1;
<a name="l06344"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad8c82c9009c540321868fcfe8ff441ad">06344</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad8c82c9009c540321868fcfe8ff441ad">csc</a>                          : 1;
<a name="l06345"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a42df1595cb0ec04f4eb6a89ca485cb8c">06345</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a42df1595cb0ec04f4eb6a89ca485cb8c">pec</a>                          : 1;
<a name="l06346"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a98a5dc979acc1deba6f36df246f7ae1d">06346</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a98a5dc979acc1deba6f36df246f7ae1d">wrc</a>                          : 1;
<a name="l06347"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ab2d117a7e53e6fdcc9d57bea624d27d1">06347</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ab2d117a7e53e6fdcc9d57bea624d27d1">occ</a>                          : 1;
<a name="l06348"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad823e5508d6f390ca794e23ee2f291b5">06348</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ad823e5508d6f390ca794e23ee2f291b5">prc</a>                          : 1;
<a name="l06349"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb3842255757f147fc66bd493e51e07d">06349</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#acb3842255757f147fc66bd493e51e07d">plc</a>                          : 1;
<a name="l06350"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ac9372e9c8e0d7f101e8fcdb2410fe86e">06350</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#ac9372e9c8e0d7f101e8fcdb2410fe86e">cec</a>                          : 1;
<a name="l06351"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afecced56b894193feedafb075d82c198">06351</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afecced56b894193feedafb075d82c198">cas</a>                          : 1;
<a name="l06352"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a8aca0f023a1dd80d33e154977246cb92">06352</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a8aca0f023a1dd80d33e154977246cb92">wce</a>                          : 1;
<a name="l06353"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3051838dd06a6437d7b75310ef55266c">06353</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3051838dd06a6437d7b75310ef55266c">wde</a>                          : 1;
<a name="l06354"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a7b21b5852b69f278218a632013f0c9e4">06354</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a7b21b5852b69f278218a632013f0c9e4">woe</a>                          : 1;
<a name="l06355"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3b92243a5de5906dade7117288429705">06355</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a3b92243a5de5906dade7117288429705">reserved_28_29</a>               : 2;
<a name="l06356"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afb85455b5e908904cb64164057ef9f71">06356</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#afb85455b5e908904cb64164057ef9f71">dr</a>                           : 1;
<a name="l06357"></a><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a1f7465587abeb7fb8b7d6b091a3af769">06357</a>     uint32_t <a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html#a1f7465587abeb7fb8b7d6b091a3af769">wpr</a>                          : 1;
<a name="l06358"></a>06358 <span class="preprocessor">#endif</span>
<a name="l06359"></a>06359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__portscx.html#aa7f6333a53561620c39b3907fbcacb6f">s</a>;
<a name="l06360"></a><a class="code" href="unioncvmx__uahcx__portscx.html#a634091d4d6b0d998a3e010c816e09998">06360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html">cvmx_uahcx_portscx_s</a>           <a class="code" href="unioncvmx__uahcx__portscx.html#a634091d4d6b0d998a3e010c816e09998">cn78xx</a>;
<a name="l06361"></a><a class="code" href="unioncvmx__uahcx__portscx.html#aab2a1f54ef2a80e0c9036a7c18a2b28c">06361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__portscx_1_1cvmx__uahcx__portscx__s.html">cvmx_uahcx_portscx_s</a>           <a class="code" href="unioncvmx__uahcx__portscx.html#aab2a1f54ef2a80e0c9036a7c18a2b28c">cn78xxp1</a>;
<a name="l06362"></a>06362 };
<a name="l06363"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a593b74b4c7ece6b51239984db43a5fa4">06363</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__portscx.html" title="cvmx_uahc::_portsc#">cvmx_uahcx_portscx</a> <a class="code" href="unioncvmx__uahcx__portscx.html" title="cvmx_uahc::_portsc#">cvmx_uahcx_portscx_t</a>;
<a name="l06364"></a>06364 <span class="comment"></span>
<a name="l06365"></a>06365 <span class="comment">/**</span>
<a name="l06366"></a>06366 <span class="comment"> * cvmx_uahc#_rtsoff</span>
<a name="l06367"></a>06367 <span class="comment"> *</span>
<a name="l06368"></a>06368 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.3.8.</span>
<a name="l06369"></a>06369 <span class="comment"> *</span>
<a name="l06370"></a>06370 <span class="comment"> */</span>
<a name="l06371"></a><a class="code" href="unioncvmx__uahcx__rtsoff.html">06371</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__rtsoff.html" title="cvmx_uahc::_rtsoff">cvmx_uahcx_rtsoff</a> {
<a name="l06372"></a><a class="code" href="unioncvmx__uahcx__rtsoff.html#af6e8d8a1395925055e15b567cf0be5b8">06372</a>     uint32_t <a class="code" href="unioncvmx__uahcx__rtsoff.html#af6e8d8a1395925055e15b567cf0be5b8">u32</a>;
<a name="l06373"></a><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html">06373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html">cvmx_uahcx_rtsoff_s</a> {
<a name="l06374"></a>06374 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06375"></a>06375 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#adbf1b13c83766df566bd228976fff68f">rtsoff</a>                       : 27; <span class="comment">/**&lt; Runtime register-space offset. */</span>
<a name="l06376"></a>06376     uint32_t <a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#ac0d7e5b30c2e120f7ca5e6793b5ed082">reserved_0_4</a>                 : 5;
<a name="l06377"></a>06377 <span class="preprocessor">#else</span>
<a name="l06378"></a><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#ac0d7e5b30c2e120f7ca5e6793b5ed082">06378</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#ac0d7e5b30c2e120f7ca5e6793b5ed082">reserved_0_4</a>                 : 5;
<a name="l06379"></a><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#adbf1b13c83766df566bd228976fff68f">06379</a>     uint32_t <a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html#adbf1b13c83766df566bd228976fff68f">rtsoff</a>                       : 27;
<a name="l06380"></a>06380 <span class="preprocessor">#endif</span>
<a name="l06381"></a>06381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__rtsoff.html#a5a3bab3c27659ddc639facac8b4b47de">s</a>;
<a name="l06382"></a><a class="code" href="unioncvmx__uahcx__rtsoff.html#a6841e18495bc1dbff3c379b1106a7bba">06382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html">cvmx_uahcx_rtsoff_s</a>            <a class="code" href="unioncvmx__uahcx__rtsoff.html#a6841e18495bc1dbff3c379b1106a7bba">cn78xx</a>;
<a name="l06383"></a><a class="code" href="unioncvmx__uahcx__rtsoff.html#ac886deb75552a9b72b616f6b5368e414">06383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__rtsoff_1_1cvmx__uahcx__rtsoff__s.html">cvmx_uahcx_rtsoff_s</a>            <a class="code" href="unioncvmx__uahcx__rtsoff.html#ac886deb75552a9b72b616f6b5368e414">cn78xxp1</a>;
<a name="l06384"></a>06384 };
<a name="l06385"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ad1d07fa879446d4e0ecefceabb7b3741">06385</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__rtsoff.html" title="cvmx_uahc::_rtsoff">cvmx_uahcx_rtsoff</a> <a class="code" href="unioncvmx__uahcx__rtsoff.html" title="cvmx_uahc::_rtsoff">cvmx_uahcx_rtsoff_t</a>;
<a name="l06386"></a>06386 <span class="comment"></span>
<a name="l06387"></a>06387 <span class="comment">/**</span>
<a name="l06388"></a>06388 <span class="comment"> * cvmx_uahc#_suptprt2_dw0</span>
<a name="l06389"></a>06389 <span class="comment"> *</span>
<a name="l06390"></a>06390 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06391"></a>06391 <span class="comment"> *</span>
<a name="l06392"></a>06392 <span class="comment"> */</span>
<a name="l06393"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html">06393</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html" title="cvmx_uahc::_suptprt2_dw0">cvmx_uahcx_suptprt2_dw0</a> {
<a name="l06394"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#a6465e0496e6af07dca573b36d78cc961">06394</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#a6465e0496e6af07dca573b36d78cc961">u32</a>;
<a name="l06395"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html">06395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html">cvmx_uahcx_suptprt2_dw0_s</a> {
<a name="l06396"></a>06396 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06397"></a>06397 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a8ce6c891bf6b2ce40c67f4e40922515e">majorrev</a>                     : 8;  <span class="comment">/**&lt; Major revision. */</span>
<a name="l06398"></a>06398     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a833c3beba1491d9dd9d158fed5c65fb1">minorrev</a>                     : 8;  <span class="comment">/**&lt; Minor revision. */</span>
<a name="l06399"></a>06399     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a1cdbfbf1b7bd00d24d6b53a505698c57">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next capability pointer. */</span>
<a name="l06400"></a>06400     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#ac0646ee75ef7cdb7fcbcba18b5c1cd00">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = supported protocol. */</span>
<a name="l06401"></a>06401 <span class="preprocessor">#else</span>
<a name="l06402"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#ac0646ee75ef7cdb7fcbcba18b5c1cd00">06402</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#ac0646ee75ef7cdb7fcbcba18b5c1cd00">capid</a>                        : 8;
<a name="l06403"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a1cdbfbf1b7bd00d24d6b53a505698c57">06403</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a1cdbfbf1b7bd00d24d6b53a505698c57">nextcapptr</a>                   : 8;
<a name="l06404"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a833c3beba1491d9dd9d158fed5c65fb1">06404</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a833c3beba1491d9dd9d158fed5c65fb1">minorrev</a>                     : 8;
<a name="l06405"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a8ce6c891bf6b2ce40c67f4e40922515e">06405</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html#a8ce6c891bf6b2ce40c67f4e40922515e">majorrev</a>                     : 8;
<a name="l06406"></a>06406 <span class="preprocessor">#endif</span>
<a name="l06407"></a>06407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#a810ad7bf1a7145269d3ae5563db80474">s</a>;
<a name="l06408"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#af048896efc17dc58924913fe47136b7c">06408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html">cvmx_uahcx_suptprt2_dw0_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#af048896efc17dc58924913fe47136b7c">cn78xx</a>;
<a name="l06409"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#a04eb8f9acb7fbebe8173ae5ab0fd815c">06409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw0_1_1cvmx__uahcx__suptprt2__dw0__s.html">cvmx_uahcx_suptprt2_dw0_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html#a04eb8f9acb7fbebe8173ae5ab0fd815c">cn78xxp1</a>;
<a name="l06410"></a>06410 };
<a name="l06411"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ac4aaf0c20c6c705824a52c04b505e62e">06411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html" title="cvmx_uahc::_suptprt2_dw0">cvmx_uahcx_suptprt2_dw0</a> <a class="code" href="unioncvmx__uahcx__suptprt2__dw0.html" title="cvmx_uahc::_suptprt2_dw0">cvmx_uahcx_suptprt2_dw0_t</a>;
<a name="l06412"></a>06412 <span class="comment"></span>
<a name="l06413"></a>06413 <span class="comment">/**</span>
<a name="l06414"></a>06414 <span class="comment"> * cvmx_uahc#_suptprt2_dw1</span>
<a name="l06415"></a>06415 <span class="comment"> *</span>
<a name="l06416"></a>06416 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06417"></a>06417 <span class="comment"> *</span>
<a name="l06418"></a>06418 <span class="comment"> */</span>
<a name="l06419"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html">06419</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html" title="cvmx_uahc::_suptprt2_dw1">cvmx_uahcx_suptprt2_dw1</a> {
<a name="l06420"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#af1fd65bd63edb00bfe2d3e14fc41a7e8">06420</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#af1fd65bd63edb00bfe2d3e14fc41a7e8">u32</a>;
<a name="l06421"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html">06421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html">cvmx_uahcx_suptprt2_dw1_s</a> {
<a name="l06422"></a>06422 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06423"></a>06423 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html#a063f253aab7384cd382c5ad7b60c142c">name</a>                         : 32; <span class="comment">/**&lt; Name string: &apos;USB&apos;. */</span>
<a name="l06424"></a>06424 <span class="preprocessor">#else</span>
<a name="l06425"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html#a063f253aab7384cd382c5ad7b60c142c">06425</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html#a063f253aab7384cd382c5ad7b60c142c">name</a>                         : 32;
<a name="l06426"></a>06426 <span class="preprocessor">#endif</span>
<a name="l06427"></a>06427 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#ad077bba99cff3da5b17287b08b86cd47">s</a>;
<a name="l06428"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#a87aefba4bbc0f2aea477162dd72cdd9a">06428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html">cvmx_uahcx_suptprt2_dw1_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#a87aefba4bbc0f2aea477162dd72cdd9a">cn78xx</a>;
<a name="l06429"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#a40c177f8c77849c9b00adeb7e7b21f75">06429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw1_1_1cvmx__uahcx__suptprt2__dw1__s.html">cvmx_uahcx_suptprt2_dw1_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html#a40c177f8c77849c9b00adeb7e7b21f75">cn78xxp1</a>;
<a name="l06430"></a>06430 };
<a name="l06431"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a9b93489c332885fcef10fcec25275b06">06431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html" title="cvmx_uahc::_suptprt2_dw1">cvmx_uahcx_suptprt2_dw1</a> <a class="code" href="unioncvmx__uahcx__suptprt2__dw1.html" title="cvmx_uahc::_suptprt2_dw1">cvmx_uahcx_suptprt2_dw1_t</a>;
<a name="l06432"></a>06432 <span class="comment"></span>
<a name="l06433"></a>06433 <span class="comment">/**</span>
<a name="l06434"></a>06434 <span class="comment"> * cvmx_uahc#_suptprt2_dw2</span>
<a name="l06435"></a>06435 <span class="comment"> *</span>
<a name="l06436"></a>06436 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06437"></a>06437 <span class="comment"> *</span>
<a name="l06438"></a>06438 <span class="comment"> */</span>
<a name="l06439"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html">06439</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html" title="cvmx_uahc::_suptprt2_dw2">cvmx_uahcx_suptprt2_dw2</a> {
<a name="l06440"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#aee0d931296a6e2b7f9b92a348d46daa2">06440</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#aee0d931296a6e2b7f9b92a348d46daa2">u32</a>;
<a name="l06441"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html">06441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html">cvmx_uahcx_suptprt2_dw2_s</a> {
<a name="l06442"></a>06442 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06443"></a>06443 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a566596511bb1bd16d1d479633a8ed800">psic</a>                         : 4;  <span class="comment">/**&lt; Protocol speed ID count. */</span>
<a name="l06444"></a>06444     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a1f211f055528b6534b25fab22e323df2">reserved_21_27</a>               : 7;
<a name="l06445"></a>06445     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a37619141ae1753856e41970a0b99f393">blc</a>                          : 1;  <span class="comment">/**&lt; BESL LPM capability. */</span>
<a name="l06446"></a>06446     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#aff7eccc15be65b58d58bc52ef14ff631">hlc</a>                          : 1;  <span class="comment">/**&lt; Hardware LMP capability. */</span>
<a name="l06447"></a>06447     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a441de0c7809c32659e66aeddc0bf7b13">ihi</a>                          : 1;  <span class="comment">/**&lt; Integrated hub implemented. */</span>
<a name="l06448"></a>06448     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a03af6f76cfc7cb9c2a6c4788756f2c88">hso</a>                          : 1;  <span class="comment">/**&lt; High-speed only. */</span>
<a name="l06449"></a>06449     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a62f1fa5863f36cb8015ba97f6ace0144">reserved_16_16</a>               : 1;
<a name="l06450"></a>06450     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a02eb1a634c7da90b51299b7ce9b17aee">compatprtcnt</a>                 : 8;  <span class="comment">/**&lt; Compatible port count. */</span>
<a name="l06451"></a>06451     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a018b3149e9d6470b14e6f506aafc0697">compatprtoff</a>                 : 8;  <span class="comment">/**&lt; Compatible port offset. */</span>
<a name="l06452"></a>06452 <span class="preprocessor">#else</span>
<a name="l06453"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a018b3149e9d6470b14e6f506aafc0697">06453</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a018b3149e9d6470b14e6f506aafc0697">compatprtoff</a>                 : 8;
<a name="l06454"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a02eb1a634c7da90b51299b7ce9b17aee">06454</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a02eb1a634c7da90b51299b7ce9b17aee">compatprtcnt</a>                 : 8;
<a name="l06455"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a62f1fa5863f36cb8015ba97f6ace0144">06455</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a62f1fa5863f36cb8015ba97f6ace0144">reserved_16_16</a>               : 1;
<a name="l06456"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a03af6f76cfc7cb9c2a6c4788756f2c88">06456</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a03af6f76cfc7cb9c2a6c4788756f2c88">hso</a>                          : 1;
<a name="l06457"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a441de0c7809c32659e66aeddc0bf7b13">06457</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a441de0c7809c32659e66aeddc0bf7b13">ihi</a>                          : 1;
<a name="l06458"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#aff7eccc15be65b58d58bc52ef14ff631">06458</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#aff7eccc15be65b58d58bc52ef14ff631">hlc</a>                          : 1;
<a name="l06459"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a37619141ae1753856e41970a0b99f393">06459</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a37619141ae1753856e41970a0b99f393">blc</a>                          : 1;
<a name="l06460"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a1f211f055528b6534b25fab22e323df2">06460</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a1f211f055528b6534b25fab22e323df2">reserved_21_27</a>               : 7;
<a name="l06461"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a566596511bb1bd16d1d479633a8ed800">06461</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html#a566596511bb1bd16d1d479633a8ed800">psic</a>                         : 4;
<a name="l06462"></a>06462 <span class="preprocessor">#endif</span>
<a name="l06463"></a>06463 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#a945acea257a927f7b887a210559a8b93">s</a>;
<a name="l06464"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#acfa3aa524fc4db7b6bed0b0a9f36ced6">06464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html">cvmx_uahcx_suptprt2_dw2_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#acfa3aa524fc4db7b6bed0b0a9f36ced6">cn78xx</a>;
<a name="l06465"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#a8700352afaa1907f3f5846056ff2d98f">06465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw2_1_1cvmx__uahcx__suptprt2__dw2__s.html">cvmx_uahcx_suptprt2_dw2_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html#a8700352afaa1907f3f5846056ff2d98f">cn78xxp1</a>;
<a name="l06466"></a>06466 };
<a name="l06467"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ab193e5b5be3511a8a4eecfb93b1c1e44">06467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html" title="cvmx_uahc::_suptprt2_dw2">cvmx_uahcx_suptprt2_dw2</a> <a class="code" href="unioncvmx__uahcx__suptprt2__dw2.html" title="cvmx_uahc::_suptprt2_dw2">cvmx_uahcx_suptprt2_dw2_t</a>;
<a name="l06468"></a>06468 <span class="comment"></span>
<a name="l06469"></a>06469 <span class="comment">/**</span>
<a name="l06470"></a>06470 <span class="comment"> * cvmx_uahc#_suptprt2_dw3</span>
<a name="l06471"></a>06471 <span class="comment"> *</span>
<a name="l06472"></a>06472 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 7.2.</span>
<a name="l06473"></a>06473 <span class="comment"> *</span>
<a name="l06474"></a>06474 <span class="comment"> */</span>
<a name="l06475"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html">06475</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html" title="cvmx_uahc::_suptprt2_dw3">cvmx_uahcx_suptprt2_dw3</a> {
<a name="l06476"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#ae05482bba3c030c97b5da13ff7e8b23b">06476</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#ae05482bba3c030c97b5da13ff7e8b23b">u32</a>;
<a name="l06477"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html">06477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html">cvmx_uahcx_suptprt2_dw3_s</a> {
<a name="l06478"></a>06478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06479"></a>06479 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#af3648e2d4e0744451db3de3a53e24c0b">reserved_5_31</a>                : 27;
<a name="l06480"></a>06480     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#aab991f39d5e1310fbecea801ed2f656f">protslottype</a>                 : 5;  <span class="comment">/**&lt; Protocol slot type. */</span>
<a name="l06481"></a>06481 <span class="preprocessor">#else</span>
<a name="l06482"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#aab991f39d5e1310fbecea801ed2f656f">06482</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#aab991f39d5e1310fbecea801ed2f656f">protslottype</a>                 : 5;
<a name="l06483"></a><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#af3648e2d4e0744451db3de3a53e24c0b">06483</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html#af3648e2d4e0744451db3de3a53e24c0b">reserved_5_31</a>                : 27;
<a name="l06484"></a>06484 <span class="preprocessor">#endif</span>
<a name="l06485"></a>06485 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#a6beba50fd0b9219990bb92f7b342b99f">s</a>;
<a name="l06486"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#ab51278d07cccdd5c3d383933e4f088b2">06486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html">cvmx_uahcx_suptprt2_dw3_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#ab51278d07cccdd5c3d383933e4f088b2">cn78xx</a>;
<a name="l06487"></a><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#a5dd1a0b5e80a5cb90774c9ae80bcb784">06487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt2__dw3_1_1cvmx__uahcx__suptprt2__dw3__s.html">cvmx_uahcx_suptprt2_dw3_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html#a5dd1a0b5e80a5cb90774c9ae80bcb784">cn78xxp1</a>;
<a name="l06488"></a>06488 };
<a name="l06489"></a><a class="code" href="cvmx-uahcx-defs_8h.html#af99c6915070f486cec4378055246f9b3">06489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html" title="cvmx_uahc::_suptprt2_dw3">cvmx_uahcx_suptprt2_dw3</a> <a class="code" href="unioncvmx__uahcx__suptprt2__dw3.html" title="cvmx_uahc::_suptprt2_dw3">cvmx_uahcx_suptprt2_dw3_t</a>;
<a name="l06490"></a>06490 <span class="comment"></span>
<a name="l06491"></a>06491 <span class="comment">/**</span>
<a name="l06492"></a>06492 <span class="comment"> * cvmx_uahc#_suptprt3_dw0</span>
<a name="l06493"></a>06493 <span class="comment"> *</span>
<a name="l06494"></a>06494 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06495"></a>06495 <span class="comment"> *</span>
<a name="l06496"></a>06496 <span class="comment"> */</span>
<a name="l06497"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html">06497</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html" title="cvmx_uahc::_suptprt3_dw0">cvmx_uahcx_suptprt3_dw0</a> {
<a name="l06498"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#aacbe0f0b4e0108f3be0e46ebc16f30a5">06498</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#aacbe0f0b4e0108f3be0e46ebc16f30a5">u32</a>;
<a name="l06499"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html">06499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html">cvmx_uahcx_suptprt3_dw0_s</a> {
<a name="l06500"></a>06500 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06501"></a>06501 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a2e48d25c14667891d0b2c12d93d4e1bc">majorrev</a>                     : 8;  <span class="comment">/**&lt; Major revision. */</span>
<a name="l06502"></a>06502     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a45830c08c324373dca19d49e908132cf">minorrev</a>                     : 8;  <span class="comment">/**&lt; Minor revision. */</span>
<a name="l06503"></a>06503     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a72676fa88045a1ed57fbd36f9149e59d">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next capability pointer. Value depends on UAHC()_GUCTL[EXTCAPSUPTEN]. If EXTCAPSUPTEN =</span>
<a name="l06504"></a>06504 <span class="comment">                                                         0, value is 0x0. If EXTCAPSUPTEN = 1, value is 0x4. */</span>
<a name="l06505"></a>06505     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a872a8950897e162fd8ce7245068f5b93">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = supported protocol. */</span>
<a name="l06506"></a>06506 <span class="preprocessor">#else</span>
<a name="l06507"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a872a8950897e162fd8ce7245068f5b93">06507</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a872a8950897e162fd8ce7245068f5b93">capid</a>                        : 8;
<a name="l06508"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a72676fa88045a1ed57fbd36f9149e59d">06508</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a72676fa88045a1ed57fbd36f9149e59d">nextcapptr</a>                   : 8;
<a name="l06509"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a45830c08c324373dca19d49e908132cf">06509</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a45830c08c324373dca19d49e908132cf">minorrev</a>                     : 8;
<a name="l06510"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a2e48d25c14667891d0b2c12d93d4e1bc">06510</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html#a2e48d25c14667891d0b2c12d93d4e1bc">majorrev</a>                     : 8;
<a name="l06511"></a>06511 <span class="preprocessor">#endif</span>
<a name="l06512"></a>06512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#ac74cb4ebc483a5762ef80c5c5124e16b">s</a>;
<a name="l06513"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#a2d0db546d302dd36b300ad0bd4e3332a">06513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html">cvmx_uahcx_suptprt3_dw0_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#a2d0db546d302dd36b300ad0bd4e3332a">cn78xx</a>;
<a name="l06514"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#aee1b6db14441dd206f2205eef0dbaa0a">06514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw0_1_1cvmx__uahcx__suptprt3__dw0__s.html">cvmx_uahcx_suptprt3_dw0_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html#aee1b6db14441dd206f2205eef0dbaa0a">cn78xxp1</a>;
<a name="l06515"></a>06515 };
<a name="l06516"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a17554a5253ef28684d2b75e2c871abe7">06516</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html" title="cvmx_uahc::_suptprt3_dw0">cvmx_uahcx_suptprt3_dw0</a> <a class="code" href="unioncvmx__uahcx__suptprt3__dw0.html" title="cvmx_uahc::_suptprt3_dw0">cvmx_uahcx_suptprt3_dw0_t</a>;
<a name="l06517"></a>06517 <span class="comment"></span>
<a name="l06518"></a>06518 <span class="comment">/**</span>
<a name="l06519"></a>06519 <span class="comment"> * cvmx_uahc#_suptprt3_dw1</span>
<a name="l06520"></a>06520 <span class="comment"> *</span>
<a name="l06521"></a>06521 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06522"></a>06522 <span class="comment"> *</span>
<a name="l06523"></a>06523 <span class="comment"> */</span>
<a name="l06524"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html">06524</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html" title="cvmx_uahc::_suptprt3_dw1">cvmx_uahcx_suptprt3_dw1</a> {
<a name="l06525"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#a62379771b6e9e3c186d4f07ea7a5a764">06525</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#a62379771b6e9e3c186d4f07ea7a5a764">u32</a>;
<a name="l06526"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html">06526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html">cvmx_uahcx_suptprt3_dw1_s</a> {
<a name="l06527"></a>06527 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06528"></a>06528 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html#aac3c51444ce7a58407e25a605a702c37">name</a>                         : 32; <span class="comment">/**&lt; Name string: &apos;USB&apos;. */</span>
<a name="l06529"></a>06529 <span class="preprocessor">#else</span>
<a name="l06530"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html#aac3c51444ce7a58407e25a605a702c37">06530</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html#aac3c51444ce7a58407e25a605a702c37">name</a>                         : 32;
<a name="l06531"></a>06531 <span class="preprocessor">#endif</span>
<a name="l06532"></a>06532 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#a615b2b4148a871b7514c280c6741ffdf">s</a>;
<a name="l06533"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#aa354b10a0000772a54d6d1f7c12f2ca3">06533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html">cvmx_uahcx_suptprt3_dw1_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#aa354b10a0000772a54d6d1f7c12f2ca3">cn78xx</a>;
<a name="l06534"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#acb2d83ec8155a5ec48457757211cb35f">06534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw1_1_1cvmx__uahcx__suptprt3__dw1__s.html">cvmx_uahcx_suptprt3_dw1_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html#acb2d83ec8155a5ec48457757211cb35f">cn78xxp1</a>;
<a name="l06535"></a>06535 };
<a name="l06536"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a195527bbe522b77d0d4b0431a72e9397">06536</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html" title="cvmx_uahc::_suptprt3_dw1">cvmx_uahcx_suptprt3_dw1</a> <a class="code" href="unioncvmx__uahcx__suptprt3__dw1.html" title="cvmx_uahc::_suptprt3_dw1">cvmx_uahcx_suptprt3_dw1_t</a>;
<a name="l06537"></a>06537 <span class="comment"></span>
<a name="l06538"></a>06538 <span class="comment">/**</span>
<a name="l06539"></a>06539 <span class="comment"> * cvmx_uahc#_suptprt3_dw2</span>
<a name="l06540"></a>06540 <span class="comment"> *</span>
<a name="l06541"></a>06541 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.2.</span>
<a name="l06542"></a>06542 <span class="comment"> *</span>
<a name="l06543"></a>06543 <span class="comment"> */</span>
<a name="l06544"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html">06544</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html" title="cvmx_uahc::_suptprt3_dw2">cvmx_uahcx_suptprt3_dw2</a> {
<a name="l06545"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#a37c08c1926ddebd2521c32b4063caf3a">06545</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#a37c08c1926ddebd2521c32b4063caf3a">u32</a>;
<a name="l06546"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html">06546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html">cvmx_uahcx_suptprt3_dw2_s</a> {
<a name="l06547"></a>06547 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06548"></a>06548 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a5f481e0582ed9f67700e0445f1a0a9ba">psic</a>                         : 4;  <span class="comment">/**&lt; Protocol speed ID count. */</span>
<a name="l06549"></a>06549     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a559452f1edf1eb135a91fc8d48938827">reserved_16_27</a>               : 12;
<a name="l06550"></a>06550     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#abe69b9f3fde2a4e2806103b6fd5c54a0">compatprtcnt</a>                 : 8;  <span class="comment">/**&lt; Compatible port count. */</span>
<a name="l06551"></a>06551     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a6bd1fb18faaf64f43d97be096b1b27a0">compatprtoff</a>                 : 8;  <span class="comment">/**&lt; Compatible port offset. */</span>
<a name="l06552"></a>06552 <span class="preprocessor">#else</span>
<a name="l06553"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a6bd1fb18faaf64f43d97be096b1b27a0">06553</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a6bd1fb18faaf64f43d97be096b1b27a0">compatprtoff</a>                 : 8;
<a name="l06554"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#abe69b9f3fde2a4e2806103b6fd5c54a0">06554</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#abe69b9f3fde2a4e2806103b6fd5c54a0">compatprtcnt</a>                 : 8;
<a name="l06555"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a559452f1edf1eb135a91fc8d48938827">06555</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a559452f1edf1eb135a91fc8d48938827">reserved_16_27</a>               : 12;
<a name="l06556"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a5f481e0582ed9f67700e0445f1a0a9ba">06556</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html#a5f481e0582ed9f67700e0445f1a0a9ba">psic</a>                         : 4;
<a name="l06557"></a>06557 <span class="preprocessor">#endif</span>
<a name="l06558"></a>06558 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#afd59bf65ef0c69a8c617325fd1c4a079">s</a>;
<a name="l06559"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#a678632067958aaa3033b44fd6f0bc657">06559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html">cvmx_uahcx_suptprt3_dw2_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#a678632067958aaa3033b44fd6f0bc657">cn78xx</a>;
<a name="l06560"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#af99d5089a24473171dde4f5321804741">06560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw2_1_1cvmx__uahcx__suptprt3__dw2__s.html">cvmx_uahcx_suptprt3_dw2_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html#af99d5089a24473171dde4f5321804741">cn78xxp1</a>;
<a name="l06561"></a>06561 };
<a name="l06562"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a3141d08f142333a169db131a09a25441">06562</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html" title="cvmx_uahc::_suptprt3_dw2">cvmx_uahcx_suptprt3_dw2</a> <a class="code" href="unioncvmx__uahcx__suptprt3__dw2.html" title="cvmx_uahc::_suptprt3_dw2">cvmx_uahcx_suptprt3_dw2_t</a>;
<a name="l06563"></a>06563 <span class="comment"></span>
<a name="l06564"></a>06564 <span class="comment">/**</span>
<a name="l06565"></a>06565 <span class="comment"> * cvmx_uahc#_suptprt3_dw3</span>
<a name="l06566"></a>06566 <span class="comment"> *</span>
<a name="l06567"></a>06567 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.1, section 7.2.</span>
<a name="l06568"></a>06568 <span class="comment"> *</span>
<a name="l06569"></a>06569 <span class="comment"> */</span>
<a name="l06570"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html">06570</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html" title="cvmx_uahc::_suptprt3_dw3">cvmx_uahcx_suptprt3_dw3</a> {
<a name="l06571"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#abe7833ef8acf7f3a7869026a10a7dfb1">06571</a>     uint32_t <a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#abe7833ef8acf7f3a7869026a10a7dfb1">u32</a>;
<a name="l06572"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html">06572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html">cvmx_uahcx_suptprt3_dw3_s</a> {
<a name="l06573"></a>06573 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06574"></a>06574 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#a34586a1a7d3ea97a27e1e5cc9571bcbc">reserved_5_31</a>                : 27;
<a name="l06575"></a>06575     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#aeb1fa8bb1743f09ccc21296463ea7d02">protslottype</a>                 : 5;  <span class="comment">/**&lt; Protocol slot type. */</span>
<a name="l06576"></a>06576 <span class="preprocessor">#else</span>
<a name="l06577"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#aeb1fa8bb1743f09ccc21296463ea7d02">06577</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#aeb1fa8bb1743f09ccc21296463ea7d02">protslottype</a>                 : 5;
<a name="l06578"></a><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#a34586a1a7d3ea97a27e1e5cc9571bcbc">06578</a>     uint32_t <a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html#a34586a1a7d3ea97a27e1e5cc9571bcbc">reserved_5_31</a>                : 27;
<a name="l06579"></a>06579 <span class="preprocessor">#endif</span>
<a name="l06580"></a>06580 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#a7a3044073753847aa8117a5dcd22da96">s</a>;
<a name="l06581"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#acdb6b5a8c2346a6018b65e1254781dad">06581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html">cvmx_uahcx_suptprt3_dw3_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#acdb6b5a8c2346a6018b65e1254781dad">cn78xx</a>;
<a name="l06582"></a><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#ae3e5292ae4fae19e9f28ea00feaeb7e8">06582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__suptprt3__dw3_1_1cvmx__uahcx__suptprt3__dw3__s.html">cvmx_uahcx_suptprt3_dw3_s</a>      <a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html#ae3e5292ae4fae19e9f28ea00feaeb7e8">cn78xxp1</a>;
<a name="l06583"></a>06583 };
<a name="l06584"></a><a class="code" href="cvmx-uahcx-defs_8h.html#aca25c02fcf4bda970d30508b17ff7643">06584</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html" title="cvmx_uahc::_suptprt3_dw3">cvmx_uahcx_suptprt3_dw3</a> <a class="code" href="unioncvmx__uahcx__suptprt3__dw3.html" title="cvmx_uahc::_suptprt3_dw3">cvmx_uahcx_suptprt3_dw3_t</a>;
<a name="l06585"></a>06585 <span class="comment"></span>
<a name="l06586"></a>06586 <span class="comment">/**</span>
<a name="l06587"></a>06587 <span class="comment"> * cvmx_uahc#_usbcmd</span>
<a name="l06588"></a>06588 <span class="comment"> *</span>
<a name="l06589"></a>06589 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.1.</span>
<a name="l06590"></a>06590 <span class="comment"> *</span>
<a name="l06591"></a>06591 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06592"></a>06592 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06593"></a>06593 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06594"></a>06594 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l06595"></a>06595 <span class="comment"> */</span>
<a name="l06596"></a><a class="code" href="unioncvmx__uahcx__usbcmd.html">06596</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usbcmd.html" title="cvmx_uahc::_usbcmd">cvmx_uahcx_usbcmd</a> {
<a name="l06597"></a><a class="code" href="unioncvmx__uahcx__usbcmd.html#a3ee62399bb476e010a9fa32330f13579">06597</a>     uint32_t <a class="code" href="unioncvmx__uahcx__usbcmd.html#a3ee62399bb476e010a9fa32330f13579">u32</a>;
<a name="l06598"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html">06598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html">cvmx_uahcx_usbcmd_s</a> {
<a name="l06599"></a>06599 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06600"></a>06600 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abad48aa0f5feaa7bc058a48de0e35609">reserved_12_31</a>               : 20;
<a name="l06601"></a>06601     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79477fe482758d39de8ff1ab73249438">eu3s</a>                         : 1;  <span class="comment">/**&lt; Enable U3 MFINDEX stop. */</span>
<a name="l06602"></a>06602     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a56ba1bfc07d2e0cf394cbdb02fa7be9f">ewe</a>                          : 1;  <span class="comment">/**&lt; Enable wrap event. */</span>
<a name="l06603"></a>06603     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abf60df7c5e18f5d8902dc899019290e4">crs</a>                          : 1;  <span class="comment">/**&lt; Controller restore state. */</span>
<a name="l06604"></a>06604     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a0dd7bf9572f904a2d0367d4d450223e7">css</a>                          : 1;  <span class="comment">/**&lt; Controller save state. */</span>
<a name="l06605"></a>06605     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a4adba263a31618dee268482fd6b46e1c">lhcrst</a>                       : 1;  <span class="comment">/**&lt; Light host controller reset. */</span>
<a name="l06606"></a>06606     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a49c61387d0d350b1a59883005d3f5abe">reserved_4_6</a>                 : 3;
<a name="l06607"></a>06607     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#ad6f8868ad02d5cddb9660f930c802169">hsee</a>                         : 1;  <span class="comment">/**&lt; Host system error enable. */</span>
<a name="l06608"></a>06608     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79b0e2de64a1649b3cd3e987acad71bb">inte</a>                         : 1;  <span class="comment">/**&lt; Interrupter enable. */</span>
<a name="l06609"></a>06609     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#aae39d1a2d51524d1aad4413aef2ef2e5">hcrst</a>                        : 1;  <span class="comment">/**&lt; Host controller reset. */</span>
<a name="l06610"></a>06610     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#af86c854d5ece3cec79d578303fe991a6">r_s</a>                          : 1;  <span class="comment">/**&lt; Run/stop. */</span>
<a name="l06611"></a>06611 <span class="preprocessor">#else</span>
<a name="l06612"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#af86c854d5ece3cec79d578303fe991a6">06612</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#af86c854d5ece3cec79d578303fe991a6">r_s</a>                          : 1;
<a name="l06613"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#aae39d1a2d51524d1aad4413aef2ef2e5">06613</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#aae39d1a2d51524d1aad4413aef2ef2e5">hcrst</a>                        : 1;
<a name="l06614"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79b0e2de64a1649b3cd3e987acad71bb">06614</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79b0e2de64a1649b3cd3e987acad71bb">inte</a>                         : 1;
<a name="l06615"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#ad6f8868ad02d5cddb9660f930c802169">06615</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#ad6f8868ad02d5cddb9660f930c802169">hsee</a>                         : 1;
<a name="l06616"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a49c61387d0d350b1a59883005d3f5abe">06616</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a49c61387d0d350b1a59883005d3f5abe">reserved_4_6</a>                 : 3;
<a name="l06617"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a4adba263a31618dee268482fd6b46e1c">06617</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a4adba263a31618dee268482fd6b46e1c">lhcrst</a>                       : 1;
<a name="l06618"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a0dd7bf9572f904a2d0367d4d450223e7">06618</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a0dd7bf9572f904a2d0367d4d450223e7">css</a>                          : 1;
<a name="l06619"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abf60df7c5e18f5d8902dc899019290e4">06619</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abf60df7c5e18f5d8902dc899019290e4">crs</a>                          : 1;
<a name="l06620"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a56ba1bfc07d2e0cf394cbdb02fa7be9f">06620</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a56ba1bfc07d2e0cf394cbdb02fa7be9f">ewe</a>                          : 1;
<a name="l06621"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79477fe482758d39de8ff1ab73249438">06621</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#a79477fe482758d39de8ff1ab73249438">eu3s</a>                         : 1;
<a name="l06622"></a><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abad48aa0f5feaa7bc058a48de0e35609">06622</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html#abad48aa0f5feaa7bc058a48de0e35609">reserved_12_31</a>               : 20;
<a name="l06623"></a>06623 <span class="preprocessor">#endif</span>
<a name="l06624"></a>06624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__usbcmd.html#a3ff06ab4e8a0fe1a9c61437cc2c4fffe">s</a>;
<a name="l06625"></a><a class="code" href="unioncvmx__uahcx__usbcmd.html#ac8f843562e064e2a0ea122db62b7251e">06625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html">cvmx_uahcx_usbcmd_s</a>            <a class="code" href="unioncvmx__uahcx__usbcmd.html#ac8f843562e064e2a0ea122db62b7251e">cn78xx</a>;
<a name="l06626"></a><a class="code" href="unioncvmx__uahcx__usbcmd.html#a2448dc924a0bbfcaf30af1be93bb76ce">06626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbcmd_1_1cvmx__uahcx__usbcmd__s.html">cvmx_uahcx_usbcmd_s</a>            <a class="code" href="unioncvmx__uahcx__usbcmd.html#a2448dc924a0bbfcaf30af1be93bb76ce">cn78xxp1</a>;
<a name="l06627"></a>06627 };
<a name="l06628"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a0066221efde7cd6db89f3f39ab812a1f">06628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usbcmd.html" title="cvmx_uahc::_usbcmd">cvmx_uahcx_usbcmd</a> <a class="code" href="unioncvmx__uahcx__usbcmd.html" title="cvmx_uahc::_usbcmd">cvmx_uahcx_usbcmd_t</a>;
<a name="l06629"></a>06629 <span class="comment"></span>
<a name="l06630"></a>06630 <span class="comment">/**</span>
<a name="l06631"></a>06631 <span class="comment"> * cvmx_uahc#_usblegctlsts</span>
<a name="l06632"></a>06632 <span class="comment"> *</span>
<a name="l06633"></a>06633 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.1.2. Note</span>
<a name="l06634"></a>06634 <span class="comment"> * that the SMI interrupts are not connected to anything in a CNXXXX configuration.</span>
<a name="l06635"></a>06635 <span class="comment"> *</span>
<a name="l06636"></a>06636 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06637"></a>06637 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06638"></a>06638 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06639"></a>06639 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l06640"></a>06640 <span class="comment"> */</span>
<a name="l06641"></a><a class="code" href="unioncvmx__uahcx__usblegctlsts.html">06641</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usblegctlsts.html" title="cvmx_uahc::_usblegctlsts">cvmx_uahcx_usblegctlsts</a> {
<a name="l06642"></a><a class="code" href="unioncvmx__uahcx__usblegctlsts.html#aa7670b57f8c113e858b4ad2a673069ea">06642</a>     uint32_t <a class="code" href="unioncvmx__uahcx__usblegctlsts.html#aa7670b57f8c113e858b4ad2a673069ea">u32</a>;
<a name="l06643"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html">06643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html">cvmx_uahcx_usblegctlsts_s</a> {
<a name="l06644"></a>06644 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06645"></a>06645 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#aaa0991be467a7422843bacc16a6f8232">smi_on_bar</a>                   : 1;  <span class="comment">/**&lt; System management interrupt on BAR. Never generated. */</span>
<a name="l06646"></a>06646     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a8ab7203347d83f6cf8aead6d140ac795">smi_on_pci_command</a>           : 1;  <span class="comment">/**&lt; System management interrupt on PCI command. Never generated. */</span>
<a name="l06647"></a>06647     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a4308987f7bd3d6b537f5dbd0d17da7a3">smi_on_os_ownership</a>          : 1;  <span class="comment">/**&lt; System management interrupt on OS ownership change. This bit is set to 1 whenever</span>
<a name="l06648"></a>06648 <span class="comment">                                                         UAHC()_USBLEGSUP[HC_OS_OWNED_SEMAPHORES] transitions. */</span>
<a name="l06649"></a>06649     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#af310b94b67afe45bdacf73f19315cccc">reserved_21_28</a>               : 8;
<a name="l06650"></a>06650     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a6767272006d6d14d97f641c440c30c33">smi_on_hostsystemerr</a>         : 1;  <span class="comment">/**&lt; System-management interrupt on host-system error. Shadow bit of UAHC()_USBSTS[HSE]. Refer</span>
<a name="l06651"></a>06651 <span class="comment">                                                         to</span>
<a name="l06652"></a>06652 <span class="comment">                                                         xHCI Section 5.4.2 for definition and effects of the events associated with this bit being</span>
<a name="l06653"></a>06653 <span class="comment">                                                         set to 1.</span>
<a name="l06654"></a>06654 <span class="comment">                                                         To clear this bit to a 0, system software must write a 1 to UAHC()_USBSTS[HSE]. */</span>
<a name="l06655"></a>06655     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a5a3c46b173760c5c13f64e4b896b496a">reserved_17_19</a>               : 3;
<a name="l06656"></a>06656     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a9b96d734f922d4bf6d522dc54d80d70c">smi_on_event_interrupt</a>       : 1;  <span class="comment">/**&lt; System-management interrupt on event interrupt. Shadow bit of UAHC()_USBSTS[EINT]. Refer</span>
<a name="l06657"></a>06657 <span class="comment">                                                         to</span>
<a name="l06658"></a>06658 <span class="comment">                                                         xHCI Section 5.4.2 for definition. This bit automatically clears when [EINT] clears and</span>
<a name="l06659"></a>06659 <span class="comment">                                                         sets when [EINT] sets. */</span>
<a name="l06660"></a>06660     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac1b9a43d97183396d9abbd4e57957f25">smi_on_bar_en</a>                : 1;  <span class="comment">/**&lt; System-management interrupt on BAR enable. */</span>
<a name="l06661"></a>06661     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac6f7627cfb30bdd86fe757c1b325114a">smi_on_pci_command_en</a>        : 1;  <span class="comment">/**&lt; System-management interrupt on PCI command enable. */</span>
<a name="l06662"></a>06662     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a7c3048cfa622d61c97bf543be88d34e0">smi_on_os_ownership_en</a>       : 1;  <span class="comment">/**&lt; System-management interrupt on OS ownership enable. */</span>
<a name="l06663"></a>06663     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a78b0bd8b9199d0c9a13fa71377579ae8">reserved_5_12</a>                : 8;
<a name="l06664"></a>06664     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abe8ffca05e749da52f556e83fe3f4d3c">smi_on_hostsystemerr_en</a>      : 1;  <span class="comment">/**&lt; System-management interrupt on host-system error enable */</span>
<a name="l06665"></a>06665     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abb75129ecc43fb3bf224f3559e6754a6">reserved_1_3</a>                 : 3;
<a name="l06666"></a>06666     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ab7b47608b6fc5db72cca8b0e6fc57d9a">usb_smi_en</a>                   : 1;  <span class="comment">/**&lt; USB system-management interrupt enable. */</span>
<a name="l06667"></a>06667 <span class="preprocessor">#else</span>
<a name="l06668"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ab7b47608b6fc5db72cca8b0e6fc57d9a">06668</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ab7b47608b6fc5db72cca8b0e6fc57d9a">usb_smi_en</a>                   : 1;
<a name="l06669"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abb75129ecc43fb3bf224f3559e6754a6">06669</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abb75129ecc43fb3bf224f3559e6754a6">reserved_1_3</a>                 : 3;
<a name="l06670"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abe8ffca05e749da52f556e83fe3f4d3c">06670</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#abe8ffca05e749da52f556e83fe3f4d3c">smi_on_hostsystemerr_en</a>      : 1;
<a name="l06671"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a78b0bd8b9199d0c9a13fa71377579ae8">06671</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a78b0bd8b9199d0c9a13fa71377579ae8">reserved_5_12</a>                : 8;
<a name="l06672"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a7c3048cfa622d61c97bf543be88d34e0">06672</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a7c3048cfa622d61c97bf543be88d34e0">smi_on_os_ownership_en</a>       : 1;
<a name="l06673"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac6f7627cfb30bdd86fe757c1b325114a">06673</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac6f7627cfb30bdd86fe757c1b325114a">smi_on_pci_command_en</a>        : 1;
<a name="l06674"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac1b9a43d97183396d9abbd4e57957f25">06674</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#ac1b9a43d97183396d9abbd4e57957f25">smi_on_bar_en</a>                : 1;
<a name="l06675"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a9b96d734f922d4bf6d522dc54d80d70c">06675</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a9b96d734f922d4bf6d522dc54d80d70c">smi_on_event_interrupt</a>       : 1;
<a name="l06676"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a5a3c46b173760c5c13f64e4b896b496a">06676</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a5a3c46b173760c5c13f64e4b896b496a">reserved_17_19</a>               : 3;
<a name="l06677"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a6767272006d6d14d97f641c440c30c33">06677</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a6767272006d6d14d97f641c440c30c33">smi_on_hostsystemerr</a>         : 1;
<a name="l06678"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#af310b94b67afe45bdacf73f19315cccc">06678</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#af310b94b67afe45bdacf73f19315cccc">reserved_21_28</a>               : 8;
<a name="l06679"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a4308987f7bd3d6b537f5dbd0d17da7a3">06679</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a4308987f7bd3d6b537f5dbd0d17da7a3">smi_on_os_ownership</a>          : 1;
<a name="l06680"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a8ab7203347d83f6cf8aead6d140ac795">06680</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#a8ab7203347d83f6cf8aead6d140ac795">smi_on_pci_command</a>           : 1;
<a name="l06681"></a><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#aaa0991be467a7422843bacc16a6f8232">06681</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html#aaa0991be467a7422843bacc16a6f8232">smi_on_bar</a>                   : 1;
<a name="l06682"></a>06682 <span class="preprocessor">#endif</span>
<a name="l06683"></a>06683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__usblegctlsts.html#aa2629ab94d9852961b43d7508af32eb8">s</a>;
<a name="l06684"></a><a class="code" href="unioncvmx__uahcx__usblegctlsts.html#a0655517200c3fb01fa473f4f459ffd89">06684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html">cvmx_uahcx_usblegctlsts_s</a>      <a class="code" href="unioncvmx__uahcx__usblegctlsts.html#a0655517200c3fb01fa473f4f459ffd89">cn78xx</a>;
<a name="l06685"></a><a class="code" href="unioncvmx__uahcx__usblegctlsts.html#ad1f4c161c458dc8108621dbc751e9125">06685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegctlsts_1_1cvmx__uahcx__usblegctlsts__s.html">cvmx_uahcx_usblegctlsts_s</a>      <a class="code" href="unioncvmx__uahcx__usblegctlsts.html#ad1f4c161c458dc8108621dbc751e9125">cn78xxp1</a>;
<a name="l06686"></a>06686 };
<a name="l06687"></a><a class="code" href="cvmx-uahcx-defs_8h.html#ae77631e45f3842c052bc815ced3e3df5">06687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usblegctlsts.html" title="cvmx_uahc::_usblegctlsts">cvmx_uahcx_usblegctlsts</a> <a class="code" href="unioncvmx__uahcx__usblegctlsts.html" title="cvmx_uahc::_usblegctlsts">cvmx_uahcx_usblegctlsts_t</a>;
<a name="l06688"></a>06688 <span class="comment"></span>
<a name="l06689"></a>06689 <span class="comment">/**</span>
<a name="l06690"></a>06690 <span class="comment"> * cvmx_uahc#_usblegsup</span>
<a name="l06691"></a>06691 <span class="comment"> *</span>
<a name="l06692"></a>06692 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 7.1.1.</span>
<a name="l06693"></a>06693 <span class="comment"> *</span>
<a name="l06694"></a>06694 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06695"></a>06695 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06696"></a>06696 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06697"></a>06697 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l06698"></a>06698 <span class="comment"> */</span>
<a name="l06699"></a><a class="code" href="unioncvmx__uahcx__usblegsup.html">06699</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usblegsup.html" title="cvmx_uahc::_usblegsup">cvmx_uahcx_usblegsup</a> {
<a name="l06700"></a><a class="code" href="unioncvmx__uahcx__usblegsup.html#ab3be3a68e1d5ab21b82a481f2fe08916">06700</a>     uint32_t <a class="code" href="unioncvmx__uahcx__usblegsup.html#ab3be3a68e1d5ab21b82a481f2fe08916">u32</a>;
<a name="l06701"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html">06701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html">cvmx_uahcx_usblegsup_s</a> {
<a name="l06702"></a>06702 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06703"></a>06703 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afbdbc0e854d2071ce74e862a7afc83a6">reserved_25_31</a>               : 7;
<a name="l06704"></a>06704     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afa143bab5b6da0fdb7e763c05fe6395a">hc_os_owned_semaphores</a>       : 1;  <span class="comment">/**&lt; HC OS-owned semaphore. */</span>
<a name="l06705"></a>06705     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#a3f2a2907997c5b7616db323498b03bbe">reserved_17_23</a>               : 7;
<a name="l06706"></a>06706     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ab5c03cd2e4095febca05ed745606f8a1">hc_bios_owned_semaphores</a>     : 1;  <span class="comment">/**&lt; HC BIOS-owned semaphore. */</span>
<a name="l06707"></a>06707     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ac45ec282a3b133d43fad496d09e37c63">nextcapptr</a>                   : 8;  <span class="comment">/**&lt; Next xHCI extended-capability pointer. */</span>
<a name="l06708"></a>06708     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#aa4576681ce4fc176b76d13bac4562b0a">capid</a>                        : 8;  <span class="comment">/**&lt; Capability ID = USB legacy support. */</span>
<a name="l06709"></a>06709 <span class="preprocessor">#else</span>
<a name="l06710"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#aa4576681ce4fc176b76d13bac4562b0a">06710</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#aa4576681ce4fc176b76d13bac4562b0a">capid</a>                        : 8;
<a name="l06711"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ac45ec282a3b133d43fad496d09e37c63">06711</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ac45ec282a3b133d43fad496d09e37c63">nextcapptr</a>                   : 8;
<a name="l06712"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ab5c03cd2e4095febca05ed745606f8a1">06712</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#ab5c03cd2e4095febca05ed745606f8a1">hc_bios_owned_semaphores</a>     : 1;
<a name="l06713"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#a3f2a2907997c5b7616db323498b03bbe">06713</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#a3f2a2907997c5b7616db323498b03bbe">reserved_17_23</a>               : 7;
<a name="l06714"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afa143bab5b6da0fdb7e763c05fe6395a">06714</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afa143bab5b6da0fdb7e763c05fe6395a">hc_os_owned_semaphores</a>       : 1;
<a name="l06715"></a><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afbdbc0e854d2071ce74e862a7afc83a6">06715</a>     uint32_t <a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html#afbdbc0e854d2071ce74e862a7afc83a6">reserved_25_31</a>               : 7;
<a name="l06716"></a>06716 <span class="preprocessor">#endif</span>
<a name="l06717"></a>06717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__usblegsup.html#a1fe8ac05a7272bb462e016b0553ad100">s</a>;
<a name="l06718"></a><a class="code" href="unioncvmx__uahcx__usblegsup.html#af4260b3a31e741dd605aa46796c5e22f">06718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html">cvmx_uahcx_usblegsup_s</a>         <a class="code" href="unioncvmx__uahcx__usblegsup.html#af4260b3a31e741dd605aa46796c5e22f">cn78xx</a>;
<a name="l06719"></a><a class="code" href="unioncvmx__uahcx__usblegsup.html#ad4d0e09b8e3687b43c8822ecb3f85beb">06719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usblegsup_1_1cvmx__uahcx__usblegsup__s.html">cvmx_uahcx_usblegsup_s</a>         <a class="code" href="unioncvmx__uahcx__usblegsup.html#ad4d0e09b8e3687b43c8822ecb3f85beb">cn78xxp1</a>;
<a name="l06720"></a>06720 };
<a name="l06721"></a><a class="code" href="cvmx-uahcx-defs_8h.html#a390e034eaffa1de5a43c5af3a2894a59">06721</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usblegsup.html" title="cvmx_uahc::_usblegsup">cvmx_uahcx_usblegsup</a> <a class="code" href="unioncvmx__uahcx__usblegsup.html" title="cvmx_uahc::_usblegsup">cvmx_uahcx_usblegsup_t</a>;
<a name="l06722"></a>06722 <span class="comment"></span>
<a name="l06723"></a>06723 <span class="comment">/**</span>
<a name="l06724"></a>06724 <span class="comment"> * cvmx_uahc#_usbsts</span>
<a name="l06725"></a>06725 <span class="comment"> *</span>
<a name="l06726"></a>06726 <span class="comment"> * For information on this register, refer to the xHCI Specification, v1.0, section 5.4.2.</span>
<a name="l06727"></a>06727 <span class="comment"> *</span>
<a name="l06728"></a>06728 <span class="comment"> * This register can be reset by IOI reset,</span>
<a name="l06729"></a>06729 <span class="comment"> * or UCTL()_CTL[UAHC_RST],</span>
<a name="l06730"></a>06730 <span class="comment"> * or UAHC()_GCTL[CORESOFTRESET],</span>
<a name="l06731"></a>06731 <span class="comment"> * or UAHC()_USBCMD[HCRST], or UAHC()_USBCMD[LHCRST].</span>
<a name="l06732"></a>06732 <span class="comment"> */</span>
<a name="l06733"></a><a class="code" href="unioncvmx__uahcx__usbsts.html">06733</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usbsts.html" title="cvmx_uahc::_usbsts">cvmx_uahcx_usbsts</a> {
<a name="l06734"></a><a class="code" href="unioncvmx__uahcx__usbsts.html#abd8a7f5acb2ddd7ea5f8470ec9bb4f5a">06734</a>     uint32_t <a class="code" href="unioncvmx__uahcx__usbsts.html#abd8a7f5acb2ddd7ea5f8470ec9bb4f5a">u32</a>;
<a name="l06735"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html">06735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html">cvmx_uahcx_usbsts_s</a> {
<a name="l06736"></a>06736 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06737"></a>06737 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a6675a869b2757f48ed303cb4bd4fbe87">reserved_13_31</a>               : 19;
<a name="l06738"></a>06738     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#abbbaab68ca571d419c4e739659b8e2ee">hce</a>                          : 1;  <span class="comment">/**&lt; Host controller error. */</span>
<a name="l06739"></a>06739     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a101277e9dcdafdae8e50bdcdcda31bcd">cnr</a>                          : 1;  <span class="comment">/**&lt; Controller not ready. */</span>
<a name="l06740"></a>06740     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a7e535489fafdc535f273b4260d5ce544">sre</a>                          : 1;  <span class="comment">/**&lt; Save/restore error. */</span>
<a name="l06741"></a>06741     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a4310f0ffe57e793c542115c7d29d1672">rss</a>                          : 1;  <span class="comment">/**&lt; Restore state status. */</span>
<a name="l06742"></a>06742     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#afcf6a656b85ca29d811210dbba8ed692">sss</a>                          : 1;  <span class="comment">/**&lt; Save state status. */</span>
<a name="l06743"></a>06743     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae220e9e0a26b857e3a821ad331b17a5a">reserved_5_7</a>                 : 3;
<a name="l06744"></a>06744     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a99ddb06f401c0e8d67a6d272c6c285dc">pcd</a>                          : 1;  <span class="comment">/**&lt; Port change detect. */</span>
<a name="l06745"></a>06745     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a94e97c2ac6890ade8926087824b218c7">eint</a>                         : 1;  <span class="comment">/**&lt; Event interrupt. */</span>
<a name="l06746"></a>06746     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a11af6e959b1a36a557223c66f939ee39">hse</a>                          : 1;  <span class="comment">/**&lt; Host system error. The typical software response to an HSE is to reset the core. */</span>
<a name="l06747"></a>06747     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae1bdc43f3d2983a20c66fcaceeb282e6">reserved_1_1</a>                 : 1;
<a name="l06748"></a>06748     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a185024c1081bfd953e775f2b057ebf63">hch</a>                          : 1;  <span class="comment">/**&lt; HC halted. */</span>
<a name="l06749"></a>06749 <span class="preprocessor">#else</span>
<a name="l06750"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a185024c1081bfd953e775f2b057ebf63">06750</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a185024c1081bfd953e775f2b057ebf63">hch</a>                          : 1;
<a name="l06751"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae1bdc43f3d2983a20c66fcaceeb282e6">06751</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae1bdc43f3d2983a20c66fcaceeb282e6">reserved_1_1</a>                 : 1;
<a name="l06752"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a11af6e959b1a36a557223c66f939ee39">06752</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a11af6e959b1a36a557223c66f939ee39">hse</a>                          : 1;
<a name="l06753"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a94e97c2ac6890ade8926087824b218c7">06753</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a94e97c2ac6890ade8926087824b218c7">eint</a>                         : 1;
<a name="l06754"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a99ddb06f401c0e8d67a6d272c6c285dc">06754</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a99ddb06f401c0e8d67a6d272c6c285dc">pcd</a>                          : 1;
<a name="l06755"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae220e9e0a26b857e3a821ad331b17a5a">06755</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#ae220e9e0a26b857e3a821ad331b17a5a">reserved_5_7</a>                 : 3;
<a name="l06756"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#afcf6a656b85ca29d811210dbba8ed692">06756</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#afcf6a656b85ca29d811210dbba8ed692">sss</a>                          : 1;
<a name="l06757"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a4310f0ffe57e793c542115c7d29d1672">06757</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a4310f0ffe57e793c542115c7d29d1672">rss</a>                          : 1;
<a name="l06758"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a7e535489fafdc535f273b4260d5ce544">06758</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a7e535489fafdc535f273b4260d5ce544">sre</a>                          : 1;
<a name="l06759"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a101277e9dcdafdae8e50bdcdcda31bcd">06759</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a101277e9dcdafdae8e50bdcdcda31bcd">cnr</a>                          : 1;
<a name="l06760"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#abbbaab68ca571d419c4e739659b8e2ee">06760</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#abbbaab68ca571d419c4e739659b8e2ee">hce</a>                          : 1;
<a name="l06761"></a><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a6675a869b2757f48ed303cb4bd4fbe87">06761</a>     uint32_t <a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html#a6675a869b2757f48ed303cb4bd4fbe87">reserved_13_31</a>               : 19;
<a name="l06762"></a>06762 <span class="preprocessor">#endif</span>
<a name="l06763"></a>06763 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uahcx__usbsts.html#a362930986d27b35846f89a89078c99dd">s</a>;
<a name="l06764"></a><a class="code" href="unioncvmx__uahcx__usbsts.html#ae9d3482eefb72a7d3d2c2c05a1c30546">06764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html">cvmx_uahcx_usbsts_s</a>            <a class="code" href="unioncvmx__uahcx__usbsts.html#ae9d3482eefb72a7d3d2c2c05a1c30546">cn78xx</a>;
<a name="l06765"></a><a class="code" href="unioncvmx__uahcx__usbsts.html#a67639a98a71f3b869ff0221a98b9ecab">06765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uahcx__usbsts_1_1cvmx__uahcx__usbsts__s.html">cvmx_uahcx_usbsts_s</a>            <a class="code" href="unioncvmx__uahcx__usbsts.html#a67639a98a71f3b869ff0221a98b9ecab">cn78xxp1</a>;
<a name="l06766"></a>06766 };
<a name="l06767"></a><a class="code" href="cvmx-uahcx-defs_8h.html#afb9691e00cc7a6346e93d47e9d29ce73">06767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uahcx__usbsts.html" title="cvmx_uahc::_usbsts">cvmx_uahcx_usbsts</a> <a class="code" href="unioncvmx__uahcx__usbsts.html" title="cvmx_uahc::_usbsts">cvmx_uahcx_usbsts_t</a>;
<a name="l06768"></a>06768 
<a name="l06769"></a>06769 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
