INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link
	Log files: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/stream_kernels_single.xclbin.link_summary, at Wed Apr  1 09:33:14 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Apr  1 09:33:14 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link/v++_link_stream_kernels_single_guidance.html', at Wed Apr  1 09:33:15 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
WARNING: [v++ 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:33:22] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/tmp_compile/stream_kernels_single.xo --config /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Apr  1 09:33:29 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/tmp_compile/stream_kernels_single.xo
INFO: [KernelCheck 83-118] 'calc_0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'scalar' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'array_size' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'operation_type' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:33:30] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/iprepo/xilinx_com_hls_calc_0_1_0,calc_0 -o /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:33:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 121511 ; free virtual = 241285
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:33:35] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk calc_0:2 -slr calc_0_1:SLR0 -slr calc_0_2:SLR1 -sp calc_0_1.m_axi_gmem0:DDR[0] -sp calc_0_1.m_axi_gmem1:DDR[0] -sp calc_0_1.m_axi_gmem2:DDR[0] -sp calc_0_2.m_axi_gmem0:DDR[1] -sp calc_0_2.m_axi_gmem1:DDR[1] -sp calc_0_2.m_axi_gmem2:DDR[1] -dmclkid 0 -r /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0, num: 2  {calc_0_1 calc_0_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem1, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: calc_0_1, k_port: m_axi_gmem2, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem0, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: calc_0_2, k_port: m_axi_gmem2, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: calc_0_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: calc_0_2, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in1 to DDR[0] for directive calc_0_1.m_axi_gmem0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.in2 to DDR[0] for directive calc_0_1.m_axi_gmem1:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_1.out to DDR[0] for directive calc_0_1.m_axi_gmem2:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.in1 to DDR[1] for directive calc_0_2.m_axi_gmem0:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.in2 to DDR[1] for directive calc_0_2.m_axi_gmem1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument calc_0_2.out to DDR[1] for directive calc_0_2.m_axi_gmem2:DDR[1]
INFO: [SYSTEM_LINK 82-37] [09:33:41] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 121537 ; free virtual = 241306
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [09:33:41] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.xsd --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [09:33:43] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 121503 ; free virtual = 241277
INFO: [v++ 60-1441] [09:33:44] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 121835 ; free virtual = 241294
INFO: [v++ 60-1443] [09:33:44] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/sdsl.dat -rtd /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/cf2sw.rtd -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/xclbin_orig.xml -o /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
INFO: [v++ 60-1441] [09:33:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 121827 ; free virtual = 241285
INFO: [v++ 60-1443] [09:33:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/cf2sw.rtd --diagramJsonFileName /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ddr.ini -t hw -I/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -l --config /home/marimeyer/repos/stream_fpga/settings/settings.link.xilinx.stream_kernels_single.ddr.ini -j 40 -o /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/stream_kernels_single.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/tmp_compile/stream_kernels_single.xo  --generatedByXclbinName stream_kernels_single --kernelInfoDataFileName /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/kernel_info.dat'.
INFO: [v++ 60-1441] [09:33:48] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 121824 ; free virtual = 241282
INFO: [v++ 60-1443] [09:33:48] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -j 40 --kernel_frequency 300 --output_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int --log_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/logs/link --report_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link --config /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/vplConfig.ini -k /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link --no-info --tlog_dir /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/.tlog/v++_link_stream_kernels_single --iprepo /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link/vpl.pb /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
WARNING: [VPL 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [VPL 60-1032] Extracting hardware platform to /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/.local/hw_platform
[09:34:53] Run vpl: Step create_project: Started
Creating Vivado project.
[09:34:55] Run vpl: Step create_project: Completed
[09:34:55] Run vpl: Step create_bd: Started
[09:36:16] Run vpl: Step create_bd: Completed
[09:36:16] Run vpl: Step update_bd: Started
[09:36:23] Run vpl: Step update_bd: Completed
[09:36:23] Run vpl: Step generate_target: Started
[09:37:44] Run vpl: Step generate_target: RUNNING...
[09:39:07] Run vpl: Step generate_target: RUNNING...
[09:40:11] Run vpl: Step generate_target: Completed
[09:40:11] Run vpl: Step config_hw_runs: Started
[09:40:16] Run vpl: Step config_hw_runs: Completed
[09:40:16] Run vpl: Step synth: Started
[09:40:51] Block-level synthesis in progress, 0 of 8 jobs complete, 7 jobs running.
[09:41:30] Block-level synthesis in progress, 0 of 8 jobs complete, 7 jobs running.
[09:42:09] Block-level synthesis in progress, 0 of 8 jobs complete, 7 jobs running.
[09:42:46] Block-level synthesis in progress, 2 of 8 jobs complete, 5 jobs running.
[09:43:23] Block-level synthesis in progress, 2 of 8 jobs complete, 5 jobs running.
[09:43:59] Block-level synthesis in progress, 2 of 8 jobs complete, 5 jobs running.
[09:44:36] Block-level synthesis in progress, 2 of 8 jobs complete, 5 jobs running.
[09:45:13] Block-level synthesis in progress, 4 of 8 jobs complete, 3 jobs running.
[09:45:51] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[09:46:29] Block-level synthesis in progress, 7 of 8 jobs complete, 0 jobs running.
[09:47:06] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[09:47:42] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[09:48:18] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[09:48:54] Block-level synthesis in progress, 8 of 8 jobs complete, 0 jobs running.
[09:49:31] Top-level synthesis in progress.
[09:50:07] Top-level synthesis in progress.
[09:50:43] Top-level synthesis in progress.
[09:51:20] Top-level synthesis in progress.
[09:51:56] Top-level synthesis in progress.
[09:52:32] Top-level synthesis in progress.
[09:53:09] Top-level synthesis in progress.
[09:53:45] Top-level synthesis in progress.
[09:54:21] Top-level synthesis in progress.
[09:54:58] Top-level synthesis in progress.
[09:55:10] Run vpl: Step synth: Completed
[09:55:10] Run vpl: Step impl: Started
[10:06:57] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 33m 07s 

[10:06:57] Starting logic optimization..
[10:07:32] Phase 1 Generate And Synthesize MIG Cores
[10:12:07] Phase 2 Generate And Synthesize Debug Cores
[10:14:23] Phase 3 Retarget
[10:14:23] Phase 4 Constant propagation
[10:14:56] Phase 5 Sweep
[10:16:38] Phase 6 BUFG optimization
[10:16:38] Phase 7 Shift Register Optimization
[10:17:11] Phase 8 Post Processing Netlist
[10:23:58] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 17m 01s 

[10:23:58] Starting logic placement..
[10:24:33] Phase 1 Placer Initialization
[10:24:33] Phase 1.1 Placer Initialization Netlist Sorting
[10:27:23] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[10:29:06] Phase 1.3 Build Placer Netlist Model
[10:30:49] Phase 1.4 Constrain Clocks/Macros
[10:30:49] Phase 2 Global Placement
[10:31:24] Phase 2.1 Floorplanning
[10:33:40] Phase 2.2 Global Placement Core
[10:40:32] Phase 2.2.1 Physical Synthesis In Placer
[10:45:12] Phase 3 Detail Placement
[10:45:12] Phase 3.1 Commit Multi Column Macros
[10:45:12] Phase 3.2 Commit Most Macros & LUTRAMs
[10:45:12] Phase 3.3 Area Swap Optimization
[10:45:46] Phase 3.4 Pipeline Register Optimization
[10:45:46] Phase 3.5 IO Cut Optimizer
[10:45:46] Phase 3.6 Fast Optimization
[10:46:23] Phase 3.7 Small Shape DP
[10:46:23] Phase 3.7.1 Small Shape Clustering
[10:47:32] Phase 3.7.2 Flow Legalize Slice Clusters
[10:47:32] Phase 3.7.3 Slice Area Swap
[10:48:06] Phase 3.7.4 Commit Slice Clusters
[10:48:46] Phase 3.8 Place Remaining
[10:48:46] Phase 3.9 Re-assign LUT pins
[10:49:21] Phase 3.10 Pipeline Register Optimization
[10:49:21] Phase 3.11 Fast Optimization
[10:51:46] Phase 4 Post Placement Optimization and Clean-Up
[10:51:46] Phase 4.1 Post Commit Optimization
[10:52:59] Phase 4.1.1 Post Placement Optimization
[10:53:34] Phase 4.1.1.1 BUFG Insertion
[10:54:08] Phase 4.1.1.2 BUFG Replication
[10:54:45] Phase 4.1.1.3 Replication
[10:54:45] Phase 4.2 Post Placement Cleanup
[10:55:55] Phase 4.3 Placer Reporting
[10:55:55] Phase 4.4 Final Placement Cleanup
[11:08:18] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 44m 19s 

[11:08:18] Starting logic routing..
[11:08:54] Phase 1 Build RT Design
[11:11:54] Phase 2 Router Initialization
[11:11:54] Phase 2.1 Fix Topology Constraints
[11:11:54] Phase 2.2 Pre Route Cleanup
[11:12:30] Phase 2.3 Global Clock Net Routing
[11:13:06] Phase 2.4 Update Timing
[11:14:52] Phase 2.5 Update Timing for Bus Skew
[11:14:52] Phase 2.5.1 Update Timing
[11:16:39] Phase 3 Initial Routing
[11:16:39] Phase 3.1 Global Routing
[11:17:48] Phase 4 Rip-up And Reroute
[11:17:48] Phase 4.1 Global Iteration 0
[11:26:56] Phase 4.2 Global Iteration 1
[11:28:06] Phase 4.3 Global Iteration 2
[11:29:20] Phase 5 Delay and Skew Optimization
[11:29:20] Phase 5.1 Delay CleanUp
[11:29:20] Phase 5.1.1 Update Timing
[11:30:33] Phase 5.2 Clock Skew Optimization
[11:30:33] Phase 6 Post Hold Fix
[11:30:33] Phase 6.1 Hold Fix Iter
[11:30:33] Phase 6.1.1 Update Timing
[11:31:46] Phase 6.1.2 Lut RouteThru Assignment for hold
[11:31:46] Phase 6.2 Additional Hold Fix
[11:34:08] Phase 7 Leaf Clock Prog Delay Opt
[11:34:43] Phase 8 Route finalize
[11:35:20] Phase 9 Verifying routed nets
[11:35:20] Phase 10 Depositing Routes
[11:36:33] Phase 11 Post Router Timing
[11:36:33] Phase 11.1 Update Timing
[11:37:51] Phase 12 Physical Synthesis in Router
[11:37:51] Phase 12.1 Physical Synthesis Initialization
[11:40:12] Phase 12.2 SLL Register Hold Fix Optimization
[11:41:55] Phase 12.3 Critical Path Optimization
[11:42:29] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 34m 11s 

[11:42:29] Starting bitstream generation..
[11:59:32] Creating bitmap...
[12:06:25] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[12:06:25] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 23m 55s 
[12:06:56] Run vpl: Step impl: Completed
[12:07:00] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [12:07:09] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:23 ; elapsed = 02:33:22 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 277730 ; free virtual = 401289
INFO: [v++ 60-1443] [12:07:09] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/address_map.xml -sdsl /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/sdsl.dat -xclbin /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/xclbin_orig.xml -rtd /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.rtd -o /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [12:07:13] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 277370 ; free virtual = 400930
INFO: [v++ 60-1443] [12:07:13] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.rtd --append-section :JSON:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 60675439 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3712 bytes
Format : JSON
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4795 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14720 bytes
Format : RAW
File   : '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (60718753 bytes) to the output file: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [12:07:14] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 277270 ; free virtual = 400888
INFO: [v++ 60-1443] [12:07:14] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin.info --input /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/stream_kernels_single.xclbin
INFO: [v++ 60-1454] Run Directory: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/run_link
INFO: [v++ 60-1441] [12:07:14] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.46 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 277248 ; free virtual = 400866
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link/system_estimate_stream_kernels_single.xtxt
INFO: [v++ 60-586] Created /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/stream_kernels_single.ltx
INFO: [v++ 60-586] Created /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/stream_kernels_single.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link/v++_link_stream_kernels_single_guidance.html
	Timing Report: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/logs/link/vivado.log
	Steps Log File: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 2h 34m 6s
