{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:09:29 2020 " "Info: Processing started: Sun Mar 22 20:09:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off moxingji -c moxingji --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off moxingji -c moxingji --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst19\|10~latch " "Warning: Node \"weikong:inst\|7474:inst19\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst18\|9~latch " "Warning: Node \"weikong:inst\|7474:inst18\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst19\|9~latch " "Warning: Node \"weikong:inst\|7474:inst19\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst20\|9~latch " "Warning: Node \"weikong:inst\|7474:inst20\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst18\|10~latch " "Warning: Node \"weikong:inst\|7474:inst18\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[2\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[2\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[1\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[1\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[3\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[3\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[0\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[0\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[5\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[5\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[4\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[4\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[3\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[3\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[2\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[2\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[1\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[1\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[0\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[0\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[4\]~68 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[4\]~68\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~73 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~73\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~74 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~74\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[4\]~67 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[4\]~67\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[3\]~69 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[3\]~69\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~79 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~79\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~80 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~80\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~71 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~71\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~88\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~89\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~70 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~70\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[1\]~72 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[1\]~72\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~94 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~94\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~95 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~95\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[0\]~73 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[0\]~73\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~103 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~103\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~104 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~104\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~105 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~105\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[5\]~66 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[5\]~66\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~63 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~63\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~64 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~64\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~65 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~65\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~64 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~64\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[7\]~63 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[7\]~63\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "xianshi:inst2\|mod6:inst1\|ex\[1\] " "Info: Detected ripple clock \"xianshi:inst2\|mod6:inst1\|ex\[1\]\" as buffer" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|mod6:inst1\|ex\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 " "Info: Detected gated clock \"xianshi:inst2\|guazai:inst\|weixuans\[5\]~19\" as buffer" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|guazai:inst\|weixuans\[5\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xianshi:inst2\|mod6:inst1\|ex\[2\] " "Info: Detected ripple clock \"xianshi:inst2\|mod6:inst1\|ex\[2\]\" as buffer" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|mod6:inst1\|ex\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|74273:inst4\|14 " "Info: Detected ripple clock \"weikong:inst\|74273:inst4\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|74273:inst4\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|inst14 " "Info: Detected gated clock \"weikong:inst\|inst14\" as buffer" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|shixu:inst\|t2~0 " "Info: Detected gated clock \"weikong:inst\|shixu:inst\|t2~0\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|t2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st2\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.s_st2\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st1\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st3\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.s_st3\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|shixu:inst\|t3~0 " "Info: Detected gated clock \"weikong:inst\|shixu:inst\|t3~0\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|t3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register weikong:inst\|74273:inst13\|14 register weikong:inst\|74273:inst3\|13 51.61 MHz 19.376 ns Internal " "Info: Clock \"clk\" has Internal fmax of 51.61 MHz between source register \"weikong:inst\|74273:inst13\|14\" and destination register \"weikong:inst\|74273:inst3\|13\" (period= 19.376 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.200 ns + Longest register register " "Info: + Longest register to register delay is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns weikong:inst\|74273:inst13\|14 1 REG LCFF_X20_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'weikong:inst\|74273:inst13\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst13|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns weikong:inst\|inst17 2 COMB LCCOMB_X20_Y8_N18 3 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 3; COMB Node = 'weikong:inst\|inst17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { weikong:inst|74273:inst13|14 weikong:inst|inst17 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 520 984 1032 584 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.206 ns) 1.528 ns weikong:inst\|7474:inst18\|9~head_lut 3 COMB LCCOMB_X21_Y8_N16 31 " "Info: 3: + IC(0.678 ns) + CELL(0.206 ns) = 1.528 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 31; COMB Node = 'weikong:inst\|7474:inst18\|9~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { weikong:inst|inst17 weikong:inst|7474:inst18|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.206 ns) 2.539 ns weikong:inst\|rom:inst1\|Equal31~0 4 COMB LCCOMB_X21_Y8_N30 2 " "Info: 4: + IC(0.805 ns) + CELL(0.206 ns) = 2.539 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 2; COMB Node = 'weikong:inst\|rom:inst1\|Equal31~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { weikong:inst|7474:inst18|9~head_lut weikong:inst|rom:inst1|Equal31~0 } "NODE_NAME" } } { "5.6微控/ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/ROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.112 ns weikong:inst\|rom:inst1\|Equal31~3 5 COMB LCCOMB_X21_Y8_N14 2 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 3.112 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'weikong:inst\|rom:inst1\|Equal31~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { weikong:inst|rom:inst1|Equal31~0 weikong:inst|rom:inst1|Equal31~3 } "NODE_NAME" } } { "5.6微控/ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/ROM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.460 ns) 4.200 ns weikong:inst\|74273:inst3\|13 6 REG LCFF_X20_Y8_N25 3 " "Info: 6: + IC(0.628 ns) + CELL(0.460 ns) = 4.200 ns; Loc. = LCFF_X20_Y8_N25; Fanout = 3; REG Node = 'weikong:inst\|74273:inst3\|13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { weikong:inst|rom:inst1|Equal31~3 weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 30.57 % ) " "Info: Total cell delay = 1.284 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 69.43 % ) " "Info: Total interconnect delay = 2.916 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { weikong:inst|74273:inst13|14 weikong:inst|inst17 weikong:inst|7474:inst18|9~head_lut weikong:inst|rom:inst1|Equal31~0 weikong:inst|rom:inst1|Equal31~3 weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { weikong:inst|74273:inst13|14 {} weikong:inst|inst17 {} weikong:inst|7474:inst18|9~head_lut {} weikong:inst|rom:inst1|Equal31~0 {} weikong:inst|rom:inst1|Equal31~3 {} weikong:inst|74273:inst3|13 {} } { 0.000ns 0.438ns 0.678ns 0.805ns 0.367ns 0.628ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.224 ns - Smallest " "Info: - Smallest clock skew is -5.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.710 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y8_N27 6 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.000 ns) 4.202 ns weikong:inst\|shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(1.192 ns) + CELL(0.000 ns) = 4.202 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'weikong:inst\|shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.710 ns weikong:inst\|74273:inst3\|13 4 REG LCFF_X20_Y8_N25 3 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.710 ns; Loc. = LCFF_X20_Y8_N25; Fanout = 3; REG Node = 'weikong:inst\|74273:inst3\|13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 48.09 % ) " "Info: Total cell delay = 2.746 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 51.91 % ) " "Info: Total interconnect delay = 2.964 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst3|13 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.934 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y8_N27 6 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.970 ns) 5.425 ns weikong:inst\|74273:inst4\|14 3 REG LCFF_X21_Y8_N15 1 " "Info: 3: + IC(1.445 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X21_Y8_N15; Fanout = 1; REG Node = 'weikong:inst\|74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.366 ns) 7.238 ns weikong:inst\|inst14 4 COMB LCCOMB_X27_Y8_N0 1 " "Info: 4: + IC(1.447 ns) + CELL(0.366 ns) = 7.238 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 1; COMB Node = 'weikong:inst\|inst14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { weikong:inst|74273:inst4|14 weikong:inst|inst14 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 9.430 ns weikong:inst\|inst14~clkctrl 5 COMB CLKCTRL_G1 3 " "Info: 5: + IC(2.192 ns) + CELL(0.000 ns) = 9.430 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'weikong:inst\|inst14~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { weikong:inst|inst14 weikong:inst|inst14~clkctrl } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 10.934 ns weikong:inst\|74273:inst13\|14 6 REG LCFF_X20_Y8_N1 1 " "Info: 6: + IC(0.838 ns) + CELL(0.666 ns) = 10.934 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'weikong:inst\|74273:inst13\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 37.33 % ) " "Info: Total cell delay = 4.082 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.852 ns ( 62.67 % ) " "Info: Total interconnect delay = 6.852 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.934 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.934 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|14 {} } { 0.000ns 0.000ns 0.930ns 1.445ns 1.447ns 2.192ns 0.838ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst3|13 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.934 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.934 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|14 {} } { 0.000ns 0.000ns 0.930ns 1.445ns 1.447ns 2.192ns 0.838ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { weikong:inst|74273:inst13|14 weikong:inst|inst17 weikong:inst|7474:inst18|9~head_lut weikong:inst|rom:inst1|Equal31~0 weikong:inst|rom:inst1|Equal31~3 weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { weikong:inst|74273:inst13|14 {} weikong:inst|inst17 {} weikong:inst|7474:inst18|9~head_lut {} weikong:inst|rom:inst1|Equal31~0 {} weikong:inst|rom:inst1|Equal31~3 {} weikong:inst|74273:inst3|13 {} } { 0.000ns 0.438ns 0.678ns 0.805ns 0.367ns 0.628ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst3|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst3|13 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.934 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.934 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|14 {} } { 0.000ns 0.000ns 0.930ns 1.445ns 1.447ns 2.192ns 0.838ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1 register register xianshi:inst2\|mod6:inst1\|ex\[0\] xianshi:inst2\|mod6:inst1\|ex\[2\] 340.02 MHz Internal " "Info: Clock \"clk1\" Internal fmax is restricted to 340.02 MHz between source register \"xianshi:inst2\|mod6:inst1\|ex\[0\]\" and destination register \"xianshi:inst2\|mod6:inst1\|ex\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.201 ns + Longest register register " "Info: + Longest register to register delay is 1.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi:inst2\|mod6:inst1\|ex\[0\] 1 REG LCFF_X15_Y7_N27 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N27; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[0] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.624 ns) 1.093 ns xianshi:inst2\|mod6:inst1\|ex\[2\]~1 2 COMB LCCOMB_X15_Y7_N0 1 " "Info: 2: + IC(0.469 ns) + CELL(0.624 ns) = 1.093 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { xianshi:inst2|mod6:inst1|ex[0] xianshi:inst2|mod6:inst1|ex[2]~1 } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.201 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 3 REG LCFF_X15_Y7_N1 18 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.201 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 60.95 % ) " "Info: Total cell delay = 0.732 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.469 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.469 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { xianshi:inst2|mod6:inst1|ex[0] xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { xianshi:inst2|mod6:inst1|ex[0] {} xianshi:inst2|mod6:inst1|ex[2]~1 {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.469ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 3.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.666 ns) 3.300 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X15_Y7_N1 18 " "Info: 2: + IC(1.534 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.52 % ) " "Info: Total cell delay = 1.766 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.534 ns ( 46.48 % ) " "Info: Total interconnect delay = 1.534 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 3.300 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.666 ns) 3.300 ns xianshi:inst2\|mod6:inst1\|ex\[0\] 2 REG LCFF_X15_Y7_N27 25 " "Info: 2: + IC(1.534 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X15_Y7_N27; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk1 xianshi:inst2|mod6:inst1|ex[0] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.52 % ) " "Info: Total cell delay = 1.766 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.534 ns ( 46.48 % ) " "Info: Total interconnect delay = 1.534 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[0] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[0] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { xianshi:inst2|mod6:inst1|ex[0] xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.201 ns" { xianshi:inst2|mod6:inst1|ex[0] {} xianshi:inst2|mod6:inst1|ex[2]~1 {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.469ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[0] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { xianshi:inst2|mod6:inst1|ex[2] {} } {  } {  } "" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "weikong:inst\|74273:inst5\|12 sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\] clk 3.04 ns " "Info: Found hold time violation between source  pin or register \"weikong:inst\|74273:inst5\|12\" and destination pin or register \"sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\]\" for clock \"clk\" (Hold time is 3.04 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.682 ns + Largest " "Info: + Largest clock skew is 4.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.379 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.s_st3 2 REG LCFF_X27_Y8_N21 3 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N21; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.319 ns) 3.783 ns weikong:inst\|shixu:inst\|t3~0 3 COMB LCCOMB_X27_Y8_N30 3 " "Info: 3: + IC(0.454 ns) + CELL(0.319 ns) = 3.783 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 3; COMB Node = 'weikong:inst\|shixu:inst\|t3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.000 ns) 8.863 ns weikong:inst\|shixu:inst\|t3~0clkctrl 4 COMB CLKCTRL_G4 24 " "Info: 4: + IC(5.080 ns) + CELL(0.000 ns) = 8.863 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'weikong:inst\|shixu:inst\|t3~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 10.379 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\] 5 REG LCFF_X21_Y9_N31 3 " "Info: 5: + IC(0.850 ns) + CELL(0.666 ns) = 10.379 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 3; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 29.53 % ) " "Info: Total cell delay = 3.065 ns ( 29.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.314 ns ( 70.47 % ) " "Info: Total interconnect delay = 7.314 ns ( 70.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.379 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.379 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] {} } { 0.000ns 0.000ns 0.930ns 0.454ns 5.080ns 0.850ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y8_N27 6 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.000 ns) 4.202 ns weikong:inst\|shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G7 18 " "Info: 3: + IC(1.192 ns) + CELL(0.000 ns) = 4.202 ns; Loc. = CLKCTRL_G7; Fanout = 18; COMB Node = 'weikong:inst\|shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 5.697 ns weikong:inst\|74273:inst5\|12 4 REG LCFF_X21_Y7_N29 17 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 5.697 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 17; REG Node = 'weikong:inst\|74273:inst5\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 48.20 % ) " "Info: Total cell delay = 2.746 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.951 ns ( 51.80 % ) " "Info: Total interconnect delay = 2.951 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.697 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|12 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.829ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.379 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.379 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] {} } { 0.000ns 0.000ns 0.930ns 0.454ns 5.080ns 0.850ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.697 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|12 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.829ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.644 ns - Shortest register register " "Info: - Shortest register to register delay is 1.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns weikong:inst\|74273:inst5\|12 1 REG LCFF_X21_Y7_N29 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 17; REG Node = 'weikong:inst\|74273:inst5\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.366 ns) 1.536 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~22 2 COMB LCCOMB_X21_Y9_N30 2 " "Info: 2: + IC(1.170 ns) + CELL(0.366 ns) = 1.536 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 2; COMB Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|bus_reg~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { weikong:inst|74273:inst5|12 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.644 ns sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\] 3 REG LCFF_X21_Y9_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.644 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 3; REG Node = 'sjtl:inst1\|Block1:inst\|cunchuqi:inst\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 28.83 % ) " "Info: Total cell delay = 0.474 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 71.17 % ) " "Info: Total interconnect delay = 1.170 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { weikong:inst|74273:inst5|12 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.644 ns" { weikong:inst|74273:inst5|12 {} sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 {} sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] {} } { 0.000ns 1.170ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } } { "3.存储器/代码/cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.379 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.379 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] {} } { 0.000ns 0.000ns 0.930ns 0.454ns 5.080ns 0.850ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.697 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|12 {} } { 0.000ns 0.000ns 0.930ns 1.192ns 0.829ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { weikong:inst|74273:inst5|12 sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.644 ns" { weikong:inst|74273:inst5|12 {} sjtl:inst1|Block1:inst|cunchuqi:inst|bus_reg~22 {} sjtl:inst1|Block1:inst|cunchuqi:inst|ar[3] {} } { 0.000ns 1.170ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clk1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "xianshi:inst2\|mod6:inst1\|ex\[2\] xianshi:inst2\|guazai:inst\|min\[0\] clk1 3.251 ns " "Info: Found hold time violation between source  pin or register \"xianshi:inst2\|mod6:inst1\|ex\[2\]\" and destination pin or register \"xianshi:inst2\|guazai:inst\|min\[0\]\" for clock \"clk1\" (Hold time is 3.251 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.612 ns + Largest " "Info: + Largest clock skew is 5.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 8.912 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 8.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.970 ns) 3.604 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X15_Y7_N1 18 " "Info: 2: + IC(1.534 ns) + CELL(0.970 ns) = 3.604 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.366 ns) 4.743 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 3 COMB LCCOMB_X14_Y7_N16 2 " "Info: 3: + IC(0.773 ns) + CELL(0.366 ns) = 4.743 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 2; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(0.000 ns) 7.375 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(2.632 ns) + CELL(0.000 ns) = 7.375 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 8.912 ns xianshi:inst2\|guazai:inst\|min\[0\] 5 REG LCCOMB_X15_Y7_N4 7 " "Info: 5: + IC(1.331 ns) + CELL(0.206 ns) = 8.912 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 29.65 % ) " "Info: Total cell delay = 2.642 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.270 ns ( 70.35 % ) " "Info: Total interconnect delay = 6.270 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.534ns 0.773ns 2.632ns 1.331ns } { 0.000ns 1.100ns 0.970ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 3.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to source register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.666 ns) 3.300 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X15_Y7_N1 18 " "Info: 2: + IC(1.534 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.52 % ) " "Info: Total cell delay = 1.766 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.534 ns ( 46.48 % ) " "Info: Total interconnect delay = 1.534 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.534ns 0.773ns 2.632ns 1.331ns } { 0.000ns 1.100ns 0.970ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.057 ns - Shortest register register " "Info: - Shortest register to register delay is 2.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 1 REG LCFF_X15_Y7_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N1; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.589 ns) 1.055 ns xianshi:inst2\|guazai:inst\|min\[0\]~23 2 COMB LCCOMB_X15_Y7_N28 1 " "Info: 2: + IC(0.466 ns) + CELL(0.589 ns) = 1.055 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[0\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 2.057 ns xianshi:inst2\|guazai:inst\|min\[0\] 3 REG LCCOMB_X15_Y7_N4 7 " "Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 2.057 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 58.97 % ) " "Info: Total cell delay = 1.213 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 41.03 % ) " "Info: Total interconnect delay = 0.844 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.057 ns" { xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|min[0]~23 {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.466ns 0.378ns } { 0.000ns 0.589ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.534ns 0.773ns 2.632ns 1.331ns } { 0.000ns 1.100ns 0.970ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.534ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.057 ns" { xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|min[0]~23 {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.466ns 0.378ns } { 0.000ns 0.589ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "xianshi:inst2\|guazai:inst\|min\[2\] sw\[6\] clk1 9.540 ns register " "Info: tsu for register \"xianshi:inst2\|guazai:inst\|min\[2\]\" (data pin = \"sw\[6\]\", clock pin = \"clk1\") is 9.540 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.310 ns + Longest pin register " "Info: + Longest pin to register delay is 17.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sw\[6\] 1 PIN PIN_53 6 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 6; PIN Node = 'sw\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.909 ns) 10.853 ns sjtl:inst1\|exp_alu:inst1\|d\[6\]~65 2 COMB LOOP LCCOMB_X21_Y8_N26 5 " "Info: 2: + IC(0.000 ns) + CELL(9.909 ns) = 10.853 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[6\]~65'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58 LCCOMB_X19_Y7_N28 " "Info: Loc. = LCCOMB_X19_Y7_N28; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57 LCCOMB_X19_Y7_N0 " "Info: Loc. = LCCOMB_X19_Y7_N0; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~65 LCCOMB_X21_Y8_N26 " "Info: Loc. = LCCOMB_X21_Y8_N26; Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~65\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~65 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~64 LCCOMB_X19_Y7_N14 " "Info: Loc. = LCCOMB_X19_Y7_N14; Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~64\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~64 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~57 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~65 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~64 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.909 ns" { sw[6] sjtl:inst1|exp_alu:inst1|d[6]~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.650 ns) 13.366 ns xianshi:inst2\|guazai:inst\|min\[2\]~29 3 COMB LCCOMB_X15_Y7_N8 1 " "Info: 3: + IC(1.863 ns) + CELL(0.650 ns) = 13.366 ns; Loc. = LCCOMB_X15_Y7_N8; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[2\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { sjtl:inst1|exp_alu:inst1|d[6]~65 xianshi:inst2|guazai:inst|min[2]~29 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.624 ns) 15.015 ns xianshi:inst2\|guazai:inst\|min\[2\]~30 4 COMB LCCOMB_X15_Y7_N2 1 " "Info: 4: + IC(1.025 ns) + CELL(0.624 ns) = 15.015 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[2\]~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { xianshi:inst2|guazai:inst|min[2]~29 xianshi:inst2|guazai:inst|min[2]~30 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.616 ns) 16.301 ns xianshi:inst2\|guazai:inst\|min\[2\]~31 5 COMB LCCOMB_X15_Y7_N22 1 " "Info: 5: + IC(0.670 ns) + CELL(0.616 ns) = 16.301 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[2\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { xianshi:inst2|guazai:inst|min[2]~30 xianshi:inst2|guazai:inst|min[2]~31 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 17.310 ns xianshi:inst2\|guazai:inst\|min\[2\] 6 REG LCCOMB_X15_Y7_N16 7 " "Info: 6: + IC(0.385 ns) + CELL(0.624 ns) = 17.310 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { xianshi:inst2|guazai:inst|min[2]~31 xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.367 ns ( 77.22 % ) " "Info: Total cell delay = 13.367 ns ( 77.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.943 ns ( 22.78 % ) " "Info: Total interconnect delay = 3.943 ns ( 22.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "17.310 ns" { sw[6] sjtl:inst1|exp_alu:inst1|d[6]~65 xianshi:inst2|guazai:inst|min[2]~29 xianshi:inst2|guazai:inst|min[2]~30 xianshi:inst2|guazai:inst|min[2]~31 xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "17.310 ns" { sw[6] {} sw[6]~combout {} sjtl:inst1|exp_alu:inst1|d[6]~65 {} xianshi:inst2|guazai:inst|min[2]~29 {} xianshi:inst2|guazai:inst|min[2]~30 {} xianshi:inst2|guazai:inst|min[2]~31 {} xianshi:inst2|guazai:inst|min[2] {} } { 0.000ns 0.000ns 0.000ns 1.863ns 1.025ns 0.670ns 0.385ns } { 0.000ns 0.944ns 9.909ns 0.650ns 0.624ns 0.616ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.953 ns + " "Info: + Micro setup delay of destination is 0.953 ns" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 8.723 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to destination register is 8.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.970 ns) 3.604 ns xianshi:inst2\|mod6:inst1\|ex\[1\] 2 REG LCFF_X15_Y7_N19 25 " "Info: 2: + IC(1.534 ns) + CELL(0.970 ns) = 3.604 ns; Loc. = LCFF_X15_Y7_N19; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.206 ns) 4.553 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 3 COMB LCCOMB_X14_Y7_N16 2 " "Info: 3: + IC(0.743 ns) + CELL(0.206 ns) = 4.553 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 2; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(0.000 ns) 7.185 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(2.632 ns) + CELL(0.000 ns) = 7.185 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 8.723 ns xianshi:inst2\|guazai:inst\|min\[2\] 5 REG LCCOMB_X15_Y7_N16 7 " "Info: 5: + IC(1.332 ns) + CELL(0.206 ns) = 8.723 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 28.45 % ) " "Info: Total cell delay = 2.482 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.241 ns ( 71.55 % ) " "Info: Total interconnect delay = 6.241 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.723 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.723 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[2] {} } { 0.000ns 0.000ns 1.534ns 0.743ns 2.632ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "17.310 ns" { sw[6] sjtl:inst1|exp_alu:inst1|d[6]~65 xianshi:inst2|guazai:inst|min[2]~29 xianshi:inst2|guazai:inst|min[2]~30 xianshi:inst2|guazai:inst|min[2]~31 xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "17.310 ns" { sw[6] {} sw[6]~combout {} sjtl:inst1|exp_alu:inst1|d[6]~65 {} xianshi:inst2|guazai:inst|min[2]~29 {} xianshi:inst2|guazai:inst|min[2]~30 {} xianshi:inst2|guazai:inst|min[2]~31 {} xianshi:inst2|guazai:inst|min[2] {} } { 0.000ns 0.000ns 0.000ns 1.863ns 1.025ns 0.670ns 0.385ns } { 0.000ns 0.944ns 9.909ns 0.650ns 0.624ns 0.616ns 0.624ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.723 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.723 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[2] {} } { 0.000ns 0.000ns 1.534ns 0.743ns 2.632ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[3\] sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg 27.129 ns memory " "Info: tco from clock \"clk\" to destination pin \"d\[3\]\" through memory \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg\" is 27.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.053 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.s_st2 2 REG LCFF_X27_Y8_N13 3 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N13; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.651 ns) 5.097 ns weikong:inst\|shixu:inst\|t2~0 3 COMB LCCOMB_X27_Y8_N14 2 " "Info: 3: + IC(1.436 ns) + CELL(0.651 ns) = 5.097 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 2; COMB Node = 'weikong:inst\|shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 7.437 ns weikong:inst\|shixu:inst\|t2~0clkctrl 4 COMB CLKCTRL_G5 46 " "Info: 4: + IC(2.340 ns) + CELL(0.000 ns) = 7.437 ns; Loc. = CLKCTRL_G5; Fanout = 46; COMB Node = 'weikong:inst\|shixu:inst\|t2~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 9.053 ns sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X23_Y9 8 " "Info: 5: + IC(0.781 ns) + CELL(0.835 ns) = 9.053 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.566 ns ( 39.39 % ) " "Info: Total cell delay = 3.566 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 60.61 % ) " "Info: Total interconnect delay = 5.487 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.930ns 1.436ns 2.340ns 0.781ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.816 ns + Longest memory pin " "Info: + Longest memory to pin delay is 17.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[3\] 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|q_a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.650 ns) 5.472 ns sjtl:inst1\|exp_alu:inst1\|d\[3\]~54 3 COMB LCCOMB_X22_Y8_N14 4 " "Info: 3: + IC(1.061 ns) + CELL(0.650 ns) = 5.472 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 4; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d\[3\]~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] sjtl:inst1|exp_alu:inst1|d[3]~54 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.219 ns) 10.691 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81 4 COMB LOOP LCCOMB_X18_Y10_N22 5 " "Info: 4: + IC(0.000 ns) + CELL(5.219 ns) = 10.691 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[3\]~69 LCCOMB_X21_Y9_N28 " "Info: Loc. = LCCOMB_X21_Y9_N28; Node \"sjtl:inst1\|exp_alu:inst1\|d\[3\]~69\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[3]~69 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81 LCCOMB_X18_Y10_N22 " "Info: Loc. = LCCOMB_X18_Y10_N22; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~81\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~80 LCCOMB_X19_Y6_N8 " "Info: Loc. = LCCOMB_X19_Y6_N8; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~80\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~80 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~79 LCCOMB_X19_Y6_N22 " "Info: Loc. = LCCOMB_X19_Y6_N22; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~79\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[3]~69 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~80 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~79 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { sjtl:inst1|exp_alu:inst1|d[3]~54 sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.651 ns) 12.830 ns sjtl:inst1\|exp_alu:inst1\|d\[3\]~55 5 COMB LCCOMB_X22_Y8_N8 1 " "Info: 5: + IC(1.488 ns) + CELL(0.651 ns) = 12.830 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d\[3\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 sjtl:inst1|exp_alu:inst1|d[3]~55 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(3.236 ns) 17.816 ns d\[3\] 6 PIN PIN_69 0 " "Info: 6: + IC(1.750 ns) + CELL(3.236 ns) = 17.816 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { sjtl:inst1|exp_alu:inst1|d[3]~55 d[3] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.517 ns ( 75.87 % ) " "Info: Total cell delay = 13.517 ns ( 75.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.299 ns ( 24.13 % ) " "Info: Total interconnect delay = 4.299 ns ( 24.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "17.816 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] sjtl:inst1|exp_alu:inst1|d[3]~54 sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 sjtl:inst1|exp_alu:inst1|d[3]~55 d[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "17.816 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] {} sjtl:inst1|exp_alu:inst1|d[3]~54 {} sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 {} sjtl:inst1|exp_alu:inst1|d[3]~55 {} d[3] {} } { 0.000ns 0.000ns 1.061ns 0.000ns 1.488ns 1.750ns } { 0.000ns 3.761ns 0.650ns 5.219ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.930ns 1.436ns 2.340ns 0.781ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "17.816 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] sjtl:inst1|exp_alu:inst1|d[3]~54 sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 sjtl:inst1|exp_alu:inst1|d[3]~55 d[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "17.816 ns" { sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_we_reg {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3] {} sjtl:inst1|exp_alu:inst1|d[3]~54 {} sjtl:inst1|exp_alu:inst1|bus_Reg[3]~81 {} sjtl:inst1|exp_alu:inst1|d[3]~55 {} d[3] {} } { 0.000ns 0.000ns 1.061ns 0.000ns 1.488ns 1.750ns } { 0.000ns 3.761ns 0.650ns 5.219ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[6\] d\[6\] 19.925 ns Longest " "Info: Longest tpd from source pin \"sw\[6\]\" to destination pin \"d\[6\]\" is 19.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sw\[6\] 1 PIN PIN_53 6 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 6; PIN Node = 'sw\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(12.624 ns) 13.568 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58 2 COMB LOOP LCCOMB_X19_Y7_N28 3 " "Info: 2: + IC(0.000 ns) + CELL(12.624 ns) = 13.568 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 3; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58 LCCOMB_X19_Y7_N28 " "Info: Loc. = LCCOMB_X19_Y7_N28; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57 LCCOMB_X19_Y7_N0 " "Info: Loc. = LCCOMB_X19_Y7_N0; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~65 LCCOMB_X21_Y8_N26 " "Info: Loc. = LCCOMB_X21_Y8_N26; Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~65\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~65 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~64 LCCOMB_X19_Y7_N14 " "Info: Loc. = LCCOMB_X19_Y7_N14; Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~64\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~64 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~57 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~65 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[6]~64 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.624 ns" { sw[6] sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.650 ns) 14.953 ns sjtl:inst1\|exp_alu:inst1\|d\[6\]~48 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(0.735 ns) + CELL(0.650 ns) = 14.953 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d\[6\]~48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 sjtl:inst1|exp_alu:inst1|d[6]~48 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(3.236 ns) 19.925 ns d\[6\] 4 PIN PIN_59 0 " "Info: 4: + IC(1.736 ns) + CELL(3.236 ns) = 19.925 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { sjtl:inst1|exp_alu:inst1|d[6]~48 d[6] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.454 ns ( 87.60 % ) " "Info: Total cell delay = 17.454 ns ( 87.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 12.40 % ) " "Info: Total interconnect delay = 2.471 ns ( 12.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "19.925 ns" { sw[6] sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 sjtl:inst1|exp_alu:inst1|d[6]~48 d[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "19.925 ns" { sw[6] {} sw[6]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[6]~58 {} sjtl:inst1|exp_alu:inst1|d[6]~48 {} d[6] {} } { 0.000ns 0.000ns 0.000ns 0.735ns 1.736ns } { 0.000ns 0.944ns 12.624ns 0.650ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sjtl:inst1\|exp_alu:inst1\|r5\[1\] sw\[1\] clk 6.053 ns register " "Info: th for register \"sjtl:inst1\|exp_alu:inst1\|r5\[1\]\" (data pin = \"sw\[1\]\", clock pin = \"clk\") is 6.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.376 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.010 ns weikong:inst\|shixu:inst\|fstate.s_st3 2 REG LCFF_X27_Y8_N21 3 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X27_Y8_N21; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.319 ns) 3.783 ns weikong:inst\|shixu:inst\|t3~0 3 COMB LCCOMB_X27_Y8_N30 3 " "Info: 3: + IC(0.454 ns) + CELL(0.319 ns) = 3.783 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 3; COMB Node = 'weikong:inst\|shixu:inst\|t3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.000 ns) 8.863 ns weikong:inst\|shixu:inst\|t3~0clkctrl 4 COMB CLKCTRL_G4 24 " "Info: 4: + IC(5.080 ns) + CELL(0.000 ns) = 8.863 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'weikong:inst\|shixu:inst\|t3~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 10.376 ns sjtl:inst1\|exp_alu:inst1\|r5\[1\] 5 REG LCFF_X19_Y9_N19 3 " "Info: 5: + IC(0.847 ns) + CELL(0.666 ns) = 10.376 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 3; REG Node = 'sjtl:inst1\|exp_alu:inst1\|r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 29.54 % ) " "Info: Total cell delay = 3.065 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.311 ns ( 70.46 % ) " "Info: Total interconnect delay = 7.311 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.930ns 0.454ns 5.080ns 0.847ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.629 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sw\[1\] 1 PIN PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'sw\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.683 ns) 3.783 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96 2 COMB LOOP LCCOMB_X19_Y9_N16 5 " "Info: 2: + IC(0.000 ns) + CELL(2.683 ns) = 3.783 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96 LCCOMB_X19_Y9_N16 " "Info: Loc. = LCCOMB_X19_Y9_N16; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~96\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[1\]~72 LCCOMB_X19_Y9_N12 " "Info: Loc. = LCCOMB_X19_Y9_N12; Node \"sjtl:inst1\|exp_alu:inst1\|d\[1\]~72\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[1]~72 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~95 LCCOMB_X19_Y9_N22 " "Info: Loc. = LCCOMB_X19_Y9_N22; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~95\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~95 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~94 LCCOMB_X19_Y9_N28 " "Info: Loc. = LCCOMB_X19_Y9_N28; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~94\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~94 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[1]~72 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~95 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~94 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.460 ns) 4.629 ns sjtl:inst1\|exp_alu:inst1\|r5\[1\] 3 REG LCFF_X19_Y9_N19 3 " "Info: 3: + IC(0.386 ns) + CELL(0.460 ns) = 4.629 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 3; REG Node = 'sjtl:inst1\|exp_alu:inst1\|r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.243 ns ( 91.66 % ) " "Info: Total cell delay = 4.243 ns ( 91.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.386 ns ( 8.34 % ) " "Info: Total interconnect delay = 0.386 ns ( 8.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.629 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.629 ns" { sw[1] {} sw[1]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.000ns 0.386ns } { 0.000ns 1.100ns 2.683ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { clk weikong:inst|shixu:inst|fstate.s_st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.930ns 0.454ns 5.080ns 0.847ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.629 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.629 ns" { sw[1] {} sw[1]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[1]~96 {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.000ns 0.386ns } { 0.000ns 1.100ns 2.683ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:09:29 2020 " "Info: Processing ended: Sun Mar 22 20:09:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
