// Seed: 1967669799
module module_0 (
    id_1
);
  input wire id_1;
  always #1 @(posedge 1) id_2 <= 1;
  wire id_3;
  wire id_4, id_5, id_6 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input logic   id_1
);
  logic [7:0][1][1] id_3 = (id_3);
  wire id_4;
  task id_5(id_6, input id_7 = 1, input reg id_8);
    if (1) begin : id_9
      begin
        begin
          id_9 <= id_1;
          $display(1, id_0);
          disable id_10;
          id_7 <= 1;
        end
        id_9 <= id_1;
      end
      $display(id_6, id_9);
    end
  endtask
  module_0(
      id_3
  );
endmodule
