[%General]
%3Csource%3E=E:/FPGAsave/data_collect/data_collect.vhd
%3Cfilename%3E=E:/FPGAsave/data_collect/data_collect.v
%3Cclass%3E=100
%3Cbasename%3E=data_collect
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=d0, clk0, rst0, eoc0, ale0, start0, oe0, adda0, wei0, duan0
adc0809\category=105
adc0809\port=0
adc0809\alias=ADC0809
adda0\category=117
adda0\port=2
adda0\alias=ADDA0
adda0\type\Subtype\mark1=ieee::std_logic
adda0\type\Subtype\mark2=ieee::std_logic
ale0\category=117
ale0\port=2
ale0\alias=ALE0
ale0\type\Subtype\mark1=ieee::std_logic
ale0\type\Subtype\mark2=ieee::std_logic
clk0\category=117
clk0\port=1
clk0\alias=CLK0
clk0\type\Subtype\mark1=ieee::std_logic
clk0\type\Subtype\mark2=ieee::std_logic
d0\category=117
d0\port=1
d0\alias=D0
d0\type\Subtype\mark1=ieee::std_logic_vector
d0\type\Subtype\mark2=ieee::std_logic_vector
d0\type\Subtype\constraint\0\Range\dir=false
d0\type\Subtype\constraint\0\Range\left\Constant\value=7
d0\type\Subtype\constraint\0\Range\left\Constant\units=
d0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d0\type\Subtype\constraint\0\Range\right\Constant\value=0
d0\type\Subtype\constraint\0\Range\right\Constant\units=
d0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_collect\category=100
data_collect\port=0
data_collect\alias=data_collect
duan0\category=117
duan0\port=2
duan0\alias=DUAN0
duan0\type\Subtype\mark1=ieee::std_logic_vector
duan0\type\Subtype\mark2=ieee::std_logic_vector
duan0\type\Subtype\constraint\0\Range\dir=false
duan0\type\Subtype\constraint\0\Range\left\Constant\value=7
duan0\type\Subtype\constraint\0\Range\left\Constant\units=
duan0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
duan0\type\Subtype\constraint\0\Range\right\Constant\value=0
duan0\type\Subtype\constraint\0\Range\right\Constant\units=
duan0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
eoc0\category=117
eoc0\port=1
eoc0\alias=EOC0
eoc0\type\Subtype\mark1=ieee::std_logic
eoc0\type\Subtype\mark2=ieee::std_logic
g\category=101
g\port=0
g\alias=G
net\category=117
net\port=0
net\alias=net
net\type\Subtype\mark1=ieee::std_logic_vector
net\type\Subtype\mark2=ieee::std_logic_vector
net\type\Subtype\constraint\0\Range\dir=false
net\type\Subtype\constraint\0\Range\left\Constant\value=7
net\type\Subtype\constraint\0\Range\left\Constant\units=
net\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
net\type\Subtype\constraint\0\Range\right\Constant\value=0
net\type\Subtype\constraint\0\Range\right\Constant\units=
net\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
oe0\category=117
oe0\port=2
oe0\alias=OE0
oe0\type\Subtype\mark1=ieee::std_logic
oe0\type\Subtype\mark2=ieee::std_logic
rst0\category=117
rst0\port=1
rst0\alias=RST0
rst0\type\Subtype\mark1=ieee::std_logic
rst0\type\Subtype\mark2=ieee::std_logic
shuma\category=105
shuma\port=0
shuma\alias=shuma
start0\category=117
start0\port=2
start0\alias=START0
start0\type\Subtype\mark1=ieee::std_logic
start0\type\Subtype\mark2=ieee::std_logic
u1\category=105
u1\port=0
u1\alias=u1
u2\category=105
u2\port=0
u2\alias=u2
wei0\category=117
wei0\port=2
wei0\alias=WEI0
wei0\type\Subtype\mark1=ieee::std_logic_vector
wei0\type\Subtype\mark2=ieee::std_logic_vector
wei0\type\Subtype\constraint\0\Range\dir=false
wei0\type\Subtype\constraint\0\Range\left\Constant\value=5
wei0\type\Subtype\constraint\0\Range\left\Constant\units=
wei0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wei0\type\Subtype\constraint\0\Range\right\Constant\value=0
wei0\type\Subtype\constraint\0\Range\right\Constant\units=
wei0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
