#!/usr/bin/env python3
"""
é‡æ„åVerilogæ™ºèƒ½ä½“æµ‹è¯•
éªŒè¯ä½¿ç”¨ç»Ÿä¸€LLMé€šä¿¡æ¨¡å—çš„Verilogæ™ºèƒ½ä½“åŠŸèƒ½
"""

import asyncio
import sys
from typing import Dict, Any

def test_basic_functionality():
    """æµ‹è¯•åŸºç¡€åŠŸèƒ½"""
    print("ğŸ§ª æµ‹è¯•é‡æ„åVerilogæ™ºèƒ½ä½“åŸºç¡€åŠŸèƒ½...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        # åˆ›å»ºé…ç½®
        config = FrameworkConfig.from_env()
        
        # åˆ›å»ºé‡æ„åçš„æ™ºèƒ½ä½“
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        print("âœ… é‡æ„åVerilogæ™ºèƒ½ä½“åˆ›å»ºæˆåŠŸ")
        print(f"ğŸ“Š æ™ºèƒ½ä½“ID: {agent.agent_id}")
        print(f"ğŸ¯ è§’è‰²: {agent.role}")
        print(f"ğŸ”§ èƒ½åŠ›: {agent.get_capabilities()}")
        print(f"ğŸ“ ä¸“ä¸šæè¿°: {agent.get_specialty_description()}")
        
        return True
        
    except Exception as e:
        print(f"âŒ åŸºç¡€åŠŸèƒ½æµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_llm_communication():
    """æµ‹è¯•LLMé€šä¿¡åŠŸèƒ½"""
    print("\nğŸ§ª æµ‹è¯•LLMé€šä¿¡åŠŸèƒ½...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # æµ‹è¯•System Promptæ„å»º
        system_prompt = await agent._build_system_prompt()
        print(f"âœ… System Promptæ„å»ºæˆåŠŸï¼Œé•¿åº¦: {len(system_prompt)} å­—ç¬¦")
        print(f"ğŸ“ Prompté¢„è§ˆ: {system_prompt[:200]}...")
        
        # éªŒè¯Promptå†…å®¹
        assert "Verilogç¡¬ä»¶è®¾è®¡ä¸“å®¶" in system_prompt
        assert "ä»£ç ç”Ÿæˆèƒ½åŠ›" in system_prompt
        assert "Function Callingæ¨¡å¼" in system_prompt
        
        # æµ‹è¯•LLMè°ƒç”¨
        conversation = [
            {"role": "user", "content": "è¯·ç®€è¦ä»‹ç»Verilogè®¾è®¡çš„åŸºæœ¬åŸåˆ™"}
        ]
        
        response = await agent._call_llm_for_function_calling(conversation)
        print(f"âœ… LLMè°ƒç”¨æˆåŠŸï¼Œå“åº”é•¿åº¦: {len(response)} å­—ç¬¦")
        
        return True
        
    except Exception as e:
        print(f"âŒ LLMé€šä¿¡æµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_tool_registration():
    """æµ‹è¯•å·¥å…·æ³¨å†ŒåŠŸèƒ½"""
    print("\nğŸ§ª æµ‹è¯•å·¥å…·æ³¨å†ŒåŠŸèƒ½...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # æ£€æŸ¥å·¥å…·æ³¨å†Œ
        registered_tools = agent.get_registered_tools()
        print(f"âœ… å·¥å…·æ³¨å†ŒæˆåŠŸï¼Œæ³¨å†Œå·¥å…·æ•°é‡: {len(registered_tools)}")
        
        # éªŒè¯å…³é”®å·¥å…·
        tool_names = [tool.name if hasattr(tool, 'name') else str(tool) for tool in registered_tools]
        expected_tools = [
            "analyze_design_requirements",
            "generate_verilog_code", 
            "analyze_code_quality",
            "optimize_verilog_code",
            "get_tool_usage_guide"
        ]
        
        for tool_name in expected_tools:
            if tool_name in tool_names:
                print(f"âœ… å·¥å…· {tool_name} æ³¨å†ŒæˆåŠŸ")
            else:
                print(f"âŒ å·¥å…· {tool_name} æœªæ‰¾åˆ°")
                return False
        
        return True
        
    except Exception as e:
        print(f"âŒ å·¥å…·æ³¨å†Œæµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_design_requirements_analysis():
    """æµ‹è¯•è®¾è®¡éœ€æ±‚åˆ†æå·¥å…·"""
    print("\nğŸ§ª æµ‹è¯•è®¾è®¡éœ€æ±‚åˆ†æå·¥å…·...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # æµ‹è¯•éœ€æ±‚åˆ†æ
        requirements = """
        è®¾è®¡ä¸€ä¸ª4ä½åŒæ­¥è®¡æ•°å™¨æ¨¡å—ï¼Œå…·æœ‰ä»¥ä¸‹ç‰¹æ€§ï¼š
        1. æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘
        2. å¼‚æ­¥å¤ä½åŠŸèƒ½
        3. ä½¿èƒ½ä¿¡å·æ§åˆ¶
        4. è®¡æ•°èŒƒå›´ï¼š0-15
        5. æº¢å‡ºæ—¶è‡ªåŠ¨å›é›¶
        """
        
        result = await agent._tool_analyze_design_requirements(
            requirements=requirements,
            design_type="sequential",
            complexity_level="medium"
        )
        
        print(f"âœ… éœ€æ±‚åˆ†ææˆåŠŸ")
        print(f"ğŸ“Š åˆ†æç»“æœé•¿åº¦: {len(str(result))} å­—ç¬¦")
        print(f"ğŸ” è®¾è®¡ç±»å‹: {result.get('design_type', 'N/A')}")
        print(f"ğŸ“ˆ å¤æ‚åº¦çº§åˆ«: {result.get('complexity_level', 'N/A')}")
        
        # éªŒè¯ç»“æœ
        assert "analysis_result" in result
        assert result["design_type"] == "sequential"
        assert result["complexity_level"] == "medium"
        
        return True
        
    except Exception as e:
        print(f"âŒ éœ€æ±‚åˆ†ææµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_verilog_code_generation():
    """æµ‹è¯•Verilogä»£ç ç”Ÿæˆå·¥å…·"""
    print("\nğŸ§ª æµ‹è¯•Verilogä»£ç ç”Ÿæˆå·¥å…·...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # æµ‹è¯•ä»£ç ç”Ÿæˆ
        result = await agent._tool_generate_verilog_code(
            module_name="counter_4bit",
            requirements="4ä½åŒæ­¥è®¡æ•°å™¨ï¼Œæ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘ï¼Œå¼‚æ­¥å¤ä½",
            input_ports=[
                {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
                {"name": "rst_n", "width": 1, "description": "å¼‚æ­¥å¤ä½ä¿¡å·"},
                {"name": "en", "width": 1, "description": "ä½¿èƒ½ä¿¡å·"}
            ],
            output_ports=[
                {"name": "count", "width": 4, "description": "è®¡æ•°å€¼è¾“å‡º"}
            ],
            coding_style="rtl"
        )
        
        print(f"âœ… ä»£ç ç”ŸæˆæˆåŠŸ")
        print(f"ğŸ“Š ç”Ÿæˆä»£ç é•¿åº¦: {len(result.get('verilog_code', ''))} å­—ç¬¦")
        print(f"ğŸ”§ ç¼–ç é£æ ¼: {result.get('coding_style', 'N/A')}")
        print(f"â±ï¸ ç”Ÿæˆæ—¶é—´: {result.get('generation_time', 'N/A')}")
        
        # éªŒè¯ç»“æœ
        assert "verilog_code" in result
        assert result["module_name"] == "counter_4bit"
        assert result["coding_style"] == "rtl"
        
        # éªŒè¯ä»£ç å†…å®¹
        code = result["verilog_code"]
        assert "module counter_4bit" in code.lower()
        assert "input" in code.lower()
        assert "output" in code.lower()
        
        return True
        
    except Exception as e:
        print(f"âŒ ä»£ç ç”Ÿæˆæµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_code_quality_analysis():
    """æµ‹è¯•ä»£ç è´¨é‡åˆ†æå·¥å…·"""
    print("\nğŸ§ª æµ‹è¯•ä»£ç è´¨é‡åˆ†æå·¥å…·...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # æµ‹è¯•ä»£ç è´¨é‡åˆ†æ
        test_code = """
module test_module (
    input wire clk,
    input wire rst_n,
    input wire [3:0] data_in,
    output reg [3:0] data_out
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        data_out <= 4'b0000;
    end else begin
        data_out <= data_in;
    end
end

endmodule
"""
        
        result = await agent._tool_analyze_code_quality(
            verilog_code=test_code,
            module_name="test_module"
        )
        
        print(f"âœ… ä»£ç è´¨é‡åˆ†ææˆåŠŸ")
        print(f"ğŸ“Š åˆ†æç»“æœé•¿åº¦: {len(str(result))} å­—ç¬¦")
        print(f"ğŸ” æ¨¡å—åç§°: {result.get('module_name', 'N/A')}")
        print(f"ğŸ“ ä»£ç é•¿åº¦: {result.get('code_length', 'N/A')}")
        
        # éªŒè¯ç»“æœ
        assert "quality_analysis" in result
        assert result["module_name"] == "test_module"
        assert result["code_length"] == len(test_code)
        
        return True
        
    except Exception as e:
        print(f"âŒ ä»£ç è´¨é‡åˆ†ææµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def test_task_execution():
    """æµ‹è¯•ä»»åŠ¡æ‰§è¡ŒåŠŸèƒ½"""
    print("\nğŸ§ª æµ‹è¯•ä»»åŠ¡æ‰§è¡ŒåŠŸèƒ½...")
    
    try:
        from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgentRefactored
        from config.config import FrameworkConfig
        from core.base_agent import TaskMessage
        
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgentRefactored(config)
        
        # åˆ›å»ºæµ‹è¯•ä»»åŠ¡
        task_message = TaskMessage(
            task_id="test_task_001",
            content="è¯·è®¾è®¡ä¸€ä¸ªç®€å•çš„2ä½è®¡æ•°å™¨æ¨¡å—",
            sender_id="test_user",
            receiver_id="verilog_agent",
            message_type="task_request"
        )
        
        # æ‰§è¡Œä»»åŠ¡
        result = await agent.execute_enhanced_task(
            enhanced_prompt="è®¾è®¡ä¸€ä¸ª2ä½åŒæ­¥è®¡æ•°å™¨ï¼Œå…·æœ‰æ—¶é’Ÿå’Œå¤ä½åŠŸèƒ½",
            original_message=task_message,
            file_contents={}
        )
        
        print(f"âœ… ä»»åŠ¡æ‰§è¡ŒæˆåŠŸ")
        print(f"ğŸ“Š å“åº”çŠ¶æ€: {result.get('status', 'N/A')}")
        print(f"ğŸ¯ å“åº”ç±»å‹: {result.get('response_type', 'N/A')}")
        
        # éªŒè¯ç»“æœ
        assert "status" in result
        assert "response_type" in result
        assert "message" in result
        
        return True
        
    except Exception as e:
        print(f"âŒ ä»»åŠ¡æ‰§è¡Œæµ‹è¯•å¤±è´¥: {e}")
        import traceback
        traceback.print_exc()
        return False

async def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("ğŸš€ å¼€å§‹é‡æ„åVerilogæ™ºèƒ½ä½“æµ‹è¯•...\n")
    
    # åŸºç¡€åŠŸèƒ½æµ‹è¯•
    basic_success = test_basic_functionality()
    
    # LLMé€šä¿¡æµ‹è¯•
    llm_success = await test_llm_communication()
    
    # å·¥å…·æ³¨å†Œæµ‹è¯•
    tool_success = await test_tool_registration()
    
    # éœ€æ±‚åˆ†ææµ‹è¯•
    analysis_success = await test_design_requirements_analysis()
    
    # ä»£ç ç”Ÿæˆæµ‹è¯•
    generation_success = await test_verilog_code_generation()
    
    # ä»£ç è´¨é‡åˆ†ææµ‹è¯•
    quality_success = await test_code_quality_analysis()
    
    # ä»»åŠ¡æ‰§è¡Œæµ‹è¯•
    execution_success = await test_task_execution()
    
    # æ€»ç»“
    print("\n" + "="*60)
    print("ğŸ“‹ é‡æ„åVerilogæ™ºèƒ½ä½“æµ‹è¯•ç»“æœæ€»ç»“:")
    print(f"   åŸºç¡€åŠŸèƒ½: {'âœ… é€šè¿‡' if basic_success else 'âŒ å¤±è´¥'}")
    print(f"   LLMé€šä¿¡: {'âœ… é€šè¿‡' if llm_success else 'âŒ å¤±è´¥'}")
    print(f"   å·¥å…·æ³¨å†Œ: {'âœ… é€šè¿‡' if tool_success else 'âŒ å¤±è´¥'}")
    print(f"   éœ€æ±‚åˆ†æ: {'âœ… é€šè¿‡' if analysis_success else 'âŒ å¤±è´¥'}")
    print(f"   ä»£ç ç”Ÿæˆ: {'âœ… é€šè¿‡' if generation_success else 'âŒ å¤±è´¥'}")
    print(f"   è´¨é‡åˆ†æ: {'âœ… é€šè¿‡' if quality_success else 'âŒ å¤±è´¥'}")
    print(f"   ä»»åŠ¡æ‰§è¡Œ: {'âœ… é€šè¿‡' if execution_success else 'âŒ å¤±è´¥'}")
    
    all_success = all([basic_success, llm_success, tool_success, 
                      analysis_success, generation_success, quality_success, execution_success])
    
    if all_success:
        print("\nğŸ‰ æ‰€æœ‰é‡æ„åVerilogæ™ºèƒ½ä½“æµ‹è¯•é€šè¿‡ï¼")
        print("ğŸ’¡ é‡æ„åçš„Verilogæ™ºèƒ½ä½“å·²å‡†å¤‡å°±ç»ªï¼Œå¯ä»¥æ›¿æ¢åŸç‰ˆæœ¬ã€‚")
        return True
    else:
        print("\nâš ï¸ éƒ¨åˆ†æµ‹è¯•å¤±è´¥ï¼Œéœ€è¦è¿›ä¸€æ­¥æ£€æŸ¥ã€‚")
        return False

if __name__ == "__main__":
    success = asyncio.run(main())
    sys.exit(0 if success else 1) 