#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DC */
#define DC__0__INTTYPE CYREG_PICU3_INTTYPE4
#define DC__0__MASK 0x10u
#define DC__0__PC CYREG_PRT3_PC4
#define DC__0__PORT 3u
#define DC__0__SHIFT 4u
#define DC__AG CYREG_PRT3_AG
#define DC__AMUX CYREG_PRT3_AMUX
#define DC__BIE CYREG_PRT3_BIE
#define DC__BIT_MASK CYREG_PRT3_BIT_MASK
#define DC__BYP CYREG_PRT3_BYP
#define DC__CTL CYREG_PRT3_CTL
#define DC__DM0 CYREG_PRT3_DM0
#define DC__DM1 CYREG_PRT3_DM1
#define DC__DM2 CYREG_PRT3_DM2
#define DC__DR CYREG_PRT3_DR
#define DC__INP_DIS CYREG_PRT3_INP_DIS
#define DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DC__LCD_EN CYREG_PRT3_LCD_EN
#define DC__MASK 0x10u
#define DC__PORT 3u
#define DC__PRT CYREG_PRT3_PRT
#define DC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DC__PS CYREG_PRT3_PS
#define DC__SHIFT 4u
#define DC__SLW CYREG_PRT3_SLW

/* RX */
#define RX__0__INTTYPE CYREG_PICU6_INTTYPE0
#define RX__0__MASK 0x01u
#define RX__0__PC CYREG_PRT6_PC0
#define RX__0__PORT 6u
#define RX__0__SHIFT 0u
#define RX__AG CYREG_PRT6_AG
#define RX__AMUX CYREG_PRT6_AMUX
#define RX__BIE CYREG_PRT6_BIE
#define RX__BIT_MASK CYREG_PRT6_BIT_MASK
#define RX__BYP CYREG_PRT6_BYP
#define RX__CTL CYREG_PRT6_CTL
#define RX__DM0 CYREG_PRT6_DM0
#define RX__DM1 CYREG_PRT6_DM1
#define RX__DM2 CYREG_PRT6_DM2
#define RX__DR CYREG_PRT6_DR
#define RX__INP_DIS CYREG_PRT6_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT6_LCD_EN
#define RX__MASK 0x01u
#define RX__PORT 6u
#define RX__PRT CYREG_PRT6_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RX__PS CYREG_PRT6_PS
#define RX__SHIFT 0u
#define RX__SLW CYREG_PRT6_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU3_INTTYPE6
#define SS__0__MASK 0x40u
#define SS__0__PC CYREG_PRT3_PC6
#define SS__0__PORT 3u
#define SS__0__SHIFT 6u
#define SS__AG CYREG_PRT3_AG
#define SS__AMUX CYREG_PRT3_AMUX
#define SS__BIE CYREG_PRT3_BIE
#define SS__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS__BYP CYREG_PRT3_BYP
#define SS__CTL CYREG_PRT3_CTL
#define SS__DM0 CYREG_PRT3_DM0
#define SS__DM1 CYREG_PRT3_DM1
#define SS__DM2 CYREG_PRT3_DM2
#define SS__DR CYREG_PRT3_DR
#define SS__INP_DIS CYREG_PRT3_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT3_LCD_EN
#define SS__MASK 0x40u
#define SS__PORT 3u
#define SS__PRT CYREG_PRT3_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS__PS CYREG_PRT3_PS
#define SS__SHIFT 6u
#define SS__SLW CYREG_PRT3_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define TX__0__MASK 0x40u
#define TX__0__PC CYREG_PRT12_PC6
#define TX__0__PORT 12u
#define TX__0__SHIFT 6u
#define TX__AG CYREG_PRT12_AG
#define TX__BIE CYREG_PRT12_BIE
#define TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX__BYP CYREG_PRT12_BYP
#define TX__DM0 CYREG_PRT12_DM0
#define TX__DM1 CYREG_PRT12_DM1
#define TX__DM2 CYREG_PRT12_DM2
#define TX__DR CYREG_PRT12_DR
#define TX__INP_DIS CYREG_PRT12_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX__MASK 0x40u
#define TX__PORT 12u
#define TX__PRT CYREG_PRT12_PRT
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX__PS CYREG_PRT12_PS
#define TX__SHIFT 6u
#define TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX__SLW CYREG_PRT12_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT3_PC1
#define LED__0__PORT 3u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT3_AG
#define LED__AMUX CYREG_PRT3_AMUX
#define LED__BIE CYREG_PRT3_BIE
#define LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED__BYP CYREG_PRT3_BYP
#define LED__CTL CYREG_PRT3_CTL
#define LED__DM0 CYREG_PRT3_DM0
#define LED__DM1 CYREG_PRT3_DM1
#define LED__DM2 CYREG_PRT3_DM2
#define LED__DR CYREG_PRT3_DR
#define LED__INP_DIS CYREG_PRT3_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT3_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 3u
#define LED__PRT CYREG_PRT3_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED__PS CYREG_PRT3_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT3_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED_1__0__MASK 0x08u
#define LED_1__0__PC CYREG_PRT6_PC3
#define LED_1__0__PORT 6u
#define LED_1__0__SHIFT 3u
#define LED_1__AG CYREG_PRT6_AG
#define LED_1__AMUX CYREG_PRT6_AMUX
#define LED_1__BIE CYREG_PRT6_BIE
#define LED_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_1__BYP CYREG_PRT6_BYP
#define LED_1__CTL CYREG_PRT6_CTL
#define LED_1__DM0 CYREG_PRT6_DM0
#define LED_1__DM1 CYREG_PRT6_DM1
#define LED_1__DM2 CYREG_PRT6_DM2
#define LED_1__DR CYREG_PRT6_DR
#define LED_1__INP_DIS CYREG_PRT6_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT6_LCD_EN
#define LED_1__MASK 0x08u
#define LED_1__PORT 6u
#define LED_1__PRT CYREG_PRT6_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_1__PS CYREG_PRT6_PS
#define LED_1__SHIFT 3u
#define LED_1__SLW CYREG_PRT6_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU3_INTTYPE0
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT3_PC0
#define MISO__0__PORT 3u
#define MISO__0__SHIFT 0u
#define MISO__AG CYREG_PRT3_AG
#define MISO__AMUX CYREG_PRT3_AMUX
#define MISO__BIE CYREG_PRT3_BIE
#define MISO__BIT_MASK CYREG_PRT3_BIT_MASK
#define MISO__BYP CYREG_PRT3_BYP
#define MISO__CTL CYREG_PRT3_CTL
#define MISO__DM0 CYREG_PRT3_DM0
#define MISO__DM1 CYREG_PRT3_DM1
#define MISO__DM2 CYREG_PRT3_DM2
#define MISO__DR CYREG_PRT3_DR
#define MISO__INP_DIS CYREG_PRT3_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MISO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT3_LCD_EN
#define MISO__MASK 0x01u
#define MISO__PORT 3u
#define MISO__PRT CYREG_PRT3_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MISO__PS CYREG_PRT3_PS
#define MISO__SHIFT 0u
#define MISO__SLW CYREG_PRT3_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU3_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT3_PC3
#define MOSI__0__PORT 3u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT3_AG
#define MOSI__AMUX CYREG_PRT3_AMUX
#define MOSI__BIE CYREG_PRT3_BIE
#define MOSI__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOSI__BYP CYREG_PRT3_BYP
#define MOSI__CTL CYREG_PRT3_CTL
#define MOSI__DM0 CYREG_PRT3_DM0
#define MOSI__DM1 CYREG_PRT3_DM1
#define MOSI__DM2 CYREG_PRT3_DM2
#define MOSI__DR CYREG_PRT3_DR
#define MOSI__INP_DIS CYREG_PRT3_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT3_LCD_EN
#define MOSI__MASK 0x08u
#define MOSI__PORT 3u
#define MOSI__PRT CYREG_PRT3_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOSI__PS CYREG_PRT3_PS
#define MOSI__SHIFT 3u
#define MOSI__SLW CYREG_PRT3_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU3_INTTYPE2
#define SCLK__0__MASK 0x04u
#define SCLK__0__PC CYREG_PRT3_PC2
#define SCLK__0__PORT 3u
#define SCLK__0__SHIFT 2u
#define SCLK__AG CYREG_PRT3_AG
#define SCLK__AMUX CYREG_PRT3_AMUX
#define SCLK__BIE CYREG_PRT3_BIE
#define SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK__BYP CYREG_PRT3_BYP
#define SCLK__CTL CYREG_PRT3_CTL
#define SCLK__DM0 CYREG_PRT3_DM0
#define SCLK__DM1 CYREG_PRT3_DM1
#define SCLK__DM2 CYREG_PRT3_DM2
#define SCLK__DR CYREG_PRT3_DR
#define SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK__MASK 0x04u
#define SCLK__PORT 3u
#define SCLK__PRT CYREG_PRT3_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK__PS CYREG_PRT3_PS
#define SCLK__SHIFT 2u
#define SCLK__SLW CYREG_PRT3_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU3_INTTYPE5
#define RESET__0__MASK 0x20u
#define RESET__0__PC CYREG_PRT3_PC5
#define RESET__0__PORT 3u
#define RESET__0__SHIFT 5u
#define RESET__AG CYREG_PRT3_AG
#define RESET__AMUX CYREG_PRT3_AMUX
#define RESET__BIE CYREG_PRT3_BIE
#define RESET__BIT_MASK CYREG_PRT3_BIT_MASK
#define RESET__BYP CYREG_PRT3_BYP
#define RESET__CTL CYREG_PRT3_CTL
#define RESET__DM0 CYREG_PRT3_DM0
#define RESET__DM1 CYREG_PRT3_DM1
#define RESET__DM2 CYREG_PRT3_DM2
#define RESET__DR CYREG_PRT3_DR
#define RESET__INP_DIS CYREG_PRT3_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RESET__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT3_LCD_EN
#define RESET__MASK 0x20u
#define RESET__PORT 3u
#define RESET__PRT CYREG_PRT3_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RESET__PS CYREG_PRT3_PS
#define RESET__SHIFT 5u
#define RESET__SLW CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB05_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB05_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB05_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB05_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB05_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB05_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST

/* SPIM_1_IntClock */
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x00u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x01u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x01u

/* rx_int */
#define rx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rx_int__INTC_MASK 0x01u
#define rx_int__INTC_NUMBER 0u
#define rx_int__INTC_PRIOR_NUM 7u
#define rx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define rx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* tx_int */
#define tx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tx_int__INTC_MASK 0x02u
#define tx_int__INTC_NUMBER 1u
#define tx_int__INTC_PRIOR_NUM 7u
#define tx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define tx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Processor"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
