Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 28 14:23:18 2021
| Host         : Potential running 64-bit major release  (build 9200)
| Command      : report_methodology -file FFTAudio_Block_wrapper_methodology_drc_routed.rpt -pb FFTAudio_Block_wrapper_methodology_drc_routed.pb -rpx FFTAudio_Block_wrapper_methodology_drc_routed.rpx
| Design       : FFTAudio_Block_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+------------------+------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                | Violations |
+-----------+------------------+------------------------------------------------------------+------------+
| TIMING-54 | Critical Warning | Scoped false path or clock group constraint between clocks | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                               | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic                                          | 1          |
| XDCC-4    | Warning          | User Clock constraint overwritten with the same name       | 1          |
+-----------+------------------+------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-54#1 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks FFTAudio_Block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK and clk_out1_FFTAudio_Block_clk_wiz_1_0 (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks FFTAudio_Block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE and clk_out1_FFTAudio_Block_clk_wiz_1_0 (see constraint position 6 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FFTAudio_Block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FFTAudio_Block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports ddr_clock] (Source: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc (Line: 10))
Previous: create_clock -period 83.333 -name sys_clk_pin -waveform {0.000 41.667} -add [get_ports sys_clock] (Source: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc (Line: 8))
Related violations: <none>


