Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 02:51:40 2022
| Host         : LAPTOP-8BRI5POG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.087        0.000                      0                  891        0.033        0.000                      0                  891        4.500        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.087        0.000                      0                  891        0.033        0.000                      0                  891        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 2.323ns (26.811%)  route 6.341ns (73.189%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.081    10.709    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.833 r  game_beta/game_controlunit/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.616    11.449    game_beta/game_alu/adder16/M_p1_score_q_reg[7][2]
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.847 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.847    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.160 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[3]
                         net (fo=1, routed)           0.357    12.517    game_beta/game_controlunit/p_0_in[11]
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.306    12.823 r  game_beta/game_controlunit/M_p1_score_q[11]_i_1/O
                         net (fo=5, routed)           1.049    13.872    game_beta/players/D[11]
    SLICE_X57Y60         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.441    14.845    game_beta/players/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[11]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)       -0.108    14.960    game_beta/players/M_p1_col3_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 2.245ns (26.063%)  route 6.369ns (73.937%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.081    10.709    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.833 r  game_beta/game_controlunit/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.616    11.449    game_beta/game_alu/adder16/M_p1_score_q_reg[7][2]
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.847 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.847    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.086 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.574    12.660    game_beta/game_controlunit/p_0_in[10]
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.302    12.962 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=5, routed)           0.860    13.822    game_beta/players/D[10]
    SLICE_X55Y60         FDRE                                         r  game_beta/players/M_p1_score_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.440    14.844    game_beta/players/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_beta/players/M_p1_score_q_reg[10]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y60         FDRE (Setup_fdre_C_D)       -0.105    14.962    game_beta/players/M_p1_score_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.353ns (27.107%)  route 6.328ns (72.893%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.185 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.682    12.867    game_beta/game_controlunit/p_0_in[12]
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.299    13.166 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=5, routed)           0.722    13.889    game_beta/players/D[12]
    SLICE_X59Y58         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[12]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.108    15.040    game_beta/players/M_p1_col4_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 2.353ns (27.268%)  route 6.276ns (72.732%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.185 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.682    12.867    game_beta/game_controlunit/p_0_in[12]
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.299    13.166 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=5, routed)           0.671    13.837    game_beta/players/D[12]
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[12]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.105    15.043    game_beta/players/M_p1_col3_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 2.451ns (28.370%)  route 6.189ns (71.630%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.276 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.660    12.936    game_beta/game_controlunit/p_0_in[15]
    SLICE_X58Y58         LUT5 (Prop_lut5_I1_O)        0.306    13.242 r  game_beta/game_controlunit/M_p1_score_q[15]_i_2/O
                         net (fo=5, routed)           0.606    13.848    game_beta/players/D[15]
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[15]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.062    15.086    game_beta/players/M_p1_col3_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.373ns (27.464%)  route 6.268ns (72.536%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.202 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.684    12.885    game_beta/game_controlunit/p_0_in[14]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.302    13.187 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=5, routed)           0.661    13.849    game_beta/players/D[14]
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[14]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.058    15.090    game_beta/players/M_p1_col3_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 2.245ns (26.364%)  route 6.270ns (73.636%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.081    10.709    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.833 r  game_beta/game_controlunit/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.616    11.449    game_beta/game_alu/adder16/M_p1_score_q_reg[7][2]
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.847 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.847    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.086 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.574    12.660    game_beta/game_controlunit/p_0_in[10]
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.302    12.962 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=5, routed)           0.762    13.723    game_beta/players/D[10]
    SLICE_X57Y60         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.441    14.845    game_beta/players/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[10]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)       -0.103    14.965    game_beta/players/M_p1_col3_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 2.373ns (27.505%)  route 6.255ns (72.495%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.202 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.684    12.885    game_beta/game_controlunit/p_0_in[14]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.302    13.187 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=5, routed)           0.648    13.836    game_beta/players/D[14]
    SLICE_X59Y58         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[14]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.062    15.086    game_beta/players/M_p1_col4_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 2.245ns (26.309%)  route 6.288ns (73.691%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.081    10.709    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    10.833 r  game_beta/game_controlunit/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.616    11.449    game_beta/game_alu/adder16/M_p1_score_q_reg[7][2]
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.847 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.847    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.086 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.574    12.660    game_beta/game_controlunit/p_0_in[10]
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.302    12.962 r  game_beta/game_controlunit/M_p1_score_q[10]_i_1/O
                         net (fo=5, routed)           0.780    13.741    game_beta/players/D[10]
    SLICE_X56Y60         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.441    14.845    game_beta/players/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[10]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y60         FDRE (Setup_fdre_C_D)       -0.059    15.009    game_beta/players/M_p1_col4_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.373ns (27.640%)  route 6.212ns (72.360%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.208    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_beta/players/M_p1_col3_q_reg[0]/Q
                         net (fo=3, routed)           1.016     6.680    game_beta/players/M_p1_col4_q_reg[3]_0[20]
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  game_beta/players/FSM_sequential_M_states_q[3]_i_18/O
                         net (fo=1, routed)           0.753     7.557    game_beta/players/FSM_sequential_M_states_q[3]_i_18_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  game_beta/players/FSM_sequential_M_states_q[3]_i_10/O
                         net (fo=15, routed)          0.860     8.540    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_7
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.150     8.690 f  game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3/O
                         net (fo=2, routed)           0.609     9.300    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I4_O)        0.328     9.628 f  game_beta/game_controlunit/M_p1_score_q[15]_i_3/O
                         net (fo=12, routed)          1.129    10.757    game_beta/game_controlunit/M_p1_score_q[15]_i_3_n_0
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  game_beta/game_controlunit/i___0_carry__1_i_4/O
                         net (fo=1, routed)           0.556    11.437    game_beta/game_alu/adder16/M_p1_score_q_reg[11][0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.963 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.963    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.202 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.684    12.885    game_beta/game_controlunit/p_0_in[14]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.302    13.187 r  game_beta/game_controlunit/M_p1_score_q[14]_i_1/O
                         net (fo=5, routed)           0.606    13.793    game_beta/players/D[14]
    SLICE_X58Y60         FDRE                                         r  game_beta/players/M_p1_score_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.506    14.910    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game_beta/players/M_p1_score_q_reg[14]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.081    15.066    game_beta/players/M_p1_score_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.229     1.910    reset_cond/M_stage_d[3]
    SLICE_X61Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y52         FDSE (Hold_fdse_C_D)         0.070     1.877    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.336%)  route 0.247ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    random/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  random/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  random/M_w_q_reg[0]/Q
                         net (fo=7, routed)           0.247     1.927    random/M_random_num[0]
    SLICE_X61Y50         FDRE                                         r  random/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    random/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  random/M_z_q_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.070     1.877    random/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  slow_timer/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.027    slow_timer/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  slow_timer/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.040    slow_timer/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  slow_timer/M_ctr_q_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.063    slow_timer/M_ctr_q_reg[12]_i_1__3_n_6
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    random/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  random/M_w_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  random/M_w_q_reg[11]/Q
                         net (fo=2, routed)           0.059     1.738    random/M_random_num[11]
    SLICE_X58Y48         FDSE                                         r  random/M_z_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.865     2.055    random/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  random/M_z_q_reg[11]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y48         FDSE (Hold_fdse_C_D)         0.076     1.615    random/M_z_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.065 r  slow_timer/M_ctr_q_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.065    slow_timer/M_ctr_q_reg[12]_i_1__3_n_4
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.014 r  slow_timer/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.014    slow_timer/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.067 r  slow_timer/M_ctr_q_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.067    slow_timer/M_ctr_q_reg[16]_i_1__3_n_7
    SLICE_X60Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.569     1.513    random/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  random/M_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  random/M_w_q_reg[7]/Q
                         net (fo=2, routed)           0.067     1.721    random/M_random_num[7]
    SLICE_X57Y47         FDRE                                         r  random/M_z_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.838     2.028    random/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  random/M_z_q_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y47         FDRE (Hold_fdre_C_D)         0.071     1.584    random/M_z_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.539    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  slow_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    slow_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  slow_timer/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.974    slow_timer/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.014 r  slow_timer/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.014    slow_timer/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.080 r  slow_timer/M_ctr_q_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.080    slow_timer/M_ctr_q_reg[16]_i_1__3_n_5
    SLICE_X60Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    slow_timer/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    slow_timer/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53   game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54   game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y56   game_beta/players/M_p1_col3_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y57   game_beta/players/M_p1_col3_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   edge_detector_slow_timer/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button1/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button2/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button3/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   game_beta/players/M_p1_col3_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   game_beta/players/M_p1_col4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   game_beta/players/M_p1_col4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   random/M_x_q_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   random/M_x_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   random/M_x_q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   edge_detector_slow_timer/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   edge_p1_button3/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   game_beta/players/M_p1_col3_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   game_beta/players/M_p1_col3_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   game_beta/players/M_p1_col3_q_reg[6]/C



