Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: pong_top_an.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : pong_top_an.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : pong_top_an
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : pong_top_an
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : pong_top_an.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "../LabNo7/ProjectPartB/vga_sync.v"
Module <vga_sync> compiled
Compiling source file "../LabNo7/ProjectPartB/One.v"
Module <One_1> compiled
Compiling source file "../LabNo7/ProjectPartB/pong_graph_animate.v"
Module <pong_graph_animate> compiled
Compiling source file "../LabNo7/ProjectPartB/pong_top_an.v"
Module <pong_top_an> compiled
No errors in compilation
Analysis of file <pong_top_an.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pong_top_an>.
Module <pong_top_an> is correct for synthesis.
 
Analyzing module <vga_sync>.
Module <vga_sync> is correct for synthesis.
 
Analyzing module <pong_graph_animate>.
Module <pong_graph_animate> is correct for synthesis.
 
Analyzing module <One_1>.
Module <One_1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <One_1>.
    Related source file is ../LabNo7/ProjectPartB/One.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <One_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <One_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <One_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <One_rom_bit>.
    Found 5-bit subtractor for signal <One_rom_col>.
    Found 10-bit subtractor for signal <One_x_r>.
    Found 10-bit register for signal <One_x_reg>.
    Found 10-bit subtractor for signal <One_y_b>.
    Found 10-bit register for signal <One_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <One_1> synthesized.


Synthesizing Unit <pong_graph_animate>.
    Related source file is ../LabNo7/ProjectPartB/pong_graph_animate.v.
WARNING:Xst:1780 - Signal <Logo_on> is never used or assigned.
    Found 1-bit 8-to-1 multiplexer for signal <$COND_1>.
    Found 7-bit adder for signal <$n0000> created at line 147.
    Found 7-bit adder for signal <$n0001> created at line 146.
    Found 7-bit adder for signal <$n0002> created at line 123.
    Found 8-bit adder for signal <$n0003> created at line 135.
    Found 10-bit adder for signal <$n0004> created at line 161.
    Found 10-bit adder for signal <$n0005> created at line 163.
    Found 10-bit comparator less for signal <$n0006> created at line 170.
    Found 10-bit comparator greater for signal <$n0007> created at line 172.
    Found 10-bit comparator lessequal for signal <$n0016> created at line 149.
    Found 10-bit comparator lessequal for signal <$n0017> created at line 149.
    Found 10-bit comparator lessequal for signal <$n0018> created at line 149.
    Found 10-bit comparator lessequal for signal <$n0019> created at line 149.
    Found 10-bit comparator greatequal for signal <$n0020> created at line 125.
    Found 10-bit comparator lessequal for signal <$n0021> created at line 125.
    Found 10-bit comparator lessequal for signal <$n0022> created at line 125.
    Found 10-bit comparator lessequal for signal <$n0023> created at line 125.
    Found 10-bit comparator greatequal for signal <$n0024> created at line 115.
    Found 10-bit comparator lessequal for signal <$n0025> created at line 115.
    Found 10-bit comparator less for signal <$n0028> created at line 134.
    Found 10-bit comparator greater for signal <$n0029> created at line 136.
    Found 10-bit subtractor for signal <$n0030> created at line 137.
    Found 10-bit comparator lessequal for signal <$n0031> created at line 174.
    Found 10-bit comparator greatequal for signal <$n0032> created at line 176.
    Found 10-bit comparator lessequal for signal <$n0033> created at line 176.
    Found 10-bit comparator lessequal for signal <$n0034> created at line 176.
    Found 10-bit comparator lessequal for signal <$n0035> created at line 176.
    Found 10-bit subtractor for signal <ball_x_r>.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit subtractor for signal <ball_y_b>.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit subtractor for signal <bar_y_b>.
    Found 10-bit register for signal <bar_y_reg>.
    Found 3-bit subtractor for signal <rom_addr>.
    Found 3-bit subtractor for signal <rom_col>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred  12 Adder/Subtracter(s).
	inferred  19 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <pong_graph_animate> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is ../LabNo7/ProjectPartB/vga_sync.v.
    Found 10-bit comparator less for signal <$n0001> created at line 93.
    Found 10-bit comparator less for signal <$n0002> created at line 93.
    Found 10-bit comparator greatequal for signal <$n0003> created at line 89.
    Found 10-bit comparator lessequal for signal <$n0004> created at line 89.
    Found 10-bit comparator greatequal for signal <$n0005> created at line 86.
    Found 10-bit comparator lessequal for signal <$n0006> created at line 86.
    Found 10-bit adder for signal <$n0009> created at line 80.
    Found 10-bit adder for signal <$n0014> created at line 70.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit register for signal <v_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong_top_an>.
    Related source file is ../LabNo7/ProjectPartB/pong_top_an.v.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pong_top_an> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x32-bit ROM                    : 1
# Registers                        : 13
  10-bit register                  : 9
  1-bit register                   : 3
  3-bit register                   : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 2
  1-bit 32-to-1 multiplexer        : 1
  1-bit 8-to-1 multiplexer         : 1
# Adders/Subtractors               : 20
  5-bit subtractor                 : 1
  10-bit adder                     : 4
  10-bit subtractor                : 6
  4-bit subtractor                 : 1
  6-bit adder                      : 1
  5-bit adder                      : 1
  3-bit subtractor                 : 2
  7-bit adder                      : 3
  8-bit adder                      : 1
# Comparators                      : 29
  10-bit comparator greatequal     : 7
  10-bit comparator less           : 4
  10-bit comparator greater        : 2
  10-bit comparator lessequal      : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <One_y_reg_9> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_9> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_0> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_2> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_4> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_5> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_6> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_7> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_8> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_0> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_1> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_4> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_6> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_7> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <y_delta_reg_0> (without init value) is constant in block <pong_graph_animate>.
WARNING:Xst:1710 - FF/Latch  <x_delta_reg_0> (without init value) is constant in block <pong_graph_animate>.

Optimizing unit <pong_top_an> ...

Optimizing unit <vga_sync> ...

Optimizing unit <One_1> ...

Optimizing unit <pong_graph_animate> ...
Loading device for application Xst from file '3s200.nph' in environment C:/XilinxISE6.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top_an, actual ratio is 12.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_top_an.ngr
Top Level Output File Name         : pong_top_an
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 9

Macro Statistics :
# ROMs                             : 1
#      16x32-bit ROM               : 1
# Registers                        : 31
#      1-bit register              : 23
#      10-bit register             : 7
#      3-bit register              : 1
# Multiplexers                     : 4
#      1-bit 32-to-1 multiplexer   : 1
#      1-bit 8-to-1 multiplexer    : 1
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 17
#      10-bit adder                : 4
#      10-bit subtractor           : 6
#      4-bit subtractor            : 1
#      5-bit subtractor            : 1
#      6-bit adder                 : 1
#      7-bit adder                 : 3
#      8-bit adder                 : 1
# Comparators                      : 29
#      10-bit comparator greatequal: 7
#      10-bit comparator greater   : 2
#      10-bit comparator less      : 4
#      10-bit comparator lessequal : 16
# Xors                             : 4
#      1-bit xor3                  : 4

Cell Usage :
# BELS                             : 754
#      GND                         : 1
#      LUT1                        : 47
#      LUT1_D                      : 3
#      LUT1_L                      : 55
#      LUT2                        : 90
#      LUT2_D                      : 1
#      LUT2_L                      : 55
#      LUT3                        : 39
#      LUT3_L                      : 10
#      LUT4                        : 71
#      LUT4_D                      : 8
#      LUT4_L                      : 42
#      MUXCY                       : 209
#      MUXF5                       : 4
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 117
# FlipFlops/Latches                : 80
#      FDC                         : 61
#      FDCE                        : 10
#      FDE                         : 7
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     239  out of   1920    12%  
 Number of Slice Flip Flops:            80  out of   3840     2%  
 Number of 4 input LUTs:               421  out of   3840    10%  
 Number of bonded IOBs:                  8  out of    173     4%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 80    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.786ns (Maximum Frequency: 84.846MHz)
   Minimum input arrival time before clock: 6.681ns
   Maximum output required time after clock: 6.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.786ns (Levels of Logic = 12)
  Source:            pong_graph_an_unit_ball_y_reg_3 (FF)
  Destination:       pong_graph_an_unit_x_delta_reg_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pong_graph_an_unit_ball_y_reg_3 to pong_graph_an_unit_x_delta_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.619   0.717  pong_graph_an_unit_ball_y_reg_3 (pong_graph_an_unit_ball_y_reg_3)
     LUT1_D:I0->LO         1   0.720   0.000  pong_graph_an_unit_Madd__n0000_inst_lut2_551 (N16172)
     MUXCY:S->O            1   0.629   0.000  pong_graph_an_unit_Madd__n0000_inst_cy_55 (pong_graph_an_unit_Madd__n0000_inst_cy_55)
     MUXCY:CI->O           1   0.090   0.000  pong_graph_an_unit_Madd__n0000_inst_cy_56 (pong_graph_an_unit_Madd__n0000_inst_cy_56)
     MUXCY:CI->O           1   0.090   0.000  pong_graph_an_unit_Madd__n0000_inst_cy_57 (pong_graph_an_unit_Madd__n0000_inst_cy_57)
     XORCY:CI->O           1   0.939   0.240  pong_graph_an_unit_Madd__n0000_inst_sum_48 (pong_graph_an_unit__n0055<6>)
     LUT1_L:I0->LO         1   0.720   0.000  pong_graph_an_unit_Msub_ball_y_b_inst_lut2_351 (pong_graph_an_unit_Msub_ball_y_b_inst_lut2_35)
     MUXCY:S->O            1   0.629   0.000  pong_graph_an_unit_Msub_ball_y_b_inst_cy_35 (pong_graph_an_unit_Msub_ball_y_b_inst_cy_35)
     XORCY:CI->O           4   0.939   0.629  pong_graph_an_unit_Msub_ball_y_b_inst_sum_26 (pong_graph_an_unit_ball_y_b<7>)
     LUT3_L:I0->LO         1   0.720   0.100  pong_graph_an_unit_Ker115021_SW0 (N15995)
     LUT4:I2->O           19   0.720   1.102  pong_graph_an_unit_Ker115021 (pong_graph_an_unit_N11504)
     LUT4:I2->O            1   0.720   0.240  pong_graph_an_unit__n004550_SW13 (N15922)
     LUT4_L:I1->LO         1   0.720   0.000  pong_graph_an_unit_x_delta_next<8>1 (pong_graph_an_unit_x_delta_next<8>)
     FDC:D                     0.502          pong_graph_an_unit_x_delta_reg_8
    ----------------------------------------
    Total                     11.786ns (8.758ns logic, 3.028ns route)
                                       (74.3% logic, 25.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              6.681ns (Levels of Logic = 5)
  Source:            btn<0> (PAD)
  Destination:       pong_graph_an_unit_bar_y_reg_3 (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to pong_graph_an_unit_bar_y_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.492   0.465  btn_0_IBUF (btn_0_IBUF)
     LUT3:I2->O            9   0.720   0.777  pong_graph_an_unit__n004426 (pong_graph_an_unit__n0044)
     LUT4:I1->O            2   0.720   0.465  pong_graph_an_unit_bar_y_next<7>32_SW0 (N15803)
     LUT4_L:I1->LO         1   0.720   0.100  pong_graph_an_unit__n004372_SW5 (N15872)
     LUT4_L:I1->LO         1   0.720   0.000  pong_graph_an_unit_bar_y_next<7>32 (pong_graph_an_unit_bar_y_next<7>)
     FDC:D                     0.502          pong_graph_an_unit_bar_y_reg_7
    ----------------------------------------
    Total                      6.681ns (4.874ns logic, 1.807ns route)
                                       (73.0% logic, 27.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              6.271ns (Levels of Logic = 1)
  Source:            vsync_unit_v_sync_reg (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk rising

  Data Path: vsync_unit_v_sync_reg to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.619   0.240  vsync_unit_v_sync_reg (vsync_unit_v_sync_reg)
     OBUF:I->O                 5.412          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      6.271ns (6.031ns logic, 0.240ns route)
                                       (96.2% logic, 3.8% route)

=========================================================================
CPU : 4.70 / 4.82 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 125816 kilobytes


