Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:44 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH9J2a+lbYkZ9AQ--.37899S3;
	Mon, 12 Nov 2018 20:00:56 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHHTl1a+lbz54xAA--.1116S3;
	Mon, 12 Nov 2018 20:00:53 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id d72so544510pga.9
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 04:00:53 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=whNYMHjVt2y/oFdgMSH8rSPdxrSnQkXLJpv46zg2Lck=;
        b=L+YMYOZrrsi0WgPBu79mCrPNPCb2MsMImeplFUdlZlGWCLmWPwWEgNr9HCcGHYdrkq
         MjBjP7XJ6uX66qo1zwa1xtdnPQc1BdZPP+4Wx2idLWrUJSQA8ShTFcjap/nMKM+JfM6z
         2ZHicfEjBE8ZkFza9E2PUgRcqeDLa81gPw+bTrJgW49KK9pXZDAXqKM7OyfIpEaCYwfg
         aVMAX5A8OTEqxGSW2IbYW7jHVsnmp+oKLMtC1tgfxnu3GgKBBuaWh2hpWMKZ032ss4e8
         nFU68gTsrCIS8WR3M5CNzviqcN5ATaW3PMGDuehgz72d3kiy+75wCu2m/p2CVcIlucvd
         d5gw==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKKSQ00ljZ84ptbUz9/zpVcO5jyPk1SJOs4ayJPYVdXx5hwA+lu
	myTW9uc1kTapiGi5vqwBIjhrxHgUn/JLdt0/6pQGR7blaf27CiRJ6A==
X-Received: by 2002:a63:460a:: with SMTP id t10-v6mr567939pga.197.1542024053324;
        Mon, 12 Nov 2018 04:00:53 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3096574pjt;
        Mon, 12 Nov 2018 04:00:52 -0800 (PST)
X-Google-Smtp-Source: AJdET5eNT8AbPBMWdJa0fXwn0ocJdoTtqyWoFTA2xd8y13hazeQ4y57/WTWHgCm5xd/EonZRwVQt
X-Received: by 2002:a17:902:8698:: with SMTP id g24-v6mr681096plo.96.1542024052751;
        Mon, 12 Nov 2018 04:00:52 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542024052; cv=none;
        d=google.com; s=arc-20160816;
        b=E7CYYeyC99B/yjoebM23t+UyEvUG/2c78ulfsz7gV/0WUiTjNa1d2hM4+Ehxsk+M10
         Nevsid8D6+Wa11JZDANX3V7f/PLF0yWSyTzjCaFb+g7JMi9mOb+DG2Gm39QtOQNW+80g
         oFcIFleeHBrd8PXWV6KnO9FWLPMAMMfRMmzERiLGvvT+BjWWttKuC1mkxbUrehOg8Xrs
         jozJ9Xiz+0VTl2r9FMkrDKZFwdL3IA1KeBzJZyhEkinZ4ydaLK8FRVsESrdBDHI8kIK8
         9alW16ebTT/aMtnXPMZfg6zt614CQU49xWQOlJBHecDgx5HMIy9VgPRwyFiJoNcdnTIO
         Qjfg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=whNYMHjVt2y/oFdgMSH8rSPdxrSnQkXLJpv46zg2Lck=;
        b=nq1sYSa3QXx84E7I5IoVVQcy0J/hXlHopIiKYFE0QWbEDuZXAttfK75zn7LFn7dov/
         jazAXaQnkm6zwJ4XhR6Lkqfi5ZU3uzUXqEURxo+wuFk6MvAD22N6aw+nioZlFoCjqyQp
         MxtKBc7/PdOZQVAKHZNWYmEjDn9Cgtzumt2J4VHqPKDuJMf0xCl9oczdTFD7SkbLrL+g
         r5G6OEs+Vpd4BPHcM7YTvq0ufWLmluwPLyApFxJDPndG7DMl0vCMQrRVNG1xoi+V29K6
         FUD3C75ggJkL8M1Ix9qlt90qcvip4Qp+ADHvAZEKvdxi+mhF6RFHLjb7GoMc98PTovC3
         aPpg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b11-v6si18253549plk.406.2018.11.12.04.00.38;
        Mon, 12 Nov 2018 04:00:52 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729607AbeKLVxB (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:53:01 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34536 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729610AbeKLVuc (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:50:32 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 3C51C1682;
        Mon, 12 Nov 2018 03:57:36 -0800 (PST)
Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 704E03F5A0;
        Mon, 12 Nov 2018 03:57:34 -0800 (PST)
From: Julien Thierry <julien.thierry@arm.com>
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com,
        Julien Thierry <julien.thierry@arm.com>,
        Russell King <linux@armlinux.org.uk>
Subject: [PATCH v6 04/24] arm/arm64: gic-v3: Add PMR and RPR accessors
Date: Mon, 12 Nov 2018 11:56:55 +0000
Message-Id: <1542023835-21446-5-git-send-email-julien.thierry@arm.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHHTl1a+lbz54xAA--.1116S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Kr1xCr1kZF47ur4UJrWrKrg_yoW8Kry8pa
	9YkF95Gay5GF1xAr9Iyw1DuFs8Aws5Wr4avry7u3sFqFyUJFyDGFWFqFn8Cr17tF95CF48
	Zr42va4vgayjqF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU92b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkI7II2jI8vz4vEwIxGrwCYIxAI
	cVC0I7IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42
	IY6I8E87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY
	0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbV
	WUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF
	67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYx
	BIdaVFxhVjvjDU0xZFpf9x07jvNtxUUUUU=

Add helper functions to access system registers related to interrupt
priorities: PMR and RPR.

Signed-off-by: Julien Thierry <julien.thierry@arm.com>
Cc: Russell King <linux@armlinux.org.uk>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
---
 arch/arm/include/asm/arch_gicv3.h   | 16 ++++++++++++++++
 arch/arm64/include/asm/arch_gicv3.h | 15 +++++++++++++++
 2 files changed, 31 insertions(+)

diff --git a/arch/arm/include/asm/arch_gicv3.h b/arch/arm/include/asm/arch_gicv3.h
index 0bd5307..bef0b5d 100644
--- a/arch/arm/include/asm/arch_gicv3.h
+++ b/arch/arm/include/asm/arch_gicv3.h
@@ -34,6 +34,7 @@
 #define ICC_SRE				__ACCESS_CP15(c12, 0, c12, 5)
 #define ICC_IGRPEN1			__ACCESS_CP15(c12, 0, c12, 7)
 #define ICC_BPR1			__ACCESS_CP15(c12, 0, c12, 3)
+#define ICC_RPR				__ACCESS_CP15(c12, 0, c11, 3)
 
 #define __ICC_AP0Rx(x)			__ACCESS_CP15(c12, 0, c8, 4 | x)
 #define ICC_AP0R0			__ICC_AP0Rx(0)
@@ -245,6 +246,21 @@ static inline void gic_write_bpr1(u32 val)
 	write_sysreg(val, ICC_BPR1);
 }
 
+static inline u32 gic_read_pmr(void)
+{
+	return read_sysreg(ICC_PMR);
+}
+
+static inline void gic_write_pmr(u32 val)
+{
+	write_sysreg(val, ICC_PMR);
+}
+
+static inline u32 gic_read_rpr(void)
+{
+	return read_sysreg(ICC_RPR);
+}
+
 /*
  * Even in 32bit systems that use LPAE, there is no guarantee that the I/O
  * interface provides true 64bit atomic accesses, so using strd/ldrd doesn't
diff --git a/arch/arm64/include/asm/arch_gicv3.h b/arch/arm64/include/asm/arch_gicv3.h
index e278f94..37193e2 100644
--- a/arch/arm64/include/asm/arch_gicv3.h
+++ b/arch/arm64/include/asm/arch_gicv3.h
@@ -114,6 +114,21 @@ static inline void gic_write_bpr1(u32 val)
 	write_sysreg_s(val, SYS_ICC_BPR1_EL1);
 }
 
+static inline u32 gic_read_pmr(void)
+{
+	return read_sysreg_s(SYS_ICC_PMR_EL1);
+}
+
+static inline void gic_write_pmr(u32 val)
+{
+	write_sysreg_s(val, SYS_ICC_PMR_EL1);
+}
+
+static inline u32 gic_read_rpr(void)
+{
+	return read_sysreg_s(SYS_ICC_RPR_EL1);
+}
+
 #define gic_read_typer(c)		readq_relaxed(c)
 #define gic_write_irouter(v, c)		writeq_relaxed(v, c)
 #define gic_read_lpir(c)		readq_relaxed(c)
-- 
1.9.1
