--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Addr<0>     |    2.938(R)|    1.246(R)|CLK_BUFGP         |   0.000|
Addr<1>     |    2.979(R)|    1.344(R)|CLK_BUFGP         |   0.000|
Addr<2>     |    2.422(R)|    1.325(R)|CLK_BUFGP         |   0.000|
Addr<3>     |    3.514(R)|    1.375(R)|CLK_BUFGP         |   0.000|
Addr<4>     |    5.233(R)|   -0.018(R)|CLK_BUFGP         |   0.000|
Addr<5>     |    5.312(R)|    0.128(R)|CLK_BUFGP         |   0.000|
Addr<6>     |    4.969(R)|    0.408(R)|CLK_BUFGP         |   0.000|
Addr<7>     |    5.501(R)|    1.127(R)|CLK_BUFGP         |   0.000|
Din<0>      |    1.428(R)|    0.981(R)|CLK_BUFGP         |   0.000|
Din<1>      |    1.552(R)|    1.338(R)|CLK_BUFGP         |   0.000|
Din<2>      |    1.670(R)|    1.383(R)|CLK_BUFGP         |   0.000|
Din<3>      |    1.363(R)|    1.566(R)|CLK_BUFGP         |   0.000|
Din<4>      |    0.834(R)|    1.322(R)|CLK_BUFGP         |   0.000|
Din<5>      |    0.900(R)|    1.570(R)|CLK_BUFGP         |   0.000|
Din<6>      |    2.082(R)|    0.361(R)|CLK_BUFGP         |   0.000|
Din<7>      |    1.750(R)|    0.476(R)|CLK_BUFGP         |   0.000|
EN          |    5.355(R)|    0.251(R)|CLK_BUFGP         |   0.000|
RST         |    5.595(R)|    0.178(R)|CLK_BUFGP         |   0.000|
WE          |    5.211(R)|   -0.232(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |   11.361(R)|CLK_BUFGP         |   0.000|
Dout<1>     |   12.215(R)|CLK_BUFGP         |   0.000|
Dout<2>     |   12.223(R)|CLK_BUFGP         |   0.000|
Dout<3>     |   12.278(R)|CLK_BUFGP         |   0.000|
Dout<4>     |   11.611(R)|CLK_BUFGP         |   0.000|
Dout<5>     |   12.948(R)|CLK_BUFGP         |   0.000|
Dout<6>     |   12.271(R)|CLK_BUFGP         |   0.000|
Dout<7>     |   11.868(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Apr 07 17:29:25 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



