<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Welcome to the Hardware Lab Guide | Hardware Lab NITC</title>
    <meta name="description" content="An official hardware lab wesbsite">
    <meta name="generator" content="VitePress v1.2.3">
    <link rel="preload stylesheet" href="/hwlabnitc.github.io/assets/style.DnghZTc-.css" as="style">
    
    <script type="module" src="/hwlabnitc.github.io/assets/app.CKZ-Bfkl.js"></script>
    <link rel="preload" href="/hwlabnitc.github.io/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/hwlabnitc.github.io/assets/chunks/framework.DRnJpP2i.js">
    <link rel="modulepreload" href="/hwlabnitc.github.io/assets/chunks/theme.BDcpJvQu.js">
    <link rel="modulepreload" href="/hwlabnitc.github.io/assets/index.md.BEr_Qmlq.lean.js">
    <link rel="icon" href="/img/favicon.ico">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-5d98c3a5><!--[--><!--]--><!--[--><span tabindex="-1" data-v-0f60ec36></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-0f60ec36> Skip to content </a><!--]--><!----><header class="VPNav" data-v-5d98c3a5 data-v-ae24b3ad><div class="VPNavBar home top" data-v-ae24b3ad data-v-ccf7ddec><div class="wrapper" data-v-ccf7ddec><div class="container" data-v-ccf7ddec><div class="title" data-v-ccf7ddec><div class="VPNavBarTitle" data-v-ccf7ddec data-v-ab179fa1><a class="title" href="/hwlabnitc.github.io/" data-v-ab179fa1><!--[--><!--]--><!----><span data-v-ab179fa1>Hardware Lab NITC</span><!--[--><!--]--></a></div></div><div class="content" data-v-ccf7ddec><div class="content-body" data-v-ccf7ddec><!--[--><!--]--><div class="VPNavBarSearch search" data-v-ccf7ddec><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-ccf7ddec data-v-7f418b0f><span id="main-nav-aria-label" class="visually-hidden" data-v-7f418b0f>Main Navigation</span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink active" href="/hwlabnitc.github.io/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>Home</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/hwlabnitc.github.io/Verilog/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>Verilog Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/hwlabnitc.github.io/MIPS/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>MIPS Guide</span><!--]--></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-ccf7ddec data-v-e6aabb21><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-e6aabb21 data-v-d1f28634 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-d1f28634></span><span class="vpi-moon moon" data-v-d1f28634></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-ccf7ddec data-v-0394ad82 data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/hwlabnitc" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-ccf7ddec data-v-d0bd9dde data-v-b6c34ac9><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-b6c34ac9><span class="vpi-more-horizontal icon" data-v-b6c34ac9></span></button><div class="menu" data-v-b6c34ac9><div class="VPMenu" data-v-b6c34ac9 data-v-e7ea1737><!----><!--[--><!--[--><!----><div class="group" data-v-d0bd9dde><div class="item appearance" data-v-d0bd9dde><p class="label" data-v-d0bd9dde>Appearance</p><div class="appearance-action" data-v-d0bd9dde><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-d0bd9dde data-v-d1f28634 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-d1f28634></span><span class="vpi-moon moon" data-v-d1f28634></span><!--]--></span></span></button></div></div></div><div class="group" data-v-d0bd9dde><div class="item social-links" data-v-d0bd9dde><div class="VPSocialLinks social-links-list" data-v-d0bd9dde data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/hwlabnitc" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-ccf7ddec data-v-e5dd9c1c><span class="container" data-v-e5dd9c1c><span class="top" data-v-e5dd9c1c></span><span class="middle" data-v-e5dd9c1c></span><span class="bottom" data-v-e5dd9c1c></span></span></button></div></div></div></div><div class="divider" data-v-ccf7ddec><div class="divider-line" data-v-ccf7ddec></div></div></div><!----></header><!----><!----><div class="VPContent is-home" id="VPContent" data-v-5d98c3a5 data-v-1428d186><div class="VPHome" data-v-1428d186 data-v-686f80a6><!--[--><!--]--><div class="VPHero has-image VPHomeHero" data-v-686f80a6 data-v-303bb580><div class="container" data-v-303bb580><div class="main" data-v-303bb580><!--[--><!--]--><!--[--><h1 class="name" data-v-303bb580><span class="clip" data-v-303bb580>Hardware Lab NITC</span></h1><!----><p class="tagline" data-v-303bb580>The official Hardware Lab Guide</p><!--]--><!--[--><!--]--><div class="actions" data-v-303bb580><!--[--><div class="action" data-v-303bb580><a class="VPButton medium brand" href="/hwlabnitc.github.io/Verilog/" data-v-303bb580 data-v-cad61b99>Verilog Guide</a></div><div class="action" data-v-303bb580><a class="VPButton medium alt" href="/hwlabnitc.github.io/MIPS/" data-v-303bb580 data-v-cad61b99>MIPS Guide</a></div><!--]--></div><!--[--><!--]--></div><div class="image" data-v-303bb580><div class="image-container" data-v-303bb580><div class="image-bg" data-v-303bb580></div><!--[--><!--[--><img class="VPImage image-src" src="/hwlabnitc.github.io/NITC_Logo.png" alt data-v-8426fc1a><!--]--><!--]--></div></div></div></div><!--[--><!--]--><!--[--><!--]--><div class="VPFeatures VPHomeFeatures" data-v-686f80a6 data-v-a6181336><div class="container" data-v-a6181336><div class="items" data-v-a6181336><!--[--><div class="grid-3 item" data-v-a6181336><div class="VPLink no-icon VPFeature" data-v-a6181336 data-v-a3976bdc><!--[--><article class="box" data-v-a3976bdc><!----><h2 class="title" data-v-a3976bdc>Extensive documentation</h2><p class="details" data-v-a3976bdc>Study the documentation to understand the working of the topics hardware lab</p><!----></article><!--]--></div></div><div class="grid-3 item" data-v-a6181336><div class="VPLink no-icon VPFeature" data-v-a6181336 data-v-a3976bdc><!--[--><article class="box" data-v-a3976bdc><!----><h2 class="title" data-v-a3976bdc>Video tutorials</h2><p class="details" data-v-a3976bdc>Watch the video tutorials to understand sample codes and key concepts</p><!----></article><!--]--></div></div><div class="grid-3 item" data-v-a6181336><div class="VPLink no-icon VPFeature" data-v-a6181336 data-v-a3976bdc><!--[--><article class="box" data-v-a3976bdc><!----><h2 class="title" data-v-a3976bdc>Sample Codes</h2><p class="details" data-v-a3976bdc>Practice the sample codes to understand the working of the topics</p><!----></article><!--]--></div></div><!--]--></div></div></div><!--[--><!--]--><div class="vp-doc container" style="" data-v-686f80a6 data-v-8e2d4988><!--[--><div style="position:relative;" data-v-686f80a6><div><hr><h1 id="welcome-to-the-hardware-lab-guide" tabindex="-1">Welcome to the Hardware Lab Guide <a class="header-anchor" href="#welcome-to-the-hardware-lab-guide" aria-label="Permalink to &quot;Welcome to the Hardware Lab Guide&quot;">​</a></h1><p>This course covers the following topics-</p><ul><li><p><code>Introduction to Verilog and Single Cycle</code> - Verilog is a hardware description language (HDL) used for designing and simulating digital systems. In this course, you will learn about Verilog in detail, including its syntax, data types, modules, behavioral modeling, and structural modeling. You will also understand how to simulate and test your Verilog designs and further run basic MIPS instructions using your own Single Cycle program.</p></li><li><p><code>Introduction to MIPS ISA</code> - MIPS (Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) architecture commonly used in embedded systems and educational environments. In this course, you will dive into the details of the MIPS architecture, including its instruction set, registers, memory organization, and execution flow. You will also learn how to write MIPS assembly code and understand the basic concepts of computer organization and architecture.</p></li></ul><h2 id="course-layout" tabindex="-1"><strong>Course Layout</strong> <a class="header-anchor" href="#course-layout" aria-label="Permalink to &quot;**Course Layout**&quot;">​</a></h2><p>This tutorial is split into a 2 parts for each topic-</p><ol><li><p><strong>Theory</strong> - This part focuses on the theoretical concepts and principles of the topic. You will find comprehensive documentation and video explanation that covers the fundamental ideas, techniques, and best practices related to Verilog and MIPS. These resources will provide you with a solid understanding of the topics and their applications.</p></li><li><p><strong>Implementation</strong> - This part emphasizes the practical aspect of the course. You will find documentation and video tutorials that guide you through the implementation of Verilog designs and MIPS assembly code. This hands-on approach will help you gain practical skills and experience in designing and working with digital systems using Verilog and MIPS.</p></li></ol><p>By following this course layout, you will have a well-rounded understanding of Verilog and MIPS, both from a theoretical and practical perspective.</p></div></div><!--]--></div></div></div><footer class="VPFooter" data-v-5d98c3a5 data-v-e315a0ad><div class="container" data-v-e315a0ad><!----><p class="copyright" data-v-e315a0ad>Copyright © 2024 National Institute of Technology Calicut</p></div></footer><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"about.md\":\"Dzg05ABX\",\"verilog_main.md\":\"B_DAyBtb\",\"mips_mips_setup.md\":\"BPN-zfej\",\"verilog_index.md\":\"C9tV7V8u\",\"mips_main.md\":\"B6aCW--E\",\"index.md\":\"BEr_Qmlq\",\"mips_index.md\":\"DIe-NJLE\",\"mips_mips_syscalls_tutorial.md\":\"BuWJamrc\",\"mips_mips_string.md\":\"BDC-DqHi\",\"mips_mips_basics_procedures.md\":\"KqM78ioq\",\"registers.md\":\"C1Tfb5cq\",\"verilog_intro.md\":\"BaFdnzfg\",\"mips_mips_integers_float.md\":\"BnSgP7iR\",\"mips_mips_array.md\":\"F5SaT2qX\",\"verilog_fsm.md\":\"DI-Rcrc7\",\"verilog_intro_readme.md\":\"QFtEcLPJ\",\"mips_mips.md\":\"DmV3Qf3w\",\"verilog_singlecycle.md\":\"B_hls0LW\",\"mips.md\":\"BDjDF4QW\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Hardware Lab NITC\",\"description\":\"An official hardware lab wesbsite\",\"base\":\"/hwlabnitc.github.io/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"outline\":{\"level\":\"deep\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Verilog Guide\",\"link\":\"/Verilog/\"},{\"text\":\"MIPS Guide\",\"link\":\"/MIPS/\"}],\"search\":{\"provider\":\"local\"},\"sidebar\":{\"/MIPS/\":[{\"text\":\"MIPS\",\"collapsed\":false,\"items\":[{\"text\":\"MIPS Setup\",\"link\":\"/MIPS/mips_setup\"},{\"text\":\"Basics and Procedures\",\"link\":\"/MIPS/mips_basics&procedures\"},{\"text\":\"MIPS Instructions and syscall\",\"link\":\"/MIPS/mips_syscalls&tutorial\"},{\"text\":\"Integer and Floating point\",\"link\":\"/MIPS/mips_interger&float\"},{\"text\":\"MIPS Arrays\",\"link\":\"/MIPS/mips_array\"},{\"text\":\"MIPS String\",\"link\":\"/MIPS/mips_string\"}]}],\"/Verilog\":[{\"text\":\"Verilog\",\"link\":\"/Verilog/\",\"items\":[{\"text\":\"Main Documentaion\",\"link\":\"/Verilog/Intro\"},{\"text\":\"FSM\",\"link\":\"/Verilog/fsm/\"},{\"text\":\"Single Cycle CPU\",\"link\":\"/Verilog/SingleCycle/\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/hwlabnitc\"}],\"footer\":{\"copyright\":\"Copyright © 2024 National Institute of Technology Calicut\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>