INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:51:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.665ns period=7.330ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.665ns period=7.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.330ns  (clk rise@7.330ns - clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 2.279ns (34.130%)  route 4.398ns (65.870%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.813 - 7.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2083, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X21Y89         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.508     1.232    mulf0/operator/sigProdExt_c2[25]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.043     1.275 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.088     1.363    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I3_O)        0.043     1.406 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.271     1.677    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X19Y88         LUT5 (Prop_lut5_I1_O)        0.043     1.720 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.720    mulf0/operator/RoundingAdder/S[0]
    SLICE_X19Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.971 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.971    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.020 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.020    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.069 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.069    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.118 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.118    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.167 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.167    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.216 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.216    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.361 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.441     2.802    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X20Y94         LUT4 (Prop_lut4_I1_O)        0.120     2.922 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=1, routed)           0.098     3.020    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
    SLICE_X20Y94         LUT5 (Prop_lut5_I4_O)        0.043     3.063 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.343     3.406    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X21Y97         LUT5 (Prop_lut5_I4_O)        0.043     3.449 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_10/O
                         net (fo=4, routed)           0.234     3.683    mulf0/operator/RoundingAdder/level4_c1[24]_i_10_n_0
    SLICE_X21Y95         LUT4 (Prop_lut4_I1_O)        0.043     3.726 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.361     4.087    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X17Y95         LUT6 (Prop_lut6_I1_O)        0.043     4.130 r  mulf0/operator/RoundingAdder/level4_c1[6]_i_2/O
                         net (fo=5, routed)           0.304     4.434    control_merge1/tehb/control/excExpFracY_c0[19]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.043     4.477 r  control_merge1/tehb/control/ltOp_carry__1_i_2__0/O
                         net (fo=1, routed)           0.352     4.829    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X18Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.025 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.025    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.075 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.075    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.197 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.260     5.457    control_merge1/tehb/control/CO[0]
    SLICE_X16Y97         LUT2 (Prop_lut2_I0_O)        0.127     5.584 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.682    addf0/operator/p_1_in[0]
    SLICE_X17Y97         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     5.982 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.452     6.434    addf0/operator/RightShifterComponent/O[3]
    SLICE_X16Y97         LUT6 (Prop_lut6_I0_O)        0.120     6.554 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.187     6.741    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X16Y99         LUT4 (Prop_lut4_I0_O)        0.043     6.784 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.401     7.185    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X17Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.330     7.330 r  
                                                      0.000     7.330 r  clk (IN)
                         net (fo=2083, unset)         0.483     7.813    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     7.813    
                         clock uncertainty           -0.035     7.777    
    SLICE_X17Y101        FDRE (Setup_fdre_C_R)       -0.295     7.482    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  0.297    




