
*** Running vivado
    with args -log rv32_cpu_lsu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32_cpu_lsu.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rv32_cpu_lsu.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rv32_cpu_lsu -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 210062
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2437.602 ; gain = 389.645 ; free physical = 293 ; free virtual = 83108
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3468.711; parent = 2440.574; children = 1028.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_lsu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_lsu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
WARNING: [Synth 8-3848] Net o_bus_req_we in module/entity rv32_cpu_lsu does not have driver. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:55]
WARNING: [Synth 8-3848] Net o_bus_req_re in module/entity rv32_cpu_lsu does not have driver. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:56]
WARNING: [Synth 8-3917] design rv32_cpu_lsu has port o_bus_req_src driven by constant 0
WARNING: [Synth 8-7129] Port o_bus_req_we in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_bus_req_re in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[6] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[5] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[4] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[3] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[1] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[0] in module rv32_cpu_lsu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.539 ; gain = 463.582 ; free physical = 446 ; free virtual = 83182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3539.680; parent = 2511.543; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.383 ; gain = 478.426 ; free physical = 437 ; free virtual = 83173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.523; parent = 2526.387; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2534.387 ; gain = 486.430 ; free physical = 429 ; free virtual = 83165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3562.527; parent = 2534.391; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2543.293 ; gain = 495.336 ; free physical = 414 ; free virtual = 83151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3571.434; parent = 2543.297; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2543.293 ; gain = 495.336 ; free physical = 416 ; free virtual = 83153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3571.434; parent = 2543.297; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2543.293 ; gain = 495.336 ; free physical = 393 ; free virtual = 83130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.483; parent = 1609.282; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3571.434; parent = 2543.297; children = 1028.137
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design rv32_cpu_lsu has port o_bus_req_src driven by constant 0
WARNING: [Synth 8-7129] Port o_bus_req_we in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_bus_req_re in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[6] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[5] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[4] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[3] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[1] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[0] in module rv32_cpu_lsu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2812.684 ; gain = 764.727 ; free physical = 270 ; free virtual = 82751
Synthesis current peak Physical Memory [PSS] (MB): peak = 2161.935; parent = 1974.880; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3840.824; parent = 2812.688; children = 1028.137
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 270 ; free virtual = 82751
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.868; parent = 1977.815; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 268 ; free virtual = 82748
Synthesis current peak Physical Memory [PSS] (MB): peak = 2165.907; parent = 1978.854; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.069; parent = 1979.017; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.147; parent = 1979.095; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.179; parent = 1979.126; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.194; parent = 1979.142; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.194; parent = 1979.142; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.210; parent = 1979.157; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     3|
|4     |LUT3  |    26|
|5     |LUT4  |    13|
|6     |LUT5  |    10|
|7     |LUT6  |    33|
|8     |FDCE  |   106|
|9     |IBUF  |   111|
|10    |OBUF  |   140|
|11    |OBUFT |     2|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   447|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 259 ; free virtual = 82740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2166.277; parent = 1979.225; children = 187.201
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.793; parent = 2815.656; children = 1028.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.652 ; gain = 767.695 ; free physical = 260 ; free virtual = 82740
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2815.660 ; gain = 767.695 ; free physical = 260 ; free virtual = 82740
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.527 ; gain = 0.000 ; free physical = 360 ; free virtual = 82840
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.113 ; gain = 0.000 ; free physical = 261 ; free virtual = 82746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 90abebaa
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2969.113 ; gain = 936.098 ; free physical = 470 ; free virtual = 82955
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu_lsu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32_cpu_lsu_utilization_synth.rpt -pb rv32_cpu_lsu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 01:57:23 2023...
