$date
	Tue Feb 14 19:37:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! dataout [31:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 32 $ datain [31:0] $end
$var reg 1 % mode $end
$var reg 1 & reset $end
$var reg 1 ' writeEnable $end
$scope module uut $end
$var wire 5 ( address [4:0] $end
$var wire 1 # clk $end
$var wire 32 ) datain [31:0] $end
$var wire 1 % mode $end
$var wire 1 & reset $end
$var wire 1 ' writeEnable $end
$var reg 32 * dataout [31:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b0 *
b10010001101000101011001111000 )
b101 (
1'
1&
0%
b10010001101000101011001111000 $
0#
b101 "
b0 !
$end
#1
b10010001101000101011001111000 !
b10010001101000101011001111000 *
b100000 +
1#
#2
0#
1%
b10101011110011011110111100000001 $
b10101011110011011110111100000001 )
b1010 "
b1010 (
0&
#3
b0 !
b0 *
1#
#4
0#
b10101011110011011110111100000010 $
b10101011110011011110111100000010 )
b1111 "
b1111 (
#5
1#
#6
0#
0%
b10010001101000101011110001001 $
b10010001101000101011110001001 )
b101 "
b101 (
#7
b10010001101000101011110001001 !
b10010001101000101011110001001 *
1#
#8
0#
0'
#9
1#
#10
0#
1%
b1010 "
b1010 (
#11
b0 !
b0 *
1#
#12
0#
0%
1'
b10010001101000101000100010001 $
b10010001101000101000100010001 )
b10100 "
b10100 (
#13
b10010001101000101000100010001 !
b10010001101000101000100010001 *
1#
#14
0#
