subexpression ordering execution arithmetic expressions an arithmetic expression broken component subexpressions depending hardware environment expression executed subexpressions evaluated serials parallel combination modes this paper shows expression execution time minimized consideration ordering subexpressions in subexpressions executed order decreasing memory processor time requirements this observation valid configurations ranging uniprocessor unbuffered main memory multiprocessor cache buffer memory if number subexpressions executed parallel exceeds number processors execution subexpressions postponed a procedure combines requirement earlier ordering considerations provide optimal execution sequence cacm july 1971 ramamoorthy c v gonzalez m j parallel processing cache arithmetic expressions subexpression ordering computational trees compilers 4.12 4.32 ca710707 jb february 2 1978 4:49 pm