
---------- Begin Simulation Statistics ----------
final_tick                               99355541703001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8677125                       # Simulator instruction rate (inst/s)
host_mem_usage                                1506296                       # Number of bytes of host memory used
host_op_rate                                  8875645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   587.22                       # Real time elapsed on the host
host_tick_rate                              114789122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5095407241                       # Number of instructions simulated
sim_ops                                    5211983798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067407                       # Number of seconds simulated
sim_ticks                                 67406827501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       180224                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           44                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           44                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            7                      
system.ruby.DMA_Controller.I.allocI_store |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2816                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1799    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1799                      
system.ruby.DMA_Controller.M.allocTBE    |        1795    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1795                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2816                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       96762    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        96762                      
system.ruby.DMA_Controller.S.SloadSEvent |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           37                      
system.ruby.DMA_Controller.S.allocTBE    |          18    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total           18                      
system.ruby.DMA_Controller.S.deallocTBE  |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total           13                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            7                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           53                      
system.ruby.DMA_Controller.SloadSEvent   |          37    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           37                      
system.ruby.DMA_Controller.Stallmandatory_in |       96815    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        96815                      
system.ruby.DMA_Controller.allocI_load   |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            7                      
system.ruby.DMA_Controller.allocI_store  |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2816                      
system.ruby.DMA_Controller.allocTBE      |        1813    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1813                      
system.ruby.DMA_Controller.deallocTBE    |          13    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total           13                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1799    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1799                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            7                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2816                      
system.ruby.Directory_Controller.I.allocTBE |       23217     25.42%     25.42% |       23132     25.33%     50.74% |       23377     25.59%     76.34% |       21613     23.66%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total        91339                      
system.ruby.Directory_Controller.I.deallocTBE |       22365     25.44%     25.44% |       22287     25.35%     50.79% |       22505     25.60%     76.39% |       20759     23.61%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total        87916                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |          91     24.20%     24.20% |          58     15.43%     39.63% |         144     38.30%     77.93% |          83     22.07%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          376                      
system.ruby.Directory_Controller.M.allocTBE |        6233     27.63%     27.63% |        5185     22.99%     50.62% |        5772     25.59%     76.21% |        5365     23.79%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        22555                      
system.ruby.Directory_Controller.M.deallocTBE |        6604     27.44%     27.44% |        5565     23.12%     50.56% |        6158     25.59%     76.15% |        5741     23.85%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total        24068                      
system.ruby.Directory_Controller.M_GetS.Progress |         376     31.07%     31.07% |         293     24.21%     55.29% |         280     23.14%     78.43% |         261     21.57%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         1210                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          26     17.69%     17.69% |          16     10.88%     28.57% |          46     31.29%     59.86% |          59     40.14%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          147                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          49     13.92%     13.92% |         117     33.24%     47.16% |          85     24.15%     71.31% |         101     28.69%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          352                      
system.ruby.Directory_Controller.Progress |         376     31.07%     31.07% |         293     24.21%     55.29% |         280     23.14%     78.43% |         261     21.57%    100.00%
system.ruby.Directory_Controller.Progress::total         1210                      
system.ruby.Directory_Controller.S.allocTBE |       42848     24.63%     24.63% |       41862     24.07%     48.70% |       46479     26.72%     75.42% |       42763     24.58%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       173952                      
system.ruby.Directory_Controller.S.deallocTBE |       43328     24.64%     24.64% |       42327     24.07%     48.71% |       46965     26.71%     75.41% |       43241     24.59%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total       175861                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |           4     12.50%     12.50% |           9     28.12%     40.62% |           4     12.50%     53.12% |          15     46.88%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total           32                      
system.ruby.Directory_Controller.Stallreqto_in |         170     18.74%     18.74% |         200     22.05%     40.79% |         279     30.76%     71.55% |         258     28.45%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          907                      
system.ruby.Directory_Controller.allocTBE |       72298     25.12%     25.12% |       70179     24.38%     49.50% |       75628     26.27%     75.77% |       69741     24.23%    100.00%
system.ruby.Directory_Controller.allocTBE::total       287846                      
system.ruby.Directory_Controller.deallocTBE |       72297     25.12%     25.12% |       70179     24.38%     49.50% |       75628     26.27%     75.77% |       69741     24.23%    100.00%
system.ruby.Directory_Controller.deallocTBE::total       287845                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    207761900                      
system.ruby.IFETCH.hit_latency_hist_seqr |   207761900    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    207761900                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    207817416                      
system.ruby.IFETCH.latency_hist_seqr     |   207817416    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    207817416                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        55516                      
system.ruby.IFETCH.miss_latency_hist_seqr |       55516    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        55516                      
system.ruby.L1Cache_Controller.I.allocI_load |       47278     37.58%     37.58% |       24428     19.42%     57.00% |       29327     23.31%     80.31% |       24771     19.69%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total       125804                      
system.ruby.L1Cache_Controller.I.allocI_store |        5582     32.50%     32.50% |        2921     17.01%     49.51% |        4824     28.09%     77.59% |        3849     22.41%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total        17176                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |       51842     37.31%     37.31% |       26351     18.96%     56.27% |       33136     23.85%     80.12% |       27623     19.88%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total       138952                      
system.ruby.L1Cache_Controller.I_store.Progress |          35     42.68%     42.68% |          14     17.07%     59.76% |          15     18.29%     78.05% |          18     21.95%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total           82                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           5     38.46%     38.46% |           1      7.69%     46.15% |           2     15.38%     61.54% |           5     38.46%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           13                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     2397964     25.18%     25.18% |     2375056     24.94%     50.12% |     2377277     24.96%     75.08% |     2373143     24.92%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total      9523440                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     2113434     25.06%     25.06% |     2097200     24.86%     49.92% |     2131415     25.27%     75.19% |     2093017     24.81%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total      8435066                      
system.ruby.L1Cache_Controller.M.allocTBE |        7048     33.95%     33.95% |        3449     16.61%     50.56% |        5674     27.33%     77.89% |        4589     22.11%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total        20760                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        7156     33.67%     33.67% |        3569     16.79%     50.47% |        5809     27.33%     77.80% |        4718     22.20%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        21252                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          13     14.13%     14.13% |           2      2.17%     16.30% |          50     54.35%     70.65% |          27     29.35%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total           92                      
system.ruby.L1Cache_Controller.MloadMEvent |     2397964     25.18%     25.18% |     2375056     24.94%     50.12% |     2377277     24.96%     75.08% |     2373143     24.92%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total      9523440                      
system.ruby.L1Cache_Controller.MstoreMEvent |     2113434     25.06%     25.06% |     2097200     24.86%     49.92% |     2131415     25.27%     75.19% |     2093017     24.81%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total      8435066                      
system.ruby.L1Cache_Controller.Progress  |        2655     45.69%     45.69% |         866     14.90%     60.59% |        1179     20.29%     80.88% |        1111     19.12%    100.00%
system.ruby.L1Cache_Controller.Progress::total         5811                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    59342679     25.04%     25.04% |    59185950     24.98%     50.02% |    59291154     25.02%     75.04% |    59149246     24.96%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    236969029                      
system.ruby.L1Cache_Controller.S.allocTBE |       46967     38.04%     38.04% |       23679     19.18%     57.22% |       28684     23.23%     80.45% |       24136     19.55%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total       123466                      
system.ruby.L1Cache_Controller.S.deallocTBE |         598     49.96%     49.96% |         129     10.78%     60.74% |         237     19.80%     80.53% |         233     19.47%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         1197                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       47278     37.58%     37.58% |       24428     19.42%     57.00% |       29327     23.31%     80.31% |       24771     19.69%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total       125804                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          61     31.28%     31.28% |          22     11.28%     42.56% |          57     29.23%     71.79% |          55     28.21%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          195                      
system.ruby.L1Cache_Controller.S_store.Progress |        2620     45.73%     45.73% |         852     14.87%     60.60% |        1164     20.32%     80.92% |        1093     19.08%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total         5729                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           3     42.86%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            7                      
system.ruby.L1Cache_Controller.SloadSEvent |    59342679     25.04%     25.04% |    59185950     24.98%     50.02% |    59291154     25.02%     75.04% |    59149246     24.96%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    236969029                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           8     40.00%     40.00% |           1      5.00%     45.00% |           3     15.00%     60.00% |           8     40.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           20                      
system.ruby.L1Cache_Controller.Stallmandatory_in |          74     25.78%     25.78% |          24      8.36%     34.15% |         107     37.28%     71.43% |          82     28.57%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          287                      
system.ruby.L1Cache_Controller.allocI_load |       47278     37.58%     37.58% |       24428     19.42%     57.00% |       29327     23.31%     80.31% |       24771     19.69%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total       125804                      
system.ruby.L1Cache_Controller.allocI_store |        5582     32.50%     32.50% |        2921     17.01%     49.51% |        4824     28.09%     77.59% |        3849     22.41%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total        17176                      
system.ruby.L1Cache_Controller.allocTBE  |       54015     37.45%     37.45% |       27128     18.81%     56.26% |       34358     23.82%     80.08% |       28725     19.92%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total       144226                      
system.ruby.L1Cache_Controller.deallocTBE |         598     49.96%     49.96% |         129     10.78%     60.74% |         237     19.80%     80.53% |         233     19.47%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         1197                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |       51842     37.31%     37.31% |       26351     18.96%     56.27% |       33136     23.85%     80.12% |       27623     19.88%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total       138952                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       47278     37.58%     37.58% |       24428     19.42%     57.00% |       29327     23.31%     80.31% |       24771     19.69%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total       125804                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        7156     33.67%     33.67% |        3569     16.79%     50.47% |        5809     27.33%     77.80% |        4718     22.20%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        21252                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     38730569                      
system.ruby.LD.hit_latency_hist_seqr     |    38730569    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     38730569                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     38800857                      
system.ruby.LD.latency_hist_seqr         |    38800857    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      38800857                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        70288                      
system.ruby.LD.miss_latency_hist_seqr    |       70288    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        70288                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples         3768                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |        3768    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total         3768                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples         5264                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |        5264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total         5264                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         1496                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        1496    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         1496                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples         5264                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |        5264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total         5264                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples         5264                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |        5264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total         5264                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        13812                      
system.ruby.RMW_Read.hit_latency_hist_seqr |       13812    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        13812                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples        16144                      
system.ruby.RMW_Read.latency_hist_seqr   |       16144    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        16144                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2332                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        2332    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2332                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      8412222                      
system.ruby.ST.hit_latency_hist_seqr     |     8412222    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      8412222                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples      8429646                      
system.ruby.ST.latency_hist_seqr         |     8429646    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       8429646                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples        17424                      
system.ruby.ST.miss_latency_hist_seqr    |       17424    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        17424                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.001586                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.025941                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4548.938507                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.998324                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.001871                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3013.042989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23602.913047                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.997701                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.001524                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.439871                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000535                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4677.107289                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999184                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.001826                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3015.757358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24442.165588                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.998561                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.001656                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.657334                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4886.206898                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999106                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.001951                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3013.694640                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24435.045486                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.998479                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.001524                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.119919                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4944.862981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999967                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.001817                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3016.895180                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25372.158321                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999340                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        17131                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  7340.243876                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.008479                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 516977.070257                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.015405                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 15068.285898                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 101682.132266                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   986.440272                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    254927535                      
system.ruby.hit_latency_hist_seqr        |   254927535    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    254927535                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000390                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6451.511240                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.483098                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   907.327652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000785                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.237900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16369.673035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   665.450740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.023605                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6598.094878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.476973                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   706.758892                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000398                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.265386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16395.858053                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   505.841307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6689.946148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.479409                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   801.339023                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000500                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16370.661006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   505.420545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6611.906602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.476950                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   728.259066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16326.399718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   506.471755                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      255074591                      
system.ruby.latency_hist_seqr            |   255074591    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        255074591                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples       147056                      
system.ruby.miss_latency_hist_seqr       |      147056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       147056                      
system.ruby.network.average_flit_latency    22.535157                      
system.ruby.network.average_flit_network_latency    12.936269                      
system.ruby.network.average_flit_queueing_latency     9.598888                      
system.ruby.network.average_flit_vnet_latency |   16.316628                       |    5.017040                       |    9.046703                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.679556                       |    6.000014                       |   16.973559                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.004520                      
system.ruby.network.average_packet_latency    18.669222                      
system.ruby.network.average_packet_network_latency    11.418185                      
system.ruby.network.average_packet_queueing_latency     7.251038                      
system.ruby.network.average_packet_vnet_latency |   26.107013                       |    5.017040                       |    6.776617                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.628031                       |    6.000014                       |    8.198790                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.028263                      
system.ruby.network.avg_vc_load          |    0.012486     44.18%     44.18% |    0.001519      5.37%     49.55% |    0.001446      5.12%     54.67% |    0.001433      5.07%     59.74% |    0.002369      8.38%     68.13% |    0.000266      0.94%     69.06% |    0.000263      0.93%     70.00% |    0.000263      0.93%     70.93% |    0.006143     21.74%     92.66% |    0.000703      2.49%     95.15% |    0.000694      2.46%     97.61% |    0.000676      2.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.028263                      
system.ruby.network.ext_in_link_utilization      1268154                      
system.ruby.network.ext_out_link_utilization      1268154                      
system.ruby.network.flit_network_latency |    12354592                       |      712229                       |     3338360                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |     5057613                       |      851774                       |     6263481                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |      757178     59.71%     59.71% |      141962     11.19%     70.90% |      369014     29.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total      1268154                      
system.ruby.network.flits_received       |      757178     59.71%     59.71% |      141962     11.19%     70.90% |      369014     29.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total      1268154                      
system.ruby.network.int_link_utilization      1273886                      
system.ruby.network.packet_network_latency |     3989726                       |      712229                       |     1950622                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |     1012909                       |      851774                       |     2359989                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |      152822     26.23%     26.23% |      141962     24.37%     50.60% |      287846     49.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total       582630                      
system.ruby.network.packets_received     |      152822     26.23%     26.23% |      141962     24.37%     50.60% |      287846     49.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total       582630                      
system.ruby.network.routers0.buffer_reads       757446                      
system.ruby.network.routers0.buffer_writes       757446                      
system.ruby.network.routers0.crossbar_activity       757446                      
system.ruby.network.routers0.sw_input_arbiter_activity       763122                      
system.ruby.network.routers0.sw_output_arbiter_activity       757446                      
system.ruby.network.routers1.buffer_reads       566113                      
system.ruby.network.routers1.buffer_writes       566113                      
system.ruby.network.routers1.crossbar_activity       566113                      
system.ruby.network.routers1.sw_input_arbiter_activity       566364                      
system.ruby.network.routers1.sw_output_arbiter_activity       566113                      
system.ruby.network.routers2.buffer_reads       656842                      
system.ruby.network.routers2.buffer_writes       656842                      
system.ruby.network.routers2.crossbar_activity       656842                      
system.ruby.network.routers2.sw_input_arbiter_activity       658138                      
system.ruby.network.routers2.sw_output_arbiter_activity       656842                      
system.ruby.network.routers3.buffer_reads       561639                      
system.ruby.network.routers3.buffer_writes       561639                      
system.ruby.network.routers3.crossbar_activity       561639                      
system.ruby.network.routers3.sw_input_arbiter_activity       561978                      
system.ruby.network.routers3.sw_output_arbiter_activity       561639                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    255074592                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000234                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   255074578    100.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    255074592                      
system.switch_cpus0.Branches                  2648971                       # Number of branches fetched
system.switch_cpus0.committedInsts           34397720                       # Number of instructions committed
system.switch_cpus0.committedOps             63663195                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            9704143                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 2858                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            2114679                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  498                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.006802                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           52078987                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                  412                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.993198                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               134813600                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      133896587.374141                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      9516931                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      7369345                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      1318918                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      41265820                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             41265820                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     63741630                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38570825                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             851315                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      917012.625859                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     32469706                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            32469706                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     63561610                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     20016374                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            9701298                       # Number of load instructions
system.switch_cpus0.num_mem_refs             11815521                       # number of memory refs
system.switch_cpus0.num_store_insts           2114223                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13301      0.02%      0.02% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         23150655     36.36%     36.39% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1889      0.00%     36.39% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3179      0.00%     36.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        5725830      8.99%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             80      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              44      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     45.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         7263855     11.41%     56.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt              88      0.00%     56.80% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        1192444      1.87%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            12      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4059900      6.38%     65.05% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      3996400      6.28%     71.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       409600      0.64%     71.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      5928000      9.31%     81.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     81.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       102400      0.16%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     81.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2059003      3.23%     84.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         855355      1.34%     86.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      7642295     12.00%     98.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      1258868      1.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          63663198                       # Class of executed instruction
system.switch_cpus1.Branches                  2573152                       # Number of branches fetched
system.switch_cpus1.committedInsts           34232597                       # Number of instructions committed
system.switch_cpus1.committedOps             63292115                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            9685798                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                 2490                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2096141                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                  480                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.031146                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           51894892                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                  391                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.968854                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               133520664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      129362001.757487                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      9046669                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      7204342                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1246183                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      41276519                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             41276519                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     63750871                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38581249                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             846230                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      4158662.242513                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     32098380                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            32098380                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     62970740                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     19725940                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            9683590                       # Number of load instructions
system.switch_cpus1.num_mem_refs             11779364                       # number of memory refs
system.switch_cpus1.num_store_insts           2095774                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3283      0.01%      0.01% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         22818897     36.05%     36.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1469      0.00%     36.06% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             3369      0.01%     36.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        5729018      9.05%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             80      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              24      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     45.12% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         7265431     11.48%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt              48      0.00%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1192424      1.88%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            10      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4062300      6.42%     64.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      3996400      6.31%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       409600      0.65%     71.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      5928000      9.37%     81.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       102400      0.16%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2037373      3.22%     84.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         836609      1.32%     85.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      7646217     12.08%     98.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      1259165      1.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          63292117                       # Class of executed instruction
system.switch_cpus2.Branches                  2608268                       # Number of branches fetched
system.switch_cpus2.committedInsts           34293644                       # Number of instructions committed
system.switch_cpus2.committedOps             63515957                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            9709859                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                 2889                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2133029                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                  569                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.020838                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           51980948                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                  522                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.979162                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               134813400                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      132004147.313794                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      9245292                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      7269453                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1282625                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      41279072                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             41279072                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     63756413                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38583146                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             844684                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2809252.686206                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     32298093                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            32298093                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     63419949                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     19878315                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            9706964                       # Number of load instructions
system.switch_cpus2.num_mem_refs             11839436                       # number of memory refs
system.switch_cpus2.num_store_insts           2132472                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass        27167      0.04%      0.04% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         22956362     36.14%     36.19% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1791      0.00%     36.19% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv             3929      0.01%     36.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        5728708      9.02%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            240      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             168      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     45.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         7265028     11.44%     56.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             336      0.00%     56.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1192724      1.88%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            78      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4062700      6.40%     64.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      3996700      6.29%     71.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       409600      0.64%     71.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult      5928600      9.33%     81.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     81.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       102400      0.16%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2060321      3.24%     84.60% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         872955      1.37%     85.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      7646643     12.04%     98.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      1259517      1.98%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          63515967                       # Class of executed instruction
system.switch_cpus3.Branches                  2563480                       # Number of branches fetched
system.switch_cpus3.committedInsts           34204522                       # Number of instructions committed
system.switch_cpus3.committedOps             63233773                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            9677616                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                 2522                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            2093442                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                  481                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.029950                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           51864324                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                  410                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.970050                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               133939840                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      129928320.891722                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads      9038819                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      7199543                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1243905                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      41270612                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             41270612                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     63741659                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38575492                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             844989                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      4011519.108278                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     32049389                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            32049389                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     62878028                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     19692180                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            9675094                       # Number of load instructions
system.switch_cpus3.num_mem_refs             11768062                       # number of memory refs
system.switch_cpus3.num_store_insts           2092968                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         4315      0.01%      0.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         22772701     36.01%     36.02% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1662      0.00%     36.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv             3527      0.01%     36.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        5728841      9.06%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            144      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              72      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     45.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         7264099     11.49%     56.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             144      0.00%     56.58% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1192372      1.89%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            38      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4062300      6.42%     64.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3996100      6.32%     71.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       409600      0.65%     71.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult      5927400      9.37%     81.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     81.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       102400      0.16%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         2030103      3.21%     84.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         834067      1.32%     85.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      7644991     12.09%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      1258901      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          63233777                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            7                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 468209666.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 475264167.947767                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     38280000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    978549500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  64239557501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   1404629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99289897516500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           12                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 336474166.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 321072224.884900                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value    102493500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    943170500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  65168484500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   2018845001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99288354373500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            8                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 118588666.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 115083402.167008                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     39521000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    250618000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  66948321001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    355766000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99288237616000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           15                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 285776000.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 284629180.674156                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     18655000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    718723500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  65307360498                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   2000432003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99288233910500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  67406827501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  67406827501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  67406827501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  67406827501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       213312                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            213312                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         3333                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               3333                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3164546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3164546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3164546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3164546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      3333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState              23768                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       3333                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     3333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              224                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              146                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              226                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              185                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              129                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              124                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              133                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              359                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              307                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             291                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             337                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             146                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             168                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             142                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             222                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    47626496                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  16665000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              110120246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    14289.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               33039.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    1969                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                59.08                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 3333                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   2600                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    143                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     45                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     71                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    109                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     97                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    60                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         1362                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   156.522761                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.083784                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   208.570143                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          878     64.46%     64.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          264     19.38%     83.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           80      5.87%     89.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           50      3.67%     93.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           18      1.32%     94.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            5      0.37%     95.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           17      1.25%     96.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            6      0.44%     96.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           44      3.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         1362                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                213312                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 213312                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                  67406607000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20224004.50                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       213312                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3164545.905929714441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         3333                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    110120246                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33039.38                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   59.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2        40840                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total        40840                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2        40840                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total        40840                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         3333                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         3333                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         3333                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         3333                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    280934667                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    280934667                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    280934667                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    280934667                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2        44173                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total        44173                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2        44173                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total        44173                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.075453                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.075453                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.075453                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.075453                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 84288.828983                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 84288.828983                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 84288.828983                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 84288.828983                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         3333                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         3333                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         3333                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         3333                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    212951917                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    212951917                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    212951917                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    212951917                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.075453                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.075453                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.075453                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.075453                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 63891.964296                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 63891.964296                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 63891.964296                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 63891.964296                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2        35373                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total        35373                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         3333                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         3333                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    280934667                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    280934667                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2        38706                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total        38706                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.086111                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.086111                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 84288.828983                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 84288.828983                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         3333                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         3333                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    212951917                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    212951917                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.086111                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.086111                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 63891.964296                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 63891.964296                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2         5467                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total         5467                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2         5467                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total         5467                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      3127.624159                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99288135059500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  3127.624159                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.011931                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.011931                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         3333                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.012714                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses        710101                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses        44173                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             4705260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             2500905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           14080080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy      1515441900                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     24607717440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy       31465384065                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.798175                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE  63961103751                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   1194903750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             5033700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             2667885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy            9717540                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy      1458078810                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     24656315520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy       31452751935                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.610774                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE  64087447000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   1068560501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       213568                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            213568                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         3337                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               3337                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3168344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3168344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3168344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3168344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      3337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000710000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState              23762                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       3337                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     3337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              215                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              215                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              142                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              233                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              178                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              115                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              125                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              135                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              351                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              309                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             294                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             339                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             149                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             168                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             144                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             225                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    49083999                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  16685000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              111652749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    14709.02                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               33459.02                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    1965                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                58.89                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 3337                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   2620                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    125                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     48                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     45                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     45                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     70                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     90                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    57                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         1372                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   155.661808                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   102.467334                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   208.154411                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          886     64.58%     64.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          268     19.53%     84.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           74      5.39%     89.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           54      3.94%     93.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           17      1.24%     94.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            6      0.44%     95.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           16      1.17%     96.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            9      0.66%     96.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           42      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         1372                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                213568                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 213568                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                  67405438000                       # Total gap between requests
system.mem_ctrls3.avgGap                  20199412.05                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       213568                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3168343.740800316911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         3337                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    111652749                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33459.02                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   58.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3        37704                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total        37704                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3        37704                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total        37704                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         3337                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         3337                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         3337                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         3337                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    282683163                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    282683163                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    282683163                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    282683163                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3        41041                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total        41041                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3        41041                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total        41041                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.081309                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.081309                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.081309                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.081309                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 84711.765957                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 84711.765957                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 84711.765957                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 84711.765957                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         3337                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         3337                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         3337                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         3337                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    214597913                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    214597913                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    214597913                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    214597913                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.081309                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.081309                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.081309                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.081309                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 64308.634402                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 64308.634402                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 64308.634402                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 64308.634402                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3        32394                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total        32394                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         3337                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         3337                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    282683163                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    282683163                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3        35731                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total        35731                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.093392                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.093392                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 84711.765957                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 84711.765957                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         3337                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         3337                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    214597913                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    214597913                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.093392                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.093392                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 64308.634402                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 64308.634402                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3         5310                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total         5310                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3         5310                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total         5310                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      3127.168473                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99288134943500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  3127.168473                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.011929                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.011929                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         3337                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         3159                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.012730                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses        659993                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses        41041                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             4876620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             2591985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           14130060                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy      1549393950                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     24579462720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy       31471393815                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.887331                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE  63886276251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   1269731250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             4919460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             2614755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy            9696120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy      1444101840                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     24668130240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy       31450400895                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.575895                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE  64118023251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   1037984250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       214080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            214080                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         3345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3345                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3175939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3175939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3175939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3175939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      3345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              23821                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       3345                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     3345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              309                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             170                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    47099499                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  16725000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              109818249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14080.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32830.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    1969                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.86                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 3345                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   2612                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    146                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    116                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     88                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1375                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.648000                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   102.380093                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   208.847572                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          890     64.73%     64.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          269     19.56%     84.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           78      5.67%     89.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           47      3.42%     93.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           16      1.16%     94.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           10      0.73%     95.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           17      1.24%     96.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            4      0.29%     96.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           44      3.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1375                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                214080                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 214080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  67406244000                       # Total gap between requests
system.mem_ctrls0.avgGap                  20151343.50                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       214080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3175939.410541522317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         3345                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    109818249                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     32830.57                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   58.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0        39276                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total        39276                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0        39276                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total        39276                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         3345                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         3345                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         3345                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         3345                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    281233655                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    281233655                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    281233655                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    281233655                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0        42621                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total        42621                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0        42621                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total        42621                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.078482                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.078482                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.078482                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.078482                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 84075.831091                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 84075.831091                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 84075.831091                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 84075.831091                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         3345                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         3345                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         3345                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         3345                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    212993905                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    212993905                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    212993905                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    212993905                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.078482                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.078482                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.078482                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.078482                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 63675.307922                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 63675.307922                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 63675.307922                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 63675.307922                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0        33645                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total        33645                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         3345                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         3345                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    281233655                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    281233655                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0        36990                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total        36990                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.090430                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.090430                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 84075.831091                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 84075.831091                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         3345                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         3345                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    212993905                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    212993905                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.090430                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.090430                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 63675.307922                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 63675.307922                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0         5631                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total         5631                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0         5631                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total         5631                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      3138.218377                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99288135164500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  3138.218377                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.011971                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.011971                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         3345                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         3171                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.012760                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses        685281                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses        42621                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             4719540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             2508495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           14072940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      1510806090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     24611538720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       31464584265                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.786310                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  63971137501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1184870000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             5105100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             2709630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            9810360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      1450860330                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24662353920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       31451777820                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.596322                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  64103283500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   1052724001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       214272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            214272                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         3348                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               3348                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3178788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3178788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3178788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3178788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      3348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              23817                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       3348                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     3348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              234                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              161                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              121                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              307                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    45797499                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  16740000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              108572499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13679.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32429.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    1996                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.62                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3348                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   2617                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     94                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1351                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   158.555144                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   103.911674                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   210.592609                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          864     63.95%     63.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          267     19.76%     83.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           79      5.85%     89.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           46      3.40%     92.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           22      1.63%     94.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      0.52%     95.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           18      1.33%     96.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.37%     96.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           43      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1351                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                214272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 214272                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  67405890000                       # Total gap between requests
system.mem_ctrls1.avgGap                  20133181.00                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       214272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3178787.786694474518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         3348                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    108572499                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     32429.06                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   59.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1        37936                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total        37936                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1        37936                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total        37936                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         3348                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         3348                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         3348                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         3348                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    280141652                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    280141652                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    280141652                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    280141652                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1        41284                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total        41284                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1        41284                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total        41284                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.081097                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.081097                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.081097                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.081097                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 83674.328554                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 83674.328554                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 83674.328554                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 83674.328554                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         3348                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         3348                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         3348                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         3348                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    211846152                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    211846152                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    211846152                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    211846152                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.081097                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.081097                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.081097                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.081097                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 63275.433692                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 63275.433692                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 63275.433692                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 63275.433692                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1        32842                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total        32842                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         3348                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         3348                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    280141652                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    280141652                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1        36190                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total        36190                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.092512                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.092512                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 83674.328554                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 83674.328554                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         3348                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         3348                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    211846152                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    211846152                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.092512                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.092512                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 63275.433692                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 63275.433692                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1         5094                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total         5094                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1         5094                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total         5094                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      3153.989263                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99288135048500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  3153.989263                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.012032                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.012032                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         3348                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         3186                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.012772                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses        663892                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses        41284                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             2500905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           14094360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      1508663460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     24613596000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       31464505605                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.785143                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  63975808000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1180199501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             4940880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             2626140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            9810360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    5320938480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      1458125550                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24656280480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       31452721890                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.610328                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  64087427501                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   2250820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   1068580000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  315                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 315                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 624                       # Transaction distribution
system.iobus.trans_dist::WriteResp                624                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          278                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          836                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2436                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99355541703001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              231422                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              225924                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              479000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy              447921                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              841500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              161500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              144497                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              196500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              234916                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
