0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v,1742232721,verilog,,,,fifo_generator_0,,,,,,,,
C:/FPGA/logtel/lab17_FIFO/lab17_FIFO.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA/logtel/lab17_FIFO/lab17_FIFO.srcs/sim_1/new/fifo_tb.vhd,1742239122,vhdl,,,,fifo_tb,,,,,,,,
