vendor_name = ModelSim
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/bcd2ssd.bsf
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/bcd2ssd.vhd
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/inc.bsf
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/rom.mif
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/lpm_add_sub0.cmp
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/SDC1.sdc
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/lpm_add_sub0.qip
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/lpm_add_sub0.vhd
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/first_cpu_mem.bdf
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/inc.vhd
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/first_cpu_mem.vwf
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/db/first_cpu_mem.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/others/maxplus2/8dffe.bdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/db/mux_erc.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/db/altsyncram_7001.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/aluno/MID/MIC-FILES/MIC-COM-MEMORIA/first_cpu_mem_restored/db/add_sub_tmg.tdf
design_name = first_cpu_mem
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~0 , inst|LPM_ADD_SUB_component|auto_generated|_~0, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~1 , inst|LPM_ADD_SUB_component|auto_generated|_~1, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~3 , inst|LPM_ADD_SUB_component|auto_generated|_~3, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~5 , inst|LPM_ADD_SUB_component|auto_generated|_~5, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~7 , inst|LPM_ADD_SUB_component|auto_generated|_~7, first_cpu_mem, 1
instance = comp, \cpu_out[7]~output , cpu_out[7]~output, first_cpu_mem, 1
instance = comp, \cpu_out[6]~output , cpu_out[6]~output, first_cpu_mem, 1
instance = comp, \cpu_out[5]~output , cpu_out[5]~output, first_cpu_mem, 1
instance = comp, \cpu_out[4]~output , cpu_out[4]~output, first_cpu_mem, 1
instance = comp, \cpu_out[3]~output , cpu_out[3]~output, first_cpu_mem, 1
instance = comp, \cpu_out[2]~output , cpu_out[2]~output, first_cpu_mem, 1
instance = comp, \cpu_out[1]~output , cpu_out[1]~output, first_cpu_mem, 1
instance = comp, \cpu_out[0]~output , cpu_out[0]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[9]~output , MEM_OUT[9]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[8]~output , MEM_OUT[8]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[7]~output , MEM_OUT[7]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[6]~output , MEM_OUT[6]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[5]~output , MEM_OUT[5]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[4]~output , MEM_OUT[4]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[3]~output , MEM_OUT[3]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[2]~output , MEM_OUT[2]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[1]~output , MEM_OUT[1]~output, first_cpu_mem, 1
instance = comp, \MEM_OUT[0]~output , MEM_OUT[0]~output, first_cpu_mem, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, first_cpu_mem, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, first_cpu_mem, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, first_cpu_mem, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, first_cpu_mem, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, first_cpu_mem, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, first_cpu_mem, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, first_cpu_mem, 1
instance = comp, \CLK~input , CLK~input, first_cpu_mem, 1
instance = comp, \PC|29~0 , PC|29~0, first_cpu_mem, 1
instance = comp, \RST~input , RST~input, first_cpu_mem, 1
instance = comp, \PC|29 , PC|29, first_cpu_mem, 1
instance = comp, \PC|30~1 , PC|30~1, first_cpu_mem, 1
instance = comp, \PC|30 , PC|30, first_cpu_mem, 1
instance = comp, \PC|31~1 , PC|31~1, first_cpu_mem, 1
instance = comp, \PC|31 , PC|31, first_cpu_mem, 1
instance = comp, \PC|32~1 , PC|32~1, first_cpu_mem, 1
instance = comp, \PC|32 , PC|32, first_cpu_mem, 1
instance = comp, \PC|33~1 , PC|33~1, first_cpu_mem, 1
instance = comp, \PC|33 , PC|33, first_cpu_mem, 1
instance = comp, \PC|34~1 , PC|34~1, first_cpu_mem, 1
instance = comp, \PC|34 , PC|34, first_cpu_mem, 1
instance = comp, \PC|35~1 , PC|35~1, first_cpu_mem, 1
instance = comp, \PC|35 , PC|35, first_cpu_mem, 1
instance = comp, \PC|36~1 , PC|36~1, first_cpu_mem, 1
instance = comp, \PC|36 , PC|36, first_cpu_mem, 1
instance = comp, \inst1|srom|rom_block|auto_generated|ram_block1a0 , inst1|srom|rom_block|auto_generated|ram_block1a0, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~2 , inst|LPM_ADD_SUB_component|auto_generated|_~2, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~4 , inst|LPM_ADD_SUB_component|auto_generated|_~4, first_cpu_mem, 1
instance = comp, \inst|LPM_ADD_SUB_component|auto_generated|_~6 , inst|LPM_ADD_SUB_component|auto_generated|_~6, first_cpu_mem, 1
instance = comp, \ACC|29~2 , ACC|29~2, first_cpu_mem, 1
instance = comp, \ACC|29~3 , ACC|29~3, first_cpu_mem, 1
instance = comp, \ACC|29 , ACC|29, first_cpu_mem, 1
instance = comp, \ACC|30~1 , ACC|30~1, first_cpu_mem, 1
instance = comp, \ACC|31~1 , ACC|31~1, first_cpu_mem, 1
instance = comp, \ACC|31 , ACC|31, first_cpu_mem, 1
instance = comp, \ACC|32~1 , ACC|32~1, first_cpu_mem, 1
instance = comp, \ACC|33~1 , ACC|33~1, first_cpu_mem, 1
instance = comp, \ACC|33 , ACC|33, first_cpu_mem, 1
instance = comp, \ACC|34~1 , ACC|34~1, first_cpu_mem, 1
instance = comp, \ACC|35~1 , ACC|35~1, first_cpu_mem, 1
instance = comp, \ACC|35 , ACC|35, first_cpu_mem, 1
instance = comp, \ACC|36~1 , ACC|36~1, first_cpu_mem, 1
instance = comp, \ACC|36 , ACC|36, first_cpu_mem, 1
instance = comp, \ACC|34 , ACC|34, first_cpu_mem, 1
instance = comp, \ACC|32 , ACC|32, first_cpu_mem, 1
instance = comp, \ACC|30 , ACC|30, first_cpu_mem, 1
instance = comp, \inst3|Mux0~0 , inst3|Mux0~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[6] , inst3|SSD_reg[6], first_cpu_mem, 1
instance = comp, \inst3|Mux1~0 , inst3|Mux1~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[5] , inst3|SSD_reg[5], first_cpu_mem, 1
instance = comp, \inst3|Mux2~0 , inst3|Mux2~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[4] , inst3|SSD_reg[4], first_cpu_mem, 1
instance = comp, \inst3|Mux3~0 , inst3|Mux3~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[3] , inst3|SSD_reg[3], first_cpu_mem, 1
instance = comp, \inst3|Mux4~0 , inst3|Mux4~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[2] , inst3|SSD_reg[2], first_cpu_mem, 1
instance = comp, \inst3|Mux5~0 , inst3|Mux5~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[1] , inst3|SSD_reg[1], first_cpu_mem, 1
instance = comp, \inst3|Mux6~0 , inst3|Mux6~0, first_cpu_mem, 1
instance = comp, \inst3|SSD_reg[0] , inst3|SSD_reg[0], first_cpu_mem, 1
