# verilog arithmetic module
> ### *synthesiseable verilog 32-bit integer arithmetic module design space*

+ ### Target Specs  
|Name|Spec|Description|    
|:--:|:--:|:--:|  
|Clock Freq| 50MHz | - |  
|Reset Type| Asynchronous <br/> Active-Low| - | 
|Input Size| 32-bit | - |
|Output Size| 32-bit or 64-bit| Only Multiplier Unit has 64-bit output|
   


+ ### Directory_Info.  
|Directory|Tag|  
|:---:|:---:|  
|00_verilog_template|Verilog Project Template|  
|01_Adder|Addition/Subtraction Hardware directory|  
|02_Multiplier|Multiplication Hardware directory|  
|03_Divider|Division Hardware directory|  
