\doxysubsubsection{TIM\+\_\+\+Exported\+\_\+\+Types}
\hypertarget{group___t_i_m___exported___types}{}\label{group___t_i_m___exported___types}\index{TIM\_Exported\_Types@{TIM\_Exported\_Types}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_i_m___exported__constants}{TIM\+\_\+\+Exported\+\_\+constants}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+PWM\+\_\+modes}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___one___pulse___mode}{TIM\+\_\+\+One\+\_\+\+Pulse\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___channel}{TIM\+\_\+\+Channel}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___clock___division___c_k_d}{TIM\+\_\+\+Clock\+\_\+\+Division\+\_\+\+CKD}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___counter___mode}{TIM\+\_\+\+Counter\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___n___polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare__state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___n__state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___capture___compare__state}{TIM\+\_\+\+Capture\+\_\+\+Compare\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___capture___compare___n__state}{TIM\+\_\+\+Capture\+\_\+\+Compare\+\_\+\+N\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___break___input__enable__disable}{Break\+\_\+\+Input\+\_\+enable\+\_\+disable}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___break___polarity}{Break\+\_\+\+Polarity}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___a_o_e___bit___set___reset}{TIM\+\_\+\+AOE\+\_\+\+Bit\+\_\+\+Set\+\_\+\+Reset}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___lock__level}{Lock\+\_\+level}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___o_s_s_i___off___state___selection__for___idle__mode__state}{OSSI\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Idle\+\_\+mode\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___o_s_s_r___off___state___selection__for___run__mode__state}{OSSR\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Run\+\_\+mode\+\_\+state}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___idle___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___n___idle___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___input___capture___polarity}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Polarity}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___input___capture___selection}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Selection}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___input___capture___prescaler}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Prescaler}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m__interrupt__sources}{TIM\+\_\+interrupt\+\_\+sources}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___d_m_a___base__address}{TIM\+\_\+\+DMA\+\_\+\+Base\+\_\+address}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___d_m_a___burst___length}{TIM\+\_\+\+DMA\+\_\+\+Burst\+\_\+\+Length}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___d_m_a__sources}{TIM\+\_\+\+DMA\+\_\+sources}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___external___trigger___prescaler}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Prescaler}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___internal___trigger___selection}{TIM\+\_\+\+Internal\+\_\+\+Trigger\+\_\+\+Selection}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___t_ix___external___clock___source}{TIM\+\_\+\+TIx\+\_\+\+External\+\_\+\+Clock\+\_\+\+Source}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___external___trigger___polarity}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Polarity}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___prescaler___reload___mode}{TIM\+\_\+\+Prescaler\+\_\+\+Reload\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___forced___action}{TIM\+\_\+\+Forced\+\_\+\+Action}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___encoder___mode}{TIM\+\_\+\+Encoder\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___event___source}{TIM\+\_\+\+Event\+\_\+\+Source}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___update___source}{TIM\+\_\+\+Update\+\_\+\+Source}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___preload___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___fast___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Fast\+\_\+\+State}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___output___compare___clear___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Clear\+\_\+\+State}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___trigger___output___source}{TIM\+\_\+\+Trigger\+\_\+\+Output\+\_\+\+Source}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___slave___mode}{TIM\+\_\+\+Slave\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___master___slave___mode}{TIM\+\_\+\+Master\+\_\+\+Slave\+\_\+\+Mode}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___flags}{TIM\+\_\+\+Flags}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___input___capture___filer___value}{TIM\+\_\+\+Input\+\_\+\+Capture\+\_\+\+Filer\+\_\+\+Value}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___external___trigger___filter}{TIM\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Filter}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___t_i_m___legacy}{TIM\+\_\+\+Legacy}}
\begin{DoxyCompactList}\small\item\em \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Time Base Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em BDTR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\input{group___t_i_m___exported__constants}
\input{group___t_i_m___output___compare__and___p_w_m__modes}
\input{group___t_i_m___one___pulse___mode}
\input{group___t_i_m___channel}
\input{group___t_i_m___clock___division___c_k_d}
\input{group___t_i_m___counter___mode}
\input{group___t_i_m___output___compare___polarity}
\input{group___t_i_m___output___compare___n___polarity}
\input{group___t_i_m___output___compare__state}
\input{group___t_i_m___output___compare___n__state}
\input{group___t_i_m___capture___compare__state}
\input{group___t_i_m___capture___compare___n__state}
\input{group___break___input__enable__disable}
\input{group___break___polarity}
\input{group___t_i_m___a_o_e___bit___set___reset}
\input{group___lock__level}
\input{group___o_s_s_i___off___state___selection__for___idle__mode__state}
\input{group___o_s_s_r___off___state___selection__for___run__mode__state}
\input{group___t_i_m___output___compare___idle___state}
\input{group___t_i_m___output___compare___n___idle___state}
\input{group___t_i_m___input___capture___polarity}
\input{group___t_i_m___input___capture___selection}
\input{group___t_i_m___input___capture___prescaler}
\input{group___t_i_m__interrupt__sources}
\input{group___t_i_m___d_m_a___base__address}
\input{group___t_i_m___d_m_a___burst___length}
\input{group___t_i_m___d_m_a__sources}
\input{group___t_i_m___external___trigger___prescaler}
\input{group___t_i_m___internal___trigger___selection}
\input{group___t_i_m___t_ix___external___clock___source}
\input{group___t_i_m___external___trigger___polarity}
\input{group___t_i_m___prescaler___reload___mode}
\input{group___t_i_m___forced___action}
\input{group___t_i_m___encoder___mode}
\input{group___t_i_m___event___source}
\input{group___t_i_m___update___source}
\input{group___t_i_m___output___compare___preload___state}
\input{group___t_i_m___output___compare___fast___state}
\input{group___t_i_m___output___compare___clear___state}
\input{group___t_i_m___trigger___output___source}
\input{group___t_i_m___slave___mode}
\input{group___t_i_m___master___slave___mode}
\input{group___t_i_m___flags}
\input{group___t_i_m___input___capture___filer___value}
\input{group___t_i_m___external___trigger___filter}
\input{group___t_i_m___legacy}
