<stg><name>aes_addRoundKey.1</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="2">
<![CDATA[
entry:9 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %buf_1_addr_9 = getelementptr i16 %buf_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_1_addr_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="2">
<![CDATA[
entry:17 %buf_1_load_9 = load i2 %buf_1_addr_9

]]></Node>
<StgValue><ssdm name="buf_1_load_9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="2">
<![CDATA[
entry:73 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %buf_0_addr_9 = getelementptr i16 %buf_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_0_addr_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="2">
<![CDATA[
entry:81 %buf_0_load_9 = load i2 %buf_0_addr_9

]]></Node>
<StgValue><ssdm name="buf_0_load_9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %key_idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %key_idx

]]></Node>
<StgValue><ssdm name="key_idx_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:1 %p_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %add_ln114 = add i8 %key_idx_read, i8 120

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="768" op_0_bw="8">
<![CDATA[
entry:5 %zext_ln114 = zext i8 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:6 %lshr_ln114 = lshr i768 %p_read_1, i768 %zext_ln114

]]></Node>
<StgValue><ssdm name="lshr_ln114"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="768">
<![CDATA[
entry:7 %trunc_ln114 = trunc i768 %lshr_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="2">
<![CDATA[
entry:9 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %tmp3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %xor_ln114 = xor i8 %tmp3, i8 %trunc_ln114

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %add_ln114_1 = add i8 %key_idx_read, i8 112

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="8">
<![CDATA[
entry:13 %zext_ln114_1 = zext i8 %add_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:14 %lshr_ln114_1 = lshr i768 %p_read_1, i768 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="lshr_ln114_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="768">
<![CDATA[
entry:15 %trunc_ln114_1 = trunc i768 %lshr_ln114_1

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="2">
<![CDATA[
entry:17 %buf_1_load_9 = load i2 %buf_1_addr_9

]]></Node>
<StgValue><ssdm name="buf_1_load_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_9, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %xor_ln114_1 = xor i8 %tmp_4, i8 %trunc_ln114_1

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %buf_1_addr_10 = getelementptr i16 %buf_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_1_addr_10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="2">
<![CDATA[
entry:25 %buf_1_load_10 = load i2 %buf_1_addr_10

]]></Node>
<StgValue><ssdm name="buf_1_load_10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %buf_1_addr_11 = getelementptr i16 %buf_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buf_1_addr_11"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="2">
<![CDATA[
entry:33 %buf_1_load_11 = load i2 %buf_1_addr_11

]]></Node>
<StgValue><ssdm name="buf_1_load_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:36 %add_ln114_4 = add i8 %key_idx_read, i8 88

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="768" op_0_bw="8">
<![CDATA[
entry:37 %zext_ln114_4 = zext i8 %add_ln114_4

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:38 %lshr_ln114_4 = lshr i768 %p_read_1, i768 %zext_ln114_4

]]></Node>
<StgValue><ssdm name="lshr_ln114_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="768">
<![CDATA[
entry:39 %trunc_ln114_4 = trunc i768 %lshr_ln114_4

]]></Node>
<StgValue><ssdm name="trunc_ln114_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16">
<![CDATA[
entry:40 %trunc_ln114_5 = trunc i16 %buf_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln114_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %xor_ln114_4 = xor i8 %trunc_ln114_5, i8 %trunc_ln114_4

]]></Node>
<StgValue><ssdm name="xor_ln114_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %add_ln114_5 = add i8 %key_idx_read, i8 80

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="768" op_0_bw="8">
<![CDATA[
entry:45 %zext_ln114_5 = zext i8 %add_ln114_5

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:46 %lshr_ln114_5 = lshr i768 %p_read_1, i768 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="lshr_ln114_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="768">
<![CDATA[
entry:47 %trunc_ln114_6 = trunc i768 %lshr_ln114_5

]]></Node>
<StgValue><ssdm name="trunc_ln114_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16">
<![CDATA[
entry:48 %trunc_ln114_7 = trunc i16 %buf_1_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln114_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:49 %xor_ln114_5 = xor i8 %trunc_ln114_7, i8 %trunc_ln114_6

]]></Node>
<StgValue><ssdm name="xor_ln114_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:68 %add_ln114_8 = add i8 %key_idx_read, i8 56

]]></Node>
<StgValue><ssdm name="add_ln114_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="768" op_0_bw="8">
<![CDATA[
entry:69 %zext_ln114_8 = zext i8 %add_ln114_8

]]></Node>
<StgValue><ssdm name="zext_ln114_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:70 %lshr_ln114_8 = lshr i768 %p_read_1, i768 %zext_ln114_8

]]></Node>
<StgValue><ssdm name="lshr_ln114_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="768">
<![CDATA[
entry:71 %trunc_ln114_12 = trunc i768 %lshr_ln114_8

]]></Node>
<StgValue><ssdm name="trunc_ln114_12"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="2">
<![CDATA[
entry:73 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:75 %xor_ln114_8 = xor i8 %tmp_93, i8 %trunc_ln114_12

]]></Node>
<StgValue><ssdm name="xor_ln114_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %add_ln114_9 = add i8 %key_idx_read, i8 48

]]></Node>
<StgValue><ssdm name="add_ln114_9"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="768" op_0_bw="8">
<![CDATA[
entry:77 %zext_ln114_9 = zext i8 %add_ln114_9

]]></Node>
<StgValue><ssdm name="zext_ln114_9"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:78 %lshr_ln114_9 = lshr i768 %p_read_1, i768 %zext_ln114_9

]]></Node>
<StgValue><ssdm name="lshr_ln114_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="768">
<![CDATA[
entry:79 %trunc_ln114_13 = trunc i768 %lshr_ln114_9

]]></Node>
<StgValue><ssdm name="trunc_ln114_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="2">
<![CDATA[
entry:81 %buf_0_load_9 = load i2 %buf_0_addr_9

]]></Node>
<StgValue><ssdm name="buf_0_load_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_9, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln114_9 = xor i8 %tmp_94, i8 %trunc_ln114_13

]]></Node>
<StgValue><ssdm name="xor_ln114_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %buf_0_addr_10 = getelementptr i16 %buf_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_0_addr_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="2">
<![CDATA[
entry:89 %buf_0_load_10 = load i2 %buf_0_addr_10

]]></Node>
<StgValue><ssdm name="buf_0_load_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %buf_0_addr_11 = getelementptr i16 %buf_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buf_0_addr_11"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="2">
<![CDATA[
entry:97 %buf_0_load_11 = load i2 %buf_0_addr_11

]]></Node>
<StgValue><ssdm name="buf_0_load_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %add_ln114_12 = add i8 %key_idx_read, i8 24

]]></Node>
<StgValue><ssdm name="add_ln114_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="768" op_0_bw="8">
<![CDATA[
entry:101 %zext_ln114_12 = zext i8 %add_ln114_12

]]></Node>
<StgValue><ssdm name="zext_ln114_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:102 %lshr_ln114_12 = lshr i768 %p_read_1, i768 %zext_ln114_12

]]></Node>
<StgValue><ssdm name="lshr_ln114_12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="768">
<![CDATA[
entry:103 %trunc_ln114_16 = trunc i768 %lshr_ln114_12

]]></Node>
<StgValue><ssdm name="trunc_ln114_16"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16">
<![CDATA[
entry:104 %trunc_ln114_17 = trunc i16 %buf_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln114_17"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:105 %xor_ln114_12 = xor i8 %trunc_ln114_17, i8 %trunc_ln114_16

]]></Node>
<StgValue><ssdm name="xor_ln114_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %add_ln114_2 = add i8 %key_idx_read, i8 104

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="768" op_0_bw="8">
<![CDATA[
entry:21 %zext_ln114_2 = zext i8 %add_ln114_2

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:22 %lshr_ln114_2 = lshr i768 %p_read_1, i768 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="lshr_ln114_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="768">
<![CDATA[
entry:23 %trunc_ln114_2 = trunc i768 %lshr_ln114_2

]]></Node>
<StgValue><ssdm name="trunc_ln114_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="2">
<![CDATA[
entry:25 %buf_1_load_10 = load i2 %buf_1_addr_10

]]></Node>
<StgValue><ssdm name="buf_1_load_10"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %xor_ln114_2 = xor i8 %tmp_s, i8 %trunc_ln114_2

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %add_ln114_3 = add i8 %key_idx_read, i8 96

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="768" op_0_bw="8">
<![CDATA[
entry:29 %zext_ln114_3 = zext i8 %add_ln114_3

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:30 %lshr_ln114_3 = lshr i768 %p_read_1, i768 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="lshr_ln114_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="768">
<![CDATA[
entry:31 %trunc_ln114_3 = trunc i768 %lshr_ln114_3

]]></Node>
<StgValue><ssdm name="trunc_ln114_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="2">
<![CDATA[
entry:33 %buf_1_load_11 = load i2 %buf_1_addr_11

]]></Node>
<StgValue><ssdm name="buf_1_load_11"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_11, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:35 %xor_ln114_3 = xor i8 %tmp_92, i8 %trunc_ln114_3

]]></Node>
<StgValue><ssdm name="xor_ln114_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:42 %tmp_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114, i8 %xor_ln114_4

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:43 %store_ln114 = store i16 %tmp_44, i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:50 %tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_1, i8 %xor_ln114_5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:51 %store_ln114 = store i16 %tmp_46, i2 %buf_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:52 %add_ln114_6 = add i8 %key_idx_read, i8 72

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="768" op_0_bw="8">
<![CDATA[
entry:53 %zext_ln114_6 = zext i8 %add_ln114_6

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:54 %lshr_ln114_6 = lshr i768 %p_read_1, i768 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="lshr_ln114_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="768">
<![CDATA[
entry:55 %trunc_ln114_8 = trunc i768 %lshr_ln114_6

]]></Node>
<StgValue><ssdm name="trunc_ln114_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16">
<![CDATA[
entry:56 %trunc_ln114_9 = trunc i16 %buf_1_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln114_9"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:57 %xor_ln114_6 = xor i8 %trunc_ln114_9, i8 %trunc_ln114_8

]]></Node>
<StgValue><ssdm name="xor_ln114_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:60 %add_ln114_7 = add i8 %key_idx_read, i8 64

]]></Node>
<StgValue><ssdm name="add_ln114_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="768" op_0_bw="8">
<![CDATA[
entry:61 %zext_ln114_7 = zext i8 %add_ln114_7

]]></Node>
<StgValue><ssdm name="zext_ln114_7"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:62 %lshr_ln114_7 = lshr i768 %p_read_1, i768 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="lshr_ln114_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="768">
<![CDATA[
entry:63 %trunc_ln114_10 = trunc i768 %lshr_ln114_7

]]></Node>
<StgValue><ssdm name="trunc_ln114_10"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16">
<![CDATA[
entry:64 %trunc_ln114_11 = trunc i16 %buf_1_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln114_11"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %xor_ln114_7 = xor i8 %trunc_ln114_11, i8 %trunc_ln114_10

]]></Node>
<StgValue><ssdm name="xor_ln114_7"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %add_ln114_10 = add i8 %key_idx_read, i8 40

]]></Node>
<StgValue><ssdm name="add_ln114_10"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="768" op_0_bw="8">
<![CDATA[
entry:85 %zext_ln114_10 = zext i8 %add_ln114_10

]]></Node>
<StgValue><ssdm name="zext_ln114_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:86 %lshr_ln114_10 = lshr i768 %p_read_1, i768 %zext_ln114_10

]]></Node>
<StgValue><ssdm name="lshr_ln114_10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="768">
<![CDATA[
entry:87 %trunc_ln114_14 = trunc i768 %lshr_ln114_10

]]></Node>
<StgValue><ssdm name="trunc_ln114_14"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="2">
<![CDATA[
entry:89 %buf_0_load_10 = load i2 %buf_0_addr_10

]]></Node>
<StgValue><ssdm name="buf_0_load_10"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %xor_ln114_10 = xor i8 %tmp_95, i8 %trunc_ln114_14

]]></Node>
<StgValue><ssdm name="xor_ln114_10"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %add_ln114_11 = add i8 %key_idx_read, i8 32

]]></Node>
<StgValue><ssdm name="add_ln114_11"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="768" op_0_bw="8">
<![CDATA[
entry:93 %zext_ln114_11 = zext i8 %add_ln114_11

]]></Node>
<StgValue><ssdm name="zext_ln114_11"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:94 %lshr_ln114_11 = lshr i768 %p_read_1, i768 %zext_ln114_11

]]></Node>
<StgValue><ssdm name="lshr_ln114_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="768">
<![CDATA[
entry:95 %trunc_ln114_15 = trunc i768 %lshr_ln114_11

]]></Node>
<StgValue><ssdm name="trunc_ln114_15"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="2">
<![CDATA[
entry:97 %buf_0_load_11 = load i2 %buf_0_addr_11

]]></Node>
<StgValue><ssdm name="buf_0_load_11"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_11, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %xor_ln114_11 = xor i8 %tmp_96, i8 %trunc_ln114_15

]]></Node>
<StgValue><ssdm name="xor_ln114_11"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:106 %tmp_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_8, i8 %xor_ln114_12

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:107 %store_ln114 = store i16 %tmp_56, i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:108 %add_ln114_13 = add i8 %key_idx_read, i8 16

]]></Node>
<StgValue><ssdm name="add_ln114_13"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="768" op_0_bw="8">
<![CDATA[
entry:109 %zext_ln114_13 = zext i8 %add_ln114_13

]]></Node>
<StgValue><ssdm name="zext_ln114_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:110 %lshr_ln114_13 = lshr i768 %p_read_1, i768 %zext_ln114_13

]]></Node>
<StgValue><ssdm name="lshr_ln114_13"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="768">
<![CDATA[
entry:111 %trunc_ln114_18 = trunc i768 %lshr_ln114_13

]]></Node>
<StgValue><ssdm name="trunc_ln114_18"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16">
<![CDATA[
entry:112 %trunc_ln114_19 = trunc i16 %buf_0_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln114_19"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %xor_ln114_13 = xor i8 %trunc_ln114_19, i8 %trunc_ln114_18

]]></Node>
<StgValue><ssdm name="xor_ln114_13"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:114 %tmp_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_9, i8 %xor_ln114_13

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:115 %store_ln114 = store i16 %tmp_58, i2 %buf_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:58 %tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_2, i8 %xor_ln114_6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:59 %store_ln114 = store i16 %tmp_48, i2 %buf_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:66 %tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_3, i8 %xor_ln114_7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:67 %store_ln114 = store i16 %tmp_50, i2 %buf_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:116 %add_ln114_14 = add i8 %key_idx_read, i8 8

]]></Node>
<StgValue><ssdm name="add_ln114_14"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="768" op_0_bw="8">
<![CDATA[
entry:117 %zext_ln114_14 = zext i8 %add_ln114_14

]]></Node>
<StgValue><ssdm name="zext_ln114_14"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:118 %lshr_ln114_14 = lshr i768 %p_read_1, i768 %zext_ln114_14

]]></Node>
<StgValue><ssdm name="lshr_ln114_14"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="768">
<![CDATA[
entry:119 %trunc_ln114_20 = trunc i768 %lshr_ln114_14

]]></Node>
<StgValue><ssdm name="trunc_ln114_20"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="16">
<![CDATA[
entry:120 %trunc_ln114_21 = trunc i16 %buf_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln114_21"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %xor_ln114_14 = xor i8 %trunc_ln114_21, i8 %trunc_ln114_20

]]></Node>
<StgValue><ssdm name="xor_ln114_14"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:122 %tmp_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_10, i8 %xor_ln114_14

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:123 %store_ln114 = store i16 %tmp_60, i2 %buf_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="768" op_0_bw="8">
<![CDATA[
entry:124 %zext_ln114_15 = zext i8 %key_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln114_15"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:125 %lshr_ln114_15 = lshr i768 %p_read_1, i768 %zext_ln114_15

]]></Node>
<StgValue><ssdm name="lshr_ln114_15"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="768">
<![CDATA[
entry:126 %trunc_ln114_22 = trunc i768 %lshr_ln114_15

]]></Node>
<StgValue><ssdm name="trunc_ln114_22"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16">
<![CDATA[
entry:127 %trunc_ln114_23 = trunc i16 %buf_0_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln114_23"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln114_15 = xor i8 %trunc_ln114_23, i8 %trunc_ln114_22

]]></Node>
<StgValue><ssdm name="xor_ln114_15"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:129 %tmp_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_11, i8 %xor_ln114_15

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:130 %store_ln114 = store i16 %tmp_62, i2 %buf_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
entry:131 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
