{
    "PrevCompiledModules": {
        "i8008_core": {
            "YTNRb_d": {
                "bytes": 99967,
                "mod": "i8008_core",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.20/_prev_archive_1.a",
                "out": "YTNRb_d.o"
            }
        },
        "_vcs_unit__2143635466": {
            "EKuY9_d": {
                "bytes": 20909,
                "mod": "_vcs_unit__2143635466",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.20/_prev_archive_1.a",
                "out": "EKuY9_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 28470,
                "mod": "std",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.20/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "i8008_system": {
            "M9NRs_d": {
                "bytes": 29119,
                "mod": "i8008_system",
                "out": "M9NRs_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.20/_244517_archive_1.a"
            }
        },
        "top": {
            "Emx8S_d": {
                "bytes": 10939,
                "mod": "top",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.20/_prev_archive_1.a",
                "out": "Emx8S_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8610,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "_vcs_unit__2143635466": [
            "_vcs_unit__2143635466",
            "EKuY9",
            "module"
        ],
        "i8008_system": [
            "i8008_system",
            "M9NRs",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "i8008_core": [
            "i8008_core",
            "YTNRb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99923
    },
    "Misc": {
        "cwd": "/afs/andrew.cmu.edu/usr18/bwilhelm/private/98154/i8008/src",
        "archive_dir": "archive.20",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr18/bwilhelm/private/98154/i8008/src/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/afs/andrew.cmu.edu/usr18/bwilhelm/private/98154/i8008/src/simv.daidir",
        "default_output_dir": "csrc"
    },
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.244517.json"
    ],
    "PEModules": [],
    "stat": {
        "outputSizePerQuad": 215.0,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.089512999999999995,
            "ru_stime_sec": 0.027542000000000001,
            "ru_nivcsw": 5,
            "ru_maxrss_kb": 50632,
            "ru_nvcsw": 108,
            "ru_minflt": 13360,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "nMops": 1377,
        "totalObjSize": 138078,
        "nQuads": 641,
        "mopSpeed": 91751.066098080977,
        "ru_self_end": {
            "ru_utime_sec": 0.104521,
            "ru_stime_sec": 0.043957000000000003,
            "ru_nivcsw": 5,
            "ru_maxrss_kb": 57232,
            "ru_nvcsw": 189,
            "ru_minflt": 15477,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "quadSpeed": 42710.554371002108,
        "Frontend(%)": 85.641163019871598,
        "mop/quad": 2.1482059282371293,
        "CodeGen(%)": 14.358836980128402
    },
    "CurCompileModules": [
        "...MASTER...",
        "i8008_system"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}