Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto ed3f9205f99940669c8c48e9f42239ae --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot accelerator_test_behav xil_defaultlib.accelerator_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port dmem_o_V_d0 [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sim_1/new/accelerator_test.v:130]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:8146]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:8196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_kh_mem_V_ram
Compiling module xil_defaultlib.top_kh_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.top_wt_mem_V_0_ram
Compiling module xil_defaultlib.top_wt_mem_V_0(DataWidth=64,Addr...
Compiling module xil_defaultlib.top_dmem_V_0_0_ram
Compiling module xil_defaultlib.top_dmem_V_0_0(DataWidth=64,Addr...
Compiling module xil_defaultlib.bin_conv_fixed_bucud_ram
Compiling module xil_defaultlib.bin_conv_fixed_bucud(DataWidth=1...
Compiling module xil_defaultlib.top_mul_10ns_5ns_bek_MulnS_0
Compiling module xil_defaultlib.top_mul_10ns_5ns_bek(ID=1,NUM_ST...
Compiling module xil_defaultlib.top_mux_83_2_1(ID=1,din1_WIDTH=2...
Compiling module xil_defaultlib.top_mul_15ns_5ns_bfk_MulnS_1
Compiling module xil_defaultlib.top_mul_15ns_5ns_bfk(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_conv
Compiling module xil_defaultlib.top_mux_325_20_1(ID=1,din1_WIDTH...
Compiling module xil_defaultlib.top_mux_164_64_1(ID=1,din1_WIDTH...
Compiling module xil_defaultlib.fp_conv
Compiling module xil_defaultlib.top_mul_mul_20s_1bkb_DSP48_0
Compiling module xil_defaultlib.top_mul_mul_20s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_dense
Compiling module xil_defaultlib.top_mac_muladd_15bgk_DSP48_1
Compiling module xil_defaultlib.top_mac_muladd_15bgk(ID=1,NUM_ST...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bnn_accelerator
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.dmem_i
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.dmem_o
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.kh_i
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.wt_i
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_s...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_p...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_COMMON_...
Compiling module xil_defaultlib.AccelSchedule
Compiling module xil_defaultlib.accelerator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot accelerator_test_behav
