{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751347395917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751347395917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  1 00:23:15 2025 " "Processing started: Tue Jul  1 00:23:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751347395917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347395917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadCounter_v -c QuadCounter_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadCounter_v -c QuadCounter_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347395917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751347396060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751347396060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_To_7seg " "Found entity 1: Binary_To_7seg" {  } { { "Binary_To_7seg.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Binary_To_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751347399443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347399443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file enablegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnableGen " "Found entity 1: EnableGen" {  } { { "EnableGen.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/EnableGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751347399444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347399444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751347399444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347399444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_counter.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/BCD_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751347399450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347399450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751347399460 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_A Top.sv(8) " "Output port \"o_Seg1_A\" at Top.sv(8) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_B Top.sv(8) " "Output port \"o_Seg1_B\" at Top.sv(8) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_C Top.sv(8) " "Output port \"o_Seg1_C\" at Top.sv(8) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_D Top.sv(9) " "Output port \"o_Seg1_D\" at Top.sv(9) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_E Top.sv(9) " "Output port \"o_Seg1_E\" at Top.sv(9) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_F Top.sv(9) " "Output port \"o_Seg1_F\" at Top.sv(9) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg1_G Top.sv(9) " "Output port \"o_Seg1_G\" at Top.sv(9) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_A Top.sv(10) " "Output port \"o_Seg2_A\" at Top.sv(10) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_B Top.sv(10) " "Output port \"o_Seg2_B\" at Top.sv(10) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_C Top.sv(10) " "Output port \"o_Seg2_C\" at Top.sv(10) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_D Top.sv(11) " "Output port \"o_Seg2_D\" at Top.sv(11) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_E Top.sv(11) " "Output port \"o_Seg2_E\" at Top.sv(11) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_F Top.sv(11) " "Output port \"o_Seg2_F\" at Top.sv(11) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg2_G Top.sv(11) " "Output port \"o_Seg2_G\" at Top.sv(11) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_A Top.sv(12) " "Output port \"o_Seg3_A\" at Top.sv(12) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_B Top.sv(12) " "Output port \"o_Seg3_B\" at Top.sv(12) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_C Top.sv(12) " "Output port \"o_Seg3_C\" at Top.sv(12) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_D Top.sv(13) " "Output port \"o_Seg3_D\" at Top.sv(13) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_E Top.sv(13) " "Output port \"o_Seg3_E\" at Top.sv(13) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_F Top.sv(13) " "Output port \"o_Seg3_F\" at Top.sv(13) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg3_G Top.sv(13) " "Output port \"o_Seg3_G\" at Top.sv(13) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_A Top.sv(14) " "Output port \"o_Seg4_A\" at Top.sv(14) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_B Top.sv(14) " "Output port \"o_Seg4_B\" at Top.sv(14) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_C Top.sv(14) " "Output port \"o_Seg4_C\" at Top.sv(14) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_D Top.sv(15) " "Output port \"o_Seg4_D\" at Top.sv(15) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_E Top.sv(15) " "Output port \"o_Seg4_E\" at Top.sv(15) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_F Top.sv(15) " "Output port \"o_Seg4_F\" at Top.sv(15) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Seg4_G Top.sv(16) " "Output port \"o_Seg4_G\" at Top.sv(16) has no driver" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnableGen EnableGen:u_EnableGen " "Elaborating entity \"EnableGen\" for hierarchy \"EnableGen:u_EnableGen\"" {  } { { "Top.sv" "u_EnableGen" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 EnableGen.sv(29) " "Verilog HDL assignment warning at EnableGen.sv(29): truncated value with size 32 to match size of target (23)" {  } { { "EnableGen.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/EnableGen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751347399461 "|Top|EnableGen:u_EnableGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnableGen EnableGen:u_EnableGen_update " "Elaborating entity \"EnableGen\" for hierarchy \"EnableGen:u_EnableGen_update\"" {  } { { "Top.sv" "u_EnableGen_update" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751347399462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 EnableGen.sv(29) " "Verilog HDL assignment warning at EnableGen.sv(29): truncated value with size 32 to match size of target (13)" {  } { { "EnableGen.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/EnableGen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751347399462 "|Top|EnableGen:u_EnableGen_update"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:u_BCD_counter " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:u_BCD_counter\"" {  } { { "Top.sv" "u_BCD_counter" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751347399462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_counter.sv(13) " "Verilog HDL assignment warning at BCD_counter.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "BCD_counter.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/BCD_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751347399463 "|Top|BCD_counter:u_BCD_counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_A GND " "Pin \"o_Seg1_A\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_B GND " "Pin \"o_Seg1_B\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_C GND " "Pin \"o_Seg1_C\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_D GND " "Pin \"o_Seg1_D\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_E GND " "Pin \"o_Seg1_E\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_F GND " "Pin \"o_Seg1_F\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg1_G GND " "Pin \"o_Seg1_G\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg1_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_A GND " "Pin \"o_Seg2_A\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_B GND " "Pin \"o_Seg2_B\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_C GND " "Pin \"o_Seg2_C\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_D GND " "Pin \"o_Seg2_D\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_E GND " "Pin \"o_Seg2_E\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_F GND " "Pin \"o_Seg2_F\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg2_G GND " "Pin \"o_Seg2_G\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg2_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_A GND " "Pin \"o_Seg3_A\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_B GND " "Pin \"o_Seg3_B\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_C GND " "Pin \"o_Seg3_C\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_D GND " "Pin \"o_Seg3_D\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_E GND " "Pin \"o_Seg3_E\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_F GND " "Pin \"o_Seg3_F\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg3_G GND " "Pin \"o_Seg3_G\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg3_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_A GND " "Pin \"o_Seg4_A\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_B GND " "Pin \"o_Seg4_B\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_C GND " "Pin \"o_Seg4_C\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_D GND " "Pin \"o_Seg4_D\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_E GND " "Pin \"o_Seg4_E\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_F GND " "Pin \"o_Seg4_F\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Seg4_G GND " "Pin \"o_Seg4_G\" is stuck at GND" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751347399637 "|Top|o_Seg4_G"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751347399637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751347399725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751347399725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751347399760 "|Top|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "Top.sv" "" { Text "C:/Users/neilp/Documents/Projects_25/FPGA_STUFF/QuadCounter_verilog/Top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751347399760 "|Top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751347399760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751347399760 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751347399760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751347399760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751347399765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  1 00:23:19 2025 " "Processing ended: Tue Jul  1 00:23:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751347399765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751347399765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751347399765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751347399765 ""}
