{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666413549320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666413549328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 23:39:09 2022 " "Processing started: Fri Oct 21 23:39:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666413549328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413549328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlTREN -c ControlTREN " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlTREN -c ControlTREN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413549328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666413549693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666413549693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATES-arqSTATES " "Found design unit 1: STATES-arqSTATES" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562112 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATES " "Found entity 1: STATES" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVF-arqDIVF " "Found design unit 1: DIVF-arqDIVF" {  } { { "DIVF.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/DIVF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562115 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVF " "Found entity 1: DIVF" {  } { { "DIVF.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/DIVF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controltren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlTREN-arqTREN " "Found design unit 1: controlTREN-arqTREN" {  } { { "ControlTREN.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/ControlTREN.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562117 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlTREN " "Found entity 1: controlTREN" {  } { { "ControlTREN.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/ControlTREN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE-arqMOORE " "Found design unit 1: MOORE-arqMOORE" {  } { { "MOORE.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/MOORE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562119 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE " "Found entity 1: MOORE" {  } { { "MOORE.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/MOORE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666413562119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlTREN " "Elaborating entity \"ControlTREN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666413562161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DIVF DIVF:u1 A:arqdivf " "Elaborating entity \"DIVF\" using architecture \"A:arqdivf\" for hierarchy \"DIVF:u1\"" {  } { { "ControlTREN.vhd" "u1" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/ControlTREN.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666413562164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "STATES STATES:u2 A:arqstates " "Elaborating entity \"STATES\" using architecture \"A:arqstates\" for hierarchy \"STATES:u2\"" {  } { { "ControlTREN.vhd" "u2" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/ControlTREN.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666413562166 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "conteo2 STATES.vhd(6) " "VHDL Signal Declaration warning at STATES.vhd(6): used implicit default value for signal \"conteo2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666413562167 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estacion STATES.vhd(27) " "VHDL Process Statement warning at STATES.vhd(27): signal \"estacion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562167 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alto STATES.vhd(39) " "VHDL Process Statement warning at STATES.vhd(39): signal \"alto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "emergencia STATES.vhd(44) " "VHDL Process Statement warning at STATES.vhd(44): signal \"emergencia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion STATES.vhd(49) " "VHDL Process Statement warning at STATES.vhd(49): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion STATES.vhd(56) " "VHDL Process Statement warning at STATES.vhd(56): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente STATES.vhd(23) " "VHDL Process Statement warning at STATES.vhd(23): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto2 STATES.vhd(23) " "VHDL Process Statement warning at STATES.vhd(23): inferring latch(es) for signal or variable \"alto2\", which holds its previous value in one or more paths through the process" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto1 STATES.vhd(23) " "VHDL Process Statement warning at STATES.vhd(23): inferring latch(es) for signal or variable \"alto1\", which holds its previous value in one or more paths through the process" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666413562168 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "izquierda STATES.vhd(23) " "VHDL Process Statement warning at STATES.vhd(23): inferring latch(es) for signal or variable \"izquierda\", which holds its previous value in one or more paths through the process" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666413562169 "|ControlTREN|STATES:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "derecha STATES.vhd(23) " "VHDL Process Statement warning at STATES.vhd(23): inferring latch(es) for signal or variable \"derecha\", which holds its previous value in one or more paths through the process" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666413562169 "|ControlTREN|STATES:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "derecha STATES.vhd(23) " "Inferred latch for \"derecha\" at STATES.vhd(23)" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562169 "|ControlTREN|STATES:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "izquierda STATES.vhd(23) " "Inferred latch for \"izquierda\" at STATES.vhd(23)" {  } { { "STATES.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/STATES.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413562169 "|ControlTREN|STATES:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MOORE MOORE:u3 A:arqmoore " "Elaborating entity \"MOORE\" using architecture \"A:arqmoore\" for hierarchy \"MOORE:u3\"" {  } { { "ControlTREN.vhd" "u3" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/ControlTREN.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666413562180 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont MOORE.vhd(24) " "VHDL Process Statement warning at MOORE.vhd(24): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOORE.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/MOORE.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562181 "|ControlTREN|MOORE:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direc MOORE.vhd(36) " "VHDL Process Statement warning at MOORE.vhd(36): signal \"direc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOORE.vhd" "" { Text "C:/Users/miria/VLSI/LABORATORIO/PRACTICA_3.3A/MOORE.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666413562181 "|ControlTREN|MOORE:u3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666413562821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666413563240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666413563240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666413563280 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666413563280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666413563280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666413563280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666413563301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 23:39:23 2022 " "Processing ended: Fri Oct 21 23:39:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666413563301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666413563301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666413563301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666413563301 ""}
