INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sources_1/new/genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module genel_fifo_arayuzu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iremn/genel_fifo_arayuzu/genel_fifo_arayuzu.srcs/sim_1/new/tb_genel_fifo_arayuzu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_genel_fifo_arayuzu
