// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module shiftRowLeft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        AESMatrix_data_V_address0,
        AESMatrix_data_V_ce0,
        AESMatrix_data_V_we0,
        AESMatrix_data_V_d0,
        AESMatrix_data_V_q0,
        row,
        shiftAmount
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] AESMatrix_data_V_address0;
output   AESMatrix_data_V_ce0;
output   AESMatrix_data_V_we0;
output  [7:0] AESMatrix_data_V_d0;
input  [7:0] AESMatrix_data_V_q0;
input  [3:0] row;
input  [3:0] shiftAmount;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] AESMatrix_data_V_address0;
reg AESMatrix_data_V_ce0;
reg AESMatrix_data_V_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] tmp_fu_102_p3;
reg   [5:0] tmp_reg_253;
wire   [1:0] tmp_7_fu_110_p1;
reg   [1:0] tmp_7_reg_258;
wire   [2:0] col_4_fu_120_p2;
reg   [2:0] col_4_reg_266;
wire    ap_CS_fsm_state2;
wire   [1:0] tmp_10_fu_126_p1;
reg   [1:0] tmp_10_reg_271;
wire   [0:0] exitcond8_fu_114_p2;
wire   [2:0] col_3_fu_173_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] col_reg_80;
wire    ap_CS_fsm_state3;
reg   [2:0] col1_reg_91;
wire   [0:0] exitcond_fu_167_p2;
wire   [63:0] tmp_6_fu_142_p1;
wire   [63:0] tmp_8_cast_fu_200_p1;
reg   [7:0] tempRow_3_V_fu_32;
reg   [7:0] tempRow_3_V_5_fu_36;
reg   [7:0] tempRow_3_V_6_fu_40;
reg   [7:0] tempRow_3_V_7_fu_44;
wire   [7:0] tmp_9_fu_209_p6;
wire   [1:0] tmp_cast_fu_130_p2;
wire   [5:0] tmp_5_fu_135_p3;
wire   [5:0] tmp_7_cast_fu_191_p1;
wire   [5:0] tmp_8_fu_195_p2;
wire   [1:0] tmp_9_fu_209_p5;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

AESEncrypt_TopFundEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
AESEncrypt_TopFundEe_U20(
    .din0(tempRow_3_V_fu_32),
    .din1(tempRow_3_V_5_fu_36),
    .din2(tempRow_3_V_6_fu_40),
    .din3(tempRow_3_V_7_fu_44),
    .din4(tmp_9_fu_209_p5),
    .dout(tmp_9_fu_209_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col1_reg_91 <= 3'd0;
    end else if (((exitcond_fu_167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        col1_reg_91 <= col_3_fu_173_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        col_reg_80 <= col_4_reg_266;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        col_reg_80 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        col_4_reg_266 <= col_4_fu_120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_271 == 2'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tempRow_3_V_5_fu_36 <= AESMatrix_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_271 == 2'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        tempRow_3_V_6_fu_40 <= AESMatrix_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_271 == 2'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        tempRow_3_V_7_fu_44 <= AESMatrix_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_271 == 2'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tempRow_3_V_fu_32 <= AESMatrix_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_114_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_10_reg_271 <= tmp_10_fu_126_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_7_reg_258 <= tmp_7_fu_110_p1;
        tmp_reg_253[5 : 2] <= tmp_fu_102_p3[5 : 2];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        AESMatrix_data_V_address0 = tmp_8_cast_fu_200_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AESMatrix_data_V_address0 = tmp_6_fu_142_p1;
    end else begin
        AESMatrix_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        AESMatrix_data_V_ce0 = 1'b1;
    end else begin
        AESMatrix_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        AESMatrix_data_V_we0 = 1'b1;
    end else begin
        AESMatrix_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_fu_167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond8_fu_114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond_fu_167_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AESMatrix_data_V_d0 = tmp_9_fu_209_p6;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign col_3_fu_173_p2 = (col1_reg_91 + 3'd1);

assign col_4_fu_120_p2 = (col_reg_80 + 3'd1);

assign exitcond8_fu_114_p2 = ((col_reg_80 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_167_p2 = ((col1_reg_91 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_10_fu_126_p1 = col_reg_80[1:0];

assign tmp_5_fu_135_p3 = {{row}, {tmp_cast_fu_130_p2}};

assign tmp_6_fu_142_p1 = tmp_5_fu_135_p3;

assign tmp_7_cast_fu_191_p1 = col1_reg_91;

assign tmp_7_fu_110_p1 = shiftAmount[1:0];

assign tmp_8_cast_fu_200_p1 = tmp_8_fu_195_p2;

assign tmp_8_fu_195_p2 = (tmp_reg_253 + tmp_7_cast_fu_191_p1);

assign tmp_9_fu_209_p5 = col1_reg_91[1:0];

assign tmp_cast_fu_130_p2 = (tmp_7_reg_258 + tmp_10_fu_126_p1);

assign tmp_fu_102_p3 = {{row}, {2'd0}};

always @ (posedge ap_clk) begin
    tmp_reg_253[1:0] <= 2'b00;
end

endmodule //shiftRowLeft
