INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/FSM_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/baseline/baseline.srcs/sources_1/new/PROYECTO_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROYECTO_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago.srcs/sources_1/new/adquisicion_muestras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adquisicion_muestras
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/contador_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/baseline/baseline.srcs/sources_1/new/control_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/data_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/spi_slave_verilog/lbus_regmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lbus_regmap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/memoria_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoria_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/memoriacanal2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoriacanal2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/rampa_hv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rampa_hv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago.srcs/sources_1/new/registro_datos_por_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro_datos_por_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/spi_slave_verilog/spi_slave_lbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_lbus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/top_nexys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_nexys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/trigger_v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_v1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/backup_2abril_lago/backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
