vendor_name = ModelSim
source_file = 1, C:/Users/mclar/Desktop/TRABALHOVHDL parte 2/questao02/questao02.vhd
source_file = 1, C:/Users/mclar/Desktop/TRABALHOVHDL parte 2/questao02/Waveform questao02.vwf
source_file = 1, C:/Users/mclar/Desktop/TRABALHOVHDL parte 2/questao02/db/questao02.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = questao02
instance = comp, \cicloclk~I , cicloclk, questao02, 1
instance = comp, \a~I , a, questao02, 1
instance = comp, \b~reg0feeder , b~reg0feeder, questao02, 1
instance = comp, \b~reg0 , b~reg0, questao02, 1
instance = comp, \b~I , b, questao02, 1
