
byggern43_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800200  00001828  000018bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001828  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  0080029c  0080029c  00001958  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001958  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000019b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e0  00000000  00000000  000019f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002b36  00000000  00000000  00001cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000019c2  00000000  00000000  0000480a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002fd6  00000000  00000000  000061cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000638  00000000  00000000  000091a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00014ea9  00000000  00000000  000097dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010e3  00000000  00000000  0001e685  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000238  00000000  00000000  0001f768  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00004efb  00000000  00000000  0001f9a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	8d c3       	rjmp	.+1818   	; 0x720 <__vector_1>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	bd c5       	rjmp	.+2938   	; 0xbd0 <__vector_21>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	7e c1       	rjmp	.+764    	; 0x37e <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	59 c4       	rjmp	.+2226   	; 0x950 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c6 04       	cpc	r12, r6
      e6:	18 05       	cpc	r17, r8
      e8:	18 05       	cpc	r17, r8
      ea:	18 05       	cpc	r17, r8
      ec:	18 05       	cpc	r17, r8
      ee:	18 05       	cpc	r17, r8
      f0:	18 05       	cpc	r17, r8
      f2:	18 05       	cpc	r17, r8
      f4:	c6 04       	cpc	r12, r6
      f6:	18 05       	cpc	r17, r8
      f8:	18 05       	cpc	r17, r8
      fa:	18 05       	cpc	r17, r8
      fc:	18 05       	cpc	r17, r8
      fe:	18 05       	cpc	r17, r8
     100:	18 05       	cpc	r17, r8
     102:	18 05       	cpc	r17, r8
     104:	c8 04       	cpc	r12, r8
     106:	18 05       	cpc	r17, r8
     108:	18 05       	cpc	r17, r8
     10a:	18 05       	cpc	r17, r8
     10c:	18 05       	cpc	r17, r8
     10e:	18 05       	cpc	r17, r8
     110:	18 05       	cpc	r17, r8
     112:	18 05       	cpc	r17, r8
     114:	18 05       	cpc	r17, r8
     116:	18 05       	cpc	r17, r8
     118:	18 05       	cpc	r17, r8
     11a:	18 05       	cpc	r17, r8
     11c:	18 05       	cpc	r17, r8
     11e:	18 05       	cpc	r17, r8
     120:	18 05       	cpc	r17, r8
     122:	18 05       	cpc	r17, r8
     124:	c8 04       	cpc	r12, r8
     126:	18 05       	cpc	r17, r8
     128:	18 05       	cpc	r17, r8
     12a:	18 05       	cpc	r17, r8
     12c:	18 05       	cpc	r17, r8
     12e:	18 05       	cpc	r17, r8
     130:	18 05       	cpc	r17, r8
     132:	18 05       	cpc	r17, r8
     134:	18 05       	cpc	r17, r8
     136:	18 05       	cpc	r17, r8
     138:	18 05       	cpc	r17, r8
     13a:	18 05       	cpc	r17, r8
     13c:	18 05       	cpc	r17, r8
     13e:	18 05       	cpc	r17, r8
     140:	18 05       	cpc	r17, r8
     142:	18 05       	cpc	r17, r8
     144:	14 05       	cpc	r17, r4
     146:	18 05       	cpc	r17, r8
     148:	18 05       	cpc	r17, r8
     14a:	18 05       	cpc	r17, r8
     14c:	18 05       	cpc	r17, r8
     14e:	18 05       	cpc	r17, r8
     150:	18 05       	cpc	r17, r8
     152:	18 05       	cpc	r17, r8
     154:	f1 04       	cpc	r15, r1
     156:	18 05       	cpc	r17, r8
     158:	18 05       	cpc	r17, r8
     15a:	18 05       	cpc	r17, r8
     15c:	18 05       	cpc	r17, r8
     15e:	18 05       	cpc	r17, r8
     160:	18 05       	cpc	r17, r8
     162:	18 05       	cpc	r17, r8
     164:	18 05       	cpc	r17, r8
     166:	18 05       	cpc	r17, r8
     168:	18 05       	cpc	r17, r8
     16a:	18 05       	cpc	r17, r8
     16c:	18 05       	cpc	r17, r8
     16e:	18 05       	cpc	r17, r8
     170:	18 05       	cpc	r17, r8
     172:	18 05       	cpc	r17, r8
     174:	e5 04       	cpc	r14, r5
     176:	18 05       	cpc	r17, r8
     178:	18 05       	cpc	r17, r8
     17a:	18 05       	cpc	r17, r8
     17c:	18 05       	cpc	r17, r8
     17e:	18 05       	cpc	r17, r8
     180:	18 05       	cpc	r17, r8
     182:	18 05       	cpc	r17, r8
     184:	03 05       	cpc	r16, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e2       	ldi	r30, 0x28	; 40
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 39       	cpi	r26, 0x9C	; 156
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac e9       	ldi	r26, 0x9C	; 156
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 3b       	cpi	r26, 0xBC	; 188
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	a7 d4       	rcall	.+2382   	; 0xb10 <main>
     1c2:	0c 94 12 0c 	jmp	0x1824	; 0x1824 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_Init>:

uint32_t score = 0;

void ADC_Init(void)
{
	ADMUX |= (1 << REFS0) | (1 << ADLAR) | (1 << ADATE); // AVCC referance and left shifted data, auto trigger
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 66       	ori	r24, 0x60	; 96
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN) | (1 << ADIE); // adc enable and interupt enable
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	88 68       	ori	r24, 0x88	; 136
     1da:	80 83       	st	Z, r24
	ADCSRB |= (1 << ADTS1) | (1 << ADTS0); // trrigger on timer 0 overflow
     1dc:	eb e7       	ldi	r30, 0x7B	; 123
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	80 81       	ld	r24, Z
     1e2:	83 60       	ori	r24, 0x03	; 3
     1e4:	80 83       	st	Z, r24
	DIDR0 |= (1 << ADC0D);
     1e6:	ee e7       	ldi	r30, 0x7E	; 126
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	80 81       	ld	r24, Z
     1ec:	81 60       	ori	r24, 0x01	; 1
     1ee:	80 83       	st	Z, r24
     1f0:	08 95       	ret

000001f2 <Game_Over>:
}

void Game_Over(uint8_t absorbed_light_intensity)
{
     1f2:	cf 93       	push	r28
     1f4:	df 93       	push	r29
     1f6:	cd b7       	in	r28, 0x3d	; 61
     1f8:	de b7       	in	r29, 0x3e	; 62
     1fa:	2a 97       	sbiw	r28, 0x0a	; 10
     1fc:	0f b6       	in	r0, 0x3f	; 63
     1fe:	f8 94       	cli
     200:	de bf       	out	0x3e, r29	; 62
     202:	0f be       	out	0x3f, r0	; 63
     204:	cd bf       	out	0x3d, r28	; 61
	//When absorbed_light_intensity is under 70 the LED-Photodiode is line is broken
	if(absorbed_light_intensity < 70){
     206:	86 34       	cpi	r24, 0x46	; 70
     208:	28 f4       	brcc	.+10     	; 0x214 <Game_Over+0x22>
		can_data_t data;
		data.id = 16;
     20a:	80 e1       	ldi	r24, 0x10	; 16
     20c:	89 83       	std	Y+1, r24	; 0x01
		Can_Send_Msg(&data);
     20e:	ce 01       	movw	r24, r28
     210:	01 96       	adiw	r24, 0x01	; 1
     212:	45 d0       	rcall	.+138    	; 0x29e <Can_Send_Msg>
	}
	
}
     214:	2a 96       	adiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	df 91       	pop	r29
     222:	cf 91       	pop	r28
     224:	08 95       	ret

00000226 <__vector_29>:

ISR(ADC_vect){
     226:	1f 92       	push	r1
     228:	0f 92       	push	r0
     22a:	0f b6       	in	r0, 0x3f	; 63
     22c:	0f 92       	push	r0
     22e:	11 24       	eor	r1, r1
     230:	0b b6       	in	r0, 0x3b	; 59
     232:	0f 92       	push	r0
     234:	2f 93       	push	r18
     236:	3f 93       	push	r19
     238:	4f 93       	push	r20
     23a:	5f 93       	push	r21
     23c:	6f 93       	push	r22
     23e:	7f 93       	push	r23
     240:	8f 93       	push	r24
     242:	9f 93       	push	r25
     244:	af 93       	push	r26
     246:	bf 93       	push	r27
     248:	ef 93       	push	r30
     24a:	ff 93       	push	r31
	uint8_t absorbed_light_intensity = ADCH;
     24c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	//When val is under 70 the LED-Photodiode is line is broken 
	Game_Over(absorbed_light_intensity);	
     250:	d0 df       	rcall	.-96     	; 0x1f2 <Game_Over>
     252:	ff 91       	pop	r31
     254:	ef 91       	pop	r30
     256:	bf 91       	pop	r27
     258:	af 91       	pop	r26
     25a:	9f 91       	pop	r25
     25c:	8f 91       	pop	r24
     25e:	7f 91       	pop	r23
     260:	6f 91       	pop	r22
     262:	5f 91       	pop	r21
     264:	4f 91       	pop	r20
     266:	3f 91       	pop	r19
     268:	2f 91       	pop	r18
     26a:	0f 90       	pop	r0
     26c:	0b be       	out	0x3b, r0	; 59
     26e:	0f 90       	pop	r0
     270:	0f be       	out	0x3f, r0	; 63
     272:	0f 90       	pop	r0
     274:	1f 90       	pop	r1
     276:	18 95       	reti

00000278 <Can_Init>:
int16_t pos = 0;
uint8_t shoot_solenoid_status = 0;
can_data_t data;

void Can_Init(void){
	Spi_Init();
     278:	bb d2       	rcall	.+1398   	; 0x7f0 <Spi_Init>
	Mcp_Reset();
     27a:	2a d2       	rcall	.+1108   	; 0x6d0 <Mcp_Reset>
     27c:	40 e8       	ldi	r20, 0x80	; 128
	Mcp_Modify_Bit(MCP_CANCTRL,0xff,MODE_CONFIG);
     27e:	6f ef       	ldi	r22, 0xFF	; 255
     280:	8f e0       	ldi	r24, 0x0F	; 15
     282:	2b d2       	rcall	.+1110   	; 0x6da <Mcp_Modify_Bit>
     284:	4f ef       	ldi	r20, 0xFF	; 255
	
	Mcp_Modify_Bit(MCP_RXB0CTRL,0x60,0xff);
     286:	60 e6       	ldi	r22, 0x60	; 96
     288:	80 e6       	ldi	r24, 0x60	; 96
     28a:	27 d2       	rcall	.+1102   	; 0x6da <Mcp_Modify_Bit>
     28c:	41 e0       	ldi	r20, 0x01	; 1
	
	Mcp_Modify_Bit(MCP_CANINTE,0x01,0x01);
     28e:	61 e0       	ldi	r22, 0x01	; 1
     290:	8b e2       	ldi	r24, 0x2B	; 43
     292:	23 d2       	rcall	.+1094   	; 0x6da <Mcp_Modify_Bit>
     294:	40 e0       	ldi	r20, 0x00	; 0
	Mcp_Modify_Bit(MCP_CANCTRL, MODE_MASK,MODE_NORMAL);
     296:	60 ee       	ldi	r22, 0xE0	; 224
     298:	8f e0       	ldi	r24, 0x0F	; 15
     29a:	1f c2       	rjmp	.+1086   	; 0x6da <Mcp_Modify_Bit>
     29c:	08 95       	ret

0000029e <Can_Send_Msg>:
     29e:	0f 93       	push	r16
     2a0:	1f 93       	push	r17
	//DDRD &= ~(1<<PD2);

	//GICR |= (1 << INT0);
}

void Can_Send_Msg(can_data_t* data){
     2a2:	cf 93       	push	r28
     2a4:	8c 01       	movw	r16, r24
	//fetch out MSB amd LSB from the id
	Mcp_Write(MCP_TXB0SIDH,data->id / 0b1000);
     2a6:	fc 01       	movw	r30, r24
     2a8:	60 81       	ld	r22, Z
     2aa:	66 95       	lsr	r22
     2ac:	66 95       	lsr	r22
     2ae:	66 95       	lsr	r22
     2b0:	81 e3       	ldi	r24, 0x31	; 49
     2b2:	ff d1       	rcall	.+1022   	; 0x6b2 <Mcp_Write>
	Mcp_Write(MCP_TXB0SIDL,(data->id % 0b1000) << 5);
     2b4:	f8 01       	movw	r30, r16
     2b6:	60 81       	ld	r22, Z
     2b8:	f0 e2       	ldi	r31, 0x20	; 32
     2ba:	6f 9f       	mul	r22, r31
     2bc:	b0 01       	movw	r22, r0
     2be:	11 24       	eor	r1, r1
     2c0:	82 e3       	ldi	r24, 0x32	; 50
     2c2:	f7 d1       	rcall	.+1006   	; 0x6b2 <Mcp_Write>
	
	Mcp_Write(MCP_TXB0DLC,data->length);
     2c4:	f8 01       	movw	r30, r16
     2c6:	61 81       	ldd	r22, Z+1	; 0x01
     2c8:	85 e3       	ldi	r24, 0x35	; 53
     2ca:	f3 d1       	rcall	.+998    	; 0x6b2 <Mcp_Write>
	
	for (uint8_t i = 0; i < data->length; i++)
     2cc:	f8 01       	movw	r30, r16
     2ce:	81 81       	ldd	r24, Z+1	; 0x01
     2d0:	88 23       	and	r24, r24
     2d2:	69 f0       	breq	.+26     	; 0x2ee <Can_Send_Msg+0x50>
     2d4:	c0 e0       	ldi	r28, 0x00	; 0
	{
		Mcp_Write(MCP_TXB0D0+i,data->data[i]);
     2d6:	f8 01       	movw	r30, r16
     2d8:	ec 0f       	add	r30, r28
     2da:	f1 1d       	adc	r31, r1
     2dc:	62 81       	ldd	r22, Z+2	; 0x02
     2de:	86 e3       	ldi	r24, 0x36	; 54
     2e0:	8c 0f       	add	r24, r28
     2e2:	e7 d1       	rcall	.+974    	; 0x6b2 <Mcp_Write>
	Mcp_Write(MCP_TXB0SIDH,data->id / 0b1000);
	Mcp_Write(MCP_TXB0SIDL,(data->id % 0b1000) << 5);
	
	Mcp_Write(MCP_TXB0DLC,data->length);
	
	for (uint8_t i = 0; i < data->length; i++)
     2e4:	cf 5f       	subi	r28, 0xFF	; 255
     2e6:	f8 01       	movw	r30, r16
     2e8:	81 81       	ldd	r24, Z+1	; 0x01
     2ea:	c8 17       	cp	r28, r24
	{
		Mcp_Write(MCP_TXB0D0+i,data->data[i]);
	}
	
	Mcp_Request_to_Send(0); //1
     2ec:	a0 f3       	brcs	.-24     	; 0x2d6 <Can_Send_Msg+0x38>
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	08 d2       	rcall	.+1040   	; 0x702 <Mcp_Request_to_Send>
}
     2f2:	cf 91       	pop	r28
     2f4:	1f 91       	pop	r17
     2f6:	0f 91       	pop	r16
     2f8:	08 95       	ret

000002fa <Can_Recieve_Msg>:

void Can_Recieve_Msg(can_data_t* data){
     2fa:	0f 93       	push	r16
     2fc:	1f 93       	push	r17
     2fe:	cf 93       	push	r28
     300:	8c 01       	movw	r16, r24
	//checks if msg arrived
	if (Mcp_Read(MCP_CANINTF) & 0x01){
     302:	8c e2       	ldi	r24, 0x2C	; 44
     304:	c9 d1       	rcall	.+914    	; 0x698 <Mcp_Read>
     306:	80 ff       	sbrs	r24, 0
     308:	26 c0       	rjmp	.+76     	; 0x356 <Can_Recieve_Msg+0x5c>
		//printf("VALID MESSAGE \n\r");
		uint8_t idhigh = Mcp_Read(MCP_RXB0SIDH);
     30a:	81 e6       	ldi	r24, 0x61	; 97
     30c:	c5 d1       	rcall	.+906    	; 0x698 <Mcp_Read>
     30e:	c8 2f       	mov	r28, r24
		uint8_t idlow = Mcp_Read(MCP_RXB0SIDL);
     310:	82 e6       	ldi	r24, 0x62	; 98
     312:	c2 d1       	rcall	.+900    	; 0x698 <Mcp_Read>
     314:	cc 0f       	add	r28, r28
		//organized idhigh as MSB, idlow as LSB
		data->id = (idhigh << 3)|(idlow >> 5);
     316:	cc 0f       	add	r28, r28
     318:	cc 0f       	add	r28, r28
     31a:	82 95       	swap	r24
     31c:	86 95       	lsr	r24
     31e:	87 70       	andi	r24, 0x07	; 7
     320:	8c 2b       	or	r24, r28
     322:	f8 01       	movw	r30, r16
     324:	80 83       	st	Z, r24
		
		data->length = Mcp_Read(MCP_RXB0DLC) & 0x0f;
     326:	85 e6       	ldi	r24, 0x65	; 101
     328:	b7 d1       	rcall	.+878    	; 0x698 <Mcp_Read>
     32a:	8f 70       	andi	r24, 0x0F	; 15
     32c:	f8 01       	movw	r30, r16
     32e:	81 83       	std	Z+1, r24	; 0x01
     330:	88 23       	and	r24, r24
		
		for (uint8_t i = 0; i < data->length; i++)
     332:	69 f0       	breq	.+26     	; 0x34e <Can_Recieve_Msg+0x54>
     334:	c0 e0       	ldi	r28, 0x00	; 0
		{
			data->data[i] = Mcp_Read(MCP_RXB0D0+i);
     336:	86 e6       	ldi	r24, 0x66	; 102
     338:	8c 0f       	add	r24, r28
     33a:	ae d1       	rcall	.+860    	; 0x698 <Mcp_Read>
     33c:	f8 01       	movw	r30, r16
     33e:	ec 0f       	add	r30, r28
     340:	f1 1d       	adc	r31, r1
     342:	82 83       	std	Z+2, r24	; 0x02
     344:	cf 5f       	subi	r28, 0xFF	; 255
		//organized idhigh as MSB, idlow as LSB
		data->id = (idhigh << 3)|(idlow >> 5);
		
		data->length = Mcp_Read(MCP_RXB0DLC) & 0x0f;
		
		for (uint8_t i = 0; i < data->length; i++)
     346:	f8 01       	movw	r30, r16
     348:	81 81       	ldd	r24, Z+1	; 0x01
     34a:	c8 17       	cp	r28, r24
     34c:	a0 f3       	brcs	.-24     	; 0x336 <Can_Recieve_Msg+0x3c>
		{
			data->data[i] = Mcp_Read(MCP_RXB0D0+i);
		}
		Mcp_Modify_Bit(MCP_CANINTF, 0b01, 0);
     34e:	40 e0       	ldi	r20, 0x00	; 0
     350:	61 e0       	ldi	r22, 0x01	; 1
     352:	8c e2       	ldi	r24, 0x2C	; 44
     354:	c2 d1       	rcall	.+900    	; 0x6da <Mcp_Modify_Bit>
     356:	cf 91       	pop	r28
	}
}
     358:	1f 91       	pop	r17
     35a:	0f 91       	pop	r16
     35c:	08 95       	ret

0000035e <Can_Handle_Data>:
     35e:	0a d1       	rcall	.+532    	; 0x574 <Encoder_Read_Data>

void Can_Handle_Data(void){

	pos = Encoder_Read_Data();
     360:	90 93 9f 02 	sts	0x029F, r25	; 0x80029f <pos+0x1>
     364:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <pos>
	Set_Power_and_Direction(Calculate_PID_Power(slider_pos, pos));
     368:	bc 01       	movw	r22, r24
     36a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <slider_pos>
     36e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <slider_pos+0x1>
     372:	64 d0       	rcall	.+200    	; 0x43c <Calculate_PID_Power>
     374:	e5 c0       	rjmp	.+458    	; 0x540 <Set_Power_and_Direction>
     376:	08 95       	ret

00000378 <Get_Shoot_Solenoid_Status>:
}

uint8_t Get_Shoot_Solenoid_Status(void)
{
	return shoot_solenoid_status;
}
     378:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <shoot_solenoid_status>
     37c:	08 95       	ret

0000037e <__vector_32>:

uint8_t counter = 0;
ISR(TIMER3_COMPA_vect){
     37e:	1f 92       	push	r1
     380:	0f 92       	push	r0
     382:	0f b6       	in	r0, 0x3f	; 63
     384:	0f 92       	push	r0
     386:	11 24       	eor	r1, r1
     388:	0b b6       	in	r0, 0x3b	; 59
     38a:	0f 92       	push	r0
     38c:	2f 93       	push	r18
     38e:	3f 93       	push	r19
     390:	4f 93       	push	r20
     392:	5f 93       	push	r21
     394:	6f 93       	push	r22
     396:	7f 93       	push	r23
     398:	8f 93       	push	r24
     39a:	9f 93       	push	r25
     39c:	af 93       	push	r26
     39e:	bf 93       	push	r27
     3a0:	ef 93       	push	r30
     3a2:	ff 93       	push	r31
	Can_Handle_Data();
     3a4:	dc df       	rcall	.-72     	; 0x35e <Can_Handle_Data>
	
	if (Get_Shot_Recently()){
     3a6:	44 d0       	rcall	.+136    	; 0x430 <Get_Shot_Recently>
     3a8:	88 23       	and	r24, r24
     3aa:	69 f0       	breq	.+26     	; 0x3c6 <__vector_32+0x48>
     3ac:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <__data_end>
		if (counter > 15) {
     3b0:	80 31       	cpi	r24, 0x10	; 16
     3b2:	20 f0       	brcs	.+8      	; 0x3bc <__vector_32+0x3e>
			Set_Shot_Recently(0);
     3b4:	80 e0       	ldi	r24, 0x00	; 0
     3b6:	3f d0       	rcall	.+126    	; 0x436 <Set_Shot_Recently>
     3b8:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <__data_end>
			counter = 0;
     3bc:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <__data_end>
		}
		counter ++;
     3c0:	8f 5f       	subi	r24, 0xFF	; 255
     3c2:	80 93 9c 02 	sts	0x029C, r24	; 0x80029c <__data_end>
     3c6:	ff 91       	pop	r31
	}
}
     3c8:	ef 91       	pop	r30
     3ca:	bf 91       	pop	r27
     3cc:	af 91       	pop	r26
     3ce:	9f 91       	pop	r25
     3d0:	8f 91       	pop	r24
     3d2:	7f 91       	pop	r23
     3d4:	6f 91       	pop	r22
     3d6:	5f 91       	pop	r21
     3d8:	4f 91       	pop	r20
     3da:	3f 91       	pop	r19
     3dc:	2f 91       	pop	r18
     3de:	0f 90       	pop	r0
     3e0:	0b be       	out	0x3b, r0	; 59
     3e2:	0f 90       	pop	r0
     3e4:	0f be       	out	0x3f, r0	; 63
     3e6:	0f 90       	pop	r0
     3e8:	1f 90       	pop	r1
     3ea:	18 95       	reti

000003ec <Set_Slide_Pos>:
     3ec:	90 e0       	ldi	r25, 0x00	; 0
void Set_Slide_Pos(uint8_t pos){
	slider_pos = pos;
     3ee:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <slider_pos+0x1>
     3f2:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <slider_pos>
     3f6:	08 95       	ret

000003f8 <set_shoot_solenoid_status>:
}
void set_shoot_solenoid_status(uint8_t state){
	shoot_solenoid_status = state;
     3f8:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <shoot_solenoid_status>
     3fc:	08 95       	ret

000003fe <Init_Solenoid>:
#include "include/solenoid.h"

uint8_t shot_recently = 0;

void Init_Solenoid(void){
	DDRE |=(1<<DDE4);
     3fe:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |=(1<<PINE4);
     400:	74 9a       	sbi	0x0e, 4	; 14
     402:	08 95       	ret

00000404 <Trigger_Solenoid>:
}

void Trigger_Solenoid(void){
	PORTE &= ~(1 << PINE4);
     404:	74 98       	cbi	0x0e, 4	; 14
     406:	08 95       	ret

00000408 <Disable_Solenoid>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     408:	2f ef       	ldi	r18, 0xFF	; 255
     40a:	81 ee       	ldi	r24, 0xE1	; 225
     40c:	94 e0       	ldi	r25, 0x04	; 4
     40e:	21 50       	subi	r18, 0x01	; 1
     410:	80 40       	sbci	r24, 0x00	; 0
     412:	90 40       	sbci	r25, 0x00	; 0
     414:	e1 f7       	brne	.-8      	; 0x40e <Disable_Solenoid+0x6>
     416:	00 c0       	rjmp	.+0      	; 0x418 <Disable_Solenoid+0x10>
     418:	00 00       	nop

}

void Disable_Solenoid(void){
	_delay_ms(100);
	PORTE |= (1 << PINE4);
     41a:	74 9a       	sbi	0x0e, 4	; 14
     41c:	8f e3       	ldi	r24, 0x3F	; 63
     41e:	9c e9       	ldi	r25, 0x9C	; 156
     420:	01 97       	sbiw	r24, 0x01	; 1
     422:	f1 f7       	brne	.-4      	; 0x420 <Disable_Solenoid+0x18>
     424:	00 c0       	rjmp	.+0      	; 0x426 <Disable_Solenoid+0x1e>
     426:	00 00       	nop
	_delay_ms(10);
	shot_recently = 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	80 93 a0 02 	sts	0x02A0, r24	; 0x8002a0 <shot_recently>
     42e:	08 95       	ret

00000430 <Get_Shot_Recently>:
}

uint8_t Get_Shot_Recently(void){
	return shot_recently;
}
     430:	80 91 a0 02 	lds	r24, 0x02A0	; 0x8002a0 <shot_recently>
     434:	08 95       	ret

00000436 <Set_Shot_Recently>:

void Set_Shot_Recently(uint8_t state){
	shot_recently = state;
     436:	80 93 a0 02 	sts	0x02A0, r24	; 0x8002a0 <shot_recently>
     43a:	08 95       	ret

0000043c <Calculate_PID_Power>:

uint8_t dummy_difficulty;



int16_t Calculate_PID_Power(int16_t slider_pos, int16_t pos){
     43c:	cf 92       	push	r12
     43e:	df 92       	push	r13
     440:	ef 92       	push	r14
     442:	ff 92       	push	r15
     444:	cf 93       	push	r28
     446:	df 93       	push	r29
     448:	6c 01       	movw	r12, r24
     44a:	7b 01       	movw	r14, r22
	
	//pos = Encoder_Read_Data();
	//scales the regulator according to the resolution provided by the encoder
	int16_t difference = abs(Read_Max_Left_Pos() - Read_Max_Right_Pos());
     44c:	1b d1       	rcall	.+566    	; 0x684 <Read_Max_Left_Pos>
     44e:	ec 01       	movw	r28, r24
     450:	1e d1       	rcall	.+572    	; 0x68e <Read_Max_Right_Pos>
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	
	//calculates error and checks if the regulator is inside the error margin
	if (abs(scaled_slider_ref - pos)<50){
     452:	9e 01       	movw	r18, r28
     454:	28 1b       	sub	r18, r24
     456:	39 0b       	sbc	r19, r25
     458:	c9 01       	movw	r24, r18
     45a:	99 23       	and	r25, r25
     45c:	24 f4       	brge	.+8      	; 0x466 <Calculate_PID_Power+0x2a>
     45e:	88 27       	eor	r24, r24
     460:	99 27       	eor	r25, r25
     462:	82 1b       	sub	r24, r18
     464:	93 0b       	sbc	r25, r19
     466:	6f ef       	ldi	r22, 0xFF	; 255
     468:	70 e0       	ldi	r23, 0x00	; 0
     46a:	52 d5       	rcall	.+2724   	; 0xf10 <__divmodhi4>
     46c:	6c 9d       	mul	r22, r12
     46e:	e0 01       	movw	r28, r0
     470:	6d 9d       	mul	r22, r13
     472:	d0 0d       	add	r29, r0
     474:	7c 9d       	mul	r23, r12
     476:	d0 0d       	add	r29, r0
     478:	11 24       	eor	r1, r1
     47a:	ce 19       	sub	r28, r14
     47c:	df 09       	sbc	r29, r15
     47e:	ce 01       	movw	r24, r28
     480:	c1 96       	adiw	r24, 0x31	; 49
     482:	83 36       	cpi	r24, 0x63	; 99
     484:	91 05       	cpc	r25, r1
     486:	58 f4       	brcc	.+22     	; 0x49e <Calculate_PID_Power+0x62>
		error = 0;
		integral = 0;
     488:	10 92 a1 02 	sts	0x02A1, r1	; 0x8002a1 <integral>
     48c:	10 92 a2 02 	sts	0x02A2, r1	; 0x8002a2 <integral+0x1>
     490:	10 92 a3 02 	sts	0x02A3, r1	; 0x8002a3 <integral+0x2>
     494:	10 92 a4 02 	sts	0x02A4, r1	; 0x8002a4 <integral+0x3>
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	
	//calculates error and checks if the regulator is inside the error margin
	if (abs(scaled_slider_ref - pos)<50){
		error = 0;
     498:	c0 e0       	ldi	r28, 0x00	; 0
     49a:	d0 e0       	ldi	r29, 0x00	; 0
     49c:	22 c0       	rjmp	.+68     	; 0x4e2 <Calculate_PID_Power+0xa6>
		integral = 0;
		}else{
		error = scaled_slider_ref - pos;
		integral = integral + error*dt;
     49e:	be 01       	movw	r22, r28
     4a0:	0d 2e       	mov	r0, r29
     4a2:	00 0c       	add	r0, r0
     4a4:	88 0b       	sbc	r24, r24
     4a6:	99 0b       	sbc	r25, r25
     4a8:	44 d4       	rcall	.+2184   	; 0xd32 <__floatsisf>
     4aa:	20 91 10 02 	lds	r18, 0x0210	; 0x800210 <dt>
     4ae:	30 91 11 02 	lds	r19, 0x0211	; 0x800211 <dt+0x1>
     4b2:	40 91 12 02 	lds	r20, 0x0212	; 0x800212 <dt+0x2>
     4b6:	50 91 13 02 	lds	r21, 0x0213	; 0x800213 <dt+0x3>
     4ba:	c7 d4       	rcall	.+2446   	; 0xe4a <__mulsf3>
     4bc:	9b 01       	movw	r18, r22
     4be:	ac 01       	movw	r20, r24
     4c0:	60 91 a1 02 	lds	r22, 0x02A1	; 0x8002a1 <integral>
     4c4:	70 91 a2 02 	lds	r23, 0x02A2	; 0x8002a2 <integral+0x1>
     4c8:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <integral+0x2>
     4cc:	90 91 a4 02 	lds	r25, 0x02A4	; 0x8002a4 <integral+0x3>
     4d0:	99 d3       	rcall	.+1842   	; 0xc04 <__addsf3>
     4d2:	60 93 a1 02 	sts	0x02A1, r22	; 0x8002a1 <integral>
     4d6:	70 93 a2 02 	sts	0x02A2, r23	; 0x8002a2 <integral+0x1>
     4da:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <integral+0x2>
     4de:	90 93 a4 02 	sts	0x02A4, r25	; 0x8002a4 <integral+0x3>
	}
	
	
	
	int16_t power_signed = Kp*error + Ki*integral;
	return power_signed;
     4e2:	20 91 a1 02 	lds	r18, 0x02A1	; 0x8002a1 <integral>
     4e6:	30 91 a2 02 	lds	r19, 0x02A2	; 0x8002a2 <integral+0x1>
     4ea:	40 91 a3 02 	lds	r20, 0x02A3	; 0x8002a3 <integral+0x2>
     4ee:	50 91 a4 02 	lds	r21, 0x02A4	; 0x8002a4 <integral+0x3>
     4f2:	60 91 08 02 	lds	r22, 0x0208	; 0x800208 <Ki>
     4f6:	70 91 09 02 	lds	r23, 0x0209	; 0x800209 <Ki+0x1>
     4fa:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <Ki+0x2>
     4fe:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <Ki+0x3>
     502:	a3 d4       	rcall	.+2374   	; 0xe4a <__mulsf3>
     504:	6b 01       	movw	r12, r22
     506:	7c 01       	movw	r14, r24
     508:	be 01       	movw	r22, r28
     50a:	dd 0f       	add	r29, r29
     50c:	88 0b       	sbc	r24, r24
     50e:	99 0b       	sbc	r25, r25
     510:	10 d4       	rcall	.+2080   	; 0xd32 <__floatsisf>
     512:	20 91 0c 02 	lds	r18, 0x020C	; 0x80020c <Kp>
     516:	30 91 0d 02 	lds	r19, 0x020D	; 0x80020d <Kp+0x1>
     51a:	40 91 0e 02 	lds	r20, 0x020E	; 0x80020e <Kp+0x2>
     51e:	50 91 0f 02 	lds	r21, 0x020F	; 0x80020f <Kp+0x3>
     522:	93 d4       	rcall	.+2342   	; 0xe4a <__mulsf3>
     524:	9b 01       	movw	r18, r22
     526:	ac 01       	movw	r20, r24
     528:	c7 01       	movw	r24, r14
     52a:	b6 01       	movw	r22, r12
     52c:	6b d3       	rcall	.+1750   	; 0xc04 <__addsf3>
     52e:	ce d3       	rcall	.+1948   	; 0xccc <__fixsfsi>
}
     530:	cb 01       	movw	r24, r22
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	ff 90       	pop	r15
     538:	ef 90       	pop	r14
     53a:	df 90       	pop	r13
     53c:	cf 90       	pop	r12
     53e:	08 95       	ret

00000540 <Set_Power_and_Direction>:

void Set_Power_and_Direction(int16_t power_signed){
	
	uint16_t power= 0;
	//decides power and direction, sets saturation for power
	if (power_signed > 0){
     540:	18 16       	cp	r1, r24
     542:	19 06       	cpc	r1, r25
     544:	4c f4       	brge	.+18     	; 0x558 <Set_Power_and_Direction+0x18>
		if(power_signed < 150){
     546:	86 39       	cpi	r24, 0x96	; 150
     548:	91 05       	cpc	r25, r1
     54a:	14 f4       	brge	.+4      	; 0x550 <Set_Power_and_Direction+0x10>
			power = power_signed;
     54c:	68 2f       	mov	r22, r24
     54e:	01 c0       	rjmp	.+2      	; 0x552 <Set_Power_and_Direction+0x12>
			}else{
			power = 150;
     550:	66 e9       	ldi	r22, 0x96	; 150
		}
		Motor_Direction(LEFT,power);
     552:	80 e0       	ldi	r24, 0x00	; 0
     554:	36 c1       	rjmp	.+620    	; 0x7c2 <Motor_Direction>
     556:	08 95       	ret
		}else{
		if(power_signed > -150){
     558:	8b 36       	cpi	r24, 0x6B	; 107
     55a:	2f ef       	ldi	r18, 0xFF	; 255
     55c:	92 07       	cpc	r25, r18
     55e:	2c f0       	brlt	.+10     	; 0x56a <Set_Power_and_Direction+0x2a>
			power = -power_signed;
     560:	66 27       	eor	r22, r22
     562:	77 27       	eor	r23, r23
     564:	68 1b       	sub	r22, r24
     566:	79 0b       	sbc	r23, r25
     568:	02 c0       	rjmp	.+4      	; 0x56e <Set_Power_and_Direction+0x2e>
			}else{
			power = 150;
     56a:	66 e9       	ldi	r22, 0x96	; 150
     56c:	70 e0       	ldi	r23, 0x00	; 0
		}
		Motor_Direction(RIGHT,power);
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	28 c1       	rjmp	.+592    	; 0x7c2 <Motor_Direction>
     572:	08 95       	ret

00000574 <Encoder_Read_Data>:

int16_t Encoder_Read_Data(void){
	int16_t result = 0;
	uint8_t low = 0;
	uint8_t high = 0;
	PORTH &= ~((1 << PINH5) | (1 << PINH3));
     574:	e2 e0       	ldi	r30, 0x02	; 2
     576:	f1 e0       	ldi	r31, 0x01	; 1
     578:	80 81       	ld	r24, Z
     57a:	87 7d       	andi	r24, 0xD7	; 215
     57c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     57e:	8f ee       	ldi	r24, 0xEF	; 239
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	01 97       	sbiw	r24, 0x01	; 1
     584:	f1 f7       	brne	.-4      	; 0x582 <Encoder_Read_Data+0xe>
     586:	00 c0       	rjmp	.+0      	; 0x588 <Encoder_Read_Data+0x14>
     588:	00 00       	nop
	_delay_us(60);
	high |= (PINK);
     58a:	a6 e0       	ldi	r26, 0x06	; 6
     58c:	b1 e0       	ldi	r27, 0x01	; 1
     58e:	2c 91       	ld	r18, X
	PORTH |= (1 << PINH3);
     590:	80 81       	ld	r24, Z
     592:	88 60       	ori	r24, 0x08	; 8
     594:	80 83       	st	Z, r24
     596:	8f ee       	ldi	r24, 0xEF	; 239
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	01 97       	sbiw	r24, 0x01	; 1
     59c:	f1 f7       	brne	.-4      	; 0x59a <Encoder_Read_Data+0x26>
     59e:	00 c0       	rjmp	.+0      	; 0x5a0 <Encoder_Read_Data+0x2c>
     5a0:	00 00       	nop
	_delay_us(60);
	low |= PINK;
     5a2:	8c 91       	ld	r24, X
	PORTH |=  (1 << PINH5);
     5a4:	90 81       	ld	r25, Z
     5a6:	90 62       	ori	r25, 0x20	; 32
     5a8:	90 83       	st	Z, r25
	result = (int16_t)((high << 8) | low);
	return result;
     5aa:	90 e0       	ldi	r25, 0x00	; 0
}
     5ac:	92 2b       	or	r25, r18
     5ae:	08 95       	ret

000005b0 <Encoder_Calibrate>:

void Encoder_Calibrate(void){
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
	//calibrates encoder in order to make the PI-regulator
	TCCR3B &= ~((1 << CS02)|(1 << CS30));
     5b4:	c1 e9       	ldi	r28, 0x91	; 145
     5b6:	d0 e0       	ldi	r29, 0x00	; 0
     5b8:	88 81       	ld	r24, Y
     5ba:	8a 7f       	andi	r24, 0xFA	; 250
     5bc:	88 83       	st	Y, r24
	Motor_Direction(RIGHT, 90);
     5be:	6a e5       	ldi	r22, 0x5A	; 90
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	ff d0       	rcall	.+510    	; 0x7c2 <Motor_Direction>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5c4:	2f ef       	ldi	r18, 0xFF	; 255
     5c6:	83 ed       	ldi	r24, 0xD3	; 211
     5c8:	90 e3       	ldi	r25, 0x30	; 48
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	80 40       	sbci	r24, 0x00	; 0
     5ce:	90 40       	sbci	r25, 0x00	; 0
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <Encoder_Calibrate+0x1a>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <Encoder_Calibrate+0x24>
     5d4:	00 00       	nop
	_delay_ms(1000);
	Motor_Direction(LEFT, 90);
     5d6:	6a e5       	ldi	r22, 0x5A	; 90
     5d8:	80 e0       	ldi	r24, 0x00	; 0
     5da:	f3 d0       	rcall	.+486    	; 0x7c2 <Motor_Direction>
     5dc:	2f ef       	ldi	r18, 0xFF	; 255
     5de:	83 ed       	ldi	r24, 0xD3	; 211
     5e0:	90 e3       	ldi	r25, 0x30	; 48
     5e2:	21 50       	subi	r18, 0x01	; 1
     5e4:	80 40       	sbci	r24, 0x00	; 0
     5e6:	90 40       	sbci	r25, 0x00	; 0
     5e8:	e1 f7       	brne	.-8      	; 0x5e2 <Encoder_Calibrate+0x32>
     5ea:	00 c0       	rjmp	.+0      	; 0x5ec <Encoder_Calibrate+0x3c>
     5ec:	00 00       	nop
	_delay_ms(1000);
	Motor_Direction(STOP,90);
     5ee:	6a e5       	ldi	r22, 0x5A	; 90
     5f0:	82 e0       	ldi	r24, 0x02	; 2
     5f2:	e7 d0       	rcall	.+462    	; 0x7c2 <Motor_Direction>
     5f4:	2f ef       	ldi	r18, 0xFF	; 255
     5f6:	81 ee       	ldi	r24, 0xE1	; 225
     5f8:	94 e0       	ldi	r25, 0x04	; 4
     5fa:	21 50       	subi	r18, 0x01	; 1
     5fc:	80 40       	sbci	r24, 0x00	; 0
     5fe:	90 40       	sbci	r25, 0x00	; 0
     600:	e1 f7       	brne	.-8      	; 0x5fa <Encoder_Calibrate+0x4a>
     602:	00 c0       	rjmp	.+0      	; 0x604 <Encoder_Calibrate+0x54>
	_delay_ms(100);
	max_left_pos = Encoder_Read_Data();
     604:	00 00       	nop
     606:	b6 df       	rcall	.-148    	; 0x574 <Encoder_Read_Data>
     608:	90 93 a8 02 	sts	0x02A8, r25	; 0x8002a8 <max_left_pos+0x1>
     60c:	80 93 a7 02 	sts	0x02A7, r24	; 0x8002a7 <max_left_pos>
	Motor_Direction(RIGHT, 100);
     610:	64 e6       	ldi	r22, 0x64	; 100
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	d6 d0       	rcall	.+428    	; 0x7c2 <Motor_Direction>
     616:	2f ef       	ldi	r18, 0xFF	; 255
     618:	83 ed       	ldi	r24, 0xD3	; 211
     61a:	90 e3       	ldi	r25, 0x30	; 48
     61c:	21 50       	subi	r18, 0x01	; 1
     61e:	80 40       	sbci	r24, 0x00	; 0
     620:	90 40       	sbci	r25, 0x00	; 0
     622:	e1 f7       	brne	.-8      	; 0x61c <Encoder_Calibrate+0x6c>
     624:	00 c0       	rjmp	.+0      	; 0x626 <Encoder_Calibrate+0x76>
	_delay_ms(1000);
	Motor_Direction(STOP,0);
     626:	00 00       	nop
     628:	60 e0       	ldi	r22, 0x00	; 0
     62a:	82 e0       	ldi	r24, 0x02	; 2
     62c:	ca d0       	rcall	.+404    	; 0x7c2 <Motor_Direction>
     62e:	2f ef       	ldi	r18, 0xFF	; 255
     630:	81 ee       	ldi	r24, 0xE1	; 225
     632:	94 e0       	ldi	r25, 0x04	; 4
     634:	21 50       	subi	r18, 0x01	; 1
     636:	80 40       	sbci	r24, 0x00	; 0
     638:	90 40       	sbci	r25, 0x00	; 0
     63a:	e1 f7       	brne	.-8      	; 0x634 <Encoder_Calibrate+0x84>
     63c:	00 c0       	rjmp	.+0      	; 0x63e <Encoder_Calibrate+0x8e>
	_delay_ms(100);
	max_right_pos = Encoder_Read_Data();
     63e:	00 00       	nop
     640:	99 df       	rcall	.-206    	; 0x574 <Encoder_Read_Data>
     642:	90 93 a6 02 	sts	0x02A6, r25	; 0x8002a6 <max_right_pos+0x1>
     646:	80 93 a5 02 	sts	0x02A5, r24	; 0x8002a5 <max_right_pos>
	TCCR3B |= (1 << CS02)|(1 << CS30);
     64a:	88 81       	ld	r24, Y
     64c:	85 60       	ori	r24, 0x05	; 5
     64e:	88 83       	st	Y, r24
	printf("\n\n\rcalibration done, max left value: %i, max right value: %i\n\r",max_left_pos,max_right_pos);
     650:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <max_right_pos+0x1>
     654:	8f 93       	push	r24
     656:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <max_right_pos>
     65a:	8f 93       	push	r24
     65c:	80 91 a8 02 	lds	r24, 0x02A8	; 0x8002a8 <max_left_pos+0x1>
     660:	8f 93       	push	r24
     662:	80 91 a7 02 	lds	r24, 0x02A7	; 0x8002a7 <max_left_pos>
     666:	8f 93       	push	r24
     668:	85 e1       	ldi	r24, 0x15	; 21
     66a:	92 e0       	ldi	r25, 0x02	; 2
     66c:	9f 93       	push	r25
     66e:	8f 93       	push	r24
     670:	d7 d4       	rcall	.+2478   	; 0x1020 <printf>
}
     672:	0f 90       	pop	r0
     674:	0f 90       	pop	r0
     676:	0f 90       	pop	r0
     678:	0f 90       	pop	r0
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
     67e:	df 91       	pop	r29
     680:	cf 91       	pop	r28
     682:	08 95       	ret

00000684 <Read_Max_Left_Pos>:

int16_t Read_Max_Left_Pos(void){
	return max_left_pos;
}
     684:	80 91 a7 02 	lds	r24, 0x02A7	; 0x8002a7 <max_left_pos>
     688:	90 91 a8 02 	lds	r25, 0x02A8	; 0x8002a8 <max_left_pos+0x1>
     68c:	08 95       	ret

0000068e <Read_Max_Right_Pos>:
int16_t Read_Max_Right_Pos(void){
	return max_right_pos;
     68e:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <max_right_pos>
     692:	90 91 a6 02 	lds	r25, 0x02A6	; 0x8002a6 <max_right_pos+0x1>
     696:	08 95       	ret

00000698 <Mcp_Read>:
#include "include/MCP2515.h"
#include "include/spi.h"
#include <avr/interrupt.h>
#include <avr/io.h>

uint8_t Mcp_Read(uint8_t addr){
     698:	cf 93       	push	r28
     69a:	c8 2f       	mov	r28, r24
	uint8_t result;
	
	Slave_Enable();
     69c:	bd d0       	rcall	.+378    	; 0x818 <Slave_Enable>
	
	Spi_Write(MCP_READ);
     69e:	83 e0       	ldi	r24, 0x03	; 3
     6a0:	af d0       	rcall	.+350    	; 0x800 <Spi_Write>
	Spi_Write(addr);
     6a2:	8c 2f       	mov	r24, r28
     6a4:	ad d0       	rcall	.+346    	; 0x800 <Spi_Write>
	result = Spi_Read();
     6a6:	b1 d0       	rcall	.+354    	; 0x80a <Spi_Read>
     6a8:	c8 2f       	mov	r28, r24
     6aa:	b8 d0       	rcall	.+368    	; 0x81c <Slave_Deselect>
	
	Slave_Deselect();
     6ac:	8c 2f       	mov	r24, r28
     6ae:	cf 91       	pop	r28
	return result;
}
     6b0:	08 95       	ret

000006b2 <Mcp_Write>:
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29

void Mcp_Write(uint8_t addr, uint8_t data){
     6b6:	d8 2f       	mov	r29, r24
     6b8:	c6 2f       	mov	r28, r22
	Slave_Enable();
     6ba:	ae d0       	rcall	.+348    	; 0x818 <Slave_Enable>
	Spi_Write(MCP_WRITE);
     6bc:	82 e0       	ldi	r24, 0x02	; 2
     6be:	a0 d0       	rcall	.+320    	; 0x800 <Spi_Write>
	Spi_Write(addr);
     6c0:	8d 2f       	mov	r24, r29
     6c2:	9e d0       	rcall	.+316    	; 0x800 <Spi_Write>
	Spi_Write(data);
     6c4:	8c 2f       	mov	r24, r28
     6c6:	9c d0       	rcall	.+312    	; 0x800 <Spi_Write>
     6c8:	a9 d0       	rcall	.+338    	; 0x81c <Slave_Deselect>
	Slave_Deselect();
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
}
     6ce:	08 95       	ret

000006d0 <Mcp_Reset>:
     6d0:	a3 d0       	rcall	.+326    	; 0x818 <Slave_Enable>
     6d2:	80 ec       	ldi	r24, 0xC0	; 192

void Mcp_Reset(void){
	Slave_Enable();
	Spi_Write(MCP_RESET);
	Slave_Deselect();
     6d4:	95 d0       	rcall	.+298    	; 0x800 <Spi_Write>
     6d6:	a2 c0       	rjmp	.+324    	; 0x81c <Slave_Deselect>
     6d8:	08 95       	ret

000006da <Mcp_Modify_Bit>:
}

void Mcp_Modify_Bit(uint8_t addr, uint8_t mask, uint8_t data){
     6da:	1f 93       	push	r17
     6dc:	cf 93       	push	r28
     6de:	df 93       	push	r29
     6e0:	18 2f       	mov	r17, r24
     6e2:	d6 2f       	mov	r29, r22
     6e4:	c4 2f       	mov	r28, r20
	//Function to modify ONE specific bit in an adress
	Slave_Enable();
     6e6:	98 d0       	rcall	.+304    	; 0x818 <Slave_Enable>
	Spi_Write(MCP_BITMOD);
     6e8:	85 e0       	ldi	r24, 0x05	; 5
     6ea:	8a d0       	rcall	.+276    	; 0x800 <Spi_Write>
	Spi_Write(addr);
     6ec:	81 2f       	mov	r24, r17
     6ee:	88 d0       	rcall	.+272    	; 0x800 <Spi_Write>
	Spi_Write(mask);
     6f0:	8d 2f       	mov	r24, r29
	Spi_Write(data);
     6f2:	86 d0       	rcall	.+268    	; 0x800 <Spi_Write>
     6f4:	8c 2f       	mov	r24, r28
     6f6:	84 d0       	rcall	.+264    	; 0x800 <Spi_Write>
	Slave_Deselect();
     6f8:	91 d0       	rcall	.+290    	; 0x81c <Slave_Deselect>
     6fa:	df 91       	pop	r29
}
     6fc:	cf 91       	pop	r28
     6fe:	1f 91       	pop	r17
     700:	08 95       	ret

00000702 <Mcp_Request_to_Send>:
     702:	cf 93       	push	r28

void Mcp_Request_to_Send(uint8_t buffer){
     704:	c8 2f       	mov	r28, r24
	Slave_Enable();
     706:	88 d0       	rcall	.+272    	; 0x818 <Slave_Enable>
	Spi_Write(0x80 | (1<< buffer));
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	02 c0       	rjmp	.+4      	; 0x712 <Mcp_Request_to_Send+0x10>
     70e:	88 0f       	add	r24, r24
     710:	99 1f       	adc	r25, r25
     712:	ca 95       	dec	r28
     714:	e2 f7       	brpl	.-8      	; 0x70e <Mcp_Request_to_Send+0xc>
     716:	80 68       	ori	r24, 0x80	; 128
	Slave_Deselect();
     718:	73 d0       	rcall	.+230    	; 0x800 <Spi_Write>
     71a:	80 d0       	rcall	.+256    	; 0x81c <Slave_Deselect>
}
     71c:	cf 91       	pop	r28
     71e:	08 95       	ret

00000720 <__vector_1>:



ISR(INT0_vect){
     720:	1f 92       	push	r1
     722:	0f 92       	push	r0
     724:	0f b6       	in	r0, 0x3f	; 63
     726:	0f 92       	push	r0
     728:	11 24       	eor	r1, r1
}
     72a:	0f 90       	pop	r0
     72c:	0f be       	out	0x3f, r0	; 63
     72e:	0f 90       	pop	r0
     730:	1f 90       	pop	r1
     732:	18 95       	reti

00000734 <Motor_Reset>:
}



void Motor_Reset(void){
	PORTH &= ~(1 << PINH6);
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	f1 e0       	ldi	r31, 0x01	; 1
     738:	80 81       	ld	r24, Z
     73a:	8f 7b       	andi	r24, 0xBF	; 191
     73c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     73e:	8f e1       	ldi	r24, 0x1F	; 31
     740:	93 e0       	ldi	r25, 0x03	; 3
     742:	01 97       	sbiw	r24, 0x01	; 1
     744:	f1 f7       	brne	.-4      	; 0x742 <Motor_Reset+0xe>
     746:	00 c0       	rjmp	.+0      	; 0x748 <Motor_Reset+0x14>
     748:	00 00       	nop
	_delay_us(200);
	PORTH |= (1 << PINH6);
     74a:	80 81       	ld	r24, Z
     74c:	80 64       	ori	r24, 0x40	; 64
     74e:	80 83       	st	Z, r24
     750:	08 95       	ret

00000752 <Motor_Init>:
#include <util/delay.h>
#include <stdio.h>
#include <avr/io.h>

void Motor_Init(void){
	DDRH |= (1 << DDH1)| (1 << DDH4)| (1 << DDH5) |(1 << DDH6) | (1 << DDH3) ;
     752:	e1 e0       	ldi	r30, 0x01	; 1
     754:	f1 e0       	ldi	r31, 0x01	; 1
     756:	80 81       	ld	r24, Z
     758:	8a 67       	ori	r24, 0x7A	; 122
     75a:	80 83       	st	Z, r24
	PORTH |= (1 << PINH4);
     75c:	e2 e0       	ldi	r30, 0x02	; 2
     75e:	f1 e0       	ldi	r31, 0x01	; 1
     760:	80 81       	ld	r24, Z
     762:	80 61       	ori	r24, 0x10	; 16
     764:	80 83       	st	Z, r24
	DDRD |= ((1 << DDD0) | (1 << DDD1));
     766:	8a b1       	in	r24, 0x0a	; 10
     768:	83 60       	ori	r24, 0x03	; 3
     76a:	8a b9       	out	0x0a, r24	; 10
	Motor_Reset();
     76c:	e3 df       	rcall	.-58     	; 0x734 <Motor_Reset>
	DDRK = 0x00;
     76e:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	TWI_Master_Initialise();
     772:	c0 c0       	rjmp	.+384    	; 0x8f4 <TWI_Master_Initialise>
     774:	08 95       	ret

00000776 <DAC_Send>:
		DAC_Send(0);
	}
}


void DAC_Send(uint8_t data) {
     776:	cf 93       	push	r28
     778:	df 93       	push	r29
     77a:	00 d0       	rcall	.+0      	; 0x77c <DAC_Send+0x6>
     77c:	cd b7       	in	r28, 0x3d	; 61
     77e:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     780:	9e e5       	ldi	r25, 0x5E	; 94
     782:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     784:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     786:	8b 83       	std	Y+3, r24	; 0x03
	
	uint8_t a = TWI_Start_Transceiver_With_Data(message, 3);
     788:	63 e0       	ldi	r22, 0x03	; 3
     78a:	ce 01       	movw	r24, r28
     78c:	01 96       	adiw	r24, 0x01	; 1
     78e:	bc d0       	rcall	.+376    	; 0x908 <TWI_Start_Transceiver_With_Data>
     790:	e7 ec       	ldi	r30, 0xC7	; 199
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	31 97       	sbiw	r30, 0x01	; 1
     796:	f1 f7       	brne	.-4      	; 0x794 <DAC_Send+0x1e>
     798:	00 c0       	rjmp	.+0      	; 0x79a <DAC_Send+0x24>
     79a:	00 00       	nop
	_delay_us(50);
	if (a != 0xf8)
     79c:	88 3f       	cpi	r24, 0xF8	; 248
     79e:	59 f0       	breq	.+22     	; 0x7b6 <DAC_Send+0x40>
	{
		printf("err = 0x%x\n\r",a);
     7a0:	1f 92       	push	r1
     7a2:	8f 93       	push	r24
     7a4:	84 e5       	ldi	r24, 0x54	; 84
     7a6:	92 e0       	ldi	r25, 0x02	; 2
     7a8:	9f 93       	push	r25
     7aa:	8f 93       	push	r24
     7ac:	39 d4       	rcall	.+2162   	; 0x1020 <printf>
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
     7b2:	0f 90       	pop	r0
     7b4:	0f 90       	pop	r0
	}
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
     7ba:	0f 90       	pop	r0
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	08 95       	ret

000007c2 <Motor_Direction>:
	PORTH |= (1 << PINH6);
}

void Motor_Direction(uint8_t dir,uint8_t speed)
{
	if(dir == LEFT){
     7c2:	81 11       	cpse	r24, r1
     7c4:	08 c0       	rjmp	.+16     	; 0x7d6 <Motor_Direction+0x14>
		PORTH &= ~(1 << PINH1);
     7c6:	e2 e0       	ldi	r30, 0x02	; 2
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	80 81       	ld	r24, Z
     7cc:	8d 7f       	andi	r24, 0xFD	; 253
     7ce:	80 83       	st	Z, r24
		DAC_Send(speed);
     7d0:	86 2f       	mov	r24, r22
     7d2:	d1 cf       	rjmp	.-94     	; 0x776 <DAC_Send>
     7d4:	08 95       	ret
	}
	else if(dir == RIGHT){
     7d6:	81 30       	cpi	r24, 0x01	; 1
     7d8:	41 f4       	brne	.+16     	; 0x7ea <Motor_Direction+0x28>
		PORTH |= (1 << PINH1);
     7da:	e2 e0       	ldi	r30, 0x02	; 2
     7dc:	f1 e0       	ldi	r31, 0x01	; 1
     7de:	80 81       	ld	r24, Z
     7e0:	82 60       	ori	r24, 0x02	; 2
     7e2:	80 83       	st	Z, r24
		DAC_Send(speed);
     7e4:	86 2f       	mov	r24, r22
     7e6:	c7 cf       	rjmp	.-114    	; 0x776 <DAC_Send>
     7e8:	08 95       	ret
	}else{
		DAC_Send(0);
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	c4 cf       	rjmp	.-120    	; 0x776 <DAC_Send>
     7ee:	08 95       	ret

000007f0 <Spi_Init>:
#include <avr/io.h>
#include <stdio.h>
#include "include/spi.h"

void Spi_Init(void){
	DDRB |= (1 << PINB0)|(1 << PINB7)|(1 << PINB2)|(1 << PINB1); // setting ss, mosi and sck as output
     7f0:	84 b1       	in	r24, 0x04	; 4
     7f2:	87 68       	ori	r24, 0x87	; 135
     7f4:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PINB3);	// setting miso as input
     7f6:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1 << SPR0); // enable SPI and selectiong master mode
     7f8:	8c b5       	in	r24, 0x2c	; 44
     7fa:	81 65       	ori	r24, 0x51	; 81
     7fc:	8c bd       	out	0x2c, r24	; 44
     7fe:	08 95       	ret

00000800 <Spi_Write>:
}
	
void Spi_Write(uint8_t data){
	SPDR = data;
     800:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     802:	0d b4       	in	r0, 0x2d	; 45
     804:	07 fe       	sbrs	r0, 7
     806:	fd cf       	rjmp	.-6      	; 0x802 <Spi_Write+0x2>
}
     808:	08 95       	ret

0000080a <Spi_Read>:

uint8_t Spi_Read(void){
	SPDR = 0xaa;
     80a:	8a ea       	ldi	r24, 0xAA	; 170
     80c:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     80e:	0d b4       	in	r0, 0x2d	; 45
     810:	07 fe       	sbrs	r0, 7
     812:	fd cf       	rjmp	.-6      	; 0x80e <Spi_Read+0x4>
	return SPDR;
     814:	8e b5       	in	r24, 0x2e	; 46
}
     816:	08 95       	ret

00000818 <Slave_Enable>:

void Slave_Enable(void){
	PORTB &= ~(1 << PINB7);
     818:	2f 98       	cbi	0x05, 7	; 5
     81a:	08 95       	ret

0000081c <Slave_Deselect>:
}

void Slave_Deselect(void){
	PORTB |= (1 << PINB7);
     81c:	2f 9a       	sbi	0x05, 7	; 5
     81e:	08 95       	ret

00000820 <Timer_Init>:
#include "include/timer.h"
#include <stdio.h>

void Timer_Init(void){	
	//Timer 0:
	TCCR0A |= (1 << WGM01);
     820:	84 b5       	in	r24, 0x24	; 36
     822:	82 60       	ori	r24, 0x02	; 2
     824:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1 << CS02) | (1 << CS00);
     826:	85 b5       	in	r24, 0x25	; 37
     828:	85 60       	ori	r24, 0x05	; 5
     82a:	85 bd       	out	0x25, r24	; 37
	OCR0A = 127;
     82c:	8f e7       	ldi	r24, 0x7F	; 127
     82e:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1 << OCIE0A);
     830:	ee e6       	ldi	r30, 0x6E	; 110
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	80 81       	ld	r24, Z
     836:	82 60       	ori	r24, 0x02	; 2
     838:	80 83       	st	Z, r24
	
	
	//Timer 1: clear OC1A (channel A) on compare match, use fast PWM, OCR used as TOP, prescaler to 8
	TCCR1A |= (1 << COM1A1) | (1 << WGM11) /*| (1 << WGM10)*/;
     83a:	e0 e8       	ldi	r30, 0x80	; 128
     83c:	f0 e0       	ldi	r31, 0x00	; 0
     83e:	80 81       	ld	r24, Z
     840:	82 68       	ori	r24, 0x82	; 130
     842:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS10) | (1 << CS11);
     844:	e1 e8       	ldi	r30, 0x81	; 129
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	80 81       	ld	r24, Z
     84a:	8b 61       	ori	r24, 0x1B	; 27
     84c:	80 83       	st	Z, r24
	ICR1 = 5000;
     84e:	88 e8       	ldi	r24, 0x88	; 136
     850:	93 e1       	ldi	r25, 0x13	; 19
     852:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     856:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	OCR1A = 300;
     85a:	8c e2       	ldi	r24, 0x2C	; 44
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     862:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
	
	//timer 3:
	TCCR3A |= (1 << WGM31);
     866:	e0 e9       	ldi	r30, 0x90	; 144
     868:	f0 e0       	ldi	r31, 0x00	; 0
     86a:	80 81       	ld	r24, Z
     86c:	82 60       	ori	r24, 0x02	; 2
     86e:	80 83       	st	Z, r24
	TCCR3B |= (1 << CS32)|(1 << CS30);
     870:	e1 e9       	ldi	r30, 0x91	; 145
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	80 81       	ld	r24, Z
     876:	85 60       	ori	r24, 0x05	; 5
     878:	80 83       	st	Z, r24
	OCR3A = 250;
     87a:	8a ef       	ldi	r24, 0xFA	; 250
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     882:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
	TIMSK3 |= (1 << OCIE3A);
     886:	e1 e7       	ldi	r30, 0x71	; 113
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	82 60       	ori	r24, 0x02	; 2
     88e:	80 83       	st	Z, r24
     890:	08 95       	ret

00000892 <Timer_1_Set_Top>:
}

void Timer_1_Set_Top(uint16_t top_val){
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);
     892:	46 e0       	ldi	r20, 0x06	; 6
     894:	9c 01       	movw	r18, r24
     896:	42 9f       	mul	r20, r18
     898:	c0 01       	movw	r24, r0
     89a:	43 9f       	mul	r20, r19
     89c:	90 0d       	add	r25, r0
     89e:	92 1b       	sub	r25, r18
     8a0:	11 24       	eor	r1, r1
     8a2:	9c 01       	movw	r18, r24
     8a4:	2a 5f       	subi	r18, 0xFA	; 250
     8a6:	36 40       	sbci	r19, 0x06	; 6
     8a8:	36 95       	lsr	r19
     8aa:	27 95       	ror	r18
     8ac:	a9 ec       	ldi	r26, 0xC9	; 201
     8ae:	b4 e0       	ldi	r27, 0x04	; 4
     8b0:	4a d3       	rcall	.+1684   	; 0xf46 <__umulhisi3>
     8b2:	96 95       	lsr	r25
     8b4:	87 95       	ror	r24
     8b6:	8f 51       	subi	r24, 0x1F	; 31
     8b8:	9f 4f       	sbci	r25, 0xFF	; 255
	//printf("%u   \r",x);
	if (x <= 225)
     8ba:	82 3e       	cpi	r24, 0xE2	; 226
     8bc:	91 05       	cpc	r25, r1
     8be:	38 f0       	brcs	.+14     	; 0x8ce <Timer_1_Set_Top+0x3c>
	{
		x = 225;
	}else if (x >= 520)
     8c0:	88 30       	cpi	r24, 0x08	; 8
     8c2:	32 e0       	ldi	r19, 0x02	; 2
     8c4:	93 07       	cpc	r25, r19
     8c6:	28 f0       	brcs	.+10     	; 0x8d2 <Timer_1_Set_Top+0x40>
	{
		x = 520;
     8c8:	88 e0       	ldi	r24, 0x08	; 8
     8ca:	92 e0       	ldi	r25, 0x02	; 2
     8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <Timer_1_Set_Top+0x40>
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);
	//printf("%u   \r",x);
	if (x <= 225)
	{
		x = 225;
     8ce:	81 ee       	ldi	r24, 0xE1	; 225
     8d0:	90 e0       	ldi	r25, 0x00	; 0
	}else if (x >= 520)
	{
		x = 520;
	}
	
	OCR1A = x;
     8d2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     8d6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     8da:	08 95       	ret

000008dc <timer_3_off>:
}

void timer_3_off(void){
	TCCR3B &= ~((1 << CS32)|(1 << CS30));
     8dc:	e1 e9       	ldi	r30, 0x91	; 145
     8de:	f0 e0       	ldi	r31, 0x00	; 0
     8e0:	80 81       	ld	r24, Z
     8e2:	8a 7f       	andi	r24, 0xFA	; 250
     8e4:	80 83       	st	Z, r24
     8e6:	08 95       	ret

000008e8 <timer_3_on>:
}

void timer_3_on(void){
	TCCR3B |= (1 << CS32)|(1 << CS30);
     8e8:	e1 e9       	ldi	r30, 0x91	; 145
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
     8ec:	80 81       	ld	r24, Z
     8ee:	85 60       	ori	r24, 0x05	; 5
     8f0:	80 83       	st	Z, r24
     8f2:	08 95       	ret

000008f4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     8f4:	8c e0       	ldi	r24, 0x0C	; 12
     8f6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     8fa:	8f ef       	ldi	r24, 0xFF	; 255
     8fc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     900:	84 e0       	ldi	r24, 0x04	; 4
     902:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     906:	08 95       	ret

00000908 <TWI_Start_Transceiver_With_Data>:
     908:	dc 01       	movw	r26, r24
     90a:	ec eb       	ldi	r30, 0xBC	; 188
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	90 81       	ld	r25, Z
     910:	90 fd       	sbrc	r25, 0
     912:	fd cf       	rjmp	.-6      	; 0x90e <TWI_Start_Transceiver_With_Data+0x6>
     914:	60 93 ab 02 	sts	0x02AB, r22	; 0x8002ab <TWI_msgSize>
     918:	8c 91       	ld	r24, X
     91a:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <TWI_buf>
     91e:	80 fd       	sbrc	r24, 0
     920:	0c c0       	rjmp	.+24     	; 0x93a <TWI_Start_Transceiver_With_Data+0x32>
     922:	62 30       	cpi	r22, 0x02	; 2
     924:	50 f0       	brcs	.+20     	; 0x93a <TWI_Start_Transceiver_With_Data+0x32>
     926:	fd 01       	movw	r30, r26
     928:	31 96       	adiw	r30, 0x01	; 1
     92a:	ad ea       	ldi	r26, 0xAD	; 173
     92c:	b2 e0       	ldi	r27, 0x02	; 2
     92e:	81 e0       	ldi	r24, 0x01	; 1
     930:	91 91       	ld	r25, Z+
     932:	9d 93       	st	X+, r25
     934:	8f 5f       	subi	r24, 0xFF	; 255
     936:	68 13       	cpse	r22, r24
     938:	fb cf       	rjmp	.-10     	; 0x930 <TWI_Start_Transceiver_With_Data+0x28>
     93a:	10 92 aa 02 	sts	0x02AA, r1	; 0x8002aa <TWI_statusReg>
     93e:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <TWI_state>
     942:	98 ef       	ldi	r25, 0xF8	; 248
     944:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <TWI_state>
     948:	95 ea       	ldi	r25, 0xA5	; 165
     94a:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     94e:	08 95       	ret

00000950 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     950:	1f 92       	push	r1
     952:	0f 92       	push	r0
     954:	0f b6       	in	r0, 0x3f	; 63
     956:	0f 92       	push	r0
     958:	11 24       	eor	r1, r1
     95a:	0b b6       	in	r0, 0x3b	; 59
     95c:	0f 92       	push	r0
     95e:	2f 93       	push	r18
     960:	3f 93       	push	r19
     962:	8f 93       	push	r24
     964:	9f 93       	push	r25
     966:	af 93       	push	r26
     968:	bf 93       	push	r27
     96a:	ef 93       	push	r30
     96c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     96e:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     972:	8e 2f       	mov	r24, r30
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	fc 01       	movw	r30, r24
     978:	38 97       	sbiw	r30, 0x08	; 8
     97a:	e1 35       	cpi	r30, 0x51	; 81
     97c:	f1 05       	cpc	r31, r1
     97e:	08 f0       	brcs	.+2      	; 0x982 <__vector_39+0x32>
     980:	57 c0       	rjmp	.+174    	; 0xa30 <__vector_39+0xe0>
     982:	88 27       	eor	r24, r24
     984:	ee 58       	subi	r30, 0x8E	; 142
     986:	ff 4f       	sbci	r31, 0xFF	; 255
     988:	8f 4f       	sbci	r24, 0xFF	; 255
     98a:	d5 c2       	rjmp	.+1450   	; 0xf36 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     98c:	10 92 a9 02 	sts	0x02A9, r1	; 0x8002a9 <TWI_bufPtr.1673>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     990:	e0 91 a9 02 	lds	r30, 0x02A9	; 0x8002a9 <TWI_bufPtr.1673>
     994:	80 91 ab 02 	lds	r24, 0x02AB	; 0x8002ab <TWI_msgSize>
     998:	e8 17       	cp	r30, r24
     99a:	70 f4       	brcc	.+28     	; 0x9b8 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	8e 0f       	add	r24, r30
     9a0:	80 93 a9 02 	sts	0x02A9, r24	; 0x8002a9 <TWI_bufPtr.1673>
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	e4 55       	subi	r30, 0x54	; 84
     9a8:	fd 4f       	sbci	r31, 0xFD	; 253
     9aa:	80 81       	ld	r24, Z
     9ac:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9b0:	85 e8       	ldi	r24, 0x85	; 133
     9b2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9b6:	43 c0       	rjmp	.+134    	; 0xa3e <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     9b8:	80 91 aa 02 	lds	r24, 0x02AA	; 0x8002aa <TWI_statusReg>
     9bc:	81 60       	ori	r24, 0x01	; 1
     9be:	80 93 aa 02 	sts	0x02AA, r24	; 0x8002aa <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9c2:	84 e9       	ldi	r24, 0x94	; 148
     9c4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9c8:	3a c0       	rjmp	.+116    	; 0xa3e <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     9ca:	e0 91 a9 02 	lds	r30, 0x02A9	; 0x8002a9 <TWI_bufPtr.1673>
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	8e 0f       	add	r24, r30
     9d2:	80 93 a9 02 	sts	0x02A9, r24	; 0x8002a9 <TWI_bufPtr.1673>
     9d6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9da:	f0 e0       	ldi	r31, 0x00	; 0
     9dc:	e4 55       	subi	r30, 0x54	; 84
     9de:	fd 4f       	sbci	r31, 0xFD	; 253
     9e0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     9e2:	20 91 a9 02 	lds	r18, 0x02A9	; 0x8002a9 <TWI_bufPtr.1673>
     9e6:	30 e0       	ldi	r19, 0x00	; 0
     9e8:	80 91 ab 02 	lds	r24, 0x02AB	; 0x8002ab <TWI_msgSize>
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	01 97       	sbiw	r24, 0x01	; 1
     9f0:	28 17       	cp	r18, r24
     9f2:	39 07       	cpc	r19, r25
     9f4:	24 f4       	brge	.+8      	; 0x9fe <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9f6:	85 ec       	ldi	r24, 0xC5	; 197
     9f8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9fc:	20 c0       	rjmp	.+64     	; 0xa3e <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9fe:	85 e8       	ldi	r24, 0x85	; 133
     a00:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a04:	1c c0       	rjmp	.+56     	; 0xa3e <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a06:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a0a:	e0 91 a9 02 	lds	r30, 0x02A9	; 0x8002a9 <TWI_bufPtr.1673>
     a0e:	f0 e0       	ldi	r31, 0x00	; 0
     a10:	e4 55       	subi	r30, 0x54	; 84
     a12:	fd 4f       	sbci	r31, 0xFD	; 253
     a14:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a16:	80 91 aa 02 	lds	r24, 0x02AA	; 0x8002aa <TWI_statusReg>
     a1a:	81 60       	ori	r24, 0x01	; 1
     a1c:	80 93 aa 02 	sts	0x02AA, r24	; 0x8002aa <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a20:	84 e9       	ldi	r24, 0x94	; 148
     a22:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a26:	0b c0       	rjmp	.+22     	; 0xa3e <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a28:	85 ea       	ldi	r24, 0xA5	; 165
     a2a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a2e:	07 c0       	rjmp	.+14     	; 0xa3e <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a30:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a34:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a38:	84 e0       	ldi	r24, 0x04	; 4
     a3a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a3e:	ff 91       	pop	r31
     a40:	ef 91       	pop	r30
     a42:	bf 91       	pop	r27
     a44:	af 91       	pop	r26
     a46:	9f 91       	pop	r25
     a48:	8f 91       	pop	r24
     a4a:	3f 91       	pop	r19
     a4c:	2f 91       	pop	r18
     a4e:	0f 90       	pop	r0
     a50:	0b be       	out	0x3b, r0	; 59
     a52:	0f 90       	pop	r0
     a54:	0f be       	out	0x3f, r0	; 63
     a56:	0f 90       	pop	r0
     a58:	1f 90       	pop	r1
     a5a:	18 95       	reti

00000a5c <USART_Transmit>:
// USART driver

// USART transmit
int USART_Transmit(char data, FILE *f){
	/*Wait for empty transmit buffer*/
	while(!(UCSR0A & (1<<UDRE0)));
     a5c:	e0 ec       	ldi	r30, 0xC0	; 192
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	90 81       	ld	r25, Z
     a62:	95 ff       	sbrs	r25, 5
     a64:	fd cf       	rjmp	.-6      	; 0xa60 <USART_Transmit+0x4>
	/* Put data into buffer, sends the data*/
	UDR0 = data;
     a66:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	08 95       	ret

00000a70 <USART_Receive>:

int USART_Receive(FILE* f){
	/* Wait for data to be received*/
	while(!(UCSR0A & (1<<RXC0)));
     a70:	e0 ec       	ldi	r30, 0xC0	; 192
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	80 81       	ld	r24, Z
     a76:	88 23       	and	r24, r24
     a78:	ec f7       	brge	.-6      	; 0xa74 <USART_Receive+0x4>
	/* Get and return received data from buffer*/
	return UDR0;
     a7a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	08 95       	ret

00000a82 <USART_Init>:
// USART init
int USART_Init(unsigned int ubrr){
	UBRR0H = (unsigned char)(ubrr >> 8);
     a82:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) ubrr;
     a86:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	/*Enable receiver and transmitter and receive interrupt*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<< RXCIE0);
     a8a:	88 e9       	ldi	r24, 0x98	; 152
     a8c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	/*Set frame format: 8data, 2 stop bit*/
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     a90:	8e e0       	ldi	r24, 0x0E	; 14
     a92:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	usart = fdevopen(&USART_Transmit, &USART_Receive);
     a96:	68 e3       	ldi	r22, 0x38	; 56
     a98:	75 e0       	ldi	r23, 0x05	; 5
     a9a:	8e e2       	ldi	r24, 0x2E	; 46
     a9c:	95 e0       	ldi	r25, 0x05	; 5
     a9e:	76 d2       	rcall	.+1260   	; 0xf8c <fdevopen>
     aa0:	90 93 b1 02 	sts	0x02B1, r25	; 0x8002b1 <usart+0x1>
     aa4:	80 93 b0 02 	sts	0x02B0, r24	; 0x8002b0 <usart>
	
	return 0;
}
     aa8:	80 e0       	ldi	r24, 0x00	; 0
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	08 95       	ret

00000aae <Node_Two_Init>:
#include <asf.h> //test if can be commented out
#include <util/delay.h>
#include <avr/io.h>
#include <avr/interrupt.h>

void Node_Two_Init(void){
     aae:	cf 93       	push	r28
     ab0:	df 93       	push	r29
     ab2:	cd b7       	in	r28, 0x3d	; 61
     ab4:	de b7       	in	r29, 0x3e	; 62
     ab6:	64 97       	sbiw	r28, 0x14	; 20
     ab8:	0f b6       	in	r0, 0x3f	; 63
     aba:	f8 94       	cli
     abc:	de bf       	out	0x3e, r29	; 62
     abe:	0f be       	out	0x3f, r0	; 63
     ac0:	cd bf       	out	0x3d, r28	; 61
	uint8_t data_aquired = 0;
	can_data_t msg_recv;
	can_data_t msg_tran;
	msg_tran.id = 11;
     ac2:	8b e0       	ldi	r24, 0x0B	; 11
     ac4:	8b 87       	std	Y+11, r24	; 0x0b
	msg_tran.data[0] = 11;
     ac6:	8d 87       	std	Y+13, r24	; 0x0d
	msg_tran.length = 1;
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	8c 87       	std	Y+12, r24	; 0x0c
	
	//handshake
	while (!data_aquired)
	{
		Can_Recieve_Msg(&msg_recv);
     acc:	ce 01       	movw	r24, r28
     ace:	01 96       	adiw	r24, 0x01	; 1
     ad0:	14 dc       	rcall	.-2008   	; 0x2fa <Can_Recieve_Msg>
		if (msg_recv.id == 9)
     ad2:	89 81       	ldd	r24, Y+1	; 0x01
     ad4:	89 30       	cpi	r24, 0x09	; 9
     ad6:	d1 f7       	brne	.-12     	; 0xacc <Node_Two_Init+0x1e>
		{
			data_aquired = 1;
			Can_Send_Msg(&msg_tran);
     ad8:	ce 01       	movw	r24, r28
     ada:	0b 96       	adiw	r24, 0x0b	; 11
		}
	}
	
	Encoder_Calibrate();
     adc:	e0 db       	rcall	.-2112   	; 0x29e <Can_Send_Msg>
     ade:	68 dd       	rcall	.-1328   	; 0x5b0 <Encoder_Calibrate>
	msg_tran.id = 10;
     ae0:	8a e0       	ldi	r24, 0x0A	; 10
     ae2:	8b 87       	std	Y+11, r24	; 0x0b
	msg_tran.data[0] = 10;
     ae4:	8d 87       	std	Y+13, r24	; 0x0d
	msg_tran.length = 1;
     ae6:	81 e0       	ldi	r24, 0x01	; 1
	Can_Send_Msg(&msg_tran);
     ae8:	8c 87       	std	Y+12, r24	; 0x0c
     aea:	ce 01       	movw	r24, r28
     aec:	0b 96       	adiw	r24, 0x0b	; 11
     aee:	d7 db       	rcall	.-2130   	; 0x29e <Can_Send_Msg>
	printf("sendt");
     af0:	81 e6       	ldi	r24, 0x61	; 97
     af2:	92 e0       	ldi	r25, 0x02	; 2
     af4:	9f 93       	push	r25
     af6:	8f 93       	push	r24
     af8:	93 d2       	rcall	.+1318   	; 0x1020 <printf>
}
     afa:	0f 90       	pop	r0
     afc:	0f 90       	pop	r0
     afe:	64 96       	adiw	r28, 0x14	; 20
     b00:	0f b6       	in	r0, 0x3f	; 63
     b02:	f8 94       	cli
     b04:	de bf       	out	0x3e, r29	; 62
     b06:	0f be       	out	0x3f, r0	; 63
     b08:	cd bf       	out	0x3d, r28	; 61
     b0a:	df 91       	pop	r29
     b0c:	cf 91       	pop	r28
     b0e:	08 95       	ret

00000b10 <main>:

int main (void)
{
     b10:	cf 93       	push	r28
     b12:	df 93       	push	r29
     b14:	cd b7       	in	r28, 0x3d	; 61
     b16:	de b7       	in	r29, 0x3e	; 62
     b18:	6e 97       	sbiw	r28, 0x1e	; 30
     b1a:	0f b6       	in	r0, 0x3f	; 63
     b1c:	f8 94       	cli
     b1e:	de bf       	out	0x3e, r29	; 62
     b20:	0f be       	out	0x3f, r0	; 63
     b22:	cd bf       	out	0x3d, r28	; 61
	USART_Init(MYUBRR);
     b24:	87 e6       	ldi	r24, 0x67	; 103
     b26:	90 e0       	ldi	r25, 0x00	; 0
     b28:	ac df       	rcall	.-168    	; 0xa82 <USART_Init>
	
	Can_Init();
     b2a:	a6 db       	rcall	.-2228   	; 0x278 <Can_Init>
     b2c:	87 e6       	ldi	r24, 0x67	; 103

	printf("\n\n\n\n\n begin!!! \n\r");
     b2e:	92 e0       	ldi	r25, 0x02	; 2
     b30:	9f 93       	push	r25
     b32:	8f 93       	push	r24
     b34:	75 d2       	rcall	.+1258   	; 0x1020 <printf>
	DDRB |= (1 << PINB5);
     b36:	25 9a       	sbi	0x04, 5	; 4
	Timer_Init();
     b38:	73 de       	rcall	.-794    	; 0x820 <Timer_Init>
	ADC_Init();
     b3a:	46 db       	rcall	.-2420   	; 0x1c8 <ADC_Init>
	
	Timer_1_Set_Top(300);
     b3c:	8c e2       	ldi	r24, 0x2C	; 44
     b3e:	91 e0       	ldi	r25, 0x01	; 1
     b40:	a8 de       	rcall	.-688    	; 0x892 <Timer_1_Set_Top>
	Motor_Init();
     b42:	07 de       	rcall	.-1010   	; 0x752 <Motor_Init>
     b44:	5c dc       	rcall	.-1864   	; 0x3fe <Init_Solenoid>
	Init_Solenoid();
     b46:	78 94       	sei
     b48:	b2 df       	rcall	.-156    	; 0xaae <Node_Two_Init>
	sei();
     b4a:	0f 90       	pop	r0
	Node_Two_Init();
     b4c:	0f 90       	pop	r0
     b4e:	0f 2e       	mov	r0, r31
     b50:	f9 e7       	ldi	r31, 0x79	; 121
     b52:	ef 2e       	mov	r14, r31
				can_data_t calibrate_recv;
				calibrate_recv.id = 18;
				can_data_t calibrate_done;
				calibrate_done.id = 17;
				Can_Send_Msg(&calibrate_recv);
				printf("calibrateing\n\r");
     b54:	f2 e0       	ldi	r31, 0x02	; 2
     b56:	ff 2e       	mov	r15, r31
     b58:	f0 2d       	mov	r31, r0
     b5a:	08 e8       	ldi	r16, 0x88	; 136
     b5c:	12 e0       	ldi	r17, 0x02	; 2
     b5e:	0f 2e       	mov	r0, r31
				Encoder_Calibrate();
				Can_Send_Msg(&calibrate_done);
				printf("recalibrate done \n\r");
     b60:	f1 e1       	ldi	r31, 0x11	; 17
     b62:	cf 2e       	mov	r12, r31
			case(8):
				timer_3_off();
				can_data_t calibrate_recv;
				calibrate_recv.id = 18;
				can_data_t calibrate_done;
				calibrate_done.id = 17;
     b64:	f0 2d       	mov	r31, r0
     b66:	0f 2e       	mov	r0, r31
     b68:	f2 e1       	ldi	r31, 0x12	; 18
				set_shoot_solenoid_status (data.data[3]);
				break;
			case(8):
				timer_3_off();
				can_data_t calibrate_recv;
				calibrate_recv.id = 18;
     b6a:	df 2e       	mov	r13, r31
     b6c:	f0 2d       	mov	r31, r0
     b6e:	19 82       	std	Y+1, r1	; 0x01
     b70:	ce 01       	movw	r24, r28
	
	can_data_t data;
	
	while (1)
	{
		data.id = 0;
     b72:	01 96       	adiw	r24, 0x01	; 1
		Can_Recieve_Msg(&data);
     b74:	c2 db       	rcall	.-2172   	; 0x2fa <Can_Recieve_Msg>
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	81 30       	cpi	r24, 0x01	; 1
		switch(data.id){
     b7a:	19 f0       	breq	.+6      	; 0xb82 <main+0x72>
     b7c:	88 30       	cpi	r24, 0x08	; 8
     b7e:	51 f0       	breq	.+20     	; 0xb94 <main+0x84>
     b80:	1e c0       	rjmp	.+60     	; 0xbbe <main+0xae>
			case(1):
				//Sets PWM for left slider in order to control svervo
				Timer_1_Set_Top(data.data[0]);
     b82:	8b 81       	ldd	r24, Y+3	; 0x03
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	85 de       	rcall	.-758    	; 0x892 <Timer_1_Set_Top>
     b88:	8c 81       	ldd	r24, Y+4	; 0x04
				//Calculates slater reference for PID
				Set_Slide_Pos(255 - data.data[1]);
     b8a:	80 95       	com	r24
     b8c:	2f dc       	rcall	.-1954   	; 0x3ec <Set_Slide_Pos>
     b8e:	8e 81       	ldd	r24, Y+6	; 0x06
				//checks if a shot is fired from the solenoid.
				set_shoot_solenoid_status (data.data[3]);
     b90:	33 dc       	rcall	.-1946   	; 0x3f8 <set_shoot_solenoid_status>
     b92:	15 c0       	rjmp	.+42     	; 0xbbe <main+0xae>
				break;
			case(8):
				timer_3_off();
     b94:	a3 de       	rcall	.-698    	; 0x8dc <timer_3_off>
     b96:	dd 8a       	std	Y+21, r13	; 0x15
				can_data_t calibrate_recv;
				calibrate_recv.id = 18;
				can_data_t calibrate_done;
				calibrate_done.id = 17;
				Can_Send_Msg(&calibrate_recv);
     b98:	cb 86       	std	Y+11, r12	; 0x0b
     b9a:	ce 01       	movw	r24, r28
     b9c:	45 96       	adiw	r24, 0x15	; 21
     b9e:	7f db       	rcall	.-2306   	; 0x29e <Can_Send_Msg>
				printf("calibrateing\n\r");
     ba0:	ff 92       	push	r15
     ba2:	ef 92       	push	r14
     ba4:	3d d2       	rcall	.+1146   	; 0x1020 <printf>
				Encoder_Calibrate();
     ba6:	04 dd       	rcall	.-1528   	; 0x5b0 <Encoder_Calibrate>
     ba8:	ce 01       	movw	r24, r28
				Can_Send_Msg(&calibrate_done);
     baa:	0b 96       	adiw	r24, 0x0b	; 11
     bac:	78 db       	rcall	.-2320   	; 0x29e <Can_Send_Msg>
				printf("recalibrate done \n\r");
     bae:	1f 93       	push	r17
     bb0:	0f 93       	push	r16
     bb2:	36 d2       	rcall	.+1132   	; 0x1020 <printf>
     bb4:	99 de       	rcall	.-718    	; 0x8e8 <timer_3_on>
				timer_3_on();
     bb6:	0f 90       	pop	r0
     bb8:	0f 90       	pop	r0
				break;
     bba:	0f 90       	pop	r0
     bbc:	0f 90       	pop	r0
     bbe:	dc db       	rcall	.-2120   	; 0x378 <Get_Shoot_Solenoid_Status>
     bc0:	81 30       	cpi	r24, 0x01	; 1
			default:
				break;
		}
		if(Get_Shoot_Solenoid_Status()==1 && Get_Shot_Recently() == 0){
     bc2:	a9 f6       	brne	.-86     	; 0xb6e <main+0x5e>
     bc4:	35 dc       	rcall	.-1942   	; 0x430 <Get_Shot_Recently>
     bc6:	81 11       	cpse	r24, r1
     bc8:	d2 cf       	rjmp	.-92     	; 0xb6e <main+0x5e>
     bca:	1c dc       	rcall	.-1992   	; 0x404 <Trigger_Solenoid>
     bcc:	1d dc       	rcall	.-1990   	; 0x408 <Disable_Solenoid>
     bce:	c7 cf       	rjmp	.-114    	; 0xb5e <main+0x4e>

00000bd0 <__vector_21>:
     bd0:	1f 92       	push	r1
			Trigger_Solenoid();
     bd2:	0f 92       	push	r0
     bd4:	0f b6       	in	r0, 0x3f	; 63
			Disable_Solenoid();
     bd6:	0f 92       	push	r0
     bd8:	11 24       	eor	r1, r1
     bda:	0b b6       	in	r0, 0x3b	; 59
		}
	}
	
}

ISR(TIMER0_COMPA_vect){
     bdc:	0f 92       	push	r0
     bde:	8f 93       	push	r24
     be0:	ef 93       	push	r30
     be2:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
     be4:	ea e7       	ldi	r30, 0x7A	; 122
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	80 64       	ori	r24, 0x40	; 64
     bec:	80 83       	st	Z, r24
}
     bee:	ff 91       	pop	r31
     bf0:	ef 91       	pop	r30
     bf2:	8f 91       	pop	r24
     bf4:	0f 90       	pop	r0
     bf6:	0b be       	out	0x3b, r0	; 59
     bf8:	0f 90       	pop	r0
     bfa:	0f be       	out	0x3f, r0	; 63
     bfc:	0f 90       	pop	r0
     bfe:	1f 90       	pop	r1
     c00:	18 95       	reti

00000c02 <__subsf3>:
     c02:	50 58       	subi	r21, 0x80	; 128

00000c04 <__addsf3>:
     c04:	bb 27       	eor	r27, r27
     c06:	aa 27       	eor	r26, r26
     c08:	0e d0       	rcall	.+28     	; 0xc26 <__addsf3x>
     c0a:	e5 c0       	rjmp	.+458    	; 0xdd6 <__fp_round>
     c0c:	d6 d0       	rcall	.+428    	; 0xdba <__fp_pscA>
     c0e:	30 f0       	brcs	.+12     	; 0xc1c <__addsf3+0x18>
     c10:	db d0       	rcall	.+438    	; 0xdc8 <__fp_pscB>
     c12:	20 f0       	brcs	.+8      	; 0xc1c <__addsf3+0x18>
     c14:	31 f4       	brne	.+12     	; 0xc22 <__addsf3+0x1e>
     c16:	9f 3f       	cpi	r25, 0xFF	; 255
     c18:	11 f4       	brne	.+4      	; 0xc1e <__addsf3+0x1a>
     c1a:	1e f4       	brtc	.+6      	; 0xc22 <__addsf3+0x1e>
     c1c:	cb c0       	rjmp	.+406    	; 0xdb4 <__fp_nan>
     c1e:	0e f4       	brtc	.+2      	; 0xc22 <__addsf3+0x1e>
     c20:	e0 95       	com	r30
     c22:	e7 fb       	bst	r30, 7
     c24:	c1 c0       	rjmp	.+386    	; 0xda8 <__fp_inf>

00000c26 <__addsf3x>:
     c26:	e9 2f       	mov	r30, r25
     c28:	e7 d0       	rcall	.+462    	; 0xdf8 <__fp_split3>
     c2a:	80 f3       	brcs	.-32     	; 0xc0c <__addsf3+0x8>
     c2c:	ba 17       	cp	r27, r26
     c2e:	62 07       	cpc	r22, r18
     c30:	73 07       	cpc	r23, r19
     c32:	84 07       	cpc	r24, r20
     c34:	95 07       	cpc	r25, r21
     c36:	18 f0       	brcs	.+6      	; 0xc3e <__addsf3x+0x18>
     c38:	71 f4       	brne	.+28     	; 0xc56 <__addsf3x+0x30>
     c3a:	9e f5       	brtc	.+102    	; 0xca2 <__addsf3x+0x7c>
     c3c:	ff c0       	rjmp	.+510    	; 0xe3c <__fp_zero>
     c3e:	0e f4       	brtc	.+2      	; 0xc42 <__addsf3x+0x1c>
     c40:	e0 95       	com	r30
     c42:	0b 2e       	mov	r0, r27
     c44:	ba 2f       	mov	r27, r26
     c46:	a0 2d       	mov	r26, r0
     c48:	0b 01       	movw	r0, r22
     c4a:	b9 01       	movw	r22, r18
     c4c:	90 01       	movw	r18, r0
     c4e:	0c 01       	movw	r0, r24
     c50:	ca 01       	movw	r24, r20
     c52:	a0 01       	movw	r20, r0
     c54:	11 24       	eor	r1, r1
     c56:	ff 27       	eor	r31, r31
     c58:	59 1b       	sub	r21, r25
     c5a:	99 f0       	breq	.+38     	; 0xc82 <__addsf3x+0x5c>
     c5c:	59 3f       	cpi	r21, 0xF9	; 249
     c5e:	50 f4       	brcc	.+20     	; 0xc74 <__addsf3x+0x4e>
     c60:	50 3e       	cpi	r21, 0xE0	; 224
     c62:	68 f1       	brcs	.+90     	; 0xcbe <__addsf3x+0x98>
     c64:	1a 16       	cp	r1, r26
     c66:	f0 40       	sbci	r31, 0x00	; 0
     c68:	a2 2f       	mov	r26, r18
     c6a:	23 2f       	mov	r18, r19
     c6c:	34 2f       	mov	r19, r20
     c6e:	44 27       	eor	r20, r20
     c70:	58 5f       	subi	r21, 0xF8	; 248
     c72:	f3 cf       	rjmp	.-26     	; 0xc5a <__addsf3x+0x34>
     c74:	46 95       	lsr	r20
     c76:	37 95       	ror	r19
     c78:	27 95       	ror	r18
     c7a:	a7 95       	ror	r26
     c7c:	f0 40       	sbci	r31, 0x00	; 0
     c7e:	53 95       	inc	r21
     c80:	c9 f7       	brne	.-14     	; 0xc74 <__addsf3x+0x4e>
     c82:	7e f4       	brtc	.+30     	; 0xca2 <__addsf3x+0x7c>
     c84:	1f 16       	cp	r1, r31
     c86:	ba 0b       	sbc	r27, r26
     c88:	62 0b       	sbc	r22, r18
     c8a:	73 0b       	sbc	r23, r19
     c8c:	84 0b       	sbc	r24, r20
     c8e:	ba f0       	brmi	.+46     	; 0xcbe <__addsf3x+0x98>
     c90:	91 50       	subi	r25, 0x01	; 1
     c92:	a1 f0       	breq	.+40     	; 0xcbc <__addsf3x+0x96>
     c94:	ff 0f       	add	r31, r31
     c96:	bb 1f       	adc	r27, r27
     c98:	66 1f       	adc	r22, r22
     c9a:	77 1f       	adc	r23, r23
     c9c:	88 1f       	adc	r24, r24
     c9e:	c2 f7       	brpl	.-16     	; 0xc90 <__addsf3x+0x6a>
     ca0:	0e c0       	rjmp	.+28     	; 0xcbe <__addsf3x+0x98>
     ca2:	ba 0f       	add	r27, r26
     ca4:	62 1f       	adc	r22, r18
     ca6:	73 1f       	adc	r23, r19
     ca8:	84 1f       	adc	r24, r20
     caa:	48 f4       	brcc	.+18     	; 0xcbe <__addsf3x+0x98>
     cac:	87 95       	ror	r24
     cae:	77 95       	ror	r23
     cb0:	67 95       	ror	r22
     cb2:	b7 95       	ror	r27
     cb4:	f7 95       	ror	r31
     cb6:	9e 3f       	cpi	r25, 0xFE	; 254
     cb8:	08 f0       	brcs	.+2      	; 0xcbc <__addsf3x+0x96>
     cba:	b3 cf       	rjmp	.-154    	; 0xc22 <__addsf3+0x1e>
     cbc:	93 95       	inc	r25
     cbe:	88 0f       	add	r24, r24
     cc0:	08 f0       	brcs	.+2      	; 0xcc4 <__addsf3x+0x9e>
     cc2:	99 27       	eor	r25, r25
     cc4:	ee 0f       	add	r30, r30
     cc6:	97 95       	ror	r25
     cc8:	87 95       	ror	r24
     cca:	08 95       	ret

00000ccc <__fixsfsi>:
     ccc:	04 d0       	rcall	.+8      	; 0xcd6 <__fixunssfsi>
     cce:	68 94       	set
     cd0:	b1 11       	cpse	r27, r1
     cd2:	b5 c0       	rjmp	.+362    	; 0xe3e <__fp_szero>
     cd4:	08 95       	ret

00000cd6 <__fixunssfsi>:
     cd6:	98 d0       	rcall	.+304    	; 0xe08 <__fp_splitA>
     cd8:	88 f0       	brcs	.+34     	; 0xcfc <__fixunssfsi+0x26>
     cda:	9f 57       	subi	r25, 0x7F	; 127
     cdc:	90 f0       	brcs	.+36     	; 0xd02 <__fixunssfsi+0x2c>
     cde:	b9 2f       	mov	r27, r25
     ce0:	99 27       	eor	r25, r25
     ce2:	b7 51       	subi	r27, 0x17	; 23
     ce4:	a0 f0       	brcs	.+40     	; 0xd0e <__fixunssfsi+0x38>
     ce6:	d1 f0       	breq	.+52     	; 0xd1c <__fixunssfsi+0x46>
     ce8:	66 0f       	add	r22, r22
     cea:	77 1f       	adc	r23, r23
     cec:	88 1f       	adc	r24, r24
     cee:	99 1f       	adc	r25, r25
     cf0:	1a f0       	brmi	.+6      	; 0xcf8 <__fixunssfsi+0x22>
     cf2:	ba 95       	dec	r27
     cf4:	c9 f7       	brne	.-14     	; 0xce8 <__fixunssfsi+0x12>
     cf6:	12 c0       	rjmp	.+36     	; 0xd1c <__fixunssfsi+0x46>
     cf8:	b1 30       	cpi	r27, 0x01	; 1
     cfa:	81 f0       	breq	.+32     	; 0xd1c <__fixunssfsi+0x46>
     cfc:	9f d0       	rcall	.+318    	; 0xe3c <__fp_zero>
     cfe:	b1 e0       	ldi	r27, 0x01	; 1
     d00:	08 95       	ret
     d02:	9c c0       	rjmp	.+312    	; 0xe3c <__fp_zero>
     d04:	67 2f       	mov	r22, r23
     d06:	78 2f       	mov	r23, r24
     d08:	88 27       	eor	r24, r24
     d0a:	b8 5f       	subi	r27, 0xF8	; 248
     d0c:	39 f0       	breq	.+14     	; 0xd1c <__fixunssfsi+0x46>
     d0e:	b9 3f       	cpi	r27, 0xF9	; 249
     d10:	cc f3       	brlt	.-14     	; 0xd04 <__fixunssfsi+0x2e>
     d12:	86 95       	lsr	r24
     d14:	77 95       	ror	r23
     d16:	67 95       	ror	r22
     d18:	b3 95       	inc	r27
     d1a:	d9 f7       	brne	.-10     	; 0xd12 <__fixunssfsi+0x3c>
     d1c:	3e f4       	brtc	.+14     	; 0xd2c <__fixunssfsi+0x56>
     d1e:	90 95       	com	r25
     d20:	80 95       	com	r24
     d22:	70 95       	com	r23
     d24:	61 95       	neg	r22
     d26:	7f 4f       	sbci	r23, 0xFF	; 255
     d28:	8f 4f       	sbci	r24, 0xFF	; 255
     d2a:	9f 4f       	sbci	r25, 0xFF	; 255
     d2c:	08 95       	ret

00000d2e <__floatunsisf>:
     d2e:	e8 94       	clt
     d30:	09 c0       	rjmp	.+18     	; 0xd44 <__floatsisf+0x12>

00000d32 <__floatsisf>:
     d32:	97 fb       	bst	r25, 7
     d34:	3e f4       	brtc	.+14     	; 0xd44 <__floatsisf+0x12>
     d36:	90 95       	com	r25
     d38:	80 95       	com	r24
     d3a:	70 95       	com	r23
     d3c:	61 95       	neg	r22
     d3e:	7f 4f       	sbci	r23, 0xFF	; 255
     d40:	8f 4f       	sbci	r24, 0xFF	; 255
     d42:	9f 4f       	sbci	r25, 0xFF	; 255
     d44:	99 23       	and	r25, r25
     d46:	a9 f0       	breq	.+42     	; 0xd72 <__floatsisf+0x40>
     d48:	f9 2f       	mov	r31, r25
     d4a:	96 e9       	ldi	r25, 0x96	; 150
     d4c:	bb 27       	eor	r27, r27
     d4e:	93 95       	inc	r25
     d50:	f6 95       	lsr	r31
     d52:	87 95       	ror	r24
     d54:	77 95       	ror	r23
     d56:	67 95       	ror	r22
     d58:	b7 95       	ror	r27
     d5a:	f1 11       	cpse	r31, r1
     d5c:	f8 cf       	rjmp	.-16     	; 0xd4e <__floatsisf+0x1c>
     d5e:	fa f4       	brpl	.+62     	; 0xd9e <__floatsisf+0x6c>
     d60:	bb 0f       	add	r27, r27
     d62:	11 f4       	brne	.+4      	; 0xd68 <__floatsisf+0x36>
     d64:	60 ff       	sbrs	r22, 0
     d66:	1b c0       	rjmp	.+54     	; 0xd9e <__floatsisf+0x6c>
     d68:	6f 5f       	subi	r22, 0xFF	; 255
     d6a:	7f 4f       	sbci	r23, 0xFF	; 255
     d6c:	8f 4f       	sbci	r24, 0xFF	; 255
     d6e:	9f 4f       	sbci	r25, 0xFF	; 255
     d70:	16 c0       	rjmp	.+44     	; 0xd9e <__floatsisf+0x6c>
     d72:	88 23       	and	r24, r24
     d74:	11 f0       	breq	.+4      	; 0xd7a <__floatsisf+0x48>
     d76:	96 e9       	ldi	r25, 0x96	; 150
     d78:	11 c0       	rjmp	.+34     	; 0xd9c <__floatsisf+0x6a>
     d7a:	77 23       	and	r23, r23
     d7c:	21 f0       	breq	.+8      	; 0xd86 <__floatsisf+0x54>
     d7e:	9e e8       	ldi	r25, 0x8E	; 142
     d80:	87 2f       	mov	r24, r23
     d82:	76 2f       	mov	r23, r22
     d84:	05 c0       	rjmp	.+10     	; 0xd90 <__floatsisf+0x5e>
     d86:	66 23       	and	r22, r22
     d88:	71 f0       	breq	.+28     	; 0xda6 <__floatsisf+0x74>
     d8a:	96 e8       	ldi	r25, 0x86	; 134
     d8c:	86 2f       	mov	r24, r22
     d8e:	70 e0       	ldi	r23, 0x00	; 0
     d90:	60 e0       	ldi	r22, 0x00	; 0
     d92:	2a f0       	brmi	.+10     	; 0xd9e <__floatsisf+0x6c>
     d94:	9a 95       	dec	r25
     d96:	66 0f       	add	r22, r22
     d98:	77 1f       	adc	r23, r23
     d9a:	88 1f       	adc	r24, r24
     d9c:	da f7       	brpl	.-10     	; 0xd94 <__floatsisf+0x62>
     d9e:	88 0f       	add	r24, r24
     da0:	96 95       	lsr	r25
     da2:	87 95       	ror	r24
     da4:	97 f9       	bld	r25, 7
     da6:	08 95       	ret

00000da8 <__fp_inf>:
     da8:	97 f9       	bld	r25, 7
     daa:	9f 67       	ori	r25, 0x7F	; 127
     dac:	80 e8       	ldi	r24, 0x80	; 128
     dae:	70 e0       	ldi	r23, 0x00	; 0
     db0:	60 e0       	ldi	r22, 0x00	; 0
     db2:	08 95       	ret

00000db4 <__fp_nan>:
     db4:	9f ef       	ldi	r25, 0xFF	; 255
     db6:	80 ec       	ldi	r24, 0xC0	; 192
     db8:	08 95       	ret

00000dba <__fp_pscA>:
     dba:	00 24       	eor	r0, r0
     dbc:	0a 94       	dec	r0
     dbe:	16 16       	cp	r1, r22
     dc0:	17 06       	cpc	r1, r23
     dc2:	18 06       	cpc	r1, r24
     dc4:	09 06       	cpc	r0, r25
     dc6:	08 95       	ret

00000dc8 <__fp_pscB>:
     dc8:	00 24       	eor	r0, r0
     dca:	0a 94       	dec	r0
     dcc:	12 16       	cp	r1, r18
     dce:	13 06       	cpc	r1, r19
     dd0:	14 06       	cpc	r1, r20
     dd2:	05 06       	cpc	r0, r21
     dd4:	08 95       	ret

00000dd6 <__fp_round>:
     dd6:	09 2e       	mov	r0, r25
     dd8:	03 94       	inc	r0
     dda:	00 0c       	add	r0, r0
     ddc:	11 f4       	brne	.+4      	; 0xde2 <__fp_round+0xc>
     dde:	88 23       	and	r24, r24
     de0:	52 f0       	brmi	.+20     	; 0xdf6 <__fp_round+0x20>
     de2:	bb 0f       	add	r27, r27
     de4:	40 f4       	brcc	.+16     	; 0xdf6 <__fp_round+0x20>
     de6:	bf 2b       	or	r27, r31
     de8:	11 f4       	brne	.+4      	; 0xdee <__fp_round+0x18>
     dea:	60 ff       	sbrs	r22, 0
     dec:	04 c0       	rjmp	.+8      	; 0xdf6 <__fp_round+0x20>
     dee:	6f 5f       	subi	r22, 0xFF	; 255
     df0:	7f 4f       	sbci	r23, 0xFF	; 255
     df2:	8f 4f       	sbci	r24, 0xFF	; 255
     df4:	9f 4f       	sbci	r25, 0xFF	; 255
     df6:	08 95       	ret

00000df8 <__fp_split3>:
     df8:	57 fd       	sbrc	r21, 7
     dfa:	90 58       	subi	r25, 0x80	; 128
     dfc:	44 0f       	add	r20, r20
     dfe:	55 1f       	adc	r21, r21
     e00:	59 f0       	breq	.+22     	; 0xe18 <__fp_splitA+0x10>
     e02:	5f 3f       	cpi	r21, 0xFF	; 255
     e04:	71 f0       	breq	.+28     	; 0xe22 <__fp_splitA+0x1a>
     e06:	47 95       	ror	r20

00000e08 <__fp_splitA>:
     e08:	88 0f       	add	r24, r24
     e0a:	97 fb       	bst	r25, 7
     e0c:	99 1f       	adc	r25, r25
     e0e:	61 f0       	breq	.+24     	; 0xe28 <__fp_splitA+0x20>
     e10:	9f 3f       	cpi	r25, 0xFF	; 255
     e12:	79 f0       	breq	.+30     	; 0xe32 <__fp_splitA+0x2a>
     e14:	87 95       	ror	r24
     e16:	08 95       	ret
     e18:	12 16       	cp	r1, r18
     e1a:	13 06       	cpc	r1, r19
     e1c:	14 06       	cpc	r1, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	f2 cf       	rjmp	.-28     	; 0xe06 <__fp_split3+0xe>
     e22:	46 95       	lsr	r20
     e24:	f1 df       	rcall	.-30     	; 0xe08 <__fp_splitA>
     e26:	08 c0       	rjmp	.+16     	; 0xe38 <__fp_splitA+0x30>
     e28:	16 16       	cp	r1, r22
     e2a:	17 06       	cpc	r1, r23
     e2c:	18 06       	cpc	r1, r24
     e2e:	99 1f       	adc	r25, r25
     e30:	f1 cf       	rjmp	.-30     	; 0xe14 <__fp_splitA+0xc>
     e32:	86 95       	lsr	r24
     e34:	71 05       	cpc	r23, r1
     e36:	61 05       	cpc	r22, r1
     e38:	08 94       	sec
     e3a:	08 95       	ret

00000e3c <__fp_zero>:
     e3c:	e8 94       	clt

00000e3e <__fp_szero>:
     e3e:	bb 27       	eor	r27, r27
     e40:	66 27       	eor	r22, r22
     e42:	77 27       	eor	r23, r23
     e44:	cb 01       	movw	r24, r22
     e46:	97 f9       	bld	r25, 7
     e48:	08 95       	ret

00000e4a <__mulsf3>:
     e4a:	0b d0       	rcall	.+22     	; 0xe62 <__mulsf3x>
     e4c:	c4 cf       	rjmp	.-120    	; 0xdd6 <__fp_round>
     e4e:	b5 df       	rcall	.-150    	; 0xdba <__fp_pscA>
     e50:	28 f0       	brcs	.+10     	; 0xe5c <__mulsf3+0x12>
     e52:	ba df       	rcall	.-140    	; 0xdc8 <__fp_pscB>
     e54:	18 f0       	brcs	.+6      	; 0xe5c <__mulsf3+0x12>
     e56:	95 23       	and	r25, r21
     e58:	09 f0       	breq	.+2      	; 0xe5c <__mulsf3+0x12>
     e5a:	a6 cf       	rjmp	.-180    	; 0xda8 <__fp_inf>
     e5c:	ab cf       	rjmp	.-170    	; 0xdb4 <__fp_nan>
     e5e:	11 24       	eor	r1, r1
     e60:	ee cf       	rjmp	.-36     	; 0xe3e <__fp_szero>

00000e62 <__mulsf3x>:
     e62:	ca df       	rcall	.-108    	; 0xdf8 <__fp_split3>
     e64:	a0 f3       	brcs	.-24     	; 0xe4e <__mulsf3+0x4>

00000e66 <__mulsf3_pse>:
     e66:	95 9f       	mul	r25, r21
     e68:	d1 f3       	breq	.-12     	; 0xe5e <__mulsf3+0x14>
     e6a:	95 0f       	add	r25, r21
     e6c:	50 e0       	ldi	r21, 0x00	; 0
     e6e:	55 1f       	adc	r21, r21
     e70:	62 9f       	mul	r22, r18
     e72:	f0 01       	movw	r30, r0
     e74:	72 9f       	mul	r23, r18
     e76:	bb 27       	eor	r27, r27
     e78:	f0 0d       	add	r31, r0
     e7a:	b1 1d       	adc	r27, r1
     e7c:	63 9f       	mul	r22, r19
     e7e:	aa 27       	eor	r26, r26
     e80:	f0 0d       	add	r31, r0
     e82:	b1 1d       	adc	r27, r1
     e84:	aa 1f       	adc	r26, r26
     e86:	64 9f       	mul	r22, r20
     e88:	66 27       	eor	r22, r22
     e8a:	b0 0d       	add	r27, r0
     e8c:	a1 1d       	adc	r26, r1
     e8e:	66 1f       	adc	r22, r22
     e90:	82 9f       	mul	r24, r18
     e92:	22 27       	eor	r18, r18
     e94:	b0 0d       	add	r27, r0
     e96:	a1 1d       	adc	r26, r1
     e98:	62 1f       	adc	r22, r18
     e9a:	73 9f       	mul	r23, r19
     e9c:	b0 0d       	add	r27, r0
     e9e:	a1 1d       	adc	r26, r1
     ea0:	62 1f       	adc	r22, r18
     ea2:	83 9f       	mul	r24, r19
     ea4:	a0 0d       	add	r26, r0
     ea6:	61 1d       	adc	r22, r1
     ea8:	22 1f       	adc	r18, r18
     eaa:	74 9f       	mul	r23, r20
     eac:	33 27       	eor	r19, r19
     eae:	a0 0d       	add	r26, r0
     eb0:	61 1d       	adc	r22, r1
     eb2:	23 1f       	adc	r18, r19
     eb4:	84 9f       	mul	r24, r20
     eb6:	60 0d       	add	r22, r0
     eb8:	21 1d       	adc	r18, r1
     eba:	82 2f       	mov	r24, r18
     ebc:	76 2f       	mov	r23, r22
     ebe:	6a 2f       	mov	r22, r26
     ec0:	11 24       	eor	r1, r1
     ec2:	9f 57       	subi	r25, 0x7F	; 127
     ec4:	50 40       	sbci	r21, 0x00	; 0
     ec6:	8a f0       	brmi	.+34     	; 0xeea <__mulsf3_pse+0x84>
     ec8:	e1 f0       	breq	.+56     	; 0xf02 <__mulsf3_pse+0x9c>
     eca:	88 23       	and	r24, r24
     ecc:	4a f0       	brmi	.+18     	; 0xee0 <__mulsf3_pse+0x7a>
     ece:	ee 0f       	add	r30, r30
     ed0:	ff 1f       	adc	r31, r31
     ed2:	bb 1f       	adc	r27, r27
     ed4:	66 1f       	adc	r22, r22
     ed6:	77 1f       	adc	r23, r23
     ed8:	88 1f       	adc	r24, r24
     eda:	91 50       	subi	r25, 0x01	; 1
     edc:	50 40       	sbci	r21, 0x00	; 0
     ede:	a9 f7       	brne	.-22     	; 0xeca <__mulsf3_pse+0x64>
     ee0:	9e 3f       	cpi	r25, 0xFE	; 254
     ee2:	51 05       	cpc	r21, r1
     ee4:	70 f0       	brcs	.+28     	; 0xf02 <__mulsf3_pse+0x9c>
     ee6:	60 cf       	rjmp	.-320    	; 0xda8 <__fp_inf>
     ee8:	aa cf       	rjmp	.-172    	; 0xe3e <__fp_szero>
     eea:	5f 3f       	cpi	r21, 0xFF	; 255
     eec:	ec f3       	brlt	.-6      	; 0xee8 <__mulsf3_pse+0x82>
     eee:	98 3e       	cpi	r25, 0xE8	; 232
     ef0:	dc f3       	brlt	.-10     	; 0xee8 <__mulsf3_pse+0x82>
     ef2:	86 95       	lsr	r24
     ef4:	77 95       	ror	r23
     ef6:	67 95       	ror	r22
     ef8:	b7 95       	ror	r27
     efa:	f7 95       	ror	r31
     efc:	e7 95       	ror	r30
     efe:	9f 5f       	subi	r25, 0xFF	; 255
     f00:	c1 f7       	brne	.-16     	; 0xef2 <__mulsf3_pse+0x8c>
     f02:	fe 2b       	or	r31, r30
     f04:	88 0f       	add	r24, r24
     f06:	91 1d       	adc	r25, r1
     f08:	96 95       	lsr	r25
     f0a:	87 95       	ror	r24
     f0c:	97 f9       	bld	r25, 7
     f0e:	08 95       	ret

00000f10 <__divmodhi4>:
     f10:	97 fb       	bst	r25, 7
     f12:	07 2e       	mov	r0, r23
     f14:	16 f4       	brtc	.+4      	; 0xf1a <__divmodhi4+0xa>
     f16:	00 94       	com	r0
     f18:	06 d0       	rcall	.+12     	; 0xf26 <__divmodhi4_neg1>
     f1a:	77 fd       	sbrc	r23, 7
     f1c:	08 d0       	rcall	.+16     	; 0xf2e <__divmodhi4_neg2>
     f1e:	22 d0       	rcall	.+68     	; 0xf64 <__udivmodhi4>
     f20:	07 fc       	sbrc	r0, 7
     f22:	05 d0       	rcall	.+10     	; 0xf2e <__divmodhi4_neg2>
     f24:	3e f4       	brtc	.+14     	; 0xf34 <__divmodhi4_exit>

00000f26 <__divmodhi4_neg1>:
     f26:	90 95       	com	r25
     f28:	81 95       	neg	r24
     f2a:	9f 4f       	sbci	r25, 0xFF	; 255
     f2c:	08 95       	ret

00000f2e <__divmodhi4_neg2>:
     f2e:	70 95       	com	r23
     f30:	61 95       	neg	r22
     f32:	7f 4f       	sbci	r23, 0xFF	; 255

00000f34 <__divmodhi4_exit>:
     f34:	08 95       	ret

00000f36 <__tablejump2__>:
     f36:	ee 0f       	add	r30, r30
     f38:	ff 1f       	adc	r31, r31
     f3a:	88 1f       	adc	r24, r24
     f3c:	8b bf       	out	0x3b, r24	; 59
     f3e:	07 90       	elpm	r0, Z+
     f40:	f6 91       	elpm	r31, Z
     f42:	e0 2d       	mov	r30, r0
     f44:	19 94       	eijmp

00000f46 <__umulhisi3>:
     f46:	a2 9f       	mul	r26, r18
     f48:	b0 01       	movw	r22, r0
     f4a:	b3 9f       	mul	r27, r19
     f4c:	c0 01       	movw	r24, r0
     f4e:	a3 9f       	mul	r26, r19
     f50:	70 0d       	add	r23, r0
     f52:	81 1d       	adc	r24, r1
     f54:	11 24       	eor	r1, r1
     f56:	91 1d       	adc	r25, r1
     f58:	b2 9f       	mul	r27, r18
     f5a:	70 0d       	add	r23, r0
     f5c:	81 1d       	adc	r24, r1
     f5e:	11 24       	eor	r1, r1
     f60:	91 1d       	adc	r25, r1
     f62:	08 95       	ret

00000f64 <__udivmodhi4>:
     f64:	aa 1b       	sub	r26, r26
     f66:	bb 1b       	sub	r27, r27
     f68:	51 e1       	ldi	r21, 0x11	; 17
     f6a:	07 c0       	rjmp	.+14     	; 0xf7a <__udivmodhi4_ep>

00000f6c <__udivmodhi4_loop>:
     f6c:	aa 1f       	adc	r26, r26
     f6e:	bb 1f       	adc	r27, r27
     f70:	a6 17       	cp	r26, r22
     f72:	b7 07       	cpc	r27, r23
     f74:	10 f0       	brcs	.+4      	; 0xf7a <__udivmodhi4_ep>
     f76:	a6 1b       	sub	r26, r22
     f78:	b7 0b       	sbc	r27, r23

00000f7a <__udivmodhi4_ep>:
     f7a:	88 1f       	adc	r24, r24
     f7c:	99 1f       	adc	r25, r25
     f7e:	5a 95       	dec	r21
     f80:	a9 f7       	brne	.-22     	; 0xf6c <__udivmodhi4_loop>
     f82:	80 95       	com	r24
     f84:	90 95       	com	r25
     f86:	bc 01       	movw	r22, r24
     f88:	cd 01       	movw	r24, r26
     f8a:	08 95       	ret

00000f8c <fdevopen>:
     f8c:	0f 93       	push	r16
     f8e:	1f 93       	push	r17
     f90:	cf 93       	push	r28
     f92:	df 93       	push	r29
     f94:	00 97       	sbiw	r24, 0x00	; 0
     f96:	31 f4       	brne	.+12     	; 0xfa4 <fdevopen+0x18>
     f98:	61 15       	cp	r22, r1
     f9a:	71 05       	cpc	r23, r1
     f9c:	19 f4       	brne	.+6      	; 0xfa4 <fdevopen+0x18>
     f9e:	80 e0       	ldi	r24, 0x00	; 0
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	39 c0       	rjmp	.+114    	; 0x1016 <fdevopen+0x8a>
     fa4:	8b 01       	movw	r16, r22
     fa6:	ec 01       	movw	r28, r24
     fa8:	6e e0       	ldi	r22, 0x0E	; 14
     faa:	70 e0       	ldi	r23, 0x00	; 0
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	47 d2       	rcall	.+1166   	; 0x1440 <calloc>
     fb2:	fc 01       	movw	r30, r24
     fb4:	89 2b       	or	r24, r25
     fb6:	99 f3       	breq	.-26     	; 0xf9e <fdevopen+0x12>
     fb8:	80 e8       	ldi	r24, 0x80	; 128
     fba:	83 83       	std	Z+3, r24	; 0x03
     fbc:	01 15       	cp	r16, r1
     fbe:	11 05       	cpc	r17, r1
     fc0:	71 f0       	breq	.+28     	; 0xfde <fdevopen+0x52>
     fc2:	13 87       	std	Z+11, r17	; 0x0b
     fc4:	02 87       	std	Z+10, r16	; 0x0a
     fc6:	81 e8       	ldi	r24, 0x81	; 129
     fc8:	83 83       	std	Z+3, r24	; 0x03
     fca:	80 91 b2 02 	lds	r24, 0x02B2	; 0x8002b2 <__iob>
     fce:	90 91 b3 02 	lds	r25, 0x02B3	; 0x8002b3 <__iob+0x1>
     fd2:	89 2b       	or	r24, r25
     fd4:	21 f4       	brne	.+8      	; 0xfde <fdevopen+0x52>
     fd6:	f0 93 b3 02 	sts	0x02B3, r31	; 0x8002b3 <__iob+0x1>
     fda:	e0 93 b2 02 	sts	0x02B2, r30	; 0x8002b2 <__iob>
     fde:	20 97       	sbiw	r28, 0x00	; 0
     fe0:	c9 f0       	breq	.+50     	; 0x1014 <fdevopen+0x88>
     fe2:	d1 87       	std	Z+9, r29	; 0x09
     fe4:	c0 87       	std	Z+8, r28	; 0x08
     fe6:	83 81       	ldd	r24, Z+3	; 0x03
     fe8:	82 60       	ori	r24, 0x02	; 2
     fea:	83 83       	std	Z+3, r24	; 0x03
     fec:	80 91 b4 02 	lds	r24, 0x02B4	; 0x8002b4 <__iob+0x2>
     ff0:	90 91 b5 02 	lds	r25, 0x02B5	; 0x8002b5 <__iob+0x3>
     ff4:	89 2b       	or	r24, r25
     ff6:	71 f4       	brne	.+28     	; 0x1014 <fdevopen+0x88>
     ff8:	f0 93 b5 02 	sts	0x02B5, r31	; 0x8002b5 <__iob+0x3>
     ffc:	e0 93 b4 02 	sts	0x02B4, r30	; 0x8002b4 <__iob+0x2>
    1000:	80 91 b6 02 	lds	r24, 0x02B6	; 0x8002b6 <__iob+0x4>
    1004:	90 91 b7 02 	lds	r25, 0x02B7	; 0x8002b7 <__iob+0x5>
    1008:	89 2b       	or	r24, r25
    100a:	21 f4       	brne	.+8      	; 0x1014 <fdevopen+0x88>
    100c:	f0 93 b7 02 	sts	0x02B7, r31	; 0x8002b7 <__iob+0x5>
    1010:	e0 93 b6 02 	sts	0x02B6, r30	; 0x8002b6 <__iob+0x4>
    1014:	cf 01       	movw	r24, r30
    1016:	df 91       	pop	r29
    1018:	cf 91       	pop	r28
    101a:	1f 91       	pop	r17
    101c:	0f 91       	pop	r16
    101e:	08 95       	ret

00001020 <printf>:
    1020:	cf 93       	push	r28
    1022:	df 93       	push	r29
    1024:	cd b7       	in	r28, 0x3d	; 61
    1026:	de b7       	in	r29, 0x3e	; 62
    1028:	ae 01       	movw	r20, r28
    102a:	4a 5f       	subi	r20, 0xFA	; 250
    102c:	5f 4f       	sbci	r21, 0xFF	; 255
    102e:	fa 01       	movw	r30, r20
    1030:	61 91       	ld	r22, Z+
    1032:	71 91       	ld	r23, Z+
    1034:	af 01       	movw	r20, r30
    1036:	80 91 b4 02 	lds	r24, 0x02B4	; 0x8002b4 <__iob+0x2>
    103a:	90 91 b5 02 	lds	r25, 0x02B5	; 0x8002b5 <__iob+0x3>
    103e:	03 d0       	rcall	.+6      	; 0x1046 <vfprintf>
    1040:	df 91       	pop	r29
    1042:	cf 91       	pop	r28
    1044:	08 95       	ret

00001046 <vfprintf>:
    1046:	2f 92       	push	r2
    1048:	3f 92       	push	r3
    104a:	4f 92       	push	r4
    104c:	5f 92       	push	r5
    104e:	6f 92       	push	r6
    1050:	7f 92       	push	r7
    1052:	8f 92       	push	r8
    1054:	9f 92       	push	r9
    1056:	af 92       	push	r10
    1058:	bf 92       	push	r11
    105a:	cf 92       	push	r12
    105c:	df 92       	push	r13
    105e:	ef 92       	push	r14
    1060:	ff 92       	push	r15
    1062:	0f 93       	push	r16
    1064:	1f 93       	push	r17
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	cd b7       	in	r28, 0x3d	; 61
    106c:	de b7       	in	r29, 0x3e	; 62
    106e:	2b 97       	sbiw	r28, 0x0b	; 11
    1070:	0f b6       	in	r0, 0x3f	; 63
    1072:	f8 94       	cli
    1074:	de bf       	out	0x3e, r29	; 62
    1076:	0f be       	out	0x3f, r0	; 63
    1078:	cd bf       	out	0x3d, r28	; 61
    107a:	6c 01       	movw	r12, r24
    107c:	7b 01       	movw	r14, r22
    107e:	8a 01       	movw	r16, r20
    1080:	fc 01       	movw	r30, r24
    1082:	17 82       	std	Z+7, r1	; 0x07
    1084:	16 82       	std	Z+6, r1	; 0x06
    1086:	83 81       	ldd	r24, Z+3	; 0x03
    1088:	81 ff       	sbrs	r24, 1
    108a:	bf c1       	rjmp	.+894    	; 0x140a <vfprintf+0x3c4>
    108c:	ce 01       	movw	r24, r28
    108e:	01 96       	adiw	r24, 0x01	; 1
    1090:	3c 01       	movw	r6, r24
    1092:	f6 01       	movw	r30, r12
    1094:	93 81       	ldd	r25, Z+3	; 0x03
    1096:	f7 01       	movw	r30, r14
    1098:	93 fd       	sbrc	r25, 3
    109a:	85 91       	lpm	r24, Z+
    109c:	93 ff       	sbrs	r25, 3
    109e:	81 91       	ld	r24, Z+
    10a0:	7f 01       	movw	r14, r30
    10a2:	88 23       	and	r24, r24
    10a4:	09 f4       	brne	.+2      	; 0x10a8 <vfprintf+0x62>
    10a6:	ad c1       	rjmp	.+858    	; 0x1402 <vfprintf+0x3bc>
    10a8:	85 32       	cpi	r24, 0x25	; 37
    10aa:	39 f4       	brne	.+14     	; 0x10ba <vfprintf+0x74>
    10ac:	93 fd       	sbrc	r25, 3
    10ae:	85 91       	lpm	r24, Z+
    10b0:	93 ff       	sbrs	r25, 3
    10b2:	81 91       	ld	r24, Z+
    10b4:	7f 01       	movw	r14, r30
    10b6:	85 32       	cpi	r24, 0x25	; 37
    10b8:	21 f4       	brne	.+8      	; 0x10c2 <vfprintf+0x7c>
    10ba:	b6 01       	movw	r22, r12
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	18 d3       	rcall	.+1584   	; 0x16f0 <fputc>
    10c0:	e8 cf       	rjmp	.-48     	; 0x1092 <vfprintf+0x4c>
    10c2:	91 2c       	mov	r9, r1
    10c4:	21 2c       	mov	r2, r1
    10c6:	31 2c       	mov	r3, r1
    10c8:	ff e1       	ldi	r31, 0x1F	; 31
    10ca:	f3 15       	cp	r31, r3
    10cc:	d8 f0       	brcs	.+54     	; 0x1104 <vfprintf+0xbe>
    10ce:	8b 32       	cpi	r24, 0x2B	; 43
    10d0:	79 f0       	breq	.+30     	; 0x10f0 <vfprintf+0xaa>
    10d2:	38 f4       	brcc	.+14     	; 0x10e2 <vfprintf+0x9c>
    10d4:	80 32       	cpi	r24, 0x20	; 32
    10d6:	79 f0       	breq	.+30     	; 0x10f6 <vfprintf+0xb0>
    10d8:	83 32       	cpi	r24, 0x23	; 35
    10da:	a1 f4       	brne	.+40     	; 0x1104 <vfprintf+0xbe>
    10dc:	23 2d       	mov	r18, r3
    10de:	20 61       	ori	r18, 0x10	; 16
    10e0:	1d c0       	rjmp	.+58     	; 0x111c <vfprintf+0xd6>
    10e2:	8d 32       	cpi	r24, 0x2D	; 45
    10e4:	61 f0       	breq	.+24     	; 0x10fe <vfprintf+0xb8>
    10e6:	80 33       	cpi	r24, 0x30	; 48
    10e8:	69 f4       	brne	.+26     	; 0x1104 <vfprintf+0xbe>
    10ea:	23 2d       	mov	r18, r3
    10ec:	21 60       	ori	r18, 0x01	; 1
    10ee:	16 c0       	rjmp	.+44     	; 0x111c <vfprintf+0xd6>
    10f0:	83 2d       	mov	r24, r3
    10f2:	82 60       	ori	r24, 0x02	; 2
    10f4:	38 2e       	mov	r3, r24
    10f6:	e3 2d       	mov	r30, r3
    10f8:	e4 60       	ori	r30, 0x04	; 4
    10fa:	3e 2e       	mov	r3, r30
    10fc:	2a c0       	rjmp	.+84     	; 0x1152 <vfprintf+0x10c>
    10fe:	f3 2d       	mov	r31, r3
    1100:	f8 60       	ori	r31, 0x08	; 8
    1102:	1d c0       	rjmp	.+58     	; 0x113e <vfprintf+0xf8>
    1104:	37 fc       	sbrc	r3, 7
    1106:	2d c0       	rjmp	.+90     	; 0x1162 <vfprintf+0x11c>
    1108:	20 ed       	ldi	r18, 0xD0	; 208
    110a:	28 0f       	add	r18, r24
    110c:	2a 30       	cpi	r18, 0x0A	; 10
    110e:	40 f0       	brcs	.+16     	; 0x1120 <vfprintf+0xda>
    1110:	8e 32       	cpi	r24, 0x2E	; 46
    1112:	b9 f4       	brne	.+46     	; 0x1142 <vfprintf+0xfc>
    1114:	36 fc       	sbrc	r3, 6
    1116:	75 c1       	rjmp	.+746    	; 0x1402 <vfprintf+0x3bc>
    1118:	23 2d       	mov	r18, r3
    111a:	20 64       	ori	r18, 0x40	; 64
    111c:	32 2e       	mov	r3, r18
    111e:	19 c0       	rjmp	.+50     	; 0x1152 <vfprintf+0x10c>
    1120:	36 fe       	sbrs	r3, 6
    1122:	06 c0       	rjmp	.+12     	; 0x1130 <vfprintf+0xea>
    1124:	8a e0       	ldi	r24, 0x0A	; 10
    1126:	98 9e       	mul	r9, r24
    1128:	20 0d       	add	r18, r0
    112a:	11 24       	eor	r1, r1
    112c:	92 2e       	mov	r9, r18
    112e:	11 c0       	rjmp	.+34     	; 0x1152 <vfprintf+0x10c>
    1130:	ea e0       	ldi	r30, 0x0A	; 10
    1132:	2e 9e       	mul	r2, r30
    1134:	20 0d       	add	r18, r0
    1136:	11 24       	eor	r1, r1
    1138:	22 2e       	mov	r2, r18
    113a:	f3 2d       	mov	r31, r3
    113c:	f0 62       	ori	r31, 0x20	; 32
    113e:	3f 2e       	mov	r3, r31
    1140:	08 c0       	rjmp	.+16     	; 0x1152 <vfprintf+0x10c>
    1142:	8c 36       	cpi	r24, 0x6C	; 108
    1144:	21 f4       	brne	.+8      	; 0x114e <vfprintf+0x108>
    1146:	83 2d       	mov	r24, r3
    1148:	80 68       	ori	r24, 0x80	; 128
    114a:	38 2e       	mov	r3, r24
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <vfprintf+0x10c>
    114e:	88 36       	cpi	r24, 0x68	; 104
    1150:	41 f4       	brne	.+16     	; 0x1162 <vfprintf+0x11c>
    1152:	f7 01       	movw	r30, r14
    1154:	93 fd       	sbrc	r25, 3
    1156:	85 91       	lpm	r24, Z+
    1158:	93 ff       	sbrs	r25, 3
    115a:	81 91       	ld	r24, Z+
    115c:	7f 01       	movw	r14, r30
    115e:	81 11       	cpse	r24, r1
    1160:	b3 cf       	rjmp	.-154    	; 0x10c8 <vfprintf+0x82>
    1162:	98 2f       	mov	r25, r24
    1164:	9f 7d       	andi	r25, 0xDF	; 223
    1166:	95 54       	subi	r25, 0x45	; 69
    1168:	93 30       	cpi	r25, 0x03	; 3
    116a:	28 f4       	brcc	.+10     	; 0x1176 <vfprintf+0x130>
    116c:	0c 5f       	subi	r16, 0xFC	; 252
    116e:	1f 4f       	sbci	r17, 0xFF	; 255
    1170:	9f e3       	ldi	r25, 0x3F	; 63
    1172:	99 83       	std	Y+1, r25	; 0x01
    1174:	0d c0       	rjmp	.+26     	; 0x1190 <vfprintf+0x14a>
    1176:	83 36       	cpi	r24, 0x63	; 99
    1178:	31 f0       	breq	.+12     	; 0x1186 <vfprintf+0x140>
    117a:	83 37       	cpi	r24, 0x73	; 115
    117c:	71 f0       	breq	.+28     	; 0x119a <vfprintf+0x154>
    117e:	83 35       	cpi	r24, 0x53	; 83
    1180:	09 f0       	breq	.+2      	; 0x1184 <vfprintf+0x13e>
    1182:	55 c0       	rjmp	.+170    	; 0x122e <vfprintf+0x1e8>
    1184:	20 c0       	rjmp	.+64     	; 0x11c6 <vfprintf+0x180>
    1186:	f8 01       	movw	r30, r16
    1188:	80 81       	ld	r24, Z
    118a:	89 83       	std	Y+1, r24	; 0x01
    118c:	0e 5f       	subi	r16, 0xFE	; 254
    118e:	1f 4f       	sbci	r17, 0xFF	; 255
    1190:	88 24       	eor	r8, r8
    1192:	83 94       	inc	r8
    1194:	91 2c       	mov	r9, r1
    1196:	53 01       	movw	r10, r6
    1198:	12 c0       	rjmp	.+36     	; 0x11be <vfprintf+0x178>
    119a:	28 01       	movw	r4, r16
    119c:	f2 e0       	ldi	r31, 0x02	; 2
    119e:	4f 0e       	add	r4, r31
    11a0:	51 1c       	adc	r5, r1
    11a2:	f8 01       	movw	r30, r16
    11a4:	a0 80       	ld	r10, Z
    11a6:	b1 80       	ldd	r11, Z+1	; 0x01
    11a8:	36 fe       	sbrs	r3, 6
    11aa:	03 c0       	rjmp	.+6      	; 0x11b2 <vfprintf+0x16c>
    11ac:	69 2d       	mov	r22, r9
    11ae:	70 e0       	ldi	r23, 0x00	; 0
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <vfprintf+0x170>
    11b2:	6f ef       	ldi	r22, 0xFF	; 255
    11b4:	7f ef       	ldi	r23, 0xFF	; 255
    11b6:	c5 01       	movw	r24, r10
    11b8:	90 d2       	rcall	.+1312   	; 0x16da <strnlen>
    11ba:	4c 01       	movw	r8, r24
    11bc:	82 01       	movw	r16, r4
    11be:	f3 2d       	mov	r31, r3
    11c0:	ff 77       	andi	r31, 0x7F	; 127
    11c2:	3f 2e       	mov	r3, r31
    11c4:	15 c0       	rjmp	.+42     	; 0x11f0 <vfprintf+0x1aa>
    11c6:	28 01       	movw	r4, r16
    11c8:	22 e0       	ldi	r18, 0x02	; 2
    11ca:	42 0e       	add	r4, r18
    11cc:	51 1c       	adc	r5, r1
    11ce:	f8 01       	movw	r30, r16
    11d0:	a0 80       	ld	r10, Z
    11d2:	b1 80       	ldd	r11, Z+1	; 0x01
    11d4:	36 fe       	sbrs	r3, 6
    11d6:	03 c0       	rjmp	.+6      	; 0x11de <vfprintf+0x198>
    11d8:	69 2d       	mov	r22, r9
    11da:	70 e0       	ldi	r23, 0x00	; 0
    11dc:	02 c0       	rjmp	.+4      	; 0x11e2 <vfprintf+0x19c>
    11de:	6f ef       	ldi	r22, 0xFF	; 255
    11e0:	7f ef       	ldi	r23, 0xFF	; 255
    11e2:	c5 01       	movw	r24, r10
    11e4:	68 d2       	rcall	.+1232   	; 0x16b6 <strnlen_P>
    11e6:	4c 01       	movw	r8, r24
    11e8:	f3 2d       	mov	r31, r3
    11ea:	f0 68       	ori	r31, 0x80	; 128
    11ec:	3f 2e       	mov	r3, r31
    11ee:	82 01       	movw	r16, r4
    11f0:	33 fc       	sbrc	r3, 3
    11f2:	19 c0       	rjmp	.+50     	; 0x1226 <vfprintf+0x1e0>
    11f4:	82 2d       	mov	r24, r2
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	88 16       	cp	r8, r24
    11fa:	99 06       	cpc	r9, r25
    11fc:	a0 f4       	brcc	.+40     	; 0x1226 <vfprintf+0x1e0>
    11fe:	b6 01       	movw	r22, r12
    1200:	80 e2       	ldi	r24, 0x20	; 32
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	75 d2       	rcall	.+1258   	; 0x16f0 <fputc>
    1206:	2a 94       	dec	r2
    1208:	f5 cf       	rjmp	.-22     	; 0x11f4 <vfprintf+0x1ae>
    120a:	f5 01       	movw	r30, r10
    120c:	37 fc       	sbrc	r3, 7
    120e:	85 91       	lpm	r24, Z+
    1210:	37 fe       	sbrs	r3, 7
    1212:	81 91       	ld	r24, Z+
    1214:	5f 01       	movw	r10, r30
    1216:	b6 01       	movw	r22, r12
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	6a d2       	rcall	.+1236   	; 0x16f0 <fputc>
    121c:	21 10       	cpse	r2, r1
    121e:	2a 94       	dec	r2
    1220:	21 e0       	ldi	r18, 0x01	; 1
    1222:	82 1a       	sub	r8, r18
    1224:	91 08       	sbc	r9, r1
    1226:	81 14       	cp	r8, r1
    1228:	91 04       	cpc	r9, r1
    122a:	79 f7       	brne	.-34     	; 0x120a <vfprintf+0x1c4>
    122c:	e1 c0       	rjmp	.+450    	; 0x13f0 <vfprintf+0x3aa>
    122e:	84 36       	cpi	r24, 0x64	; 100
    1230:	11 f0       	breq	.+4      	; 0x1236 <vfprintf+0x1f0>
    1232:	89 36       	cpi	r24, 0x69	; 105
    1234:	39 f5       	brne	.+78     	; 0x1284 <vfprintf+0x23e>
    1236:	f8 01       	movw	r30, r16
    1238:	37 fe       	sbrs	r3, 7
    123a:	07 c0       	rjmp	.+14     	; 0x124a <vfprintf+0x204>
    123c:	60 81       	ld	r22, Z
    123e:	71 81       	ldd	r23, Z+1	; 0x01
    1240:	82 81       	ldd	r24, Z+2	; 0x02
    1242:	93 81       	ldd	r25, Z+3	; 0x03
    1244:	0c 5f       	subi	r16, 0xFC	; 252
    1246:	1f 4f       	sbci	r17, 0xFF	; 255
    1248:	08 c0       	rjmp	.+16     	; 0x125a <vfprintf+0x214>
    124a:	60 81       	ld	r22, Z
    124c:	71 81       	ldd	r23, Z+1	; 0x01
    124e:	07 2e       	mov	r0, r23
    1250:	00 0c       	add	r0, r0
    1252:	88 0b       	sbc	r24, r24
    1254:	99 0b       	sbc	r25, r25
    1256:	0e 5f       	subi	r16, 0xFE	; 254
    1258:	1f 4f       	sbci	r17, 0xFF	; 255
    125a:	f3 2d       	mov	r31, r3
    125c:	ff 76       	andi	r31, 0x6F	; 111
    125e:	3f 2e       	mov	r3, r31
    1260:	97 ff       	sbrs	r25, 7
    1262:	09 c0       	rjmp	.+18     	; 0x1276 <vfprintf+0x230>
    1264:	90 95       	com	r25
    1266:	80 95       	com	r24
    1268:	70 95       	com	r23
    126a:	61 95       	neg	r22
    126c:	7f 4f       	sbci	r23, 0xFF	; 255
    126e:	8f 4f       	sbci	r24, 0xFF	; 255
    1270:	9f 4f       	sbci	r25, 0xFF	; 255
    1272:	f0 68       	ori	r31, 0x80	; 128
    1274:	3f 2e       	mov	r3, r31
    1276:	2a e0       	ldi	r18, 0x0A	; 10
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	a3 01       	movw	r20, r6
    127c:	75 d2       	rcall	.+1258   	; 0x1768 <__ultoa_invert>
    127e:	88 2e       	mov	r8, r24
    1280:	86 18       	sub	r8, r6
    1282:	44 c0       	rjmp	.+136    	; 0x130c <vfprintf+0x2c6>
    1284:	85 37       	cpi	r24, 0x75	; 117
    1286:	31 f4       	brne	.+12     	; 0x1294 <vfprintf+0x24e>
    1288:	23 2d       	mov	r18, r3
    128a:	2f 7e       	andi	r18, 0xEF	; 239
    128c:	b2 2e       	mov	r11, r18
    128e:	2a e0       	ldi	r18, 0x0A	; 10
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	25 c0       	rjmp	.+74     	; 0x12de <vfprintf+0x298>
    1294:	93 2d       	mov	r25, r3
    1296:	99 7f       	andi	r25, 0xF9	; 249
    1298:	b9 2e       	mov	r11, r25
    129a:	8f 36       	cpi	r24, 0x6F	; 111
    129c:	c1 f0       	breq	.+48     	; 0x12ce <vfprintf+0x288>
    129e:	18 f4       	brcc	.+6      	; 0x12a6 <vfprintf+0x260>
    12a0:	88 35       	cpi	r24, 0x58	; 88
    12a2:	79 f0       	breq	.+30     	; 0x12c2 <vfprintf+0x27c>
    12a4:	ae c0       	rjmp	.+348    	; 0x1402 <vfprintf+0x3bc>
    12a6:	80 37       	cpi	r24, 0x70	; 112
    12a8:	19 f0       	breq	.+6      	; 0x12b0 <vfprintf+0x26a>
    12aa:	88 37       	cpi	r24, 0x78	; 120
    12ac:	21 f0       	breq	.+8      	; 0x12b6 <vfprintf+0x270>
    12ae:	a9 c0       	rjmp	.+338    	; 0x1402 <vfprintf+0x3bc>
    12b0:	e9 2f       	mov	r30, r25
    12b2:	e0 61       	ori	r30, 0x10	; 16
    12b4:	be 2e       	mov	r11, r30
    12b6:	b4 fe       	sbrs	r11, 4
    12b8:	0d c0       	rjmp	.+26     	; 0x12d4 <vfprintf+0x28e>
    12ba:	fb 2d       	mov	r31, r11
    12bc:	f4 60       	ori	r31, 0x04	; 4
    12be:	bf 2e       	mov	r11, r31
    12c0:	09 c0       	rjmp	.+18     	; 0x12d4 <vfprintf+0x28e>
    12c2:	34 fe       	sbrs	r3, 4
    12c4:	0a c0       	rjmp	.+20     	; 0x12da <vfprintf+0x294>
    12c6:	29 2f       	mov	r18, r25
    12c8:	26 60       	ori	r18, 0x06	; 6
    12ca:	b2 2e       	mov	r11, r18
    12cc:	06 c0       	rjmp	.+12     	; 0x12da <vfprintf+0x294>
    12ce:	28 e0       	ldi	r18, 0x08	; 8
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	05 c0       	rjmp	.+10     	; 0x12de <vfprintf+0x298>
    12d4:	20 e1       	ldi	r18, 0x10	; 16
    12d6:	30 e0       	ldi	r19, 0x00	; 0
    12d8:	02 c0       	rjmp	.+4      	; 0x12de <vfprintf+0x298>
    12da:	20 e1       	ldi	r18, 0x10	; 16
    12dc:	32 e0       	ldi	r19, 0x02	; 2
    12de:	f8 01       	movw	r30, r16
    12e0:	b7 fe       	sbrs	r11, 7
    12e2:	07 c0       	rjmp	.+14     	; 0x12f2 <vfprintf+0x2ac>
    12e4:	60 81       	ld	r22, Z
    12e6:	71 81       	ldd	r23, Z+1	; 0x01
    12e8:	82 81       	ldd	r24, Z+2	; 0x02
    12ea:	93 81       	ldd	r25, Z+3	; 0x03
    12ec:	0c 5f       	subi	r16, 0xFC	; 252
    12ee:	1f 4f       	sbci	r17, 0xFF	; 255
    12f0:	06 c0       	rjmp	.+12     	; 0x12fe <vfprintf+0x2b8>
    12f2:	60 81       	ld	r22, Z
    12f4:	71 81       	ldd	r23, Z+1	; 0x01
    12f6:	80 e0       	ldi	r24, 0x00	; 0
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	0e 5f       	subi	r16, 0xFE	; 254
    12fc:	1f 4f       	sbci	r17, 0xFF	; 255
    12fe:	a3 01       	movw	r20, r6
    1300:	33 d2       	rcall	.+1126   	; 0x1768 <__ultoa_invert>
    1302:	88 2e       	mov	r8, r24
    1304:	86 18       	sub	r8, r6
    1306:	fb 2d       	mov	r31, r11
    1308:	ff 77       	andi	r31, 0x7F	; 127
    130a:	3f 2e       	mov	r3, r31
    130c:	36 fe       	sbrs	r3, 6
    130e:	0d c0       	rjmp	.+26     	; 0x132a <vfprintf+0x2e4>
    1310:	23 2d       	mov	r18, r3
    1312:	2e 7f       	andi	r18, 0xFE	; 254
    1314:	a2 2e       	mov	r10, r18
    1316:	89 14       	cp	r8, r9
    1318:	58 f4       	brcc	.+22     	; 0x1330 <vfprintf+0x2ea>
    131a:	34 fe       	sbrs	r3, 4
    131c:	0b c0       	rjmp	.+22     	; 0x1334 <vfprintf+0x2ee>
    131e:	32 fc       	sbrc	r3, 2
    1320:	09 c0       	rjmp	.+18     	; 0x1334 <vfprintf+0x2ee>
    1322:	83 2d       	mov	r24, r3
    1324:	8e 7e       	andi	r24, 0xEE	; 238
    1326:	a8 2e       	mov	r10, r24
    1328:	05 c0       	rjmp	.+10     	; 0x1334 <vfprintf+0x2ee>
    132a:	b8 2c       	mov	r11, r8
    132c:	a3 2c       	mov	r10, r3
    132e:	03 c0       	rjmp	.+6      	; 0x1336 <vfprintf+0x2f0>
    1330:	b8 2c       	mov	r11, r8
    1332:	01 c0       	rjmp	.+2      	; 0x1336 <vfprintf+0x2f0>
    1334:	b9 2c       	mov	r11, r9
    1336:	a4 fe       	sbrs	r10, 4
    1338:	0f c0       	rjmp	.+30     	; 0x1358 <vfprintf+0x312>
    133a:	fe 01       	movw	r30, r28
    133c:	e8 0d       	add	r30, r8
    133e:	f1 1d       	adc	r31, r1
    1340:	80 81       	ld	r24, Z
    1342:	80 33       	cpi	r24, 0x30	; 48
    1344:	21 f4       	brne	.+8      	; 0x134e <vfprintf+0x308>
    1346:	9a 2d       	mov	r25, r10
    1348:	99 7e       	andi	r25, 0xE9	; 233
    134a:	a9 2e       	mov	r10, r25
    134c:	09 c0       	rjmp	.+18     	; 0x1360 <vfprintf+0x31a>
    134e:	a2 fe       	sbrs	r10, 2
    1350:	06 c0       	rjmp	.+12     	; 0x135e <vfprintf+0x318>
    1352:	b3 94       	inc	r11
    1354:	b3 94       	inc	r11
    1356:	04 c0       	rjmp	.+8      	; 0x1360 <vfprintf+0x31a>
    1358:	8a 2d       	mov	r24, r10
    135a:	86 78       	andi	r24, 0x86	; 134
    135c:	09 f0       	breq	.+2      	; 0x1360 <vfprintf+0x31a>
    135e:	b3 94       	inc	r11
    1360:	a3 fc       	sbrc	r10, 3
    1362:	10 c0       	rjmp	.+32     	; 0x1384 <vfprintf+0x33e>
    1364:	a0 fe       	sbrs	r10, 0
    1366:	06 c0       	rjmp	.+12     	; 0x1374 <vfprintf+0x32e>
    1368:	b2 14       	cp	r11, r2
    136a:	80 f4       	brcc	.+32     	; 0x138c <vfprintf+0x346>
    136c:	28 0c       	add	r2, r8
    136e:	92 2c       	mov	r9, r2
    1370:	9b 18       	sub	r9, r11
    1372:	0d c0       	rjmp	.+26     	; 0x138e <vfprintf+0x348>
    1374:	b2 14       	cp	r11, r2
    1376:	58 f4       	brcc	.+22     	; 0x138e <vfprintf+0x348>
    1378:	b6 01       	movw	r22, r12
    137a:	80 e2       	ldi	r24, 0x20	; 32
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	b8 d1       	rcall	.+880    	; 0x16f0 <fputc>
    1380:	b3 94       	inc	r11
    1382:	f8 cf       	rjmp	.-16     	; 0x1374 <vfprintf+0x32e>
    1384:	b2 14       	cp	r11, r2
    1386:	18 f4       	brcc	.+6      	; 0x138e <vfprintf+0x348>
    1388:	2b 18       	sub	r2, r11
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <vfprintf+0x34a>
    138c:	98 2c       	mov	r9, r8
    138e:	21 2c       	mov	r2, r1
    1390:	a4 fe       	sbrs	r10, 4
    1392:	0f c0       	rjmp	.+30     	; 0x13b2 <vfprintf+0x36c>
    1394:	b6 01       	movw	r22, r12
    1396:	80 e3       	ldi	r24, 0x30	; 48
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	aa d1       	rcall	.+852    	; 0x16f0 <fputc>
    139c:	a2 fe       	sbrs	r10, 2
    139e:	16 c0       	rjmp	.+44     	; 0x13cc <vfprintf+0x386>
    13a0:	a1 fc       	sbrc	r10, 1
    13a2:	03 c0       	rjmp	.+6      	; 0x13aa <vfprintf+0x364>
    13a4:	88 e7       	ldi	r24, 0x78	; 120
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <vfprintf+0x368>
    13aa:	88 e5       	ldi	r24, 0x58	; 88
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	b6 01       	movw	r22, r12
    13b0:	0c c0       	rjmp	.+24     	; 0x13ca <vfprintf+0x384>
    13b2:	8a 2d       	mov	r24, r10
    13b4:	86 78       	andi	r24, 0x86	; 134
    13b6:	51 f0       	breq	.+20     	; 0x13cc <vfprintf+0x386>
    13b8:	a1 fe       	sbrs	r10, 1
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <vfprintf+0x37a>
    13bc:	8b e2       	ldi	r24, 0x2B	; 43
    13be:	01 c0       	rjmp	.+2      	; 0x13c2 <vfprintf+0x37c>
    13c0:	80 e2       	ldi	r24, 0x20	; 32
    13c2:	a7 fc       	sbrc	r10, 7
    13c4:	8d e2       	ldi	r24, 0x2D	; 45
    13c6:	b6 01       	movw	r22, r12
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	92 d1       	rcall	.+804    	; 0x16f0 <fputc>
    13cc:	89 14       	cp	r8, r9
    13ce:	30 f4       	brcc	.+12     	; 0x13dc <vfprintf+0x396>
    13d0:	b6 01       	movw	r22, r12
    13d2:	80 e3       	ldi	r24, 0x30	; 48
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	8c d1       	rcall	.+792    	; 0x16f0 <fputc>
    13d8:	9a 94       	dec	r9
    13da:	f8 cf       	rjmp	.-16     	; 0x13cc <vfprintf+0x386>
    13dc:	8a 94       	dec	r8
    13de:	f3 01       	movw	r30, r6
    13e0:	e8 0d       	add	r30, r8
    13e2:	f1 1d       	adc	r31, r1
    13e4:	80 81       	ld	r24, Z
    13e6:	b6 01       	movw	r22, r12
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	82 d1       	rcall	.+772    	; 0x16f0 <fputc>
    13ec:	81 10       	cpse	r8, r1
    13ee:	f6 cf       	rjmp	.-20     	; 0x13dc <vfprintf+0x396>
    13f0:	22 20       	and	r2, r2
    13f2:	09 f4       	brne	.+2      	; 0x13f6 <vfprintf+0x3b0>
    13f4:	4e ce       	rjmp	.-868    	; 0x1092 <vfprintf+0x4c>
    13f6:	b6 01       	movw	r22, r12
    13f8:	80 e2       	ldi	r24, 0x20	; 32
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	79 d1       	rcall	.+754    	; 0x16f0 <fputc>
    13fe:	2a 94       	dec	r2
    1400:	f7 cf       	rjmp	.-18     	; 0x13f0 <vfprintf+0x3aa>
    1402:	f6 01       	movw	r30, r12
    1404:	86 81       	ldd	r24, Z+6	; 0x06
    1406:	97 81       	ldd	r25, Z+7	; 0x07
    1408:	02 c0       	rjmp	.+4      	; 0x140e <vfprintf+0x3c8>
    140a:	8f ef       	ldi	r24, 0xFF	; 255
    140c:	9f ef       	ldi	r25, 0xFF	; 255
    140e:	2b 96       	adiw	r28, 0x0b	; 11
    1410:	0f b6       	in	r0, 0x3f	; 63
    1412:	f8 94       	cli
    1414:	de bf       	out	0x3e, r29	; 62
    1416:	0f be       	out	0x3f, r0	; 63
    1418:	cd bf       	out	0x3d, r28	; 61
    141a:	df 91       	pop	r29
    141c:	cf 91       	pop	r28
    141e:	1f 91       	pop	r17
    1420:	0f 91       	pop	r16
    1422:	ff 90       	pop	r15
    1424:	ef 90       	pop	r14
    1426:	df 90       	pop	r13
    1428:	cf 90       	pop	r12
    142a:	bf 90       	pop	r11
    142c:	af 90       	pop	r10
    142e:	9f 90       	pop	r9
    1430:	8f 90       	pop	r8
    1432:	7f 90       	pop	r7
    1434:	6f 90       	pop	r6
    1436:	5f 90       	pop	r5
    1438:	4f 90       	pop	r4
    143a:	3f 90       	pop	r3
    143c:	2f 90       	pop	r2
    143e:	08 95       	ret

00001440 <calloc>:
    1440:	0f 93       	push	r16
    1442:	1f 93       	push	r17
    1444:	cf 93       	push	r28
    1446:	df 93       	push	r29
    1448:	86 9f       	mul	r24, r22
    144a:	80 01       	movw	r16, r0
    144c:	87 9f       	mul	r24, r23
    144e:	10 0d       	add	r17, r0
    1450:	96 9f       	mul	r25, r22
    1452:	10 0d       	add	r17, r0
    1454:	11 24       	eor	r1, r1
    1456:	c8 01       	movw	r24, r16
    1458:	0d d0       	rcall	.+26     	; 0x1474 <malloc>
    145a:	ec 01       	movw	r28, r24
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	21 f0       	breq	.+8      	; 0x1468 <calloc+0x28>
    1460:	a8 01       	movw	r20, r16
    1462:	60 e0       	ldi	r22, 0x00	; 0
    1464:	70 e0       	ldi	r23, 0x00	; 0
    1466:	32 d1       	rcall	.+612    	; 0x16cc <memset>
    1468:	ce 01       	movw	r24, r28
    146a:	df 91       	pop	r29
    146c:	cf 91       	pop	r28
    146e:	1f 91       	pop	r17
    1470:	0f 91       	pop	r16
    1472:	08 95       	ret

00001474 <malloc>:
    1474:	0f 93       	push	r16
    1476:	1f 93       	push	r17
    1478:	cf 93       	push	r28
    147a:	df 93       	push	r29
    147c:	82 30       	cpi	r24, 0x02	; 2
    147e:	91 05       	cpc	r25, r1
    1480:	10 f4       	brcc	.+4      	; 0x1486 <malloc+0x12>
    1482:	82 e0       	ldi	r24, 0x02	; 2
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	e0 91 ba 02 	lds	r30, 0x02BA	; 0x8002ba <__flp>
    148a:	f0 91 bb 02 	lds	r31, 0x02BB	; 0x8002bb <__flp+0x1>
    148e:	20 e0       	ldi	r18, 0x00	; 0
    1490:	30 e0       	ldi	r19, 0x00	; 0
    1492:	a0 e0       	ldi	r26, 0x00	; 0
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	30 97       	sbiw	r30, 0x00	; 0
    1498:	19 f1       	breq	.+70     	; 0x14e0 <malloc+0x6c>
    149a:	40 81       	ld	r20, Z
    149c:	51 81       	ldd	r21, Z+1	; 0x01
    149e:	02 81       	ldd	r16, Z+2	; 0x02
    14a0:	13 81       	ldd	r17, Z+3	; 0x03
    14a2:	48 17       	cp	r20, r24
    14a4:	59 07       	cpc	r21, r25
    14a6:	c8 f0       	brcs	.+50     	; 0x14da <malloc+0x66>
    14a8:	84 17       	cp	r24, r20
    14aa:	95 07       	cpc	r25, r21
    14ac:	69 f4       	brne	.+26     	; 0x14c8 <malloc+0x54>
    14ae:	10 97       	sbiw	r26, 0x00	; 0
    14b0:	31 f0       	breq	.+12     	; 0x14be <malloc+0x4a>
    14b2:	12 96       	adiw	r26, 0x02	; 2
    14b4:	0c 93       	st	X, r16
    14b6:	12 97       	sbiw	r26, 0x02	; 2
    14b8:	13 96       	adiw	r26, 0x03	; 3
    14ba:	1c 93       	st	X, r17
    14bc:	27 c0       	rjmp	.+78     	; 0x150c <malloc+0x98>
    14be:	00 93 ba 02 	sts	0x02BA, r16	; 0x8002ba <__flp>
    14c2:	10 93 bb 02 	sts	0x02BB, r17	; 0x8002bb <__flp+0x1>
    14c6:	22 c0       	rjmp	.+68     	; 0x150c <malloc+0x98>
    14c8:	21 15       	cp	r18, r1
    14ca:	31 05       	cpc	r19, r1
    14cc:	19 f0       	breq	.+6      	; 0x14d4 <malloc+0x60>
    14ce:	42 17       	cp	r20, r18
    14d0:	53 07       	cpc	r21, r19
    14d2:	18 f4       	brcc	.+6      	; 0x14da <malloc+0x66>
    14d4:	9a 01       	movw	r18, r20
    14d6:	bd 01       	movw	r22, r26
    14d8:	ef 01       	movw	r28, r30
    14da:	df 01       	movw	r26, r30
    14dc:	f8 01       	movw	r30, r16
    14de:	db cf       	rjmp	.-74     	; 0x1496 <malloc+0x22>
    14e0:	21 15       	cp	r18, r1
    14e2:	31 05       	cpc	r19, r1
    14e4:	f9 f0       	breq	.+62     	; 0x1524 <malloc+0xb0>
    14e6:	28 1b       	sub	r18, r24
    14e8:	39 0b       	sbc	r19, r25
    14ea:	24 30       	cpi	r18, 0x04	; 4
    14ec:	31 05       	cpc	r19, r1
    14ee:	80 f4       	brcc	.+32     	; 0x1510 <malloc+0x9c>
    14f0:	8a 81       	ldd	r24, Y+2	; 0x02
    14f2:	9b 81       	ldd	r25, Y+3	; 0x03
    14f4:	61 15       	cp	r22, r1
    14f6:	71 05       	cpc	r23, r1
    14f8:	21 f0       	breq	.+8      	; 0x1502 <malloc+0x8e>
    14fa:	fb 01       	movw	r30, r22
    14fc:	93 83       	std	Z+3, r25	; 0x03
    14fe:	82 83       	std	Z+2, r24	; 0x02
    1500:	04 c0       	rjmp	.+8      	; 0x150a <malloc+0x96>
    1502:	90 93 bb 02 	sts	0x02BB, r25	; 0x8002bb <__flp+0x1>
    1506:	80 93 ba 02 	sts	0x02BA, r24	; 0x8002ba <__flp>
    150a:	fe 01       	movw	r30, r28
    150c:	32 96       	adiw	r30, 0x02	; 2
    150e:	44 c0       	rjmp	.+136    	; 0x1598 <malloc+0x124>
    1510:	fe 01       	movw	r30, r28
    1512:	e2 0f       	add	r30, r18
    1514:	f3 1f       	adc	r31, r19
    1516:	81 93       	st	Z+, r24
    1518:	91 93       	st	Z+, r25
    151a:	22 50       	subi	r18, 0x02	; 2
    151c:	31 09       	sbc	r19, r1
    151e:	39 83       	std	Y+1, r19	; 0x01
    1520:	28 83       	st	Y, r18
    1522:	3a c0       	rjmp	.+116    	; 0x1598 <malloc+0x124>
    1524:	20 91 b8 02 	lds	r18, 0x02B8	; 0x8002b8 <__brkval>
    1528:	30 91 b9 02 	lds	r19, 0x02B9	; 0x8002b9 <__brkval+0x1>
    152c:	23 2b       	or	r18, r19
    152e:	41 f4       	brne	.+16     	; 0x1540 <malloc+0xcc>
    1530:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1534:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1538:	30 93 b9 02 	sts	0x02B9, r19	; 0x8002b9 <__brkval+0x1>
    153c:	20 93 b8 02 	sts	0x02B8, r18	; 0x8002b8 <__brkval>
    1540:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1544:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1548:	21 15       	cp	r18, r1
    154a:	31 05       	cpc	r19, r1
    154c:	41 f4       	brne	.+16     	; 0x155e <malloc+0xea>
    154e:	2d b7       	in	r18, 0x3d	; 61
    1550:	3e b7       	in	r19, 0x3e	; 62
    1552:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1556:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    155a:	24 1b       	sub	r18, r20
    155c:	35 0b       	sbc	r19, r21
    155e:	e0 91 b8 02 	lds	r30, 0x02B8	; 0x8002b8 <__brkval>
    1562:	f0 91 b9 02 	lds	r31, 0x02B9	; 0x8002b9 <__brkval+0x1>
    1566:	e2 17       	cp	r30, r18
    1568:	f3 07       	cpc	r31, r19
    156a:	a0 f4       	brcc	.+40     	; 0x1594 <malloc+0x120>
    156c:	2e 1b       	sub	r18, r30
    156e:	3f 0b       	sbc	r19, r31
    1570:	28 17       	cp	r18, r24
    1572:	39 07       	cpc	r19, r25
    1574:	78 f0       	brcs	.+30     	; 0x1594 <malloc+0x120>
    1576:	ac 01       	movw	r20, r24
    1578:	4e 5f       	subi	r20, 0xFE	; 254
    157a:	5f 4f       	sbci	r21, 0xFF	; 255
    157c:	24 17       	cp	r18, r20
    157e:	35 07       	cpc	r19, r21
    1580:	48 f0       	brcs	.+18     	; 0x1594 <malloc+0x120>
    1582:	4e 0f       	add	r20, r30
    1584:	5f 1f       	adc	r21, r31
    1586:	50 93 b9 02 	sts	0x02B9, r21	; 0x8002b9 <__brkval+0x1>
    158a:	40 93 b8 02 	sts	0x02B8, r20	; 0x8002b8 <__brkval>
    158e:	81 93       	st	Z+, r24
    1590:	91 93       	st	Z+, r25
    1592:	02 c0       	rjmp	.+4      	; 0x1598 <malloc+0x124>
    1594:	e0 e0       	ldi	r30, 0x00	; 0
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	cf 01       	movw	r24, r30
    159a:	df 91       	pop	r29
    159c:	cf 91       	pop	r28
    159e:	1f 91       	pop	r17
    15a0:	0f 91       	pop	r16
    15a2:	08 95       	ret

000015a4 <free>:
    15a4:	cf 93       	push	r28
    15a6:	df 93       	push	r29
    15a8:	00 97       	sbiw	r24, 0x00	; 0
    15aa:	09 f4       	brne	.+2      	; 0x15ae <free+0xa>
    15ac:	81 c0       	rjmp	.+258    	; 0x16b0 <free+0x10c>
    15ae:	fc 01       	movw	r30, r24
    15b0:	32 97       	sbiw	r30, 0x02	; 2
    15b2:	13 82       	std	Z+3, r1	; 0x03
    15b4:	12 82       	std	Z+2, r1	; 0x02
    15b6:	a0 91 ba 02 	lds	r26, 0x02BA	; 0x8002ba <__flp>
    15ba:	b0 91 bb 02 	lds	r27, 0x02BB	; 0x8002bb <__flp+0x1>
    15be:	10 97       	sbiw	r26, 0x00	; 0
    15c0:	81 f4       	brne	.+32     	; 0x15e2 <free+0x3e>
    15c2:	20 81       	ld	r18, Z
    15c4:	31 81       	ldd	r19, Z+1	; 0x01
    15c6:	82 0f       	add	r24, r18
    15c8:	93 1f       	adc	r25, r19
    15ca:	20 91 b8 02 	lds	r18, 0x02B8	; 0x8002b8 <__brkval>
    15ce:	30 91 b9 02 	lds	r19, 0x02B9	; 0x8002b9 <__brkval+0x1>
    15d2:	28 17       	cp	r18, r24
    15d4:	39 07       	cpc	r19, r25
    15d6:	51 f5       	brne	.+84     	; 0x162c <free+0x88>
    15d8:	f0 93 b9 02 	sts	0x02B9, r31	; 0x8002b9 <__brkval+0x1>
    15dc:	e0 93 b8 02 	sts	0x02B8, r30	; 0x8002b8 <__brkval>
    15e0:	67 c0       	rjmp	.+206    	; 0x16b0 <free+0x10c>
    15e2:	ed 01       	movw	r28, r26
    15e4:	20 e0       	ldi	r18, 0x00	; 0
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	ce 17       	cp	r28, r30
    15ea:	df 07       	cpc	r29, r31
    15ec:	40 f4       	brcc	.+16     	; 0x15fe <free+0x5a>
    15ee:	4a 81       	ldd	r20, Y+2	; 0x02
    15f0:	5b 81       	ldd	r21, Y+3	; 0x03
    15f2:	9e 01       	movw	r18, r28
    15f4:	41 15       	cp	r20, r1
    15f6:	51 05       	cpc	r21, r1
    15f8:	f1 f0       	breq	.+60     	; 0x1636 <free+0x92>
    15fa:	ea 01       	movw	r28, r20
    15fc:	f5 cf       	rjmp	.-22     	; 0x15e8 <free+0x44>
    15fe:	d3 83       	std	Z+3, r29	; 0x03
    1600:	c2 83       	std	Z+2, r28	; 0x02
    1602:	40 81       	ld	r20, Z
    1604:	51 81       	ldd	r21, Z+1	; 0x01
    1606:	84 0f       	add	r24, r20
    1608:	95 1f       	adc	r25, r21
    160a:	c8 17       	cp	r28, r24
    160c:	d9 07       	cpc	r29, r25
    160e:	59 f4       	brne	.+22     	; 0x1626 <free+0x82>
    1610:	88 81       	ld	r24, Y
    1612:	99 81       	ldd	r25, Y+1	; 0x01
    1614:	84 0f       	add	r24, r20
    1616:	95 1f       	adc	r25, r21
    1618:	02 96       	adiw	r24, 0x02	; 2
    161a:	91 83       	std	Z+1, r25	; 0x01
    161c:	80 83       	st	Z, r24
    161e:	8a 81       	ldd	r24, Y+2	; 0x02
    1620:	9b 81       	ldd	r25, Y+3	; 0x03
    1622:	93 83       	std	Z+3, r25	; 0x03
    1624:	82 83       	std	Z+2, r24	; 0x02
    1626:	21 15       	cp	r18, r1
    1628:	31 05       	cpc	r19, r1
    162a:	29 f4       	brne	.+10     	; 0x1636 <free+0x92>
    162c:	f0 93 bb 02 	sts	0x02BB, r31	; 0x8002bb <__flp+0x1>
    1630:	e0 93 ba 02 	sts	0x02BA, r30	; 0x8002ba <__flp>
    1634:	3d c0       	rjmp	.+122    	; 0x16b0 <free+0x10c>
    1636:	e9 01       	movw	r28, r18
    1638:	fb 83       	std	Y+3, r31	; 0x03
    163a:	ea 83       	std	Y+2, r30	; 0x02
    163c:	49 91       	ld	r20, Y+
    163e:	59 91       	ld	r21, Y+
    1640:	c4 0f       	add	r28, r20
    1642:	d5 1f       	adc	r29, r21
    1644:	ec 17       	cp	r30, r28
    1646:	fd 07       	cpc	r31, r29
    1648:	61 f4       	brne	.+24     	; 0x1662 <free+0xbe>
    164a:	80 81       	ld	r24, Z
    164c:	91 81       	ldd	r25, Z+1	; 0x01
    164e:	84 0f       	add	r24, r20
    1650:	95 1f       	adc	r25, r21
    1652:	02 96       	adiw	r24, 0x02	; 2
    1654:	e9 01       	movw	r28, r18
    1656:	99 83       	std	Y+1, r25	; 0x01
    1658:	88 83       	st	Y, r24
    165a:	82 81       	ldd	r24, Z+2	; 0x02
    165c:	93 81       	ldd	r25, Z+3	; 0x03
    165e:	9b 83       	std	Y+3, r25	; 0x03
    1660:	8a 83       	std	Y+2, r24	; 0x02
    1662:	e0 e0       	ldi	r30, 0x00	; 0
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	12 96       	adiw	r26, 0x02	; 2
    1668:	8d 91       	ld	r24, X+
    166a:	9c 91       	ld	r25, X
    166c:	13 97       	sbiw	r26, 0x03	; 3
    166e:	00 97       	sbiw	r24, 0x00	; 0
    1670:	19 f0       	breq	.+6      	; 0x1678 <free+0xd4>
    1672:	fd 01       	movw	r30, r26
    1674:	dc 01       	movw	r26, r24
    1676:	f7 cf       	rjmp	.-18     	; 0x1666 <free+0xc2>
    1678:	8d 91       	ld	r24, X+
    167a:	9c 91       	ld	r25, X
    167c:	11 97       	sbiw	r26, 0x01	; 1
    167e:	9d 01       	movw	r18, r26
    1680:	2e 5f       	subi	r18, 0xFE	; 254
    1682:	3f 4f       	sbci	r19, 0xFF	; 255
    1684:	82 0f       	add	r24, r18
    1686:	93 1f       	adc	r25, r19
    1688:	20 91 b8 02 	lds	r18, 0x02B8	; 0x8002b8 <__brkval>
    168c:	30 91 b9 02 	lds	r19, 0x02B9	; 0x8002b9 <__brkval+0x1>
    1690:	28 17       	cp	r18, r24
    1692:	39 07       	cpc	r19, r25
    1694:	69 f4       	brne	.+26     	; 0x16b0 <free+0x10c>
    1696:	30 97       	sbiw	r30, 0x00	; 0
    1698:	29 f4       	brne	.+10     	; 0x16a4 <free+0x100>
    169a:	10 92 bb 02 	sts	0x02BB, r1	; 0x8002bb <__flp+0x1>
    169e:	10 92 ba 02 	sts	0x02BA, r1	; 0x8002ba <__flp>
    16a2:	02 c0       	rjmp	.+4      	; 0x16a8 <free+0x104>
    16a4:	13 82       	std	Z+3, r1	; 0x03
    16a6:	12 82       	std	Z+2, r1	; 0x02
    16a8:	b0 93 b9 02 	sts	0x02B9, r27	; 0x8002b9 <__brkval+0x1>
    16ac:	a0 93 b8 02 	sts	0x02B8, r26	; 0x8002b8 <__brkval>
    16b0:	df 91       	pop	r29
    16b2:	cf 91       	pop	r28
    16b4:	08 95       	ret

000016b6 <strnlen_P>:
    16b6:	fc 01       	movw	r30, r24
    16b8:	05 90       	lpm	r0, Z+
    16ba:	61 50       	subi	r22, 0x01	; 1
    16bc:	70 40       	sbci	r23, 0x00	; 0
    16be:	01 10       	cpse	r0, r1
    16c0:	d8 f7       	brcc	.-10     	; 0x16b8 <strnlen_P+0x2>
    16c2:	80 95       	com	r24
    16c4:	90 95       	com	r25
    16c6:	8e 0f       	add	r24, r30
    16c8:	9f 1f       	adc	r25, r31
    16ca:	08 95       	ret

000016cc <memset>:
    16cc:	dc 01       	movw	r26, r24
    16ce:	01 c0       	rjmp	.+2      	; 0x16d2 <memset+0x6>
    16d0:	6d 93       	st	X+, r22
    16d2:	41 50       	subi	r20, 0x01	; 1
    16d4:	50 40       	sbci	r21, 0x00	; 0
    16d6:	e0 f7       	brcc	.-8      	; 0x16d0 <memset+0x4>
    16d8:	08 95       	ret

000016da <strnlen>:
    16da:	fc 01       	movw	r30, r24
    16dc:	61 50       	subi	r22, 0x01	; 1
    16de:	70 40       	sbci	r23, 0x00	; 0
    16e0:	01 90       	ld	r0, Z+
    16e2:	01 10       	cpse	r0, r1
    16e4:	d8 f7       	brcc	.-10     	; 0x16dc <strnlen+0x2>
    16e6:	80 95       	com	r24
    16e8:	90 95       	com	r25
    16ea:	8e 0f       	add	r24, r30
    16ec:	9f 1f       	adc	r25, r31
    16ee:	08 95       	ret

000016f0 <fputc>:
    16f0:	0f 93       	push	r16
    16f2:	1f 93       	push	r17
    16f4:	cf 93       	push	r28
    16f6:	df 93       	push	r29
    16f8:	fb 01       	movw	r30, r22
    16fa:	23 81       	ldd	r18, Z+3	; 0x03
    16fc:	21 fd       	sbrc	r18, 1
    16fe:	03 c0       	rjmp	.+6      	; 0x1706 <fputc+0x16>
    1700:	8f ef       	ldi	r24, 0xFF	; 255
    1702:	9f ef       	ldi	r25, 0xFF	; 255
    1704:	2c c0       	rjmp	.+88     	; 0x175e <fputc+0x6e>
    1706:	22 ff       	sbrs	r18, 2
    1708:	16 c0       	rjmp	.+44     	; 0x1736 <fputc+0x46>
    170a:	46 81       	ldd	r20, Z+6	; 0x06
    170c:	57 81       	ldd	r21, Z+7	; 0x07
    170e:	24 81       	ldd	r18, Z+4	; 0x04
    1710:	35 81       	ldd	r19, Z+5	; 0x05
    1712:	42 17       	cp	r20, r18
    1714:	53 07       	cpc	r21, r19
    1716:	44 f4       	brge	.+16     	; 0x1728 <fputc+0x38>
    1718:	a0 81       	ld	r26, Z
    171a:	b1 81       	ldd	r27, Z+1	; 0x01
    171c:	9d 01       	movw	r18, r26
    171e:	2f 5f       	subi	r18, 0xFF	; 255
    1720:	3f 4f       	sbci	r19, 0xFF	; 255
    1722:	31 83       	std	Z+1, r19	; 0x01
    1724:	20 83       	st	Z, r18
    1726:	8c 93       	st	X, r24
    1728:	26 81       	ldd	r18, Z+6	; 0x06
    172a:	37 81       	ldd	r19, Z+7	; 0x07
    172c:	2f 5f       	subi	r18, 0xFF	; 255
    172e:	3f 4f       	sbci	r19, 0xFF	; 255
    1730:	37 83       	std	Z+7, r19	; 0x07
    1732:	26 83       	std	Z+6, r18	; 0x06
    1734:	14 c0       	rjmp	.+40     	; 0x175e <fputc+0x6e>
    1736:	8b 01       	movw	r16, r22
    1738:	ec 01       	movw	r28, r24
    173a:	fb 01       	movw	r30, r22
    173c:	00 84       	ldd	r0, Z+8	; 0x08
    173e:	f1 85       	ldd	r31, Z+9	; 0x09
    1740:	e0 2d       	mov	r30, r0
    1742:	19 95       	eicall
    1744:	89 2b       	or	r24, r25
    1746:	e1 f6       	brne	.-72     	; 0x1700 <fputc+0x10>
    1748:	d8 01       	movw	r26, r16
    174a:	16 96       	adiw	r26, 0x06	; 6
    174c:	8d 91       	ld	r24, X+
    174e:	9c 91       	ld	r25, X
    1750:	17 97       	sbiw	r26, 0x07	; 7
    1752:	01 96       	adiw	r24, 0x01	; 1
    1754:	17 96       	adiw	r26, 0x07	; 7
    1756:	9c 93       	st	X, r25
    1758:	8e 93       	st	-X, r24
    175a:	16 97       	sbiw	r26, 0x06	; 6
    175c:	ce 01       	movw	r24, r28
    175e:	df 91       	pop	r29
    1760:	cf 91       	pop	r28
    1762:	1f 91       	pop	r17
    1764:	0f 91       	pop	r16
    1766:	08 95       	ret

00001768 <__ultoa_invert>:
    1768:	fa 01       	movw	r30, r20
    176a:	aa 27       	eor	r26, r26
    176c:	28 30       	cpi	r18, 0x08	; 8
    176e:	51 f1       	breq	.+84     	; 0x17c4 <__ultoa_invert+0x5c>
    1770:	20 31       	cpi	r18, 0x10	; 16
    1772:	81 f1       	breq	.+96     	; 0x17d4 <__ultoa_invert+0x6c>
    1774:	e8 94       	clt
    1776:	6f 93       	push	r22
    1778:	6e 7f       	andi	r22, 0xFE	; 254
    177a:	6e 5f       	subi	r22, 0xFE	; 254
    177c:	7f 4f       	sbci	r23, 0xFF	; 255
    177e:	8f 4f       	sbci	r24, 0xFF	; 255
    1780:	9f 4f       	sbci	r25, 0xFF	; 255
    1782:	af 4f       	sbci	r26, 0xFF	; 255
    1784:	b1 e0       	ldi	r27, 0x01	; 1
    1786:	3e d0       	rcall	.+124    	; 0x1804 <__ultoa_invert+0x9c>
    1788:	b4 e0       	ldi	r27, 0x04	; 4
    178a:	3c d0       	rcall	.+120    	; 0x1804 <__ultoa_invert+0x9c>
    178c:	67 0f       	add	r22, r23
    178e:	78 1f       	adc	r23, r24
    1790:	89 1f       	adc	r24, r25
    1792:	9a 1f       	adc	r25, r26
    1794:	a1 1d       	adc	r26, r1
    1796:	68 0f       	add	r22, r24
    1798:	79 1f       	adc	r23, r25
    179a:	8a 1f       	adc	r24, r26
    179c:	91 1d       	adc	r25, r1
    179e:	a1 1d       	adc	r26, r1
    17a0:	6a 0f       	add	r22, r26
    17a2:	71 1d       	adc	r23, r1
    17a4:	81 1d       	adc	r24, r1
    17a6:	91 1d       	adc	r25, r1
    17a8:	a1 1d       	adc	r26, r1
    17aa:	20 d0       	rcall	.+64     	; 0x17ec <__ultoa_invert+0x84>
    17ac:	09 f4       	brne	.+2      	; 0x17b0 <__ultoa_invert+0x48>
    17ae:	68 94       	set
    17b0:	3f 91       	pop	r19
    17b2:	2a e0       	ldi	r18, 0x0A	; 10
    17b4:	26 9f       	mul	r18, r22
    17b6:	11 24       	eor	r1, r1
    17b8:	30 19       	sub	r19, r0
    17ba:	30 5d       	subi	r19, 0xD0	; 208
    17bc:	31 93       	st	Z+, r19
    17be:	de f6       	brtc	.-74     	; 0x1776 <__ultoa_invert+0xe>
    17c0:	cf 01       	movw	r24, r30
    17c2:	08 95       	ret
    17c4:	46 2f       	mov	r20, r22
    17c6:	47 70       	andi	r20, 0x07	; 7
    17c8:	40 5d       	subi	r20, 0xD0	; 208
    17ca:	41 93       	st	Z+, r20
    17cc:	b3 e0       	ldi	r27, 0x03	; 3
    17ce:	0f d0       	rcall	.+30     	; 0x17ee <__ultoa_invert+0x86>
    17d0:	c9 f7       	brne	.-14     	; 0x17c4 <__ultoa_invert+0x5c>
    17d2:	f6 cf       	rjmp	.-20     	; 0x17c0 <__ultoa_invert+0x58>
    17d4:	46 2f       	mov	r20, r22
    17d6:	4f 70       	andi	r20, 0x0F	; 15
    17d8:	40 5d       	subi	r20, 0xD0	; 208
    17da:	4a 33       	cpi	r20, 0x3A	; 58
    17dc:	18 f0       	brcs	.+6      	; 0x17e4 <__ultoa_invert+0x7c>
    17de:	49 5d       	subi	r20, 0xD9	; 217
    17e0:	31 fd       	sbrc	r19, 1
    17e2:	40 52       	subi	r20, 0x20	; 32
    17e4:	41 93       	st	Z+, r20
    17e6:	02 d0       	rcall	.+4      	; 0x17ec <__ultoa_invert+0x84>
    17e8:	a9 f7       	brne	.-22     	; 0x17d4 <__ultoa_invert+0x6c>
    17ea:	ea cf       	rjmp	.-44     	; 0x17c0 <__ultoa_invert+0x58>
    17ec:	b4 e0       	ldi	r27, 0x04	; 4
    17ee:	a6 95       	lsr	r26
    17f0:	97 95       	ror	r25
    17f2:	87 95       	ror	r24
    17f4:	77 95       	ror	r23
    17f6:	67 95       	ror	r22
    17f8:	ba 95       	dec	r27
    17fa:	c9 f7       	brne	.-14     	; 0x17ee <__ultoa_invert+0x86>
    17fc:	00 97       	sbiw	r24, 0x00	; 0
    17fe:	61 05       	cpc	r22, r1
    1800:	71 05       	cpc	r23, r1
    1802:	08 95       	ret
    1804:	9b 01       	movw	r18, r22
    1806:	ac 01       	movw	r20, r24
    1808:	0a 2e       	mov	r0, r26
    180a:	06 94       	lsr	r0
    180c:	57 95       	ror	r21
    180e:	47 95       	ror	r20
    1810:	37 95       	ror	r19
    1812:	27 95       	ror	r18
    1814:	ba 95       	dec	r27
    1816:	c9 f7       	brne	.-14     	; 0x180a <__ultoa_invert+0xa2>
    1818:	62 0f       	add	r22, r18
    181a:	73 1f       	adc	r23, r19
    181c:	84 1f       	adc	r24, r20
    181e:	95 1f       	adc	r25, r21
    1820:	a0 1d       	adc	r26, r0
    1822:	08 95       	ret

00001824 <_exit>:
    1824:	f8 94       	cli

00001826 <__stop_program>:
    1826:	ff cf       	rjmp	.-2      	; 0x1826 <__stop_program>
