
nucleoboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004528  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080045e8  080045e8  000145e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800465c  0800465c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  0800465c  0800465c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800465c  0800465c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800465c  0800465c  0001465c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004660  08004660  00014660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004664  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000060  080046c0  00020060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  080046c0  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d11a  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e59  00000000  00000000  0002d1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  0002f040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009b7  00000000  00000000  0002fc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a0c4  00000000  00000000  0003064f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ebf0  00000000  00000000  0004a713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098c13  00000000  00000000  00059303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000310c  00000000  00000000  000f1f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000f5024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045d0 	.word	0x080045d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080045d0 	.word	0x080045d0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <update_encoder>:
 *      Author: Ashli Forbes
 */
#include "encoder_handler.h"

void update_encoder(encoder_instance *encoder_value, TIM_HandleTypeDef *htim)
{
 8000408:	b5b0      	push	{r4, r5, r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
 8000410:	6039      	str	r1, [r7, #0]
	uint32_t temp_counter = __HAL_TIM_GET_COUNTER(htim);
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000418:	60fb      	str	r3, [r7, #12]
	if(!encoder_value->first_time)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	b25b      	sxtb	r3, r3
 8000420:	2b00      	cmp	r3, #0
 8000422:	d103      	bne.n	800042c <update_encoder+0x24>
	{
		encoder_value->first_time = 1;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	701a      	strb	r2, [r3, #0]
 800042a:	e052      	b.n	80004d2 <update_encoder+0xca>
	}
	else
	{
	  if(temp_counter == encoder_value->last_counter_value)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	691b      	ldr	r3, [r3, #16]
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	429a      	cmp	r2, r3
 8000434:	d103      	bne.n	800043e <update_encoder+0x36>
	  {
	    encoder_value->delta_position = 0;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	2200      	movs	r2, #0
 800043a:	805a      	strh	r2, [r3, #2]
 800043c:	e049      	b.n	80004d2 <update_encoder+0xca>
	  }
	  else if(temp_counter > encoder_value->last_counter_value)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	691b      	ldr	r3, [r3, #16]
 8000442:	68fa      	ldr	r2, [r7, #12]
 8000444:	429a      	cmp	r2, r3
 8000446:	d922      	bls.n	800048e <update_encoder+0x86>
	  {
	    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	2210      	movs	r2, #16
 8000450:	4013      	ands	r3, r2
 8000452:	2b10      	cmp	r3, #16
 8000454:	d110      	bne.n	8000478 <update_encoder+0x70>
	    {
	      encoder_value->delta_position = -encoder_value->last_counter_value -
		(__HAL_TIM_GET_AUTORELOAD(htim)-temp_counter);
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	b29a      	uxth	r2, r3
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000460:	b29b      	uxth	r3, r3
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	b29a      	uxth	r2, r3
	      encoder_value->delta_position = -encoder_value->last_counter_value -
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	691b      	ldr	r3, [r3, #16]
 800046a:	b29b      	uxth	r3, r3
 800046c:	1ad3      	subs	r3, r2, r3
 800046e:	b29b      	uxth	r3, r3
 8000470:	b21a      	sxth	r2, r3
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	805a      	strh	r2, [r3, #2]
 8000476:	e02c      	b.n	80004d2 <update_encoder+0xca>
	    }
	    else
	    {
	      encoder_value->delta_position = temp_counter -
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	b29a      	uxth	r2, r3
	           encoder_value->last_counter_value;
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	691b      	ldr	r3, [r3, #16]
	      encoder_value->delta_position = temp_counter -
 8000480:	b29b      	uxth	r3, r3
 8000482:	1ad3      	subs	r3, r2, r3
 8000484:	b29b      	uxth	r3, r3
 8000486:	b21a      	sxth	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	805a      	strh	r2, [r3, #2]
 800048c:	e021      	b.n	80004d2 <update_encoder+0xca>
	    }
	  }
	  else
	  {
	    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2210      	movs	r2, #16
 8000496:	4013      	ands	r3, r2
 8000498:	2b10      	cmp	r3, #16
 800049a:	d10a      	bne.n	80004b2 <update_encoder+0xaa>
	    {
		encoder_value->delta_position = temp_counter -
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	b29a      	uxth	r2, r3
	            encoder_value->last_counter_value;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	691b      	ldr	r3, [r3, #16]
		encoder_value->delta_position = temp_counter -
 80004a4:	b29b      	uxth	r3, r3
 80004a6:	1ad3      	subs	r3, r2, r3
 80004a8:	b29b      	uxth	r3, r3
 80004aa:	b21a      	sxth	r2, r3
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	805a      	strh	r2, [r3, #2]
 80004b0:	e00f      	b.n	80004d2 <update_encoder+0xca>
	    }
	    else
	    {
		encoder_value->delta_position = temp_counter +
		(__HAL_TIM_GET_AUTORELOAD(htim) -
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004b8:	b29a      	uxth	r2, r3
	              encoder_value->last_counter_value);
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	691b      	ldr	r3, [r3, #16]
		(__HAL_TIM_GET_AUTORELOAD(htim) -
 80004be:	b29b      	uxth	r3, r3
 80004c0:	1ad3      	subs	r3, r2, r3
 80004c2:	b29a      	uxth	r2, r3
		encoder_value->delta_position = temp_counter +
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	18d3      	adds	r3, r2, r3
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	b21a      	sxth	r2, r3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	805a      	strh	r2, [r3, #2]
	    }
	   }
	}
	encoder_value->position += encoder_value ->delta_position;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	689a      	ldr	r2, [r3, #8]
 80004d6:	68db      	ldr	r3, [r3, #12]
 80004d8:	6879      	ldr	r1, [r7, #4]
 80004da:	2002      	movs	r0, #2
 80004dc:	5e09      	ldrsh	r1, [r1, r0]
 80004de:	000c      	movs	r4, r1
 80004e0:	17c9      	asrs	r1, r1, #31
 80004e2:	000d      	movs	r5, r1
 80004e4:	1912      	adds	r2, r2, r4
 80004e6:	416b      	adcs	r3, r5
 80004e8:	6879      	ldr	r1, [r7, #4]
 80004ea:	608a      	str	r2, [r1, #8]
 80004ec:	60cb      	str	r3, [r1, #12]
	encoder_value->last_counter_value = temp_counter;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	68fa      	ldr	r2, [r7, #12]
 80004f2:	611a      	str	r2, [r3, #16]
}
 80004f4:	46c0      	nop			; (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b004      	add	sp, #16
 80004fa:	bdb0      	pop	{r4, r5, r7, pc}

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fe:	b087      	sub	sp, #28
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000502:	f000 fc45 	bl	8000d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000506:	f000 f8ab 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050a:	f000 fa27 	bl	800095c <MX_GPIO_Init>
  MX_DMA_Init();
 800050e:	f000 fa07 	bl	8000920 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000512:	f000 f9d5 	bl	80008c0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000516:	f000 f905 	bl	8000724 <MX_TIM2_Init>
  MX_TIM3_Init();
 800051a:	f000 f96b 	bl	80007f4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  uint8_t len_message = 1;
 800051e:	2312      	movs	r3, #18
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
  uint8_t message[DATA_LENGTH] = {'\0'};
 8000526:	2308      	movs	r3, #8
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	3304      	adds	r3, #4
 8000530:	2203      	movs	r2, #3
 8000532:	2100      	movs	r1, #0
 8000534:	0018      	movs	r0, r3
 8000536:	f003 fbc5 	bl	8003cc4 <memset>
  uint8_t RxData[DATA_LENGTH];
  int32_t dutyCycle = 0;
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  dutyCycle = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	617b      	str	r3, [r7, #20]
	  // measure velocity, position
	  update_encoder(&enc_instance, &htim2);
 8000542:	4a41      	ldr	r2, [pc, #260]	; (8000648 <main+0x14c>)
 8000544:	4b41      	ldr	r3, [pc, #260]	; (800064c <main+0x150>)
 8000546:	0011      	movs	r1, r2
 8000548:	0018      	movs	r0, r3
 800054a:	f7ff ff5d 	bl	8000408 <update_encoder>
	  encoder_delta_position = enc_instance.delta_position;
 800054e:	4b3f      	ldr	r3, [pc, #252]	; (800064c <main+0x150>)
 8000550:	2202      	movs	r2, #2
 8000552:	5e9b      	ldrsh	r3, [r3, r2]
 8000554:	001c      	movs	r4, r3
 8000556:	17db      	asrs	r3, r3, #31
 8000558:	001d      	movs	r5, r3
 800055a:	4b3d      	ldr	r3, [pc, #244]	; (8000650 <main+0x154>)
 800055c:	601c      	str	r4, [r3, #0]
 800055e:	605d      	str	r5, [r3, #4]
	//  encoder_delta_position = _HAL_TIM_GET_COUNTER(&htim2);
//	  HAL_UART_Transmit(&huart1, len_message,sizeof(len_message), UART_TIMEOUT);
	  sprintf(message, "%d\r\n", encoder_delta_position); //add detailed message
 8000560:	4b3b      	ldr	r3, [pc, #236]	; (8000650 <main+0x154>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	493b      	ldr	r1, [pc, #236]	; (8000654 <main+0x158>)
 8000568:	2608      	movs	r6, #8
 800056a:	19b8      	adds	r0, r7, r6
 800056c:	f003 fb8a 	bl	8003c84 <siprintf>
	  HAL_UART_Transmit(&huart1, message, sizeof(message), UART_TIMEOUT);
 8000570:	19b9      	adds	r1, r7, r6
 8000572:	4839      	ldr	r0, [pc, #228]	; (8000658 <main+0x15c>)
 8000574:	2364      	movs	r3, #100	; 0x64
 8000576:	2207      	movs	r2, #7
 8000578:	f002 fcfa 	bl	8002f70 <HAL_UART_Transmit>
	  HAL_UART_Receive_DMA(&huart1, RxData, sizeof(RxData));
 800057c:	0039      	movs	r1, r7
 800057e:	4b36      	ldr	r3, [pc, #216]	; (8000658 <main+0x15c>)
 8000580:	2207      	movs	r2, #7
 8000582:	0018      	movs	r0, r3
 8000584:	f002 fd94 	bl	80030b0 <HAL_UART_Receive_DMA>

	  //check for negative PWM
 	  if(RxData[0]== '-')
 8000588:	003b      	movs	r3, r7
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b2d      	cmp	r3, #45	; 0x2d
 800058e:	d107      	bne.n	80005a0 <main+0xa4>
 	  {
 		 HAL_GPIO_WritePin(MotoDir_GPIO_Port , MotoDir_Pin, GPIO_PIN_RESET);
 8000590:	2390      	movs	r3, #144	; 0x90
 8000592:	05db      	lsls	r3, r3, #23
 8000594:	2200      	movs	r2, #0
 8000596:	2120      	movs	r1, #32
 8000598:	0018      	movs	r0, r3
 800059a:	f001 f86f 	bl	800167c <HAL_GPIO_WritePin>
 800059e:	e006      	b.n	80005ae <main+0xb2>
 	  }
 	  else
 	  {
 		 HAL_GPIO_WritePin(MotoDir_GPIO_Port , MotoDir_Pin, GPIO_PIN_SET);
 80005a0:	2390      	movs	r3, #144	; 0x90
 80005a2:	05db      	lsls	r3, r3, #23
 80005a4:	2201      	movs	r2, #1
 80005a6:	2120      	movs	r1, #32
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 f867 	bl	800167c <HAL_GPIO_WritePin>
 	  }

	  for(uint8_t i = 0; RxData[i] != '\t' && i< sizeof(RxData); i++)
 80005ae:	2313      	movs	r3, #19
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	2200      	movs	r2, #0
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e01b      	b.n	80005f0 <main+0xf4>
	   {
		  if(RxData[i]== '-')
 80005b8:	2013      	movs	r0, #19
 80005ba:	183b      	adds	r3, r7, r0
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	003a      	movs	r2, r7
 80005c0:	5cd3      	ldrb	r3, [r2, r3]
 80005c2:	2b2d      	cmp	r3, #45	; 0x2d
 80005c4:	d00d      	beq.n	80005e2 <main+0xe6>
			  continue;
		  }
		  else
		  {
			  //change values from string to integer value
			  dutyCycle = dutyCycle*10 + (RxData[i] - '0');
 80005c6:	697a      	ldr	r2, [r7, #20]
 80005c8:	0013      	movs	r3, r2
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	189b      	adds	r3, r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	0019      	movs	r1, r3
 80005d2:	183b      	adds	r3, r7, r0
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	003a      	movs	r2, r7
 80005d8:	5cd3      	ldrb	r3, [r2, r3]
 80005da:	3b30      	subs	r3, #48	; 0x30
 80005dc:	18cb      	adds	r3, r1, r3
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	e000      	b.n	80005e4 <main+0xe8>
			  continue;
 80005e2:	46c0      	nop			; (mov r8, r8)
	  for(uint8_t i = 0; RxData[i] != '\t' && i< sizeof(RxData); i++)
 80005e4:	2113      	movs	r1, #19
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	781a      	ldrb	r2, [r3, #0]
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	3201      	adds	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
 80005f0:	2113      	movs	r1, #19
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	003a      	movs	r2, r7
 80005f8:	5cd3      	ldrb	r3, [r2, r3]
 80005fa:	2b09      	cmp	r3, #9
 80005fc:	d003      	beq.n	8000606 <main+0x10a>
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2b06      	cmp	r3, #6
 8000604:	d9d8      	bls.n	80005b8 <main+0xbc>
		  }
	   }

	  dutyCycle = abs(dutyCycle);
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	17da      	asrs	r2, r3, #31
 800060a:	189b      	adds	r3, r3, r2
 800060c:	4053      	eors	r3, r2
 800060e:	617b      	str	r3, [r7, #20]

	  //push PWM value
	  if(dutyCycle < DUTYCYCLE_MAX)
 8000610:	697a      	ldr	r2, [r7, #20]
 8000612:	23fa      	movs	r3, #250	; 0xfa
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	429a      	cmp	r2, r3
 8000618:	da0e      	bge.n	8000638 <main+0x13c>
	  {
		  dutyCycle = dutyCycle*DUTYCYCLE_SCALER;
 800061a:	697a      	ldr	r2, [r7, #20]
 800061c:	0013      	movs	r3, r2
 800061e:	041b      	lsls	r3, r3, #16
 8000620:	1a9b      	subs	r3, r3, r2
 8000622:	22fa      	movs	r2, #250	; 0xfa
 8000624:	0091      	lsls	r1, r2, #2
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff fe02 	bl	8000230 <__divsi3>
 800062c:	0003      	movs	r3, r0
 800062e:	617b      	str	r3, [r7, #20]
		  TIM3->CCR1 = dutyCycle;
 8000630:	4b0a      	ldr	r3, [pc, #40]	; (800065c <main+0x160>)
 8000632:	697a      	ldr	r2, [r7, #20]
 8000634:	635a      	str	r2, [r3, #52]	; 0x34
 8000636:	e002      	b.n	800063e <main+0x142>
	  }
	  else
	  {
		  TIM3->CCR1 = 0;
 8000638:	4b08      	ldr	r3, [pc, #32]	; (800065c <main+0x160>)
 800063a:	2200      	movs	r2, #0
 800063c:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  HAL_Delay(10);
 800063e:	200a      	movs	r0, #10
 8000640:	f000 fc0a 	bl	8000e58 <HAL_Delay>
	  dutyCycle = 0;
 8000644:	e77b      	b.n	800053e <main+0x42>
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	2000007c 	.word	0x2000007c
 800064c:	200001e0 	.word	0x200001e0
 8000650:	200001d8 	.word	0x200001d8
 8000654:	080045e8 	.word	0x080045e8
 8000658:	2000010c 	.word	0x2000010c
 800065c:	40000400 	.word	0x40000400

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b099      	sub	sp, #100	; 0x64
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	242c      	movs	r4, #44	; 0x2c
 8000668:	193b      	adds	r3, r7, r4
 800066a:	0018      	movs	r0, r3
 800066c:	2334      	movs	r3, #52	; 0x34
 800066e:	001a      	movs	r2, r3
 8000670:	2100      	movs	r1, #0
 8000672:	f003 fb27 	bl	8003cc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000676:	231c      	movs	r3, #28
 8000678:	18fb      	adds	r3, r7, r3
 800067a:	0018      	movs	r0, r3
 800067c:	2310      	movs	r3, #16
 800067e:	001a      	movs	r2, r3
 8000680:	2100      	movs	r1, #0
 8000682:	f003 fb1f 	bl	8003cc4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000686:	003b      	movs	r3, r7
 8000688:	0018      	movs	r0, r3
 800068a:	231c      	movs	r3, #28
 800068c:	001a      	movs	r2, r3
 800068e:	2100      	movs	r1, #0
 8000690:	f003 fb18 	bl	8003cc4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000694:	0021      	movs	r1, r4
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2202      	movs	r2, #2
 800069a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2201      	movs	r2, #1
 80006a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2210      	movs	r2, #16
 80006a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2202      	movs	r2, #2
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	2280      	movs	r2, #128	; 0x80
 80006b2:	0212      	lsls	r2, r2, #8
 80006b4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	22a0      	movs	r2, #160	; 0xa0
 80006ba:	0392      	lsls	r2, r2, #14
 80006bc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	2201      	movs	r2, #1
 80006c2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 fff6 	bl	80016b8 <HAL_RCC_OscConfig>
 80006cc:	1e03      	subs	r3, r0, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80006d0:	f000 f98c 	bl	80009ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	211c      	movs	r1, #28
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2207      	movs	r2, #7
 80006da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2202      	movs	r2, #2
 80006e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2101      	movs	r1, #1
 80006f2:	0018      	movs	r0, r3
 80006f4:	f001 fb66 	bl	8001dc4 <HAL_RCC_ClockConfig>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80006fc:	f000 f976 	bl	80009ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000700:	003b      	movs	r3, r7
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000706:	003b      	movs	r3, r7
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070c:	003b      	movs	r3, r7
 800070e:	0018      	movs	r0, r3
 8000710:	f001 fcc4 	bl	800209c <HAL_RCCEx_PeriphCLKConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000718:	f000 f968 	bl	80009ec <Error_Handler>
  }
}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b019      	add	sp, #100	; 0x64
 8000722:	bd90      	pop	{r4, r7, pc}

08000724 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b08d      	sub	sp, #52	; 0x34
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800072a:	240c      	movs	r4, #12
 800072c:	193b      	adds	r3, r7, r4
 800072e:	0018      	movs	r0, r3
 8000730:	2324      	movs	r3, #36	; 0x24
 8000732:	001a      	movs	r2, r3
 8000734:	2100      	movs	r1, #0
 8000736:	f003 fac5 	bl	8003cc4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	0018      	movs	r0, r3
 800073e:	2308      	movs	r3, #8
 8000740:	001a      	movs	r2, r3
 8000742:	2100      	movs	r1, #0
 8000744:	f003 fabe 	bl	8003cc4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000748:	4b29      	ldr	r3, [pc, #164]	; (80007f0 <MX_TIM2_Init+0xcc>)
 800074a:	2280      	movs	r2, #128	; 0x80
 800074c:	05d2      	lsls	r2, r2, #23
 800074e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000750:	4b27      	ldr	r3, [pc, #156]	; (80007f0 <MX_TIM2_Init+0xcc>)
 8000752:	2200      	movs	r2, #0
 8000754:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000756:	4b26      	ldr	r3, [pc, #152]	; (80007f0 <MX_TIM2_Init+0xcc>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800075c:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <MX_TIM2_Init+0xcc>)
 800075e:	2201      	movs	r2, #1
 8000760:	4252      	negs	r2, r2
 8000762:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000764:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <MX_TIM2_Init+0xcc>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800076a:	4b21      	ldr	r3, [pc, #132]	; (80007f0 <MX_TIM2_Init+0xcc>)
 800076c:	2280      	movs	r2, #128	; 0x80
 800076e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000770:	0021      	movs	r1, r4
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2201      	movs	r2, #1
 8000776:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2200      	movs	r2, #0
 800077c:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2201      	movs	r2, #1
 8000782:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 10;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	220a      	movs	r2, #10
 800078e:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2201      	movs	r2, #1
 800079a:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2200      	movs	r2, #0
 80007a6:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80007a8:	187a      	adds	r2, r7, r1
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_TIM2_Init+0xcc>)
 80007ac:	0011      	movs	r1, r2
 80007ae:	0018      	movs	r0, r3
 80007b0:	f001 fe7a 	bl	80024a8 <HAL_TIM_Encoder_Init>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80007b8:	f000 f918 	bl	80009ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007c8:	1d3a      	adds	r2, r7, #4
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_TIM2_Init+0xcc>)
 80007cc:	0011      	movs	r1, r2
 80007ce:	0018      	movs	r0, r3
 80007d0:	f002 fb1c 	bl	8002e0c <HAL_TIMEx_MasterConfigSynchronization>
 80007d4:	1e03      	subs	r3, r0, #0
 80007d6:	d001      	beq.n	80007dc <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80007d8:	f000 f908 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80007dc:	4b04      	ldr	r3, [pc, #16]	; (80007f0 <MX_TIM2_Init+0xcc>)
 80007de:	213c      	movs	r1, #60	; 0x3c
 80007e0:	0018      	movs	r0, r3
 80007e2:	f001 ff09 	bl	80025f8 <HAL_TIM_Encoder_Start>
  /* USER CODE END TIM2_Init 2 */

}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b00d      	add	sp, #52	; 0x34
 80007ec:	bd90      	pop	{r4, r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	2000007c 	.word	0x2000007c

080007f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007fa:	2320      	movs	r3, #32
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	0018      	movs	r0, r3
 8000800:	2308      	movs	r3, #8
 8000802:	001a      	movs	r2, r3
 8000804:	2100      	movs	r1, #0
 8000806:	f003 fa5d 	bl	8003cc4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	0018      	movs	r0, r3
 800080e:	231c      	movs	r3, #28
 8000810:	001a      	movs	r2, r3
 8000812:	2100      	movs	r1, #0
 8000814:	f003 fa56 	bl	8003cc4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000818:	4b26      	ldr	r3, [pc, #152]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800081a:	4a27      	ldr	r2, [pc, #156]	; (80008b8 <MX_TIM3_Init+0xc4>)
 800081c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800081e:	4b25      	ldr	r3, [pc, #148]	; (80008b4 <MX_TIM3_Init+0xc0>)
 8000820:	2200      	movs	r2, #0
 8000822:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000824:	4b23      	ldr	r3, [pc, #140]	; (80008b4 <MX_TIM3_Init+0xc0>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800082a:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800082c:	4a23      	ldr	r2, [pc, #140]	; (80008bc <MX_TIM3_Init+0xc8>)
 800082e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000830:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <MX_TIM3_Init+0xc0>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000836:	4b1f      	ldr	r3, [pc, #124]	; (80008b4 <MX_TIM3_Init+0xc0>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800083c:	4b1d      	ldr	r3, [pc, #116]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800083e:	0018      	movs	r0, r3
 8000840:	f001 fd2a 	bl	8002298 <HAL_TIM_PWM_Init>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000848:	f000 f8d0 	bl	80009ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084c:	2120      	movs	r1, #32
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2200      	movs	r2, #0
 8000858:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800085a:	187a      	adds	r2, r7, r1
 800085c:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800085e:	0011      	movs	r1, r2
 8000860:	0018      	movs	r0, r3
 8000862:	f002 fad3 	bl	8002e0c <HAL_TIMEx_MasterConfigSynchronization>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800086a:	f000 f8bf 	bl	80009ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2260      	movs	r2, #96	; 0x60
 8000872:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000886:	1d39      	adds	r1, r7, #4
 8000888:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800088a:	2200      	movs	r2, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f001 ff57 	bl	8002740 <HAL_TIM_PWM_ConfigChannel>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8000896:	f000 f8a9 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <MX_TIM3_Init+0xc0>)
 800089c:	2100      	movs	r1, #0
 800089e:	0018      	movs	r0, r3
 80008a0:	f001 fd4a 	bl	8002338 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80008a4:	4b03      	ldr	r3, [pc, #12]	; (80008b4 <MX_TIM3_Init+0xc0>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 f932 	bl	8000b10 <HAL_TIM_MspPostInit>

}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b00a      	add	sp, #40	; 0x28
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	200000c4 	.word	0x200000c4
 80008b8:	40000400 	.word	0x40000400
 80008bc:	0000ffff 	.word	0x0000ffff

080008c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008c6:	4a15      	ldr	r2, [pc, #84]	; (800091c <MX_USART1_UART_Init+0x5c>)
 80008c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008cc:	22e1      	movs	r2, #225	; 0xe1
 80008ce:	0252      	lsls	r2, r2, #9
 80008d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <MX_USART1_UART_Init+0x58>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <MX_USART1_UART_Init+0x58>)
 8000904:	0018      	movs	r0, r3
 8000906:	f002 fadf 	bl	8002ec8 <HAL_UART_Init>
 800090a:	1e03      	subs	r3, r0, #0
 800090c:	d001      	beq.n	8000912 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800090e:	f000 f86d 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000010c 	.word	0x2000010c
 800091c:	40013800 	.word	0x40013800

08000920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_DMA_Init+0x38>)
 8000928:	695a      	ldr	r2, [r3, #20]
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <MX_DMA_Init+0x38>)
 800092c:	2101      	movs	r1, #1
 800092e:	430a      	orrs	r2, r1
 8000930:	615a      	str	r2, [r3, #20]
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_DMA_Init+0x38>)
 8000934:	695b      	ldr	r3, [r3, #20]
 8000936:	2201      	movs	r2, #1
 8000938:	4013      	ands	r3, r2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	200a      	movs	r0, #10
 8000944:	f000 fb58 	bl	8000ff8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000948:	200a      	movs	r0, #10
 800094a:	f000 fb6a 	bl	8001022 <HAL_NVIC_EnableIRQ>

}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	40021000 	.word	0x40021000

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b089      	sub	sp, #36	; 0x24
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	240c      	movs	r4, #12
 8000964:	193b      	adds	r3, r7, r4
 8000966:	0018      	movs	r0, r3
 8000968:	2314      	movs	r3, #20
 800096a:	001a      	movs	r2, r3
 800096c:	2100      	movs	r1, #0
 800096e:	f003 f9a9 	bl	8003cc4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000972:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <MX_GPIO_Init+0x8c>)
 8000974:	695a      	ldr	r2, [r3, #20]
 8000976:	4b1c      	ldr	r3, [pc, #112]	; (80009e8 <MX_GPIO_Init+0x8c>)
 8000978:	2180      	movs	r1, #128	; 0x80
 800097a:	03c9      	lsls	r1, r1, #15
 800097c:	430a      	orrs	r2, r1
 800097e:	615a      	str	r2, [r3, #20]
 8000980:	4b19      	ldr	r3, [pc, #100]	; (80009e8 <MX_GPIO_Init+0x8c>)
 8000982:	695a      	ldr	r2, [r3, #20]
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	03db      	lsls	r3, r3, #15
 8000988:	4013      	ands	r3, r2
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <MX_GPIO_Init+0x8c>)
 8000990:	695a      	ldr	r2, [r3, #20]
 8000992:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <MX_GPIO_Init+0x8c>)
 8000994:	2180      	movs	r1, #128	; 0x80
 8000996:	0289      	lsls	r1, r1, #10
 8000998:	430a      	orrs	r2, r1
 800099a:	615a      	str	r2, [r3, #20]
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MX_GPIO_Init+0x8c>)
 800099e:	695a      	ldr	r2, [r3, #20]
 80009a0:	2380      	movs	r3, #128	; 0x80
 80009a2:	029b      	lsls	r3, r3, #10
 80009a4:	4013      	ands	r3, r2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MotoDir_GPIO_Port, MotoDir_Pin, GPIO_PIN_RESET);
 80009aa:	2390      	movs	r3, #144	; 0x90
 80009ac:	05db      	lsls	r3, r3, #23
 80009ae:	2200      	movs	r2, #0
 80009b0:	2120      	movs	r1, #32
 80009b2:	0018      	movs	r0, r3
 80009b4:	f000 fe62 	bl	800167c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MotoDir_Pin */
  GPIO_InitStruct.Pin = MotoDir_Pin;
 80009b8:	0021      	movs	r1, r4
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2220      	movs	r2, #32
 80009be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2201      	movs	r2, #1
 80009c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MotoDir_GPIO_Port, &GPIO_InitStruct);
 80009d2:	187a      	adds	r2, r7, r1
 80009d4:	2390      	movs	r3, #144	; 0x90
 80009d6:	05db      	lsls	r3, r3, #23
 80009d8:	0011      	movs	r1, r2
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 fcd6 	bl	800138c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009e0:	46c0      	nop			; (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b009      	add	sp, #36	; 0x24
 80009e6:	bd90      	pop	{r4, r7, pc}
 80009e8:	40021000 	.word	0x40021000

080009ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f0:	b672      	cpsid	i
}
 80009f2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <Error_Handler+0x8>
	...

080009f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fe:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <HAL_MspInit+0x44>)
 8000a00:	699a      	ldr	r2, [r3, #24]
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <HAL_MspInit+0x44>)
 8000a04:	2101      	movs	r1, #1
 8000a06:	430a      	orrs	r2, r1
 8000a08:	619a      	str	r2, [r3, #24]
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <HAL_MspInit+0x44>)
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <HAL_MspInit+0x44>)
 8000a18:	69da      	ldr	r2, [r3, #28]
 8000a1a:	4b08      	ldr	r3, [pc, #32]	; (8000a3c <HAL_MspInit+0x44>)
 8000a1c:	2180      	movs	r1, #128	; 0x80
 8000a1e:	0549      	lsls	r1, r1, #21
 8000a20:	430a      	orrs	r2, r1
 8000a22:	61da      	str	r2, [r3, #28]
 8000a24:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <HAL_MspInit+0x44>)
 8000a26:	69da      	ldr	r2, [r3, #28]
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	055b      	lsls	r3, r3, #21
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b002      	add	sp, #8
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b08b      	sub	sp, #44	; 0x2c
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	2414      	movs	r4, #20
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	2314      	movs	r3, #20
 8000a50:	001a      	movs	r2, r3
 8000a52:	2100      	movs	r1, #0
 8000a54:	f003 f936 	bl	8003cc4 <memset>
  if(htim_encoder->Instance==TIM2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	2380      	movs	r3, #128	; 0x80
 8000a5e:	05db      	lsls	r3, r3, #23
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d130      	bne.n	8000ac6 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a64:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a66:	69da      	ldr	r2, [r3, #28]
 8000a68:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	61da      	str	r2, [r3, #28]
 8000a70:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a72:	69db      	ldr	r3, [r3, #28]
 8000a74:	2201      	movs	r2, #1
 8000a76:	4013      	ands	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a7e:	695a      	ldr	r2, [r3, #20]
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	0289      	lsls	r1, r1, #10
 8000a86:	430a      	orrs	r2, r1
 8000a88:	615a      	str	r2, [r3, #20]
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x90>)
 8000a8c:	695a      	ldr	r2, [r3, #20]
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	029b      	lsls	r3, r3, #10
 8000a92:	4013      	ands	r3, r2
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a98:	0021      	movs	r1, r4
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2203      	movs	r2, #3
 8000a9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	187a      	adds	r2, r7, r1
 8000aba:	2390      	movs	r3, #144	; 0x90
 8000abc:	05db      	lsls	r3, r3, #23
 8000abe:	0011      	movs	r1, r2
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f000 fc63 	bl	800138c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b00b      	add	sp, #44	; 0x2c
 8000acc:	bd90      	pop	{r4, r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a09      	ldr	r2, [pc, #36]	; (8000b08 <HAL_TIM_PWM_MspInit+0x34>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d10b      	bne.n	8000afe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <HAL_TIM_PWM_MspInit+0x38>)
 8000ae8:	69da      	ldr	r2, [r3, #28]
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <HAL_TIM_PWM_MspInit+0x38>)
 8000aec:	2102      	movs	r1, #2
 8000aee:	430a      	orrs	r2, r1
 8000af0:	61da      	str	r2, [r3, #28]
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_TIM_PWM_MspInit+0x38>)
 8000af4:	69db      	ldr	r3, [r3, #28]
 8000af6:	2202      	movs	r2, #2
 8000af8:	4013      	ands	r3, r2
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b004      	add	sp, #16
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	40000400 	.word	0x40000400
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b089      	sub	sp, #36	; 0x24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	240c      	movs	r4, #12
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	2314      	movs	r3, #20
 8000b20:	001a      	movs	r2, r3
 8000b22:	2100      	movs	r1, #0
 8000b24:	f003 f8ce 	bl	8003cc4 <memset>
  if(htim->Instance==TIM3)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a15      	ldr	r2, [pc, #84]	; (8000b84 <HAL_TIM_MspPostInit+0x74>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d124      	bne.n	8000b7c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	4b15      	ldr	r3, [pc, #84]	; (8000b88 <HAL_TIM_MspPostInit+0x78>)
 8000b34:	695a      	ldr	r2, [r3, #20]
 8000b36:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_TIM_MspPostInit+0x78>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	0289      	lsls	r1, r1, #10
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	615a      	str	r2, [r3, #20]
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_TIM_MspPostInit+0x78>)
 8000b42:	695a      	ldr	r2, [r3, #20]
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	029b      	lsls	r3, r3, #10
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PWMOut_Pin;
 8000b4e:	0021      	movs	r1, r4
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	2240      	movs	r2, #64	; 0x40
 8000b54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2202      	movs	r2, #2
 8000b5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	2200      	movs	r2, #0
 8000b66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWMOut_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	187a      	adds	r2, r7, r1
 8000b70:	2390      	movs	r3, #144	; 0x90
 8000b72:	05db      	lsls	r3, r3, #23
 8000b74:	0011      	movs	r1, r2
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 fc08 	bl	800138c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b009      	add	sp, #36	; 0x24
 8000b82:	bd90      	pop	{r4, r7, pc}
 8000b84:	40000400 	.word	0x40000400
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b08b      	sub	sp, #44	; 0x2c
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	2414      	movs	r4, #20
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	2314      	movs	r3, #20
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	f003 f890 	bl	8003cc4 <memset>
  if(huart->Instance==USART1)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a30      	ldr	r2, [pc, #192]	; (8000c6c <HAL_UART_MspInit+0xe0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d159      	bne.n	8000c62 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bae:	4b30      	ldr	r3, [pc, #192]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bb0:	699a      	ldr	r2, [r3, #24]
 8000bb2:	4b2f      	ldr	r3, [pc, #188]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bb4:	2180      	movs	r1, #128	; 0x80
 8000bb6:	01c9      	lsls	r1, r1, #7
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	619a      	str	r2, [r3, #24]
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bbe:	699a      	ldr	r2, [r3, #24]
 8000bc0:	2380      	movs	r3, #128	; 0x80
 8000bc2:	01db      	lsls	r3, r3, #7
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bcc:	695a      	ldr	r2, [r3, #20]
 8000bce:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bd0:	2180      	movs	r1, #128	; 0x80
 8000bd2:	0289      	lsls	r1, r1, #10
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	615a      	str	r2, [r3, #20]
 8000bd8:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <HAL_UART_MspInit+0xe4>)
 8000bda:	695a      	ldr	r2, [r3, #20]
 8000bdc:	2380      	movs	r3, #128	; 0x80
 8000bde:	029b      	lsls	r3, r3, #10
 8000be0:	4013      	ands	r3, r2
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	22c0      	movs	r2, #192	; 0xc0
 8000bea:	00d2      	lsls	r2, r2, #3
 8000bec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bee:	0021      	movs	r1, r4
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2203      	movs	r2, #3
 8000c00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2201      	movs	r2, #1
 8000c06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c08:	187a      	adds	r2, r7, r1
 8000c0a:	2390      	movs	r3, #144	; 0x90
 8000c0c:	05db      	lsls	r3, r3, #23
 8000c0e:	0011      	movs	r1, r2
 8000c10:	0018      	movs	r0, r3
 8000c12:	f000 fbbb 	bl	800138c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000c16:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c18:	4a17      	ldr	r2, [pc, #92]	; (8000c78 <HAL_UART_MspInit+0xec>)
 8000c1a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c1c:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c22:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c2a:	2280      	movs	r2, #128	; 0x80
 8000c2c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c3c:	2220      	movs	r2, #32
 8000c3e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f000 fa07 	bl	800105c <HAL_DMA_Init>
 8000c4e:	1e03      	subs	r3, r0, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000c52:	f7ff fecb 	bl	80009ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a06      	ldr	r2, [pc, #24]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c5a:	675a      	str	r2, [r3, #116]	; 0x74
 8000c5c:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <HAL_UART_MspInit+0xe8>)
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b00b      	add	sp, #44	; 0x2c
 8000c68:	bd90      	pop	{r4, r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40013800 	.word	0x40013800
 8000c70:	40021000 	.word	0x40021000
 8000c74:	20000194 	.word	0x20000194
 8000c78:	40020030 	.word	0x40020030

08000c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <NMI_Handler+0x4>

08000c82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c86:	e7fe      	b.n	8000c86 <HardFault_Handler+0x4>

08000c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 f8be 	bl	8000e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000cb0:	4b03      	ldr	r3, [pc, #12]	; (8000cc0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 fa80 	bl	80011b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	20000194 	.word	0x20000194

08000cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ccc:	4a14      	ldr	r2, [pc, #80]	; (8000d20 <_sbrk+0x5c>)
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <_sbrk+0x60>)
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd8:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <_sbrk+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d102      	bne.n	8000ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <_sbrk+0x64>)
 8000ce2:	4a12      	ldr	r2, [pc, #72]	; (8000d2c <_sbrk+0x68>)
 8000ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce6:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d207      	bcs.n	8000d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf4:	f002 ffee 	bl	8003cd4 <__errno>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	220c      	movs	r2, #12
 8000cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	425b      	negs	r3, r3
 8000d02:	e009      	b.n	8000d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <_sbrk+0x64>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	18d2      	adds	r2, r2, r3
 8000d12:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <_sbrk+0x64>)
 8000d14:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d16:	68fb      	ldr	r3, [r7, #12]
}
 8000d18:	0018      	movs	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b006      	add	sp, #24
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20004000 	.word	0x20004000
 8000d24:	00000400 	.word	0x00000400
 8000d28:	200001f8 	.word	0x200001f8
 8000d2c:	20000348 	.word	0x20000348

08000d30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d3c:	480d      	ldr	r0, [pc, #52]	; (8000d74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d40:	f7ff fff6 	bl	8000d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d44:	480c      	ldr	r0, [pc, #48]	; (8000d78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d46:	490d      	ldr	r1, [pc, #52]	; (8000d7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d48:	4a0d      	ldr	r2, [pc, #52]	; (8000d80 <LoopForever+0xe>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d4c:	e002      	b.n	8000d54 <LoopCopyDataInit>

08000d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d52:	3304      	adds	r3, #4

08000d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d58:	d3f9      	bcc.n	8000d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d5c:	4c0a      	ldr	r4, [pc, #40]	; (8000d88 <LoopForever+0x16>)
  movs r3, #0
 8000d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d60:	e001      	b.n	8000d66 <LoopFillZerobss>

08000d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d64:	3204      	adds	r2, #4

08000d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d68:	d3fb      	bcc.n	8000d62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d6a:	f002 ffb9 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d6e:	f7ff fbc5 	bl	80004fc <main>

08000d72 <LoopForever>:

LoopForever:
    b LoopForever
 8000d72:	e7fe      	b.n	8000d72 <LoopForever>
  ldr   r0, =_estack
 8000d74:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d7c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d80:	08004664 	.word	0x08004664
  ldr r2, =_sbss
 8000d84:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000d88:	20000348 	.word	0x20000348

08000d8c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d8c:	e7fe      	b.n	8000d8c <ADC1_COMP_IRQHandler>
	...

08000d90 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d94:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <HAL_Init+0x24>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_Init+0x24>)
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000da0:	2000      	movs	r0, #0
 8000da2:	f000 f809 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da6:	f7ff fe27 	bl	80009f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000daa:	2300      	movs	r3, #0
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	40022000 	.word	0x40022000

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dc2:	681c      	ldr	r4, [r3, #0]
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <HAL_InitTick+0x60>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	0019      	movs	r1, r3
 8000dca:	23fa      	movs	r3, #250	; 0xfa
 8000dcc:	0098      	lsls	r0, r3, #2
 8000dce:	f7ff f9a5 	bl	800011c <__udivsi3>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	0020      	movs	r0, r4
 8000dd8:	f7ff f9a0 	bl	800011c <__udivsi3>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	0018      	movs	r0, r3
 8000de0:	f000 f92f 	bl	8001042 <HAL_SYSTICK_Config>
 8000de4:	1e03      	subs	r3, r0, #0
 8000de6:	d001      	beq.n	8000dec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	e00f      	b.n	8000e0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d80b      	bhi.n	8000e0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df2:	6879      	ldr	r1, [r7, #4]
 8000df4:	2301      	movs	r3, #1
 8000df6:	425b      	negs	r3, r3
 8000df8:	2200      	movs	r2, #0
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f000 f8fc 	bl	8000ff8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HAL_InitTick+0x64>)
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	e000      	b.n	8000e0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b003      	add	sp, #12
 8000e12:	bd90      	pop	{r4, r7, pc}
 8000e14:	20000000 	.word	0x20000000
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000004 	.word	0x20000004

08000e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e24:	4b05      	ldr	r3, [pc, #20]	; (8000e3c <HAL_IncTick+0x1c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	001a      	movs	r2, r3
 8000e2a:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <HAL_IncTick+0x20>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	18d2      	adds	r2, r2, r3
 8000e30:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <HAL_IncTick+0x20>)
 8000e32:	601a      	str	r2, [r3, #0]
}
 8000e34:	46c0      	nop			; (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	200001fc 	.word	0x200001fc

08000e44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  return uwTick;
 8000e48:	4b02      	ldr	r3, [pc, #8]	; (8000e54 <HAL_GetTick+0x10>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	200001fc 	.word	0x200001fc

08000e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff fff0 	bl	8000e44 <HAL_GetTick>
 8000e64:	0003      	movs	r3, r0
 8000e66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	d005      	beq.n	8000e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e72:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <HAL_Delay+0x44>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	001a      	movs	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	189b      	adds	r3, r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	f7ff ffe0 	bl	8000e44 <HAL_GetTick>
 8000e84:	0002      	movs	r2, r0
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d8f7      	bhi.n	8000e80 <HAL_Delay+0x28>
  {
  }
}
 8000e90:	46c0      	nop			; (mov r8, r8)
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b004      	add	sp, #16
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	20000008 	.word	0x20000008

08000ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	0002      	movs	r2, r0
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eac:	1dfb      	adds	r3, r7, #7
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b7f      	cmp	r3, #127	; 0x7f
 8000eb2:	d809      	bhi.n	8000ec8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	001a      	movs	r2, r3
 8000eba:	231f      	movs	r3, #31
 8000ebc:	401a      	ands	r2, r3
 8000ebe:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <__NVIC_EnableIRQ+0x30>)
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	4091      	lsls	r1, r2
 8000ec4:	000a      	movs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
  }
}
 8000ec8:	46c0      	nop			; (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b002      	add	sp, #8
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	e000e100 	.word	0xe000e100

08000ed4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	0002      	movs	r2, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ee8:	d828      	bhi.n	8000f3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eea:	4a2f      	ldr	r2, [pc, #188]	; (8000fa8 <__NVIC_SetPriority+0xd4>)
 8000eec:	1dfb      	adds	r3, r7, #7
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b25b      	sxtb	r3, r3
 8000ef2:	089b      	lsrs	r3, r3, #2
 8000ef4:	33c0      	adds	r3, #192	; 0xc0
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	589b      	ldr	r3, [r3, r2]
 8000efa:	1dfa      	adds	r2, r7, #7
 8000efc:	7812      	ldrb	r2, [r2, #0]
 8000efe:	0011      	movs	r1, r2
 8000f00:	2203      	movs	r2, #3
 8000f02:	400a      	ands	r2, r1
 8000f04:	00d2      	lsls	r2, r2, #3
 8000f06:	21ff      	movs	r1, #255	; 0xff
 8000f08:	4091      	lsls	r1, r2
 8000f0a:	000a      	movs	r2, r1
 8000f0c:	43d2      	mvns	r2, r2
 8000f0e:	401a      	ands	r2, r3
 8000f10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	019b      	lsls	r3, r3, #6
 8000f16:	22ff      	movs	r2, #255	; 0xff
 8000f18:	401a      	ands	r2, r3
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	0018      	movs	r0, r3
 8000f20:	2303      	movs	r3, #3
 8000f22:	4003      	ands	r3, r0
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f28:	481f      	ldr	r0, [pc, #124]	; (8000fa8 <__NVIC_SetPriority+0xd4>)
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b25b      	sxtb	r3, r3
 8000f30:	089b      	lsrs	r3, r3, #2
 8000f32:	430a      	orrs	r2, r1
 8000f34:	33c0      	adds	r3, #192	; 0xc0
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f3a:	e031      	b.n	8000fa0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	; (8000fac <__NVIC_SetPriority+0xd8>)
 8000f3e:	1dfb      	adds	r3, r7, #7
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	0019      	movs	r1, r3
 8000f44:	230f      	movs	r3, #15
 8000f46:	400b      	ands	r3, r1
 8000f48:	3b08      	subs	r3, #8
 8000f4a:	089b      	lsrs	r3, r3, #2
 8000f4c:	3306      	adds	r3, #6
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	18d3      	adds	r3, r2, r3
 8000f52:	3304      	adds	r3, #4
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	1dfa      	adds	r2, r7, #7
 8000f58:	7812      	ldrb	r2, [r2, #0]
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	400a      	ands	r2, r1
 8000f60:	00d2      	lsls	r2, r2, #3
 8000f62:	21ff      	movs	r1, #255	; 0xff
 8000f64:	4091      	lsls	r1, r2
 8000f66:	000a      	movs	r2, r1
 8000f68:	43d2      	mvns	r2, r2
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	019b      	lsls	r3, r3, #6
 8000f72:	22ff      	movs	r2, #255	; 0xff
 8000f74:	401a      	ands	r2, r3
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	4003      	ands	r3, r0
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f84:	4809      	ldr	r0, [pc, #36]	; (8000fac <__NVIC_SetPriority+0xd8>)
 8000f86:	1dfb      	adds	r3, r7, #7
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	001c      	movs	r4, r3
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4023      	ands	r3, r4
 8000f90:	3b08      	subs	r3, #8
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	430a      	orrs	r2, r1
 8000f96:	3306      	adds	r3, #6
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	18c3      	adds	r3, r0, r3
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	601a      	str	r2, [r3, #0]
}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b003      	add	sp, #12
 8000fa6:	bd90      	pop	{r4, r7, pc}
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	1e5a      	subs	r2, r3, #1
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	045b      	lsls	r3, r3, #17
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d301      	bcc.n	8000fc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e010      	b.n	8000fea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <SysTick_Config+0x44>)
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	3a01      	subs	r2, #1
 8000fce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	425b      	negs	r3, r3
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f7ff ff7c 	bl	8000ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <SysTick_Config+0x44>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <SysTick_Config+0x44>)
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	0018      	movs	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	b002      	add	sp, #8
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	e000e010 	.word	0xe000e010

08000ff8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	210f      	movs	r1, #15
 8001004:	187b      	adds	r3, r7, r1
 8001006:	1c02      	adds	r2, r0, #0
 8001008:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800100a:	68ba      	ldr	r2, [r7, #8]
 800100c:	187b      	adds	r3, r7, r1
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b25b      	sxtb	r3, r3
 8001012:	0011      	movs	r1, r2
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff ff5d 	bl	8000ed4 <__NVIC_SetPriority>
}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	46bd      	mov	sp, r7
 800101e:	b004      	add	sp, #16
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	0002      	movs	r2, r0
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	b25b      	sxtb	r3, r3
 8001034:	0018      	movs	r0, r3
 8001036:	f7ff ff33 	bl	8000ea0 <__NVIC_EnableIRQ>
}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	46bd      	mov	sp, r7
 800103e:	b002      	add	sp, #8
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	0018      	movs	r0, r3
 800104e:	f7ff ffaf 	bl	8000fb0 <SysTick_Config>
 8001052:	0003      	movs	r3, r0
}
 8001054:	0018      	movs	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	b002      	add	sp, #8
 800105a:	bd80      	pop	{r7, pc}

0800105c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e036      	b.n	80010e0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2221      	movs	r2, #33	; 0x21
 8001076:	2102      	movs	r1, #2
 8001078:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4a18      	ldr	r2, [pc, #96]	; (80010e8 <HAL_DMA_Init+0x8c>)
 8001086:	4013      	ands	r3, r2
 8001088:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001092:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800109e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	0018      	movs	r0, r3
 80010c4:	f000 f946 	bl	8001354 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2221      	movs	r2, #33	; 0x21
 80010d2:	2101      	movs	r1, #1
 80010d4:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2220      	movs	r2, #32
 80010da:	2100      	movs	r1, #0
 80010dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	0018      	movs	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b004      	add	sp, #16
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	ffffc00f 	.word	0xffffc00f

080010ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010fa:	2317      	movs	r3, #23
 80010fc:	18fb      	adds	r3, r7, r3
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2220      	movs	r2, #32
 8001106:	5c9b      	ldrb	r3, [r3, r2]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d101      	bne.n	8001110 <HAL_DMA_Start_IT+0x24>
 800110c:	2302      	movs	r3, #2
 800110e:	e04f      	b.n	80011b0 <HAL_DMA_Start_IT+0xc4>
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2220      	movs	r2, #32
 8001114:	2101      	movs	r1, #1
 8001116:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2221      	movs	r2, #33	; 0x21
 800111c:	5c9b      	ldrb	r3, [r3, r2]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b01      	cmp	r3, #1
 8001122:	d13a      	bne.n	800119a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2221      	movs	r2, #33	; 0x21
 8001128:	2102      	movs	r1, #2
 800112a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2200      	movs	r2, #0
 8001130:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	438a      	bics	r2, r1
 8001140:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	68b9      	ldr	r1, [r7, #8]
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 f8d7 	bl	80012fc <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	2b00      	cmp	r3, #0
 8001154:	d008      	beq.n	8001168 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	210e      	movs	r1, #14
 8001162:	430a      	orrs	r2, r1
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	e00f      	b.n	8001188 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	210a      	movs	r1, #10
 8001174:	430a      	orrs	r2, r1
 8001176:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2104      	movs	r1, #4
 8001184:	438a      	bics	r2, r1
 8001186:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2101      	movs	r1, #1
 8001194:	430a      	orrs	r2, r1
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	e007      	b.n	80011aa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2220      	movs	r2, #32
 800119e:	2100      	movs	r1, #0
 80011a0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80011a2:	2317      	movs	r3, #23
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	2202      	movs	r2, #2
 80011a8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80011aa:	2317      	movs	r3, #23
 80011ac:	18fb      	adds	r3, r7, r3
 80011ae:	781b      	ldrb	r3, [r3, #0]
}
 80011b0:	0018      	movs	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b006      	add	sp, #24
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	2204      	movs	r2, #4
 80011d6:	409a      	lsls	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	4013      	ands	r3, r2
 80011de:	d024      	beq.n	800122a <HAL_DMA_IRQHandler+0x72>
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	2204      	movs	r2, #4
 80011e4:	4013      	ands	r3, r2
 80011e6:	d020      	beq.n	800122a <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2220      	movs	r2, #32
 80011f0:	4013      	ands	r3, r2
 80011f2:	d107      	bne.n	8001204 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2104      	movs	r1, #4
 8001200:	438a      	bics	r2, r1
 8001202:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800120c:	2104      	movs	r1, #4
 800120e:	4091      	lsls	r1, r2
 8001210:	000a      	movs	r2, r1
 8001212:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001218:	2b00      	cmp	r3, #0
 800121a:	d100      	bne.n	800121e <HAL_DMA_IRQHandler+0x66>
 800121c:	e06a      	b.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	0010      	movs	r0, r2
 8001226:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001228:	e064      	b.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	2202      	movs	r2, #2
 8001230:	409a      	lsls	r2, r3
 8001232:	0013      	movs	r3, r2
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	4013      	ands	r3, r2
 8001238:	d02b      	beq.n	8001292 <HAL_DMA_IRQHandler+0xda>
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	2202      	movs	r2, #2
 800123e:	4013      	ands	r3, r2
 8001240:	d027      	beq.n	8001292 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2220      	movs	r2, #32
 800124a:	4013      	ands	r3, r2
 800124c:	d10b      	bne.n	8001266 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	210a      	movs	r1, #10
 800125a:	438a      	bics	r2, r1
 800125c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2221      	movs	r2, #33	; 0x21
 8001262:	2101      	movs	r1, #1
 8001264:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800126e:	2102      	movs	r1, #2
 8001270:	4091      	lsls	r1, r2
 8001272:	000a      	movs	r2, r1
 8001274:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2220      	movs	r2, #32
 800127a:	2100      	movs	r1, #0
 800127c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001282:	2b00      	cmp	r3, #0
 8001284:	d036      	beq.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	0010      	movs	r0, r2
 800128e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001290:	e030      	b.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	2208      	movs	r2, #8
 8001298:	409a      	lsls	r2, r3
 800129a:	0013      	movs	r3, r2
 800129c:	68fa      	ldr	r2, [r7, #12]
 800129e:	4013      	ands	r3, r2
 80012a0:	d028      	beq.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	2208      	movs	r2, #8
 80012a6:	4013      	ands	r3, r2
 80012a8:	d024      	beq.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	210e      	movs	r1, #14
 80012b6:	438a      	bics	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012c2:	2101      	movs	r1, #1
 80012c4:	4091      	lsls	r1, r2
 80012c6:	000a      	movs	r2, r1
 80012c8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2201      	movs	r2, #1
 80012ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2221      	movs	r2, #33	; 0x21
 80012d4:	2101      	movs	r1, #1
 80012d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2220      	movs	r2, #32
 80012dc:	2100      	movs	r1, #0
 80012de:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d005      	beq.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	0010      	movs	r0, r2
 80012f0:	4798      	blx	r3
    }
  }
}
 80012f2:	e7ff      	b.n	80012f4 <HAL_DMA_IRQHandler+0x13c>
 80012f4:	46c0      	nop			; (mov r8, r8)
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b004      	add	sp, #16
 80012fa:	bd80      	pop	{r7, pc}

080012fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
 8001308:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001312:	2101      	movs	r1, #1
 8001314:	4091      	lsls	r1, r2
 8001316:	000a      	movs	r2, r1
 8001318:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b10      	cmp	r3, #16
 8001328:	d108      	bne.n	800133c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800133a:	e007      	b.n	800134c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	60da      	str	r2, [r3, #12]
}
 800134c:	46c0      	nop			; (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b004      	add	sp, #16
 8001352:	bd80      	pop	{r7, pc}

08001354 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a08      	ldr	r2, [pc, #32]	; (8001384 <DMA_CalcBaseAndBitshift+0x30>)
 8001362:	4694      	mov	ip, r2
 8001364:	4463      	add	r3, ip
 8001366:	2114      	movs	r1, #20
 8001368:	0018      	movs	r0, r3
 800136a:	f7fe fed7 	bl	800011c <__udivsi3>
 800136e:	0003      	movs	r3, r0
 8001370:	009a      	lsls	r2, r3, #2
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a03      	ldr	r2, [pc, #12]	; (8001388 <DMA_CalcBaseAndBitshift+0x34>)
 800137a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800137c:	46c0      	nop			; (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	b002      	add	sp, #8
 8001382:	bd80      	pop	{r7, pc}
 8001384:	bffdfff8 	.word	0xbffdfff8
 8001388:	40020000 	.word	0x40020000

0800138c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139a:	e155      	b.n	8001648 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2101      	movs	r1, #1
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	4091      	lsls	r1, r2
 80013a6:	000a      	movs	r2, r1
 80013a8:	4013      	ands	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d100      	bne.n	80013b4 <HAL_GPIO_Init+0x28>
 80013b2:	e146      	b.n	8001642 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2203      	movs	r2, #3
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d005      	beq.n	80013cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	2203      	movs	r2, #3
 80013c6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d130      	bne.n	800142e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	2203      	movs	r2, #3
 80013d8:	409a      	lsls	r2, r3
 80013da:	0013      	movs	r3, r2
 80013dc:	43da      	mvns	r2, r3
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	4013      	ands	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	68da      	ldr	r2, [r3, #12]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	409a      	lsls	r2, r3
 80013ee:	0013      	movs	r3, r2
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001402:	2201      	movs	r2, #1
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
 8001408:	0013      	movs	r3, r2
 800140a:	43da      	mvns	r2, r3
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	4013      	ands	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	2201      	movs	r2, #1
 800141a:	401a      	ands	r2, r3
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	409a      	lsls	r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2203      	movs	r2, #3
 8001434:	4013      	ands	r3, r2
 8001436:	2b03      	cmp	r3, #3
 8001438:	d017      	beq.n	800146a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	2203      	movs	r2, #3
 8001446:	409a      	lsls	r2, r3
 8001448:	0013      	movs	r3, r2
 800144a:	43da      	mvns	r2, r3
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4013      	ands	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	689a      	ldr	r2, [r3, #8]
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	409a      	lsls	r2, r3
 800145c:	0013      	movs	r3, r2
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2203      	movs	r2, #3
 8001470:	4013      	ands	r3, r2
 8001472:	2b02      	cmp	r3, #2
 8001474:	d123      	bne.n	80014be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	08da      	lsrs	r2, r3, #3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	3208      	adds	r2, #8
 800147e:	0092      	lsls	r2, r2, #2
 8001480:	58d3      	ldr	r3, [r2, r3]
 8001482:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	2207      	movs	r2, #7
 8001488:	4013      	ands	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	220f      	movs	r2, #15
 800148e:	409a      	lsls	r2, r3
 8001490:	0013      	movs	r3, r2
 8001492:	43da      	mvns	r2, r3
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4013      	ands	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	691a      	ldr	r2, [r3, #16]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	2107      	movs	r1, #7
 80014a2:	400b      	ands	r3, r1
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	409a      	lsls	r2, r3
 80014a8:	0013      	movs	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	08da      	lsrs	r2, r3, #3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3208      	adds	r2, #8
 80014b8:	0092      	lsls	r2, r2, #2
 80014ba:	6939      	ldr	r1, [r7, #16]
 80014bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	2203      	movs	r2, #3
 80014ca:	409a      	lsls	r2, r3
 80014cc:	0013      	movs	r3, r2
 80014ce:	43da      	mvns	r2, r3
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2203      	movs	r2, #3
 80014dc:	401a      	ands	r2, r3
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	409a      	lsls	r2, r3
 80014e4:	0013      	movs	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	23c0      	movs	r3, #192	; 0xc0
 80014f8:	029b      	lsls	r3, r3, #10
 80014fa:	4013      	ands	r3, r2
 80014fc:	d100      	bne.n	8001500 <HAL_GPIO_Init+0x174>
 80014fe:	e0a0      	b.n	8001642 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001500:	4b57      	ldr	r3, [pc, #348]	; (8001660 <HAL_GPIO_Init+0x2d4>)
 8001502:	699a      	ldr	r2, [r3, #24]
 8001504:	4b56      	ldr	r3, [pc, #344]	; (8001660 <HAL_GPIO_Init+0x2d4>)
 8001506:	2101      	movs	r1, #1
 8001508:	430a      	orrs	r2, r1
 800150a:	619a      	str	r2, [r3, #24]
 800150c:	4b54      	ldr	r3, [pc, #336]	; (8001660 <HAL_GPIO_Init+0x2d4>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	2201      	movs	r2, #1
 8001512:	4013      	ands	r3, r2
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001518:	4a52      	ldr	r2, [pc, #328]	; (8001664 <HAL_GPIO_Init+0x2d8>)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	089b      	lsrs	r3, r3, #2
 800151e:	3302      	adds	r3, #2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	589b      	ldr	r3, [r3, r2]
 8001524:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2203      	movs	r2, #3
 800152a:	4013      	ands	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	220f      	movs	r2, #15
 8001530:	409a      	lsls	r2, r3
 8001532:	0013      	movs	r3, r2
 8001534:	43da      	mvns	r2, r3
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4013      	ands	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	2390      	movs	r3, #144	; 0x90
 8001540:	05db      	lsls	r3, r3, #23
 8001542:	429a      	cmp	r2, r3
 8001544:	d019      	beq.n	800157a <HAL_GPIO_Init+0x1ee>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a47      	ldr	r2, [pc, #284]	; (8001668 <HAL_GPIO_Init+0x2dc>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d013      	beq.n	8001576 <HAL_GPIO_Init+0x1ea>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a46      	ldr	r2, [pc, #280]	; (800166c <HAL_GPIO_Init+0x2e0>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d00d      	beq.n	8001572 <HAL_GPIO_Init+0x1e6>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a45      	ldr	r2, [pc, #276]	; (8001670 <HAL_GPIO_Init+0x2e4>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d007      	beq.n	800156e <HAL_GPIO_Init+0x1e2>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a44      	ldr	r2, [pc, #272]	; (8001674 <HAL_GPIO_Init+0x2e8>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d101      	bne.n	800156a <HAL_GPIO_Init+0x1de>
 8001566:	2304      	movs	r3, #4
 8001568:	e008      	b.n	800157c <HAL_GPIO_Init+0x1f0>
 800156a:	2305      	movs	r3, #5
 800156c:	e006      	b.n	800157c <HAL_GPIO_Init+0x1f0>
 800156e:	2303      	movs	r3, #3
 8001570:	e004      	b.n	800157c <HAL_GPIO_Init+0x1f0>
 8001572:	2302      	movs	r3, #2
 8001574:	e002      	b.n	800157c <HAL_GPIO_Init+0x1f0>
 8001576:	2301      	movs	r3, #1
 8001578:	e000      	b.n	800157c <HAL_GPIO_Init+0x1f0>
 800157a:	2300      	movs	r3, #0
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	2103      	movs	r1, #3
 8001580:	400a      	ands	r2, r1
 8001582:	0092      	lsls	r2, r2, #2
 8001584:	4093      	lsls	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4313      	orrs	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800158c:	4935      	ldr	r1, [pc, #212]	; (8001664 <HAL_GPIO_Init+0x2d8>)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	089b      	lsrs	r3, r3, #2
 8001592:	3302      	adds	r3, #2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159a:	4b37      	ldr	r3, [pc, #220]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	43da      	mvns	r2, r3
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4013      	ands	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	035b      	lsls	r3, r3, #13
 80015b2:	4013      	ands	r3, r2
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015be:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015c4:	4b2c      	ldr	r3, [pc, #176]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	43da      	mvns	r2, r3
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	2380      	movs	r3, #128	; 0x80
 80015da:	039b      	lsls	r3, r3, #14
 80015dc:	4013      	ands	r3, r2
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015e8:	4b23      	ldr	r3, [pc, #140]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80015ee:	4b22      	ldr	r3, [pc, #136]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	43da      	mvns	r2, r3
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	029b      	lsls	r3, r3, #10
 8001606:	4013      	ands	r3, r2
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4313      	orrs	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001612:	4b19      	ldr	r3, [pc, #100]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001618:	4b17      	ldr	r3, [pc, #92]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	43da      	mvns	r2, r3
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	4013      	ands	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	025b      	lsls	r3, r3, #9
 8001630:	4013      	ands	r3, r2
 8001632:	d003      	beq.n	800163c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4313      	orrs	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800163c:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_GPIO_Init+0x2ec>)
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	3301      	adds	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	40da      	lsrs	r2, r3
 8001650:	1e13      	subs	r3, r2, #0
 8001652:	d000      	beq.n	8001656 <HAL_GPIO_Init+0x2ca>
 8001654:	e6a2      	b.n	800139c <HAL_GPIO_Init+0x10>
  } 
}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	46c0      	nop			; (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b006      	add	sp, #24
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40021000 	.word	0x40021000
 8001664:	40010000 	.word	0x40010000
 8001668:	48000400 	.word	0x48000400
 800166c:	48000800 	.word	0x48000800
 8001670:	48000c00 	.word	0x48000c00
 8001674:	48001000 	.word	0x48001000
 8001678:	40010400 	.word	0x40010400

0800167c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	0008      	movs	r0, r1
 8001686:	0011      	movs	r1, r2
 8001688:	1cbb      	adds	r3, r7, #2
 800168a:	1c02      	adds	r2, r0, #0
 800168c:	801a      	strh	r2, [r3, #0]
 800168e:	1c7b      	adds	r3, r7, #1
 8001690:	1c0a      	adds	r2, r1, #0
 8001692:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001694:	1c7b      	adds	r3, r7, #1
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d004      	beq.n	80016a6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800169c:	1cbb      	adds	r3, r7, #2
 800169e:	881a      	ldrh	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016a4:	e003      	b.n	80016ae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016a6:	1cbb      	adds	r3, r7, #2
 80016a8:	881a      	ldrh	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b002      	add	sp, #8
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d102      	bne.n	80016cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	f000 fb76 	bl	8001db8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	4013      	ands	r3, r2
 80016d4:	d100      	bne.n	80016d8 <HAL_RCC_OscConfig+0x20>
 80016d6:	e08e      	b.n	80017f6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80016d8:	4bc5      	ldr	r3, [pc, #788]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	220c      	movs	r2, #12
 80016de:	4013      	ands	r3, r2
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	d00e      	beq.n	8001702 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016e4:	4bc2      	ldr	r3, [pc, #776]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	220c      	movs	r2, #12
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b08      	cmp	r3, #8
 80016ee:	d117      	bne.n	8001720 <HAL_RCC_OscConfig+0x68>
 80016f0:	4bbf      	ldr	r3, [pc, #764]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	23c0      	movs	r3, #192	; 0xc0
 80016f6:	025b      	lsls	r3, r3, #9
 80016f8:	401a      	ands	r2, r3
 80016fa:	2380      	movs	r3, #128	; 0x80
 80016fc:	025b      	lsls	r3, r3, #9
 80016fe:	429a      	cmp	r2, r3
 8001700:	d10e      	bne.n	8001720 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001702:	4bbb      	ldr	r3, [pc, #748]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	029b      	lsls	r3, r3, #10
 800170a:	4013      	ands	r3, r2
 800170c:	d100      	bne.n	8001710 <HAL_RCC_OscConfig+0x58>
 800170e:	e071      	b.n	80017f4 <HAL_RCC_OscConfig+0x13c>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d000      	beq.n	800171a <HAL_RCC_OscConfig+0x62>
 8001718:	e06c      	b.n	80017f4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	f000 fb4c 	bl	8001db8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d107      	bne.n	8001738 <HAL_RCC_OscConfig+0x80>
 8001728:	4bb1      	ldr	r3, [pc, #708]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4bb0      	ldr	r3, [pc, #704]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800172e:	2180      	movs	r1, #128	; 0x80
 8001730:	0249      	lsls	r1, r1, #9
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	e02f      	b.n	8001798 <HAL_RCC_OscConfig+0xe0>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d10c      	bne.n	800175a <HAL_RCC_OscConfig+0xa2>
 8001740:	4bab      	ldr	r3, [pc, #684]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4baa      	ldr	r3, [pc, #680]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001746:	49ab      	ldr	r1, [pc, #684]	; (80019f4 <HAL_RCC_OscConfig+0x33c>)
 8001748:	400a      	ands	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	4ba8      	ldr	r3, [pc, #672]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4ba7      	ldr	r3, [pc, #668]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001752:	49a9      	ldr	r1, [pc, #676]	; (80019f8 <HAL_RCC_OscConfig+0x340>)
 8001754:	400a      	ands	r2, r1
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	e01e      	b.n	8001798 <HAL_RCC_OscConfig+0xe0>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b05      	cmp	r3, #5
 8001760:	d10e      	bne.n	8001780 <HAL_RCC_OscConfig+0xc8>
 8001762:	4ba3      	ldr	r3, [pc, #652]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	4ba2      	ldr	r3, [pc, #648]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001768:	2180      	movs	r1, #128	; 0x80
 800176a:	02c9      	lsls	r1, r1, #11
 800176c:	430a      	orrs	r2, r1
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	4b9f      	ldr	r3, [pc, #636]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b9e      	ldr	r3, [pc, #632]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	0249      	lsls	r1, r1, #9
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0xe0>
 8001780:	4b9b      	ldr	r3, [pc, #620]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4b9a      	ldr	r3, [pc, #616]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001786:	499b      	ldr	r1, [pc, #620]	; (80019f4 <HAL_RCC_OscConfig+0x33c>)
 8001788:	400a      	ands	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	4b98      	ldr	r3, [pc, #608]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b97      	ldr	r3, [pc, #604]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001792:	4999      	ldr	r1, [pc, #612]	; (80019f8 <HAL_RCC_OscConfig+0x340>)
 8001794:	400a      	ands	r2, r1
 8001796:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d014      	beq.n	80017ca <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fb50 	bl	8000e44 <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017aa:	f7ff fb4b 	bl	8000e44 <HAL_GetTick>
 80017ae:	0002      	movs	r2, r0
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b64      	cmp	r3, #100	; 0x64
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e2fd      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017bc:	4b8c      	ldr	r3, [pc, #560]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	029b      	lsls	r3, r3, #10
 80017c4:	4013      	ands	r3, r2
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_OscConfig+0xf2>
 80017c8:	e015      	b.n	80017f6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ca:	f7ff fb3b 	bl	8000e44 <HAL_GetTick>
 80017ce:	0003      	movs	r3, r0
 80017d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017d4:	f7ff fb36 	bl	8000e44 <HAL_GetTick>
 80017d8:	0002      	movs	r2, r0
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b64      	cmp	r3, #100	; 0x64
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e2e8      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e6:	4b82      	ldr	r3, [pc, #520]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	029b      	lsls	r3, r3, #10
 80017ee:	4013      	ands	r3, r2
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x11c>
 80017f2:	e000      	b.n	80017f6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2202      	movs	r2, #2
 80017fc:	4013      	ands	r3, r2
 80017fe:	d100      	bne.n	8001802 <HAL_RCC_OscConfig+0x14a>
 8001800:	e06c      	b.n	80018dc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001802:	4b7b      	ldr	r3, [pc, #492]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	220c      	movs	r2, #12
 8001808:	4013      	ands	r3, r2
 800180a:	d00e      	beq.n	800182a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800180c:	4b78      	ldr	r3, [pc, #480]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	220c      	movs	r2, #12
 8001812:	4013      	ands	r3, r2
 8001814:	2b08      	cmp	r3, #8
 8001816:	d11f      	bne.n	8001858 <HAL_RCC_OscConfig+0x1a0>
 8001818:	4b75      	ldr	r3, [pc, #468]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800181a:	685a      	ldr	r2, [r3, #4]
 800181c:	23c0      	movs	r3, #192	; 0xc0
 800181e:	025b      	lsls	r3, r3, #9
 8001820:	401a      	ands	r2, r3
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	021b      	lsls	r3, r3, #8
 8001826:	429a      	cmp	r2, r3
 8001828:	d116      	bne.n	8001858 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800182a:	4b71      	ldr	r3, [pc, #452]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2202      	movs	r2, #2
 8001830:	4013      	ands	r3, r2
 8001832:	d005      	beq.n	8001840 <HAL_RCC_OscConfig+0x188>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d001      	beq.n	8001840 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e2bb      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001840:	4b6b      	ldr	r3, [pc, #428]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	22f8      	movs	r2, #248	; 0xf8
 8001846:	4393      	bics	r3, r2
 8001848:	0019      	movs	r1, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	00da      	lsls	r2, r3, #3
 8001850:	4b67      	ldr	r3, [pc, #412]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001852:	430a      	orrs	r2, r1
 8001854:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001856:	e041      	b.n	80018dc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d024      	beq.n	80018aa <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001860:	4b63      	ldr	r3, [pc, #396]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b62      	ldr	r3, [pc, #392]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001866:	2101      	movs	r1, #1
 8001868:	430a      	orrs	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186c:	f7ff faea 	bl	8000e44 <HAL_GetTick>
 8001870:	0003      	movs	r3, r0
 8001872:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001876:	f7ff fae5 	bl	8000e44 <HAL_GetTick>
 800187a:	0002      	movs	r2, r0
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e297      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001888:	4b59      	ldr	r3, [pc, #356]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2202      	movs	r2, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d0f1      	beq.n	8001876 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001892:	4b57      	ldr	r3, [pc, #348]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	22f8      	movs	r2, #248	; 0xf8
 8001898:	4393      	bics	r3, r2
 800189a:	0019      	movs	r1, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	00da      	lsls	r2, r3, #3
 80018a2:	4b53      	ldr	r3, [pc, #332]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018a4:	430a      	orrs	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	e018      	b.n	80018dc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018aa:	4b51      	ldr	r3, [pc, #324]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	4b50      	ldr	r3, [pc, #320]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018b0:	2101      	movs	r1, #1
 80018b2:	438a      	bics	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b6:	f7ff fac5 	bl	8000e44 <HAL_GetTick>
 80018ba:	0003      	movs	r3, r0
 80018bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c0:	f7ff fac0 	bl	8000e44 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e272      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d2:	4b47      	ldr	r3, [pc, #284]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2202      	movs	r2, #2
 80018d8:	4013      	ands	r3, r2
 80018da:	d1f1      	bne.n	80018c0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2208      	movs	r2, #8
 80018e2:	4013      	ands	r3, r2
 80018e4:	d036      	beq.n	8001954 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d019      	beq.n	8001922 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018ee:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018f2:	4b3f      	ldr	r3, [pc, #252]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80018f4:	2101      	movs	r1, #1
 80018f6:	430a      	orrs	r2, r1
 80018f8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fa:	f7ff faa3 	bl	8000e44 <HAL_GetTick>
 80018fe:	0003      	movs	r3, r0
 8001900:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001904:	f7ff fa9e 	bl	8000e44 <HAL_GetTick>
 8001908:	0002      	movs	r2, r0
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e250      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001916:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191a:	2202      	movs	r2, #2
 800191c:	4013      	ands	r3, r2
 800191e:	d0f1      	beq.n	8001904 <HAL_RCC_OscConfig+0x24c>
 8001920:	e018      	b.n	8001954 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001922:	4b33      	ldr	r3, [pc, #204]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001924:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001926:	4b32      	ldr	r3, [pc, #200]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001928:	2101      	movs	r1, #1
 800192a:	438a      	bics	r2, r1
 800192c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800192e:	f7ff fa89 	bl	8000e44 <HAL_GetTick>
 8001932:	0003      	movs	r3, r0
 8001934:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001938:	f7ff fa84 	bl	8000e44 <HAL_GetTick>
 800193c:	0002      	movs	r2, r0
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e236      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800194a:	4b29      	ldr	r3, [pc, #164]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	2202      	movs	r2, #2
 8001950:	4013      	ands	r3, r2
 8001952:	d1f1      	bne.n	8001938 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2204      	movs	r2, #4
 800195a:	4013      	ands	r3, r2
 800195c:	d100      	bne.n	8001960 <HAL_RCC_OscConfig+0x2a8>
 800195e:	e0b5      	b.n	8001acc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001960:	201f      	movs	r0, #31
 8001962:	183b      	adds	r3, r7, r0
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001968:	4b21      	ldr	r3, [pc, #132]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800196a:	69da      	ldr	r2, [r3, #28]
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	055b      	lsls	r3, r3, #21
 8001970:	4013      	ands	r3, r2
 8001972:	d110      	bne.n	8001996 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001974:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001976:	69da      	ldr	r2, [r3, #28]
 8001978:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	0549      	lsls	r1, r1, #21
 800197e:	430a      	orrs	r2, r1
 8001980:	61da      	str	r2, [r3, #28]
 8001982:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 8001984:	69da      	ldr	r2, [r3, #28]
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	055b      	lsls	r3, r3, #21
 800198a:	4013      	ands	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001990:	183b      	adds	r3, r7, r0
 8001992:	2201      	movs	r2, #1
 8001994:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001996:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_RCC_OscConfig+0x344>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	2380      	movs	r3, #128	; 0x80
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4013      	ands	r3, r2
 80019a0:	d11a      	bne.n	80019d8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <HAL_RCC_OscConfig+0x344>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <HAL_RCC_OscConfig+0x344>)
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	0049      	lsls	r1, r1, #1
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019b0:	f7ff fa48 	bl	8000e44 <HAL_GetTick>
 80019b4:	0003      	movs	r3, r0
 80019b6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b8:	e008      	b.n	80019cc <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ba:	f7ff fa43 	bl	8000e44 <HAL_GetTick>
 80019be:	0002      	movs	r2, r0
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b64      	cmp	r3, #100	; 0x64
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e1f5      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_RCC_OscConfig+0x344>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4013      	ands	r3, r2
 80019d6:	d0f0      	beq.n	80019ba <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d10f      	bne.n	8001a00 <HAL_RCC_OscConfig+0x348>
 80019e0:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80019e2:	6a1a      	ldr	r2, [r3, #32]
 80019e4:	4b02      	ldr	r3, [pc, #8]	; (80019f0 <HAL_RCC_OscConfig+0x338>)
 80019e6:	2101      	movs	r1, #1
 80019e8:	430a      	orrs	r2, r1
 80019ea:	621a      	str	r2, [r3, #32]
 80019ec:	e036      	b.n	8001a5c <HAL_RCC_OscConfig+0x3a4>
 80019ee:	46c0      	nop			; (mov r8, r8)
 80019f0:	40021000 	.word	0x40021000
 80019f4:	fffeffff 	.word	0xfffeffff
 80019f8:	fffbffff 	.word	0xfffbffff
 80019fc:	40007000 	.word	0x40007000
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d10c      	bne.n	8001a22 <HAL_RCC_OscConfig+0x36a>
 8001a08:	4bca      	ldr	r3, [pc, #808]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a0a:	6a1a      	ldr	r2, [r3, #32]
 8001a0c:	4bc9      	ldr	r3, [pc, #804]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a0e:	2101      	movs	r1, #1
 8001a10:	438a      	bics	r2, r1
 8001a12:	621a      	str	r2, [r3, #32]
 8001a14:	4bc7      	ldr	r3, [pc, #796]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a16:	6a1a      	ldr	r2, [r3, #32]
 8001a18:	4bc6      	ldr	r3, [pc, #792]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a1a:	2104      	movs	r1, #4
 8001a1c:	438a      	bics	r2, r1
 8001a1e:	621a      	str	r2, [r3, #32]
 8001a20:	e01c      	b.n	8001a5c <HAL_RCC_OscConfig+0x3a4>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b05      	cmp	r3, #5
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x38c>
 8001a2a:	4bc2      	ldr	r3, [pc, #776]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a2c:	6a1a      	ldr	r2, [r3, #32]
 8001a2e:	4bc1      	ldr	r3, [pc, #772]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a30:	2104      	movs	r1, #4
 8001a32:	430a      	orrs	r2, r1
 8001a34:	621a      	str	r2, [r3, #32]
 8001a36:	4bbf      	ldr	r3, [pc, #764]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a38:	6a1a      	ldr	r2, [r3, #32]
 8001a3a:	4bbe      	ldr	r3, [pc, #760]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	621a      	str	r2, [r3, #32]
 8001a42:	e00b      	b.n	8001a5c <HAL_RCC_OscConfig+0x3a4>
 8001a44:	4bbb      	ldr	r3, [pc, #748]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a46:	6a1a      	ldr	r2, [r3, #32]
 8001a48:	4bba      	ldr	r3, [pc, #744]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	438a      	bics	r2, r1
 8001a4e:	621a      	str	r2, [r3, #32]
 8001a50:	4bb8      	ldr	r3, [pc, #736]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a52:	6a1a      	ldr	r2, [r3, #32]
 8001a54:	4bb7      	ldr	r3, [pc, #732]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a56:	2104      	movs	r1, #4
 8001a58:	438a      	bics	r2, r1
 8001a5a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d014      	beq.n	8001a8e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a64:	f7ff f9ee 	bl	8000e44 <HAL_GetTick>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6c:	e009      	b.n	8001a82 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a6e:	f7ff f9e9 	bl	8000e44 <HAL_GetTick>
 8001a72:	0002      	movs	r2, r0
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	4aaf      	ldr	r2, [pc, #700]	; (8001d38 <HAL_RCC_OscConfig+0x680>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e19a      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a82:	4bac      	ldr	r3, [pc, #688]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	2202      	movs	r2, #2
 8001a88:	4013      	ands	r3, r2
 8001a8a:	d0f0      	beq.n	8001a6e <HAL_RCC_OscConfig+0x3b6>
 8001a8c:	e013      	b.n	8001ab6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff f9d9 	bl	8000e44 <HAL_GetTick>
 8001a92:	0003      	movs	r3, r0
 8001a94:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a96:	e009      	b.n	8001aac <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a98:	f7ff f9d4 	bl	8000e44 <HAL_GetTick>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	4aa5      	ldr	r2, [pc, #660]	; (8001d38 <HAL_RCC_OscConfig+0x680>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e185      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aac:	4ba1      	ldr	r3, [pc, #644]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ab6:	231f      	movs	r3, #31
 8001ab8:	18fb      	adds	r3, r7, r3
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d105      	bne.n	8001acc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac0:	4b9c      	ldr	r3, [pc, #624]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ac2:	69da      	ldr	r2, [r3, #28]
 8001ac4:	4b9b      	ldr	r3, [pc, #620]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ac6:	499d      	ldr	r1, [pc, #628]	; (8001d3c <HAL_RCC_OscConfig+0x684>)
 8001ac8:	400a      	ands	r2, r1
 8001aca:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2210      	movs	r2, #16
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d063      	beq.n	8001b9e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d12a      	bne.n	8001b34 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ade:	4b95      	ldr	r3, [pc, #596]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ae2:	4b94      	ldr	r3, [pc, #592]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ae4:	2104      	movs	r1, #4
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001aea:	4b92      	ldr	r3, [pc, #584]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aee:	4b91      	ldr	r3, [pc, #580]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001af0:	2101      	movs	r1, #1
 8001af2:	430a      	orrs	r2, r1
 8001af4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af6:	f7ff f9a5 	bl	8000e44 <HAL_GetTick>
 8001afa:	0003      	movs	r3, r0
 8001afc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b00:	f7ff f9a0 	bl	8000e44 <HAL_GetTick>
 8001b04:	0002      	movs	r2, r0
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e152      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b12:	4b88      	ldr	r3, [pc, #544]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b16:	2202      	movs	r2, #2
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d0f1      	beq.n	8001b00 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b1c:	4b85      	ldr	r3, [pc, #532]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b20:	22f8      	movs	r2, #248	; 0xf8
 8001b22:	4393      	bics	r3, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	00da      	lsls	r2, r3, #3
 8001b2c:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	635a      	str	r2, [r3, #52]	; 0x34
 8001b32:	e034      	b.n	8001b9e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	3305      	adds	r3, #5
 8001b3a:	d111      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001b3c:	4b7d      	ldr	r3, [pc, #500]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b40:	4b7c      	ldr	r3, [pc, #496]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b42:	2104      	movs	r1, #4
 8001b44:	438a      	bics	r2, r1
 8001b46:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b48:	4b7a      	ldr	r3, [pc, #488]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b4c:	22f8      	movs	r2, #248	; 0xf8
 8001b4e:	4393      	bics	r3, r2
 8001b50:	0019      	movs	r1, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	00da      	lsls	r2, r3, #3
 8001b58:	4b76      	ldr	r3, [pc, #472]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001b5e:	e01e      	b.n	8001b9e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b60:	4b74      	ldr	r3, [pc, #464]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b64:	4b73      	ldr	r3, [pc, #460]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b66:	2104      	movs	r1, #4
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001b6c:	4b71      	ldr	r3, [pc, #452]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b70:	4b70      	ldr	r3, [pc, #448]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b72:	2101      	movs	r1, #1
 8001b74:	438a      	bics	r2, r1
 8001b76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b78:	f7ff f964 	bl	8000e44 <HAL_GetTick>
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b82:	f7ff f95f 	bl	8000e44 <HAL_GetTick>
 8001b86:	0002      	movs	r2, r0
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e111      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b94:	4b67      	ldr	r3, [pc, #412]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b98:	2202      	movs	r2, #2
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d1f1      	bne.n	8001b82 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d05c      	beq.n	8001c62 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ba8:	4b62      	ldr	r3, [pc, #392]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	220c      	movs	r2, #12
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b0c      	cmp	r3, #12
 8001bb2:	d00e      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001bb4:	4b5f      	ldr	r3, [pc, #380]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	220c      	movs	r2, #12
 8001bba:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d114      	bne.n	8001bea <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001bc0:	4b5c      	ldr	r3, [pc, #368]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	23c0      	movs	r3, #192	; 0xc0
 8001bc6:	025b      	lsls	r3, r3, #9
 8001bc8:	401a      	ands	r2, r3
 8001bca:	23c0      	movs	r3, #192	; 0xc0
 8001bcc:	025b      	lsls	r3, r3, #9
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d10b      	bne.n	8001bea <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001bd2:	4b58      	ldr	r3, [pc, #352]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	029b      	lsls	r3, r3, #10
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d040      	beq.n	8001c60 <HAL_RCC_OscConfig+0x5a8>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d03c      	beq.n	8001c60 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e0e6      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d01b      	beq.n	8001c2a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001bf2:	4b50      	ldr	r3, [pc, #320]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bf6:	4b4f      	ldr	r3, [pc, #316]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001bf8:	2180      	movs	r1, #128	; 0x80
 8001bfa:	0249      	lsls	r1, r1, #9
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7ff f920 	bl	8000e44 <HAL_GetTick>
 8001c04:	0003      	movs	r3, r0
 8001c06:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c0a:	f7ff f91b 	bl	8000e44 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e0cd      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001c1c:	4b45      	ldr	r3, [pc, #276]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	029b      	lsls	r3, r3, #10
 8001c24:	4013      	ands	r3, r2
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x552>
 8001c28:	e01b      	b.n	8001c62 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001c2a:	4b42      	ldr	r3, [pc, #264]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c2e:	4b41      	ldr	r3, [pc, #260]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c30:	4943      	ldr	r1, [pc, #268]	; (8001d40 <HAL_RCC_OscConfig+0x688>)
 8001c32:	400a      	ands	r2, r1
 8001c34:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c36:	f7ff f905 	bl	8000e44 <HAL_GetTick>
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c40:	f7ff f900 	bl	8000e44 <HAL_GetTick>
 8001c44:	0002      	movs	r2, r0
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0b2      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c52:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	029b      	lsls	r3, r3, #10
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d1f0      	bne.n	8001c40 <HAL_RCC_OscConfig+0x588>
 8001c5e:	e000      	b.n	8001c62 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c60:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d100      	bne.n	8001c6c <HAL_RCC_OscConfig+0x5b4>
 8001c6a:	e0a4      	b.n	8001db6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6c:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	220c      	movs	r2, #12
 8001c72:	4013      	ands	r3, r2
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d100      	bne.n	8001c7a <HAL_RCC_OscConfig+0x5c2>
 8001c78:	e078      	b.n	8001d6c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d14c      	bne.n	8001d1c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c82:	4b2c      	ldr	r3, [pc, #176]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	4b2b      	ldr	r3, [pc, #172]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001c88:	492e      	ldr	r1, [pc, #184]	; (8001d44 <HAL_RCC_OscConfig+0x68c>)
 8001c8a:	400a      	ands	r2, r1
 8001c8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8e:	f7ff f8d9 	bl	8000e44 <HAL_GetTick>
 8001c92:	0003      	movs	r3, r0
 8001c94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c98:	f7ff f8d4 	bl	8000e44 <HAL_GetTick>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e086      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001caa:	4b22      	ldr	r3, [pc, #136]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	049b      	lsls	r3, r3, #18
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cb6:	4b1f      	ldr	r3, [pc, #124]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cba:	220f      	movs	r2, #15
 8001cbc:	4393      	bics	r3, r2
 8001cbe:	0019      	movs	r1, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a1e      	ldr	r2, [pc, #120]	; (8001d48 <HAL_RCC_OscConfig+0x690>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001cea:	2180      	movs	r1, #128	; 0x80
 8001cec:	0449      	lsls	r1, r1, #17
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f8a7 	bl	8000e44 <HAL_GetTick>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7ff f8a2 	bl	8000e44 <HAL_GetTick>
 8001d00:	0002      	movs	r2, r0
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e054      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d0e:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	2380      	movs	r3, #128	; 0x80
 8001d14:	049b      	lsls	r3, r3, #18
 8001d16:	4013      	ands	r3, r2
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0x644>
 8001d1a:	e04c      	b.n	8001db6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <HAL_RCC_OscConfig+0x67c>)
 8001d22:	4908      	ldr	r1, [pc, #32]	; (8001d44 <HAL_RCC_OscConfig+0x68c>)
 8001d24:	400a      	ands	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d28:	f7ff f88c 	bl	8000e44 <HAL_GetTick>
 8001d2c:	0003      	movs	r3, r0
 8001d2e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d30:	e015      	b.n	8001d5e <HAL_RCC_OscConfig+0x6a6>
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	40021000 	.word	0x40021000
 8001d38:	00001388 	.word	0x00001388
 8001d3c:	efffffff 	.word	0xefffffff
 8001d40:	fffeffff 	.word	0xfffeffff
 8001d44:	feffffff 	.word	0xfeffffff
 8001d48:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7ff f87a 	bl	8000e44 <HAL_GetTick>
 8001d50:	0002      	movs	r2, r0
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e02c      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5e:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <HAL_RCC_OscConfig+0x708>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	2380      	movs	r3, #128	; 0x80
 8001d64:	049b      	lsls	r3, r3, #18
 8001d66:	4013      	ands	r3, r2
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x694>
 8001d6a:	e024      	b.n	8001db6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e01f      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <HAL_RCC_OscConfig+0x708>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <HAL_RCC_OscConfig+0x708>)
 8001d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d82:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	23c0      	movs	r3, #192	; 0xc0
 8001d88:	025b      	lsls	r3, r3, #9
 8001d8a:	401a      	ands	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d10e      	bne.n	8001db2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	220f      	movs	r2, #15
 8001d98:	401a      	ands	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	23f0      	movs	r3, #240	; 0xf0
 8001da6:	039b      	lsls	r3, r3, #14
 8001da8:	401a      	ands	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e000      	b.n	8001db8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	0018      	movs	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b008      	add	sp, #32
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000

08001dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0bf      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b61      	ldr	r3, [pc, #388]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	4013      	ands	r3, r2
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d911      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b5e      	ldr	r3, [pc, #376]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2201      	movs	r2, #1
 8001dec:	4393      	bics	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	4b5b      	ldr	r3, [pc, #364]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df8:	4b59      	ldr	r3, [pc, #356]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d001      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e0a6      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d015      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2204      	movs	r2, #4
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d006      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e1e:	4b51      	ldr	r3, [pc, #324]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e24:	21e0      	movs	r1, #224	; 0xe0
 8001e26:	00c9      	lsls	r1, r1, #3
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e2c:	4b4d      	ldr	r3, [pc, #308]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	22f0      	movs	r2, #240	; 0xf0
 8001e32:	4393      	bics	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	4b4a      	ldr	r3, [pc, #296]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2201      	movs	r2, #1
 8001e46:	4013      	ands	r3, r2
 8001e48:	d04c      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e52:	4b44      	ldr	r3, [pc, #272]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	2380      	movs	r3, #128	; 0x80
 8001e58:	029b      	lsls	r3, r3, #10
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d120      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e07a      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d107      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e6a:	4b3e      	ldr	r3, [pc, #248]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	049b      	lsls	r3, r3, #18
 8001e72:	4013      	ands	r3, r2
 8001e74:	d114      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e06e      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b03      	cmp	r3, #3
 8001e80:	d107      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001e82:	4b38      	ldr	r3, [pc, #224]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	029b      	lsls	r3, r3, #10
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d108      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e062      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e92:	4b34      	ldr	r3, [pc, #208]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2202      	movs	r2, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e05b      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea0:	4b30      	ldr	r3, [pc, #192]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	4393      	bics	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4b2d      	ldr	r3, [pc, #180]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb4:	f7fe ffc6 	bl	8000e44 <HAL_GetTick>
 8001eb8:	0003      	movs	r3, r0
 8001eba:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ebc:	e009      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ebe:	f7fe ffc1 	bl	8000e44 <HAL_GetTick>
 8001ec2:	0002      	movs	r2, r0
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	4a27      	ldr	r2, [pc, #156]	; (8001f68 <HAL_RCC_ClockConfig+0x1a4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e042      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed2:	4b24      	ldr	r3, [pc, #144]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	220c      	movs	r2, #12
 8001ed8:	401a      	ands	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d1ec      	bne.n	8001ebe <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee4:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d211      	bcs.n	8001f16 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef2:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	4393      	bics	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <HAL_RCC_ClockConfig+0x19c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d001      	beq.n	8001f16 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e020      	b.n	8001f58 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d009      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f20:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4a11      	ldr	r2, [pc, #68]	; (8001f6c <HAL_RCC_ClockConfig+0x1a8>)
 8001f26:	4013      	ands	r3, r2
 8001f28:	0019      	movs	r1, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001f30:	430a      	orrs	r2, r1
 8001f32:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f34:	f000 f820 	bl	8001f78 <HAL_RCC_GetSysClockFreq>
 8001f38:	0001      	movs	r1, r0
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_RCC_ClockConfig+0x1a0>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	091b      	lsrs	r3, r3, #4
 8001f40:	220f      	movs	r2, #15
 8001f42:	4013      	ands	r3, r2
 8001f44:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <HAL_RCC_ClockConfig+0x1ac>)
 8001f46:	5cd3      	ldrb	r3, [r2, r3]
 8001f48:	000a      	movs	r2, r1
 8001f4a:	40da      	lsrs	r2, r3
 8001f4c:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <HAL_RCC_ClockConfig+0x1b0>)
 8001f4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f50:	2000      	movs	r0, #0
 8001f52:	f7fe ff31 	bl	8000db8 <HAL_InitTick>
  
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	0018      	movs	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b004      	add	sp, #16
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40022000 	.word	0x40022000
 8001f64:	40021000 	.word	0x40021000
 8001f68:	00001388 	.word	0x00001388
 8001f6c:	fffff8ff 	.word	0xfffff8ff
 8001f70:	080045f0 	.word	0x080045f0
 8001f74:	20000000 	.word	0x20000000

08001f78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f92:	4b2d      	ldr	r3, [pc, #180]	; (8002048 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b0c      	cmp	r3, #12
 8001fa0:	d046      	beq.n	8002030 <HAL_RCC_GetSysClockFreq+0xb8>
 8001fa2:	d848      	bhi.n	8002036 <HAL_RCC_GetSysClockFreq+0xbe>
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d002      	beq.n	8001fae <HAL_RCC_GetSysClockFreq+0x36>
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d003      	beq.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x3c>
 8001fac:	e043      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fae:	4b27      	ldr	r3, [pc, #156]	; (800204c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001fb0:	613b      	str	r3, [r7, #16]
      break;
 8001fb2:	e043      	b.n	800203c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	0c9b      	lsrs	r3, r3, #18
 8001fb8:	220f      	movs	r2, #15
 8001fba:	4013      	ands	r3, r2
 8001fbc:	4a24      	ldr	r2, [pc, #144]	; (8002050 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001fbe:	5cd3      	ldrb	r3, [r2, r3]
 8001fc0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001fc2:	4b21      	ldr	r3, [pc, #132]	; (8002048 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc6:	220f      	movs	r2, #15
 8001fc8:	4013      	ands	r3, r2
 8001fca:	4a22      	ldr	r2, [pc, #136]	; (8002054 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001fcc:	5cd3      	ldrb	r3, [r2, r3]
 8001fce:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	23c0      	movs	r3, #192	; 0xc0
 8001fd4:	025b      	lsls	r3, r3, #9
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	2380      	movs	r3, #128	; 0x80
 8001fda:	025b      	lsls	r3, r3, #9
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d109      	bne.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fe0:	68b9      	ldr	r1, [r7, #8]
 8001fe2:	481a      	ldr	r0, [pc, #104]	; (800204c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001fe4:	f7fe f89a 	bl	800011c <__udivsi3>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	001a      	movs	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4353      	muls	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	e01a      	b.n	800202a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	23c0      	movs	r3, #192	; 0xc0
 8001ff8:	025b      	lsls	r3, r3, #9
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	23c0      	movs	r3, #192	; 0xc0
 8001ffe:	025b      	lsls	r3, r3, #9
 8002000:	429a      	cmp	r2, r3
 8002002:	d109      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	4814      	ldr	r0, [pc, #80]	; (8002058 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002008:	f7fe f888 	bl	800011c <__udivsi3>
 800200c:	0003      	movs	r3, r0
 800200e:	001a      	movs	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4353      	muls	r3, r2
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e008      	b.n	800202a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002018:	68b9      	ldr	r1, [r7, #8]
 800201a:	480c      	ldr	r0, [pc, #48]	; (800204c <HAL_RCC_GetSysClockFreq+0xd4>)
 800201c:	f7fe f87e 	bl	800011c <__udivsi3>
 8002020:	0003      	movs	r3, r0
 8002022:	001a      	movs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4353      	muls	r3, r2
 8002028:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	613b      	str	r3, [r7, #16]
      break;
 800202e:	e005      	b.n	800203c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002032:	613b      	str	r3, [r7, #16]
      break;
 8002034:	e002      	b.n	800203c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002036:	4b05      	ldr	r3, [pc, #20]	; (800204c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002038:	613b      	str	r3, [r7, #16]
      break;
 800203a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800203c:	693b      	ldr	r3, [r7, #16]
}
 800203e:	0018      	movs	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	b006      	add	sp, #24
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	40021000 	.word	0x40021000
 800204c:	007a1200 	.word	0x007a1200
 8002050:	08004608 	.word	0x08004608
 8002054:	08004618 	.word	0x08004618
 8002058:	02dc6c00 	.word	0x02dc6c00

0800205c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002060:	4b02      	ldr	r3, [pc, #8]	; (800206c <HAL_RCC_GetHCLKFreq+0x10>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	0018      	movs	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	20000000 	.word	0x20000000

08002070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002074:	f7ff fff2 	bl	800205c <HAL_RCC_GetHCLKFreq>
 8002078:	0001      	movs	r1, r0
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_RCC_GetPCLK1Freq+0x24>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	2207      	movs	r2, #7
 8002082:	4013      	ands	r3, r2
 8002084:	4a04      	ldr	r2, [pc, #16]	; (8002098 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002086:	5cd3      	ldrb	r3, [r2, r3]
 8002088:	40d9      	lsrs	r1, r3
 800208a:	000b      	movs	r3, r1
}    
 800208c:	0018      	movs	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	40021000 	.word	0x40021000
 8002098:	08004600 	.word	0x08004600

0800209c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	2380      	movs	r3, #128	; 0x80
 80020b2:	025b      	lsls	r3, r3, #9
 80020b4:	4013      	ands	r3, r2
 80020b6:	d100      	bne.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80020b8:	e08e      	b.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80020ba:	2017      	movs	r0, #23
 80020bc:	183b      	adds	r3, r7, r0
 80020be:	2200      	movs	r2, #0
 80020c0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020c2:	4b6e      	ldr	r3, [pc, #440]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020c4:	69da      	ldr	r2, [r3, #28]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	055b      	lsls	r3, r3, #21
 80020ca:	4013      	ands	r3, r2
 80020cc:	d110      	bne.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020ce:	4b6b      	ldr	r3, [pc, #428]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020d0:	69da      	ldr	r2, [r3, #28]
 80020d2:	4b6a      	ldr	r3, [pc, #424]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020d4:	2180      	movs	r1, #128	; 0x80
 80020d6:	0549      	lsls	r1, r1, #21
 80020d8:	430a      	orrs	r2, r1
 80020da:	61da      	str	r2, [r3, #28]
 80020dc:	4b67      	ldr	r3, [pc, #412]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020de:	69da      	ldr	r2, [r3, #28]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	055b      	lsls	r3, r3, #21
 80020e4:	4013      	ands	r3, r2
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ea:	183b      	adds	r3, r7, r0
 80020ec:	2201      	movs	r2, #1
 80020ee:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	4b63      	ldr	r3, [pc, #396]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	d11a      	bne.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020fc:	4b60      	ldr	r3, [pc, #384]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b5f      	ldr	r3, [pc, #380]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002102:	2180      	movs	r1, #128	; 0x80
 8002104:	0049      	lsls	r1, r1, #1
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210a:	f7fe fe9b 	bl	8000e44 <HAL_GetTick>
 800210e:	0003      	movs	r3, r0
 8002110:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002112:	e008      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002114:	f7fe fe96 	bl	8000e44 <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b64      	cmp	r3, #100	; 0x64
 8002120:	d901      	bls.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e0a6      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002126:	4b56      	ldr	r3, [pc, #344]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	4013      	ands	r3, r2
 8002130:	d0f0      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002132:	4b52      	ldr	r3, [pc, #328]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002134:	6a1a      	ldr	r2, [r3, #32]
 8002136:	23c0      	movs	r3, #192	; 0xc0
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4013      	ands	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d034      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	23c0      	movs	r3, #192	; 0xc0
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4013      	ands	r3, r2
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	429a      	cmp	r2, r3
 8002152:	d02c      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002154:	4b49      	ldr	r3, [pc, #292]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a4a      	ldr	r2, [pc, #296]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800215a:	4013      	ands	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800215e:	4b47      	ldr	r3, [pc, #284]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002160:	6a1a      	ldr	r2, [r3, #32]
 8002162:	4b46      	ldr	r3, [pc, #280]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002164:	2180      	movs	r1, #128	; 0x80
 8002166:	0249      	lsls	r1, r1, #9
 8002168:	430a      	orrs	r2, r1
 800216a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800216c:	4b43      	ldr	r3, [pc, #268]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800216e:	6a1a      	ldr	r2, [r3, #32]
 8002170:	4b42      	ldr	r3, [pc, #264]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002172:	4945      	ldr	r1, [pc, #276]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002174:	400a      	ands	r2, r1
 8002176:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002178:	4b40      	ldr	r3, [pc, #256]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2201      	movs	r2, #1
 8002182:	4013      	ands	r3, r2
 8002184:	d013      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002186:	f7fe fe5d 	bl	8000e44 <HAL_GetTick>
 800218a:	0003      	movs	r3, r0
 800218c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218e:	e009      	b.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002190:	f7fe fe58 	bl	8000e44 <HAL_GetTick>
 8002194:	0002      	movs	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	4a3c      	ldr	r2, [pc, #240]	; (800228c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d901      	bls.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e067      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a4:	4b35      	ldr	r3, [pc, #212]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	2202      	movs	r2, #2
 80021aa:	4013      	ands	r3, r2
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ae:	4b33      	ldr	r3, [pc, #204]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	4a34      	ldr	r2, [pc, #208]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	0019      	movs	r1, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4b2f      	ldr	r3, [pc, #188]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021be:	430a      	orrs	r2, r1
 80021c0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021c2:	2317      	movs	r3, #23
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d105      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021cc:	4b2b      	ldr	r3, [pc, #172]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021ce:	69da      	ldr	r2, [r3, #28]
 80021d0:	4b2a      	ldr	r3, [pc, #168]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021d2:	492f      	ldr	r1, [pc, #188]	; (8002290 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80021d4:	400a      	ands	r2, r1
 80021d6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2201      	movs	r2, #1
 80021de:	4013      	ands	r3, r2
 80021e0:	d009      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021e2:	4b26      	ldr	r3, [pc, #152]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	2203      	movs	r2, #3
 80021e8:	4393      	bics	r3, r2
 80021ea:	0019      	movs	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	4b22      	ldr	r3, [pc, #136]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021f2:	430a      	orrs	r2, r1
 80021f4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2202      	movs	r2, #2
 80021fc:	4013      	ands	r3, r2
 80021fe:	d009      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002200:	4b1e      	ldr	r3, [pc, #120]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002204:	4a23      	ldr	r2, [pc, #140]	; (8002294 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002206:	4013      	ands	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	4b1b      	ldr	r3, [pc, #108]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002210:	430a      	orrs	r2, r1
 8002212:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2220      	movs	r2, #32
 800221a:	4013      	ands	r3, r2
 800221c:	d009      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800221e:	4b17      	ldr	r3, [pc, #92]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	2210      	movs	r2, #16
 8002224:	4393      	bics	r3, r2
 8002226:	0019      	movs	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800222e:	430a      	orrs	r2, r1
 8002230:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	029b      	lsls	r3, r3, #10
 800223a:	4013      	ands	r3, r2
 800223c:	d009      	beq.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800223e:	4b0f      	ldr	r3, [pc, #60]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	2280      	movs	r2, #128	; 0x80
 8002244:	4393      	bics	r3, r2
 8002246:	0019      	movs	r1, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699a      	ldr	r2, [r3, #24]
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800224e:	430a      	orrs	r2, r1
 8002250:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	2380      	movs	r3, #128	; 0x80
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	4013      	ands	r3, r2
 800225c:	d009      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	2240      	movs	r2, #64	; 0x40
 8002264:	4393      	bics	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	4b03      	ldr	r3, [pc, #12]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800226e:	430a      	orrs	r2, r1
 8002270:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	0018      	movs	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	b006      	add	sp, #24
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000
 8002280:	40007000 	.word	0x40007000
 8002284:	fffffcff 	.word	0xfffffcff
 8002288:	fffeffff 	.word	0xfffeffff
 800228c:	00001388 	.word	0x00001388
 8002290:	efffffff 	.word	0xefffffff
 8002294:	fffcffff 	.word	0xfffcffff

08002298 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e042      	b.n	8002330 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	223d      	movs	r2, #61	; 0x3d
 80022ae:	5c9b      	ldrb	r3, [r3, r2]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d107      	bne.n	80022c6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	223c      	movs	r2, #60	; 0x3c
 80022ba:	2100      	movs	r1, #0
 80022bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f7fe fc07 	bl	8000ad4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	223d      	movs	r2, #61	; 0x3d
 80022ca:	2102      	movs	r1, #2
 80022cc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3304      	adds	r3, #4
 80022d6:	0019      	movs	r1, r3
 80022d8:	0010      	movs	r0, r2
 80022da:	f000 faf7 	bl	80028cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2246      	movs	r2, #70	; 0x46
 80022e2:	2101      	movs	r1, #1
 80022e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	223e      	movs	r2, #62	; 0x3e
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	223f      	movs	r2, #63	; 0x3f
 80022f2:	2101      	movs	r1, #1
 80022f4:	5499      	strb	r1, [r3, r2]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2240      	movs	r2, #64	; 0x40
 80022fa:	2101      	movs	r1, #1
 80022fc:	5499      	strb	r1, [r3, r2]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2241      	movs	r2, #65	; 0x41
 8002302:	2101      	movs	r1, #1
 8002304:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2242      	movs	r2, #66	; 0x42
 800230a:	2101      	movs	r1, #1
 800230c:	5499      	strb	r1, [r3, r2]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2243      	movs	r2, #67	; 0x43
 8002312:	2101      	movs	r1, #1
 8002314:	5499      	strb	r1, [r3, r2]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2244      	movs	r2, #68	; 0x44
 800231a:	2101      	movs	r1, #1
 800231c:	5499      	strb	r1, [r3, r2]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2245      	movs	r2, #69	; 0x45
 8002322:	2101      	movs	r1, #1
 8002324:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	223d      	movs	r2, #61	; 0x3d
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	b002      	add	sp, #8
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d108      	bne.n	800235a <HAL_TIM_PWM_Start+0x22>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	223e      	movs	r2, #62	; 0x3e
 800234c:	5c9b      	ldrb	r3, [r3, r2]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	3b01      	subs	r3, #1
 8002352:	1e5a      	subs	r2, r3, #1
 8002354:	4193      	sbcs	r3, r2
 8002356:	b2db      	uxtb	r3, r3
 8002358:	e01f      	b.n	800239a <HAL_TIM_PWM_Start+0x62>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	2b04      	cmp	r3, #4
 800235e:	d108      	bne.n	8002372 <HAL_TIM_PWM_Start+0x3a>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	223f      	movs	r2, #63	; 0x3f
 8002364:	5c9b      	ldrb	r3, [r3, r2]
 8002366:	b2db      	uxtb	r3, r3
 8002368:	3b01      	subs	r3, #1
 800236a:	1e5a      	subs	r2, r3, #1
 800236c:	4193      	sbcs	r3, r2
 800236e:	b2db      	uxtb	r3, r3
 8002370:	e013      	b.n	800239a <HAL_TIM_PWM_Start+0x62>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2b08      	cmp	r3, #8
 8002376:	d108      	bne.n	800238a <HAL_TIM_PWM_Start+0x52>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2240      	movs	r2, #64	; 0x40
 800237c:	5c9b      	ldrb	r3, [r3, r2]
 800237e:	b2db      	uxtb	r3, r3
 8002380:	3b01      	subs	r3, #1
 8002382:	1e5a      	subs	r2, r3, #1
 8002384:	4193      	sbcs	r3, r2
 8002386:	b2db      	uxtb	r3, r3
 8002388:	e007      	b.n	800239a <HAL_TIM_PWM_Start+0x62>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2241      	movs	r2, #65	; 0x41
 800238e:	5c9b      	ldrb	r3, [r3, r2]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	3b01      	subs	r3, #1
 8002394:	1e5a      	subs	r2, r3, #1
 8002396:	4193      	sbcs	r3, r2
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e074      	b.n	800248c <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d104      	bne.n	80023b2 <HAL_TIM_PWM_Start+0x7a>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	223e      	movs	r2, #62	; 0x3e
 80023ac:	2102      	movs	r1, #2
 80023ae:	5499      	strb	r1, [r3, r2]
 80023b0:	e013      	b.n	80023da <HAL_TIM_PWM_Start+0xa2>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d104      	bne.n	80023c2 <HAL_TIM_PWM_Start+0x8a>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	223f      	movs	r2, #63	; 0x3f
 80023bc:	2102      	movs	r1, #2
 80023be:	5499      	strb	r1, [r3, r2]
 80023c0:	e00b      	b.n	80023da <HAL_TIM_PWM_Start+0xa2>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d104      	bne.n	80023d2 <HAL_TIM_PWM_Start+0x9a>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2240      	movs	r2, #64	; 0x40
 80023cc:	2102      	movs	r1, #2
 80023ce:	5499      	strb	r1, [r3, r2]
 80023d0:	e003      	b.n	80023da <HAL_TIM_PWM_Start+0xa2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2241      	movs	r2, #65	; 0x41
 80023d6:	2102      	movs	r1, #2
 80023d8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6839      	ldr	r1, [r7, #0]
 80023e0:	2201      	movs	r2, #1
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 fcee 	bl	8002dc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a29      	ldr	r2, [pc, #164]	; (8002494 <HAL_TIM_PWM_Start+0x15c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00e      	beq.n	8002410 <HAL_TIM_PWM_Start+0xd8>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a28      	ldr	r2, [pc, #160]	; (8002498 <HAL_TIM_PWM_Start+0x160>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d009      	beq.n	8002410 <HAL_TIM_PWM_Start+0xd8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a26      	ldr	r2, [pc, #152]	; (800249c <HAL_TIM_PWM_Start+0x164>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d004      	beq.n	8002410 <HAL_TIM_PWM_Start+0xd8>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a25      	ldr	r2, [pc, #148]	; (80024a0 <HAL_TIM_PWM_Start+0x168>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d101      	bne.n	8002414 <HAL_TIM_PWM_Start+0xdc>
 8002410:	2301      	movs	r3, #1
 8002412:	e000      	b.n	8002416 <HAL_TIM_PWM_Start+0xde>
 8002414:	2300      	movs	r3, #0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2180      	movs	r1, #128	; 0x80
 8002426:	0209      	lsls	r1, r1, #8
 8002428:	430a      	orrs	r2, r1
 800242a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a18      	ldr	r2, [pc, #96]	; (8002494 <HAL_TIM_PWM_Start+0x15c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00f      	beq.n	8002456 <HAL_TIM_PWM_Start+0x11e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	05db      	lsls	r3, r3, #23
 800243e:	429a      	cmp	r2, r3
 8002440:	d009      	beq.n	8002456 <HAL_TIM_PWM_Start+0x11e>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a17      	ldr	r2, [pc, #92]	; (80024a4 <HAL_TIM_PWM_Start+0x16c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d004      	beq.n	8002456 <HAL_TIM_PWM_Start+0x11e>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a11      	ldr	r2, [pc, #68]	; (8002498 <HAL_TIM_PWM_Start+0x160>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d111      	bne.n	800247a <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2207      	movs	r2, #7
 800245e:	4013      	ands	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2b06      	cmp	r3, #6
 8002466:	d010      	beq.n	800248a <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2101      	movs	r1, #1
 8002474:	430a      	orrs	r2, r1
 8002476:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002478:	e007      	b.n	800248a <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	430a      	orrs	r2, r1
 8002488:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	0018      	movs	r0, r3
 800248e:	46bd      	mov	sp, r7
 8002490:	b004      	add	sp, #16
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40012c00 	.word	0x40012c00
 8002498:	40014000 	.word	0x40014000
 800249c:	40014400 	.word	0x40014400
 80024a0:	40014800 	.word	0x40014800
 80024a4:	40000400 	.word	0x40000400

080024a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e090      	b.n	80025de <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	223d      	movs	r2, #61	; 0x3d
 80024c0:	5c9b      	ldrb	r3, [r3, r2]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d107      	bne.n	80024d8 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	223c      	movs	r2, #60	; 0x3c
 80024cc:	2100      	movs	r1, #0
 80024ce:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	0018      	movs	r0, r3
 80024d4:	f7fe fab4 	bl	8000a40 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	223d      	movs	r2, #61	; 0x3d
 80024dc:	2102      	movs	r1, #2
 80024de:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	493f      	ldr	r1, [pc, #252]	; (80025e8 <HAL_TIM_Encoder_Init+0x140>)
 80024ec:	400a      	ands	r2, r1
 80024ee:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3304      	adds	r3, #4
 80024f8:	0019      	movs	r1, r3
 80024fa:	0010      	movs	r0, r2
 80024fc:	f000 f9e6 	bl	80028cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6a1b      	ldr	r3, [r3, #32]
 8002516:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	4313      	orrs	r3, r2
 8002520:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4a31      	ldr	r2, [pc, #196]	; (80025ec <HAL_TIM_Encoder_Init+0x144>)
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	021b      	lsls	r3, r3, #8
 8002534:	4313      	orrs	r3, r2
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	4a2c      	ldr	r2, [pc, #176]	; (80025f0 <HAL_TIM_Encoder_Init+0x148>)
 8002540:	4013      	ands	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4a2b      	ldr	r2, [pc, #172]	; (80025f4 <HAL_TIM_Encoder_Init+0x14c>)
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	68da      	ldr	r2, [r3, #12]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	4313      	orrs	r3, r2
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	011a      	lsls	r2, r3, #4
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	031b      	lsls	r3, r3, #12
 800256a:	4313      	orrs	r3, r2
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2222      	movs	r2, #34	; 0x22
 8002576:	4393      	bics	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2288      	movs	r2, #136	; 0x88
 800257e:	4393      	bics	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	4313      	orrs	r3, r2
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	4313      	orrs	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2246      	movs	r2, #70	; 0x46
 80025b0:	2101      	movs	r1, #1
 80025b2:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	223e      	movs	r2, #62	; 0x3e
 80025b8:	2101      	movs	r1, #1
 80025ba:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	223f      	movs	r2, #63	; 0x3f
 80025c0:	2101      	movs	r1, #1
 80025c2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2242      	movs	r2, #66	; 0x42
 80025c8:	2101      	movs	r1, #1
 80025ca:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2243      	movs	r2, #67	; 0x43
 80025d0:	2101      	movs	r1, #1
 80025d2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	223d      	movs	r2, #61	; 0x3d
 80025d8:	2101      	movs	r1, #1
 80025da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	0018      	movs	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	b006      	add	sp, #24
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	46c0      	nop			; (mov r8, r8)
 80025e8:	ffffbff8 	.word	0xffffbff8
 80025ec:	fffffcfc 	.word	0xfffffcfc
 80025f0:	fffff3f3 	.word	0xfffff3f3
 80025f4:	ffff0f0f 	.word	0xffff0f0f

080025f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002602:	200f      	movs	r0, #15
 8002604:	183b      	adds	r3, r7, r0
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	213e      	movs	r1, #62	; 0x3e
 800260a:	5c52      	ldrb	r2, [r2, r1]
 800260c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800260e:	230e      	movs	r3, #14
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	213f      	movs	r1, #63	; 0x3f
 8002616:	5c52      	ldrb	r2, [r2, r1]
 8002618:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800261a:	240d      	movs	r4, #13
 800261c:	193b      	adds	r3, r7, r4
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	2142      	movs	r1, #66	; 0x42
 8002622:	5c52      	ldrb	r2, [r2, r1]
 8002624:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002626:	230c      	movs	r3, #12
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	2143      	movs	r1, #67	; 0x43
 800262e:	5c52      	ldrb	r2, [r2, r1]
 8002630:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d112      	bne.n	800265e <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002638:	183b      	adds	r3, r7, r0
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d103      	bne.n	8002648 <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002640:	193b      	adds	r3, r7, r4
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d001      	beq.n	800264c <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e075      	b.n	8002738 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	223e      	movs	r2, #62	; 0x3e
 8002650:	2102      	movs	r1, #2
 8002652:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2242      	movs	r2, #66	; 0x42
 8002658:	2102      	movs	r1, #2
 800265a:	5499      	strb	r1, [r3, r2]
 800265c:	e03d      	b.n	80026da <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2b04      	cmp	r3, #4
 8002662:	d114      	bne.n	800268e <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002664:	230e      	movs	r3, #14
 8002666:	18fb      	adds	r3, r7, r3
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d104      	bne.n	8002678 <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800266e:	230c      	movs	r3, #12
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d001      	beq.n	800267c <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e05d      	b.n	8002738 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	223f      	movs	r2, #63	; 0x3f
 8002680:	2102      	movs	r1, #2
 8002682:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2243      	movs	r2, #67	; 0x43
 8002688:	2102      	movs	r1, #2
 800268a:	5499      	strb	r1, [r3, r2]
 800268c:	e025      	b.n	80026da <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800268e:	230f      	movs	r3, #15
 8002690:	18fb      	adds	r3, r7, r3
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d10e      	bne.n	80026b6 <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002698:	230e      	movs	r3, #14
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d109      	bne.n	80026b6 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80026a2:	230d      	movs	r3, #13
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d104      	bne.n	80026b6 <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80026ac:	230c      	movs	r3, #12
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d001      	beq.n	80026ba <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e03e      	b.n	8002738 <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	223e      	movs	r2, #62	; 0x3e
 80026be:	2102      	movs	r1, #2
 80026c0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	223f      	movs	r2, #63	; 0x3f
 80026c6:	2102      	movs	r1, #2
 80026c8:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2242      	movs	r2, #66	; 0x42
 80026ce:	2102      	movs	r1, #2
 80026d0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2243      	movs	r2, #67	; 0x43
 80026d6:	2102      	movs	r1, #2
 80026d8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_TIM_Encoder_Start+0xf0>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d008      	beq.n	80026f8 <HAL_TIM_Encoder_Start+0x100>
 80026e6:	e00f      	b.n	8002708 <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2201      	movs	r2, #1
 80026ee:	2100      	movs	r1, #0
 80026f0:	0018      	movs	r0, r3
 80026f2:	f000 fb67 	bl	8002dc4 <TIM_CCxChannelCmd>
      break;
 80026f6:	e016      	b.n	8002726 <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2201      	movs	r2, #1
 80026fe:	2104      	movs	r1, #4
 8002700:	0018      	movs	r0, r3
 8002702:	f000 fb5f 	bl	8002dc4 <TIM_CCxChannelCmd>
      break;
 8002706:	e00e      	b.n	8002726 <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2201      	movs	r2, #1
 800270e:	2100      	movs	r1, #0
 8002710:	0018      	movs	r0, r3
 8002712:	f000 fb57 	bl	8002dc4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2201      	movs	r2, #1
 800271c:	2104      	movs	r1, #4
 800271e:	0018      	movs	r0, r3
 8002720:	f000 fb50 	bl	8002dc4 <TIM_CCxChannelCmd>
      break;
 8002724:	46c0      	nop			; (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2101      	movs	r1, #1
 8002732:	430a      	orrs	r2, r1
 8002734:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	0018      	movs	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	b005      	add	sp, #20
 800273e:	bd90      	pop	{r4, r7, pc}

08002740 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800274c:	2317      	movs	r3, #23
 800274e:	18fb      	adds	r3, r7, r3
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	223c      	movs	r2, #60	; 0x3c
 8002758:	5c9b      	ldrb	r3, [r3, r2]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_TIM_PWM_ConfigChannel+0x22>
 800275e:	2302      	movs	r3, #2
 8002760:	e0ad      	b.n	80028be <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	223c      	movs	r2, #60	; 0x3c
 8002766:	2101      	movs	r1, #1
 8002768:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0c      	cmp	r3, #12
 800276e:	d100      	bne.n	8002772 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002770:	e076      	b.n	8002860 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b0c      	cmp	r3, #12
 8002776:	d900      	bls.n	800277a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002778:	e095      	b.n	80028a6 <HAL_TIM_PWM_ConfigChannel+0x166>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b08      	cmp	r3, #8
 800277e:	d04e      	beq.n	800281e <HAL_TIM_PWM_ConfigChannel+0xde>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b08      	cmp	r3, #8
 8002784:	d900      	bls.n	8002788 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002786:	e08e      	b.n	80028a6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_TIM_PWM_ConfigChannel+0x56>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b04      	cmp	r3, #4
 8002792:	d021      	beq.n	80027d8 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002794:	e087      	b.n	80028a6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	0011      	movs	r1, r2
 800279e:	0018      	movs	r0, r3
 80027a0:	f000 f914 	bl	80029cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	699a      	ldr	r2, [r3, #24]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2108      	movs	r1, #8
 80027b0:	430a      	orrs	r2, r1
 80027b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699a      	ldr	r2, [r3, #24]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2104      	movs	r1, #4
 80027c0:	438a      	bics	r2, r1
 80027c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6999      	ldr	r1, [r3, #24]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	691a      	ldr	r2, [r3, #16]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	619a      	str	r2, [r3, #24]
      break;
 80027d6:	e06b      	b.n	80028b0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	0011      	movs	r1, r2
 80027e0:	0018      	movs	r0, r3
 80027e2:	f000 f97b 	bl	8002adc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699a      	ldr	r2, [r3, #24]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2180      	movs	r1, #128	; 0x80
 80027f2:	0109      	lsls	r1, r1, #4
 80027f4:	430a      	orrs	r2, r1
 80027f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	699a      	ldr	r2, [r3, #24]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4931      	ldr	r1, [pc, #196]	; (80028c8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002804:	400a      	ands	r2, r1
 8002806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6999      	ldr	r1, [r3, #24]
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	021a      	lsls	r2, r3, #8
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	619a      	str	r2, [r3, #24]
      break;
 800281c:	e048      	b.n	80028b0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	0011      	movs	r1, r2
 8002826:	0018      	movs	r0, r3
 8002828:	f000 f9dc 	bl	8002be4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	69da      	ldr	r2, [r3, #28]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2108      	movs	r1, #8
 8002838:	430a      	orrs	r2, r1
 800283a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	69da      	ldr	r2, [r3, #28]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2104      	movs	r1, #4
 8002848:	438a      	bics	r2, r1
 800284a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	69d9      	ldr	r1, [r3, #28]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	691a      	ldr	r2, [r3, #16]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	61da      	str	r2, [r3, #28]
      break;
 800285e:	e027      	b.n	80028b0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	0011      	movs	r1, r2
 8002868:	0018      	movs	r0, r3
 800286a:	f000 fa41 	bl	8002cf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	69da      	ldr	r2, [r3, #28]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	0109      	lsls	r1, r1, #4
 800287c:	430a      	orrs	r2, r1
 800287e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	69da      	ldr	r2, [r3, #28]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	490f      	ldr	r1, [pc, #60]	; (80028c8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800288c:	400a      	ands	r2, r1
 800288e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	69d9      	ldr	r1, [r3, #28]
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	021a      	lsls	r2, r3, #8
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	61da      	str	r2, [r3, #28]
      break;
 80028a4:	e004      	b.n	80028b0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80028a6:	2317      	movs	r3, #23
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
      break;
 80028ae:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	223c      	movs	r2, #60	; 0x3c
 80028b4:	2100      	movs	r1, #0
 80028b6:	5499      	strb	r1, [r3, r2]

  return status;
 80028b8:	2317      	movs	r3, #23
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	781b      	ldrb	r3, [r3, #0]
}
 80028be:	0018      	movs	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b006      	add	sp, #24
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	fffffbff 	.word	0xfffffbff

080028cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a34      	ldr	r2, [pc, #208]	; (80029b0 <TIM_Base_SetConfig+0xe4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d008      	beq.n	80028f6 <TIM_Base_SetConfig+0x2a>
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	2380      	movs	r3, #128	; 0x80
 80028e8:	05db      	lsls	r3, r3, #23
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d003      	beq.n	80028f6 <TIM_Base_SetConfig+0x2a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a30      	ldr	r2, [pc, #192]	; (80029b4 <TIM_Base_SetConfig+0xe8>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d108      	bne.n	8002908 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2270      	movs	r2, #112	; 0x70
 80028fa:	4393      	bics	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a29      	ldr	r2, [pc, #164]	; (80029b0 <TIM_Base_SetConfig+0xe4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d018      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	2380      	movs	r3, #128	; 0x80
 8002914:	05db      	lsls	r3, r3, #23
 8002916:	429a      	cmp	r2, r3
 8002918:	d013      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a25      	ldr	r2, [pc, #148]	; (80029b4 <TIM_Base_SetConfig+0xe8>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d00f      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a24      	ldr	r2, [pc, #144]	; (80029b8 <TIM_Base_SetConfig+0xec>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00b      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a23      	ldr	r2, [pc, #140]	; (80029bc <TIM_Base_SetConfig+0xf0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d007      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a22      	ldr	r2, [pc, #136]	; (80029c0 <TIM_Base_SetConfig+0xf4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d003      	beq.n	8002942 <TIM_Base_SetConfig+0x76>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a21      	ldr	r2, [pc, #132]	; (80029c4 <TIM_Base_SetConfig+0xf8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d108      	bne.n	8002954 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4a20      	ldr	r2, [pc, #128]	; (80029c8 <TIM_Base_SetConfig+0xfc>)
 8002946:	4013      	ands	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	4313      	orrs	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2280      	movs	r2, #128	; 0x80
 8002958:	4393      	bics	r3, r2
 800295a:	001a      	movs	r2, r3
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	4313      	orrs	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <TIM_Base_SetConfig+0xe4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00b      	beq.n	800299a <TIM_Base_SetConfig+0xce>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a0d      	ldr	r2, [pc, #52]	; (80029bc <TIM_Base_SetConfig+0xf0>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d007      	beq.n	800299a <TIM_Base_SetConfig+0xce>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a0c      	ldr	r2, [pc, #48]	; (80029c0 <TIM_Base_SetConfig+0xf4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d003      	beq.n	800299a <TIM_Base_SetConfig+0xce>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a0b      	ldr	r2, [pc, #44]	; (80029c4 <TIM_Base_SetConfig+0xf8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d103      	bne.n	80029a2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	691a      	ldr	r2, [r3, #16]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	615a      	str	r2, [r3, #20]
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b004      	add	sp, #16
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40012c00 	.word	0x40012c00
 80029b4:	40000400 	.word	0x40000400
 80029b8:	40002000 	.word	0x40002000
 80029bc:	40014000 	.word	0x40014000
 80029c0:	40014400 	.word	0x40014400
 80029c4:	40014800 	.word	0x40014800
 80029c8:	fffffcff 	.word	0xfffffcff

080029cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	2201      	movs	r2, #1
 80029dc:	4393      	bics	r3, r2
 80029de:	001a      	movs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2270      	movs	r2, #112	; 0x70
 80029fa:	4393      	bics	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2203      	movs	r2, #3
 8002a02:	4393      	bics	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2202      	movs	r2, #2
 8002a14:	4393      	bics	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a27      	ldr	r2, [pc, #156]	; (8002ac4 <TIM_OC1_SetConfig+0xf8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d00b      	beq.n	8002a42 <TIM_OC1_SetConfig+0x76>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a26      	ldr	r2, [pc, #152]	; (8002ac8 <TIM_OC1_SetConfig+0xfc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d007      	beq.n	8002a42 <TIM_OC1_SetConfig+0x76>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a25      	ldr	r2, [pc, #148]	; (8002acc <TIM_OC1_SetConfig+0x100>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d003      	beq.n	8002a42 <TIM_OC1_SetConfig+0x76>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a24      	ldr	r2, [pc, #144]	; (8002ad0 <TIM_OC1_SetConfig+0x104>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d10c      	bne.n	8002a5c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	2208      	movs	r2, #8
 8002a46:	4393      	bics	r3, r2
 8002a48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2204      	movs	r2, #4
 8002a58:	4393      	bics	r3, r2
 8002a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a19      	ldr	r2, [pc, #100]	; (8002ac4 <TIM_OC1_SetConfig+0xf8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00b      	beq.n	8002a7c <TIM_OC1_SetConfig+0xb0>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a18      	ldr	r2, [pc, #96]	; (8002ac8 <TIM_OC1_SetConfig+0xfc>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d007      	beq.n	8002a7c <TIM_OC1_SetConfig+0xb0>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a17      	ldr	r2, [pc, #92]	; (8002acc <TIM_OC1_SetConfig+0x100>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d003      	beq.n	8002a7c <TIM_OC1_SetConfig+0xb0>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a16      	ldr	r2, [pc, #88]	; (8002ad0 <TIM_OC1_SetConfig+0x104>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d111      	bne.n	8002aa0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4a15      	ldr	r2, [pc, #84]	; (8002ad4 <TIM_OC1_SetConfig+0x108>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	4a14      	ldr	r2, [pc, #80]	; (8002ad8 <TIM_OC1_SetConfig+0x10c>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	621a      	str	r2, [r3, #32]
}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b006      	add	sp, #24
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	40012c00 	.word	0x40012c00
 8002ac8:	40014000 	.word	0x40014000
 8002acc:	40014400 	.word	0x40014400
 8002ad0:	40014800 	.word	0x40014800
 8002ad4:	fffffeff 	.word	0xfffffeff
 8002ad8:	fffffdff 	.word	0xfffffdff

08002adc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	2210      	movs	r2, #16
 8002aec:	4393      	bics	r3, r2
 8002aee:	001a      	movs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a2e      	ldr	r2, [pc, #184]	; (8002bc4 <TIM_OC2_SetConfig+0xe8>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4a2d      	ldr	r2, [pc, #180]	; (8002bc8 <TIM_OC2_SetConfig+0xec>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	021b      	lsls	r3, r3, #8
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2220      	movs	r2, #32
 8002b26:	4393      	bics	r3, r2
 8002b28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a24      	ldr	r2, [pc, #144]	; (8002bcc <TIM_OC2_SetConfig+0xf0>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d10d      	bne.n	8002b5a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2280      	movs	r2, #128	; 0x80
 8002b42:	4393      	bics	r3, r2
 8002b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	2240      	movs	r2, #64	; 0x40
 8002b56:	4393      	bics	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a1b      	ldr	r2, [pc, #108]	; (8002bcc <TIM_OC2_SetConfig+0xf0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d00b      	beq.n	8002b7a <TIM_OC2_SetConfig+0x9e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <TIM_OC2_SetConfig+0xf4>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d007      	beq.n	8002b7a <TIM_OC2_SetConfig+0x9e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a19      	ldr	r2, [pc, #100]	; (8002bd4 <TIM_OC2_SetConfig+0xf8>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d003      	beq.n	8002b7a <TIM_OC2_SetConfig+0x9e>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a18      	ldr	r2, [pc, #96]	; (8002bd8 <TIM_OC2_SetConfig+0xfc>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d113      	bne.n	8002ba2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	4a17      	ldr	r2, [pc, #92]	; (8002bdc <TIM_OC2_SetConfig+0x100>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <TIM_OC2_SetConfig+0x104>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	621a      	str	r2, [r3, #32]
}
 8002bbc:	46c0      	nop			; (mov r8, r8)
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b006      	add	sp, #24
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	ffff8fff 	.word	0xffff8fff
 8002bc8:	fffffcff 	.word	0xfffffcff
 8002bcc:	40012c00 	.word	0x40012c00
 8002bd0:	40014000 	.word	0x40014000
 8002bd4:	40014400 	.word	0x40014400
 8002bd8:	40014800 	.word	0x40014800
 8002bdc:	fffffbff 	.word	0xfffffbff
 8002be0:	fffff7ff 	.word	0xfffff7ff

08002be4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	4a35      	ldr	r2, [pc, #212]	; (8002cc8 <TIM_OC3_SetConfig+0xe4>)
 8002bf4:	401a      	ands	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2270      	movs	r2, #112	; 0x70
 8002c10:	4393      	bics	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2203      	movs	r2, #3
 8002c18:	4393      	bics	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	4a28      	ldr	r2, [pc, #160]	; (8002ccc <TIM_OC3_SetConfig+0xe8>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	021b      	lsls	r3, r3, #8
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a24      	ldr	r2, [pc, #144]	; (8002cd0 <TIM_OC3_SetConfig+0xec>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d10d      	bne.n	8002c5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	4a23      	ldr	r2, [pc, #140]	; (8002cd4 <TIM_OC3_SetConfig+0xf0>)
 8002c46:	4013      	ands	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	021b      	lsls	r3, r3, #8
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	4a1f      	ldr	r2, [pc, #124]	; (8002cd8 <TIM_OC3_SetConfig+0xf4>)
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a1b      	ldr	r2, [pc, #108]	; (8002cd0 <TIM_OC3_SetConfig+0xec>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00b      	beq.n	8002c7e <TIM_OC3_SetConfig+0x9a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a1c      	ldr	r2, [pc, #112]	; (8002cdc <TIM_OC3_SetConfig+0xf8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d007      	beq.n	8002c7e <TIM_OC3_SetConfig+0x9a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a1b      	ldr	r2, [pc, #108]	; (8002ce0 <TIM_OC3_SetConfig+0xfc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d003      	beq.n	8002c7e <TIM_OC3_SetConfig+0x9a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a1a      	ldr	r2, [pc, #104]	; (8002ce4 <TIM_OC3_SetConfig+0x100>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d113      	bne.n	8002ca6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4a19      	ldr	r2, [pc, #100]	; (8002ce8 <TIM_OC3_SetConfig+0x104>)
 8002c82:	4013      	ands	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4a18      	ldr	r2, [pc, #96]	; (8002cec <TIM_OC3_SetConfig+0x108>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	621a      	str	r2, [r3, #32]
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b006      	add	sp, #24
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	fffffeff 	.word	0xfffffeff
 8002ccc:	fffffdff 	.word	0xfffffdff
 8002cd0:	40012c00 	.word	0x40012c00
 8002cd4:	fffff7ff 	.word	0xfffff7ff
 8002cd8:	fffffbff 	.word	0xfffffbff
 8002cdc:	40014000 	.word	0x40014000
 8002ce0:	40014400 	.word	0x40014400
 8002ce4:	40014800 	.word	0x40014800
 8002ce8:	ffffefff 	.word	0xffffefff
 8002cec:	ffffdfff 	.word	0xffffdfff

08002cf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	4a28      	ldr	r2, [pc, #160]	; (8002da0 <TIM_OC4_SetConfig+0xb0>)
 8002d00:	401a      	ands	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a22      	ldr	r2, [pc, #136]	; (8002da4 <TIM_OC4_SetConfig+0xb4>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4a21      	ldr	r2, [pc, #132]	; (8002da8 <TIM_OC4_SetConfig+0xb8>)
 8002d24:	4013      	ands	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	021b      	lsls	r3, r3, #8
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <TIM_OC4_SetConfig+0xbc>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	031b      	lsls	r3, r3, #12
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a19      	ldr	r2, [pc, #100]	; (8002db0 <TIM_OC4_SetConfig+0xc0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d00b      	beq.n	8002d68 <TIM_OC4_SetConfig+0x78>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a18      	ldr	r2, [pc, #96]	; (8002db4 <TIM_OC4_SetConfig+0xc4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d007      	beq.n	8002d68 <TIM_OC4_SetConfig+0x78>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a17      	ldr	r2, [pc, #92]	; (8002db8 <TIM_OC4_SetConfig+0xc8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d003      	beq.n	8002d68 <TIM_OC4_SetConfig+0x78>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a16      	ldr	r2, [pc, #88]	; (8002dbc <TIM_OC4_SetConfig+0xcc>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d109      	bne.n	8002d7c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	4a15      	ldr	r2, [pc, #84]	; (8002dc0 <TIM_OC4_SetConfig+0xd0>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	019b      	lsls	r3, r3, #6
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	621a      	str	r2, [r3, #32]
}
 8002d96:	46c0      	nop			; (mov r8, r8)
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b006      	add	sp, #24
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	ffffefff 	.word	0xffffefff
 8002da4:	ffff8fff 	.word	0xffff8fff
 8002da8:	fffffcff 	.word	0xfffffcff
 8002dac:	ffffdfff 	.word	0xffffdfff
 8002db0:	40012c00 	.word	0x40012c00
 8002db4:	40014000 	.word	0x40014000
 8002db8:	40014400 	.word	0x40014400
 8002dbc:	40014800 	.word	0x40014800
 8002dc0:	ffffbfff 	.word	0xffffbfff

08002dc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	221f      	movs	r2, #31
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	409a      	lsls	r2, r3
 8002dda:	0013      	movs	r3, r2
 8002ddc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	43d2      	mvns	r2, r2
 8002de6:	401a      	ands	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a1a      	ldr	r2, [r3, #32]
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	211f      	movs	r1, #31
 8002df4:	400b      	ands	r3, r1
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4099      	lsls	r1, r3
 8002dfa:	000b      	movs	r3, r1
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	621a      	str	r2, [r3, #32]
}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	46bd      	mov	sp, r7
 8002e06:	b006      	add	sp, #24
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	223c      	movs	r2, #60	; 0x3c
 8002e1a:	5c9b      	ldrb	r3, [r3, r2]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e047      	b.n	8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	223c      	movs	r2, #60	; 0x3c
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	223d      	movs	r2, #61	; 0x3d
 8002e30:	2102      	movs	r1, #2
 8002e32:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2270      	movs	r2, #112	; 0x70
 8002e48:	4393      	bics	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a16      	ldr	r2, [pc, #88]	; (8002ebc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00f      	beq.n	8002e88 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	2380      	movs	r3, #128	; 0x80
 8002e6e:	05db      	lsls	r3, r3, #23
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d009      	beq.n	8002e88 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a11      	ldr	r2, [pc, #68]	; (8002ec0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d004      	beq.n	8002e88 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a10      	ldr	r2, [pc, #64]	; (8002ec4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d10c      	bne.n	8002ea2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	2280      	movs	r2, #128	; 0x80
 8002e8c:	4393      	bics	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	223d      	movs	r2, #61	; 0x3d
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	223c      	movs	r2, #60	; 0x3c
 8002eae:	2100      	movs	r1, #0
 8002eb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b004      	add	sp, #16
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40012c00 	.word	0x40012c00
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40014000 	.word	0x40014000

08002ec8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e044      	b.n	8002f64 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d107      	bne.n	8002ef2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2278      	movs	r2, #120	; 0x78
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	0018      	movs	r0, r3
 8002eee:	f7fd fe4d 	bl	8000b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2224      	movs	r2, #36	; 0x24
 8002ef6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2101      	movs	r1, #1
 8002f04:	438a      	bics	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f000 f94a 	bl	80031a4 <UART_SetConfig>
 8002f10:	0003      	movs	r3, r0
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e024      	b.n	8002f64 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	0018      	movs	r0, r3
 8002f26:	f000 fac5 	bl	80034b4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	490d      	ldr	r1, [pc, #52]	; (8002f6c <HAL_UART_Init+0xa4>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	212a      	movs	r1, #42	; 0x2a
 8002f46:	438a      	bics	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2101      	movs	r1, #1
 8002f56:	430a      	orrs	r2, r1
 8002f58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f000 fb5d 	bl	800361c <UART_CheckIdleState>
 8002f62:	0003      	movs	r3, r0
}
 8002f64:	0018      	movs	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b002      	add	sp, #8
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	ffffb7ff 	.word	0xffffb7ff

08002f70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af02      	add	r7, sp, #8
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	1dbb      	adds	r3, r7, #6
 8002f7e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d000      	beq.n	8002f8a <HAL_UART_Transmit+0x1a>
 8002f88:	e08d      	b.n	80030a6 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_UART_Transmit+0x28>
 8002f90:	1dbb      	adds	r3, r7, #6
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e085      	b.n	80030a8 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	2380      	movs	r3, #128	; 0x80
 8002fa2:	015b      	lsls	r3, r3, #5
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d109      	bne.n	8002fbc <HAL_UART_Transmit+0x4c>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d001      	beq.n	8002fbc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e075      	b.n	80030a8 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2284      	movs	r2, #132	; 0x84
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2221      	movs	r2, #33	; 0x21
 8002fc8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fca:	f7fd ff3b 	bl	8000e44 <HAL_GetTick>
 8002fce:	0003      	movs	r3, r0
 8002fd0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1dba      	adds	r2, r7, #6
 8002fd6:	2150      	movs	r1, #80	; 0x50
 8002fd8:	8812      	ldrh	r2, [r2, #0]
 8002fda:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1dba      	adds	r2, r7, #6
 8002fe0:	2152      	movs	r1, #82	; 0x52
 8002fe2:	8812      	ldrh	r2, [r2, #0]
 8002fe4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	2380      	movs	r3, #128	; 0x80
 8002fec:	015b      	lsls	r3, r3, #5
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d108      	bne.n	8003004 <HAL_UART_Transmit+0x94>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d104      	bne.n	8003004 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	61bb      	str	r3, [r7, #24]
 8003002:	e003      	b.n	800300c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003008:	2300      	movs	r3, #0
 800300a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800300c:	e030      	b.n	8003070 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	9300      	str	r3, [sp, #0]
 8003016:	0013      	movs	r3, r2
 8003018:	2200      	movs	r2, #0
 800301a:	2180      	movs	r1, #128	; 0x80
 800301c:	f000 fba6 	bl	800376c <UART_WaitOnFlagUntilTimeout>
 8003020:	1e03      	subs	r3, r0, #0
 8003022:	d004      	beq.n	800302e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e03c      	b.n	80030a8 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10b      	bne.n	800304c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	881a      	ldrh	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	05d2      	lsls	r2, r2, #23
 800303e:	0dd2      	lsrs	r2, r2, #23
 8003040:	b292      	uxth	r2, r2
 8003042:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	3302      	adds	r3, #2
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	e008      	b.n	800305e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	781a      	ldrb	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	b292      	uxth	r2, r2
 8003056:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	3301      	adds	r3, #1
 800305c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2252      	movs	r2, #82	; 0x52
 8003062:	5a9b      	ldrh	r3, [r3, r2]
 8003064:	b29b      	uxth	r3, r3
 8003066:	3b01      	subs	r3, #1
 8003068:	b299      	uxth	r1, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2252      	movs	r2, #82	; 0x52
 800306e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2252      	movs	r2, #82	; 0x52
 8003074:	5a9b      	ldrh	r3, [r3, r2]
 8003076:	b29b      	uxth	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1c8      	bne.n	800300e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	0013      	movs	r3, r2
 8003086:	2200      	movs	r2, #0
 8003088:	2140      	movs	r1, #64	; 0x40
 800308a:	f000 fb6f 	bl	800376c <UART_WaitOnFlagUntilTimeout>
 800308e:	1e03      	subs	r3, r0, #0
 8003090:	d004      	beq.n	800309c <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e005      	b.n	80030a8 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2220      	movs	r2, #32
 80030a0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80030a6:	2302      	movs	r3, #2
  }
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b008      	add	sp, #32
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	1dbb      	adds	r3, r7, #6
 80030bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2280      	movs	r2, #128	; 0x80
 80030c2:	589b      	ldr	r3, [r3, r2]
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d145      	bne.n	8003154 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_UART_Receive_DMA+0x26>
 80030ce:	1dbb      	adds	r3, r7, #6
 80030d0:	881b      	ldrh	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e03d      	b.n	8003156 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	015b      	lsls	r3, r3, #5
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d109      	bne.n	80030fa <HAL_UART_Receive_DMA+0x4a>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d105      	bne.n	80030fa <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2201      	movs	r2, #1
 80030f2:	4013      	ands	r3, r2
 80030f4:	d001      	beq.n	80030fa <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e02d      	b.n	8003156 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	2380      	movs	r3, #128	; 0x80
 8003108:	041b      	lsls	r3, r3, #16
 800310a:	4013      	ands	r3, r2
 800310c:	d019      	beq.n	8003142 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800310e:	f3ef 8310 	mrs	r3, PRIMASK
 8003112:	613b      	str	r3, [r7, #16]
  return(result);
 8003114:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003116:	61fb      	str	r3, [r7, #28]
 8003118:	2301      	movs	r3, #1
 800311a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f383 8810 	msr	PRIMASK, r3
}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2180      	movs	r1, #128	; 0x80
 8003130:	04c9      	lsls	r1, r1, #19
 8003132:	430a      	orrs	r2, r1
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	f383 8810 	msr	PRIMASK, r3
}
 8003140:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003142:	1dbb      	adds	r3, r7, #6
 8003144:	881a      	ldrh	r2, [r3, #0]
 8003146:	68b9      	ldr	r1, [r7, #8]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	0018      	movs	r0, r3
 800314c:	f000 fb78 	bl	8003840 <UART_Start_Receive_DMA>
 8003150:	0003      	movs	r3, r0
 8003152:	e000      	b.n	8003156 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003154:	2302      	movs	r3, #2
  }
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b008      	add	sp, #32
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b082      	sub	sp, #8
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	46bd      	mov	sp, r7
 800316a:	b002      	add	sp, #8
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	46bd      	mov	sp, r7
 800317a:	b002      	add	sp, #8
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	46bd      	mov	sp, r7
 800318a:	b002      	add	sp, #8
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b082      	sub	sp, #8
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	000a      	movs	r2, r1
 8003198:	1cbb      	adds	r3, r7, #2
 800319a:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031ac:	231e      	movs	r3, #30
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	2200      	movs	r2, #0
 80031b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	431a      	orrs	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4aaf      	ldr	r2, [pc, #700]	; (8003490 <UART_SetConfig+0x2ec>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	0019      	movs	r1, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	430a      	orrs	r2, r1
 80031e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4aaa      	ldr	r2, [pc, #680]	; (8003494 <UART_SetConfig+0x2f0>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	0019      	movs	r1, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	4313      	orrs	r3, r2
 8003208:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4aa1      	ldr	r2, [pc, #644]	; (8003498 <UART_SetConfig+0x2f4>)
 8003212:	4013      	ands	r3, r2
 8003214:	0019      	movs	r1, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	430a      	orrs	r2, r1
 800321e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a9d      	ldr	r2, [pc, #628]	; (800349c <UART_SetConfig+0x2f8>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d127      	bne.n	800327a <UART_SetConfig+0xd6>
 800322a:	4b9d      	ldr	r3, [pc, #628]	; (80034a0 <UART_SetConfig+0x2fc>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	2203      	movs	r2, #3
 8003230:	4013      	ands	r3, r2
 8003232:	2b03      	cmp	r3, #3
 8003234:	d00d      	beq.n	8003252 <UART_SetConfig+0xae>
 8003236:	d81b      	bhi.n	8003270 <UART_SetConfig+0xcc>
 8003238:	2b02      	cmp	r3, #2
 800323a:	d014      	beq.n	8003266 <UART_SetConfig+0xc2>
 800323c:	d818      	bhi.n	8003270 <UART_SetConfig+0xcc>
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <UART_SetConfig+0xa4>
 8003242:	2b01      	cmp	r3, #1
 8003244:	d00a      	beq.n	800325c <UART_SetConfig+0xb8>
 8003246:	e013      	b.n	8003270 <UART_SetConfig+0xcc>
 8003248:	231f      	movs	r3, #31
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
 8003250:	e065      	b.n	800331e <UART_SetConfig+0x17a>
 8003252:	231f      	movs	r3, #31
 8003254:	18fb      	adds	r3, r7, r3
 8003256:	2202      	movs	r2, #2
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	e060      	b.n	800331e <UART_SetConfig+0x17a>
 800325c:	231f      	movs	r3, #31
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	2204      	movs	r2, #4
 8003262:	701a      	strb	r2, [r3, #0]
 8003264:	e05b      	b.n	800331e <UART_SetConfig+0x17a>
 8003266:	231f      	movs	r3, #31
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	2208      	movs	r2, #8
 800326c:	701a      	strb	r2, [r3, #0]
 800326e:	e056      	b.n	800331e <UART_SetConfig+0x17a>
 8003270:	231f      	movs	r3, #31
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	2210      	movs	r2, #16
 8003276:	701a      	strb	r2, [r3, #0]
 8003278:	e051      	b.n	800331e <UART_SetConfig+0x17a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a89      	ldr	r2, [pc, #548]	; (80034a4 <UART_SetConfig+0x300>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d134      	bne.n	80032ee <UART_SetConfig+0x14a>
 8003284:	4b86      	ldr	r3, [pc, #536]	; (80034a0 <UART_SetConfig+0x2fc>)
 8003286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003288:	23c0      	movs	r3, #192	; 0xc0
 800328a:	029b      	lsls	r3, r3, #10
 800328c:	4013      	ands	r3, r2
 800328e:	22c0      	movs	r2, #192	; 0xc0
 8003290:	0292      	lsls	r2, r2, #10
 8003292:	4293      	cmp	r3, r2
 8003294:	d017      	beq.n	80032c6 <UART_SetConfig+0x122>
 8003296:	22c0      	movs	r2, #192	; 0xc0
 8003298:	0292      	lsls	r2, r2, #10
 800329a:	4293      	cmp	r3, r2
 800329c:	d822      	bhi.n	80032e4 <UART_SetConfig+0x140>
 800329e:	2280      	movs	r2, #128	; 0x80
 80032a0:	0292      	lsls	r2, r2, #10
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d019      	beq.n	80032da <UART_SetConfig+0x136>
 80032a6:	2280      	movs	r2, #128	; 0x80
 80032a8:	0292      	lsls	r2, r2, #10
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d81a      	bhi.n	80032e4 <UART_SetConfig+0x140>
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <UART_SetConfig+0x118>
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	0252      	lsls	r2, r2, #9
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d00a      	beq.n	80032d0 <UART_SetConfig+0x12c>
 80032ba:	e013      	b.n	80032e4 <UART_SetConfig+0x140>
 80032bc:	231f      	movs	r3, #31
 80032be:	18fb      	adds	r3, r7, r3
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
 80032c4:	e02b      	b.n	800331e <UART_SetConfig+0x17a>
 80032c6:	231f      	movs	r3, #31
 80032c8:	18fb      	adds	r3, r7, r3
 80032ca:	2202      	movs	r2, #2
 80032cc:	701a      	strb	r2, [r3, #0]
 80032ce:	e026      	b.n	800331e <UART_SetConfig+0x17a>
 80032d0:	231f      	movs	r3, #31
 80032d2:	18fb      	adds	r3, r7, r3
 80032d4:	2204      	movs	r2, #4
 80032d6:	701a      	strb	r2, [r3, #0]
 80032d8:	e021      	b.n	800331e <UART_SetConfig+0x17a>
 80032da:	231f      	movs	r3, #31
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	2208      	movs	r2, #8
 80032e0:	701a      	strb	r2, [r3, #0]
 80032e2:	e01c      	b.n	800331e <UART_SetConfig+0x17a>
 80032e4:	231f      	movs	r3, #31
 80032e6:	18fb      	adds	r3, r7, r3
 80032e8:	2210      	movs	r2, #16
 80032ea:	701a      	strb	r2, [r3, #0]
 80032ec:	e017      	b.n	800331e <UART_SetConfig+0x17a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a6d      	ldr	r2, [pc, #436]	; (80034a8 <UART_SetConfig+0x304>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d104      	bne.n	8003302 <UART_SetConfig+0x15e>
 80032f8:	231f      	movs	r3, #31
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	2200      	movs	r2, #0
 80032fe:	701a      	strb	r2, [r3, #0]
 8003300:	e00d      	b.n	800331e <UART_SetConfig+0x17a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a69      	ldr	r2, [pc, #420]	; (80034ac <UART_SetConfig+0x308>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d104      	bne.n	8003316 <UART_SetConfig+0x172>
 800330c:	231f      	movs	r3, #31
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
 8003314:	e003      	b.n	800331e <UART_SetConfig+0x17a>
 8003316:	231f      	movs	r3, #31
 8003318:	18fb      	adds	r3, r7, r3
 800331a:	2210      	movs	r2, #16
 800331c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69da      	ldr	r2, [r3, #28]
 8003322:	2380      	movs	r3, #128	; 0x80
 8003324:	021b      	lsls	r3, r3, #8
 8003326:	429a      	cmp	r2, r3
 8003328:	d15c      	bne.n	80033e4 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 800332a:	231f      	movs	r3, #31
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d015      	beq.n	8003360 <UART_SetConfig+0x1bc>
 8003334:	dc18      	bgt.n	8003368 <UART_SetConfig+0x1c4>
 8003336:	2b04      	cmp	r3, #4
 8003338:	d00d      	beq.n	8003356 <UART_SetConfig+0x1b2>
 800333a:	dc15      	bgt.n	8003368 <UART_SetConfig+0x1c4>
 800333c:	2b00      	cmp	r3, #0
 800333e:	d002      	beq.n	8003346 <UART_SetConfig+0x1a2>
 8003340:	2b02      	cmp	r3, #2
 8003342:	d005      	beq.n	8003350 <UART_SetConfig+0x1ac>
 8003344:	e010      	b.n	8003368 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003346:	f7fe fe93 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
 800334a:	0003      	movs	r3, r0
 800334c:	61bb      	str	r3, [r7, #24]
        break;
 800334e:	e012      	b.n	8003376 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003350:	4b57      	ldr	r3, [pc, #348]	; (80034b0 <UART_SetConfig+0x30c>)
 8003352:	61bb      	str	r3, [r7, #24]
        break;
 8003354:	e00f      	b.n	8003376 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003356:	f7fe fe0f 	bl	8001f78 <HAL_RCC_GetSysClockFreq>
 800335a:	0003      	movs	r3, r0
 800335c:	61bb      	str	r3, [r7, #24]
        break;
 800335e:	e00a      	b.n	8003376 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003360:	2380      	movs	r3, #128	; 0x80
 8003362:	021b      	lsls	r3, r3, #8
 8003364:	61bb      	str	r3, [r7, #24]
        break;
 8003366:	e006      	b.n	8003376 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800336c:	231e      	movs	r3, #30
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	2201      	movs	r2, #1
 8003372:	701a      	strb	r2, [r3, #0]
        break;
 8003374:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d100      	bne.n	800337e <UART_SetConfig+0x1da>
 800337c:	e07a      	b.n	8003474 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	005a      	lsls	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	18d2      	adds	r2, r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	0019      	movs	r1, r3
 8003390:	0010      	movs	r0, r2
 8003392:	f7fc fec3 	bl	800011c <__udivsi3>
 8003396:	0003      	movs	r3, r0
 8003398:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	2b0f      	cmp	r3, #15
 800339e:	d91c      	bls.n	80033da <UART_SetConfig+0x236>
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	2380      	movs	r3, #128	; 0x80
 80033a4:	025b      	lsls	r3, r3, #9
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d217      	bcs.n	80033da <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	200e      	movs	r0, #14
 80033b0:	183b      	adds	r3, r7, r0
 80033b2:	210f      	movs	r1, #15
 80033b4:	438a      	bics	r2, r1
 80033b6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	085b      	lsrs	r3, r3, #1
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2207      	movs	r2, #7
 80033c0:	4013      	ands	r3, r2
 80033c2:	b299      	uxth	r1, r3
 80033c4:	183b      	adds	r3, r7, r0
 80033c6:	183a      	adds	r2, r7, r0
 80033c8:	8812      	ldrh	r2, [r2, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	183a      	adds	r2, r7, r0
 80033d4:	8812      	ldrh	r2, [r2, #0]
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	e04c      	b.n	8003474 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80033da:	231e      	movs	r3, #30
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e047      	b.n	8003474 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033e4:	231f      	movs	r3, #31
 80033e6:	18fb      	adds	r3, r7, r3
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b08      	cmp	r3, #8
 80033ec:	d015      	beq.n	800341a <UART_SetConfig+0x276>
 80033ee:	dc18      	bgt.n	8003422 <UART_SetConfig+0x27e>
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d00d      	beq.n	8003410 <UART_SetConfig+0x26c>
 80033f4:	dc15      	bgt.n	8003422 <UART_SetConfig+0x27e>
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d002      	beq.n	8003400 <UART_SetConfig+0x25c>
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d005      	beq.n	800340a <UART_SetConfig+0x266>
 80033fe:	e010      	b.n	8003422 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003400:	f7fe fe36 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
 8003404:	0003      	movs	r3, r0
 8003406:	61bb      	str	r3, [r7, #24]
        break;
 8003408:	e012      	b.n	8003430 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800340a:	4b29      	ldr	r3, [pc, #164]	; (80034b0 <UART_SetConfig+0x30c>)
 800340c:	61bb      	str	r3, [r7, #24]
        break;
 800340e:	e00f      	b.n	8003430 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003410:	f7fe fdb2 	bl	8001f78 <HAL_RCC_GetSysClockFreq>
 8003414:	0003      	movs	r3, r0
 8003416:	61bb      	str	r3, [r7, #24]
        break;
 8003418:	e00a      	b.n	8003430 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800341a:	2380      	movs	r3, #128	; 0x80
 800341c:	021b      	lsls	r3, r3, #8
 800341e:	61bb      	str	r3, [r7, #24]
        break;
 8003420:	e006      	b.n	8003430 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003426:	231e      	movs	r3, #30
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	2201      	movs	r2, #1
 800342c:	701a      	strb	r2, [r3, #0]
        break;
 800342e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d01e      	beq.n	8003474 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	085a      	lsrs	r2, r3, #1
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	18d2      	adds	r2, r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	0019      	movs	r1, r3
 8003446:	0010      	movs	r0, r2
 8003448:	f7fc fe68 	bl	800011c <__udivsi3>
 800344c:	0003      	movs	r3, r0
 800344e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	2b0f      	cmp	r3, #15
 8003454:	d90a      	bls.n	800346c <UART_SetConfig+0x2c8>
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	2380      	movs	r3, #128	; 0x80
 800345a:	025b      	lsls	r3, r3, #9
 800345c:	429a      	cmp	r2, r3
 800345e:	d205      	bcs.n	800346c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	b29a      	uxth	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	60da      	str	r2, [r3, #12]
 800346a:	e003      	b.n	8003474 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800346c:	231e      	movs	r3, #30
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	2201      	movs	r2, #1
 8003472:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003480:	231e      	movs	r3, #30
 8003482:	18fb      	adds	r3, r7, r3
 8003484:	781b      	ldrb	r3, [r3, #0]
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b008      	add	sp, #32
 800348c:	bd80      	pop	{r7, pc}
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	efff69f3 	.word	0xefff69f3
 8003494:	ffffcfff 	.word	0xffffcfff
 8003498:	fffff4ff 	.word	0xfffff4ff
 800349c:	40013800 	.word	0x40013800
 80034a0:	40021000 	.word	0x40021000
 80034a4:	40004400 	.word	0x40004400
 80034a8:	40004800 	.word	0x40004800
 80034ac:	40004c00 	.word	0x40004c00
 80034b0:	007a1200 	.word	0x007a1200

080034b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	2201      	movs	r2, #1
 80034c2:	4013      	ands	r3, r2
 80034c4:	d00b      	beq.n	80034de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	4a4a      	ldr	r2, [pc, #296]	; (80035f8 <UART_AdvFeatureConfig+0x144>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	0019      	movs	r1, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e2:	2202      	movs	r2, #2
 80034e4:	4013      	ands	r3, r2
 80034e6:	d00b      	beq.n	8003500 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4a43      	ldr	r2, [pc, #268]	; (80035fc <UART_AdvFeatureConfig+0x148>)
 80034f0:	4013      	ands	r3, r2
 80034f2:	0019      	movs	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	2204      	movs	r2, #4
 8003506:	4013      	ands	r3, r2
 8003508:	d00b      	beq.n	8003522 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	4a3b      	ldr	r2, [pc, #236]	; (8003600 <UART_AdvFeatureConfig+0x14c>)
 8003512:	4013      	ands	r3, r2
 8003514:	0019      	movs	r1, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003526:	2208      	movs	r2, #8
 8003528:	4013      	ands	r3, r2
 800352a:	d00b      	beq.n	8003544 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	4a34      	ldr	r2, [pc, #208]	; (8003604 <UART_AdvFeatureConfig+0x150>)
 8003534:	4013      	ands	r3, r2
 8003536:	0019      	movs	r1, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	2210      	movs	r2, #16
 800354a:	4013      	ands	r3, r2
 800354c:	d00b      	beq.n	8003566 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	4a2c      	ldr	r2, [pc, #176]	; (8003608 <UART_AdvFeatureConfig+0x154>)
 8003556:	4013      	ands	r3, r2
 8003558:	0019      	movs	r1, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	2220      	movs	r2, #32
 800356c:	4013      	ands	r3, r2
 800356e:	d00b      	beq.n	8003588 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	4a25      	ldr	r2, [pc, #148]	; (800360c <UART_AdvFeatureConfig+0x158>)
 8003578:	4013      	ands	r3, r2
 800357a:	0019      	movs	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	2240      	movs	r2, #64	; 0x40
 800358e:	4013      	ands	r3, r2
 8003590:	d01d      	beq.n	80035ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4a1d      	ldr	r2, [pc, #116]	; (8003610 <UART_AdvFeatureConfig+0x15c>)
 800359a:	4013      	ands	r3, r2
 800359c:	0019      	movs	r1, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	035b      	lsls	r3, r3, #13
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d10b      	bne.n	80035ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a15      	ldr	r2, [pc, #84]	; (8003614 <UART_AdvFeatureConfig+0x160>)
 80035be:	4013      	ands	r3, r2
 80035c0:	0019      	movs	r1, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2280      	movs	r2, #128	; 0x80
 80035d4:	4013      	ands	r3, r2
 80035d6:	d00b      	beq.n	80035f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	4a0e      	ldr	r2, [pc, #56]	; (8003618 <UART_AdvFeatureConfig+0x164>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	0019      	movs	r1, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	605a      	str	r2, [r3, #4]
  }
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b002      	add	sp, #8
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	fffdffff 	.word	0xfffdffff
 80035fc:	fffeffff 	.word	0xfffeffff
 8003600:	fffbffff 	.word	0xfffbffff
 8003604:	ffff7fff 	.word	0xffff7fff
 8003608:	ffffefff 	.word	0xffffefff
 800360c:	ffffdfff 	.word	0xffffdfff
 8003610:	ffefffff 	.word	0xffefffff
 8003614:	ff9fffff 	.word	0xff9fffff
 8003618:	fff7ffff 	.word	0xfff7ffff

0800361c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b092      	sub	sp, #72	; 0x48
 8003620:	af02      	add	r7, sp, #8
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2284      	movs	r2, #132	; 0x84
 8003628:	2100      	movs	r1, #0
 800362a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800362c:	f7fd fc0a 	bl	8000e44 <HAL_GetTick>
 8003630:	0003      	movs	r3, r0
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2208      	movs	r2, #8
 800363c:	4013      	ands	r3, r2
 800363e:	2b08      	cmp	r3, #8
 8003640:	d12c      	bne.n	800369c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003644:	2280      	movs	r2, #128	; 0x80
 8003646:	0391      	lsls	r1, r2, #14
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	4a46      	ldr	r2, [pc, #280]	; (8003764 <UART_CheckIdleState+0x148>)
 800364c:	9200      	str	r2, [sp, #0]
 800364e:	2200      	movs	r2, #0
 8003650:	f000 f88c 	bl	800376c <UART_WaitOnFlagUntilTimeout>
 8003654:	1e03      	subs	r3, r0, #0
 8003656:	d021      	beq.n	800369c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003658:	f3ef 8310 	mrs	r3, PRIMASK
 800365c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003660:	63bb      	str	r3, [r7, #56]	; 0x38
 8003662:	2301      	movs	r3, #1
 8003664:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003668:	f383 8810 	msr	PRIMASK, r3
}
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2180      	movs	r1, #128	; 0x80
 800367a:	438a      	bics	r2, r1
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003680:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003684:	f383 8810 	msr	PRIMASK, r3
}
 8003688:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2220      	movs	r2, #32
 800368e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2278      	movs	r2, #120	; 0x78
 8003694:	2100      	movs	r1, #0
 8003696:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e05f      	b.n	800375c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2204      	movs	r2, #4
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d146      	bne.n	8003738 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ac:	2280      	movs	r2, #128	; 0x80
 80036ae:	03d1      	lsls	r1, r2, #15
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	4a2c      	ldr	r2, [pc, #176]	; (8003764 <UART_CheckIdleState+0x148>)
 80036b4:	9200      	str	r2, [sp, #0]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f000 f858 	bl	800376c <UART_WaitOnFlagUntilTimeout>
 80036bc:	1e03      	subs	r3, r0, #0
 80036be:	d03b      	beq.n	8003738 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c0:	f3ef 8310 	mrs	r3, PRIMASK
 80036c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80036c6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036c8:	637b      	str	r3, [r7, #52]	; 0x34
 80036ca:	2301      	movs	r3, #1
 80036cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	f383 8810 	msr	PRIMASK, r3
}
 80036d4:	46c0      	nop			; (mov r8, r8)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4921      	ldr	r1, [pc, #132]	; (8003768 <UART_CheckIdleState+0x14c>)
 80036e2:	400a      	ands	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f383 8810 	msr	PRIMASK, r3
}
 80036f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f2:	f3ef 8310 	mrs	r3, PRIMASK
 80036f6:	61bb      	str	r3, [r7, #24]
  return(result);
 80036f8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fa:	633b      	str	r3, [r7, #48]	; 0x30
 80036fc:	2301      	movs	r3, #1
 80036fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f383 8810 	msr	PRIMASK, r3
}
 8003706:	46c0      	nop			; (mov r8, r8)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2101      	movs	r1, #1
 8003714:	438a      	bics	r2, r1
 8003716:	609a      	str	r2, [r3, #8]
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	f383 8810 	msr	PRIMASK, r3
}
 8003722:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2280      	movs	r2, #128	; 0x80
 8003728:	2120      	movs	r1, #32
 800372a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2278      	movs	r2, #120	; 0x78
 8003730:	2100      	movs	r1, #0
 8003732:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e011      	b.n	800375c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2280      	movs	r2, #128	; 0x80
 8003742:	2120      	movs	r1, #32
 8003744:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2278      	movs	r2, #120	; 0x78
 8003756:	2100      	movs	r1, #0
 8003758:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	0018      	movs	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	b010      	add	sp, #64	; 0x40
 8003762:	bd80      	pop	{r7, pc}
 8003764:	01ffffff 	.word	0x01ffffff
 8003768:	fffffedf 	.word	0xfffffedf

0800376c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800377c:	e04b      	b.n	8003816 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	3301      	adds	r3, #1
 8003782:	d048      	beq.n	8003816 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003784:	f7fd fb5e 	bl	8000e44 <HAL_GetTick>
 8003788:	0002      	movs	r2, r0
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	429a      	cmp	r2, r3
 8003792:	d302      	bcc.n	800379a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e04b      	b.n	8003836 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2204      	movs	r2, #4
 80037a6:	4013      	ands	r3, r2
 80037a8:	d035      	beq.n	8003816 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	69db      	ldr	r3, [r3, #28]
 80037b0:	2208      	movs	r2, #8
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d111      	bne.n	80037dc <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2208      	movs	r2, #8
 80037be:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	0018      	movs	r0, r3
 80037c4:	f000 f900 	bl	80039c8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2284      	movs	r2, #132	; 0x84
 80037cc:	2108      	movs	r1, #8
 80037ce:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2278      	movs	r2, #120	; 0x78
 80037d4:	2100      	movs	r1, #0
 80037d6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e02c      	b.n	8003836 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	69da      	ldr	r2, [r3, #28]
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	401a      	ands	r2, r3
 80037e8:	2380      	movs	r3, #128	; 0x80
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d112      	bne.n	8003816 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2280      	movs	r2, #128	; 0x80
 80037f6:	0112      	lsls	r2, r2, #4
 80037f8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	0018      	movs	r0, r3
 80037fe:	f000 f8e3 	bl	80039c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2284      	movs	r2, #132	; 0x84
 8003806:	2120      	movs	r1, #32
 8003808:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2278      	movs	r2, #120	; 0x78
 800380e:	2100      	movs	r1, #0
 8003810:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e00f      	b.n	8003836 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	4013      	ands	r3, r2
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	425a      	negs	r2, r3
 8003826:	4153      	adcs	r3, r2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	001a      	movs	r2, r3
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d0a4      	beq.n	800377e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	0018      	movs	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	b004      	add	sp, #16
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b090      	sub	sp, #64	; 0x40
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	1dbb      	adds	r3, r7, #6
 800384c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1dba      	adds	r2, r7, #6
 8003858:	2158      	movs	r1, #88	; 0x58
 800385a:	8812      	ldrh	r2, [r2, #0]
 800385c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2284      	movs	r2, #132	; 0x84
 8003862:	2100      	movs	r1, #0
 8003864:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2280      	movs	r2, #128	; 0x80
 800386a:	2122      	movs	r1, #34	; 0x22
 800386c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003872:	2b00      	cmp	r3, #0
 8003874:	d028      	beq.n	80038c8 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800387a:	4a3e      	ldr	r2, [pc, #248]	; (8003974 <UART_Start_Receive_DMA+0x134>)
 800387c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003882:	4a3d      	ldr	r2, [pc, #244]	; (8003978 <UART_Start_Receive_DMA+0x138>)
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800388a:	4a3c      	ldr	r2, [pc, #240]	; (800397c <UART_Start_Receive_DMA+0x13c>)
 800388c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003892:	2200      	movs	r2, #0
 8003894:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3324      	adds	r3, #36	; 0x24
 80038a0:	0019      	movs	r1, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a6:	001a      	movs	r2, r3
 80038a8:	1dbb      	adds	r3, r7, #6
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	f7fd fc1e 	bl	80010ec <HAL_DMA_Start_IT>
 80038b0:	1e03      	subs	r3, r0, #0
 80038b2:	d009      	beq.n	80038c8 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2284      	movs	r2, #132	; 0x84
 80038b8:	2110      	movs	r1, #16
 80038ba:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2280      	movs	r2, #128	; 0x80
 80038c0:	2120      	movs	r1, #32
 80038c2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e050      	b.n	800396a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d019      	beq.n	8003904 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038d0:	f3ef 8310 	mrs	r3, PRIMASK
 80038d4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80038d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038da:	2301      	movs	r3, #1
 80038dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e0:	f383 8810 	msr	PRIMASK, r3
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2180      	movs	r1, #128	; 0x80
 80038f2:	0049      	lsls	r1, r1, #1
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038fa:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fe:	f383 8810 	msr	PRIMASK, r3
}
 8003902:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003904:	f3ef 8310 	mrs	r3, PRIMASK
 8003908:	613b      	str	r3, [r7, #16]
  return(result);
 800390a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390c:	63bb      	str	r3, [r7, #56]	; 0x38
 800390e:	2301      	movs	r3, #1
 8003910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f383 8810 	msr	PRIMASK, r3
}
 8003918:	46c0      	nop			; (mov r8, r8)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2101      	movs	r1, #1
 8003926:	430a      	orrs	r2, r1
 8003928:	609a      	str	r2, [r3, #8]
 800392a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f383 8810 	msr	PRIMASK, r3
}
 8003934:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003936:	f3ef 8310 	mrs	r3, PRIMASK
 800393a:	61fb      	str	r3, [r7, #28]
  return(result);
 800393c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800393e:	637b      	str	r3, [r7, #52]	; 0x34
 8003940:	2301      	movs	r3, #1
 8003942:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	f383 8810 	msr	PRIMASK, r3
}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689a      	ldr	r2, [r3, #8]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2140      	movs	r1, #64	; 0x40
 8003958:	430a      	orrs	r2, r1
 800395a:	609a      	str	r2, [r3, #8]
 800395c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800395e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	f383 8810 	msr	PRIMASK, r3
}
 8003966:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	0018      	movs	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	b010      	add	sp, #64	; 0x40
 8003970:	bd80      	pop	{r7, pc}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	08003a91 	.word	0x08003a91
 8003978:	08003bbd 	.word	0x08003bbd
 800397c:	08003bff 	.word	0x08003bff

08003980 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003988:	f3ef 8310 	mrs	r3, PRIMASK
 800398c:	60bb      	str	r3, [r7, #8]
  return(result);
 800398e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	2301      	movs	r3, #1
 8003994:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f383 8810 	msr	PRIMASK, r3
}
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	21c0      	movs	r1, #192	; 0xc0
 80039aa:	438a      	bics	r2, r1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80039c0:	46c0      	nop			; (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b006      	add	sp, #24
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08e      	sub	sp, #56	; 0x38
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039d0:	f3ef 8310 	mrs	r3, PRIMASK
 80039d4:	617b      	str	r3, [r7, #20]
  return(result);
 80039d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039d8:	637b      	str	r3, [r7, #52]	; 0x34
 80039da:	2301      	movs	r3, #1
 80039dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	f383 8810 	msr	PRIMASK, r3
}
 80039e4:	46c0      	nop			; (mov r8, r8)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4926      	ldr	r1, [pc, #152]	; (8003a8c <UART_EndRxTransfer+0xc4>)
 80039f2:	400a      	ands	r2, r1
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	f383 8810 	msr	PRIMASK, r3
}
 8003a00:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a02:	f3ef 8310 	mrs	r3, PRIMASK
 8003a06:	623b      	str	r3, [r7, #32]
  return(result);
 8003a08:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a0a:	633b      	str	r3, [r7, #48]	; 0x30
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	f383 8810 	msr	PRIMASK, r3
}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2101      	movs	r1, #1
 8003a24:	438a      	bics	r2, r1
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a2e:	f383 8810 	msr	PRIMASK, r3
}
 8003a32:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d118      	bne.n	8003a6e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a40:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a42:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a46:	2301      	movs	r3, #1
 8003a48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f383 8810 	msr	PRIMASK, r3
}
 8003a50:	46c0      	nop			; (mov r8, r8)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2110      	movs	r1, #16
 8003a5e:	438a      	bics	r2, r1
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	f383 8810 	msr	PRIMASK, r3
}
 8003a6c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2280      	movs	r2, #128	; 0x80
 8003a72:	2120      	movs	r1, #32
 8003a74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003a82:	46c0      	nop			; (mov r8, r8)
 8003a84:	46bd      	mov	sp, r7
 8003a86:	b00e      	add	sp, #56	; 0x38
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	fffffedf 	.word	0xfffffedf

08003a90 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b094      	sub	sp, #80	; 0x50
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d06f      	beq.n	8003b86 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8003aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aa8:	225a      	movs	r2, #90	; 0x5a
 8003aaa:	2100      	movs	r1, #0
 8003aac:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aae:	f3ef 8310 	mrs	r3, PRIMASK
 8003ab2:	61bb      	str	r3, [r7, #24]
  return(result);
 8003ab4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ab8:	2301      	movs	r3, #1
 8003aba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f383 8810 	msr	PRIMASK, r3
}
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	493a      	ldr	r1, [pc, #232]	; (8003bb8 <UART_DMAReceiveCplt+0x128>)
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ad6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	f383 8810 	msr	PRIMASK, r3
}
 8003ade:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae8:	647b      	str	r3, [r7, #68]	; 0x44
 8003aea:	2301      	movs	r3, #1
 8003aec:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2101      	movs	r1, #1
 8003b02:	438a      	bics	r2, r1
 8003b04:	609a      	str	r2, [r3, #8]
 8003b06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b12:	f3ef 8310 	mrs	r3, PRIMASK
 8003b16:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b22:	f383 8810 	msr	PRIMASK, r3
}
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2140      	movs	r1, #64	; 0x40
 8003b34:	438a      	bics	r2, r1
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b3e:	f383 8810 	msr	PRIMASK, r3
}
 8003b42:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b46:	2280      	movs	r2, #128	; 0x80
 8003b48:	2120      	movs	r1, #32
 8003b4a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d118      	bne.n	8003b86 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b54:	f3ef 8310 	mrs	r3, PRIMASK
 8003b58:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b5e:	2301      	movs	r3, #1
 8003b60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f383 8810 	msr	PRIMASK, r3
}
 8003b68:	46c0      	nop			; (mov r8, r8)
 8003b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2110      	movs	r1, #16
 8003b76:	438a      	bics	r2, r1
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f383 8810 	msr	PRIMASK, r3
}
 8003b84:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b88:	2200      	movs	r2, #0
 8003b8a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d108      	bne.n	8003ba6 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b96:	2258      	movs	r2, #88	; 0x58
 8003b98:	5a9a      	ldrh	r2, [r3, r2]
 8003b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b9c:	0011      	movs	r1, r2
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f7ff faf5 	bl	800318e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003ba4:	e003      	b.n	8003bae <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f7ff fad8 	bl	800315e <HAL_UART_RxCpltCallback>
}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b014      	add	sp, #80	; 0x50
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	fffffeff 	.word	0xfffffeff

08003bbc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d10a      	bne.n	8003bee <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2258      	movs	r2, #88	; 0x58
 8003bdc:	5a9b      	ldrh	r3, [r3, r2]
 8003bde:	085b      	lsrs	r3, r3, #1
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	0011      	movs	r1, r2
 8003be6:	0018      	movs	r0, r3
 8003be8:	f7ff fad1 	bl	800318e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003bec:	e003      	b.n	8003bf6 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7ff fabc 	bl	800316e <HAL_UART_RxHalfCpltCallback>
}
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	b004      	add	sp, #16
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b086      	sub	sp, #24
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c10:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2280      	movs	r2, #128	; 0x80
 8003c16:	589b      	ldr	r3, [r3, r2]
 8003c18:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2280      	movs	r2, #128	; 0x80
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b80      	cmp	r3, #128	; 0x80
 8003c26:	d10a      	bne.n	8003c3e <UART_DMAError+0x40>
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	2b21      	cmp	r3, #33	; 0x21
 8003c2c:	d107      	bne.n	8003c3e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2252      	movs	r2, #82	; 0x52
 8003c32:	2100      	movs	r1, #0
 8003c34:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	0018      	movs	r0, r3
 8003c3a:	f7ff fea1 	bl	8003980 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2240      	movs	r2, #64	; 0x40
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b40      	cmp	r3, #64	; 0x40
 8003c4a:	d10a      	bne.n	8003c62 <UART_DMAError+0x64>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b22      	cmp	r3, #34	; 0x22
 8003c50:	d107      	bne.n	8003c62 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	225a      	movs	r2, #90	; 0x5a
 8003c56:	2100      	movs	r1, #0
 8003c58:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f7ff feb3 	bl	80039c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2284      	movs	r2, #132	; 0x84
 8003c66:	589b      	ldr	r3, [r3, r2]
 8003c68:	2210      	movs	r2, #16
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2184      	movs	r1, #132	; 0x84
 8003c70:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fa82 	bl	800317e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b006      	add	sp, #24
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <siprintf>:
 8003c84:	b40e      	push	{r1, r2, r3}
 8003c86:	b500      	push	{lr}
 8003c88:	490b      	ldr	r1, [pc, #44]	; (8003cb8 <siprintf+0x34>)
 8003c8a:	b09c      	sub	sp, #112	; 0x70
 8003c8c:	ab1d      	add	r3, sp, #116	; 0x74
 8003c8e:	9002      	str	r0, [sp, #8]
 8003c90:	9006      	str	r0, [sp, #24]
 8003c92:	9107      	str	r1, [sp, #28]
 8003c94:	9104      	str	r1, [sp, #16]
 8003c96:	4809      	ldr	r0, [pc, #36]	; (8003cbc <siprintf+0x38>)
 8003c98:	4909      	ldr	r1, [pc, #36]	; (8003cc0 <siprintf+0x3c>)
 8003c9a:	cb04      	ldmia	r3!, {r2}
 8003c9c:	9105      	str	r1, [sp, #20]
 8003c9e:	6800      	ldr	r0, [r0, #0]
 8003ca0:	a902      	add	r1, sp, #8
 8003ca2:	9301      	str	r3, [sp, #4]
 8003ca4:	f000 f9a2 	bl	8003fec <_svfiprintf_r>
 8003ca8:	2200      	movs	r2, #0
 8003caa:	9b02      	ldr	r3, [sp, #8]
 8003cac:	701a      	strb	r2, [r3, #0]
 8003cae:	b01c      	add	sp, #112	; 0x70
 8003cb0:	bc08      	pop	{r3}
 8003cb2:	b003      	add	sp, #12
 8003cb4:	4718      	bx	r3
 8003cb6:	46c0      	nop			; (mov r8, r8)
 8003cb8:	7fffffff 	.word	0x7fffffff
 8003cbc:	20000058 	.word	0x20000058
 8003cc0:	ffff0208 	.word	0xffff0208

08003cc4 <memset>:
 8003cc4:	0003      	movs	r3, r0
 8003cc6:	1882      	adds	r2, r0, r2
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d100      	bne.n	8003cce <memset+0xa>
 8003ccc:	4770      	bx	lr
 8003cce:	7019      	strb	r1, [r3, #0]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	e7f9      	b.n	8003cc8 <memset+0x4>

08003cd4 <__errno>:
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <__errno+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	4770      	bx	lr
 8003cda:	46c0      	nop			; (mov r8, r8)
 8003cdc:	20000058 	.word	0x20000058

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	2600      	movs	r6, #0
 8003ce4:	4c0c      	ldr	r4, [pc, #48]	; (8003d18 <__libc_init_array+0x38>)
 8003ce6:	4d0d      	ldr	r5, [pc, #52]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce8:	1b64      	subs	r4, r4, r5
 8003cea:	10a4      	asrs	r4, r4, #2
 8003cec:	42a6      	cmp	r6, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	2600      	movs	r6, #0
 8003cf2:	f000 fc6d 	bl	80045d0 <_init>
 8003cf6:	4c0a      	ldr	r4, [pc, #40]	; (8003d20 <__libc_init_array+0x40>)
 8003cf8:	4d0a      	ldr	r5, [pc, #40]	; (8003d24 <__libc_init_array+0x44>)
 8003cfa:	1b64      	subs	r4, r4, r5
 8003cfc:	10a4      	asrs	r4, r4, #2
 8003cfe:	42a6      	cmp	r6, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	00b3      	lsls	r3, r6, #2
 8003d06:	58eb      	ldr	r3, [r5, r3]
 8003d08:	4798      	blx	r3
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	00b3      	lsls	r3, r6, #2
 8003d10:	58eb      	ldr	r3, [r5, r3]
 8003d12:	4798      	blx	r3
 8003d14:	3601      	adds	r6, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	0800465c 	.word	0x0800465c
 8003d1c:	0800465c 	.word	0x0800465c
 8003d20:	08004660 	.word	0x08004660
 8003d24:	0800465c 	.word	0x0800465c

08003d28 <__retarget_lock_acquire_recursive>:
 8003d28:	4770      	bx	lr

08003d2a <__retarget_lock_release_recursive>:
 8003d2a:	4770      	bx	lr

08003d2c <_free_r>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	0005      	movs	r5, r0
 8003d30:	2900      	cmp	r1, #0
 8003d32:	d010      	beq.n	8003d56 <_free_r+0x2a>
 8003d34:	1f0c      	subs	r4, r1, #4
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	da00      	bge.n	8003d3e <_free_r+0x12>
 8003d3c:	18e4      	adds	r4, r4, r3
 8003d3e:	0028      	movs	r0, r5
 8003d40:	f000 f8e2 	bl	8003f08 <__malloc_lock>
 8003d44:	4a1d      	ldr	r2, [pc, #116]	; (8003dbc <_free_r+0x90>)
 8003d46:	6813      	ldr	r3, [r2, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d105      	bne.n	8003d58 <_free_r+0x2c>
 8003d4c:	6063      	str	r3, [r4, #4]
 8003d4e:	6014      	str	r4, [r2, #0]
 8003d50:	0028      	movs	r0, r5
 8003d52:	f000 f8e1 	bl	8003f18 <__malloc_unlock>
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	42a3      	cmp	r3, r4
 8003d5a:	d908      	bls.n	8003d6e <_free_r+0x42>
 8003d5c:	6820      	ldr	r0, [r4, #0]
 8003d5e:	1821      	adds	r1, r4, r0
 8003d60:	428b      	cmp	r3, r1
 8003d62:	d1f3      	bne.n	8003d4c <_free_r+0x20>
 8003d64:	6819      	ldr	r1, [r3, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	1809      	adds	r1, r1, r0
 8003d6a:	6021      	str	r1, [r4, #0]
 8003d6c:	e7ee      	b.n	8003d4c <_free_r+0x20>
 8003d6e:	001a      	movs	r2, r3
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <_free_r+0x4e>
 8003d76:	42a3      	cmp	r3, r4
 8003d78:	d9f9      	bls.n	8003d6e <_free_r+0x42>
 8003d7a:	6811      	ldr	r1, [r2, #0]
 8003d7c:	1850      	adds	r0, r2, r1
 8003d7e:	42a0      	cmp	r0, r4
 8003d80:	d10b      	bne.n	8003d9a <_free_r+0x6e>
 8003d82:	6820      	ldr	r0, [r4, #0]
 8003d84:	1809      	adds	r1, r1, r0
 8003d86:	1850      	adds	r0, r2, r1
 8003d88:	6011      	str	r1, [r2, #0]
 8003d8a:	4283      	cmp	r3, r0
 8003d8c:	d1e0      	bne.n	8003d50 <_free_r+0x24>
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	1841      	adds	r1, r0, r1
 8003d94:	6011      	str	r1, [r2, #0]
 8003d96:	6053      	str	r3, [r2, #4]
 8003d98:	e7da      	b.n	8003d50 <_free_r+0x24>
 8003d9a:	42a0      	cmp	r0, r4
 8003d9c:	d902      	bls.n	8003da4 <_free_r+0x78>
 8003d9e:	230c      	movs	r3, #12
 8003da0:	602b      	str	r3, [r5, #0]
 8003da2:	e7d5      	b.n	8003d50 <_free_r+0x24>
 8003da4:	6820      	ldr	r0, [r4, #0]
 8003da6:	1821      	adds	r1, r4, r0
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d103      	bne.n	8003db4 <_free_r+0x88>
 8003dac:	6819      	ldr	r1, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	1809      	adds	r1, r1, r0
 8003db2:	6021      	str	r1, [r4, #0]
 8003db4:	6063      	str	r3, [r4, #4]
 8003db6:	6054      	str	r4, [r2, #4]
 8003db8:	e7ca      	b.n	8003d50 <_free_r+0x24>
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	20000340 	.word	0x20000340

08003dc0 <sbrk_aligned>:
 8003dc0:	b570      	push	{r4, r5, r6, lr}
 8003dc2:	4e0f      	ldr	r6, [pc, #60]	; (8003e00 <sbrk_aligned+0x40>)
 8003dc4:	000d      	movs	r5, r1
 8003dc6:	6831      	ldr	r1, [r6, #0]
 8003dc8:	0004      	movs	r4, r0
 8003dca:	2900      	cmp	r1, #0
 8003dcc:	d102      	bne.n	8003dd4 <sbrk_aligned+0x14>
 8003dce:	f000 fba1 	bl	8004514 <_sbrk_r>
 8003dd2:	6030      	str	r0, [r6, #0]
 8003dd4:	0029      	movs	r1, r5
 8003dd6:	0020      	movs	r0, r4
 8003dd8:	f000 fb9c 	bl	8004514 <_sbrk_r>
 8003ddc:	1c43      	adds	r3, r0, #1
 8003dde:	d00a      	beq.n	8003df6 <sbrk_aligned+0x36>
 8003de0:	2303      	movs	r3, #3
 8003de2:	1cc5      	adds	r5, r0, #3
 8003de4:	439d      	bics	r5, r3
 8003de6:	42a8      	cmp	r0, r5
 8003de8:	d007      	beq.n	8003dfa <sbrk_aligned+0x3a>
 8003dea:	1a29      	subs	r1, r5, r0
 8003dec:	0020      	movs	r0, r4
 8003dee:	f000 fb91 	bl	8004514 <_sbrk_r>
 8003df2:	3001      	adds	r0, #1
 8003df4:	d101      	bne.n	8003dfa <sbrk_aligned+0x3a>
 8003df6:	2501      	movs	r5, #1
 8003df8:	426d      	negs	r5, r5
 8003dfa:	0028      	movs	r0, r5
 8003dfc:	bd70      	pop	{r4, r5, r6, pc}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	20000344 	.word	0x20000344

08003e04 <_malloc_r>:
 8003e04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e06:	2203      	movs	r2, #3
 8003e08:	1ccb      	adds	r3, r1, #3
 8003e0a:	4393      	bics	r3, r2
 8003e0c:	3308      	adds	r3, #8
 8003e0e:	0006      	movs	r6, r0
 8003e10:	001f      	movs	r7, r3
 8003e12:	2b0c      	cmp	r3, #12
 8003e14:	d238      	bcs.n	8003e88 <_malloc_r+0x84>
 8003e16:	270c      	movs	r7, #12
 8003e18:	42b9      	cmp	r1, r7
 8003e1a:	d837      	bhi.n	8003e8c <_malloc_r+0x88>
 8003e1c:	0030      	movs	r0, r6
 8003e1e:	f000 f873 	bl	8003f08 <__malloc_lock>
 8003e22:	4b38      	ldr	r3, [pc, #224]	; (8003f04 <_malloc_r+0x100>)
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	001c      	movs	r4, r3
 8003e2a:	2c00      	cmp	r4, #0
 8003e2c:	d133      	bne.n	8003e96 <_malloc_r+0x92>
 8003e2e:	0039      	movs	r1, r7
 8003e30:	0030      	movs	r0, r6
 8003e32:	f7ff ffc5 	bl	8003dc0 <sbrk_aligned>
 8003e36:	0004      	movs	r4, r0
 8003e38:	1c43      	adds	r3, r0, #1
 8003e3a:	d15e      	bne.n	8003efa <_malloc_r+0xf6>
 8003e3c:	9b00      	ldr	r3, [sp, #0]
 8003e3e:	681c      	ldr	r4, [r3, #0]
 8003e40:	0025      	movs	r5, r4
 8003e42:	2d00      	cmp	r5, #0
 8003e44:	d14e      	bne.n	8003ee4 <_malloc_r+0xe0>
 8003e46:	2c00      	cmp	r4, #0
 8003e48:	d051      	beq.n	8003eee <_malloc_r+0xea>
 8003e4a:	6823      	ldr	r3, [r4, #0]
 8003e4c:	0029      	movs	r1, r5
 8003e4e:	18e3      	adds	r3, r4, r3
 8003e50:	0030      	movs	r0, r6
 8003e52:	9301      	str	r3, [sp, #4]
 8003e54:	f000 fb5e 	bl	8004514 <_sbrk_r>
 8003e58:	9b01      	ldr	r3, [sp, #4]
 8003e5a:	4283      	cmp	r3, r0
 8003e5c:	d147      	bne.n	8003eee <_malloc_r+0xea>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	0030      	movs	r0, r6
 8003e62:	1aff      	subs	r7, r7, r3
 8003e64:	0039      	movs	r1, r7
 8003e66:	f7ff ffab 	bl	8003dc0 <sbrk_aligned>
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	d03f      	beq.n	8003eee <_malloc_r+0xea>
 8003e6e:	6823      	ldr	r3, [r4, #0]
 8003e70:	19db      	adds	r3, r3, r7
 8003e72:	6023      	str	r3, [r4, #0]
 8003e74:	9b00      	ldr	r3, [sp, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d040      	beq.n	8003efe <_malloc_r+0xfa>
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	42a2      	cmp	r2, r4
 8003e80:	d133      	bne.n	8003eea <_malloc_r+0xe6>
 8003e82:	2200      	movs	r2, #0
 8003e84:	605a      	str	r2, [r3, #4]
 8003e86:	e014      	b.n	8003eb2 <_malloc_r+0xae>
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	dac5      	bge.n	8003e18 <_malloc_r+0x14>
 8003e8c:	230c      	movs	r3, #12
 8003e8e:	2500      	movs	r5, #0
 8003e90:	6033      	str	r3, [r6, #0]
 8003e92:	0028      	movs	r0, r5
 8003e94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e96:	6821      	ldr	r1, [r4, #0]
 8003e98:	1bc9      	subs	r1, r1, r7
 8003e9a:	d420      	bmi.n	8003ede <_malloc_r+0xda>
 8003e9c:	290b      	cmp	r1, #11
 8003e9e:	d918      	bls.n	8003ed2 <_malloc_r+0xce>
 8003ea0:	19e2      	adds	r2, r4, r7
 8003ea2:	6027      	str	r7, [r4, #0]
 8003ea4:	42a3      	cmp	r3, r4
 8003ea6:	d112      	bne.n	8003ece <_malloc_r+0xca>
 8003ea8:	9b00      	ldr	r3, [sp, #0]
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	6863      	ldr	r3, [r4, #4]
 8003eae:	6011      	str	r1, [r2, #0]
 8003eb0:	6053      	str	r3, [r2, #4]
 8003eb2:	0030      	movs	r0, r6
 8003eb4:	0025      	movs	r5, r4
 8003eb6:	f000 f82f 	bl	8003f18 <__malloc_unlock>
 8003eba:	2207      	movs	r2, #7
 8003ebc:	350b      	adds	r5, #11
 8003ebe:	1d23      	adds	r3, r4, #4
 8003ec0:	4395      	bics	r5, r2
 8003ec2:	1aea      	subs	r2, r5, r3
 8003ec4:	429d      	cmp	r5, r3
 8003ec6:	d0e4      	beq.n	8003e92 <_malloc_r+0x8e>
 8003ec8:	1b5b      	subs	r3, r3, r5
 8003eca:	50a3      	str	r3, [r4, r2]
 8003ecc:	e7e1      	b.n	8003e92 <_malloc_r+0x8e>
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	e7ec      	b.n	8003eac <_malloc_r+0xa8>
 8003ed2:	6862      	ldr	r2, [r4, #4]
 8003ed4:	42a3      	cmp	r3, r4
 8003ed6:	d1d5      	bne.n	8003e84 <_malloc_r+0x80>
 8003ed8:	9b00      	ldr	r3, [sp, #0]
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	e7e9      	b.n	8003eb2 <_malloc_r+0xae>
 8003ede:	0023      	movs	r3, r4
 8003ee0:	6864      	ldr	r4, [r4, #4]
 8003ee2:	e7a2      	b.n	8003e2a <_malloc_r+0x26>
 8003ee4:	002c      	movs	r4, r5
 8003ee6:	686d      	ldr	r5, [r5, #4]
 8003ee8:	e7ab      	b.n	8003e42 <_malloc_r+0x3e>
 8003eea:	0013      	movs	r3, r2
 8003eec:	e7c4      	b.n	8003e78 <_malloc_r+0x74>
 8003eee:	230c      	movs	r3, #12
 8003ef0:	0030      	movs	r0, r6
 8003ef2:	6033      	str	r3, [r6, #0]
 8003ef4:	f000 f810 	bl	8003f18 <__malloc_unlock>
 8003ef8:	e7cb      	b.n	8003e92 <_malloc_r+0x8e>
 8003efa:	6027      	str	r7, [r4, #0]
 8003efc:	e7d9      	b.n	8003eb2 <_malloc_r+0xae>
 8003efe:	605b      	str	r3, [r3, #4]
 8003f00:	deff      	udf	#255	; 0xff
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	20000340 	.word	0x20000340

08003f08 <__malloc_lock>:
 8003f08:	b510      	push	{r4, lr}
 8003f0a:	4802      	ldr	r0, [pc, #8]	; (8003f14 <__malloc_lock+0xc>)
 8003f0c:	f7ff ff0c 	bl	8003d28 <__retarget_lock_acquire_recursive>
 8003f10:	bd10      	pop	{r4, pc}
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	2000033c 	.word	0x2000033c

08003f18 <__malloc_unlock>:
 8003f18:	b510      	push	{r4, lr}
 8003f1a:	4802      	ldr	r0, [pc, #8]	; (8003f24 <__malloc_unlock+0xc>)
 8003f1c:	f7ff ff05 	bl	8003d2a <__retarget_lock_release_recursive>
 8003f20:	bd10      	pop	{r4, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	2000033c 	.word	0x2000033c

08003f28 <__ssputs_r>:
 8003f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	9301      	str	r3, [sp, #4]
 8003f2e:	9203      	str	r2, [sp, #12]
 8003f30:	688e      	ldr	r6, [r1, #8]
 8003f32:	9a01      	ldr	r2, [sp, #4]
 8003f34:	0007      	movs	r7, r0
 8003f36:	000c      	movs	r4, r1
 8003f38:	680b      	ldr	r3, [r1, #0]
 8003f3a:	4296      	cmp	r6, r2
 8003f3c:	d831      	bhi.n	8003fa2 <__ssputs_r+0x7a>
 8003f3e:	898a      	ldrh	r2, [r1, #12]
 8003f40:	2190      	movs	r1, #144	; 0x90
 8003f42:	00c9      	lsls	r1, r1, #3
 8003f44:	420a      	tst	r2, r1
 8003f46:	d029      	beq.n	8003f9c <__ssputs_r+0x74>
 8003f48:	2003      	movs	r0, #3
 8003f4a:	6921      	ldr	r1, [r4, #16]
 8003f4c:	1a5b      	subs	r3, r3, r1
 8003f4e:	9302      	str	r3, [sp, #8]
 8003f50:	6963      	ldr	r3, [r4, #20]
 8003f52:	4343      	muls	r3, r0
 8003f54:	0fdd      	lsrs	r5, r3, #31
 8003f56:	18ed      	adds	r5, r5, r3
 8003f58:	9b01      	ldr	r3, [sp, #4]
 8003f5a:	9802      	ldr	r0, [sp, #8]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	181b      	adds	r3, r3, r0
 8003f60:	106d      	asrs	r5, r5, #1
 8003f62:	42ab      	cmp	r3, r5
 8003f64:	d900      	bls.n	8003f68 <__ssputs_r+0x40>
 8003f66:	001d      	movs	r5, r3
 8003f68:	0552      	lsls	r2, r2, #21
 8003f6a:	d529      	bpl.n	8003fc0 <__ssputs_r+0x98>
 8003f6c:	0029      	movs	r1, r5
 8003f6e:	0038      	movs	r0, r7
 8003f70:	f7ff ff48 	bl	8003e04 <_malloc_r>
 8003f74:	1e06      	subs	r6, r0, #0
 8003f76:	d02d      	beq.n	8003fd4 <__ssputs_r+0xac>
 8003f78:	9a02      	ldr	r2, [sp, #8]
 8003f7a:	6921      	ldr	r1, [r4, #16]
 8003f7c:	f000 fae7 	bl	800454e <memcpy>
 8003f80:	89a2      	ldrh	r2, [r4, #12]
 8003f82:	4b19      	ldr	r3, [pc, #100]	; (8003fe8 <__ssputs_r+0xc0>)
 8003f84:	401a      	ands	r2, r3
 8003f86:	2380      	movs	r3, #128	; 0x80
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	81a3      	strh	r3, [r4, #12]
 8003f8c:	9b02      	ldr	r3, [sp, #8]
 8003f8e:	6126      	str	r6, [r4, #16]
 8003f90:	18f6      	adds	r6, r6, r3
 8003f92:	6026      	str	r6, [r4, #0]
 8003f94:	6165      	str	r5, [r4, #20]
 8003f96:	9e01      	ldr	r6, [sp, #4]
 8003f98:	1aed      	subs	r5, r5, r3
 8003f9a:	60a5      	str	r5, [r4, #8]
 8003f9c:	9b01      	ldr	r3, [sp, #4]
 8003f9e:	429e      	cmp	r6, r3
 8003fa0:	d900      	bls.n	8003fa4 <__ssputs_r+0x7c>
 8003fa2:	9e01      	ldr	r6, [sp, #4]
 8003fa4:	0032      	movs	r2, r6
 8003fa6:	9903      	ldr	r1, [sp, #12]
 8003fa8:	6820      	ldr	r0, [r4, #0]
 8003faa:	f000 fa9f 	bl	80044ec <memmove>
 8003fae:	2000      	movs	r0, #0
 8003fb0:	68a3      	ldr	r3, [r4, #8]
 8003fb2:	1b9b      	subs	r3, r3, r6
 8003fb4:	60a3      	str	r3, [r4, #8]
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	199b      	adds	r3, r3, r6
 8003fba:	6023      	str	r3, [r4, #0]
 8003fbc:	b005      	add	sp, #20
 8003fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fc0:	002a      	movs	r2, r5
 8003fc2:	0038      	movs	r0, r7
 8003fc4:	f000 facc 	bl	8004560 <_realloc_r>
 8003fc8:	1e06      	subs	r6, r0, #0
 8003fca:	d1df      	bne.n	8003f8c <__ssputs_r+0x64>
 8003fcc:	0038      	movs	r0, r7
 8003fce:	6921      	ldr	r1, [r4, #16]
 8003fd0:	f7ff feac 	bl	8003d2c <_free_r>
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	2001      	movs	r0, #1
 8003fd8:	603b      	str	r3, [r7, #0]
 8003fda:	89a2      	ldrh	r2, [r4, #12]
 8003fdc:	3334      	adds	r3, #52	; 0x34
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	81a3      	strh	r3, [r4, #12]
 8003fe2:	4240      	negs	r0, r0
 8003fe4:	e7ea      	b.n	8003fbc <__ssputs_r+0x94>
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	fffffb7f 	.word	0xfffffb7f

08003fec <_svfiprintf_r>:
 8003fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fee:	b0a1      	sub	sp, #132	; 0x84
 8003ff0:	9003      	str	r0, [sp, #12]
 8003ff2:	001d      	movs	r5, r3
 8003ff4:	898b      	ldrh	r3, [r1, #12]
 8003ff6:	000f      	movs	r7, r1
 8003ff8:	0016      	movs	r6, r2
 8003ffa:	061b      	lsls	r3, r3, #24
 8003ffc:	d511      	bpl.n	8004022 <_svfiprintf_r+0x36>
 8003ffe:	690b      	ldr	r3, [r1, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10e      	bne.n	8004022 <_svfiprintf_r+0x36>
 8004004:	2140      	movs	r1, #64	; 0x40
 8004006:	f7ff fefd 	bl	8003e04 <_malloc_r>
 800400a:	6038      	str	r0, [r7, #0]
 800400c:	6138      	str	r0, [r7, #16]
 800400e:	2800      	cmp	r0, #0
 8004010:	d105      	bne.n	800401e <_svfiprintf_r+0x32>
 8004012:	230c      	movs	r3, #12
 8004014:	9a03      	ldr	r2, [sp, #12]
 8004016:	3801      	subs	r0, #1
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	b021      	add	sp, #132	; 0x84
 800401c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800401e:	2340      	movs	r3, #64	; 0x40
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	2300      	movs	r3, #0
 8004024:	ac08      	add	r4, sp, #32
 8004026:	6163      	str	r3, [r4, #20]
 8004028:	3320      	adds	r3, #32
 800402a:	7663      	strb	r3, [r4, #25]
 800402c:	3310      	adds	r3, #16
 800402e:	76a3      	strb	r3, [r4, #26]
 8004030:	9507      	str	r5, [sp, #28]
 8004032:	0035      	movs	r5, r6
 8004034:	782b      	ldrb	r3, [r5, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d001      	beq.n	800403e <_svfiprintf_r+0x52>
 800403a:	2b25      	cmp	r3, #37	; 0x25
 800403c:	d148      	bne.n	80040d0 <_svfiprintf_r+0xe4>
 800403e:	1bab      	subs	r3, r5, r6
 8004040:	9305      	str	r3, [sp, #20]
 8004042:	42b5      	cmp	r5, r6
 8004044:	d00b      	beq.n	800405e <_svfiprintf_r+0x72>
 8004046:	0032      	movs	r2, r6
 8004048:	0039      	movs	r1, r7
 800404a:	9803      	ldr	r0, [sp, #12]
 800404c:	f7ff ff6c 	bl	8003f28 <__ssputs_r>
 8004050:	3001      	adds	r0, #1
 8004052:	d100      	bne.n	8004056 <_svfiprintf_r+0x6a>
 8004054:	e0af      	b.n	80041b6 <_svfiprintf_r+0x1ca>
 8004056:	6963      	ldr	r3, [r4, #20]
 8004058:	9a05      	ldr	r2, [sp, #20]
 800405a:	189b      	adds	r3, r3, r2
 800405c:	6163      	str	r3, [r4, #20]
 800405e:	782b      	ldrb	r3, [r5, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d100      	bne.n	8004066 <_svfiprintf_r+0x7a>
 8004064:	e0a7      	b.n	80041b6 <_svfiprintf_r+0x1ca>
 8004066:	2201      	movs	r2, #1
 8004068:	2300      	movs	r3, #0
 800406a:	4252      	negs	r2, r2
 800406c:	6062      	str	r2, [r4, #4]
 800406e:	a904      	add	r1, sp, #16
 8004070:	3254      	adds	r2, #84	; 0x54
 8004072:	1852      	adds	r2, r2, r1
 8004074:	1c6e      	adds	r6, r5, #1
 8004076:	6023      	str	r3, [r4, #0]
 8004078:	60e3      	str	r3, [r4, #12]
 800407a:	60a3      	str	r3, [r4, #8]
 800407c:	7013      	strb	r3, [r2, #0]
 800407e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004080:	4b55      	ldr	r3, [pc, #340]	; (80041d8 <_svfiprintf_r+0x1ec>)
 8004082:	2205      	movs	r2, #5
 8004084:	0018      	movs	r0, r3
 8004086:	7831      	ldrb	r1, [r6, #0]
 8004088:	9305      	str	r3, [sp, #20]
 800408a:	f000 fa55 	bl	8004538 <memchr>
 800408e:	1c75      	adds	r5, r6, #1
 8004090:	2800      	cmp	r0, #0
 8004092:	d11f      	bne.n	80040d4 <_svfiprintf_r+0xe8>
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	06d3      	lsls	r3, r2, #27
 8004098:	d504      	bpl.n	80040a4 <_svfiprintf_r+0xb8>
 800409a:	2353      	movs	r3, #83	; 0x53
 800409c:	a904      	add	r1, sp, #16
 800409e:	185b      	adds	r3, r3, r1
 80040a0:	2120      	movs	r1, #32
 80040a2:	7019      	strb	r1, [r3, #0]
 80040a4:	0713      	lsls	r3, r2, #28
 80040a6:	d504      	bpl.n	80040b2 <_svfiprintf_r+0xc6>
 80040a8:	2353      	movs	r3, #83	; 0x53
 80040aa:	a904      	add	r1, sp, #16
 80040ac:	185b      	adds	r3, r3, r1
 80040ae:	212b      	movs	r1, #43	; 0x2b
 80040b0:	7019      	strb	r1, [r3, #0]
 80040b2:	7833      	ldrb	r3, [r6, #0]
 80040b4:	2b2a      	cmp	r3, #42	; 0x2a
 80040b6:	d016      	beq.n	80040e6 <_svfiprintf_r+0xfa>
 80040b8:	0035      	movs	r5, r6
 80040ba:	2100      	movs	r1, #0
 80040bc:	200a      	movs	r0, #10
 80040be:	68e3      	ldr	r3, [r4, #12]
 80040c0:	782a      	ldrb	r2, [r5, #0]
 80040c2:	1c6e      	adds	r6, r5, #1
 80040c4:	3a30      	subs	r2, #48	; 0x30
 80040c6:	2a09      	cmp	r2, #9
 80040c8:	d94e      	bls.n	8004168 <_svfiprintf_r+0x17c>
 80040ca:	2900      	cmp	r1, #0
 80040cc:	d111      	bne.n	80040f2 <_svfiprintf_r+0x106>
 80040ce:	e017      	b.n	8004100 <_svfiprintf_r+0x114>
 80040d0:	3501      	adds	r5, #1
 80040d2:	e7af      	b.n	8004034 <_svfiprintf_r+0x48>
 80040d4:	9b05      	ldr	r3, [sp, #20]
 80040d6:	6822      	ldr	r2, [r4, #0]
 80040d8:	1ac0      	subs	r0, r0, r3
 80040da:	2301      	movs	r3, #1
 80040dc:	4083      	lsls	r3, r0
 80040de:	4313      	orrs	r3, r2
 80040e0:	002e      	movs	r6, r5
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	e7cc      	b.n	8004080 <_svfiprintf_r+0x94>
 80040e6:	9b07      	ldr	r3, [sp, #28]
 80040e8:	1d19      	adds	r1, r3, #4
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	9107      	str	r1, [sp, #28]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	db01      	blt.n	80040f6 <_svfiprintf_r+0x10a>
 80040f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80040f4:	e004      	b.n	8004100 <_svfiprintf_r+0x114>
 80040f6:	425b      	negs	r3, r3
 80040f8:	60e3      	str	r3, [r4, #12]
 80040fa:	2302      	movs	r3, #2
 80040fc:	4313      	orrs	r3, r2
 80040fe:	6023      	str	r3, [r4, #0]
 8004100:	782b      	ldrb	r3, [r5, #0]
 8004102:	2b2e      	cmp	r3, #46	; 0x2e
 8004104:	d10a      	bne.n	800411c <_svfiprintf_r+0x130>
 8004106:	786b      	ldrb	r3, [r5, #1]
 8004108:	2b2a      	cmp	r3, #42	; 0x2a
 800410a:	d135      	bne.n	8004178 <_svfiprintf_r+0x18c>
 800410c:	9b07      	ldr	r3, [sp, #28]
 800410e:	3502      	adds	r5, #2
 8004110:	1d1a      	adds	r2, r3, #4
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	9207      	str	r2, [sp, #28]
 8004116:	2b00      	cmp	r3, #0
 8004118:	db2b      	blt.n	8004172 <_svfiprintf_r+0x186>
 800411a:	9309      	str	r3, [sp, #36]	; 0x24
 800411c:	4e2f      	ldr	r6, [pc, #188]	; (80041dc <_svfiprintf_r+0x1f0>)
 800411e:	2203      	movs	r2, #3
 8004120:	0030      	movs	r0, r6
 8004122:	7829      	ldrb	r1, [r5, #0]
 8004124:	f000 fa08 	bl	8004538 <memchr>
 8004128:	2800      	cmp	r0, #0
 800412a:	d006      	beq.n	800413a <_svfiprintf_r+0x14e>
 800412c:	2340      	movs	r3, #64	; 0x40
 800412e:	1b80      	subs	r0, r0, r6
 8004130:	4083      	lsls	r3, r0
 8004132:	6822      	ldr	r2, [r4, #0]
 8004134:	3501      	adds	r5, #1
 8004136:	4313      	orrs	r3, r2
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	7829      	ldrb	r1, [r5, #0]
 800413c:	2206      	movs	r2, #6
 800413e:	4828      	ldr	r0, [pc, #160]	; (80041e0 <_svfiprintf_r+0x1f4>)
 8004140:	1c6e      	adds	r6, r5, #1
 8004142:	7621      	strb	r1, [r4, #24]
 8004144:	f000 f9f8 	bl	8004538 <memchr>
 8004148:	2800      	cmp	r0, #0
 800414a:	d03c      	beq.n	80041c6 <_svfiprintf_r+0x1da>
 800414c:	4b25      	ldr	r3, [pc, #148]	; (80041e4 <_svfiprintf_r+0x1f8>)
 800414e:	2b00      	cmp	r3, #0
 8004150:	d125      	bne.n	800419e <_svfiprintf_r+0x1b2>
 8004152:	2207      	movs	r2, #7
 8004154:	9b07      	ldr	r3, [sp, #28]
 8004156:	3307      	adds	r3, #7
 8004158:	4393      	bics	r3, r2
 800415a:	3308      	adds	r3, #8
 800415c:	9307      	str	r3, [sp, #28]
 800415e:	6963      	ldr	r3, [r4, #20]
 8004160:	9a04      	ldr	r2, [sp, #16]
 8004162:	189b      	adds	r3, r3, r2
 8004164:	6163      	str	r3, [r4, #20]
 8004166:	e764      	b.n	8004032 <_svfiprintf_r+0x46>
 8004168:	4343      	muls	r3, r0
 800416a:	0035      	movs	r5, r6
 800416c:	2101      	movs	r1, #1
 800416e:	189b      	adds	r3, r3, r2
 8004170:	e7a6      	b.n	80040c0 <_svfiprintf_r+0xd4>
 8004172:	2301      	movs	r3, #1
 8004174:	425b      	negs	r3, r3
 8004176:	e7d0      	b.n	800411a <_svfiprintf_r+0x12e>
 8004178:	2300      	movs	r3, #0
 800417a:	200a      	movs	r0, #10
 800417c:	001a      	movs	r2, r3
 800417e:	3501      	adds	r5, #1
 8004180:	6063      	str	r3, [r4, #4]
 8004182:	7829      	ldrb	r1, [r5, #0]
 8004184:	1c6e      	adds	r6, r5, #1
 8004186:	3930      	subs	r1, #48	; 0x30
 8004188:	2909      	cmp	r1, #9
 800418a:	d903      	bls.n	8004194 <_svfiprintf_r+0x1a8>
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0c5      	beq.n	800411c <_svfiprintf_r+0x130>
 8004190:	9209      	str	r2, [sp, #36]	; 0x24
 8004192:	e7c3      	b.n	800411c <_svfiprintf_r+0x130>
 8004194:	4342      	muls	r2, r0
 8004196:	0035      	movs	r5, r6
 8004198:	2301      	movs	r3, #1
 800419a:	1852      	adds	r2, r2, r1
 800419c:	e7f1      	b.n	8004182 <_svfiprintf_r+0x196>
 800419e:	aa07      	add	r2, sp, #28
 80041a0:	9200      	str	r2, [sp, #0]
 80041a2:	0021      	movs	r1, r4
 80041a4:	003a      	movs	r2, r7
 80041a6:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <_svfiprintf_r+0x1fc>)
 80041a8:	9803      	ldr	r0, [sp, #12]
 80041aa:	e000      	b.n	80041ae <_svfiprintf_r+0x1c2>
 80041ac:	bf00      	nop
 80041ae:	9004      	str	r0, [sp, #16]
 80041b0:	9b04      	ldr	r3, [sp, #16]
 80041b2:	3301      	adds	r3, #1
 80041b4:	d1d3      	bne.n	800415e <_svfiprintf_r+0x172>
 80041b6:	89bb      	ldrh	r3, [r7, #12]
 80041b8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80041ba:	065b      	lsls	r3, r3, #25
 80041bc:	d400      	bmi.n	80041c0 <_svfiprintf_r+0x1d4>
 80041be:	e72c      	b.n	800401a <_svfiprintf_r+0x2e>
 80041c0:	2001      	movs	r0, #1
 80041c2:	4240      	negs	r0, r0
 80041c4:	e729      	b.n	800401a <_svfiprintf_r+0x2e>
 80041c6:	aa07      	add	r2, sp, #28
 80041c8:	9200      	str	r2, [sp, #0]
 80041ca:	0021      	movs	r1, r4
 80041cc:	003a      	movs	r2, r7
 80041ce:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <_svfiprintf_r+0x1fc>)
 80041d0:	9803      	ldr	r0, [sp, #12]
 80041d2:	f000 f87b 	bl	80042cc <_printf_i>
 80041d6:	e7ea      	b.n	80041ae <_svfiprintf_r+0x1c2>
 80041d8:	08004628 	.word	0x08004628
 80041dc:	0800462e 	.word	0x0800462e
 80041e0:	08004632 	.word	0x08004632
 80041e4:	00000000 	.word	0x00000000
 80041e8:	08003f29 	.word	0x08003f29

080041ec <_printf_common>:
 80041ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041ee:	0016      	movs	r6, r2
 80041f0:	9301      	str	r3, [sp, #4]
 80041f2:	688a      	ldr	r2, [r1, #8]
 80041f4:	690b      	ldr	r3, [r1, #16]
 80041f6:	000c      	movs	r4, r1
 80041f8:	9000      	str	r0, [sp, #0]
 80041fa:	4293      	cmp	r3, r2
 80041fc:	da00      	bge.n	8004200 <_printf_common+0x14>
 80041fe:	0013      	movs	r3, r2
 8004200:	0022      	movs	r2, r4
 8004202:	6033      	str	r3, [r6, #0]
 8004204:	3243      	adds	r2, #67	; 0x43
 8004206:	7812      	ldrb	r2, [r2, #0]
 8004208:	2a00      	cmp	r2, #0
 800420a:	d001      	beq.n	8004210 <_printf_common+0x24>
 800420c:	3301      	adds	r3, #1
 800420e:	6033      	str	r3, [r6, #0]
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	069b      	lsls	r3, r3, #26
 8004214:	d502      	bpl.n	800421c <_printf_common+0x30>
 8004216:	6833      	ldr	r3, [r6, #0]
 8004218:	3302      	adds	r3, #2
 800421a:	6033      	str	r3, [r6, #0]
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	2306      	movs	r3, #6
 8004220:	0015      	movs	r5, r2
 8004222:	401d      	ands	r5, r3
 8004224:	421a      	tst	r2, r3
 8004226:	d027      	beq.n	8004278 <_printf_common+0x8c>
 8004228:	0023      	movs	r3, r4
 800422a:	3343      	adds	r3, #67	; 0x43
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	1e5a      	subs	r2, r3, #1
 8004230:	4193      	sbcs	r3, r2
 8004232:	6822      	ldr	r2, [r4, #0]
 8004234:	0692      	lsls	r2, r2, #26
 8004236:	d430      	bmi.n	800429a <_printf_common+0xae>
 8004238:	0022      	movs	r2, r4
 800423a:	9901      	ldr	r1, [sp, #4]
 800423c:	9800      	ldr	r0, [sp, #0]
 800423e:	9d08      	ldr	r5, [sp, #32]
 8004240:	3243      	adds	r2, #67	; 0x43
 8004242:	47a8      	blx	r5
 8004244:	3001      	adds	r0, #1
 8004246:	d025      	beq.n	8004294 <_printf_common+0xa8>
 8004248:	2206      	movs	r2, #6
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	2500      	movs	r5, #0
 800424e:	4013      	ands	r3, r2
 8004250:	2b04      	cmp	r3, #4
 8004252:	d105      	bne.n	8004260 <_printf_common+0x74>
 8004254:	6833      	ldr	r3, [r6, #0]
 8004256:	68e5      	ldr	r5, [r4, #12]
 8004258:	1aed      	subs	r5, r5, r3
 800425a:	43eb      	mvns	r3, r5
 800425c:	17db      	asrs	r3, r3, #31
 800425e:	401d      	ands	r5, r3
 8004260:	68a3      	ldr	r3, [r4, #8]
 8004262:	6922      	ldr	r2, [r4, #16]
 8004264:	4293      	cmp	r3, r2
 8004266:	dd01      	ble.n	800426c <_printf_common+0x80>
 8004268:	1a9b      	subs	r3, r3, r2
 800426a:	18ed      	adds	r5, r5, r3
 800426c:	2600      	movs	r6, #0
 800426e:	42b5      	cmp	r5, r6
 8004270:	d120      	bne.n	80042b4 <_printf_common+0xc8>
 8004272:	2000      	movs	r0, #0
 8004274:	e010      	b.n	8004298 <_printf_common+0xac>
 8004276:	3501      	adds	r5, #1
 8004278:	68e3      	ldr	r3, [r4, #12]
 800427a:	6832      	ldr	r2, [r6, #0]
 800427c:	1a9b      	subs	r3, r3, r2
 800427e:	42ab      	cmp	r3, r5
 8004280:	ddd2      	ble.n	8004228 <_printf_common+0x3c>
 8004282:	0022      	movs	r2, r4
 8004284:	2301      	movs	r3, #1
 8004286:	9901      	ldr	r1, [sp, #4]
 8004288:	9800      	ldr	r0, [sp, #0]
 800428a:	9f08      	ldr	r7, [sp, #32]
 800428c:	3219      	adds	r2, #25
 800428e:	47b8      	blx	r7
 8004290:	3001      	adds	r0, #1
 8004292:	d1f0      	bne.n	8004276 <_printf_common+0x8a>
 8004294:	2001      	movs	r0, #1
 8004296:	4240      	negs	r0, r0
 8004298:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800429a:	2030      	movs	r0, #48	; 0x30
 800429c:	18e1      	adds	r1, r4, r3
 800429e:	3143      	adds	r1, #67	; 0x43
 80042a0:	7008      	strb	r0, [r1, #0]
 80042a2:	0021      	movs	r1, r4
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	3145      	adds	r1, #69	; 0x45
 80042a8:	7809      	ldrb	r1, [r1, #0]
 80042aa:	18a2      	adds	r2, r4, r2
 80042ac:	3243      	adds	r2, #67	; 0x43
 80042ae:	3302      	adds	r3, #2
 80042b0:	7011      	strb	r1, [r2, #0]
 80042b2:	e7c1      	b.n	8004238 <_printf_common+0x4c>
 80042b4:	0022      	movs	r2, r4
 80042b6:	2301      	movs	r3, #1
 80042b8:	9901      	ldr	r1, [sp, #4]
 80042ba:	9800      	ldr	r0, [sp, #0]
 80042bc:	9f08      	ldr	r7, [sp, #32]
 80042be:	321a      	adds	r2, #26
 80042c0:	47b8      	blx	r7
 80042c2:	3001      	adds	r0, #1
 80042c4:	d0e6      	beq.n	8004294 <_printf_common+0xa8>
 80042c6:	3601      	adds	r6, #1
 80042c8:	e7d1      	b.n	800426e <_printf_common+0x82>
	...

080042cc <_printf_i>:
 80042cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ce:	b08b      	sub	sp, #44	; 0x2c
 80042d0:	9206      	str	r2, [sp, #24]
 80042d2:	000a      	movs	r2, r1
 80042d4:	3243      	adds	r2, #67	; 0x43
 80042d6:	9307      	str	r3, [sp, #28]
 80042d8:	9005      	str	r0, [sp, #20]
 80042da:	9204      	str	r2, [sp, #16]
 80042dc:	7e0a      	ldrb	r2, [r1, #24]
 80042de:	000c      	movs	r4, r1
 80042e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042e2:	2a78      	cmp	r2, #120	; 0x78
 80042e4:	d809      	bhi.n	80042fa <_printf_i+0x2e>
 80042e6:	2a62      	cmp	r2, #98	; 0x62
 80042e8:	d80b      	bhi.n	8004302 <_printf_i+0x36>
 80042ea:	2a00      	cmp	r2, #0
 80042ec:	d100      	bne.n	80042f0 <_printf_i+0x24>
 80042ee:	e0be      	b.n	800446e <_printf_i+0x1a2>
 80042f0:	497c      	ldr	r1, [pc, #496]	; (80044e4 <_printf_i+0x218>)
 80042f2:	9103      	str	r1, [sp, #12]
 80042f4:	2a58      	cmp	r2, #88	; 0x58
 80042f6:	d100      	bne.n	80042fa <_printf_i+0x2e>
 80042f8:	e093      	b.n	8004422 <_printf_i+0x156>
 80042fa:	0026      	movs	r6, r4
 80042fc:	3642      	adds	r6, #66	; 0x42
 80042fe:	7032      	strb	r2, [r6, #0]
 8004300:	e022      	b.n	8004348 <_printf_i+0x7c>
 8004302:	0010      	movs	r0, r2
 8004304:	3863      	subs	r0, #99	; 0x63
 8004306:	2815      	cmp	r0, #21
 8004308:	d8f7      	bhi.n	80042fa <_printf_i+0x2e>
 800430a:	f7fb fefd 	bl	8000108 <__gnu_thumb1_case_shi>
 800430e:	0016      	.short	0x0016
 8004310:	fff6001f 	.word	0xfff6001f
 8004314:	fff6fff6 	.word	0xfff6fff6
 8004318:	001ffff6 	.word	0x001ffff6
 800431c:	fff6fff6 	.word	0xfff6fff6
 8004320:	fff6fff6 	.word	0xfff6fff6
 8004324:	003600a3 	.word	0x003600a3
 8004328:	fff60083 	.word	0xfff60083
 800432c:	00b4fff6 	.word	0x00b4fff6
 8004330:	0036fff6 	.word	0x0036fff6
 8004334:	fff6fff6 	.word	0xfff6fff6
 8004338:	0087      	.short	0x0087
 800433a:	0026      	movs	r6, r4
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	3642      	adds	r6, #66	; 0x42
 8004340:	1d11      	adds	r1, r2, #4
 8004342:	6019      	str	r1, [r3, #0]
 8004344:	6813      	ldr	r3, [r2, #0]
 8004346:	7033      	strb	r3, [r6, #0]
 8004348:	2301      	movs	r3, #1
 800434a:	e0a2      	b.n	8004492 <_printf_i+0x1c6>
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	6809      	ldr	r1, [r1, #0]
 8004350:	1d02      	adds	r2, r0, #4
 8004352:	060d      	lsls	r5, r1, #24
 8004354:	d50b      	bpl.n	800436e <_printf_i+0xa2>
 8004356:	6805      	ldr	r5, [r0, #0]
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	2d00      	cmp	r5, #0
 800435c:	da03      	bge.n	8004366 <_printf_i+0x9a>
 800435e:	232d      	movs	r3, #45	; 0x2d
 8004360:	9a04      	ldr	r2, [sp, #16]
 8004362:	426d      	negs	r5, r5
 8004364:	7013      	strb	r3, [r2, #0]
 8004366:	4b5f      	ldr	r3, [pc, #380]	; (80044e4 <_printf_i+0x218>)
 8004368:	270a      	movs	r7, #10
 800436a:	9303      	str	r3, [sp, #12]
 800436c:	e01b      	b.n	80043a6 <_printf_i+0xda>
 800436e:	6805      	ldr	r5, [r0, #0]
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	0649      	lsls	r1, r1, #25
 8004374:	d5f1      	bpl.n	800435a <_printf_i+0x8e>
 8004376:	b22d      	sxth	r5, r5
 8004378:	e7ef      	b.n	800435a <_printf_i+0x8e>
 800437a:	680d      	ldr	r5, [r1, #0]
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	1d08      	adds	r0, r1, #4
 8004380:	6018      	str	r0, [r3, #0]
 8004382:	062e      	lsls	r6, r5, #24
 8004384:	d501      	bpl.n	800438a <_printf_i+0xbe>
 8004386:	680d      	ldr	r5, [r1, #0]
 8004388:	e003      	b.n	8004392 <_printf_i+0xc6>
 800438a:	066d      	lsls	r5, r5, #25
 800438c:	d5fb      	bpl.n	8004386 <_printf_i+0xba>
 800438e:	680d      	ldr	r5, [r1, #0]
 8004390:	b2ad      	uxth	r5, r5
 8004392:	4b54      	ldr	r3, [pc, #336]	; (80044e4 <_printf_i+0x218>)
 8004394:	2708      	movs	r7, #8
 8004396:	9303      	str	r3, [sp, #12]
 8004398:	2a6f      	cmp	r2, #111	; 0x6f
 800439a:	d000      	beq.n	800439e <_printf_i+0xd2>
 800439c:	3702      	adds	r7, #2
 800439e:	0023      	movs	r3, r4
 80043a0:	2200      	movs	r2, #0
 80043a2:	3343      	adds	r3, #67	; 0x43
 80043a4:	701a      	strb	r2, [r3, #0]
 80043a6:	6863      	ldr	r3, [r4, #4]
 80043a8:	60a3      	str	r3, [r4, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	db03      	blt.n	80043b6 <_printf_i+0xea>
 80043ae:	2104      	movs	r1, #4
 80043b0:	6822      	ldr	r2, [r4, #0]
 80043b2:	438a      	bics	r2, r1
 80043b4:	6022      	str	r2, [r4, #0]
 80043b6:	2d00      	cmp	r5, #0
 80043b8:	d102      	bne.n	80043c0 <_printf_i+0xf4>
 80043ba:	9e04      	ldr	r6, [sp, #16]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00c      	beq.n	80043da <_printf_i+0x10e>
 80043c0:	9e04      	ldr	r6, [sp, #16]
 80043c2:	0028      	movs	r0, r5
 80043c4:	0039      	movs	r1, r7
 80043c6:	f7fb ff2f 	bl	8000228 <__aeabi_uidivmod>
 80043ca:	9b03      	ldr	r3, [sp, #12]
 80043cc:	3e01      	subs	r6, #1
 80043ce:	5c5b      	ldrb	r3, [r3, r1]
 80043d0:	7033      	strb	r3, [r6, #0]
 80043d2:	002b      	movs	r3, r5
 80043d4:	0005      	movs	r5, r0
 80043d6:	429f      	cmp	r7, r3
 80043d8:	d9f3      	bls.n	80043c2 <_printf_i+0xf6>
 80043da:	2f08      	cmp	r7, #8
 80043dc:	d109      	bne.n	80043f2 <_printf_i+0x126>
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	07db      	lsls	r3, r3, #31
 80043e2:	d506      	bpl.n	80043f2 <_printf_i+0x126>
 80043e4:	6862      	ldr	r2, [r4, #4]
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	dc02      	bgt.n	80043f2 <_printf_i+0x126>
 80043ec:	2330      	movs	r3, #48	; 0x30
 80043ee:	3e01      	subs	r6, #1
 80043f0:	7033      	strb	r3, [r6, #0]
 80043f2:	9b04      	ldr	r3, [sp, #16]
 80043f4:	1b9b      	subs	r3, r3, r6
 80043f6:	6123      	str	r3, [r4, #16]
 80043f8:	9b07      	ldr	r3, [sp, #28]
 80043fa:	0021      	movs	r1, r4
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	9805      	ldr	r0, [sp, #20]
 8004400:	9b06      	ldr	r3, [sp, #24]
 8004402:	aa09      	add	r2, sp, #36	; 0x24
 8004404:	f7ff fef2 	bl	80041ec <_printf_common>
 8004408:	3001      	adds	r0, #1
 800440a:	d147      	bne.n	800449c <_printf_i+0x1d0>
 800440c:	2001      	movs	r0, #1
 800440e:	4240      	negs	r0, r0
 8004410:	b00b      	add	sp, #44	; 0x2c
 8004412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004414:	2220      	movs	r2, #32
 8004416:	6809      	ldr	r1, [r1, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	6022      	str	r2, [r4, #0]
 800441c:	2278      	movs	r2, #120	; 0x78
 800441e:	4932      	ldr	r1, [pc, #200]	; (80044e8 <_printf_i+0x21c>)
 8004420:	9103      	str	r1, [sp, #12]
 8004422:	0021      	movs	r1, r4
 8004424:	3145      	adds	r1, #69	; 0x45
 8004426:	700a      	strb	r2, [r1, #0]
 8004428:	6819      	ldr	r1, [r3, #0]
 800442a:	6822      	ldr	r2, [r4, #0]
 800442c:	c920      	ldmia	r1!, {r5}
 800442e:	0610      	lsls	r0, r2, #24
 8004430:	d402      	bmi.n	8004438 <_printf_i+0x16c>
 8004432:	0650      	lsls	r0, r2, #25
 8004434:	d500      	bpl.n	8004438 <_printf_i+0x16c>
 8004436:	b2ad      	uxth	r5, r5
 8004438:	6019      	str	r1, [r3, #0]
 800443a:	07d3      	lsls	r3, r2, #31
 800443c:	d502      	bpl.n	8004444 <_printf_i+0x178>
 800443e:	2320      	movs	r3, #32
 8004440:	4313      	orrs	r3, r2
 8004442:	6023      	str	r3, [r4, #0]
 8004444:	2710      	movs	r7, #16
 8004446:	2d00      	cmp	r5, #0
 8004448:	d1a9      	bne.n	800439e <_printf_i+0xd2>
 800444a:	2220      	movs	r2, #32
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	4393      	bics	r3, r2
 8004450:	6023      	str	r3, [r4, #0]
 8004452:	e7a4      	b.n	800439e <_printf_i+0xd2>
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	680d      	ldr	r5, [r1, #0]
 8004458:	1d10      	adds	r0, r2, #4
 800445a:	6949      	ldr	r1, [r1, #20]
 800445c:	6018      	str	r0, [r3, #0]
 800445e:	6813      	ldr	r3, [r2, #0]
 8004460:	062e      	lsls	r6, r5, #24
 8004462:	d501      	bpl.n	8004468 <_printf_i+0x19c>
 8004464:	6019      	str	r1, [r3, #0]
 8004466:	e002      	b.n	800446e <_printf_i+0x1a2>
 8004468:	066d      	lsls	r5, r5, #25
 800446a:	d5fb      	bpl.n	8004464 <_printf_i+0x198>
 800446c:	8019      	strh	r1, [r3, #0]
 800446e:	2300      	movs	r3, #0
 8004470:	9e04      	ldr	r6, [sp, #16]
 8004472:	6123      	str	r3, [r4, #16]
 8004474:	e7c0      	b.n	80043f8 <_printf_i+0x12c>
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	1d11      	adds	r1, r2, #4
 800447a:	6019      	str	r1, [r3, #0]
 800447c:	6816      	ldr	r6, [r2, #0]
 800447e:	2100      	movs	r1, #0
 8004480:	0030      	movs	r0, r6
 8004482:	6862      	ldr	r2, [r4, #4]
 8004484:	f000 f858 	bl	8004538 <memchr>
 8004488:	2800      	cmp	r0, #0
 800448a:	d001      	beq.n	8004490 <_printf_i+0x1c4>
 800448c:	1b80      	subs	r0, r0, r6
 800448e:	6060      	str	r0, [r4, #4]
 8004490:	6863      	ldr	r3, [r4, #4]
 8004492:	6123      	str	r3, [r4, #16]
 8004494:	2300      	movs	r3, #0
 8004496:	9a04      	ldr	r2, [sp, #16]
 8004498:	7013      	strb	r3, [r2, #0]
 800449a:	e7ad      	b.n	80043f8 <_printf_i+0x12c>
 800449c:	0032      	movs	r2, r6
 800449e:	6923      	ldr	r3, [r4, #16]
 80044a0:	9906      	ldr	r1, [sp, #24]
 80044a2:	9805      	ldr	r0, [sp, #20]
 80044a4:	9d07      	ldr	r5, [sp, #28]
 80044a6:	47a8      	blx	r5
 80044a8:	3001      	adds	r0, #1
 80044aa:	d0af      	beq.n	800440c <_printf_i+0x140>
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	079b      	lsls	r3, r3, #30
 80044b0:	d415      	bmi.n	80044de <_printf_i+0x212>
 80044b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044b4:	68e0      	ldr	r0, [r4, #12]
 80044b6:	4298      	cmp	r0, r3
 80044b8:	daaa      	bge.n	8004410 <_printf_i+0x144>
 80044ba:	0018      	movs	r0, r3
 80044bc:	e7a8      	b.n	8004410 <_printf_i+0x144>
 80044be:	0022      	movs	r2, r4
 80044c0:	2301      	movs	r3, #1
 80044c2:	9906      	ldr	r1, [sp, #24]
 80044c4:	9805      	ldr	r0, [sp, #20]
 80044c6:	9e07      	ldr	r6, [sp, #28]
 80044c8:	3219      	adds	r2, #25
 80044ca:	47b0      	blx	r6
 80044cc:	3001      	adds	r0, #1
 80044ce:	d09d      	beq.n	800440c <_printf_i+0x140>
 80044d0:	3501      	adds	r5, #1
 80044d2:	68e3      	ldr	r3, [r4, #12]
 80044d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	42ab      	cmp	r3, r5
 80044da:	dcf0      	bgt.n	80044be <_printf_i+0x1f2>
 80044dc:	e7e9      	b.n	80044b2 <_printf_i+0x1e6>
 80044de:	2500      	movs	r5, #0
 80044e0:	e7f7      	b.n	80044d2 <_printf_i+0x206>
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	08004639 	.word	0x08004639
 80044e8:	0800464a 	.word	0x0800464a

080044ec <memmove>:
 80044ec:	b510      	push	{r4, lr}
 80044ee:	4288      	cmp	r0, r1
 80044f0:	d902      	bls.n	80044f8 <memmove+0xc>
 80044f2:	188b      	adds	r3, r1, r2
 80044f4:	4298      	cmp	r0, r3
 80044f6:	d303      	bcc.n	8004500 <memmove+0x14>
 80044f8:	2300      	movs	r3, #0
 80044fa:	e007      	b.n	800450c <memmove+0x20>
 80044fc:	5c8b      	ldrb	r3, [r1, r2]
 80044fe:	5483      	strb	r3, [r0, r2]
 8004500:	3a01      	subs	r2, #1
 8004502:	d2fb      	bcs.n	80044fc <memmove+0x10>
 8004504:	bd10      	pop	{r4, pc}
 8004506:	5ccc      	ldrb	r4, [r1, r3]
 8004508:	54c4      	strb	r4, [r0, r3]
 800450a:	3301      	adds	r3, #1
 800450c:	429a      	cmp	r2, r3
 800450e:	d1fa      	bne.n	8004506 <memmove+0x1a>
 8004510:	e7f8      	b.n	8004504 <memmove+0x18>
	...

08004514 <_sbrk_r>:
 8004514:	2300      	movs	r3, #0
 8004516:	b570      	push	{r4, r5, r6, lr}
 8004518:	4d06      	ldr	r5, [pc, #24]	; (8004534 <_sbrk_r+0x20>)
 800451a:	0004      	movs	r4, r0
 800451c:	0008      	movs	r0, r1
 800451e:	602b      	str	r3, [r5, #0]
 8004520:	f7fc fbd0 	bl	8000cc4 <_sbrk>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	d103      	bne.n	8004530 <_sbrk_r+0x1c>
 8004528:	682b      	ldr	r3, [r5, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d000      	beq.n	8004530 <_sbrk_r+0x1c>
 800452e:	6023      	str	r3, [r4, #0]
 8004530:	bd70      	pop	{r4, r5, r6, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	20000338 	.word	0x20000338

08004538 <memchr>:
 8004538:	b2c9      	uxtb	r1, r1
 800453a:	1882      	adds	r2, r0, r2
 800453c:	4290      	cmp	r0, r2
 800453e:	d101      	bne.n	8004544 <memchr+0xc>
 8004540:	2000      	movs	r0, #0
 8004542:	4770      	bx	lr
 8004544:	7803      	ldrb	r3, [r0, #0]
 8004546:	428b      	cmp	r3, r1
 8004548:	d0fb      	beq.n	8004542 <memchr+0xa>
 800454a:	3001      	adds	r0, #1
 800454c:	e7f6      	b.n	800453c <memchr+0x4>

0800454e <memcpy>:
 800454e:	2300      	movs	r3, #0
 8004550:	b510      	push	{r4, lr}
 8004552:	429a      	cmp	r2, r3
 8004554:	d100      	bne.n	8004558 <memcpy+0xa>
 8004556:	bd10      	pop	{r4, pc}
 8004558:	5ccc      	ldrb	r4, [r1, r3]
 800455a:	54c4      	strb	r4, [r0, r3]
 800455c:	3301      	adds	r3, #1
 800455e:	e7f8      	b.n	8004552 <memcpy+0x4>

08004560 <_realloc_r>:
 8004560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004562:	0007      	movs	r7, r0
 8004564:	000e      	movs	r6, r1
 8004566:	0014      	movs	r4, r2
 8004568:	2900      	cmp	r1, #0
 800456a:	d105      	bne.n	8004578 <_realloc_r+0x18>
 800456c:	0011      	movs	r1, r2
 800456e:	f7ff fc49 	bl	8003e04 <_malloc_r>
 8004572:	0005      	movs	r5, r0
 8004574:	0028      	movs	r0, r5
 8004576:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004578:	2a00      	cmp	r2, #0
 800457a:	d103      	bne.n	8004584 <_realloc_r+0x24>
 800457c:	f7ff fbd6 	bl	8003d2c <_free_r>
 8004580:	0025      	movs	r5, r4
 8004582:	e7f7      	b.n	8004574 <_realloc_r+0x14>
 8004584:	f000 f81b 	bl	80045be <_malloc_usable_size_r>
 8004588:	9001      	str	r0, [sp, #4]
 800458a:	4284      	cmp	r4, r0
 800458c:	d803      	bhi.n	8004596 <_realloc_r+0x36>
 800458e:	0035      	movs	r5, r6
 8004590:	0843      	lsrs	r3, r0, #1
 8004592:	42a3      	cmp	r3, r4
 8004594:	d3ee      	bcc.n	8004574 <_realloc_r+0x14>
 8004596:	0021      	movs	r1, r4
 8004598:	0038      	movs	r0, r7
 800459a:	f7ff fc33 	bl	8003e04 <_malloc_r>
 800459e:	1e05      	subs	r5, r0, #0
 80045a0:	d0e8      	beq.n	8004574 <_realloc_r+0x14>
 80045a2:	9b01      	ldr	r3, [sp, #4]
 80045a4:	0022      	movs	r2, r4
 80045a6:	429c      	cmp	r4, r3
 80045a8:	d900      	bls.n	80045ac <_realloc_r+0x4c>
 80045aa:	001a      	movs	r2, r3
 80045ac:	0031      	movs	r1, r6
 80045ae:	0028      	movs	r0, r5
 80045b0:	f7ff ffcd 	bl	800454e <memcpy>
 80045b4:	0031      	movs	r1, r6
 80045b6:	0038      	movs	r0, r7
 80045b8:	f7ff fbb8 	bl	8003d2c <_free_r>
 80045bc:	e7da      	b.n	8004574 <_realloc_r+0x14>

080045be <_malloc_usable_size_r>:
 80045be:	1f0b      	subs	r3, r1, #4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	1f18      	subs	r0, r3, #4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	da01      	bge.n	80045cc <_malloc_usable_size_r+0xe>
 80045c8:	580b      	ldr	r3, [r1, r0]
 80045ca:	18c0      	adds	r0, r0, r3
 80045cc:	4770      	bx	lr
	...

080045d0 <_init>:
 80045d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d2:	46c0      	nop			; (mov r8, r8)
 80045d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045d6:	bc08      	pop	{r3}
 80045d8:	469e      	mov	lr, r3
 80045da:	4770      	bx	lr

080045dc <_fini>:
 80045dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045e2:	bc08      	pop	{r3}
 80045e4:	469e      	mov	lr, r3
 80045e6:	4770      	bx	lr
