
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  0800ba40  0800ba40  0000ca40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd9c  0800bd9c  0000d3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bd9c  0800bd9c  0000cd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bda4  0800bda4  0000d3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bda4  0800bda4  0000cda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bda8  0800bda8  0000cda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  0800bdac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dbc0  200003d0  0800c17c  0000d3d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000df90  0800c17c  0000df90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027490  00000000  00000000  0000d400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a92  00000000  00000000  00034890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002168  00000000  00000000  0003a328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000019e2  00000000  00000000  0003c490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da6e  00000000  00000000  0003de72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028a8d  00000000  00000000  0006b8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108205  00000000  00000000  0009436d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019c572  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000959c  00000000  00000000  0019c5b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001a5b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ba28 	.word	0x0800ba28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	0800ba28 	.word	0x0800ba28

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005a2:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005a6:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a8:	f043 0301 	orr.w	r3, r3, #1
 80005ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80005ae:	4b0d      	ldr	r3, [pc, #52]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2105      	movs	r1, #5
 80005be:	2010      	movs	r0, #16
 80005c0:	f001 fa12 	bl	80019e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 fa2b 	bl	8001a20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2105      	movs	r1, #5
 80005ce:	2011      	movs	r0, #17
 80005d0:	f001 fa0a 	bl	80019e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005d4:	2011      	movs	r0, #17
 80005d6:	f001 fa23 	bl	8001a20 <HAL_NVIC_EnableIRQ>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	60b9      	str	r1, [r7, #8]
 80005f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	4a06      	ldr	r2, [pc, #24]	@ (8000618 <vApplicationGetIdleTaskMemory+0x30>)
 80005fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	200003f0 	.word	0x200003f0
 8000618:	20000490 	.word	0x20000490

0800061c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800061c:	b5b0      	push	{r4, r5, r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <MX_FREERTOS_Init+0x30>)
 8000624:	1d3c      	adds	r4, r7, #4
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2100      	movs	r1, #0
 8000638:	4618      	mov	r0, r3
 800063a:	f008 f8fd 	bl	8008838 <osThreadCreate>
 800063e:	4603      	mov	r3, r0
 8000640:	4a03      	ldr	r2, [pc, #12]	@ (8000650 <MX_FREERTOS_Init+0x34>)
 8000642:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bdb0      	pop	{r4, r5, r7, pc}
 800064c:	0800ba4c 	.word	0x0800ba4c
 8000650:	200003ec 	.word	0x200003ec

08000654 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f008 f937 	bl	80088d0 <osDelay>
 8000662:	e7fb      	b.n	800065c <StartDefaultTask+0x8>

08000664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	@ 0x28
 8000668:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	4b38      	ldr	r3, [pc, #224]	@ (800075c <MX_GPIO_Init+0xf8>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	4a37      	ldr	r2, [pc, #220]	@ (800075c <MX_GPIO_Init+0xf8>)
 8000680:	f043 0304 	orr.w	r3, r3, #4
 8000684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000686:	4b35      	ldr	r3, [pc, #212]	@ (800075c <MX_GPIO_Init+0xf8>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000692:	4b32      	ldr	r3, [pc, #200]	@ (800075c <MX_GPIO_Init+0xf8>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a31      	ldr	r2, [pc, #196]	@ (800075c <MX_GPIO_Init+0xf8>)
 8000698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b2c      	ldr	r3, [pc, #176]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b29      	ldr	r3, [pc, #164]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b26      	ldr	r3, [pc, #152]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	4a25      	ldr	r2, [pc, #148]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ce:	4b23      	ldr	r3, [pc, #140]	@ (800075c <MX_GPIO_Init+0xf8>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f001 fdcb 	bl	800227c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2120      	movs	r1, #32
 80006ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ee:	f001 fdc5 	bl	800227c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2180      	movs	r1, #128	@ 0x80
 80006f6:	481a      	ldr	r0, [pc, #104]	@ (8000760 <MX_GPIO_Init+0xfc>)
 80006f8:	f001 fdc0 	bl	800227c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000702:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	2300      	movs	r3, #0
 800070a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	4619      	mov	r1, r3
 8000712:	4814      	ldr	r0, [pc, #80]	@ (8000764 <MX_GPIO_Init+0x100>)
 8000714:	f001 fc08 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 8000718:	2321      	movs	r3, #33	@ 0x21
 800071a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071c:	2301      	movs	r3, #1
 800071e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000724:	2300      	movs	r3, #0
 8000726:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	4619      	mov	r1, r3
 800072e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000732:	f001 fbf9 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000736:	2380      	movs	r3, #128	@ 0x80
 8000738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	2301      	movs	r3, #1
 800073c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000742:	2300      	movs	r3, #0
 8000744:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	4619      	mov	r1, r3
 800074c:	4804      	ldr	r0, [pc, #16]	@ (8000760 <MX_GPIO_Init+0xfc>)
 800074e:	f001 fbeb 	bl	8001f28 <HAL_GPIO_Init>

}
 8000752:	bf00      	nop
 8000754:	3728      	adds	r7, #40	@ 0x28
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000
 8000760:	48000400 	.word	0x48000400
 8000764:	48000800 	.word	0x48000800

08000768 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800076c:	4b1b      	ldr	r3, [pc, #108]	@ (80007dc <MX_I2C2_Init+0x74>)
 800076e:	4a1c      	ldr	r2, [pc, #112]	@ (80007e0 <MX_I2C2_Init+0x78>)
 8000770:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 8000772:	4b1a      	ldr	r3, [pc, #104]	@ (80007dc <MX_I2C2_Init+0x74>)
 8000774:	4a1b      	ldr	r2, [pc, #108]	@ (80007e4 <MX_I2C2_Init+0x7c>)
 8000776:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000778:	4b18      	ldr	r3, [pc, #96]	@ (80007dc <MX_I2C2_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800077e:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <MX_I2C2_Init+0x74>)
 8000780:	2201      	movs	r2, #1
 8000782:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000784:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <MX_I2C2_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800078a:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <MX_I2C2_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000790:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <MX_I2C2_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_I2C2_Init+0x74>)
 8000798:	2200      	movs	r2, #0
 800079a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800079c:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <MX_I2C2_Init+0x74>)
 800079e:	2200      	movs	r2, #0
 80007a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007a2:	480e      	ldr	r0, [pc, #56]	@ (80007dc <MX_I2C2_Init+0x74>)
 80007a4:	f001 fd9c 	bl	80022e0 <HAL_I2C_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80007ae:	f000 fb07 	bl	8000dc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007b2:	2100      	movs	r1, #0
 80007b4:	4809      	ldr	r0, [pc, #36]	@ (80007dc <MX_I2C2_Init+0x74>)
 80007b6:	f002 fb1f 	bl	8002df8 <HAL_I2CEx_ConfigAnalogFilter>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80007c0:	f000 fafe 	bl	8000dc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007c4:	2100      	movs	r1, #0
 80007c6:	4805      	ldr	r0, [pc, #20]	@ (80007dc <MX_I2C2_Init+0x74>)
 80007c8:	f002 fb61 	bl	8002e8e <HAL_I2CEx_ConfigDigitalFilter>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007d2:	f000 faf5 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000690 	.word	0x20000690
 80007e0:	40005800 	.word	0x40005800
 80007e4:	00f12981 	.word	0x00f12981

080007e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b0ac      	sub	sp, #176	@ 0xb0
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	2288      	movs	r2, #136	@ 0x88
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f00a f977 	bl	800aafc <memset>
  if(i2cHandle->Instance==I2C2)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a21      	ldr	r2, [pc, #132]	@ (8000898 <HAL_I2C_MspInit+0xb0>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d13b      	bne.n	8000890 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000818:	2380      	movs	r3, #128	@ 0x80
 800081a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800081c:	2300      	movs	r3, #0
 800081e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4618      	mov	r0, r3
 8000826:	f003 fb57 	bl	8003ed8 <HAL_RCCEx_PeriphCLKConfig>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000830:	f000 fac6 	bl	8000dc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000834:	4b19      	ldr	r3, [pc, #100]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 8000836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000838:	4a18      	ldr	r2, [pc, #96]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 800083a:	f043 0302 	orr.w	r3, r3, #2
 800083e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000840:	4b16      	ldr	r3, [pc, #88]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 8000842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000844:	f003 0302 	and.w	r3, r3, #2
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800084c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000850:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000854:	2312      	movs	r3, #18
 8000856:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000866:	2304      	movs	r3, #4
 8000868:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000870:	4619      	mov	r1, r3
 8000872:	480b      	ldr	r0, [pc, #44]	@ (80008a0 <HAL_I2C_MspInit+0xb8>)
 8000874:	f001 fb58 	bl	8001f28 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 800087a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 800087e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000882:	6593      	str	r3, [r2, #88]	@ 0x58
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_I2C_MspInit+0xb4>)
 8000886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000890:	bf00      	nop
 8000892:	37b0      	adds	r7, #176	@ 0xb0
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40005800 	.word	0x40005800
 800089c:	40021000 	.word	0x40021000
 80008a0:	48000400 	.word	0x48000400

080008a4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80008ac:	1d39      	adds	r1, r7, #4
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008b2:	2201      	movs	r2, #1
 80008b4:	4803      	ldr	r0, [pc, #12]	@ (80008c4 <__io_putchar+0x20>)
 80008b6:	f006 fd99 	bl	80073ec <HAL_UART_Transmit>
	return chr;
 80008ba:	687b      	ldr	r3, [r7, #4]
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20008960 	.word	0x20008960

080008c8 <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	460b      	mov	r3, r1
 80008d2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80008d4:	887a      	ldrh	r2, [r7, #2]
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	4803      	ldr	r0, [pc, #12]	@ (80008ec <drv_uart_receive+0x24>)
 80008de:	f006 fe0e 	bl	80074fe <HAL_UART_Receive>
	return 0;
 80008e2:	2300      	movs	r3, #0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20008960 	.word	0x20008960

080008f0 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80008fc:	887a      	ldrh	r2, [r7, #2]
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000902:	6879      	ldr	r1, [r7, #4]
 8000904:	4803      	ldr	r0, [pc, #12]	@ (8000914 <drv_uart_transmit+0x24>)
 8000906:	f006 fd71 	bl	80073ec <HAL_UART_Transmit>
	return 0;
 800090a:	2300      	movs	r3, #0
}
 800090c:	4618      	mov	r0, r3
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20008960 	.word	0x20008960

08000918 <cs_low>:
				.drv_shell_receive = drv_uart_receive
		}
};

// Callbacks MCP23S17
static void cs_low(void *d)   { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET); }
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	2200      	movs	r2, #0
 8000922:	2180      	movs	r1, #128	@ 0x80
 8000924:	4803      	ldr	r0, [pc, #12]	@ (8000934 <cs_low+0x1c>)
 8000926:	f001 fca9 	bl	800227c <HAL_GPIO_WritePin>
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	48000400 	.word	0x48000400

08000938 <cs_high>:
static void cs_high(void *d)  { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET); }
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	2201      	movs	r2, #1
 8000942:	2180      	movs	r1, #128	@ 0x80
 8000944:	4803      	ldr	r0, [pc, #12]	@ (8000954 <cs_high+0x1c>)
 8000946:	f001 fc99 	bl	800227c <HAL_GPIO_WritePin>
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	48000400 	.word	0x48000400

08000958 <spi_send>:
static void spi_send(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	603b      	str	r3, [r7, #0]
 8000964:	4613      	mov	r3, r2
 8000966:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi3, tx, len, 100);
 8000968:	88fa      	ldrh	r2, [r7, #6]
 800096a:	2364      	movs	r3, #100	@ 0x64
 800096c:	68f9      	ldr	r1, [r7, #12]
 800096e:	4803      	ldr	r0, [pc, #12]	@ (800097c <spi_send+0x24>)
 8000970:	f005 fd2e 	bl	80063d0 <HAL_SPI_Transmit>
}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	200088ac 	.word	0x200088ac

08000980 <spi_recv>:
static void spi_recv(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af02      	add	r7, sp, #8
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	4613      	mov	r3, r2
 800098e:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi3, tx, rx, len, 100);
 8000990:	88fb      	ldrh	r3, [r7, #6]
 8000992:	2264      	movs	r2, #100	@ 0x64
 8000994:	9200      	str	r2, [sp, #0]
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	68f9      	ldr	r1, [r7, #12]
 800099a:	4803      	ldr	r0, [pc, #12]	@ (80009a8 <spi_recv+0x28>)
 800099c:	f005 fe8e 	bl	80066bc <HAL_SPI_TransmitReceive>

}
 80009a0:	bf00      	nop
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	200088ac 	.word	0x200088ac

080009ac <delay_ms>:
static void delay_ms(uint32_t ms, void *d) { vTaskDelay(pdMS_TO_TICKS(ms)); }
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009bc:	fb02 f303 	mul.w	r3, r2, r3
 80009c0:	4a05      	ldr	r2, [pc, #20]	@ (80009d8 <delay_ms+0x2c>)
 80009c2:	fba2 2303 	umull	r2, r3, r2, r3
 80009c6:	099b      	lsrs	r3, r3, #6
 80009c8:	4618      	mov	r0, r3
 80009ca:	f008 fabd 	bl	8008f48 <vTaskDelay>
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	10624dd3 	.word	0x10624dd3

080009dc <fonction>:
		vTaskDelay(500);
	}
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 80009e8:	480f      	ldr	r0, [pc, #60]	@ (8000a28 <fonction+0x4c>)
 80009ea:	f009 ff71 	bl	800a8d0 <puts>

	printf("argc = %d\r\n", argc);
 80009ee:	68b9      	ldr	r1, [r7, #8]
 80009f0:	480e      	ldr	r0, [pc, #56]	@ (8000a2c <fonction+0x50>)
 80009f2:	f009 ff05 	bl	800a800 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
 80009fa:	e00c      	b.n	8000a16 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	4413      	add	r3, r2
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	461a      	mov	r2, r3
 8000a08:	6979      	ldr	r1, [r7, #20]
 8000a0a:	4809      	ldr	r0, [pc, #36]	@ (8000a30 <fonction+0x54>)
 8000a0c:	f009 fef8 	bl	800a800 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	3301      	adds	r3, #1
 8000a14:	617b      	str	r3, [r7, #20]
 8000a16:	697a      	ldr	r2, [r7, #20]
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	dbee      	blt.n	80009fc <fonction+0x20>
	}

	return 0;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	0800ba68 	.word	0x0800ba68
 8000a2c:	0800ba84 	.word	0x0800ba84
 8000a30:	0800ba90 	.word	0x0800ba90

08000a34 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b088      	sub	sp, #32
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	2b03      	cmp	r3, #3
 8000a44:	d005      	beq.n	8000a52 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 8000a46:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <addition+0x58>)
 8000a48:	f009 ff42 	bl	800a8d0 <puts>
		return -1;
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a50:	e018      	b.n	8000a84 <addition+0x50>
	}

	int a = atoi(argv[1]);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	3304      	adds	r3, #4
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f009 fd87 	bl	800a56c <atoi>
 8000a5e:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3308      	adds	r3, #8
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f009 fd80 	bl	800a56c <atoi>
 8000a6c:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 8000a6e:	69fa      	ldr	r2, [r7, #28]
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	4413      	add	r3, r2
 8000a74:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	69ba      	ldr	r2, [r7, #24]
 8000a7a:	69f9      	ldr	r1, [r7, #28]
 8000a7c:	4804      	ldr	r0, [pc, #16]	@ (8000a90 <addition+0x5c>)
 8000a7e:	f009 febf 	bl	800a800 <iprintf>

	return 0;
 8000a82:	2300      	movs	r3, #0
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	0800baa0 	.word	0x0800baa0
 8000a90:	0800bac0 	.word	0x0800bac0

08000a94 <chenillard>:
int chenillard(h_shell_t * h_shell, int argc, char ** argv)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d005      	beq.n	8000ab2 <chenillard+0x1e>
	{
		printf("Error: expected one arguments\r\n");
 8000aa6:	4811      	ldr	r0, [pc, #68]	@ (8000aec <chenillard+0x58>)
 8000aa8:	f009 ff12 	bl	800a8d0 <puts>
		return -1;
 8000aac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ab0:	e017      	b.n	8000ae2 <chenillard+0x4e>
	}
	int a = atoi(argv[1]);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f009 fd57 	bl	800a56c <atoi>
 8000abe:	6178      	str	r0, [r7, #20]
	if (a <= 15){
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	2b0f      	cmp	r3, #15
 8000ac4:	dc0c      	bgt.n	8000ae0 <chenillard+0x4c>
		mcp23s17_SetAllOFF(&mcp);
 8000ac6:	480a      	ldr	r0, [pc, #40]	@ (8000af0 <chenillard+0x5c>)
 8000ac8:	f007 fe3c 	bl	8008744 <mcp23s17_SetAllOFF>
		mcp23s17_SetLed(&mcp, a);
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4807      	ldr	r0, [pc, #28]	@ (8000af0 <chenillard+0x5c>)
 8000ad4:	f007 fe48 	bl	8008768 <mcp23s17_SetLed>
		printf("Led %d \r\n", a);
 8000ad8:	6979      	ldr	r1, [r7, #20]
 8000ada:	4806      	ldr	r0, [pc, #24]	@ (8000af4 <chenillard+0x60>)
 8000adc:	f009 fe90 	bl	800a800 <iprintf>
	}

	return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	0800bad0 	.word	0x0800bad0
 8000af0:	200086e4 	.word	0x200086e4
 8000af4:	0800baf0 	.word	0x0800baf0

08000af8 <task_shell>:

void task_shell(void * unused)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000b00:	480d      	ldr	r0, [pc, #52]	@ (8000b38 <task_shell+0x40>)
 8000b02:	f009 fbd3 	bl	800a2ac <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000b06:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <task_shell+0x44>)
 8000b08:	4a0d      	ldr	r2, [pc, #52]	@ (8000b40 <task_shell+0x48>)
 8000b0a:	2166      	movs	r1, #102	@ 0x66
 8000b0c:	480a      	ldr	r0, [pc, #40]	@ (8000b38 <task_shell+0x40>)
 8000b0e:	f009 fc01 	bl	800a314 <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 8000b12:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <task_shell+0x4c>)
 8000b14:	4a0c      	ldr	r2, [pc, #48]	@ (8000b48 <task_shell+0x50>)
 8000b16:	2161      	movs	r1, #97	@ 0x61
 8000b18:	4807      	ldr	r0, [pc, #28]	@ (8000b38 <task_shell+0x40>)
 8000b1a:	f009 fbfb 	bl	800a314 <shell_add>
	shell_add(&h_shell, 'c', chenillard, "Mes LEDS sont folles !");
 8000b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <task_shell+0x54>)
 8000b20:	4a0b      	ldr	r2, [pc, #44]	@ (8000b50 <task_shell+0x58>)
 8000b22:	2163      	movs	r1, #99	@ 0x63
 8000b24:	4804      	ldr	r0, [pc, #16]	@ (8000b38 <task_shell+0x40>)
 8000b26:	f009 fbf5 	bl	800a314 <shell_add>
	shell_run(&h_shell);
 8000b2a:	4803      	ldr	r0, [pc, #12]	@ (8000b38 <task_shell+0x40>)
 8000b2c:	f009 fc9c 	bl	800a468 <shell_run>

	// Une tche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	0800bafc 	.word	0x0800bafc
 8000b40:	080009dd 	.word	0x080009dd
 8000b44:	0800bb14 	.word	0x0800bb14
 8000b48:	08000a35 	.word	0x08000a35
 8000b4c:	0800bb28 	.word	0x0800bb28
 8000b50:	08000a95 	.word	0x08000a95

08000b54 <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b5c:	2120      	movs	r1, #32
 8000b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b62:	f001 fba3 	bl	80022ac <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 8000b66:	20fa      	movs	r0, #250	@ 0xfa
 8000b68:	f008 f9ee 	bl	8008f48 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b6c:	bf00      	nop
 8000b6e:	e7f5      	b.n	8000b5c <task_led+0x8>

08000b70 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08a      	sub	sp, #40	@ 0x28
 8000b74:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b76:	f000 fe1b 	bl	80017b0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b7a:	f000 f893 	bl	8000ca4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000b7e:	f000 f8e3 	bl	8000d48 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b82:	f7ff fd6f 	bl	8000664 <MX_GPIO_Init>
	MX_DMA_Init();
 8000b86:	f7ff fd09 	bl	800059c <MX_DMA_Init>
	MX_I2C2_Init();
 8000b8a:	f7ff fded 	bl	8000768 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000b8e:	f000 f91d 	bl	8000dcc <MX_SAI2_Init>
	MX_SPI3_Init();
 8000b92:	f000 fa5f 	bl	8001054 <MX_SPI3_Init>
	MX_USART2_UART_Init();
 8000b96:	f000 fc9d 	bl	80014d4 <MX_USART2_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000b9a:	f000 fd27 	bl	80015ec <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000b9e:	4b30      	ldr	r3, [pc, #192]	@ (8000c60 <main+0xf0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c60 <main+0xf0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000bac:	601a      	str	r2, [r3, #0]
	/*handlers */
	mcp = (mcp23s17_handle_t){
 8000bae:	4b2d      	ldr	r3, [pc, #180]	@ (8000c64 <main+0xf4>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c68 <main+0xf8>)
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	7011      	strb	r1, [r2, #0]
 8000bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8000c68 <main+0xf8>)
 8000bba:	2100      	movs	r1, #0
 8000bbc:	6051      	str	r1, [r2, #4]
 8000bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8000c68 <main+0xf8>)
 8000bc0:	492a      	ldr	r1, [pc, #168]	@ (8000c6c <main+0xfc>)
 8000bc2:	6091      	str	r1, [r2, #8]
 8000bc4:	4a28      	ldr	r2, [pc, #160]	@ (8000c68 <main+0xf8>)
 8000bc6:	492a      	ldr	r1, [pc, #168]	@ (8000c70 <main+0x100>)
 8000bc8:	60d1      	str	r1, [r2, #12]
 8000bca:	4a27      	ldr	r2, [pc, #156]	@ (8000c68 <main+0xf8>)
 8000bcc:	4929      	ldr	r1, [pc, #164]	@ (8000c74 <main+0x104>)
 8000bce:	6111      	str	r1, [r2, #16]
 8000bd0:	4a25      	ldr	r2, [pc, #148]	@ (8000c68 <main+0xf8>)
 8000bd2:	4929      	ldr	r1, [pc, #164]	@ (8000c78 <main+0x108>)
 8000bd4:	6151      	str	r1, [r2, #20]
 8000bd6:	4a24      	ldr	r2, [pc, #144]	@ (8000c68 <main+0xf8>)
 8000bd8:	4928      	ldr	r1, [pc, #160]	@ (8000c7c <main+0x10c>)
 8000bda:	6191      	str	r1, [r2, #24]
 8000bdc:	4a22      	ldr	r2, [pc, #136]	@ (8000c68 <main+0xf8>)
 8000bde:	61d3      	str	r3, [r2, #28]
				.spi_receive = spi_recv,
				.spi_transmit = spi_send,
				.delay_ms     = delay_ms,
				.mutex        = mutex
	};
	mcp23s17_init(&mcp);
 8000be0:	4821      	ldr	r0, [pc, #132]	@ (8000c68 <main+0xf8>)
 8000be2:	f007 fd37 	bl	8008654 <mcp23s17_init>


	h_sgtl5000.hi2c = &hi2c2;
 8000be6:	4b26      	ldr	r3, [pc, #152]	@ (8000c80 <main+0x110>)
 8000be8:	4a26      	ldr	r2, [pc, #152]	@ (8000c84 <main+0x114>)
 8000bea:	601a      	str	r2, [r3, #0]
	h_sgtl5000.dev_address = SGTL5000_DEVADDRESS;
 8000bec:	4b24      	ldr	r3, [pc, #144]	@ (8000c80 <main+0x110>)
 8000bee:	2214      	movs	r2, #20
 8000bf0:	809a      	strh	r2, [r3, #4]
	sgtl5000_init(&h_sgtl5000);
 8000bf2:	4823      	ldr	r0, [pc, #140]	@ (8000c80 <main+0x110>)
 8000bf4:	f009 fa5c 	bl	800a0b0 <sgtl5000_init>

	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *) sai_tx_dma_buffer, AUDIO_BUFFER_BYTES);
 8000bf8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bfc:	4922      	ldr	r1, [pc, #136]	@ (8000c88 <main+0x118>)
 8000bfe:	4818      	ldr	r0, [pc, #96]	@ (8000c60 <main+0xf0>)
 8000c00:	f004 fe8e 	bl	8005920 <HAL_SAI_Transmit_DMA>
	//  if (xTaskCreate(task_xpander, "xpander", 256, NULL, 3, NULL) != pdPASS)
	//    	{
	//    		printf("Error creating task xpander\r\n");
	//    		Error_Handler();
	//    	}
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000c04:	2300      	movs	r3, #0
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	2301      	movs	r3, #1
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c12:	491e      	ldr	r1, [pc, #120]	@ (8000c8c <main+0x11c>)
 8000c14:	481e      	ldr	r0, [pc, #120]	@ (8000c90 <main+0x120>)
 8000c16:	f008 f847 	bl	8008ca8 <xTaskCreate>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d004      	beq.n	8000c2a <main+0xba>
	{
		printf("Error creating task Shell\r\n");
 8000c20:	481c      	ldr	r0, [pc, #112]	@ (8000c94 <main+0x124>)
 8000c22:	f009 fe55 	bl	800a8d0 <puts>
		Error_Handler();
 8000c26:	f000 f8cb 	bl	8000dc0 <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	9301      	str	r3, [sp, #4]
 8000c2e:	2302      	movs	r3, #2
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	2300      	movs	r3, #0
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	4918      	ldr	r1, [pc, #96]	@ (8000c98 <main+0x128>)
 8000c38:	4818      	ldr	r0, [pc, #96]	@ (8000c9c <main+0x12c>)
 8000c3a:	f008 f835 	bl	8008ca8 <xTaskCreate>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d004      	beq.n	8000c4e <main+0xde>
	{
		printf("Error creating task LED\r\n");
 8000c44:	4816      	ldr	r0, [pc, #88]	@ (8000ca0 <main+0x130>)
 8000c46:	f009 fe43 	bl	800a8d0 <puts>
		Error_Handler();
 8000c4a:	f000 f8b9 	bl	8000dc0 <Error_Handler>
	}
	vTaskStartScheduler();
 8000c4e:	f008 f9b1 	bl	8008fb4 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000c52:	f7ff fce3 	bl	800061c <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000c56:	f007 fde8 	bl	800882a <osKernelStart>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */



	while (1)
 8000c5a:	bf00      	nop
 8000c5c:	e7fd      	b.n	8000c5a <main+0xea>
 8000c5e:	bf00      	nop
 8000c60:	20008710 	.word	0x20008710
 8000c64:	2000870c 	.word	0x2000870c
 8000c68:	200086e4 	.word	0x200086e4
 8000c6c:	08000919 	.word	0x08000919
 8000c70:	08000939 	.word	0x08000939
 8000c74:	08000981 	.word	0x08000981
 8000c78:	08000959 	.word	0x08000959
 8000c7c:	080009ad 	.word	0x080009ad
 8000c80:	20008704 	.word	0x20008704
 8000c84:	20000690 	.word	0x20000690
 8000c88:	200006e4 	.word	0x200006e4
 8000c8c:	0800bb40 	.word	0x0800bb40
 8000c90:	08000af9 	.word	0x08000af9
 8000c94:	0800bb48 	.word	0x0800bb48
 8000c98:	0800bb64 	.word	0x0800bb64
 8000c9c:	08000b55 	.word	0x08000b55
 8000ca0:	0800bb68 	.word	0x0800bb68

08000ca4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b096      	sub	sp, #88	@ 0x58
 8000ca8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	2244      	movs	r2, #68	@ 0x44
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f009 ff22 	bl	800aafc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb8:	463b      	mov	r3, r7
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cc6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cca:	f002 fa6d 	bl	80031a8 <HAL_PWREx_ControlVoltageScaling>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000cd4:	f000 f874 	bl	8000dc0 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000cd8:	2310      	movs	r3, #16
 8000cda:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8000ce4:	2370      	movs	r3, #112	@ 0x70
 8000ce6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000cec:	2301      	movs	r3, #1
 8000cee:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 20;
 8000cf4:	2314      	movs	r3, #20
 8000cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cf8:	2307      	movs	r3, #7
 8000cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000cfc:	2304      	movs	r3, #4
 8000cfe:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d00:	2302      	movs	r3, #2
 8000d02:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	f107 0314 	add.w	r3, r7, #20
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f002 fab3 	bl	8003274 <HAL_RCC_OscConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000d14:	f000 f854 	bl	8000dc0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d18:	230f      	movs	r3, #15
 8000d1a:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d2c:	463b      	mov	r3, r7
 8000d2e:	2104      	movs	r1, #4
 8000d30:	4618      	mov	r0, r3
 8000d32:	f002 fe7b 	bl	8003a2c <HAL_RCC_ClockConfig>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000d3c:	f000 f840 	bl	8000dc0 <Error_Handler>
	}
}
 8000d40:	bf00      	nop
 8000d42:	3758      	adds	r7, #88	@ 0x58
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b0a2      	sub	sp, #136	@ 0x88
 8000d4c:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d4e:	463b      	mov	r3, r7
 8000d50:	2288      	movs	r2, #136	@ 0x88
 8000d52:	2100      	movs	r1, #0
 8000d54:	4618      	mov	r0, r3
 8000d56:	f009 fed1 	bl	800aafc <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000d5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d5e:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI2;
 8000d60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d64:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8000d66:	2301      	movs	r3, #1
 8000d68:	623b      	str	r3, [r7, #32]
	PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInit.PLLSAI2.PLLSAI2N = 26;
 8000d6e:	231a      	movs	r3, #26
 8000d70:	62bb      	str	r3, [r7, #40]	@ 0x28
	PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 8000d72:	2311      	movs	r3, #17
 8000d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8000d76:	2302      	movs	r3, #2
 8000d78:	633b      	str	r3, [r7, #48]	@ 0x30
	PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8000d7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d7e:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d80:	463b      	mov	r3, r7
 8000d82:	4618      	mov	r0, r3
 8000d84:	f003 f8a8 	bl	8003ed8 <HAL_RCCEx_PeriphCLKConfig>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <PeriphCommonClock_Config+0x4a>
	{
		Error_Handler();
 8000d8e:	f000 f817 	bl	8000dc0 <Error_Handler>
	}
}
 8000d92:	bf00      	nop
 8000d94:	3788      	adds	r7, #136	@ 0x88
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
	...

08000d9c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a04      	ldr	r2, [pc, #16]	@ (8000dbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d101      	bne.n	8000db2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000dae:	f000 fd1f 	bl	80017f0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40001000 	.word	0x40001000

08000dc0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc4:	b672      	cpsid	i
}
 8000dc6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <Error_Handler+0x8>

08000dcc <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000dd0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8000e80 <MX_SAI2_Init+0xb4>)
 8000dd4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000dd6:	4b29      	ldr	r3, [pc, #164]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ddc:	4b27      	ldr	r3, [pc, #156]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000de2:	4b26      	ldr	r3, [pc, #152]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000de8:	4b24      	ldr	r3, [pc, #144]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dee:	4b23      	ldr	r3, [pc, #140]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000df4:	4b21      	ldr	r3, [pc, #132]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000df6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000dfa:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8000dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e02:	4b1e      	ldr	r3, [pc, #120]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e08:	4b1c      	ldr	r3, [pc, #112]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e14:	2302      	movs	r3, #2
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4818      	ldr	r0, [pc, #96]	@ (8000e7c <MX_SAI2_Init+0xb0>)
 8000e1c:	f004 fb76 	bl	800550c <HAL_SAI_InitProtocol>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000e26:	f7ff ffcb 	bl	8000dc0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000e2a:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e2c:	4a16      	ldr	r2, [pc, #88]	@ (8000e88 <MX_SAI2_Init+0xbc>)
 8000e2e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e30:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e32:	2203      	movs	r2, #3
 8000e34:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e36:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e54:	4b0b      	ldr	r3, [pc, #44]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e60:	2302      	movs	r3, #2
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <MX_SAI2_Init+0xb8>)
 8000e68:	f004 fb50 	bl	800550c <HAL_SAI_InitProtocol>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000e72:	f7ff ffa5 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20008710 	.word	0x20008710
 8000e80:	40015804 	.word	0x40015804
 8000e84:	20008794 	.word	0x20008794
 8000e88:	40015824 	.word	0x40015824

08000e8c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a64      	ldr	r2, [pc, #400]	@ (800102c <HAL_SAI_MspInit+0x1a0>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d15e      	bne.n	8000f5c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000e9e:	4b64      	ldr	r3, [pc, #400]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d113      	bne.n	8000ece <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000ea6:	4b63      	ldr	r3, [pc, #396]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eaa:	4a62      	ldr	r2, [pc, #392]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000eac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000eb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000eb2:	4b60      	ldr	r3, [pc, #384]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2105      	movs	r1, #5
 8000ec2:	204b      	movs	r0, #75	@ 0x4b
 8000ec4:	f000 fd90 	bl	80019e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000ec8:	204b      	movs	r0, #75	@ 0x4b
 8000eca:	f000 fda9 	bl	8001a20 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000ece:	4b58      	ldr	r3, [pc, #352]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	4a56      	ldr	r2, [pc, #344]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000ed6:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ed8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000eea:	230d      	movs	r3, #13
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4850      	ldr	r0, [pc, #320]	@ (8001038 <HAL_SAI_MspInit+0x1ac>)
 8000ef6:	f001 f817 	bl	8001f28 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000efa:	4b50      	ldr	r3, [pc, #320]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000efc:	4a50      	ldr	r2, [pc, #320]	@ (8001040 <HAL_SAI_MspInit+0x1b4>)
 8000efe:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000f00:	4b4e      	ldr	r3, [pc, #312]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f06:	4b4d      	ldr	r3, [pc, #308]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f08:	2210      	movs	r2, #16
 8000f0a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000f12:	4b4a      	ldr	r3, [pc, #296]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f14:	2280      	movs	r2, #128	@ 0x80
 8000f16:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f18:	4b48      	ldr	r3, [pc, #288]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f1e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f20:	4b46      	ldr	r3, [pc, #280]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f26:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000f28:	4b44      	ldr	r3, [pc, #272]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f2a:	2220      	movs	r2, #32
 8000f2c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000f2e:	4b43      	ldr	r3, [pc, #268]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000f34:	4841      	ldr	r0, [pc, #260]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f36:	f000 fd81 	bl	8001a3c <HAL_DMA_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000f40:	f7ff ff3e 	bl	8000dc0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a3d      	ldr	r2, [pc, #244]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f48:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f4a:	4a3c      	ldr	r2, [pc, #240]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a3a      	ldr	r2, [pc, #232]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f54:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f56:	4a39      	ldr	r2, [pc, #228]	@ (800103c <HAL_SAI_MspInit+0x1b0>)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a38      	ldr	r2, [pc, #224]	@ (8001044 <HAL_SAI_MspInit+0x1b8>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d15e      	bne.n	8001024 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000f66:	4b32      	ldr	r3, [pc, #200]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d113      	bne.n	8000f96 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000f6e:	4b31      	ldr	r3, [pc, #196]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f72:	4a30      	ldr	r2, [pc, #192]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000f74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001034 <HAL_SAI_MspInit+0x1a8>)
 8000f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2105      	movs	r1, #5
 8000f8a:	204b      	movs	r0, #75	@ 0x4b
 8000f8c:	f000 fd2c 	bl	80019e8 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000f90:	204b      	movs	r0, #75	@ 0x4b
 8000f92:	f000 fd45 	bl	8001a20 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000f96:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	4a24      	ldr	r2, [pc, #144]	@ (8001030 <HAL_SAI_MspInit+0x1a4>)
 8000f9e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fb2:	230d      	movs	r3, #13
 8000fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4822      	ldr	r0, [pc, #136]	@ (8001048 <HAL_SAI_MspInit+0x1bc>)
 8000fbe:	f000 ffb3 	bl	8001f28 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000fc2:	4b22      	ldr	r3, [pc, #136]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <HAL_SAI_MspInit+0x1c4>)
 8000fc6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000fc8:	4b20      	ldr	r3, [pc, #128]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fce:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fdc:	2280      	movs	r2, #128	@ 0x80
 8000fde:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fe6:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fe8:	4b18      	ldr	r3, [pc, #96]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000fea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fee:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000ff0:	4b16      	ldr	r3, [pc, #88]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000ff2:	2220      	movs	r2, #32
 8000ff4:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000ffc:	4813      	ldr	r0, [pc, #76]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8000ffe:	f000 fd1d 	bl	8001a3c <HAL_DMA_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001008:	f7ff feda 	bl	8000dc0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a0f      	ldr	r2, [pc, #60]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8001010:	671a      	str	r2, [r3, #112]	@ 0x70
 8001012:	4a0e      	ldr	r2, [pc, #56]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a0c      	ldr	r2, [pc, #48]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 800101c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800101e:	4a0b      	ldr	r2, [pc, #44]	@ (800104c <HAL_SAI_MspInit+0x1c0>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001024:	bf00      	nop
 8001026:	3728      	adds	r7, #40	@ 0x28
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40015804 	.word	0x40015804
 8001030:	200088a8 	.word	0x200088a8
 8001034:	40021000 	.word	0x40021000
 8001038:	48000400 	.word	0x48000400
 800103c:	20008818 	.word	0x20008818
 8001040:	4002006c 	.word	0x4002006c
 8001044:	40015824 	.word	0x40015824
 8001048:	48000800 	.word	0x48000800
 800104c:	20008860 	.word	0x20008860
 8001050:	40020080 	.word	0x40020080

08001054 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_SPI3_Init+0x74>)
 800105a:	4a1c      	ldr	r2, [pc, #112]	@ (80010cc <MX_SPI3_Init+0x78>)
 800105c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001060:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001064:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800106c:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_SPI3_Init+0x74>)
 800106e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001072:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001076:	2200      	movs	r2, #0
 8001078:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_SPI3_Init+0x74>)
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001082:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001086:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_SPI3_Init+0x74>)
 800108a:	2210      	movs	r2, #16
 800108c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_SPI3_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <MX_SPI3_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80010a0:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_SPI3_Init+0x74>)
 80010a2:	2207      	movs	r2, #7
 80010a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <MX_SPI3_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010ac:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <MX_SPI3_Init+0x74>)
 80010ae:	2208      	movs	r2, #8
 80010b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_SPI3_Init+0x74>)
 80010b4:	f005 f8e9 	bl	800628a <HAL_SPI_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80010be:	f7ff fe7f 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200088ac 	.word	0x200088ac
 80010cc:	40003c00 	.word	0x40003c00

080010d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	@ 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <HAL_SPI_MspInit+0xb4>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d144      	bne.n	800117c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010f2:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 80010f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f6:	4a24      	ldr	r2, [pc, #144]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 80010f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80010fe:	4b22      	ldr	r3, [pc, #136]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001102:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	4a1e      	ldr	r2, [pc, #120]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001122:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a18      	ldr	r2, [pc, #96]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001128:	f043 0302 	orr.w	r3, r3, #2
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <HAL_SPI_MspInit+0xb8>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800113a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800113e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	2302      	movs	r3, #2
 8001142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800114c:	2306      	movs	r3, #6
 800114e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	4619      	mov	r1, r3
 8001156:	480d      	ldr	r0, [pc, #52]	@ (800118c <HAL_SPI_MspInit+0xbc>)
 8001158:	f000 fee6 	bl	8001f28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800115c:	2320      	movs	r3, #32
 800115e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001160:	2302      	movs	r3, #2
 8001162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001168:	2303      	movs	r3, #3
 800116a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800116c:	2306      	movs	r3, #6
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	@ (8001190 <HAL_SPI_MspInit+0xc0>)
 8001178:	f000 fed6 	bl	8001f28 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	@ 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40003c00 	.word	0x40003c00
 8001188:	40021000 	.word	0x40021000
 800118c:	48000800 	.word	0x48000800
 8001190:	48000400 	.word	0x48000400

08001194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119a:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <HAL_MspInit+0x4c>)
 800119c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119e:	4a10      	ldr	r2, [pc, #64]	@ (80011e0 <HAL_MspInit+0x4c>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <HAL_MspInit+0x4c>)
 80011a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <HAL_MspInit+0x4c>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b6:	4a0a      	ldr	r2, [pc, #40]	@ (80011e0 <HAL_MspInit+0x4c>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <HAL_MspInit+0x4c>)
 80011c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	210f      	movs	r1, #15
 80011ce:	f06f 0001 	mvn.w	r0, #1
 80011d2:	f000 fc09 	bl	80019e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000

080011e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08e      	sub	sp, #56	@ 0x38
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80011ec:	2300      	movs	r3, #0
 80011ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011f2:	4b34      	ldr	r3, [pc, #208]	@ (80012c4 <HAL_InitTick+0xe0>)
 80011f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f6:	4a33      	ldr	r2, [pc, #204]	@ (80012c4 <HAL_InitTick+0xe0>)
 80011f8:	f043 0310 	orr.w	r3, r3, #16
 80011fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fe:	4b31      	ldr	r3, [pc, #196]	@ (80012c4 <HAL_InitTick+0xe0>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	f003 0310 	and.w	r3, r3, #16
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800120a:	f107 0210 	add.w	r2, r7, #16
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4611      	mov	r1, r2
 8001214:	4618      	mov	r0, r3
 8001216:	f002 fdcd 	bl	8003db4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800121e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001220:	2b00      	cmp	r3, #0
 8001222:	d103      	bne.n	800122c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001224:	f002 fd9a 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8001228:	6378      	str	r0, [r7, #52]	@ 0x34
 800122a:	e004      	b.n	8001236 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800122c:	f002 fd96 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8001230:	4603      	mov	r3, r0
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001238:	4a23      	ldr	r2, [pc, #140]	@ (80012c8 <HAL_InitTick+0xe4>)
 800123a:	fba2 2303 	umull	r2, r3, r2, r3
 800123e:	0c9b      	lsrs	r3, r3, #18
 8001240:	3b01      	subs	r3, #1
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001244:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <HAL_InitTick+0xe8>)
 8001246:	4a22      	ldr	r2, [pc, #136]	@ (80012d0 <HAL_InitTick+0xec>)
 8001248:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800124a:	4b20      	ldr	r3, [pc, #128]	@ (80012cc <HAL_InitTick+0xe8>)
 800124c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001250:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001252:	4a1e      	ldr	r2, [pc, #120]	@ (80012cc <HAL_InitTick+0xe8>)
 8001254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001256:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001258:	4b1c      	ldr	r3, [pc, #112]	@ (80012cc <HAL_InitTick+0xe8>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_InitTick+0xe8>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b19      	ldr	r3, [pc, #100]	@ (80012cc <HAL_InitTick+0xe8>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800126a:	4818      	ldr	r0, [pc, #96]	@ (80012cc <HAL_InitTick+0xe8>)
 800126c:	f005 fdaa 	bl	8006dc4 <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001276:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800127a:	2b00      	cmp	r3, #0
 800127c:	d11b      	bne.n	80012b6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800127e:	4813      	ldr	r0, [pc, #76]	@ (80012cc <HAL_InitTick+0xe8>)
 8001280:	f005 fe02 	bl	8006e88 <HAL_TIM_Base_Start_IT>
 8001284:	4603      	mov	r3, r0
 8001286:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800128a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800128e:	2b00      	cmp	r3, #0
 8001290:	d111      	bne.n	80012b6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001292:	2036      	movs	r0, #54	@ 0x36
 8001294:	f000 fbc4 	bl	8001a20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b0f      	cmp	r3, #15
 800129c:	d808      	bhi.n	80012b0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800129e:	2200      	movs	r2, #0
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	2036      	movs	r0, #54	@ 0x36
 80012a4:	f000 fba0 	bl	80019e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012a8:	4a0a      	ldr	r2, [pc, #40]	@ (80012d4 <HAL_InitTick+0xf0>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e002      	b.n	80012b6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80012b6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3738      	adds	r7, #56	@ 0x38
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000
 80012c8:	431bde83 	.word	0x431bde83
 80012cc:	20008910 	.word	0x20008910
 80012d0:	40001000 	.word	0x40001000
 80012d4:	20000368 	.word	0x20000368

080012d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <NMI_Handler+0x4>

080012e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <HardFault_Handler+0x4>

080012e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <MemManage_Handler+0x4>

080012f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <BusFault_Handler+0x4>

080012f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <UsageFault_Handler+0x4>

08001300 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
	...

08001310 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001314:	4802      	ldr	r0, [pc, #8]	@ (8001320 <DMA1_Channel6_IRQHandler+0x10>)
 8001316:	f000 fd28 	bl	8001d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20008818 	.word	0x20008818

08001324 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001328:	4802      	ldr	r0, [pc, #8]	@ (8001334 <DMA1_Channel7_IRQHandler+0x10>)
 800132a:	f000 fd1e 	bl	8001d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20008860 	.word	0x20008860

08001338 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800133c:	4802      	ldr	r0, [pc, #8]	@ (8001348 <TIM6_DAC_IRQHandler+0x10>)
 800133e:	f005 fe13 	bl	8006f68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20008910 	.word	0x20008910

0800134c <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <SAI2_IRQHandler+0x14>)
 8001352:	f004 fb95 	bl	8005a80 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001356:	4803      	ldr	r0, [pc, #12]	@ (8001364 <SAI2_IRQHandler+0x18>)
 8001358:	f004 fb92 	bl	8005a80 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20008710 	.word	0x20008710
 8001364:	20008794 	.word	0x20008794

08001368 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	e00a      	b.n	8001390 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800137a:	f3af 8000 	nop.w
 800137e:	4601      	mov	r1, r0
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	60ba      	str	r2, [r7, #8]
 8001386:	b2ca      	uxtb	r2, r1
 8001388:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	3301      	adds	r3, #1
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	697a      	ldr	r2, [r7, #20]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	429a      	cmp	r2, r3
 8001396:	dbf0      	blt.n	800137a <_read+0x12>
  }

  return len;
 8001398:	687b      	ldr	r3, [r7, #4]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	e009      	b.n	80013c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	60ba      	str	r2, [r7, #8]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fa71 	bl	80008a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3301      	adds	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	dbf1      	blt.n	80013b4 <_write+0x12>
  }
  return len;
 80013d0:	687b      	ldr	r3, [r7, #4]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <_close>:

int _close(int file)
{
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001402:	605a      	str	r2, [r3, #4]
  return 0;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <_isatty>:

int _isatty(int file)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800141a:	2301      	movs	r3, #1
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
	...

08001444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800144c:	4a14      	ldr	r2, [pc, #80]	@ (80014a0 <_sbrk+0x5c>)
 800144e:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <_sbrk+0x60>)
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <_sbrk+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d102      	bne.n	8001466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <_sbrk+0x64>)
 8001462:	4a12      	ldr	r2, [pc, #72]	@ (80014ac <_sbrk+0x68>)
 8001464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <_sbrk+0x64>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	429a      	cmp	r2, r3
 8001472:	d207      	bcs.n	8001484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001474:	f009 fbee 	bl	800ac54 <__errno>
 8001478:	4603      	mov	r3, r0
 800147a:	220c      	movs	r2, #12
 800147c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001482:	e009      	b.n	8001498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <_sbrk+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800148a:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <_sbrk+0x64>)
 8001494:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20018000 	.word	0x20018000
 80014a4:	00000400 	.word	0x00000400
 80014a8:	2000895c 	.word	0x2000895c
 80014ac:	2000df90 	.word	0x2000df90

080014b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <SystemInit+0x20>)
 80014b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ba:	4a05      	ldr	r2, [pc, #20]	@ (80014d0 <SystemInit+0x20>)
 80014bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <MX_USART2_UART_Init+0x5c>)
 80014dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014e6:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART2_UART_Init+0x58>)
 80014fa:	220c      	movs	r2, #12
 80014fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART2_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_USART2_UART_Init+0x58>)
 8001518:	f005 ff1a 	bl	8007350 <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001522:	f7ff fc4d 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20008960 	.word	0x20008960
 8001530:	40004400 	.word	0x40004400

08001534 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b0ac      	sub	sp, #176	@ 0xb0
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2288      	movs	r2, #136	@ 0x88
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f009 fad1 	bl	800aafc <memset>
  if(uartHandle->Instance==USART2)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a21      	ldr	r2, [pc, #132]	@ (80015e4 <HAL_UART_MspInit+0xb0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d13b      	bne.n	80015dc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001564:	2302      	movs	r3, #2
 8001566:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001568:	2300      	movs	r3, #0
 800156a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4618      	mov	r0, r3
 8001572:	f002 fcb1 	bl	8003ed8 <HAL_RCCEx_PeriphCLKConfig>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800157c:	f7ff fc20 	bl	8000dc0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001580:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	4a18      	ldr	r2, [pc, #96]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 8001586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800158a:	6593      	str	r3, [r2, #88]	@ 0x58
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 800158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 800159a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159c:	4a12      	ldr	r2, [pc, #72]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a4:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <HAL_UART_MspInit+0xb4>)
 80015a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015b0:	230c      	movs	r3, #12
 80015b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	2303      	movs	r3, #3
 80015c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c8:	2307      	movs	r3, #7
 80015ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015d2:	4619      	mov	r1, r3
 80015d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d8:	f000 fca6 	bl	8001f28 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015dc:	bf00      	nop
 80015de:	37b0      	adds	r7, #176	@ 0xb0
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40004400 	.word	0x40004400
 80015e8:	40021000 	.word	0x40021000

080015ec <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80015f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015fa:	2206      	movs	r2, #6
 80015fc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001600:	2202      	movs	r2, #2
 8001602:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001604:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001606:	2202      	movs	r2, #2
 8001608:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001612:	2200      	movs	r2, #0
 8001614:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001624:	2200      	movs	r2, #0
 8001626:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800162a:	2200      	movs	r2, #0
 800162c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001630:	f001 fc79 	bl	8002f26 <HAL_PCD_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800163a:	f7ff fbc1 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200089e8 	.word	0x200089e8

08001648 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b0ac      	sub	sp, #176	@ 0xb0
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2288      	movs	r2, #136	@ 0x88
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f009 fa47 	bl	800aafc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001676:	d16b      	bne.n	8001750 <HAL_PCD_MspInit+0x108>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001678:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800167c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800167e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001682:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001686:	2301      	movs	r3, #1
 8001688:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800168a:	2301      	movs	r3, #1
 800168c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800168e:	230c      	movs	r3, #12
 8001690:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001692:	2311      	movs	r3, #17
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001696:	2302      	movs	r3, #2
 8001698:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800169a:	2302      	movs	r3, #2
 800169c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800169e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016a2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4618      	mov	r0, r3
 80016aa:	f002 fc15 	bl	8003ed8 <HAL_RCCEx_PeriphCLKConfig>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80016b4:	f7ff fb84 	bl	8000dc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b8:	4b27      	ldr	r3, [pc, #156]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016bc:	4a26      	ldr	r2, [pc, #152]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c4:	4b24      	ldr	r3, [pc, #144]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80016d0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80016d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d8:	2302      	movs	r3, #2
 80016da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016ea:	230a      	movs	r3, #10
 80016ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f4:	4619      	mov	r1, r3
 80016f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016fa:	f000 fc15 	bl	8001f28 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80016fe:	4b16      	ldr	r3, [pc, #88]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	4a15      	ldr	r2, [pc, #84]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800170a:	4b13      	ldr	r3, [pc, #76]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800171a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d114      	bne.n	800174c <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001722:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001726:	4a0c      	ldr	r2, [pc, #48]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800172c:	6593      	str	r3, [r2, #88]	@ 0x58
 800172e:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800173a:	f001 fd8b 	bl	8003254 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800173e:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001742:	4a05      	ldr	r2, [pc, #20]	@ (8001758 <HAL_PCD_MspInit+0x110>)
 8001744:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001748:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800174a:	e001      	b.n	8001750 <HAL_PCD_MspInit+0x108>
      HAL_PWREx_EnableVddUSB();
 800174c:	f001 fd82 	bl	8003254 <HAL_PWREx_EnableVddUSB>
}
 8001750:	bf00      	nop
 8001752:	37b0      	adds	r7, #176	@ 0xb0
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40021000 	.word	0x40021000

0800175c <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 800175c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001794 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001760:	f7ff fea6 	bl	80014b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <LoopForever+0x6>)
  ldr r1, =_edata
 8001766:	490d      	ldr	r1, [pc, #52]	@ (800179c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001768:	4a0d      	ldr	r2, [pc, #52]	@ (80017a0 <LoopForever+0xe>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a0a      	ldr	r2, [pc, #40]	@ (80017a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800177c:	4c0a      	ldr	r4, [pc, #40]	@ (80017a8 <LoopForever+0x16>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178a:	f009 fa69 	bl	800ac60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800178e:	f7ff f9ef 	bl	8000b70 <main>

08001792 <LoopForever>:

LoopForever:
    b LoopForever
 8001792:	e7fe      	b.n	8001792 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001794:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 80017a0:	0800bdac 	.word	0x0800bdac
  ldr r2, =_sbss
 80017a4:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 80017a8:	2000df90 	.word	0x2000df90

080017ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC1_2_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <HAL_Init+0x3c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a0b      	ldr	r2, [pc, #44]	@ (80017ec <HAL_Init+0x3c>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c6:	2003      	movs	r0, #3
 80017c8:	f000 f903 	bl	80019d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017cc:	200f      	movs	r0, #15
 80017ce:	f7ff fd09 	bl	80011e4 <HAL_InitTick>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	71fb      	strb	r3, [r7, #7]
 80017dc:	e001      	b.n	80017e2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017de:	f7ff fcd9 	bl	8001194 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017e2:	79fb      	ldrb	r3, [r7, #7]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40022000 	.word	0x40022000

080017f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <HAL_IncTick+0x20>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <HAL_IncTick+0x24>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4413      	add	r3, r2
 8001800:	4a04      	ldr	r2, [pc, #16]	@ (8001814 <HAL_IncTick+0x24>)
 8001802:	6013      	str	r3, [r2, #0]
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	2000036c 	.word	0x2000036c
 8001814:	20008ecc 	.word	0x20008ecc

08001818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return uwTick;
 800181c:	4b03      	ldr	r3, [pc, #12]	@ (800182c <HAL_GetTick+0x14>)
 800181e:	681b      	ldr	r3, [r3, #0]
}
 8001820:	4618      	mov	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	20008ecc 	.word	0x20008ecc

08001830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001838:	f7ff ffee 	bl	8001818 <HAL_GetTick>
 800183c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001848:	d005      	beq.n	8001856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <HAL_Delay+0x44>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	461a      	mov	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	4413      	add	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001856:	bf00      	nop
 8001858:	f7ff ffde 	bl	8001818 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	429a      	cmp	r2, r3
 8001866:	d8f7      	bhi.n	8001858 <HAL_Delay+0x28>
  {
  }
}
 8001868:	bf00      	nop
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	2000036c 	.word	0x2000036c

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	@ (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4907      	ldr	r1, [pc, #28]	@ (8001914 <__NVIC_EnableIRQ+0x38>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	e000e100 	.word	0xe000e100

08001918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	6039      	str	r1, [r7, #0]
 8001922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	2b00      	cmp	r3, #0
 800192a:	db0a      	blt.n	8001942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	b2da      	uxtb	r2, r3
 8001930:	490c      	ldr	r1, [pc, #48]	@ (8001964 <__NVIC_SetPriority+0x4c>)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	0112      	lsls	r2, r2, #4
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	440b      	add	r3, r1
 800193c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001940:	e00a      	b.n	8001958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	b2da      	uxtb	r2, r3
 8001946:	4908      	ldr	r1, [pc, #32]	@ (8001968 <__NVIC_SetPriority+0x50>)
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	3b04      	subs	r3, #4
 8001950:	0112      	lsls	r2, r2, #4
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	440b      	add	r3, r1
 8001956:	761a      	strb	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800196c:	b480      	push	{r7}
 800196e:	b089      	sub	sp, #36	@ 0x24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f1c3 0307 	rsb	r3, r3, #7
 8001986:	2b04      	cmp	r3, #4
 8001988:	bf28      	it	cs
 800198a:	2304      	movcs	r3, #4
 800198c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3304      	adds	r3, #4
 8001992:	2b06      	cmp	r3, #6
 8001994:	d902      	bls.n	800199c <NVIC_EncodePriority+0x30>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3b03      	subs	r3, #3
 800199a:	e000      	b.n	800199e <NVIC_EncodePriority+0x32>
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43da      	mvns	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	401a      	ands	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	43d9      	mvns	r1, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	4313      	orrs	r3, r2
         );
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3724      	adds	r7, #36	@ 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ff4c 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019fa:	f7ff ff61 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 80019fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	6978      	ldr	r0, [r7, #20]
 8001a06:	f7ff ffb1 	bl	800196c <NVIC_EncodePriority>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a10:	4611      	mov	r1, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ff80 	bl	8001918 <__NVIC_SetPriority>
}
 8001a18:	bf00      	nop
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff ff54 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e098      	b.n	8001b80 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	4b4d      	ldr	r3, [pc, #308]	@ (8001b8c <HAL_DMA_Init+0x150>)
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d80f      	bhi.n	8001a7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b4b      	ldr	r3, [pc, #300]	@ (8001b90 <HAL_DMA_Init+0x154>)
 8001a62:	4413      	add	r3, r2
 8001a64:	4a4b      	ldr	r2, [pc, #300]	@ (8001b94 <HAL_DMA_Init+0x158>)
 8001a66:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6a:	091b      	lsrs	r3, r3, #4
 8001a6c:	009a      	lsls	r2, r3, #2
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a48      	ldr	r2, [pc, #288]	@ (8001b98 <HAL_DMA_Init+0x15c>)
 8001a76:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a78:	e00e      	b.n	8001a98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4b46      	ldr	r3, [pc, #280]	@ (8001b9c <HAL_DMA_Init+0x160>)
 8001a82:	4413      	add	r3, r2
 8001a84:	4a43      	ldr	r2, [pc, #268]	@ (8001b94 <HAL_DMA_Init+0x158>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	091b      	lsrs	r3, r3, #4
 8001a8c:	009a      	lsls	r2, r3, #2
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a42      	ldr	r2, [pc, #264]	@ (8001ba0 <HAL_DMA_Init+0x164>)
 8001a96:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ab2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001af2:	d039      	beq.n	8001b68 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	4a27      	ldr	r2, [pc, #156]	@ (8001b98 <HAL_DMA_Init+0x15c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d11a      	bne.n	8001b34 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001afe:	4b29      	ldr	r3, [pc, #164]	@ (8001ba4 <HAL_DMA_Init+0x168>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b06:	f003 031c 	and.w	r3, r3, #28
 8001b0a:	210f      	movs	r1, #15
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	4924      	ldr	r1, [pc, #144]	@ (8001ba4 <HAL_DMA_Init+0x168>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001b18:	4b22      	ldr	r3, [pc, #136]	@ (8001ba4 <HAL_DMA_Init+0x168>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6859      	ldr	r1, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b24:	f003 031c 	and.w	r3, r3, #28
 8001b28:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2c:	491d      	ldr	r1, [pc, #116]	@ (8001ba4 <HAL_DMA_Init+0x168>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]
 8001b32:	e019      	b.n	8001b68 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001b34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <HAL_DMA_Init+0x16c>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3c:	f003 031c 	and.w	r3, r3, #28
 8001b40:	210f      	movs	r1, #15
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43db      	mvns	r3, r3
 8001b48:	4917      	ldr	r1, [pc, #92]	@ (8001ba8 <HAL_DMA_Init+0x16c>)
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001b4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <HAL_DMA_Init+0x16c>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6859      	ldr	r1, [r3, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f003 031c 	and.w	r3, r3, #28
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	4911      	ldr	r1, [pc, #68]	@ (8001ba8 <HAL_DMA_Init+0x16c>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	40020407 	.word	0x40020407
 8001b90:	bffdfff8 	.word	0xbffdfff8
 8001b94:	cccccccd 	.word	0xcccccccd
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	bffdfbf8 	.word	0xbffdfbf8
 8001ba0:	40020400 	.word	0x40020400
 8001ba4:	400200a8 	.word	0x400200a8
 8001ba8:	400204a8 	.word	0x400204a8

08001bac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d101      	bne.n	8001bcc <HAL_DMA_Start_IT+0x20>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e04b      	b.n	8001c64 <HAL_DMA_Start_IT+0xb8>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d13a      	bne.n	8001c56 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2200      	movs	r2, #0
 8001bec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f022 0201 	bic.w	r2, r2, #1
 8001bfc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	68b9      	ldr	r1, [r7, #8]
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f000 f95f 	bl	8001ec8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d008      	beq.n	8001c24 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 020e 	orr.w	r2, r2, #14
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e00f      	b.n	8001c44 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0204 	bic.w	r2, r2, #4
 8001c32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 020a 	orr.w	r2, r2, #10
 8001c42:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f042 0201 	orr.w	r2, r2, #1
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	e005      	b.n	8001c62 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d008      	beq.n	8001c96 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2204      	movs	r2, #4
 8001c88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e022      	b.n	8001cdc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 020e 	bic.w	r2, r2, #14
 8001ca4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f022 0201 	bic.w	r2, r2, #1
 8001cb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cba:	f003 021c 	and.w	r2, r3, #28
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d005      	beq.n	8001d0c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2204      	movs	r2, #4
 8001d04:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e029      	b.n	8001d60 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 020e 	bic.w	r2, r2, #14
 8001d1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0201 	bic.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d30:	f003 021c 	and.w	r2, r3, #28
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	2101      	movs	r1, #1
 8001d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	4798      	blx	r3
    }
  }
  return status;
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b084      	sub	sp, #16
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	f003 031c 	and.w	r3, r3, #28
 8001d8a:	2204      	movs	r2, #4
 8001d8c:	409a      	lsls	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d026      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x7a>
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d021      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0320 	and.w	r3, r3, #32
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d107      	bne.n	8001dbe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0204 	bic.w	r2, r2, #4
 8001dbc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc2:	f003 021c 	and.w	r2, r3, #28
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	2104      	movs	r1, #4
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d071      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001de2:	e06c      	b.n	8001ebe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de8:	f003 031c 	and.w	r3, r3, #28
 8001dec:	2202      	movs	r2, #2
 8001dee:	409a      	lsls	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d02e      	beq.n	8001e56 <HAL_DMA_IRQHandler+0xec>
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d029      	beq.n	8001e56 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0320 	and.w	r3, r3, #32
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10b      	bne.n	8001e28 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 020a 	bic.w	r2, r2, #10
 8001e1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2c:	f003 021c 	and.w	r2, r3, #28
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	2102      	movs	r1, #2
 8001e36:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d038      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001e54:	e033      	b.n	8001ebe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	f003 031c 	and.w	r3, r3, #28
 8001e5e:	2208      	movs	r2, #8
 8001e60:	409a      	lsls	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d02a      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x156>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	f003 0308 	and.w	r3, r3, #8
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d025      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f022 020e 	bic.w	r2, r2, #14
 8001e82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e88:	f003 021c 	and.w	r2, r3, #28
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d004      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
}
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
 8001ed4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	f003 021c 	and.w	r2, r3, #28
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b10      	cmp	r3, #16
 8001ef8:	d108      	bne.n	8001f0c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f0a:	e007      	b.n	8001f1c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	60da      	str	r2, [r3, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f36:	e17f      	b.n	8002238 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	fa01 f303 	lsl.w	r3, r1, r3
 8001f44:	4013      	ands	r3, r2
 8001f46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 8171 	beq.w	8002232 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d005      	beq.n	8001f68 <HAL_GPIO_Init+0x40>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d130      	bne.n	8001fca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	2203      	movs	r2, #3
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4013      	ands	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	f003 0201 	and.w	r2, r3, #1
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d118      	bne.n	8002008 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001fdc:	2201      	movs	r2, #1
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	08db      	lsrs	r3, r3, #3
 8001ff2:	f003 0201 	and.w	r2, r3, #1
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	2b03      	cmp	r3, #3
 8002012:	d017      	beq.n	8002044 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	2203      	movs	r2, #3
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4013      	ands	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d123      	bne.n	8002098 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	08da      	lsrs	r2, r3, #3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3208      	adds	r2, #8
 8002058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f003 0307 	and.w	r3, r3, #7
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	220f      	movs	r2, #15
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	08da      	lsrs	r2, r3, #3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3208      	adds	r2, #8
 8002092:	6939      	ldr	r1, [r7, #16]
 8002094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	2203      	movs	r2, #3
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4013      	ands	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0203 	and.w	r2, r3, #3
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 80ac 	beq.w	8002232 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020da:	4b5f      	ldr	r3, [pc, #380]	@ (8002258 <HAL_GPIO_Init+0x330>)
 80020dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020de:	4a5e      	ldr	r2, [pc, #376]	@ (8002258 <HAL_GPIO_Init+0x330>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80020e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002258 <HAL_GPIO_Init+0x330>)
 80020e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020f2:	4a5a      	ldr	r2, [pc, #360]	@ (800225c <HAL_GPIO_Init+0x334>)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	3302      	adds	r3, #2
 80020fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	220f      	movs	r2, #15
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800211c:	d025      	beq.n	800216a <HAL_GPIO_Init+0x242>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a4f      	ldr	r2, [pc, #316]	@ (8002260 <HAL_GPIO_Init+0x338>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d01f      	beq.n	8002166 <HAL_GPIO_Init+0x23e>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4e      	ldr	r2, [pc, #312]	@ (8002264 <HAL_GPIO_Init+0x33c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d019      	beq.n	8002162 <HAL_GPIO_Init+0x23a>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a4d      	ldr	r2, [pc, #308]	@ (8002268 <HAL_GPIO_Init+0x340>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d013      	beq.n	800215e <HAL_GPIO_Init+0x236>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a4c      	ldr	r2, [pc, #304]	@ (800226c <HAL_GPIO_Init+0x344>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00d      	beq.n	800215a <HAL_GPIO_Init+0x232>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a4b      	ldr	r2, [pc, #300]	@ (8002270 <HAL_GPIO_Init+0x348>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d007      	beq.n	8002156 <HAL_GPIO_Init+0x22e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a4a      	ldr	r2, [pc, #296]	@ (8002274 <HAL_GPIO_Init+0x34c>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d101      	bne.n	8002152 <HAL_GPIO_Init+0x22a>
 800214e:	2306      	movs	r3, #6
 8002150:	e00c      	b.n	800216c <HAL_GPIO_Init+0x244>
 8002152:	2307      	movs	r3, #7
 8002154:	e00a      	b.n	800216c <HAL_GPIO_Init+0x244>
 8002156:	2305      	movs	r3, #5
 8002158:	e008      	b.n	800216c <HAL_GPIO_Init+0x244>
 800215a:	2304      	movs	r3, #4
 800215c:	e006      	b.n	800216c <HAL_GPIO_Init+0x244>
 800215e:	2303      	movs	r3, #3
 8002160:	e004      	b.n	800216c <HAL_GPIO_Init+0x244>
 8002162:	2302      	movs	r3, #2
 8002164:	e002      	b.n	800216c <HAL_GPIO_Init+0x244>
 8002166:	2301      	movs	r3, #1
 8002168:	e000      	b.n	800216c <HAL_GPIO_Init+0x244>
 800216a:	2300      	movs	r3, #0
 800216c:	697a      	ldr	r2, [r7, #20]
 800216e:	f002 0203 	and.w	r2, r2, #3
 8002172:	0092      	lsls	r2, r2, #2
 8002174:	4093      	lsls	r3, r2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4313      	orrs	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800217c:	4937      	ldr	r1, [pc, #220]	@ (800225c <HAL_GPIO_Init+0x334>)
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	089b      	lsrs	r3, r3, #2
 8002182:	3302      	adds	r3, #2
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800218a:	4b3b      	ldr	r3, [pc, #236]	@ (8002278 <HAL_GPIO_Init+0x350>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	43db      	mvns	r3, r3
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	4013      	ands	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021ae:	4a32      	ldr	r2, [pc, #200]	@ (8002278 <HAL_GPIO_Init+0x350>)
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021b4:	4b30      	ldr	r3, [pc, #192]	@ (8002278 <HAL_GPIO_Init+0x350>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021d8:	4a27      	ldr	r2, [pc, #156]	@ (8002278 <HAL_GPIO_Init+0x350>)
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80021de:	4b26      	ldr	r3, [pc, #152]	@ (8002278 <HAL_GPIO_Init+0x350>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002202:	4a1d      	ldr	r2, [pc, #116]	@ (8002278 <HAL_GPIO_Init+0x350>)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002208:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <HAL_GPIO_Init+0x350>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	43db      	mvns	r3, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800222c:	4a12      	ldr	r2, [pc, #72]	@ (8002278 <HAL_GPIO_Init+0x350>)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	3301      	adds	r3, #1
 8002236:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	fa22 f303 	lsr.w	r3, r2, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	f47f ae78 	bne.w	8001f38 <HAL_GPIO_Init+0x10>
  }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	40010000 	.word	0x40010000
 8002260:	48000400 	.word	0x48000400
 8002264:	48000800 	.word	0x48000800
 8002268:	48000c00 	.word	0x48000c00
 800226c:	48001000 	.word	0x48001000
 8002270:	48001400 	.word	0x48001400
 8002274:	48001800 	.word	0x48001800
 8002278:	40010400 	.word	0x40010400

0800227c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	807b      	strh	r3, [r7, #2]
 8002288:	4613      	mov	r3, r2
 800228a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800228c:	787b      	ldrb	r3, [r7, #1]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002292:	887a      	ldrh	r2, [r7, #2]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002298:	e002      	b.n	80022a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800229a:	887a      	ldrh	r2, [r7, #2]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4013      	ands	r3, r2
 80022c4:	041a      	lsls	r2, r3, #16
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	43d9      	mvns	r1, r3
 80022ca:	887b      	ldrh	r3, [r7, #2]
 80022cc:	400b      	ands	r3, r1
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	619a      	str	r2, [r3, #24]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e08d      	b.n	800240e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7fe fa6e 	bl	80007e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2224      	movs	r2, #36	@ 0x24
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0201 	bic.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002330:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002340:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d107      	bne.n	800235a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	e006      	b.n	8002368 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002366:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b02      	cmp	r3, #2
 800236e:	d108      	bne.n	8002382 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	e007      	b.n	8002392 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002390:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69d9      	ldr	r1, [r3, #28]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1a      	ldr	r2, [r3, #32]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0201 	orr.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2220      	movs	r2, #32
 80023fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af02      	add	r7, sp, #8
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	4608      	mov	r0, r1
 8002422:	4611      	mov	r1, r2
 8002424:	461a      	mov	r2, r3
 8002426:	4603      	mov	r3, r0
 8002428:	817b      	strh	r3, [r7, #10]
 800242a:	460b      	mov	r3, r1
 800242c:	813b      	strh	r3, [r7, #8]
 800242e:	4613      	mov	r3, r2
 8002430:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b20      	cmp	r3, #32
 800243c:	f040 80f9 	bne.w	8002632 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <HAL_I2C_Mem_Write+0x34>
 8002446:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002448:	2b00      	cmp	r3, #0
 800244a:	d105      	bne.n	8002458 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002452:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e0ed      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800245e:	2b01      	cmp	r3, #1
 8002460:	d101      	bne.n	8002466 <HAL_I2C_Mem_Write+0x4e>
 8002462:	2302      	movs	r3, #2
 8002464:	e0e6      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800246e:	f7ff f9d3 	bl	8001818 <HAL_GetTick>
 8002472:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	2319      	movs	r3, #25
 800247a:	2201      	movs	r2, #1
 800247c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f000 fac3 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0d1      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2221      	movs	r2, #33	@ 0x21
 8002494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2240      	movs	r2, #64	@ 0x40
 800249c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a3a      	ldr	r2, [r7, #32]
 80024aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024b8:	88f8      	ldrh	r0, [r7, #6]
 80024ba:	893a      	ldrh	r2, [r7, #8]
 80024bc:	8979      	ldrh	r1, [r7, #10]
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	4603      	mov	r3, r0
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f9d3 	bl	8002874 <I2C_RequestMemoryWrite>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0a9      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	2bff      	cmp	r3, #255	@ 0xff
 80024e8:	d90e      	bls.n	8002508 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	22ff      	movs	r2, #255	@ 0xff
 80024ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	8979      	ldrh	r1, [r7, #10]
 80024f8:	2300      	movs	r3, #0
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 fc47 	bl	8002d94 <I2C_TransferConfig>
 8002506:	e00f      	b.n	8002528 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002516:	b2da      	uxtb	r2, r3
 8002518:	8979      	ldrh	r1, [r7, #10]
 800251a:	2300      	movs	r3, #0
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 fc36 	bl	8002d94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 fac6 	bl	8002abe <I2C_WaitOnTXISFlagUntilTimeout>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e07b      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	3b01      	subs	r3, #1
 800255a:	b29a      	uxth	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d034      	beq.n	80025e0 <HAL_I2C_Mem_Write+0x1c8>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257a:	2b00      	cmp	r3, #0
 800257c:	d130      	bne.n	80025e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002584:	2200      	movs	r2, #0
 8002586:	2180      	movs	r1, #128	@ 0x80
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 fa3f 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e04d      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800259c:	b29b      	uxth	r3, r3
 800259e:	2bff      	cmp	r3, #255	@ 0xff
 80025a0:	d90e      	bls.n	80025c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	22ff      	movs	r2, #255	@ 0xff
 80025a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	8979      	ldrh	r1, [r7, #10]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 fbeb 	bl	8002d94 <I2C_TransferConfig>
 80025be:	e00f      	b.n	80025e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	2300      	movs	r3, #0
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fbda 	bl	8002d94 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d19e      	bne.n	8002528 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f000 faac 	bl	8002b4c <I2C_WaitOnSTOPFlagUntilTimeout>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e01a      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2220      	movs	r2, #32
 8002604:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6859      	ldr	r1, [r3, #4]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_I2C_Mem_Write+0x224>)
 8002612:	400b      	ands	r3, r1
 8002614:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2220      	movs	r2, #32
 800261a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	e000      	b.n	8002634 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002632:	2302      	movs	r3, #2
  }
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	fe00e800 	.word	0xfe00e800

08002640 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af02      	add	r7, sp, #8
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	4608      	mov	r0, r1
 800264a:	4611      	mov	r1, r2
 800264c:	461a      	mov	r2, r3
 800264e:	4603      	mov	r3, r0
 8002650:	817b      	strh	r3, [r7, #10]
 8002652:	460b      	mov	r3, r1
 8002654:	813b      	strh	r3, [r7, #8]
 8002656:	4613      	mov	r3, r2
 8002658:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b20      	cmp	r3, #32
 8002664:	f040 80fd 	bne.w	8002862 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <HAL_I2C_Mem_Read+0x34>
 800266e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800267a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0f1      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002686:	2b01      	cmp	r3, #1
 8002688:	d101      	bne.n	800268e <HAL_I2C_Mem_Read+0x4e>
 800268a:	2302      	movs	r3, #2
 800268c:	e0ea      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2201      	movs	r2, #1
 8002692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002696:	f7ff f8bf 	bl	8001818 <HAL_GetTick>
 800269a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	2319      	movs	r3, #25
 80026a2:	2201      	movs	r2, #1
 80026a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f000 f9af 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e0d5      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2222      	movs	r2, #34	@ 0x22
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2240      	movs	r2, #64	@ 0x40
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6a3a      	ldr	r2, [r7, #32]
 80026d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026e0:	88f8      	ldrh	r0, [r7, #6]
 80026e2:	893a      	ldrh	r2, [r7, #8]
 80026e4:	8979      	ldrh	r1, [r7, #10]
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	4603      	mov	r3, r0
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 f913 	bl	800291c <I2C_RequestMemoryRead>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0ad      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2bff      	cmp	r3, #255	@ 0xff
 8002710:	d90e      	bls.n	8002730 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800271c:	b2da      	uxtb	r2, r3
 800271e:	8979      	ldrh	r1, [r7, #10]
 8002720:	4b52      	ldr	r3, [pc, #328]	@ (800286c <HAL_I2C_Mem_Read+0x22c>)
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f000 fb33 	bl	8002d94 <I2C_TransferConfig>
 800272e:	e00f      	b.n	8002750 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273e:	b2da      	uxtb	r2, r3
 8002740:	8979      	ldrh	r1, [r7, #10]
 8002742:	4b4a      	ldr	r3, [pc, #296]	@ (800286c <HAL_I2C_Mem_Read+0x22c>)
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f000 fb22 	bl	8002d94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002756:	2200      	movs	r2, #0
 8002758:	2104      	movs	r1, #4
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 f956 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e07c      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002786:	3b01      	subs	r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002792:	b29b      	uxth	r3, r3
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d034      	beq.n	8002810 <HAL_I2C_Mem_Read+0x1d0>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d130      	bne.n	8002810 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b4:	2200      	movs	r2, #0
 80027b6:	2180      	movs	r1, #128	@ 0x80
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f927 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e04d      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2bff      	cmp	r3, #255	@ 0xff
 80027d0:	d90e      	bls.n	80027f0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2201      	movs	r2, #1
 80027d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	8979      	ldrh	r1, [r7, #10]
 80027e0:	2300      	movs	r3, #0
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fad3 	bl	8002d94 <I2C_TransferConfig>
 80027ee:	e00f      	b.n	8002810 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	8979      	ldrh	r1, [r7, #10]
 8002802:	2300      	movs	r3, #0
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f000 fac2 	bl	8002d94 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002814:	b29b      	uxth	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d19a      	bne.n	8002750 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f994 	bl	8002b4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e01a      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2220      	movs	r2, #32
 8002834:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6859      	ldr	r1, [r3, #4]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	4b0b      	ldr	r3, [pc, #44]	@ (8002870 <HAL_I2C_Mem_Read+0x230>)
 8002842:	400b      	ands	r3, r1
 8002844:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2220      	movs	r2, #32
 800284a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	e000      	b.n	8002864 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002862:	2302      	movs	r3, #2
  }
}
 8002864:	4618      	mov	r0, r3
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	80002400 	.word	0x80002400
 8002870:	fe00e800 	.word	0xfe00e800

08002874 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af02      	add	r7, sp, #8
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	4608      	mov	r0, r1
 800287e:	4611      	mov	r1, r2
 8002880:	461a      	mov	r2, r3
 8002882:	4603      	mov	r3, r0
 8002884:	817b      	strh	r3, [r7, #10]
 8002886:	460b      	mov	r3, r1
 8002888:	813b      	strh	r3, [r7, #8]
 800288a:	4613      	mov	r3, r2
 800288c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	b2da      	uxtb	r2, r3
 8002892:	8979      	ldrh	r1, [r7, #10]
 8002894:	4b20      	ldr	r3, [pc, #128]	@ (8002918 <I2C_RequestMemoryWrite+0xa4>)
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 fa79 	bl	8002d94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	69b9      	ldr	r1, [r7, #24]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f909 	bl	8002abe <I2C_WaitOnTXISFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e02c      	b.n	8002910 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028b6:	88fb      	ldrh	r3, [r7, #6]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d105      	bne.n	80028c8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028bc:	893b      	ldrh	r3, [r7, #8]
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80028c6:	e015      	b.n	80028f4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028c8:	893b      	ldrh	r3, [r7, #8]
 80028ca:	0a1b      	lsrs	r3, r3, #8
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	69b9      	ldr	r1, [r7, #24]
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f8ef 	bl	8002abe <I2C_WaitOnTXISFlagUntilTimeout>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e012      	b.n	8002910 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028ea:	893b      	ldrh	r3, [r7, #8]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	2200      	movs	r2, #0
 80028fc:	2180      	movs	r1, #128	@ 0x80
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 f884 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e000      	b.n	8002910 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	80002000 	.word	0x80002000

0800291c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af02      	add	r7, sp, #8
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	4608      	mov	r0, r1
 8002926:	4611      	mov	r1, r2
 8002928:	461a      	mov	r2, r3
 800292a:	4603      	mov	r3, r0
 800292c:	817b      	strh	r3, [r7, #10]
 800292e:	460b      	mov	r3, r1
 8002930:	813b      	strh	r3, [r7, #8]
 8002932:	4613      	mov	r3, r2
 8002934:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002936:	88fb      	ldrh	r3, [r7, #6]
 8002938:	b2da      	uxtb	r2, r3
 800293a:	8979      	ldrh	r1, [r7, #10]
 800293c:	4b20      	ldr	r3, [pc, #128]	@ (80029c0 <I2C_RequestMemoryRead+0xa4>)
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	2300      	movs	r3, #0
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 fa26 	bl	8002d94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002948:	69fa      	ldr	r2, [r7, #28]
 800294a:	69b9      	ldr	r1, [r7, #24]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f8b6 	bl	8002abe <I2C_WaitOnTXISFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e02c      	b.n	80029b6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800295c:	88fb      	ldrh	r3, [r7, #6]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d105      	bne.n	800296e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002962:	893b      	ldrh	r3, [r7, #8]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	629a      	str	r2, [r3, #40]	@ 0x28
 800296c:	e015      	b.n	800299a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800296e:	893b      	ldrh	r3, [r7, #8]
 8002970:	0a1b      	lsrs	r3, r3, #8
 8002972:	b29b      	uxth	r3, r3
 8002974:	b2da      	uxtb	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	69b9      	ldr	r1, [r7, #24]
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 f89c 	bl	8002abe <I2C_WaitOnTXISFlagUntilTimeout>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e012      	b.n	80029b6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002990:	893b      	ldrh	r3, [r7, #8]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f831 	bl	8002a0c <I2C_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	80002000 	.word	0x80002000

080029c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d103      	bne.n	80029e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2200      	movs	r2, #0
 80029e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0301 	and.w	r3, r3, #1
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d007      	beq.n	8002a00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	699a      	ldr	r2, [r3, #24]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	619a      	str	r2, [r3, #24]
  }
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a1c:	e03b      	b.n	8002a96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	6839      	ldr	r1, [r7, #0]
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 f8d6 	bl	8002bd4 <I2C_IsErrorOccurred>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e041      	b.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a38:	d02d      	beq.n	8002a96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3a:	f7fe feed 	bl	8001818 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d302      	bcc.n	8002a50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d122      	bne.n	8002a96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699a      	ldr	r2, [r3, #24]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	bf0c      	ite	eq
 8002a60:	2301      	moveq	r3, #1
 8002a62:	2300      	movne	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	461a      	mov	r2, r3
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d113      	bne.n	8002a96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	f043 0220 	orr.w	r2, r3, #32
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e00f      	b.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	699a      	ldr	r2, [r3, #24]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	bf0c      	ite	eq
 8002aa6:	2301      	moveq	r3, #1
 8002aa8:	2300      	movne	r3, #0
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d0b4      	beq.n	8002a1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b084      	sub	sp, #16
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	60f8      	str	r0, [r7, #12]
 8002ac6:	60b9      	str	r1, [r7, #8]
 8002ac8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002aca:	e033      	b.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	68b9      	ldr	r1, [r7, #8]
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 f87f 	bl	8002bd4 <I2C_IsErrorOccurred>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e031      	b.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ae6:	d025      	beq.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae8:	f7fe fe96 	bl	8001818 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d302      	bcc.n	8002afe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11a      	bne.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d013      	beq.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b10:	f043 0220 	orr.w	r2, r3, #32
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e007      	b.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d1c4      	bne.n	8002acc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3710      	adds	r7, #16
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b58:	e02f      	b.n	8002bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 f838 	bl	8002bd4 <I2C_IsErrorOccurred>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e02d      	b.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b6e:	f7fe fe53 	bl	8001818 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d302      	bcc.n	8002b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d11a      	bne.n	8002bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	2b20      	cmp	r3, #32
 8002b90:	d013      	beq.n	8002bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b96:	f043 0220 	orr.w	r2, r3, #32
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e007      	b.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b20      	cmp	r3, #32
 8002bc6:	d1c8      	bne.n	8002b5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08a      	sub	sp, #40	@ 0x28
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be0:	2300      	movs	r3, #0
 8002be2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	f003 0310 	and.w	r3, r3, #16
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d068      	beq.n	8002cd2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2210      	movs	r2, #16
 8002c06:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c08:	e049      	b.n	8002c9e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c10:	d045      	beq.n	8002c9e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c12:	f7fe fe01 	bl	8001818 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d302      	bcc.n	8002c28 <I2C_IsErrorOccurred+0x54>
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d13a      	bne.n	8002c9e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c32:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c3a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c4a:	d121      	bne.n	8002c90 <I2C_IsErrorOccurred+0xbc>
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c52:	d01d      	beq.n	8002c90 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	2b20      	cmp	r3, #32
 8002c58:	d01a      	beq.n	8002c90 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c68:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c6a:	f7fe fdd5 	bl	8001818 <HAL_GetTick>
 8002c6e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c70:	e00e      	b.n	8002c90 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c72:	f7fe fdd1 	bl	8001818 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b19      	cmp	r3, #25
 8002c7e:	d907      	bls.n	8002c90 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c80:	6a3b      	ldr	r3, [r7, #32]
 8002c82:	f043 0320 	orr.w	r3, r3, #32
 8002c86:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002c8e:	e006      	b.n	8002c9e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b20      	cmp	r3, #32
 8002c9c:	d1e9      	bne.n	8002c72 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f003 0320 	and.w	r3, r3, #32
 8002ca8:	2b20      	cmp	r3, #32
 8002caa:	d003      	beq.n	8002cb4 <I2C_IsErrorOccurred+0xe0>
 8002cac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0aa      	beq.n	8002c0a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d103      	bne.n	8002cc4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cc4:	6a3b      	ldr	r3, [r7, #32]
 8002cc6:	f043 0304 	orr.w	r3, r3, #4
 8002cca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00b      	beq.n	8002cfc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cf4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00b      	beq.n	8002d1e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	f043 0308 	orr.w	r3, r3, #8
 8002d0c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d16:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00b      	beq.n	8002d40 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	f043 0302 	orr.w	r3, r3, #2
 8002d2e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01c      	beq.n	8002d82 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f7ff fe3b 	bl	80029c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6859      	ldr	r1, [r3, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b0d      	ldr	r3, [pc, #52]	@ (8002d90 <I2C_IsErrorOccurred+0x1bc>)
 8002d5a:	400b      	ands	r3, r1
 8002d5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	431a      	orrs	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3728      	adds	r7, #40	@ 0x28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	fe00e800 	.word	0xfe00e800

08002d94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	817b      	strh	r3, [r7, #10]
 8002da2:	4613      	mov	r3, r2
 8002da4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002da6:	897b      	ldrh	r3, [r7, #10]
 8002da8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dac:	7a7b      	ldrb	r3, [r7, #9]
 8002dae:	041b      	lsls	r3, r3, #16
 8002db0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002db4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002dc2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	0d5b      	lsrs	r3, r3, #21
 8002dce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002dd2:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <I2C_TransferConfig+0x60>)
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	ea02 0103 	and.w	r1, r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002de6:	bf00      	nop
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	03ff63ff 	.word	0x03ff63ff

08002df8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d138      	bne.n	8002e80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d101      	bne.n	8002e1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e18:	2302      	movs	r3, #2
 8002e1a:	e032      	b.n	8002e82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2224      	movs	r2, #36	@ 0x24
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0201 	bic.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6819      	ldr	r1, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e000      	b.n	8002e82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e80:	2302      	movs	r3, #2
  }
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b085      	sub	sp, #20
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b20      	cmp	r3, #32
 8002ea2:	d139      	bne.n	8002f18 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e033      	b.n	8002f1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2224      	movs	r2, #36	@ 0x24
 8002ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0201 	bic.w	r2, r2, #1
 8002ed0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ee0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	021b      	lsls	r3, r3, #8
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0201 	orr.w	r2, r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	e000      	b.n	8002f1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f18:	2302      	movs	r3, #2
  }
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b086      	sub	sp, #24
 8002f2a:	af02      	add	r7, sp, #8
 8002f2c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e101      	b.n	800313c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d106      	bne.n	8002f52 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7fe fb7b 	bl	8001648 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2203      	movs	r2, #3
 8002f56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f005 f893 	bl	8008090 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	7c1a      	ldrb	r2, [r3, #16]
 8002f72:	f88d 2000 	strb.w	r2, [sp]
 8002f76:	3304      	adds	r3, #4
 8002f78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f7a:	f005 f85c 	bl	8008036 <USB_CoreInit>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0d5      	b.n	800313c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2100      	movs	r1, #0
 8002f96:	4618      	mov	r0, r3
 8002f98:	f005 f88b 	bl	80080b2 <USB_SetCurrentMode>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d005      	beq.n	8002fae <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e0c6      	b.n	800313c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fae:	2300      	movs	r3, #0
 8002fb0:	73fb      	strb	r3, [r7, #15]
 8002fb2:	e04a      	b.n	800304a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fb4:	7bfa      	ldrb	r2, [r7, #15]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	3315      	adds	r3, #21
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3314      	adds	r3, #20
 8002fd8:	7bfa      	ldrb	r2, [r7, #15]
 8002fda:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fdc:	7bfa      	ldrb	r2, [r7, #15]
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	b298      	uxth	r0, r3
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4413      	add	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	332e      	adds	r3, #46	@ 0x2e
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3318      	adds	r3, #24
 8003004:	2200      	movs	r2, #0
 8003006:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003008:	7bfa      	ldrb	r2, [r7, #15]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	331c      	adds	r3, #28
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800301c:	7bfa      	ldrb	r2, [r7, #15]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4413      	add	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3320      	adds	r3, #32
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4413      	add	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	3324      	adds	r3, #36	@ 0x24
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	3301      	adds	r3, #1
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	791b      	ldrb	r3, [r3, #4]
 800304e:	7bfa      	ldrb	r2, [r7, #15]
 8003050:	429a      	cmp	r2, r3
 8003052:	d3af      	bcc.n	8002fb4 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
 8003058:	e044      	b.n	80030e4 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800305a:	7bfa      	ldrb	r2, [r7, #15]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	4413      	add	r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800306c:	2200      	movs	r2, #0
 800306e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003070:	7bfa      	ldrb	r2, [r7, #15]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003082:	7bfa      	ldrb	r2, [r7, #15]
 8003084:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003086:	7bfa      	ldrb	r2, [r7, #15]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003098:	2200      	movs	r2, #0
 800309a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800309c:	7bfa      	ldrb	r2, [r7, #15]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	4413      	add	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030b2:	7bfa      	ldrb	r2, [r7, #15]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	4413      	add	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	440b      	add	r3, r1
 80030c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030c8:	7bfa      	ldrb	r2, [r7, #15]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	3301      	adds	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	791b      	ldrb	r3, [r3, #4]
 80030e8:	7bfa      	ldrb	r2, [r7, #15]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d3b5      	bcc.n	800305a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7c1a      	ldrb	r2, [r3, #16]
 80030f6:	f88d 2000 	strb.w	r2, [sp]
 80030fa:	3304      	adds	r3, #4
 80030fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030fe:	f005 f825 	bl	800814c <USB_DevInit>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e013      	b.n	800313c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7b1b      	ldrb	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d102      	bne.n	8003130 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f80a 	bl	8003144 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f005 f9ca 	bl	80084ce <USB_DevDisconnect>

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003176:	f043 0303 	orr.w	r3, r3, #3
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003190:	4b04      	ldr	r3, [pc, #16]	@ (80031a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003198:	4618      	mov	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	40007000 	.word	0x40007000

080031a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031b6:	d130      	bne.n	800321a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b8:	4b23      	ldr	r3, [pc, #140]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031c4:	d038      	beq.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031c6:	4b20      	ldr	r3, [pc, #128]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031d6:	4b1d      	ldr	r3, [pc, #116]	@ (800324c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2232      	movs	r2, #50	@ 0x32
 80031dc:	fb02 f303 	mul.w	r3, r2, r3
 80031e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031e2:	fba2 2303 	umull	r2, r3, r2, r3
 80031e6:	0c9b      	lsrs	r3, r3, #18
 80031e8:	3301      	adds	r3, #1
 80031ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ec:	e002      	b.n	80031f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3b01      	subs	r3, #1
 80031f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f4:	4b14      	ldr	r3, [pc, #80]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003200:	d102      	bne.n	8003208 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f2      	bne.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003208:	4b0f      	ldr	r3, [pc, #60]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003214:	d110      	bne.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e00f      	b.n	800323a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800321a:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003226:	d007      	beq.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003228:	4b07      	ldr	r3, [pc, #28]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003230:	4a05      	ldr	r2, [pc, #20]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003236:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40007000 	.word	0x40007000
 800324c:	20000364 	.word	0x20000364
 8003250:	431bde83 	.word	0x431bde83

08003254 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_PWREx_EnableVddUSB+0x1c>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	4a04      	ldr	r2, [pc, #16]	@ (8003270 <HAL_PWREx_EnableVddUSB+0x1c>)
 800325e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003262:	6053      	str	r3, [r2, #4]
}
 8003264:	bf00      	nop
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40007000 	.word	0x40007000

08003274 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e3ca      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003286:	4b97      	ldr	r3, [pc, #604]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003290:	4b94      	ldr	r3, [pc, #592]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80e4 	beq.w	8003470 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <HAL_RCC_OscConfig+0x4a>
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	f040 808b 	bne.w	80033cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	f040 8087 	bne.w	80033cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032be:	4b89      	ldr	r3, [pc, #548]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_RCC_OscConfig+0x62>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e3a2      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1a      	ldr	r2, [r3, #32]
 80032da:	4b82      	ldr	r3, [pc, #520]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d004      	beq.n	80032f0 <HAL_RCC_OscConfig+0x7c>
 80032e6:	4b7f      	ldr	r3, [pc, #508]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032ee:	e005      	b.n	80032fc <HAL_RCC_OscConfig+0x88>
 80032f0:	4b7c      	ldr	r3, [pc, #496]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f6:	091b      	lsrs	r3, r3, #4
 80032f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d223      	bcs.n	8003348 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	4618      	mov	r0, r3
 8003306:	f000 fd87 	bl	8003e18 <RCC_SetFlashLatencyFromMSIRange>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e383      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003314:	4b73      	ldr	r3, [pc, #460]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a72      	ldr	r2, [pc, #456]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800331a:	f043 0308 	orr.w	r3, r3, #8
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b70      	ldr	r3, [pc, #448]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	496d      	ldr	r1, [pc, #436]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003332:	4b6c      	ldr	r3, [pc, #432]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	4968      	ldr	r1, [pc, #416]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003342:	4313      	orrs	r3, r2
 8003344:	604b      	str	r3, [r1, #4]
 8003346:	e025      	b.n	8003394 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003348:	4b66      	ldr	r3, [pc, #408]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a65      	ldr	r2, [pc, #404]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800334e:	f043 0308 	orr.w	r3, r3, #8
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	4b63      	ldr	r3, [pc, #396]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	4960      	ldr	r1, [pc, #384]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003362:	4313      	orrs	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003366:	4b5f      	ldr	r3, [pc, #380]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	495b      	ldr	r1, [pc, #364]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003376:	4313      	orrs	r3, r2
 8003378:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d109      	bne.n	8003394 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fd47 	bl	8003e18 <RCC_SetFlashLatencyFromMSIRange>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e343      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003394:	f000 fc4a 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003398:	4602      	mov	r2, r0
 800339a:	4b52      	ldr	r3, [pc, #328]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	091b      	lsrs	r3, r3, #4
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	4950      	ldr	r1, [pc, #320]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033a6:	5ccb      	ldrb	r3, [r1, r3]
 80033a8:	f003 031f 	and.w	r3, r3, #31
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
 80033b0:	4a4e      	ldr	r2, [pc, #312]	@ (80034ec <HAL_RCC_OscConfig+0x278>)
 80033b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033b4:	4b4e      	ldr	r3, [pc, #312]	@ (80034f0 <HAL_RCC_OscConfig+0x27c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fd ff13 	bl	80011e4 <HAL_InitTick>
 80033be:	4603      	mov	r3, r0
 80033c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d052      	beq.n	800346e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	e327      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d032      	beq.n	800343a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033d4:	4b43      	ldr	r3, [pc, #268]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a42      	ldr	r2, [pc, #264]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033e0:	f7fe fa1a 	bl	8001818 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033e8:	f7fe fa16 	bl	8001818 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e310      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033fa:	4b3a      	ldr	r3, [pc, #232]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003406:	4b37      	ldr	r3, [pc, #220]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a36      	ldr	r2, [pc, #216]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800340c:	f043 0308 	orr.w	r3, r3, #8
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	4b34      	ldr	r3, [pc, #208]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4931      	ldr	r1, [pc, #196]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003420:	4313      	orrs	r3, r2
 8003422:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003424:	4b2f      	ldr	r3, [pc, #188]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	021b      	lsls	r3, r3, #8
 8003432:	492c      	ldr	r1, [pc, #176]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003434:	4313      	orrs	r3, r2
 8003436:	604b      	str	r3, [r1, #4]
 8003438:	e01a      	b.n	8003470 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800343a:	4b2a      	ldr	r3, [pc, #168]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a29      	ldr	r2, [pc, #164]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003446:	f7fe f9e7 	bl	8001818 <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800344e:	f7fe f9e3 	bl	8001818 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e2dd      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003460:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1f0      	bne.n	800344e <HAL_RCC_OscConfig+0x1da>
 800346c:	e000      	b.n	8003470 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800346e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d074      	beq.n	8003566 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b08      	cmp	r3, #8
 8003480:	d005      	beq.n	800348e <HAL_RCC_OscConfig+0x21a>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	d10e      	bne.n	80034a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d10b      	bne.n	80034a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800348e:	4b15      	ldr	r3, [pc, #84]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d064      	beq.n	8003564 <HAL_RCC_OscConfig+0x2f0>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d160      	bne.n	8003564 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e2ba      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x24a>
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a0b      	ldr	r2, [pc, #44]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	e026      	b.n	800350c <HAL_RCC_OscConfig+0x298>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c6:	d115      	bne.n	80034f4 <HAL_RCC_OscConfig+0x280>
 80034c8:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a05      	ldr	r2, [pc, #20]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	4b03      	ldr	r3, [pc, #12]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a02      	ldr	r2, [pc, #8]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	e014      	b.n	800350c <HAL_RCC_OscConfig+0x298>
 80034e2:	bf00      	nop
 80034e4:	40021000 	.word	0x40021000
 80034e8:	0800bc20 	.word	0x0800bc20
 80034ec:	20000364 	.word	0x20000364
 80034f0:	20000368 	.word	0x20000368
 80034f4:	4ba0      	ldr	r3, [pc, #640]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a9f      	ldr	r2, [pc, #636]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80034fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b9d      	ldr	r3, [pc, #628]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a9c      	ldr	r2, [pc, #624]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800350a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d013      	beq.n	800353c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003514:	f7fe f980 	bl	8001818 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800351c:	f7fe f97c 	bl	8001818 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b64      	cmp	r3, #100	@ 0x64
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e276      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800352e:	4b92      	ldr	r3, [pc, #584]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x2a8>
 800353a:	e014      	b.n	8003566 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7fe f96c 	bl	8001818 <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003544:	f7fe f968 	bl	8001818 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b64      	cmp	r3, #100	@ 0x64
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e262      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003556:	4b88      	ldr	r3, [pc, #544]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0x2d0>
 8003562:	e000      	b.n	8003566 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d060      	beq.n	8003634 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	2b04      	cmp	r3, #4
 8003576:	d005      	beq.n	8003584 <HAL_RCC_OscConfig+0x310>
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b0c      	cmp	r3, #12
 800357c:	d119      	bne.n	80035b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d116      	bne.n	80035b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003584:	4b7c      	ldr	r3, [pc, #496]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <HAL_RCC_OscConfig+0x328>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e23f      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359c:	4b76      	ldr	r3, [pc, #472]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	061b      	lsls	r3, r3, #24
 80035aa:	4973      	ldr	r1, [pc, #460]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035b0:	e040      	b.n	8003634 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d023      	beq.n	8003602 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a6e      	ldr	r2, [pc, #440]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c6:	f7fe f927 	bl	8001818 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ce:	f7fe f923 	bl	8001818 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e21d      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035e0:	4b65      	ldr	r3, [pc, #404]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ec:	4b62      	ldr	r3, [pc, #392]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	061b      	lsls	r3, r3, #24
 80035fa:	495f      	ldr	r1, [pc, #380]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
 8003600:	e018      	b.n	8003634 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003602:	4b5d      	ldr	r3, [pc, #372]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5c      	ldr	r2, [pc, #368]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800360c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360e:	f7fe f903 	bl	8001818 <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003616:	f7fe f8ff 	bl	8001818 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e1f9      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003628:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f0      	bne.n	8003616 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0308 	and.w	r3, r3, #8
 800363c:	2b00      	cmp	r3, #0
 800363e:	d03c      	beq.n	80036ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01c      	beq.n	8003682 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003648:	4b4b      	ldr	r3, [pc, #300]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800364a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800364e:	4a4a      	ldr	r2, [pc, #296]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003658:	f7fe f8de 	bl	8001818 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003660:	f7fe f8da 	bl	8001818 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1d4      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003672:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0ef      	beq.n	8003660 <HAL_RCC_OscConfig+0x3ec>
 8003680:	e01b      	b.n	80036ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003682:	4b3d      	ldr	r3, [pc, #244]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003688:	4a3b      	ldr	r2, [pc, #236]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800368a:	f023 0301 	bic.w	r3, r3, #1
 800368e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003692:	f7fe f8c1 	bl	8001818 <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800369a:	f7fe f8bd 	bl	8001818 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e1b7      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036ac:	4b32      	ldr	r3, [pc, #200]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1ef      	bne.n	800369a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80a6 	beq.w	8003814 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c8:	2300      	movs	r3, #0
 80036ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10d      	bne.n	80036f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d8:	4b27      	ldr	r3, [pc, #156]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	4a26      	ldr	r2, [pc, #152]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e4:	4b24      	ldr	r3, [pc, #144]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ec:	60bb      	str	r3, [r7, #8]
 80036ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036f0:	2301      	movs	r3, #1
 80036f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036f4:	4b21      	ldr	r3, [pc, #132]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d118      	bne.n	8003732 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003700:	4b1e      	ldr	r3, [pc, #120]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a1d      	ldr	r2, [pc, #116]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800370a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800370c:	f7fe f884 	bl	8001818 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003714:	f7fe f880 	bl	8001818 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e17a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003726:	4b15      	ldr	r3, [pc, #84]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d108      	bne.n	800374c <HAL_RCC_OscConfig+0x4d8>
 800373a:	4b0f      	ldr	r3, [pc, #60]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	4a0d      	ldr	r2, [pc, #52]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800374a:	e029      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b05      	cmp	r3, #5
 8003752:	d115      	bne.n	8003780 <HAL_RCC_OscConfig+0x50c>
 8003754:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375a:	4a07      	ldr	r2, [pc, #28]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800375c:	f043 0304 	orr.w	r3, r3, #4
 8003760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003764:	4b04      	ldr	r3, [pc, #16]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376a:	4a03      	ldr	r2, [pc, #12]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003774:	e014      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
 800377c:	40007000 	.word	0x40007000
 8003780:	4b9c      	ldr	r3, [pc, #624]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003786:	4a9b      	ldr	r2, [pc, #620]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003790:	4b98      	ldr	r3, [pc, #608]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003796:	4a97      	ldr	r2, [pc, #604]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003798:	f023 0304 	bic.w	r3, r3, #4
 800379c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d016      	beq.n	80037d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fe f836 	bl	8001818 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b0:	f7fe f832 	bl	8001818 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e12a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037c6:	4b8b      	ldr	r3, [pc, #556]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80037c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0ed      	beq.n	80037b0 <HAL_RCC_OscConfig+0x53c>
 80037d4:	e015      	b.n	8003802 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d6:	f7fe f81f 	bl	8001818 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037dc:	e00a      	b.n	80037f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037de:	f7fe f81b 	bl	8001818 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e113      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037f4:	4b7f      	ldr	r3, [pc, #508]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1ed      	bne.n	80037de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003802:	7ffb      	ldrb	r3, [r7, #31]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d105      	bne.n	8003814 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003808:	4b7a      	ldr	r3, [pc, #488]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800380a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380c:	4a79      	ldr	r2, [pc, #484]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800380e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003812:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80fe 	beq.w	8003a1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003822:	2b02      	cmp	r3, #2
 8003824:	f040 80d0 	bne.w	80039c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003828:	4b72      	ldr	r3, [pc, #456]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0203 	and.w	r2, r3, #3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003838:	429a      	cmp	r2, r3
 800383a:	d130      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	3b01      	subs	r3, #1
 8003848:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d127      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003858:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d11f      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003868:	2a07      	cmp	r2, #7
 800386a:	bf14      	ite	ne
 800386c:	2201      	movne	r2, #1
 800386e:	2200      	moveq	r2, #0
 8003870:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003872:	4293      	cmp	r3, r2
 8003874:	d113      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003880:	085b      	lsrs	r3, r3, #1
 8003882:	3b01      	subs	r3, #1
 8003884:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003886:	429a      	cmp	r2, r3
 8003888:	d109      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003894:	085b      	lsrs	r3, r3, #1
 8003896:	3b01      	subs	r3, #1
 8003898:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800389a:	429a      	cmp	r2, r3
 800389c:	d06e      	beq.n	800397c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	2b0c      	cmp	r3, #12
 80038a2:	d069      	beq.n	8003978 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80038a4:	4b53      	ldr	r3, [pc, #332]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d105      	bne.n	80038bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80038b0:	4b50      	ldr	r3, [pc, #320]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0ad      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038c0:	4b4c      	ldr	r3, [pc, #304]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a4b      	ldr	r2, [pc, #300]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038cc:	f7fd ffa4 	bl	8001818 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d4:	f7fd ffa0 	bl	8001818 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e09a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038e6:	4b43      	ldr	r3, [pc, #268]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038f2:	4b40      	ldr	r3, [pc, #256]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	4b40      	ldr	r3, [pc, #256]	@ (80039f8 <HAL_RCC_OscConfig+0x784>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003902:	3a01      	subs	r2, #1
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	4311      	orrs	r1, r2
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800390c:	0212      	lsls	r2, r2, #8
 800390e:	4311      	orrs	r1, r2
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003914:	0852      	lsrs	r2, r2, #1
 8003916:	3a01      	subs	r2, #1
 8003918:	0552      	lsls	r2, r2, #21
 800391a:	4311      	orrs	r1, r2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003920:	0852      	lsrs	r2, r2, #1
 8003922:	3a01      	subs	r2, #1
 8003924:	0652      	lsls	r2, r2, #25
 8003926:	4311      	orrs	r1, r2
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800392c:	0912      	lsrs	r2, r2, #4
 800392e:	0452      	lsls	r2, r2, #17
 8003930:	430a      	orrs	r2, r1
 8003932:	4930      	ldr	r1, [pc, #192]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003934:	4313      	orrs	r3, r2
 8003936:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003938:	4b2e      	ldr	r3, [pc, #184]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a2d      	ldr	r2, [pc, #180]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800393e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003942:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003944:	4b2b      	ldr	r3, [pc, #172]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	4a2a      	ldr	r2, [pc, #168]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800394a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800394e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003950:	f7fd ff62 	bl	8001818 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7fd ff5e 	bl	8001818 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e058      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800396a:	4b22      	ldr	r3, [pc, #136]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003976:	e050      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e04f      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800397c:	4b1d      	ldr	r3, [pc, #116]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d148      	bne.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003988:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a19      	ldr	r2, [pc, #100]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800398e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003992:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003994:	4b17      	ldr	r3, [pc, #92]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	4a16      	ldr	r2, [pc, #88]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800399a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800399e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039a0:	f7fd ff3a 	bl	8001818 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fd ff36 	bl	8001818 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e030      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x734>
 80039c6:	e028      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2b0c      	cmp	r3, #12
 80039cc:	d023      	beq.n	8003a16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ce:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039da:	f7fd ff1d 	bl	8001818 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039e0:	e00c      	b.n	80039fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fd ff19 	bl	8001818 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d905      	bls.n	80039fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e013      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
 80039f4:	40021000 	.word	0x40021000
 80039f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039fc:	4b09      	ldr	r3, [pc, #36]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1ec      	bne.n	80039e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a08:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 8003a0a:	68da      	ldr	r2, [r3, #12]
 8003a0c:	4905      	ldr	r1, [pc, #20]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <HAL_RCC_OscConfig+0x7b4>)
 8003a10:	4013      	ands	r3, r2
 8003a12:	60cb      	str	r3, [r1, #12]
 8003a14:	e001      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3720      	adds	r7, #32
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40021000 	.word	0x40021000
 8003a28:	feeefffc 	.word	0xfeeefffc

08003a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e0e7      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a40:	4b75      	ldr	r3, [pc, #468]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d910      	bls.n	8003a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	4b72      	ldr	r3, [pc, #456]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 0207 	bic.w	r2, r3, #7
 8003a56:	4970      	ldr	r1, [pc, #448]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5e:	4b6e      	ldr	r3, [pc, #440]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0cf      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d010      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	4b66      	ldr	r3, [pc, #408]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d908      	bls.n	8003a9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a8c:	4b63      	ldr	r3, [pc, #396]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	4960      	ldr	r1, [pc, #384]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d04c      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d107      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d121      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e0a6      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d107      	bne.n	8003ada <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aca:	4b54      	ldr	r3, [pc, #336]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d115      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e09a      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d107      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e08e      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af2:	4b4a      	ldr	r3, [pc, #296]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e086      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b02:	4b46      	ldr	r3, [pc, #280]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 0203 	bic.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	4943      	ldr	r1, [pc, #268]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b14:	f7fd fe80 	bl	8001818 <HAL_GetTick>
 8003b18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1c:	f7fd fe7c 	bl	8001818 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e06e      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b32:	4b3a      	ldr	r3, [pc, #232]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 020c 	and.w	r2, r3, #12
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d1eb      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d010      	beq.n	8003b72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	4b31      	ldr	r3, [pc, #196]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d208      	bcs.n	8003b72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b60:	4b2e      	ldr	r3, [pc, #184]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	492b      	ldr	r1, [pc, #172]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b72:	4b29      	ldr	r3, [pc, #164]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d210      	bcs.n	8003ba2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b80:	4b25      	ldr	r3, [pc, #148]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f023 0207 	bic.w	r2, r3, #7
 8003b88:	4923      	ldr	r1, [pc, #140]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b90:	4b21      	ldr	r3, [pc, #132]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d001      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e036      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d008      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bae:	4b1b      	ldr	r3, [pc, #108]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	4918      	ldr	r1, [pc, #96]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d009      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bcc:	4b13      	ldr	r3, [pc, #76]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4910      	ldr	r1, [pc, #64]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003be0:	f000 f824 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	091b      	lsrs	r3, r3, #4
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	490b      	ldr	r1, [pc, #44]	@ (8003c20 <HAL_RCC_ClockConfig+0x1f4>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfc:	4a09      	ldr	r2, [pc, #36]	@ (8003c24 <HAL_RCC_ClockConfig+0x1f8>)
 8003bfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c00:	4b09      	ldr	r3, [pc, #36]	@ (8003c28 <HAL_RCC_ClockConfig+0x1fc>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fd faed 	bl	80011e4 <HAL_InitTick>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c0e:	7afb      	ldrb	r3, [r7, #11]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40022000 	.word	0x40022000
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	0800bc20 	.word	0x0800bc20
 8003c24:	20000364 	.word	0x20000364
 8003c28:	20000368 	.word	0x20000368

08003c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b089      	sub	sp, #36	@ 0x24
 8003c30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	61fb      	str	r3, [r7, #28]
 8003c36:	2300      	movs	r3, #0
 8003c38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c44:	4b3b      	ldr	r3, [pc, #236]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d005      	beq.n	8003c60 <HAL_RCC_GetSysClockFreq+0x34>
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	2b0c      	cmp	r3, #12
 8003c58:	d121      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d11e      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c60:	4b34      	ldr	r3, [pc, #208]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0308 	and.w	r3, r3, #8
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d107      	bne.n	8003c7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c6c:	4b31      	ldr	r3, [pc, #196]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c72:	0a1b      	lsrs	r3, r3, #8
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	e005      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	091b      	lsrs	r3, r3, #4
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c88:	4a2b      	ldr	r2, [pc, #172]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10d      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d102      	bne.n	8003caa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ca4:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8003ca6:	61bb      	str	r3, [r7, #24]
 8003ca8:	e004      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cb0:	4b23      	ldr	r3, [pc, #140]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	2b0c      	cmp	r3, #12
 8003cb8:	d134      	bne.n	8003d24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cba:	4b1e      	ldr	r3, [pc, #120]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d003      	beq.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d003      	beq.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xac>
 8003cd0:	e005      	b.n	8003cde <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	e005      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003cd8:	4b19      	ldr	r3, [pc, #100]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cda:	617b      	str	r3, [r7, #20]
      break;
 8003cdc:	e002      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	617b      	str	r3, [r7, #20]
      break;
 8003ce2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ce4:	4b13      	ldr	r3, [pc, #76]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	3301      	adds	r3, #1
 8003cf0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cf2:	4b10      	ldr	r3, [pc, #64]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	0a1b      	lsrs	r3, r3, #8
 8003cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	fb03 f202 	mul.w	r2, r3, r2
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	0e5b      	lsrs	r3, r3, #25
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	3301      	adds	r3, #1
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d24:	69bb      	ldr	r3, [r7, #24]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40021000 	.word	0x40021000
 8003d38:	0800bc38 	.word	0x0800bc38
 8003d3c:	00f42400 	.word	0x00f42400
 8003d40:	007a1200 	.word	0x007a1200

08003d44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d48:	4b03      	ldr	r3, [pc, #12]	@ (8003d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	20000364 	.word	0x20000364

08003d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d60:	f7ff fff0 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d64:	4602      	mov	r2, r0
 8003d66:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	4904      	ldr	r1, [pc, #16]	@ (8003d84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d72:	5ccb      	ldrb	r3, [r1, r3]
 8003d74:	f003 031f 	and.w	r3, r3, #31
 8003d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40021000 	.word	0x40021000
 8003d84:	0800bc30 	.word	0x0800bc30

08003d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d8c:	f7ff ffda 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	0adb      	lsrs	r3, r3, #11
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	4904      	ldr	r1, [pc, #16]	@ (8003db0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d9e:	5ccb      	ldrb	r3, [r1, r3]
 8003da0:	f003 031f 	and.w	r3, r3, #31
 8003da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40021000 	.word	0x40021000
 8003db0:	0800bc30 	.word	0x0800bc30

08003db4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	220f      	movs	r2, #15
 8003dc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003dc4:	4b12      	ldr	r3, [pc, #72]	@ (8003e10 <HAL_RCC_GetClockConfig+0x5c>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0203 	and.w	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003e10 <HAL_RCC_GetClockConfig+0x5c>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8003e10 <HAL_RCC_GetClockConfig+0x5c>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003de8:	4b09      	ldr	r3, [pc, #36]	@ (8003e10 <HAL_RCC_GetClockConfig+0x5c>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	08db      	lsrs	r3, r3, #3
 8003dee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003df6:	4b07      	ldr	r3, [pc, #28]	@ (8003e14 <HAL_RCC_GetClockConfig+0x60>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0207 	and.w	r2, r3, #7
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	601a      	str	r2, [r3, #0]
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40022000 	.word	0x40022000

08003e18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e20:	2300      	movs	r3, #0
 8003e22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e24:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e30:	f7ff f9ac 	bl	800318c <HAL_PWREx_GetVoltageRange>
 8003e34:	6178      	str	r0, [r7, #20]
 8003e36:	e014      	b.n	8003e62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e38:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3c:	4a24      	ldr	r2, [pc, #144]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e42:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e44:	4b22      	ldr	r3, [pc, #136]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e50:	f7ff f99c 	bl	800318c <HAL_PWREx_GetVoltageRange>
 8003e54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e56:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e68:	d10b      	bne.n	8003e82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b80      	cmp	r3, #128	@ 0x80
 8003e6e:	d919      	bls.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e74:	d902      	bls.n	8003e7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e76:	2302      	movs	r3, #2
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	e013      	b.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	e010      	b.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b80      	cmp	r3, #128	@ 0x80
 8003e86:	d902      	bls.n	8003e8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e88:	2303      	movs	r3, #3
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	e00a      	b.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b80      	cmp	r3, #128	@ 0x80
 8003e92:	d102      	bne.n	8003e9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e94:	2302      	movs	r3, #2
 8003e96:	613b      	str	r3, [r7, #16]
 8003e98:	e004      	b.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b70      	cmp	r3, #112	@ 0x70
 8003e9e:	d101      	bne.n	8003ea4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 0207 	bic.w	r2, r3, #7
 8003eac:	4909      	ldr	r1, [pc, #36]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003eb4:	4b07      	ldr	r3, [pc, #28]	@ (8003ed4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d001      	beq.n	8003ec6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e000      	b.n	8003ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	40022000 	.word	0x40022000

08003ed8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d041      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ef8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003efc:	d02a      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003efe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f02:	d824      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f08:	d008      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f0e:	d81e      	bhi.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f18:	d010      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f1a:	e018      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f1c:	4b86      	ldr	r3, [pc, #536]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4a85      	ldr	r2, [pc, #532]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f26:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f28:	e015      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	2100      	movs	r1, #0
 8003f30:	4618      	mov	r0, r3
 8003f32:	f001 f829 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f3a:	e00c      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3320      	adds	r3, #32
 8003f40:	2100      	movs	r1, #0
 8003f42:	4618      	mov	r0, r3
 8003f44:	f001 f914 	bl	8005170 <RCCEx_PLLSAI2_Config>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f4c:	e003      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	74fb      	strb	r3, [r7, #19]
      break;
 8003f52:	e000      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f56:	7cfb      	ldrb	r3, [r7, #19]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10b      	bne.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f5c:	4b76      	ldr	r3, [pc, #472]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f6a:	4973      	ldr	r1, [pc, #460]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f72:	e001      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f74:	7cfb      	ldrb	r3, [r7, #19]
 8003f76:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d041      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f8c:	d02a      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f92:	d824      	bhi.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f98:	d008      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f9e:	d81e      	bhi.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00a      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fa8:	d010      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003faa:	e018      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fac:	4b62      	ldr	r3, [pc, #392]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	4a61      	ldr	r2, [pc, #388]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fb8:	e015      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 ffe1 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fca:	e00c      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3320      	adds	r3, #32
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f001 f8cc 	bl	8005170 <RCCEx_PLLSAI2_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fdc:	e003      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	74fb      	strb	r3, [r7, #19]
      break;
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003fe4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fe6:	7cfb      	ldrb	r3, [r7, #19]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10b      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003fec:	4b52      	ldr	r3, [pc, #328]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ffa:	494f      	ldr	r1, [pc, #316]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004002:	e001      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004004:	7cfb      	ldrb	r3, [r7, #19]
 8004006:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 80a0 	beq.w	8004156 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004016:	2300      	movs	r3, #0
 8004018:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800401a:	4b47      	ldr	r3, [pc, #284]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800401c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004026:	2301      	movs	r3, #1
 8004028:	e000      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800402a:	2300      	movs	r3, #0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00d      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004030:	4b41      	ldr	r3, [pc, #260]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004034:	4a40      	ldr	r2, [pc, #256]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004036:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800403a:	6593      	str	r3, [r2, #88]	@ 0x58
 800403c:	4b3e      	ldr	r3, [pc, #248]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800403e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004048:	2301      	movs	r3, #1
 800404a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800404c:	4b3b      	ldr	r3, [pc, #236]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a3a      	ldr	r2, [pc, #232]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004056:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004058:	f7fd fbde 	bl	8001818 <HAL_GetTick>
 800405c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800405e:	e009      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004060:	f7fd fbda 	bl	8001818 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d902      	bls.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	74fb      	strb	r3, [r7, #19]
        break;
 8004072:	e005      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004074:	4b31      	ldr	r3, [pc, #196]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0ef      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004080:	7cfb      	ldrb	r3, [r7, #19]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d15c      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004086:	4b2c      	ldr	r3, [pc, #176]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004090:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d01f      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d019      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040a4:	4b24      	ldr	r3, [pc, #144]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040b0:	4b21      	ldr	r3, [pc, #132]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b6:	4a20      	ldr	r2, [pc, #128]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040d0:	4a19      	ldr	r2, [pc, #100]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d016      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e2:	f7fd fb99 	bl	8001818 <HAL_GetTick>
 80040e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e8:	e00b      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ea:	f7fd fb95 	bl	8001818 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d902      	bls.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004100:	e006      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004102:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0ec      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004110:	7cfb      	ldrb	r3, [r7, #19]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10c      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004116:	4b08      	ldr	r3, [pc, #32]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004126:	4904      	ldr	r1, [pc, #16]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800412e:	e009      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004130:	7cfb      	ldrb	r3, [r7, #19]
 8004132:	74bb      	strb	r3, [r7, #18]
 8004134:	e006      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004136:	bf00      	nop
 8004138:	40021000 	.word	0x40021000
 800413c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004144:	7c7b      	ldrb	r3, [r7, #17]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d105      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800414a:	4b9e      	ldr	r3, [pc, #632]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414e:	4a9d      	ldr	r2, [pc, #628]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004154:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00a      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004162:	4b98      	ldr	r3, [pc, #608]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004168:	f023 0203 	bic.w	r2, r3, #3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004170:	4994      	ldr	r1, [pc, #592]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004172:	4313      	orrs	r3, r2
 8004174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004184:	4b8f      	ldr	r3, [pc, #572]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418a:	f023 020c 	bic.w	r2, r3, #12
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004192:	498c      	ldr	r1, [pc, #560]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041a6:	4b87      	ldr	r3, [pc, #540]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	4983      	ldr	r1, [pc, #524]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0308 	and.w	r3, r3, #8
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041c8:	4b7e      	ldr	r3, [pc, #504]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	497b      	ldr	r1, [pc, #492]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041ea:	4b76      	ldr	r3, [pc, #472]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f8:	4972      	ldr	r1, [pc, #456]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800420c:	4b6d      	ldr	r3, [pc, #436]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004212:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421a:	496a      	ldr	r1, [pc, #424]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800422e:	4b65      	ldr	r3, [pc, #404]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004234:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800423c:	4961      	ldr	r1, [pc, #388]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00a      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004250:	4b5c      	ldr	r3, [pc, #368]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004256:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800425e:	4959      	ldr	r1, [pc, #356]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004272:	4b54      	ldr	r3, [pc, #336]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004278:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004280:	4950      	ldr	r1, [pc, #320]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00a      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004294:	4b4b      	ldr	r3, [pc, #300]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a2:	4948      	ldr	r1, [pc, #288]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00a      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042b6:	4b43      	ldr	r3, [pc, #268]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c4:	493f      	ldr	r1, [pc, #252]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d028      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042d8:	4b3a      	ldr	r3, [pc, #232]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042e6:	4937      	ldr	r1, [pc, #220]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042f6:	d106      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f8:	4b32      	ldr	r3, [pc, #200]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4a31      	ldr	r2, [pc, #196]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004302:	60d3      	str	r3, [r2, #12]
 8004304:	e011      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800430a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800430e:	d10c      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3304      	adds	r3, #4
 8004314:	2101      	movs	r1, #1
 8004316:	4618      	mov	r0, r3
 8004318:	f000 fe36 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004320:	7cfb      	ldrb	r3, [r7, #19]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004326:	7cfb      	ldrb	r3, [r7, #19]
 8004328:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d028      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004336:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004344:	491f      	ldr	r1, [pc, #124]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004350:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004354:	d106      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004356:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	4a1a      	ldr	r2, [pc, #104]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004360:	60d3      	str	r3, [r2, #12]
 8004362:	e011      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004368:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800436c:	d10c      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3304      	adds	r3, #4
 8004372:	2101      	movs	r1, #1
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fe07 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 800437a:	4603      	mov	r3, r0
 800437c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d02b      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004394:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a2:	4908      	ldr	r1, [pc, #32]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043b2:	d109      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b4:	4b03      	ldr	r3, [pc, #12]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	4a02      	ldr	r2, [pc, #8]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043be:	60d3      	str	r3, [r2, #12]
 80043c0:	e014      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043c2:	bf00      	nop
 80043c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043d0:	d10c      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3304      	adds	r3, #4
 80043d6:	2101      	movs	r1, #1
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fdd5 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 80043de:	4603      	mov	r3, r0
 80043e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043e2:	7cfb      	ldrb	r3, [r7, #19]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d02f      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043f8:	4b2b      	ldr	r3, [pc, #172]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004406:	4928      	ldr	r1, [pc, #160]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004412:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004416:	d10d      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3304      	adds	r3, #4
 800441c:	2102      	movs	r1, #2
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fdb2 	bl	8004f88 <RCCEx_PLLSAI1_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004428:	7cfb      	ldrb	r3, [r7, #19]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d014      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800442e:	7cfb      	ldrb	r3, [r7, #19]
 8004430:	74bb      	strb	r3, [r7, #18]
 8004432:	e011      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800443c:	d10c      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	3320      	adds	r3, #32
 8004442:	2102      	movs	r1, #2
 8004444:	4618      	mov	r0, r3
 8004446:	f000 fe93 	bl	8005170 <RCCEx_PLLSAI2_Config>
 800444a:	4603      	mov	r3, r0
 800444c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800444e:	7cfb      	ldrb	r3, [r7, #19]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00a      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004464:	4b10      	ldr	r3, [pc, #64]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004472:	490d      	ldr	r1, [pc, #52]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00b      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004486:	4b08      	ldr	r3, [pc, #32]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004496:	4904      	ldr	r1, [pc, #16]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800449e:	7cbb      	ldrb	r3, [r7, #18]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40021000 	.word	0x40021000

080044ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044be:	d13e      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80044c0:	4bb2      	ldr	r3, [pc, #712]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ca:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044d2:	d028      	beq.n	8004526 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044da:	f200 8542 	bhi.w	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e4:	d005      	beq.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ec:	d00e      	beq.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80044ee:	f000 bd38 	b.w	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80044f2:	4ba6      	ldr	r3, [pc, #664]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80044f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	f040 8532 	bne.w	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004506:	61fb      	str	r3, [r7, #28]
      break;
 8004508:	f000 bd2d 	b.w	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800450c:	4b9f      	ldr	r3, [pc, #636]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800450e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	f040 8527 	bne.w	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800451c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004520:	61fb      	str	r3, [r7, #28]
      break;
 8004522:	f000 bd22 	b.w	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004526:	4b99      	ldr	r3, [pc, #612]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004532:	f040 851c 	bne.w	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004536:	4b96      	ldr	r3, [pc, #600]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004538:	61fb      	str	r3, [r7, #28]
      break;
 800453a:	f000 bd18 	b.w	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800453e:	4b93      	ldr	r3, [pc, #588]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d036      	beq.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b03      	cmp	r3, #3
 8004552:	d840      	bhi.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d003      	beq.n	8004562 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b02      	cmp	r3, #2
 800455e:	d020      	beq.n	80045a2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004560:	e039      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004562:	4b8a      	ldr	r3, [pc, #552]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b02      	cmp	r3, #2
 800456c:	d116      	bne.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800456e:	4b87      	ldr	r3, [pc, #540]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800457a:	4b84      	ldr	r3, [pc, #528]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	091b      	lsrs	r3, r3, #4
 8004580:	f003 030f 	and.w	r3, r3, #15
 8004584:	e005      	b.n	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004586:	4b81      	ldr	r3, [pc, #516]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800458c:	0a1b      	lsrs	r3, r3, #8
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	4a80      	ldr	r2, [pc, #512]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004598:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800459a:	e01f      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	61bb      	str	r3, [r7, #24]
      break;
 80045a0:	e01c      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045a2:	4b7a      	ldr	r3, [pc, #488]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ae:	d102      	bne.n	80045b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80045b0:	4b79      	ldr	r3, [pc, #484]	@ (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80045b2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80045b4:	e012      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61bb      	str	r3, [r7, #24]
      break;
 80045ba:	e00f      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045bc:	4b73      	ldr	r3, [pc, #460]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045c8:	d102      	bne.n	80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80045ca:	4b74      	ldr	r3, [pc, #464]	@ (800479c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80045cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80045ce:	e005      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61bb      	str	r3, [r7, #24]
      break;
 80045d4:	e002      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61bb      	str	r3, [r7, #24]
      break;
 80045da:	bf00      	nop
    }

    switch(PeriphClk)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80045e2:	f000 80dd 	beq.w	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80045ec:	f200 84c1 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045f6:	f000 80d3 	beq.w	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004600:	f200 84b7 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800460a:	f000 835f 	beq.w	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004614:	f200 84ad 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800461e:	f000 847e 	beq.w	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004628:	f200 84a3 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004632:	f000 82cd 	beq.w	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800463c:	f200 8499 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004646:	f000 80ab 	beq.w	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004650:	f200 848f 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800465a:	f000 8090 	beq.w	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004664:	f200 8485 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800466e:	d07f      	beq.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004676:	f200 847c 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004680:	f000 8403 	beq.w	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468a:	f200 8472 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004694:	f000 83af 	beq.w	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800469e:	f200 8468 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a8:	f000 8379 	beq.w	8004d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b2:	f200 845e 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b80      	cmp	r3, #128	@ 0x80
 80046ba:	f000 8344 	beq.w	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b80      	cmp	r3, #128	@ 0x80
 80046c2:	f200 8456 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d84b      	bhi.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 844f 	beq.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	2b1f      	cmp	r3, #31
 80046da:	f200 844a 	bhi.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80046de:	a201      	add	r2, pc, #4	@ (adr r2, 80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	080048cd 	.word	0x080048cd
 80046e8:	0800493b 	.word	0x0800493b
 80046ec:	08004f73 	.word	0x08004f73
 80046f0:	080049cf 	.word	0x080049cf
 80046f4:	08004f73 	.word	0x08004f73
 80046f8:	08004f73 	.word	0x08004f73
 80046fc:	08004f73 	.word	0x08004f73
 8004700:	08004a55 	.word	0x08004a55
 8004704:	08004f73 	.word	0x08004f73
 8004708:	08004f73 	.word	0x08004f73
 800470c:	08004f73 	.word	0x08004f73
 8004710:	08004f73 	.word	0x08004f73
 8004714:	08004f73 	.word	0x08004f73
 8004718:	08004f73 	.word	0x08004f73
 800471c:	08004f73 	.word	0x08004f73
 8004720:	08004acd 	.word	0x08004acd
 8004724:	08004f73 	.word	0x08004f73
 8004728:	08004f73 	.word	0x08004f73
 800472c:	08004f73 	.word	0x08004f73
 8004730:	08004f73 	.word	0x08004f73
 8004734:	08004f73 	.word	0x08004f73
 8004738:	08004f73 	.word	0x08004f73
 800473c:	08004f73 	.word	0x08004f73
 8004740:	08004f73 	.word	0x08004f73
 8004744:	08004f73 	.word	0x08004f73
 8004748:	08004f73 	.word	0x08004f73
 800474c:	08004f73 	.word	0x08004f73
 8004750:	08004f73 	.word	0x08004f73
 8004754:	08004f73 	.word	0x08004f73
 8004758:	08004f73 	.word	0x08004f73
 800475c:	08004f73 	.word	0x08004f73
 8004760:	08004b4f 	.word	0x08004b4f
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b40      	cmp	r3, #64	@ 0x40
 8004768:	f000 82c1 	beq.w	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800476c:	f000 bc01 	b.w	8004f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004770:	69b9      	ldr	r1, [r7, #24]
 8004772:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004776:	f000 fdd9 	bl	800532c <RCCEx_GetSAIxPeriphCLKFreq>
 800477a:	61f8      	str	r0, [r7, #28]
      break;
 800477c:	e3fa      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800477e:	69b9      	ldr	r1, [r7, #24]
 8004780:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004784:	f000 fdd2 	bl	800532c <RCCEx_GetSAIxPeriphCLKFreq>
 8004788:	61f8      	str	r0, [r7, #28]
      break;
 800478a:	e3f3      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800478c:	40021000 	.word	0x40021000
 8004790:	0003d090 	.word	0x0003d090
 8004794:	0800bc38 	.word	0x0800bc38
 8004798:	00f42400 	.word	0x00f42400
 800479c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80047a0:	4ba9      	ldr	r3, [pc, #676]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80047aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80047b2:	d00c      	beq.n	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80047ba:	d87f      	bhi.n	80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047c2:	d04e      	beq.n	8004862 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047ca:	d01d      	beq.n	8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80047cc:	e076      	b.n	80048bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80047ce:	4b9e      	ldr	r3, [pc, #632]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d172      	bne.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80047da:	4b9b      	ldr	r3, [pc, #620]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d005      	beq.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80047e6:	4b98      	ldr	r3, [pc, #608]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	091b      	lsrs	r3, r3, #4
 80047ec:	f003 030f 	and.w	r3, r3, #15
 80047f0:	e005      	b.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80047f2:	4b95      	ldr	r3, [pc, #596]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047f8:	0a1b      	lsrs	r3, r3, #8
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	4a93      	ldr	r2, [pc, #588]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004804:	61fb      	str	r3, [r7, #28]
          break;
 8004806:	e05b      	b.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004808:	4b8f      	ldr	r3, [pc, #572]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004810:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004814:	d156      	bne.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004816:	4b8c      	ldr	r3, [pc, #560]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800481e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004822:	d14f      	bne.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004824:	4b88      	ldr	r3, [pc, #544]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	0a1b      	lsrs	r3, r3, #8
 800482a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800482e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	fb03 f202 	mul.w	r2, r3, r2
 8004838:	4b83      	ldr	r3, [pc, #524]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	091b      	lsrs	r3, r3, #4
 800483e:	f003 0307 	and.w	r3, r3, #7
 8004842:	3301      	adds	r3, #1
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800484a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	0d5b      	lsrs	r3, r3, #21
 8004850:	f003 0303 	and.w	r3, r3, #3
 8004854:	3301      	adds	r3, #1
 8004856:	005b      	lsls	r3, r3, #1
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	fbb2 f3f3 	udiv	r3, r2, r3
 800485e:	61fb      	str	r3, [r7, #28]
          break;
 8004860:	e030      	b.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004862:	4b79      	ldr	r3, [pc, #484]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800486a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800486e:	d12b      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004870:	4b75      	ldr	r3, [pc, #468]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004878:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800487c:	d124      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800487e:	4b72      	ldr	r3, [pc, #456]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	0a1b      	lsrs	r3, r3, #8
 8004884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004888:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	fb03 f202 	mul.w	r2, r3, r2
 8004892:	4b6d      	ldr	r3, [pc, #436]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	091b      	lsrs	r3, r3, #4
 8004898:	f003 0307 	and.w	r3, r3, #7
 800489c:	3301      	adds	r3, #1
 800489e:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80048a4:	4b68      	ldr	r3, [pc, #416]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	0d5b      	lsrs	r3, r3, #21
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	3301      	adds	r3, #1
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b8:	61fb      	str	r3, [r7, #28]
          break;
 80048ba:	e005      	b.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80048bc:	bf00      	nop
 80048be:	e359      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048c0:	bf00      	nop
 80048c2:	e357      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048c4:	bf00      	nop
 80048c6:	e355      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048c8:	bf00      	nop
        break;
 80048ca:	e353      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80048cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d827      	bhi.n	800492e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80048de:	a201      	add	r2, pc, #4	@ (adr r2, 80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80048e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e4:	080048f5 	.word	0x080048f5
 80048e8:	080048fd 	.word	0x080048fd
 80048ec:	08004905 	.word	0x08004905
 80048f0:	08004919 	.word	0x08004919
          frequency = HAL_RCC_GetPCLK2Freq();
 80048f4:	f7ff fa48 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 80048f8:	61f8      	str	r0, [r7, #28]
          break;
 80048fa:	e01d      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80048fc:	f7ff f996 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004900:	61f8      	str	r0, [r7, #28]
          break;
 8004902:	e019      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004904:	4b50      	ldr	r3, [pc, #320]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800490c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004910:	d10f      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004912:	4b4f      	ldr	r3, [pc, #316]	@ (8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004914:	61fb      	str	r3, [r7, #28]
          break;
 8004916:	e00c      	b.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004918:	4b4b      	ldr	r3, [pc, #300]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b02      	cmp	r3, #2
 8004924:	d107      	bne.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800492a:	61fb      	str	r3, [r7, #28]
          break;
 800492c:	e003      	b.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800492e:	bf00      	nop
 8004930:	e320      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004932:	bf00      	nop
 8004934:	e31e      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004936:	bf00      	nop
        break;
 8004938:	e31c      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800493a:	4b43      	ldr	r3, [pc, #268]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004940:	f003 030c 	and.w	r3, r3, #12
 8004944:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	2b0c      	cmp	r3, #12
 800494a:	d83a      	bhi.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800494c:	a201      	add	r2, pc, #4	@ (adr r2, 8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800494e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004952:	bf00      	nop
 8004954:	08004989 	.word	0x08004989
 8004958:	080049c3 	.word	0x080049c3
 800495c:	080049c3 	.word	0x080049c3
 8004960:	080049c3 	.word	0x080049c3
 8004964:	08004991 	.word	0x08004991
 8004968:	080049c3 	.word	0x080049c3
 800496c:	080049c3 	.word	0x080049c3
 8004970:	080049c3 	.word	0x080049c3
 8004974:	08004999 	.word	0x08004999
 8004978:	080049c3 	.word	0x080049c3
 800497c:	080049c3 	.word	0x080049c3
 8004980:	080049c3 	.word	0x080049c3
 8004984:	080049ad 	.word	0x080049ad
          frequency = HAL_RCC_GetPCLK1Freq();
 8004988:	f7ff f9e8 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 800498c:	61f8      	str	r0, [r7, #28]
          break;
 800498e:	e01d      	b.n	80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004990:	f7ff f94c 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004994:	61f8      	str	r0, [r7, #28]
          break;
 8004996:	e019      	b.n	80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004998:	4b2b      	ldr	r3, [pc, #172]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a4:	d10f      	bne.n	80049c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80049a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80049a8:	61fb      	str	r3, [r7, #28]
          break;
 80049aa:	e00c      	b.n	80049c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80049ac:	4b26      	ldr	r3, [pc, #152]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d107      	bne.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80049ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049be:	61fb      	str	r3, [r7, #28]
          break;
 80049c0:	e003      	b.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80049c2:	bf00      	nop
 80049c4:	e2d6      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049c6:	bf00      	nop
 80049c8:	e2d4      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049ca:	bf00      	nop
        break;
 80049cc:	e2d2      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80049ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	2b30      	cmp	r3, #48	@ 0x30
 80049de:	d021      	beq.n	8004a24 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	2b30      	cmp	r3, #48	@ 0x30
 80049e4:	d829      	bhi.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d011      	beq.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d823      	bhi.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d004      	beq.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80049fe:	e01c      	b.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a00:	f7ff f9ac 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004a04:	61f8      	str	r0, [r7, #28]
          break;
 8004a06:	e01d      	b.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a08:	f7ff f910 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004a0c:	61f8      	str	r0, [r7, #28]
          break;
 8004a0e:	e019      	b.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a10:	4b0d      	ldr	r3, [pc, #52]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a1c:	d10f      	bne.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004a20:	61fb      	str	r3, [r7, #28]
          break;
 8004a22:	e00c      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a24:	4b08      	ldr	r3, [pc, #32]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d107      	bne.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a36:	61fb      	str	r3, [r7, #28]
          break;
 8004a38:	e003      	b.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004a3a:	bf00      	nop
 8004a3c:	e29a      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a3e:	bf00      	nop
 8004a40:	e298      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a42:	bf00      	nop
        break;
 8004a44:	e296      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004a46:	bf00      	nop
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	0800bc38 	.word	0x0800bc38
 8004a50:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004a54:	4b9b      	ldr	r3, [pc, #620]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a5e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a64:	d021      	beq.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a6a:	d829      	bhi.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	2b80      	cmp	r3, #128	@ 0x80
 8004a70:	d011      	beq.n	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	2b80      	cmp	r3, #128	@ 0x80
 8004a76:	d823      	bhi.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b40      	cmp	r3, #64	@ 0x40
 8004a82:	d004      	beq.n	8004a8e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004a84:	e01c      	b.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a86:	f7ff f969 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004a8a:	61f8      	str	r0, [r7, #28]
          break;
 8004a8c:	e01d      	b.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a8e:	f7ff f8cd 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004a92:	61f8      	str	r0, [r7, #28]
          break;
 8004a94:	e019      	b.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a96:	4b8b      	ldr	r3, [pc, #556]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d10f      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004aa4:	4b88      	ldr	r3, [pc, #544]	@ (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004aa6:	61fb      	str	r3, [r7, #28]
          break;
 8004aa8:	e00c      	b.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004aaa:	4b86      	ldr	r3, [pc, #536]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d107      	bne.n	8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004ab8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004abc:	61fb      	str	r3, [r7, #28]
          break;
 8004abe:	e003      	b.n	8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004ac0:	bf00      	nop
 8004ac2:	e257      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ac4:	bf00      	nop
 8004ac6:	e255      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ac8:	bf00      	nop
        break;
 8004aca:	e253      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004acc:	4b7d      	ldr	r3, [pc, #500]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ad6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ade:	d025      	beq.n	8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ae6:	d82c      	bhi.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aee:	d013      	beq.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af6:	d824      	bhi.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d004      	beq.n	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b04:	d004      	beq.n	8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004b06:	e01c      	b.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b08:	f7ff f928 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004b0c:	61f8      	str	r0, [r7, #28]
          break;
 8004b0e:	e01d      	b.n	8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b10:	f7ff f88c 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004b14:	61f8      	str	r0, [r7, #28]
          break;
 8004b16:	e019      	b.n	8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b18:	4b6a      	ldr	r3, [pc, #424]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b24:	d10f      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004b26:	4b68      	ldr	r3, [pc, #416]	@ (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004b28:	61fb      	str	r3, [r7, #28]
          break;
 8004b2a:	e00c      	b.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b2c:	4b65      	ldr	r3, [pc, #404]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d107      	bne.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b3e:	61fb      	str	r3, [r7, #28]
          break;
 8004b40:	e003      	b.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004b42:	bf00      	nop
 8004b44:	e216      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b46:	bf00      	nop
 8004b48:	e214      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b4a:	bf00      	nop
        break;
 8004b4c:	e212      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b60:	d025      	beq.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b68:	d82c      	bhi.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b70:	d013      	beq.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b78:	d824      	bhi.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b86:	d004      	beq.n	8004b92 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004b88:	e01c      	b.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b8a:	f7ff f8e7 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004b8e:	61f8      	str	r0, [r7, #28]
          break;
 8004b90:	e01d      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b92:	f7ff f84b 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004b96:	61f8      	str	r0, [r7, #28]
          break;
 8004b98:	e019      	b.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ba6:	d10f      	bne.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004ba8:	4b47      	ldr	r3, [pc, #284]	@ (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004baa:	61fb      	str	r3, [r7, #28]
          break;
 8004bac:	e00c      	b.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004bae:	4b45      	ldr	r3, [pc, #276]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d107      	bne.n	8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004bbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bc0:	61fb      	str	r3, [r7, #28]
          break;
 8004bc2:	e003      	b.n	8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004bc4:	bf00      	nop
 8004bc6:	e1d5      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bc8:	bf00      	nop
 8004bca:	e1d3      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bcc:	bf00      	nop
        break;
 8004bce:	e1d1      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004bd0:	4b3c      	ldr	r3, [pc, #240]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004bda:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004be2:	d00c      	beq.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bea:	d864      	bhi.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bf2:	d008      	beq.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bfa:	d030      	beq.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004bfc:	e05b      	b.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bfe:	f7ff f815 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004c02:	61f8      	str	r0, [r7, #28]
          break;
 8004c04:	e05c      	b.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004c06:	4b2f      	ldr	r3, [pc, #188]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c12:	d152      	bne.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004c14:	4b2b      	ldr	r3, [pc, #172]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d04c      	beq.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004c20:	4b28      	ldr	r3, [pc, #160]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	0a1b      	lsrs	r3, r3, #8
 8004c26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c2a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	fb03 f202 	mul.w	r2, r3, r2
 8004c34:	4b23      	ldr	r3, [pc, #140]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	091b      	lsrs	r3, r3, #4
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	3301      	adds	r3, #1
 8004c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c44:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004c46:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	0e5b      	lsrs	r3, r3, #25
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	3301      	adds	r3, #1
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	61fb      	str	r3, [r7, #28]
          break;
 8004c5c:	e02d      	b.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004c5e:	4b19      	ldr	r3, [pc, #100]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c6a:	d128      	bne.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004c6c:	4b15      	ldr	r3, [pc, #84]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d022      	beq.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004c78:	4b12      	ldr	r3, [pc, #72]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	0a1b      	lsrs	r3, r3, #8
 8004c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c82:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	fb03 f202 	mul.w	r2, r3, r2
 8004c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	091b      	lsrs	r3, r3, #4
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	3301      	adds	r3, #1
 8004c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004c9e:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	0e5b      	lsrs	r3, r3, #25
 8004ca4:	f003 0303 	and.w	r3, r3, #3
 8004ca8:	3301      	adds	r3, #1
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb2:	61fb      	str	r3, [r7, #28]
          break;
 8004cb4:	e003      	b.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004cb6:	bf00      	nop
 8004cb8:	e15c      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cba:	bf00      	nop
 8004cbc:	e15a      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cbe:	bf00      	nop
        break;
 8004cc0:	e158      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004cc2:	bf00      	nop
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004ccc:	4b9d      	ldr	r3, [pc, #628]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cd6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004cde:	f7ff f853 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 8004ce2:	61f8      	str	r0, [r7, #28]
        break;
 8004ce4:	e146      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ce6:	f7fe ffa1 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004cea:	61f8      	str	r0, [r7, #28]
        break;
 8004cec:	e142      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004cee:	4b95      	ldr	r3, [pc, #596]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004cf8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d00:	d013      	beq.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d08:	d819      	bhi.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d004      	beq.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d16:	d004      	beq.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004d18:	e011      	b.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d1a:	f7ff f81f 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004d1e:	61f8      	str	r0, [r7, #28]
          break;
 8004d20:	e010      	b.n	8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d22:	f7fe ff83 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004d26:	61f8      	str	r0, [r7, #28]
          break;
 8004d28:	e00c      	b.n	8004d44 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d2a:	4b86      	ldr	r3, [pc, #536]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d36:	d104      	bne.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004d38:	4b83      	ldr	r3, [pc, #524]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004d3a:	61fb      	str	r3, [r7, #28]
          break;
 8004d3c:	e001      	b.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004d3e:	bf00      	nop
 8004d40:	e118      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d42:	bf00      	nop
        break;
 8004d44:	e116      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004d46:	4b7f      	ldr	r3, [pc, #508]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004d50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d58:	d013      	beq.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d60:	d819      	bhi.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d004      	beq.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d6e:	d004      	beq.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004d70:	e011      	b.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d72:	f7fe fff3 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004d76:	61f8      	str	r0, [r7, #28]
          break;
 8004d78:	e010      	b.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d7a:	f7fe ff57 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004d7e:	61f8      	str	r0, [r7, #28]
          break;
 8004d80:	e00c      	b.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d82:	4b70      	ldr	r3, [pc, #448]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d8e:	d104      	bne.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004d90:	4b6d      	ldr	r3, [pc, #436]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004d92:	61fb      	str	r3, [r7, #28]
          break;
 8004d94:	e001      	b.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004d96:	bf00      	nop
 8004d98:	e0ec      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d9a:	bf00      	nop
        break;
 8004d9c:	e0ea      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004d9e:	4b69      	ldr	r3, [pc, #420]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004da8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004db0:	d013      	beq.n	8004dda <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004db8:	d819      	bhi.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d004      	beq.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc6:	d004      	beq.n	8004dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004dc8:	e011      	b.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dca:	f7fe ffc7 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004dce:	61f8      	str	r0, [r7, #28]
          break;
 8004dd0:	e010      	b.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dd2:	f7fe ff2b 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004dd6:	61f8      	str	r0, [r7, #28]
          break;
 8004dd8:	e00c      	b.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004dda:	4b5a      	ldr	r3, [pc, #360]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de6:	d104      	bne.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004de8:	4b57      	ldr	r3, [pc, #348]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004dea:	61fb      	str	r3, [r7, #28]
          break;
 8004dec:	e001      	b.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004dee:	bf00      	nop
 8004df0:	e0c0      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004df2:	bf00      	nop
        break;
 8004df4:	e0be      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004df6:	4b53      	ldr	r3, [pc, #332]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004e00:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e08:	d02c      	beq.n	8004e64 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e10:	d833      	bhi.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e18:	d01a      	beq.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e20:	d82b      	bhi.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d004      	beq.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e2e:	d004      	beq.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004e30:	e023      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e32:	f7fe ff93 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004e36:	61f8      	str	r0, [r7, #28]
          break;
 8004e38:	e026      	b.n	8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004e3a:	4b42      	ldr	r3, [pc, #264]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d11a      	bne.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004e48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e4c:	61fb      	str	r3, [r7, #28]
          break;
 8004e4e:	e016      	b.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e50:	4b3c      	ldr	r3, [pc, #240]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e5c:	d111      	bne.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004e60:	61fb      	str	r3, [r7, #28]
          break;
 8004e62:	e00e      	b.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e64:	4b37      	ldr	r3, [pc, #220]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d109      	bne.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e76:	61fb      	str	r3, [r7, #28]
          break;
 8004e78:	e005      	b.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004e7a:	bf00      	nop
 8004e7c:	e07a      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e7e:	bf00      	nop
 8004e80:	e078      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e82:	bf00      	nop
 8004e84:	e076      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e86:	bf00      	nop
        break;
 8004e88:	e074      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e90:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004e94:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e9c:	d02c      	beq.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ea4:	d833      	bhi.n	8004f0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eac:	d01a      	beq.n	8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eb4:	d82b      	bhi.n	8004f0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d004      	beq.n	8004ec6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ec2:	d004      	beq.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004ec4:	e023      	b.n	8004f0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ec6:	f7fe ff49 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004eca:	61f8      	str	r0, [r7, #28]
          break;
 8004ecc:	e026      	b.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004ece:	4b1d      	ldr	r3, [pc, #116]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d11a      	bne.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004edc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ee0:	61fb      	str	r3, [r7, #28]
          break;
 8004ee2:	e016      	b.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ee4:	4b17      	ldr	r3, [pc, #92]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef0:	d111      	bne.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004ef2:	4b15      	ldr	r3, [pc, #84]	@ (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004ef4:	61fb      	str	r3, [r7, #28]
          break;
 8004ef6:	e00e      	b.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ef8:	4b12      	ldr	r3, [pc, #72]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d109      	bne.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004f06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f0a:	61fb      	str	r3, [r7, #28]
          break;
 8004f0c:	e005      	b.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004f0e:	bf00      	nop
 8004f10:	e030      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f12:	bf00      	nop
 8004f14:	e02e      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f16:	bf00      	nop
 8004f18:	e02c      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f1a:	bf00      	nop
        break;
 8004f1c:	e02a      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004f1e:	4b09      	ldr	r3, [pc, #36]	@ (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f24:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004f28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f36:	d009      	beq.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004f38:	e012      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f3a:	f7fe ff0f 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004f3e:	61f8      	str	r0, [r7, #28]
          break;
 8004f40:	e00e      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004f42:	bf00      	nop
 8004f44:	40021000 	.word	0x40021000
 8004f48:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f80 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f58:	d101      	bne.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004f5c:	61fb      	str	r3, [r7, #28]
          break;
 8004f5e:	bf00      	nop
        break;
 8004f60:	e008      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004f62:	bf00      	nop
 8004f64:	e006      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004f66:	bf00      	nop
 8004f68:	e004      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004f6a:	bf00      	nop
 8004f6c:	e002      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004f6e:	bf00      	nop
 8004f70:	e000      	b.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004f72:	bf00      	nop
    }
  }

  return(frequency);
 8004f74:	69fb      	ldr	r3, [r7, #28]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3720      	adds	r7, #32
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40021000 	.word	0x40021000
 8004f84:	00f42400 	.word	0x00f42400

08004f88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f96:	4b75      	ldr	r3, [pc, #468]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d018      	beq.n	8004fd4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004fa2:	4b72      	ldr	r3, [pc, #456]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f003 0203 	and.w	r2, r3, #3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d10d      	bne.n	8004fce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
       ||
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d009      	beq.n	8004fce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004fba:	4b6c      	ldr	r3, [pc, #432]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	091b      	lsrs	r3, r3, #4
 8004fc0:	f003 0307 	and.w	r3, r3, #7
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
       ||
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d047      	beq.n	800505e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	73fb      	strb	r3, [r7, #15]
 8004fd2:	e044      	b.n	800505e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b03      	cmp	r3, #3
 8004fda:	d018      	beq.n	800500e <RCCEx_PLLSAI1_Config+0x86>
 8004fdc:	2b03      	cmp	r3, #3
 8004fde:	d825      	bhi.n	800502c <RCCEx_PLLSAI1_Config+0xa4>
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d002      	beq.n	8004fea <RCCEx_PLLSAI1_Config+0x62>
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d009      	beq.n	8004ffc <RCCEx_PLLSAI1_Config+0x74>
 8004fe8:	e020      	b.n	800502c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fea:	4b60      	ldr	r3, [pc, #384]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d11d      	bne.n	8005032 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ffa:	e01a      	b.n	8005032 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ffc:	4b5b      	ldr	r3, [pc, #364]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005004:	2b00      	cmp	r3, #0
 8005006:	d116      	bne.n	8005036 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800500c:	e013      	b.n	8005036 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800500e:	4b57      	ldr	r3, [pc, #348]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10f      	bne.n	800503a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800501a:	4b54      	ldr	r3, [pc, #336]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d109      	bne.n	800503a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800502a:	e006      	b.n	800503a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	73fb      	strb	r3, [r7, #15]
      break;
 8005030:	e004      	b.n	800503c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005032:	bf00      	nop
 8005034:	e002      	b.n	800503c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005036:	bf00      	nop
 8005038:	e000      	b.n	800503c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800503a:	bf00      	nop
    }

    if(status == HAL_OK)
 800503c:	7bfb      	ldrb	r3, [r7, #15]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10d      	bne.n	800505e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005042:	4b4a      	ldr	r3, [pc, #296]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6819      	ldr	r1, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	3b01      	subs	r3, #1
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	430b      	orrs	r3, r1
 8005058:	4944      	ldr	r1, [pc, #272]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800505a:	4313      	orrs	r3, r2
 800505c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800505e:	7bfb      	ldrb	r3, [r7, #15]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d17d      	bne.n	8005160 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005064:	4b41      	ldr	r3, [pc, #260]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a40      	ldr	r2, [pc, #256]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800506a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800506e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005070:	f7fc fbd2 	bl	8001818 <HAL_GetTick>
 8005074:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005076:	e009      	b.n	800508c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005078:	f7fc fbce 	bl	8001818 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d902      	bls.n	800508c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	73fb      	strb	r3, [r7, #15]
        break;
 800508a:	e005      	b.n	8005098 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800508c:	4b37      	ldr	r3, [pc, #220]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1ef      	bne.n	8005078 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d160      	bne.n	8005160 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d111      	bne.n	80050c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050a4:	4b31      	ldr	r3, [pc, #196]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80050ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	6892      	ldr	r2, [r2, #8]
 80050b4:	0211      	lsls	r1, r2, #8
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	68d2      	ldr	r2, [r2, #12]
 80050ba:	0912      	lsrs	r2, r2, #4
 80050bc:	0452      	lsls	r2, r2, #17
 80050be:	430a      	orrs	r2, r1
 80050c0:	492a      	ldr	r1, [pc, #168]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	610b      	str	r3, [r1, #16]
 80050c6:	e027      	b.n	8005118 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d112      	bne.n	80050f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050ce:	4b27      	ldr	r3, [pc, #156]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80050d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6892      	ldr	r2, [r2, #8]
 80050de:	0211      	lsls	r1, r2, #8
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6912      	ldr	r2, [r2, #16]
 80050e4:	0852      	lsrs	r2, r2, #1
 80050e6:	3a01      	subs	r2, #1
 80050e8:	0552      	lsls	r2, r2, #21
 80050ea:	430a      	orrs	r2, r1
 80050ec:	491f      	ldr	r1, [pc, #124]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	610b      	str	r3, [r1, #16]
 80050f2:	e011      	b.n	8005118 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050f4:	4b1d      	ldr	r3, [pc, #116]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80050fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6892      	ldr	r2, [r2, #8]
 8005104:	0211      	lsls	r1, r2, #8
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6952      	ldr	r2, [r2, #20]
 800510a:	0852      	lsrs	r2, r2, #1
 800510c:	3a01      	subs	r2, #1
 800510e:	0652      	lsls	r2, r2, #25
 8005110:	430a      	orrs	r2, r1
 8005112:	4916      	ldr	r1, [pc, #88]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005114:	4313      	orrs	r3, r2
 8005116:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005118:	4b14      	ldr	r3, [pc, #80]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a13      	ldr	r2, [pc, #76]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800511e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005122:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005124:	f7fc fb78 	bl	8001818 <HAL_GetTick>
 8005128:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800512a:	e009      	b.n	8005140 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800512c:	f7fc fb74 	bl	8001818 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d902      	bls.n	8005140 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	73fb      	strb	r3, [r7, #15]
          break;
 800513e:	e005      	b.n	800514c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005140:	4b0a      	ldr	r3, [pc, #40]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0ef      	beq.n	800512c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005152:	4b06      	ldr	r3, [pc, #24]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005154:	691a      	ldr	r2, [r3, #16]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	4904      	ldr	r1, [pc, #16]	@ (800516c <RCCEx_PLLSAI1_Config+0x1e4>)
 800515c:	4313      	orrs	r3, r2
 800515e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005160:	7bfb      	ldrb	r3, [r7, #15]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	40021000 	.word	0x40021000

08005170 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800517e:	4b6a      	ldr	r3, [pc, #424]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d018      	beq.n	80051bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800518a:	4b67      	ldr	r3, [pc, #412]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0203 	and.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d10d      	bne.n	80051b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
       ||
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80051a2:	4b61      	ldr	r3, [pc, #388]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
       ||
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d047      	beq.n	8005246 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	73fb      	strb	r3, [r7, #15]
 80051ba:	e044      	b.n	8005246 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b03      	cmp	r3, #3
 80051c2:	d018      	beq.n	80051f6 <RCCEx_PLLSAI2_Config+0x86>
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d825      	bhi.n	8005214 <RCCEx_PLLSAI2_Config+0xa4>
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d002      	beq.n	80051d2 <RCCEx_PLLSAI2_Config+0x62>
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d009      	beq.n	80051e4 <RCCEx_PLLSAI2_Config+0x74>
 80051d0:	e020      	b.n	8005214 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051d2:	4b55      	ldr	r3, [pc, #340]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d11d      	bne.n	800521a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051e2:	e01a      	b.n	800521a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051e4:	4b50      	ldr	r3, [pc, #320]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d116      	bne.n	800521e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051f4:	e013      	b.n	800521e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10f      	bne.n	8005222 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005202:	4b49      	ldr	r3, [pc, #292]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d109      	bne.n	8005222 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005212:	e006      	b.n	8005222 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
      break;
 8005218:	e004      	b.n	8005224 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800521a:	bf00      	nop
 800521c:	e002      	b.n	8005224 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800521e:	bf00      	nop
 8005220:	e000      	b.n	8005224 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005222:	bf00      	nop
    }

    if(status == HAL_OK)
 8005224:	7bfb      	ldrb	r3, [r7, #15]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10d      	bne.n	8005246 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800522a:	4b3f      	ldr	r3, [pc, #252]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6819      	ldr	r1, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	3b01      	subs	r3, #1
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	430b      	orrs	r3, r1
 8005240:	4939      	ldr	r1, [pc, #228]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005242:	4313      	orrs	r3, r2
 8005244:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d167      	bne.n	800531c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800524c:	4b36      	ldr	r3, [pc, #216]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a35      	ldr	r2, [pc, #212]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005252:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005256:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005258:	f7fc fade 	bl	8001818 <HAL_GetTick>
 800525c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800525e:	e009      	b.n	8005274 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005260:	f7fc fada 	bl	8001818 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d902      	bls.n	8005274 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	73fb      	strb	r3, [r7, #15]
        break;
 8005272:	e005      	b.n	8005280 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005274:	4b2c      	ldr	r3, [pc, #176]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1ef      	bne.n	8005260 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005280:	7bfb      	ldrb	r3, [r7, #15]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d14a      	bne.n	800531c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d111      	bne.n	80052b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800528c:	4b26      	ldr	r3, [pc, #152]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6892      	ldr	r2, [r2, #8]
 800529c:	0211      	lsls	r1, r2, #8
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	68d2      	ldr	r2, [r2, #12]
 80052a2:	0912      	lsrs	r2, r2, #4
 80052a4:	0452      	lsls	r2, r2, #17
 80052a6:	430a      	orrs	r2, r1
 80052a8:	491f      	ldr	r1, [pc, #124]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	614b      	str	r3, [r1, #20]
 80052ae:	e011      	b.n	80052d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80052b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6892      	ldr	r2, [r2, #8]
 80052c0:	0211      	lsls	r1, r2, #8
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6912      	ldr	r2, [r2, #16]
 80052c6:	0852      	lsrs	r2, r2, #1
 80052c8:	3a01      	subs	r2, #1
 80052ca:	0652      	lsls	r2, r2, #25
 80052cc:	430a      	orrs	r2, r1
 80052ce:	4916      	ldr	r1, [pc, #88]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80052d4:	4b14      	ldr	r3, [pc, #80]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a13      	ldr	r2, [pc, #76]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e0:	f7fc fa9a 	bl	8001818 <HAL_GetTick>
 80052e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052e6:	e009      	b.n	80052fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052e8:	f7fc fa96 	bl	8001818 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d902      	bls.n	80052fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	73fb      	strb	r3, [r7, #15]
          break;
 80052fa:	e005      	b.n	8005308 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0ef      	beq.n	80052e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d106      	bne.n	800531c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800530e:	4b06      	ldr	r3, [pc, #24]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005310:	695a      	ldr	r2, [r3, #20]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	4904      	ldr	r1, [pc, #16]	@ (8005328 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005318:	4313      	orrs	r3, r2
 800531a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800531c:	7bfb      	ldrb	r3, [r7, #15]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40021000 	.word	0x40021000

0800532c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800532c:	b480      	push	{r7}
 800532e:	b089      	sub	sp, #36	@ 0x24
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005336:	2300      	movs	r3, #0
 8005338:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005348:	d10c      	bne.n	8005364 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800534a:	4b6e      	ldr	r3, [pc, #440]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800534c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005350:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005354:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800535c:	d112      	bne.n	8005384 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800535e:	4b6a      	ldr	r3, [pc, #424]	@ (8005508 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005360:	61fb      	str	r3, [r7, #28]
 8005362:	e00f      	b.n	8005384 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536a:	d10b      	bne.n	8005384 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800536c:	4b65      	ldr	r3, [pc, #404]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005372:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005376:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800537e:	d101      	bne.n	8005384 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005380:	4b61      	ldr	r3, [pc, #388]	@ (8005508 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005382:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 80b4 	bne.w	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005396:	d003      	beq.n	80053a0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800539e:	d135      	bne.n	800540c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80053a0:	4b58      	ldr	r3, [pc, #352]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053ac:	f040 80a1 	bne.w	80054f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80053b0:	4b54      	ldr	r3, [pc, #336]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 809a 	beq.w	80054f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80053be:	4b51      	ldr	r3, [pc, #324]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	091b      	lsrs	r3, r3, #4
 80053c4:	f003 0307 	and.w	r3, r3, #7
 80053c8:	3301      	adds	r3, #1
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80053d2:	4b4c      	ldr	r3, [pc, #304]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	0a1b      	lsrs	r3, r3, #8
 80053d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053dc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10a      	bne.n	80053fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80053e4:	4b47      	ldr	r3, [pc, #284]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80053f0:	2311      	movs	r3, #17
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	e001      	b.n	80053fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80053f6:	2307      	movs	r3, #7
 80053f8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	fb03 f202 	mul.w	r2, r3, r2
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	fbb2 f3f3 	udiv	r3, r2, r3
 8005408:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800540a:	e072      	b.n	80054f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d133      	bne.n	800547a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005412:	4b3c      	ldr	r3, [pc, #240]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800541a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800541e:	d169      	bne.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005420:	4b38      	ldr	r3, [pc, #224]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d063      	beq.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800542c:	4b35      	ldr	r3, [pc, #212]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	091b      	lsrs	r3, r3, #4
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	3301      	adds	r3, #1
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	fbb2 f3f3 	udiv	r3, r2, r3
 800543e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005440:	4b30      	ldr	r3, [pc, #192]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	0a1b      	lsrs	r3, r3, #8
 8005446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800544a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10a      	bne.n	8005468 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005452:	4b2c      	ldr	r3, [pc, #176]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800545e:	2311      	movs	r3, #17
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	e001      	b.n	8005468 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005464:	2307      	movs	r3, #7
 8005466:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	fb03 f202 	mul.w	r2, r3, r2
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	fbb2 f3f3 	udiv	r3, r2, r3
 8005476:	61fb      	str	r3, [r7, #28]
 8005478:	e03c      	b.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005480:	d003      	beq.n	800548a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005488:	d134      	bne.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800548a:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005496:	d12d      	bne.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005498:	4b1a      	ldr	r3, [pc, #104]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d027      	beq.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80054a4:	4b17      	ldr	r3, [pc, #92]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	091b      	lsrs	r3, r3, #4
 80054aa:	f003 0307 	and.w	r3, r3, #7
 80054ae:	3301      	adds	r3, #1
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80054b8:	4b12      	ldr	r3, [pc, #72]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	0a1b      	lsrs	r3, r3, #8
 80054be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054c2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10a      	bne.n	80054e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80054ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005504 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80054d6:	2311      	movs	r3, #17
 80054d8:	617b      	str	r3, [r7, #20]
 80054da:	e001      	b.n	80054e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80054dc:	2307      	movs	r3, #7
 80054de:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	fb03 f202 	mul.w	r2, r3, r2
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ee:	61fb      	str	r3, [r7, #28]
 80054f0:	e000      	b.n	80054f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80054f2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80054f4:	69fb      	ldr	r3, [r7, #28]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3724      	adds	r7, #36	@ 0x24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40021000 	.word	0x40021000
 8005508:	001fff68 	.word	0x001fff68

0800550c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2b02      	cmp	r3, #2
 800551e:	d904      	bls.n	800552a <HAL_SAI_InitProtocol+0x1e>
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	3b03      	subs	r3, #3
 8005524:	2b01      	cmp	r3, #1
 8005526:	d812      	bhi.n	800554e <HAL_SAI_InitProtocol+0x42>
 8005528:	e008      	b.n	800553c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	68b9      	ldr	r1, [r7, #8]
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f000 fc67 	bl	8005e04 <SAI_InitI2S>
 8005536:	4603      	mov	r3, r0
 8005538:	75fb      	strb	r3, [r7, #23]
      break;
 800553a:	e00b      	b.n	8005554 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	68b9      	ldr	r1, [r7, #8]
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 fd10 	bl	8005f68 <SAI_InitPCM>
 8005548:	4603      	mov	r3, r0
 800554a:	75fb      	strb	r3, [r7, #23]
      break;
 800554c:	e002      	b.n	8005554 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	75fb      	strb	r3, [r7, #23]
      break;
 8005552:	bf00      	nop
  }

  if (status == HAL_OK)
 8005554:	7dfb      	ldrb	r3, [r7, #23]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d104      	bne.n	8005564 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f000 f808 	bl	8005570 <HAL_SAI_Init>
 8005560:	4603      	mov	r3, r0
 8005562:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005564:	7dfb      	ldrb	r3, [r7, #23]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3718      	adds	r7, #24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b088      	sub	sp, #32
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e155      	b.n	800582e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fb fc78 	bl	8000e8c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fd9d 	bl	80060dc <SAI_Disable>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e140      	b.n	800582e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2202      	movs	r2, #2
 80055b0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d00c      	beq.n	80055d6 <HAL_SAI_Init+0x66>
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d80d      	bhi.n	80055dc <HAL_SAI_Init+0x6c>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_SAI_Init+0x5a>
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d003      	beq.n	80055d0 <HAL_SAI_Init+0x60>
 80055c8:	e008      	b.n	80055dc <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
      break;
 80055ce:	e008      	b.n	80055e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80055d0:	2310      	movs	r3, #16
 80055d2:	61fb      	str	r3, [r7, #28]
      break;
 80055d4:	e005      	b.n	80055e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80055d6:	2320      	movs	r3, #32
 80055d8:	61fb      	str	r3, [r7, #28]
      break;
 80055da:	e002      	b.n	80055e2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80055dc:	2300      	movs	r3, #0
 80055de:	61fb      	str	r3, [r7, #28]
      break;
 80055e0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d81d      	bhi.n	8005626 <HAL_SAI_Init+0xb6>
 80055ea:	a201      	add	r2, pc, #4	@ (adr r2, 80055f0 <HAL_SAI_Init+0x80>)
 80055ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f0:	08005601 	.word	0x08005601
 80055f4:	08005607 	.word	0x08005607
 80055f8:	0800560f 	.word	0x0800560f
 80055fc:	08005617 	.word	0x08005617
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005600:	2300      	movs	r3, #0
 8005602:	617b      	str	r3, [r7, #20]
      break;
 8005604:	e012      	b.n	800562c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800560a:	617b      	str	r3, [r7, #20]
      break;
 800560c:	e00e      	b.n	800562c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800560e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005612:	617b      	str	r3, [r7, #20]
      break;
 8005614:	e00a      	b.n	800562c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005616:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800561a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	f043 0301 	orr.w	r3, r3, #1
 8005622:	61fb      	str	r3, [r7, #28]
      break;
 8005624:	e002      	b.n	800562c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]
      break;
 800562a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a81      	ldr	r2, [pc, #516]	@ (8005838 <HAL_SAI_Init+0x2c8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d004      	beq.n	8005640 <HAL_SAI_Init+0xd0>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a80      	ldr	r2, [pc, #512]	@ (800583c <HAL_SAI_Init+0x2cc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d103      	bne.n	8005648 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005640:	4a7f      	ldr	r2, [pc, #508]	@ (8005840 <HAL_SAI_Init+0x2d0>)
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	6013      	str	r3, [r2, #0]
 8005646:	e002      	b.n	800564e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005648:	4a7e      	ldr	r2, [pc, #504]	@ (8005844 <HAL_SAI_Init+0x2d4>)
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	69db      	ldr	r3, [r3, #28]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d041      	beq.n	80056da <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a77      	ldr	r2, [pc, #476]	@ (8005838 <HAL_SAI_Init+0x2c8>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d004      	beq.n	800566a <HAL_SAI_Init+0xfa>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a75      	ldr	r2, [pc, #468]	@ (800583c <HAL_SAI_Init+0x2cc>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d105      	bne.n	8005676 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800566a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800566e:	f7fe ff1d 	bl	80044ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005672:	6138      	str	r0, [r7, #16]
 8005674:	e004      	b.n	8005680 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005676:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800567a:	f7fe ff17 	bl	80044ac <HAL_RCCEx_GetPeriphCLKFreq>
 800567e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4613      	mov	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	461a      	mov	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	025b      	lsls	r3, r3, #9
 8005692:	fbb2 f3f3 	udiv	r3, r2, r3
 8005696:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	4a6b      	ldr	r2, [pc, #428]	@ (8005848 <HAL_SAI_Init+0x2d8>)
 800569c:	fba2 2303 	umull	r2, r3, r2, r3
 80056a0:	08da      	lsrs	r2, r3, #3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80056a6:	68f9      	ldr	r1, [r7, #12]
 80056a8:	4b67      	ldr	r3, [pc, #412]	@ (8005848 <HAL_SAI_Init+0x2d8>)
 80056aa:	fba3 2301 	umull	r2, r3, r3, r1
 80056ae:	08da      	lsrs	r2, r3, #3
 80056b0:	4613      	mov	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	1aca      	subs	r2, r1, r3
 80056ba:	2a08      	cmp	r2, #8
 80056bc:	d904      	bls.n	80056c8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056cc:	2b04      	cmp	r3, #4
 80056ce:	d104      	bne.n	80056da <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	085a      	lsrs	r2, r3, #1
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_SAI_Init+0x17a>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d109      	bne.n	80056fe <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d101      	bne.n	80056f6 <HAL_SAI_Init+0x186>
 80056f2:	2300      	movs	r3, #0
 80056f4:	e001      	b.n	80056fa <HAL_SAI_Init+0x18a>
 80056f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056fa:	61bb      	str	r3, [r7, #24]
 80056fc:	e008      	b.n	8005710 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005702:	2b01      	cmp	r3, #1
 8005704:	d102      	bne.n	800570c <HAL_SAI_Init+0x19c>
 8005706:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800570a:	e000      	b.n	800570e <HAL_SAI_Init+0x19e>
 800570c:	2300      	movs	r3, #0
 800570e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6819      	ldr	r1, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	4b4c      	ldr	r3, [pc, #304]	@ (800584c <HAL_SAI_Init+0x2dc>)
 800571c:	400b      	ands	r3, r1
 800571e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6819      	ldr	r1, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005734:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573a:	431a      	orrs	r2, r3
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005748:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005754:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	051b      	lsls	r3, r3, #20
 800575c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005774:	f023 030f 	bic.w	r3, r3, #15
 8005778:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6859      	ldr	r1, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	699a      	ldr	r2, [r3, #24]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005788:	431a      	orrs	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578e:	431a      	orrs	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6899      	ldr	r1, [r3, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005850 <HAL_SAI_Init+0x2e0>)
 80057a4:	400b      	ands	r3, r1
 80057a6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6899      	ldr	r1, [r3, #8]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80057b8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80057be:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80057c4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ca:	3b01      	subs	r3, #1
 80057cc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80057ce:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68d9      	ldr	r1, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80057e6:	400b      	ands	r3, r1
 80057e8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68d9      	ldr	r1, [r3, #12]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057fe:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005800:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005806:	3b01      	subs	r3, #1
 8005808:	021b      	lsls	r3, r3, #8
 800580a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3720      	adds	r7, #32
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	40015404 	.word	0x40015404
 800583c:	40015424 	.word	0x40015424
 8005840:	40015400 	.word	0x40015400
 8005844:	40015800 	.word	0x40015800
 8005848:	cccccccd 	.word	0xcccccccd
 800584c:	ff05c010 	.word	0xff05c010
 8005850:	fff88000 	.word	0xfff88000

08005854 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800585c:	2300      	movs	r3, #0
 800585e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005866:	2b01      	cmp	r3, #1
 8005868:	d101      	bne.n	800586e <HAL_SAI_Abort+0x1a>
 800586a:	2302      	movs	r3, #2
 800586c:	e053      	b.n	8005916 <HAL_SAI_Abort+0xc2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fc30 	bl	80060dc <SAI_Disable>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005890:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005894:	d125      	bne.n	80058e2 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80058a4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b12      	cmp	r3, #18
 80058b0:	d108      	bne.n	80058c4 <HAL_SAI_Abort+0x70>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d004      	beq.n	80058c4 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058be:	4618      	mov	r0, r3
 80058c0:	f7fc f9d4 	bl	8001c6c <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b22      	cmp	r3, #34	@ 0x22
 80058ce:	d108      	bne.n	80058e2 <HAL_SAI_Abort+0x8e>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d004      	beq.n	80058e2 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058dc:	4618      	mov	r0, r3
 80058de:	f7fc f9c5 	bl	8001c6c <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2200      	movs	r2, #0
 80058e8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058f2:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f042 0208 	orr.w	r2, r2, #8
 8005902:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005914:	7bfb      	ldrb	r3, [r7, #15]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
	...

08005920 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800592e:	f7fb ff73 	bl	8001818 <HAL_GetTick>
 8005932:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <HAL_SAI_Transmit_DMA+0x20>
 800593a:	88fb      	ldrh	r3, [r7, #6]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e093      	b.n	8005a6c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b01      	cmp	r3, #1
 800594e:	f040 808c 	bne.w	8005a6a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_SAI_Transmit_DMA+0x40>
 800595c:	2302      	movs	r3, #2
 800595e:	e085      	b.n	8005a6c <HAL_SAI_Transmit_DMA+0x14c>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	88fa      	ldrh	r2, [r7, #6]
 8005972:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	88fa      	ldrh	r2, [r7, #6]
 800597a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2212      	movs	r2, #18
 800598a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005992:	4a38      	ldr	r2, [pc, #224]	@ (8005a74 <HAL_SAI_Transmit_DMA+0x154>)
 8005994:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800599a:	4a37      	ldr	r2, [pc, #220]	@ (8005a78 <HAL_SAI_Transmit_DMA+0x158>)
 800599c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059a2:	4a36      	ldr	r2, [pc, #216]	@ (8005a7c <HAL_SAI_Transmit_DMA+0x15c>)
 80059a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059aa:	2200      	movs	r2, #0
 80059ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059b6:	4619      	mov	r1, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	331c      	adds	r3, #28
 80059be:	461a      	mov	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80059c6:	f7fc f8f1 	bl	8001bac <HAL_DMA_Start_IT>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d005      	beq.n	80059dc <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e047      	b.n	8005a6c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80059dc:	2100      	movs	r1, #0
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 fb44 	bl	800606c <SAI_InterruptFlag>
 80059e4:	4601      	mov	r1, r0
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005a02:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005a04:	e015      	b.n	8005a32 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005a06:	f7fb ff07 	bl	8001818 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a14:	d90d      	bls.n	8005a32 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a1c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e01c      	b.n	8005a6c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d0e2      	beq.n	8005a06 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d107      	bne.n	8005a5e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005a5c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	e000      	b.n	8005a6c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005a6a:	2302      	movs	r3, #2
  }
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3718      	adds	r7, #24
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	080061af 	.word	0x080061af
 8005a78:	08006151 	.word	0x08006151
 8005a7c:	080061cb 	.word	0x080061cb

08005a80 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f000 8192 	beq.w	8005dba <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d009      	beq.n	8005acc <HAL_SAI_IRQHandler+0x4c>
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	f003 0308 	and.w	r3, r3, #8
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d004      	beq.n	8005acc <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	4798      	blx	r3
 8005aca:	e176      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d01e      	beq.n	8005b14 <HAL_SAI_IRQHandler+0x94>
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f003 0301 	and.w	r3, r3, #1
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d019      	beq.n	8005b14 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b22      	cmp	r3, #34	@ 0x22
 8005af2:	d101      	bne.n	8005af8 <HAL_SAI_IRQHandler+0x78>
 8005af4:	2301      	movs	r3, #1
 8005af6:	e000      	b.n	8005afa <HAL_SAI_IRQHandler+0x7a>
 8005af8:	2302      	movs	r3, #2
 8005afa:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	431a      	orrs	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f000 f96f 	bl	8005df0 <HAL_SAI_ErrorCallback>
 8005b12:	e152      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d011      	beq.n	8005b42 <HAL_SAI_IRQHandler+0xc2>
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00c      	beq.n	8005b42 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f000 8140 	beq.w	8005dba <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b3e:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005b40:	e13b      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f003 0320 	and.w	r3, r3, #32
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d055      	beq.n	8005bf8 <HAL_SAI_IRQHandler+0x178>
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d050      	beq.n	8005bf8 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b64:	f043 0204 	orr.w	r2, r3, #4
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d038      	beq.n	8005bea <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d016      	beq.n	8005bae <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b84:	4a8f      	ldr	r2, [pc, #572]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005b86:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fc f8ab 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b9e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f921 	bl	8005df0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 80fc 	beq.w	8005db0 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bbc:	4a81      	ldr	r2, [pc, #516]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005bbe:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7fc f88f 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 80ef 	beq.w	8005db0 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f904 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005be8:	e0e2      	b.n	8005db0 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff fe32 	bl	8005854 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f000 f8fd 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf6:	e0db      	b.n	8005db0 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d055      	beq.n	8005cae <HAL_SAI_IRQHandler+0x22e>
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d050      	beq.n	8005cae <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2240      	movs	r2, #64	@ 0x40
 8005c12:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c1a:	f043 0208 	orr.w	r2, r3, #8
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d038      	beq.n	8005ca0 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d016      	beq.n	8005c64 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c3a:	4a62      	ldr	r2, [pc, #392]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005c3c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fc f850 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c54:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 f8c6 	bl	8005df0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80a3 	beq.w	8005db4 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c72:	4a54      	ldr	r2, [pc, #336]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005c74:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7fc f834 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 8096 	beq.w	8005db4 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c8e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 f8a9 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c9e:	e089      	b.n	8005db4 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7ff fdd7 	bl	8005854 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f8a2 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005cac:	e082      	b.n	8005db4 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f003 0304 	and.w	r3, r3, #4
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d061      	beq.n	8005d7c <HAL_SAI_IRQHandler+0x2fc>
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f003 0304 	and.w	r3, r3, #4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d05c      	beq.n	8005d7c <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2204      	movs	r2, #4
 8005cc8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cd0:	f043 0220 	orr.w	r2, r3, #32
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d036      	beq.n	8005d52 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d016      	beq.n	8005d1a <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cf0:	4a34      	ldr	r2, [pc, #208]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005cf2:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7fb fff5 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00a      	beq.n	8005d1a <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f86b 	bl	8005df0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d04a      	beq.n	8005db8 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d26:	4a27      	ldr	r2, [pc, #156]	@ (8005dc4 <HAL_SAI_IRQHandler+0x344>)
 8005d28:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fb ffda 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d03e      	beq.n	8005db8 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f850 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d50:	e032      	b.n	8005db8 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2200      	movs	r2, #0
 8005d58:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d62:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 f83b 	bl	8005df0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d7a:	e01d      	b.n	8005db8 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f003 0310 	and.w	r3, r3, #16
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d019      	beq.n	8005dba <HAL_SAI_IRQHandler+0x33a>
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d014      	beq.n	8005dba <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2210      	movs	r2, #16
 8005d96:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d9e:	f043 0210 	orr.w	r2, r3, #16
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f000 f821 	bl	8005df0 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005dae:	e004      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005db0:	bf00      	nop
 8005db2:	e002      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005db4:	bf00      	nop
 8005db6:	e000      	b.n	8005dba <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005db8:	bf00      	nop
}
 8005dba:	bf00      	nop
 8005dbc:	3718      	adds	r7, #24
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	0800621d 	.word	0x0800621d

08005dc8 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <SAI_InitI2S+0x2e>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d103      	bne.n	8005e3a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e38:	e002      	b.n	8005e40 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005e46:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e4e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e077      	b.n	8005f5a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d107      	bne.n	8005e80 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005e7c:	651a      	str	r2, [r3, #80]	@ 0x50
 8005e7e:	e006      	b.n	8005e8e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005e86:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d84f      	bhi.n	8005f34 <SAI_InitI2S+0x130>
 8005e94:	a201      	add	r2, pc, #4	@ (adr r2, 8005e9c <SAI_InitI2S+0x98>)
 8005e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e9a:	bf00      	nop
 8005e9c:	08005ead 	.word	0x08005ead
 8005ea0:	08005ecf 	.word	0x08005ecf
 8005ea4:	08005ef1 	.word	0x08005ef1
 8005ea8:	08005f13 	.word	0x08005f13
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2280      	movs	r2, #128	@ 0x80
 8005eb0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	085b      	lsrs	r3, r3, #1
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	085b      	lsrs	r3, r3, #1
 8005ec0:	011a      	lsls	r2, r3, #4
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2240      	movs	r2, #64	@ 0x40
 8005eca:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005ecc:	e035      	b.n	8005f3a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2280      	movs	r2, #128	@ 0x80
 8005ed2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	085b      	lsrs	r3, r3, #1
 8005ed8:	019a      	lsls	r2, r3, #6
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	085b      	lsrs	r3, r3, #1
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2280      	movs	r2, #128	@ 0x80
 8005eec:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005eee:	e024      	b.n	8005f3a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	22c0      	movs	r2, #192	@ 0xc0
 8005ef4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	085b      	lsrs	r3, r3, #1
 8005efa:	019a      	lsls	r2, r3, #6
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2280      	movs	r2, #128	@ 0x80
 8005f0e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f10:	e013      	b.n	8005f3a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	22e0      	movs	r2, #224	@ 0xe0
 8005f16:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	085b      	lsrs	r3, r3, #1
 8005f1c:	019a      	lsls	r2, r3, #6
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	085b      	lsrs	r3, r3, #1
 8005f26:	015a      	lsls	r2, r3, #5
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2280      	movs	r2, #128	@ 0x80
 8005f30:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f32:	e002      	b.n	8005f3a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	75fb      	strb	r3, [r7, #23]
      break;
 8005f38:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d10b      	bne.n	8005f58 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d102      	bne.n	8005f4c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2210      	movs	r2, #16
 8005f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d102      	bne.n	8005f58 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2208      	movs	r2, #8
 8005f56:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop

08005f68 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
 8005f74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <SAI_InitPCM+0x2e>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d103      	bne.n	8005f9e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f9c:	e002      	b.n	8005fa4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005fb0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005fb8:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005fcc:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d103      	bne.n	8005fdc <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
 8005fda:	e002      	b.n	8005fe2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	220d      	movs	r2, #13
 8005fe0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b03      	cmp	r3, #3
 8005fe6:	d837      	bhi.n	8006058 <SAI_InitPCM+0xf0>
 8005fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <SAI_InitPCM+0x88>)
 8005fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fee:	bf00      	nop
 8005ff0:	08006001 	.word	0x08006001
 8005ff4:	08006017 	.word	0x08006017
 8005ff8:	0800602d 	.word	0x0800602d
 8005ffc:	08006043 	.word	0x08006043
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2280      	movs	r2, #128	@ 0x80
 8006004:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	011a      	lsls	r2, r3, #4
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2240      	movs	r2, #64	@ 0x40
 8006012:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006014:	e023      	b.n	800605e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2280      	movs	r2, #128	@ 0x80
 800601a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2280      	movs	r2, #128	@ 0x80
 8006028:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800602a:	e018      	b.n	800605e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	22c0      	movs	r2, #192	@ 0xc0
 8006030:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	015a      	lsls	r2, r3, #5
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2280      	movs	r2, #128	@ 0x80
 800603e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006040:	e00d      	b.n	800605e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	22e0      	movs	r2, #224	@ 0xe0
 8006046:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2280      	movs	r2, #128	@ 0x80
 8006054:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006056:	e002      	b.n	800605e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	75fb      	strb	r3, [r7, #23]
      break;
 800605c:	bf00      	nop
  }

  return status;
 800605e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	460b      	mov	r3, r1
 8006076:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006078:	2301      	movs	r3, #1
 800607a:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800607c:	78fb      	ldrb	r3, [r7, #3]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d103      	bne.n	800608a <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f043 0308 	orr.w	r3, r3, #8
 8006088:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608e:	2b08      	cmp	r3, #8
 8006090:	d10b      	bne.n	80060aa <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006096:	2b03      	cmp	r3, #3
 8006098:	d003      	beq.n	80060a2 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d103      	bne.n	80060aa <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f043 0310 	orr.w	r3, r3, #16
 80060a8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	2b03      	cmp	r3, #3
 80060b0:	d003      	beq.n	80060ba <SAI_InterruptFlag+0x4e>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d104      	bne.n	80060c4 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80060c0:	60fb      	str	r3, [r7, #12]
 80060c2:	e003      	b.n	80060cc <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f043 0304 	orr.w	r3, r3, #4
 80060ca:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80060cc:	68fb      	ldr	r3, [r7, #12]
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3714      	adds	r7, #20
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
	...

080060dc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80060e4:	4b18      	ldr	r3, [pc, #96]	@ (8006148 <SAI_Disable+0x6c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a18      	ldr	r2, [pc, #96]	@ (800614c <SAI_Disable+0x70>)
 80060ea:	fba2 2303 	umull	r2, r3, r2, r3
 80060ee:	0b1b      	lsrs	r3, r3, #12
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80060f4:	2300      	movs	r3, #0
 80060f6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006106:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10a      	bne.n	8006124 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006114:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	72fb      	strb	r3, [r7, #11]
      break;
 8006122:	e009      	b.n	8006138 <SAI_Disable+0x5c>
    }
    count--;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	3b01      	subs	r3, #1
 8006128:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1e7      	bne.n	8006108 <SAI_Disable+0x2c>

  return status;
 8006138:	7afb      	ldrb	r3, [r7, #11]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	20000364 	.word	0x20000364
 800614c:	95cbec1b 	.word	0x95cbec1b

08006150 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	2b20      	cmp	r3, #32
 8006164:	d01c      	beq.n	80061a0 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800617c:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800617e:	2100      	movs	r1, #0
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f7ff ff73 	bl	800606c <SAI_InterruptFlag>
 8006186:	4603      	mov	r3, r0
 8006188:	43d9      	mvns	r1, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	691a      	ldr	r2, [r3, #16]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	400a      	ands	r2, r1
 8006196:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7ff fe11 	bl	8005dc8 <HAL_SAI_TxCpltCallback>
#endif
}
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b084      	sub	sp, #16
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80061bc:	68f8      	ldr	r0, [r7, #12]
 80061be:	f7ff fe0d 	bl	8005ddc <HAL_SAI_TxHalfCpltCallback>
#endif
}
 80061c2:	bf00      	nop
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b084      	sub	sp, #16
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80061f6:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f7ff ff6f 	bl	80060dc <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2200      	movs	r2, #0
 800620a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f7ff fdee 	bl	8005df0 <HAL_SAI_ErrorCallback>
#endif
}
 8006214:	bf00      	nop
 8006216:	3710      	adds	r7, #16
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006228:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006238:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2200      	movs	r2, #0
 8006240:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800624a:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006252:	2b20      	cmp	r3, #32
 8006254:	d00a      	beq.n	800626c <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f7ff ff40 	bl	80060dc <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685a      	ldr	r2, [r3, #4]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0208 	orr.w	r2, r2, #8
 800626a:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f7ff fdb7 	bl	8005df0 <HAL_SAI_ErrorCallback>
#endif
}
 8006282:	bf00      	nop
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e095      	b.n	80063c8 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d108      	bne.n	80062b6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062ac:	d009      	beq.n	80062c2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	61da      	str	r2, [r3, #28]
 80062b4:	e005      	b.n	80062c2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d106      	bne.n	80062e2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7fa fef7 	bl	80010d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2202      	movs	r2, #2
 80062e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062f8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006302:	d902      	bls.n	800630a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006304:	2300      	movs	r3, #0
 8006306:	60fb      	str	r3, [r7, #12]
 8006308:	e002      	b.n	8006310 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800630a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800630e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006318:	d007      	beq.n	800632a <HAL_SPI_Init+0xa0>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006322:	d002      	beq.n	800632a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800633a:	431a      	orrs	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	431a      	orrs	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	431a      	orrs	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006358:	431a      	orrs	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636c:	ea42 0103 	orr.w	r1, r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	430a      	orrs	r2, r1
 800637e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	0c1b      	lsrs	r3, r3, #16
 8006386:	f003 0204 	and.w	r2, r3, #4
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638e:	f003 0310 	and.w	r3, r3, #16
 8006392:	431a      	orrs	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006398:	f003 0308 	and.w	r3, r3, #8
 800639c:	431a      	orrs	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80063a6:	ea42 0103 	orr.w	r1, r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	430a      	orrs	r2, r1
 80063b6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b088      	sub	sp, #32
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	603b      	str	r3, [r7, #0]
 80063dc:	4613      	mov	r3, r2
 80063de:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063e0:	f7fb fa1a 	bl	8001818 <HAL_GetTick>
 80063e4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80063e6:	88fb      	ldrh	r3, [r7, #6]
 80063e8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d001      	beq.n	80063fa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80063f6:	2302      	movs	r3, #2
 80063f8:	e15c      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <HAL_SPI_Transmit+0x36>
 8006400:	88fb      	ldrh	r3, [r7, #6]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e154      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <HAL_SPI_Transmit+0x48>
 8006414:	2302      	movs	r3, #2
 8006416:	e14d      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2203      	movs	r2, #3
 8006424:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	88fa      	ldrh	r2, [r7, #6]
 8006438:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	88fa      	ldrh	r2, [r7, #6]
 800643e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800646a:	d10f      	bne.n	800648c <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800647a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800648a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006496:	2b40      	cmp	r3, #64	@ 0x40
 8006498:	d007      	beq.n	80064aa <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064b2:	d952      	bls.n	800655a <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d002      	beq.n	80064c2 <HAL_SPI_Transmit+0xf2>
 80064bc:	8b7b      	ldrh	r3, [r7, #26]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d145      	bne.n	800654e <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c6:	881a      	ldrh	r2, [r3, #0]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d2:	1c9a      	adds	r2, r3, #2
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064dc:	b29b      	uxth	r3, r3
 80064de:	3b01      	subs	r3, #1
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064e6:	e032      	b.n	800654e <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d112      	bne.n	800651c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fa:	881a      	ldrh	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	1c9a      	adds	r2, r3, #2
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006510:	b29b      	uxth	r3, r3
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800651a:	e018      	b.n	800654e <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800651c:	f7fb f97c 	bl	8001818 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	683a      	ldr	r2, [r7, #0]
 8006528:	429a      	cmp	r2, r3
 800652a:	d803      	bhi.n	8006534 <HAL_SPI_Transmit+0x164>
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006532:	d102      	bne.n	800653a <HAL_SPI_Transmit+0x16a>
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d109      	bne.n	800654e <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e0b2      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006552:	b29b      	uxth	r3, r3
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1c7      	bne.n	80064e8 <HAL_SPI_Transmit+0x118>
 8006558:	e083      	b.n	8006662 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d002      	beq.n	8006568 <HAL_SPI_Transmit+0x198>
 8006562:	8b7b      	ldrh	r3, [r7, #26]
 8006564:	2b01      	cmp	r3, #1
 8006566:	d177      	bne.n	8006658 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800656c:	b29b      	uxth	r3, r3
 800656e:	2b01      	cmp	r3, #1
 8006570:	d912      	bls.n	8006598 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006576:	881a      	ldrh	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006582:	1c9a      	adds	r2, r3, #2
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800658c:	b29b      	uxth	r3, r3
 800658e:	3b02      	subs	r3, #2
 8006590:	b29a      	uxth	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006596:	e05f      	b.n	8006658 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	330c      	adds	r3, #12
 80065a2:	7812      	ldrb	r2, [r2, #0]
 80065a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	3b01      	subs	r3, #1
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80065be:	e04b      	b.n	8006658 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f003 0302 	and.w	r3, r3, #2
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d12b      	bne.n	8006626 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d912      	bls.n	80065fe <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065dc:	881a      	ldrh	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e8:	1c9a      	adds	r2, r3, #2
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	3b02      	subs	r3, #2
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065fc:	e02c      	b.n	8006658 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	330c      	adds	r3, #12
 8006608:	7812      	ldrb	r2, [r2, #0]
 800660a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006610:	1c5a      	adds	r2, r3, #1
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800661a:	b29b      	uxth	r3, r3
 800661c:	3b01      	subs	r3, #1
 800661e:	b29a      	uxth	r2, r3
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006624:	e018      	b.n	8006658 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006626:	f7fb f8f7 	bl	8001818 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	683a      	ldr	r2, [r7, #0]
 8006632:	429a      	cmp	r2, r3
 8006634:	d803      	bhi.n	800663e <HAL_SPI_Transmit+0x26e>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800663c:	d102      	bne.n	8006644 <HAL_SPI_Transmit+0x274>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d109      	bne.n	8006658 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e02d      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800665c:	b29b      	uxth	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1ae      	bne.n	80065c0 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006662:	69fa      	ldr	r2, [r7, #28]
 8006664:	6839      	ldr	r1, [r7, #0]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 fb66 	bl	8006d38 <SPI_EndRxTxTransaction>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2220      	movs	r2, #32
 8006676:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10a      	bne.n	8006696 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006680:	2300      	movs	r3, #0
 8006682:	617b      	str	r3, [r7, #20]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	617b      	str	r3, [r7, #20]
 8006694:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e000      	b.n	80066b4 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80066b2:	2300      	movs	r3, #0
  }
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3720      	adds	r7, #32
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08a      	sub	sp, #40	@ 0x28
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
 80066c8:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80066ca:	2301      	movs	r3, #1
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066ce:	f7fb f8a3 	bl	8001818 <HAL_GetTick>
 80066d2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066da:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80066e2:	887b      	ldrh	r3, [r7, #2]
 80066e4:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80066e6:	887b      	ldrh	r3, [r7, #2]
 80066e8:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80066ea:	7ffb      	ldrb	r3, [r7, #31]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d00c      	beq.n	800670a <HAL_SPI_TransmitReceive+0x4e>
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f6:	d106      	bne.n	8006706 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d102      	bne.n	8006706 <HAL_SPI_TransmitReceive+0x4a>
 8006700:	7ffb      	ldrb	r3, [r7, #31]
 8006702:	2b04      	cmp	r3, #4
 8006704:	d001      	beq.n	800670a <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
 8006708:	e1f3      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_SPI_TransmitReceive+0x60>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <HAL_SPI_TransmitReceive+0x60>
 8006716:	887b      	ldrh	r3, [r7, #2]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e1e8      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006726:	2b01      	cmp	r3, #1
 8006728:	d101      	bne.n	800672e <HAL_SPI_TransmitReceive+0x72>
 800672a:	2302      	movs	r3, #2
 800672c:	e1e1      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b04      	cmp	r3, #4
 8006740:	d003      	beq.n	800674a <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2205      	movs	r2, #5
 8006746:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	887a      	ldrh	r2, [r7, #2]
 800675a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	887a      	ldrh	r2, [r7, #2]
 8006762:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	887a      	ldrh	r2, [r7, #2]
 8006770:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	887a      	ldrh	r2, [r7, #2]
 8006776:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800678c:	d802      	bhi.n	8006794 <HAL_SPI_TransmitReceive+0xd8>
 800678e:	8abb      	ldrh	r3, [r7, #20]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d908      	bls.n	80067a6 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067a2:	605a      	str	r2, [r3, #4]
 80067a4:	e007      	b.n	80067b6 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067b4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c0:	2b40      	cmp	r3, #64	@ 0x40
 80067c2:	d007      	beq.n	80067d4 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067dc:	f240 8083 	bls.w	80068e6 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d002      	beq.n	80067ee <HAL_SPI_TransmitReceive+0x132>
 80067e8:	8afb      	ldrh	r3, [r7, #22]
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d16f      	bne.n	80068ce <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f2:	881a      	ldrh	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fe:	1c9a      	adds	r2, r3, #2
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006808:	b29b      	uxth	r3, r3
 800680a:	3b01      	subs	r3, #1
 800680c:	b29a      	uxth	r2, r3
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006812:	e05c      	b.n	80068ce <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b02      	cmp	r3, #2
 8006820:	d11b      	bne.n	800685a <HAL_SPI_TransmitReceive+0x19e>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d016      	beq.n	800685a <HAL_SPI_TransmitReceive+0x19e>
 800682c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682e:	2b01      	cmp	r3, #1
 8006830:	d113      	bne.n	800685a <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006836:	881a      	ldrh	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006842:	1c9a      	adds	r2, r3, #2
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29a      	uxth	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006856:	2300      	movs	r3, #0
 8006858:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	2b01      	cmp	r3, #1
 8006866:	d11c      	bne.n	80068a2 <HAL_SPI_TransmitReceive+0x1e6>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	d016      	beq.n	80068a2 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68da      	ldr	r2, [r3, #12]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687e:	b292      	uxth	r2, r2
 8006880:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006886:	1c9a      	adds	r2, r3, #2
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800689e:	2301      	movs	r3, #1
 80068a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068a2:	f7fa ffb9 	bl	8001818 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d80d      	bhi.n	80068ce <HAL_SPI_TransmitReceive+0x212>
 80068b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068b8:	d009      	beq.n	80068ce <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e111      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d19d      	bne.n	8006814 <HAL_SPI_TransmitReceive+0x158>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d197      	bne.n	8006814 <HAL_SPI_TransmitReceive+0x158>
 80068e4:	e0e5      	b.n	8006ab2 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <HAL_SPI_TransmitReceive+0x23a>
 80068ee:	8afb      	ldrh	r3, [r7, #22]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	f040 80d1 	bne.w	8006a98 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d912      	bls.n	8006926 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006904:	881a      	ldrh	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006910:	1c9a      	adds	r2, r3, #2
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b02      	subs	r3, #2
 800691e:	b29a      	uxth	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006924:	e0b8      	b.n	8006a98 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	330c      	adds	r3, #12
 8006930:	7812      	ldrb	r2, [r2, #0]
 8006932:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006942:	b29b      	uxth	r3, r3
 8006944:	3b01      	subs	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800694c:	e0a4      	b.n	8006a98 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f003 0302 	and.w	r3, r3, #2
 8006958:	2b02      	cmp	r3, #2
 800695a:	d134      	bne.n	80069c6 <HAL_SPI_TransmitReceive+0x30a>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006960:	b29b      	uxth	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d02f      	beq.n	80069c6 <HAL_SPI_TransmitReceive+0x30a>
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	2b01      	cmp	r3, #1
 800696a:	d12c      	bne.n	80069c6 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006970:	b29b      	uxth	r3, r3
 8006972:	2b01      	cmp	r3, #1
 8006974:	d912      	bls.n	800699c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697a:	881a      	ldrh	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006986:	1c9a      	adds	r2, r3, #2
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006990:	b29b      	uxth	r3, r3
 8006992:	3b02      	subs	r3, #2
 8006994:	b29a      	uxth	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800699a:	e012      	b.n	80069c2 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	330c      	adds	r3, #12
 80069a6:	7812      	ldrb	r2, [r2, #0]
 80069a8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29a      	uxth	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d148      	bne.n	8006a66 <HAL_SPI_TransmitReceive+0x3aa>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069da:	b29b      	uxth	r3, r3
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d042      	beq.n	8006a66 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d923      	bls.n	8006a34 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f6:	b292      	uxth	r2, r2
 80069f8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	1c9a      	adds	r2, r3, #2
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b02      	subs	r3, #2
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d81f      	bhi.n	8006a62 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	685a      	ldr	r2, [r3, #4]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a30:	605a      	str	r2, [r3, #4]
 8006a32:	e016      	b.n	8006a62 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f103 020c 	add.w	r2, r3, #12
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a40:	7812      	ldrb	r2, [r2, #0]
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4a:	1c5a      	adds	r2, r3, #1
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a62:	2301      	movs	r3, #1
 8006a64:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a66:	f7fa fed7 	bl	8001818 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d803      	bhi.n	8006a7e <HAL_SPI_TransmitReceive+0x3c2>
 8006a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a7c:	d102      	bne.n	8006a84 <HAL_SPI_TransmitReceive+0x3c8>
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d109      	bne.n	8006a98 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e02c      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f47f af55 	bne.w	800694e <HAL_SPI_TransmitReceive+0x292>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f47f af4e 	bne.w	800694e <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ab2:	6a3a      	ldr	r2, [r7, #32]
 8006ab4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 f93e 	bl	8006d38 <SPI_EndRxTxTransaction>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d008      	beq.n	8006ad4 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e00e      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006af0:	2300      	movs	r3, #0
  }
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3728      	adds	r7, #40	@ 0x28
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
	...

08006afc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b088      	sub	sp, #32
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	603b      	str	r3, [r7, #0]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b0c:	f7fa fe84 	bl	8001818 <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b14:	1a9b      	subs	r3, r3, r2
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	4413      	add	r3, r2
 8006b1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b1c:	f7fa fe7c 	bl	8001818 <HAL_GetTick>
 8006b20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b22:	4b39      	ldr	r3, [pc, #228]	@ (8006c08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	015b      	lsls	r3, r3, #5
 8006b28:	0d1b      	lsrs	r3, r3, #20
 8006b2a:	69fa      	ldr	r2, [r7, #28]
 8006b2c:	fb02 f303 	mul.w	r3, r2, r3
 8006b30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b32:	e054      	b.n	8006bde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b3a:	d050      	beq.n	8006bde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b3c:	f7fa fe6c 	bl	8001818 <HAL_GetTick>
 8006b40:	4602      	mov	r2, r0
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	69fa      	ldr	r2, [r7, #28]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d902      	bls.n	8006b52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d13d      	bne.n	8006bce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b6a:	d111      	bne.n	8006b90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b74:	d004      	beq.n	8006b80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b7e:	d107      	bne.n	8006b90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b98:	d10f      	bne.n	8006bba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ba8:	601a      	str	r2, [r3, #0]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e017      	b.n	8006bfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	4013      	ands	r3, r2
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	bf0c      	ite	eq
 8006bee:	2301      	moveq	r3, #1
 8006bf0:	2300      	movne	r3, #0
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	79fb      	ldrb	r3, [r7, #7]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d19b      	bne.n	8006b34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3720      	adds	r7, #32
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20000364 	.word	0x20000364

08006c0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08a      	sub	sp, #40	@ 0x28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
 8006c18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006c1e:	f7fa fdfb 	bl	8001818 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c26:	1a9b      	subs	r3, r3, r2
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	4413      	add	r3, r2
 8006c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006c2e:	f7fa fdf3 	bl	8001818 <HAL_GetTick>
 8006c32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	330c      	adds	r3, #12
 8006c3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006c3c:	4b3d      	ldr	r3, [pc, #244]	@ (8006d34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	00da      	lsls	r2, r3, #3
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	0d1b      	lsrs	r3, r3, #20
 8006c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c4e:	fb02 f303 	mul.w	r3, r2, r3
 8006c52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006c54:	e060      	b.n	8006d18 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c5c:	d107      	bne.n	8006c6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d104      	bne.n	8006c6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006c6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c74:	d050      	beq.n	8006d18 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c76:	f7fa fdcf 	bl	8001818 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d902      	bls.n	8006c8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d13d      	bne.n	8006d08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ca4:	d111      	bne.n	8006cca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cae:	d004      	beq.n	8006cba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cb8:	d107      	bne.n	8006cca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cc8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd2:	d10f      	bne.n	8006cf4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cf2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e010      	b.n	8006d2a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d101      	bne.n	8006d12 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	3b01      	subs	r3, #1
 8006d16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689a      	ldr	r2, [r3, #8]
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	4013      	ands	r3, r2
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d196      	bne.n	8006c56 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3728      	adds	r7, #40	@ 0x28
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	20000364 	.word	0x20000364

08006d38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af02      	add	r7, sp, #8
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	9300      	str	r3, [sp, #0]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f7ff ff5b 	bl	8006c0c <SPI_WaitFifoStateUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d007      	beq.n	8006d6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d60:	f043 0220 	orr.w	r2, r3, #32
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e027      	b.n	8006dbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2200      	movs	r2, #0
 8006d74:	2180      	movs	r1, #128	@ 0x80
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f7ff fec0 	bl	8006afc <SPI_WaitFlagStateUntilTimeout>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d007      	beq.n	8006d92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d86:	f043 0220 	orr.w	r2, r3, #32
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e014      	b.n	8006dbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f7ff ff34 	bl	8006c0c <SPI_WaitFifoStateUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d007      	beq.n	8006dba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dae:	f043 0220 	orr.w	r2, r3, #32
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e000      	b.n	8006dbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e049      	b.n	8006e6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d106      	bne.n	8006df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f841 	bl	8006e72 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2202      	movs	r2, #2
 8006df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	3304      	adds	r3, #4
 8006e00:	4619      	mov	r1, r3
 8006e02:	4610      	mov	r0, r2
 8006e04:	f000 f9e0 	bl	80071c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
	...

08006e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d001      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e04f      	b.n	8006f40 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68da      	ldr	r2, [r3, #12]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0201 	orr.w	r2, r2, #1
 8006eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a23      	ldr	r2, [pc, #140]	@ (8006f4c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d01d      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eca:	d018      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8006f50 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d013      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a1e      	ldr	r2, [pc, #120]	@ (8006f54 <HAL_TIM_Base_Start_IT+0xcc>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d00e      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f58 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d009      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1b      	ldr	r2, [pc, #108]	@ (8006f5c <HAL_TIM_Base_Start_IT+0xd4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d004      	beq.n	8006efe <HAL_TIM_Base_Start_IT+0x76>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a19      	ldr	r2, [pc, #100]	@ (8006f60 <HAL_TIM_Base_Start_IT+0xd8>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d115      	bne.n	8006f2a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	4b17      	ldr	r3, [pc, #92]	@ (8006f64 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f06:	4013      	ands	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2b06      	cmp	r3, #6
 8006f0e:	d015      	beq.n	8006f3c <HAL_TIM_Base_Start_IT+0xb4>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f16:	d011      	beq.n	8006f3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0201 	orr.w	r2, r2, #1
 8006f26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f28:	e008      	b.n	8006f3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f042 0201 	orr.w	r2, r2, #1
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	e000      	b.n	8006f3e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	40012c00 	.word	0x40012c00
 8006f50:	40000400 	.word	0x40000400
 8006f54:	40000800 	.word	0x40000800
 8006f58:	40000c00 	.word	0x40000c00
 8006f5c:	40013400 	.word	0x40013400
 8006f60:	40014000 	.word	0x40014000
 8006f64:	00010007 	.word	0x00010007

08006f68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d020      	beq.n	8006fcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f003 0302 	and.w	r3, r3, #2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d01b      	beq.n	8006fcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f06f 0202 	mvn.w	r2, #2
 8006f9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699b      	ldr	r3, [r3, #24]
 8006faa:	f003 0303 	and.w	r3, r3, #3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d003      	beq.n	8006fba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f8e9 	bl	800718a <HAL_TIM_IC_CaptureCallback>
 8006fb8:	e005      	b.n	8006fc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f8db 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 f8ec 	bl	800719e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	f003 0304 	and.w	r3, r3, #4
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d020      	beq.n	8007018 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f003 0304 	and.w	r3, r3, #4
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d01b      	beq.n	8007018 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f06f 0204 	mvn.w	r2, #4
 8006fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2202      	movs	r2, #2
 8006fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d003      	beq.n	8007006 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f8c3 	bl	800718a <HAL_TIM_IC_CaptureCallback>
 8007004:	e005      	b.n	8007012 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f8b5 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 f8c6 	bl	800719e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	f003 0308 	and.w	r3, r3, #8
 800701e:	2b00      	cmp	r3, #0
 8007020:	d020      	beq.n	8007064 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f003 0308 	and.w	r3, r3, #8
 8007028:	2b00      	cmp	r3, #0
 800702a:	d01b      	beq.n	8007064 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f06f 0208 	mvn.w	r2, #8
 8007034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2204      	movs	r2, #4
 800703a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f89d 	bl	800718a <HAL_TIM_IC_CaptureCallback>
 8007050:	e005      	b.n	800705e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f88f 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f8a0 	bl	800719e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	f003 0310 	and.w	r3, r3, #16
 800706a:	2b00      	cmp	r3, #0
 800706c:	d020      	beq.n	80070b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f003 0310 	and.w	r3, r3, #16
 8007074:	2b00      	cmp	r3, #0
 8007076:	d01b      	beq.n	80070b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f06f 0210 	mvn.w	r2, #16
 8007080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2208      	movs	r2, #8
 8007086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007092:	2b00      	cmp	r3, #0
 8007094:	d003      	beq.n	800709e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f877 	bl	800718a <HAL_TIM_IC_CaptureCallback>
 800709c:	e005      	b.n	80070aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f869 	bl	8007176 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 f87a 	bl	800719e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d00c      	beq.n	80070d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f003 0301 	and.w	r3, r3, #1
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d007      	beq.n	80070d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f06f 0201 	mvn.w	r2, #1
 80070cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7f9 fe64 	bl	8000d9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d104      	bne.n	80070e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00c      	beq.n	8007102 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d007      	beq.n	8007102 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80070fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f913 	bl	8007328 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00c      	beq.n	8007126 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007112:	2b00      	cmp	r3, #0
 8007114:	d007      	beq.n	8007126 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800711e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f90b 	bl	800733c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00c      	beq.n	800714a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007136:	2b00      	cmp	r3, #0
 8007138:	d007      	beq.n	800714a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 f834 	bl	80071b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f003 0320 	and.w	r3, r3, #32
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00c      	beq.n	800716e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f003 0320 	and.w	r3, r3, #32
 800715a:	2b00      	cmp	r3, #0
 800715c:	d007      	beq.n	800716e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f06f 0220 	mvn.w	r2, #32
 8007166:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f8d3 	bl	8007314 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800716e:	bf00      	nop
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007176:	b480      	push	{r7}
 8007178:	b083      	sub	sp, #12
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800717e:	bf00      	nop
 8007180:	370c      	adds	r7, #12
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr

0800718a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800718a:	b480      	push	{r7}
 800718c:	b083      	sub	sp, #12
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007192:	bf00      	nop
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800719e:	b480      	push	{r7}
 80071a0:	b083      	sub	sp, #12
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071b2:	b480      	push	{r7}
 80071b4:	b083      	sub	sp, #12
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071ba:	bf00      	nop
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
	...

080071c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a46      	ldr	r2, [pc, #280]	@ (80072f4 <TIM_Base_SetConfig+0x12c>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d013      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071e6:	d00f      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a43      	ldr	r2, [pc, #268]	@ (80072f8 <TIM_Base_SetConfig+0x130>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d00b      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a42      	ldr	r2, [pc, #264]	@ (80072fc <TIM_Base_SetConfig+0x134>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d007      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a41      	ldr	r2, [pc, #260]	@ (8007300 <TIM_Base_SetConfig+0x138>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d003      	beq.n	8007208 <TIM_Base_SetConfig+0x40>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a40      	ldr	r2, [pc, #256]	@ (8007304 <TIM_Base_SetConfig+0x13c>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d108      	bne.n	800721a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800720e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a35      	ldr	r2, [pc, #212]	@ (80072f4 <TIM_Base_SetConfig+0x12c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d01f      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007228:	d01b      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a32      	ldr	r2, [pc, #200]	@ (80072f8 <TIM_Base_SetConfig+0x130>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d017      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a31      	ldr	r2, [pc, #196]	@ (80072fc <TIM_Base_SetConfig+0x134>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d013      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a30      	ldr	r2, [pc, #192]	@ (8007300 <TIM_Base_SetConfig+0x138>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d00f      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a2f      	ldr	r2, [pc, #188]	@ (8007304 <TIM_Base_SetConfig+0x13c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d00b      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a2e      	ldr	r2, [pc, #184]	@ (8007308 <TIM_Base_SetConfig+0x140>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d007      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a2d      	ldr	r2, [pc, #180]	@ (800730c <TIM_Base_SetConfig+0x144>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d003      	beq.n	8007262 <TIM_Base_SetConfig+0x9a>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a2c      	ldr	r2, [pc, #176]	@ (8007310 <TIM_Base_SetConfig+0x148>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d108      	bne.n	8007274 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	4313      	orrs	r3, r2
 8007272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	4313      	orrs	r3, r2
 8007280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	689a      	ldr	r2, [r3, #8]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a16      	ldr	r2, [pc, #88]	@ (80072f4 <TIM_Base_SetConfig+0x12c>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d00f      	beq.n	80072c0 <TIM_Base_SetConfig+0xf8>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a18      	ldr	r2, [pc, #96]	@ (8007304 <TIM_Base_SetConfig+0x13c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00b      	beq.n	80072c0 <TIM_Base_SetConfig+0xf8>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a17      	ldr	r2, [pc, #92]	@ (8007308 <TIM_Base_SetConfig+0x140>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d007      	beq.n	80072c0 <TIM_Base_SetConfig+0xf8>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a16      	ldr	r2, [pc, #88]	@ (800730c <TIM_Base_SetConfig+0x144>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d003      	beq.n	80072c0 <TIM_Base_SetConfig+0xf8>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a15      	ldr	r2, [pc, #84]	@ (8007310 <TIM_Base_SetConfig+0x148>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d103      	bne.n	80072c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	691a      	ldr	r2, [r3, #16]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d105      	bne.n	80072e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	f023 0201 	bic.w	r2, r3, #1
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	611a      	str	r2, [r3, #16]
  }
}
 80072e6:	bf00      	nop
 80072e8:	3714      	adds	r7, #20
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	40012c00 	.word	0x40012c00
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800
 8007300:	40000c00 	.word	0x40000c00
 8007304:	40013400 	.word	0x40013400
 8007308:	40014000 	.word	0x40014000
 800730c:	40014400 	.word	0x40014400
 8007310:	40014800 	.word	0x40014800

08007314 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e040      	b.n	80073e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007366:	2b00      	cmp	r3, #0
 8007368:	d106      	bne.n	8007378 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fa f8de 	bl	8001534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2224      	movs	r2, #36	@ 0x24
 800737c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0201 	bic.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007392:	2b00      	cmp	r3, #0
 8007394:	d002      	beq.n	800739c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fc32 	bl	8007c00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 f977 	bl	8007690 <UART_SetConfig>
 80073a2:	4603      	mov	r3, r0
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e01b      	b.n	80073e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689a      	ldr	r2, [r3, #8]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fcb1 	bl	8007d44 <UART_CheckIdleState>
 80073e2:	4603      	mov	r3, r0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3708      	adds	r7, #8
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08a      	sub	sp, #40	@ 0x28
 80073f0:	af02      	add	r7, sp, #8
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	603b      	str	r3, [r7, #0]
 80073f8:	4613      	mov	r3, r2
 80073fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007400:	2b20      	cmp	r3, #32
 8007402:	d177      	bne.n	80074f4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d002      	beq.n	8007410 <HAL_UART_Transmit+0x24>
 800740a:	88fb      	ldrh	r3, [r7, #6]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e070      	b.n	80074f6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2221      	movs	r2, #33	@ 0x21
 8007420:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007422:	f7fa f9f9 	bl	8001818 <HAL_GetTick>
 8007426:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	88fa      	ldrh	r2, [r7, #6]
 800742c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	88fa      	ldrh	r2, [r7, #6]
 8007434:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007440:	d108      	bne.n	8007454 <HAL_UART_Transmit+0x68>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d104      	bne.n	8007454 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800744a:	2300      	movs	r3, #0
 800744c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	61bb      	str	r3, [r7, #24]
 8007452:	e003      	b.n	800745c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007458:	2300      	movs	r3, #0
 800745a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800745c:	e02f      	b.n	80074be <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	2200      	movs	r2, #0
 8007466:	2180      	movs	r1, #128	@ 0x80
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f000 fd13 	bl	8007e94 <UART_WaitOnFlagUntilTimeout>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d004      	beq.n	800747e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2220      	movs	r2, #32
 8007478:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e03b      	b.n	80074f6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d10b      	bne.n	800749c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	881a      	ldrh	r2, [r3, #0]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007490:	b292      	uxth	r2, r2
 8007492:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	3302      	adds	r3, #2
 8007498:	61bb      	str	r3, [r7, #24]
 800749a:	e007      	b.n	80074ac <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	781a      	ldrb	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	3301      	adds	r3, #1
 80074aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	3b01      	subs	r3, #1
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1c9      	bne.n	800745e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	9300      	str	r3, [sp, #0]
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	2200      	movs	r2, #0
 80074d2:	2140      	movs	r1, #64	@ 0x40
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f000 fcdd 	bl	8007e94 <UART_WaitOnFlagUntilTimeout>
 80074da:	4603      	mov	r3, r0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d004      	beq.n	80074ea <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2220      	movs	r2, #32
 80074e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e005      	b.n	80074f6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2220      	movs	r2, #32
 80074ee:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80074f0:	2300      	movs	r3, #0
 80074f2:	e000      	b.n	80074f6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80074f4:	2302      	movs	r3, #2
  }
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3720      	adds	r7, #32
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074fe:	b580      	push	{r7, lr}
 8007500:	b08a      	sub	sp, #40	@ 0x28
 8007502:	af02      	add	r7, sp, #8
 8007504:	60f8      	str	r0, [r7, #12]
 8007506:	60b9      	str	r1, [r7, #8]
 8007508:	603b      	str	r3, [r7, #0]
 800750a:	4613      	mov	r3, r2
 800750c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007514:	2b20      	cmp	r3, #32
 8007516:	f040 80b6 	bne.w	8007686 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d002      	beq.n	8007526 <HAL_UART_Receive+0x28>
 8007520:	88fb      	ldrh	r3, [r7, #6]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e0ae      	b.n	8007688 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2222      	movs	r2, #34	@ 0x22
 8007536:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007540:	f7fa f96a 	bl	8001818 <HAL_GetTick>
 8007544:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	88fa      	ldrh	r2, [r7, #6]
 800754a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	88fa      	ldrh	r2, [r7, #6]
 8007552:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800755e:	d10e      	bne.n	800757e <HAL_UART_Receive+0x80>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d105      	bne.n	8007574 <HAL_UART_Receive+0x76>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800756e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007572:	e02d      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	22ff      	movs	r2, #255	@ 0xff
 8007578:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800757c:	e028      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10d      	bne.n	80075a2 <HAL_UART_Receive+0xa4>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d104      	bne.n	8007598 <HAL_UART_Receive+0x9a>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	22ff      	movs	r2, #255	@ 0xff
 8007592:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007596:	e01b      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	227f      	movs	r2, #127	@ 0x7f
 800759c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80075a0:	e016      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075aa:	d10d      	bne.n	80075c8 <HAL_UART_Receive+0xca>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d104      	bne.n	80075be <HAL_UART_Receive+0xc0>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	227f      	movs	r2, #127	@ 0x7f
 80075b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80075bc:	e008      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	223f      	movs	r2, #63	@ 0x3f
 80075c2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80075c6:	e003      	b.n	80075d0 <HAL_UART_Receive+0xd2>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80075d6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075e0:	d108      	bne.n	80075f4 <HAL_UART_Receive+0xf6>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d104      	bne.n	80075f4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	61bb      	str	r3, [r7, #24]
 80075f2:	e003      	b.n	80075fc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075f8:	2300      	movs	r3, #0
 80075fa:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80075fc:	e037      	b.n	800766e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	2200      	movs	r2, #0
 8007606:	2120      	movs	r1, #32
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f000 fc43 	bl	8007e94 <UART_WaitOnFlagUntilTimeout>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d005      	beq.n	8007620 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	e033      	b.n	8007688 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10c      	bne.n	8007640 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800762c:	b29a      	uxth	r2, r3
 800762e:	8a7b      	ldrh	r3, [r7, #18]
 8007630:	4013      	ands	r3, r2
 8007632:	b29a      	uxth	r2, r3
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	3302      	adds	r3, #2
 800763c:	61bb      	str	r3, [r7, #24]
 800763e:	e00d      	b.n	800765c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007646:	b29b      	uxth	r3, r3
 8007648:	b2da      	uxtb	r2, r3
 800764a:	8a7b      	ldrh	r3, [r7, #18]
 800764c:	b2db      	uxtb	r3, r3
 800764e:	4013      	ands	r3, r2
 8007650:	b2da      	uxtb	r2, r3
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	3301      	adds	r3, #1
 800765a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007662:	b29b      	uxth	r3, r3
 8007664:	3b01      	subs	r3, #1
 8007666:	b29a      	uxth	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1c1      	bne.n	80075fe <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8007682:	2300      	movs	r3, #0
 8007684:	e000      	b.n	8007688 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8007686:	2302      	movs	r3, #2
  }
}
 8007688:	4618      	mov	r0, r3
 800768a:	3720      	adds	r7, #32
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007694:	b08a      	sub	sp, #40	@ 0x28
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800769a:	2300      	movs	r3, #0
 800769c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	431a      	orrs	r2, r3
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	431a      	orrs	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	4ba4      	ldr	r3, [pc, #656]	@ (8007950 <UART_SetConfig+0x2c0>)
 80076c0:	4013      	ands	r3, r2
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	6812      	ldr	r2, [r2, #0]
 80076c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	430a      	orrs	r2, r1
 80076e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a99      	ldr	r2, [pc, #612]	@ (8007954 <UART_SetConfig+0x2c4>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d004      	beq.n	80076fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
 80076f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f8:	4313      	orrs	r3, r2
 80076fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800770c:	430a      	orrs	r2, r1
 800770e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a90      	ldr	r2, [pc, #576]	@ (8007958 <UART_SetConfig+0x2c8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d126      	bne.n	8007768 <UART_SetConfig+0xd8>
 800771a:	4b90      	ldr	r3, [pc, #576]	@ (800795c <UART_SetConfig+0x2cc>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007720:	f003 0303 	and.w	r3, r3, #3
 8007724:	2b03      	cmp	r3, #3
 8007726:	d81b      	bhi.n	8007760 <UART_SetConfig+0xd0>
 8007728:	a201      	add	r2, pc, #4	@ (adr r2, 8007730 <UART_SetConfig+0xa0>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007741 	.word	0x08007741
 8007734:	08007751 	.word	0x08007751
 8007738:	08007749 	.word	0x08007749
 800773c:	08007759 	.word	0x08007759
 8007740:	2301      	movs	r3, #1
 8007742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007746:	e116      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007748:	2302      	movs	r3, #2
 800774a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800774e:	e112      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007750:	2304      	movs	r3, #4
 8007752:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007756:	e10e      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007758:	2308      	movs	r3, #8
 800775a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800775e:	e10a      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007760:	2310      	movs	r3, #16
 8007762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007766:	e106      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a7c      	ldr	r2, [pc, #496]	@ (8007960 <UART_SetConfig+0x2d0>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d138      	bne.n	80077e4 <UART_SetConfig+0x154>
 8007772:	4b7a      	ldr	r3, [pc, #488]	@ (800795c <UART_SetConfig+0x2cc>)
 8007774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007778:	f003 030c 	and.w	r3, r3, #12
 800777c:	2b0c      	cmp	r3, #12
 800777e:	d82d      	bhi.n	80077dc <UART_SetConfig+0x14c>
 8007780:	a201      	add	r2, pc, #4	@ (adr r2, 8007788 <UART_SetConfig+0xf8>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	080077bd 	.word	0x080077bd
 800778c:	080077dd 	.word	0x080077dd
 8007790:	080077dd 	.word	0x080077dd
 8007794:	080077dd 	.word	0x080077dd
 8007798:	080077cd 	.word	0x080077cd
 800779c:	080077dd 	.word	0x080077dd
 80077a0:	080077dd 	.word	0x080077dd
 80077a4:	080077dd 	.word	0x080077dd
 80077a8:	080077c5 	.word	0x080077c5
 80077ac:	080077dd 	.word	0x080077dd
 80077b0:	080077dd 	.word	0x080077dd
 80077b4:	080077dd 	.word	0x080077dd
 80077b8:	080077d5 	.word	0x080077d5
 80077bc:	2300      	movs	r3, #0
 80077be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c2:	e0d8      	b.n	8007976 <UART_SetConfig+0x2e6>
 80077c4:	2302      	movs	r3, #2
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ca:	e0d4      	b.n	8007976 <UART_SetConfig+0x2e6>
 80077cc:	2304      	movs	r3, #4
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d2:	e0d0      	b.n	8007976 <UART_SetConfig+0x2e6>
 80077d4:	2308      	movs	r3, #8
 80077d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077da:	e0cc      	b.n	8007976 <UART_SetConfig+0x2e6>
 80077dc:	2310      	movs	r3, #16
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e2:	e0c8      	b.n	8007976 <UART_SetConfig+0x2e6>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a5e      	ldr	r2, [pc, #376]	@ (8007964 <UART_SetConfig+0x2d4>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d125      	bne.n	800783a <UART_SetConfig+0x1aa>
 80077ee:	4b5b      	ldr	r3, [pc, #364]	@ (800795c <UART_SetConfig+0x2cc>)
 80077f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077f8:	2b30      	cmp	r3, #48	@ 0x30
 80077fa:	d016      	beq.n	800782a <UART_SetConfig+0x19a>
 80077fc:	2b30      	cmp	r3, #48	@ 0x30
 80077fe:	d818      	bhi.n	8007832 <UART_SetConfig+0x1a2>
 8007800:	2b20      	cmp	r3, #32
 8007802:	d00a      	beq.n	800781a <UART_SetConfig+0x18a>
 8007804:	2b20      	cmp	r3, #32
 8007806:	d814      	bhi.n	8007832 <UART_SetConfig+0x1a2>
 8007808:	2b00      	cmp	r3, #0
 800780a:	d002      	beq.n	8007812 <UART_SetConfig+0x182>
 800780c:	2b10      	cmp	r3, #16
 800780e:	d008      	beq.n	8007822 <UART_SetConfig+0x192>
 8007810:	e00f      	b.n	8007832 <UART_SetConfig+0x1a2>
 8007812:	2300      	movs	r3, #0
 8007814:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007818:	e0ad      	b.n	8007976 <UART_SetConfig+0x2e6>
 800781a:	2302      	movs	r3, #2
 800781c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007820:	e0a9      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007822:	2304      	movs	r3, #4
 8007824:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007828:	e0a5      	b.n	8007976 <UART_SetConfig+0x2e6>
 800782a:	2308      	movs	r3, #8
 800782c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007830:	e0a1      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007832:	2310      	movs	r3, #16
 8007834:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007838:	e09d      	b.n	8007976 <UART_SetConfig+0x2e6>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a4a      	ldr	r2, [pc, #296]	@ (8007968 <UART_SetConfig+0x2d8>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d125      	bne.n	8007890 <UART_SetConfig+0x200>
 8007844:	4b45      	ldr	r3, [pc, #276]	@ (800795c <UART_SetConfig+0x2cc>)
 8007846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800784a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800784e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007850:	d016      	beq.n	8007880 <UART_SetConfig+0x1f0>
 8007852:	2bc0      	cmp	r3, #192	@ 0xc0
 8007854:	d818      	bhi.n	8007888 <UART_SetConfig+0x1f8>
 8007856:	2b80      	cmp	r3, #128	@ 0x80
 8007858:	d00a      	beq.n	8007870 <UART_SetConfig+0x1e0>
 800785a:	2b80      	cmp	r3, #128	@ 0x80
 800785c:	d814      	bhi.n	8007888 <UART_SetConfig+0x1f8>
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <UART_SetConfig+0x1d8>
 8007862:	2b40      	cmp	r3, #64	@ 0x40
 8007864:	d008      	beq.n	8007878 <UART_SetConfig+0x1e8>
 8007866:	e00f      	b.n	8007888 <UART_SetConfig+0x1f8>
 8007868:	2300      	movs	r3, #0
 800786a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800786e:	e082      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007870:	2302      	movs	r3, #2
 8007872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007876:	e07e      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007878:	2304      	movs	r3, #4
 800787a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800787e:	e07a      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007880:	2308      	movs	r3, #8
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007886:	e076      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007888:	2310      	movs	r3, #16
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788e:	e072      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a35      	ldr	r2, [pc, #212]	@ (800796c <UART_SetConfig+0x2dc>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d12a      	bne.n	80078f0 <UART_SetConfig+0x260>
 800789a:	4b30      	ldr	r3, [pc, #192]	@ (800795c <UART_SetConfig+0x2cc>)
 800789c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078a8:	d01a      	beq.n	80078e0 <UART_SetConfig+0x250>
 80078aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078ae:	d81b      	bhi.n	80078e8 <UART_SetConfig+0x258>
 80078b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078b4:	d00c      	beq.n	80078d0 <UART_SetConfig+0x240>
 80078b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078ba:	d815      	bhi.n	80078e8 <UART_SetConfig+0x258>
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d003      	beq.n	80078c8 <UART_SetConfig+0x238>
 80078c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078c4:	d008      	beq.n	80078d8 <UART_SetConfig+0x248>
 80078c6:	e00f      	b.n	80078e8 <UART_SetConfig+0x258>
 80078c8:	2300      	movs	r3, #0
 80078ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ce:	e052      	b.n	8007976 <UART_SetConfig+0x2e6>
 80078d0:	2302      	movs	r3, #2
 80078d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078d6:	e04e      	b.n	8007976 <UART_SetConfig+0x2e6>
 80078d8:	2304      	movs	r3, #4
 80078da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078de:	e04a      	b.n	8007976 <UART_SetConfig+0x2e6>
 80078e0:	2308      	movs	r3, #8
 80078e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078e6:	e046      	b.n	8007976 <UART_SetConfig+0x2e6>
 80078e8:	2310      	movs	r3, #16
 80078ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ee:	e042      	b.n	8007976 <UART_SetConfig+0x2e6>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a17      	ldr	r2, [pc, #92]	@ (8007954 <UART_SetConfig+0x2c4>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d13a      	bne.n	8007970 <UART_SetConfig+0x2e0>
 80078fa:	4b18      	ldr	r3, [pc, #96]	@ (800795c <UART_SetConfig+0x2cc>)
 80078fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007900:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007904:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007908:	d01a      	beq.n	8007940 <UART_SetConfig+0x2b0>
 800790a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800790e:	d81b      	bhi.n	8007948 <UART_SetConfig+0x2b8>
 8007910:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007914:	d00c      	beq.n	8007930 <UART_SetConfig+0x2a0>
 8007916:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800791a:	d815      	bhi.n	8007948 <UART_SetConfig+0x2b8>
 800791c:	2b00      	cmp	r3, #0
 800791e:	d003      	beq.n	8007928 <UART_SetConfig+0x298>
 8007920:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007924:	d008      	beq.n	8007938 <UART_SetConfig+0x2a8>
 8007926:	e00f      	b.n	8007948 <UART_SetConfig+0x2b8>
 8007928:	2300      	movs	r3, #0
 800792a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800792e:	e022      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007930:	2302      	movs	r3, #2
 8007932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007936:	e01e      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007938:	2304      	movs	r3, #4
 800793a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800793e:	e01a      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007940:	2308      	movs	r3, #8
 8007942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007946:	e016      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007948:	2310      	movs	r3, #16
 800794a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794e:	e012      	b.n	8007976 <UART_SetConfig+0x2e6>
 8007950:	efff69f3 	.word	0xefff69f3
 8007954:	40008000 	.word	0x40008000
 8007958:	40013800 	.word	0x40013800
 800795c:	40021000 	.word	0x40021000
 8007960:	40004400 	.word	0x40004400
 8007964:	40004800 	.word	0x40004800
 8007968:	40004c00 	.word	0x40004c00
 800796c:	40005000 	.word	0x40005000
 8007970:	2310      	movs	r3, #16
 8007972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a9f      	ldr	r2, [pc, #636]	@ (8007bf8 <UART_SetConfig+0x568>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d17a      	bne.n	8007a76 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007980:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007984:	2b08      	cmp	r3, #8
 8007986:	d824      	bhi.n	80079d2 <UART_SetConfig+0x342>
 8007988:	a201      	add	r2, pc, #4	@ (adr r2, 8007990 <UART_SetConfig+0x300>)
 800798a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798e:	bf00      	nop
 8007990:	080079b5 	.word	0x080079b5
 8007994:	080079d3 	.word	0x080079d3
 8007998:	080079bd 	.word	0x080079bd
 800799c:	080079d3 	.word	0x080079d3
 80079a0:	080079c3 	.word	0x080079c3
 80079a4:	080079d3 	.word	0x080079d3
 80079a8:	080079d3 	.word	0x080079d3
 80079ac:	080079d3 	.word	0x080079d3
 80079b0:	080079cb 	.word	0x080079cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079b4:	f7fc f9d2 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 80079b8:	61f8      	str	r0, [r7, #28]
        break;
 80079ba:	e010      	b.n	80079de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079bc:	4b8f      	ldr	r3, [pc, #572]	@ (8007bfc <UART_SetConfig+0x56c>)
 80079be:	61fb      	str	r3, [r7, #28]
        break;
 80079c0:	e00d      	b.n	80079de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079c2:	f7fc f933 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 80079c6:	61f8      	str	r0, [r7, #28]
        break;
 80079c8:	e009      	b.n	80079de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ce:	61fb      	str	r3, [r7, #28]
        break;
 80079d0:	e005      	b.n	80079de <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80079d2:	2300      	movs	r3, #0
 80079d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f000 80fb 	beq.w	8007bdc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	4613      	mov	r3, r2
 80079ec:	005b      	lsls	r3, r3, #1
 80079ee:	4413      	add	r3, r2
 80079f0:	69fa      	ldr	r2, [r7, #28]
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d305      	bcc.n	8007a02 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d903      	bls.n	8007a0a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a08:	e0e8      	b.n	8007bdc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	461c      	mov	r4, r3
 8007a10:	4615      	mov	r5, r2
 8007a12:	f04f 0200 	mov.w	r2, #0
 8007a16:	f04f 0300 	mov.w	r3, #0
 8007a1a:	022b      	lsls	r3, r5, #8
 8007a1c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a20:	0222      	lsls	r2, r4, #8
 8007a22:	68f9      	ldr	r1, [r7, #12]
 8007a24:	6849      	ldr	r1, [r1, #4]
 8007a26:	0849      	lsrs	r1, r1, #1
 8007a28:	2000      	movs	r0, #0
 8007a2a:	4688      	mov	r8, r1
 8007a2c:	4681      	mov	r9, r0
 8007a2e:	eb12 0a08 	adds.w	sl, r2, r8
 8007a32:	eb43 0b09 	adc.w	fp, r3, r9
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	603b      	str	r3, [r7, #0]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a44:	4650      	mov	r0, sl
 8007a46:	4659      	mov	r1, fp
 8007a48:	f7f8 fc12 	bl	8000270 <__aeabi_uldivmod>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4613      	mov	r3, r2
 8007a52:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a5a:	d308      	bcc.n	8007a6e <UART_SetConfig+0x3de>
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a62:	d204      	bcs.n	8007a6e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	69ba      	ldr	r2, [r7, #24]
 8007a6a:	60da      	str	r2, [r3, #12]
 8007a6c:	e0b6      	b.n	8007bdc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a74:	e0b2      	b.n	8007bdc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	69db      	ldr	r3, [r3, #28]
 8007a7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a7e:	d15e      	bne.n	8007b3e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007a80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d828      	bhi.n	8007ada <UART_SetConfig+0x44a>
 8007a88:	a201      	add	r2, pc, #4	@ (adr r2, 8007a90 <UART_SetConfig+0x400>)
 8007a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8e:	bf00      	nop
 8007a90:	08007ab5 	.word	0x08007ab5
 8007a94:	08007abd 	.word	0x08007abd
 8007a98:	08007ac5 	.word	0x08007ac5
 8007a9c:	08007adb 	.word	0x08007adb
 8007aa0:	08007acb 	.word	0x08007acb
 8007aa4:	08007adb 	.word	0x08007adb
 8007aa8:	08007adb 	.word	0x08007adb
 8007aac:	08007adb 	.word	0x08007adb
 8007ab0:	08007ad3 	.word	0x08007ad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ab4:	f7fc f952 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8007ab8:	61f8      	str	r0, [r7, #28]
        break;
 8007aba:	e014      	b.n	8007ae6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007abc:	f7fc f964 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 8007ac0:	61f8      	str	r0, [r7, #28]
        break;
 8007ac2:	e010      	b.n	8007ae6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ac4:	4b4d      	ldr	r3, [pc, #308]	@ (8007bfc <UART_SetConfig+0x56c>)
 8007ac6:	61fb      	str	r3, [r7, #28]
        break;
 8007ac8:	e00d      	b.n	8007ae6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aca:	f7fc f8af 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8007ace:	61f8      	str	r0, [r7, #28]
        break;
 8007ad0:	e009      	b.n	8007ae6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ad6:	61fb      	str	r3, [r7, #28]
        break;
 8007ad8:	e005      	b.n	8007ae6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007ada:	2300      	movs	r3, #0
 8007adc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ae4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d077      	beq.n	8007bdc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	005a      	lsls	r2, r3, #1
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	085b      	lsrs	r3, r3, #1
 8007af6:	441a      	add	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b00:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	2b0f      	cmp	r3, #15
 8007b06:	d916      	bls.n	8007b36 <UART_SetConfig+0x4a6>
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b0e:	d212      	bcs.n	8007b36 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	f023 030f 	bic.w	r3, r3, #15
 8007b18:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b1a:	69bb      	ldr	r3, [r7, #24]
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	f003 0307 	and.w	r3, r3, #7
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	8afb      	ldrh	r3, [r7, #22]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	8afa      	ldrh	r2, [r7, #22]
 8007b32:	60da      	str	r2, [r3, #12]
 8007b34:	e052      	b.n	8007bdc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b3c:	e04e      	b.n	8007bdc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b3e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b42:	2b08      	cmp	r3, #8
 8007b44:	d827      	bhi.n	8007b96 <UART_SetConfig+0x506>
 8007b46:	a201      	add	r2, pc, #4	@ (adr r2, 8007b4c <UART_SetConfig+0x4bc>)
 8007b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4c:	08007b71 	.word	0x08007b71
 8007b50:	08007b79 	.word	0x08007b79
 8007b54:	08007b81 	.word	0x08007b81
 8007b58:	08007b97 	.word	0x08007b97
 8007b5c:	08007b87 	.word	0x08007b87
 8007b60:	08007b97 	.word	0x08007b97
 8007b64:	08007b97 	.word	0x08007b97
 8007b68:	08007b97 	.word	0x08007b97
 8007b6c:	08007b8f 	.word	0x08007b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b70:	f7fc f8f4 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8007b74:	61f8      	str	r0, [r7, #28]
        break;
 8007b76:	e014      	b.n	8007ba2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b78:	f7fc f906 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 8007b7c:	61f8      	str	r0, [r7, #28]
        break;
 8007b7e:	e010      	b.n	8007ba2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b80:	4b1e      	ldr	r3, [pc, #120]	@ (8007bfc <UART_SetConfig+0x56c>)
 8007b82:	61fb      	str	r3, [r7, #28]
        break;
 8007b84:	e00d      	b.n	8007ba2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b86:	f7fc f851 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8007b8a:	61f8      	str	r0, [r7, #28]
        break;
 8007b8c:	e009      	b.n	8007ba2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b92:	61fb      	str	r3, [r7, #28]
        break;
 8007b94:	e005      	b.n	8007ba2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007b96:	2300      	movs	r3, #0
 8007b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ba0:	bf00      	nop
    }

    if (pclk != 0U)
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d019      	beq.n	8007bdc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	085a      	lsrs	r2, r3, #1
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	441a      	add	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	2b0f      	cmp	r3, #15
 8007bc0:	d909      	bls.n	8007bd6 <UART_SetConfig+0x546>
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bc8:	d205      	bcs.n	8007bd6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	60da      	str	r2, [r3, #12]
 8007bd4:	e002      	b.n	8007bdc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007be8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3728      	adds	r7, #40	@ 0x28
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bf6:	bf00      	nop
 8007bf8:	40008000 	.word	0x40008000
 8007bfc:	00f42400 	.word	0x00f42400

08007c00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0c:	f003 0308 	and.w	r3, r3, #8
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00a      	beq.n	8007c2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	430a      	orrs	r2, r1
 8007c28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00a      	beq.n	8007c4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	430a      	orrs	r2, r1
 8007c4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c50:	f003 0302 	and.w	r3, r3, #2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00a      	beq.n	8007c6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	430a      	orrs	r2, r1
 8007c6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c72:	f003 0304 	and.w	r3, r3, #4
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00a      	beq.n	8007c90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c94:	f003 0310 	and.w	r3, r3, #16
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00a      	beq.n	8007cb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb6:	f003 0320 	and.w	r3, r3, #32
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d00a      	beq.n	8007cd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	430a      	orrs	r2, r1
 8007cd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01a      	beq.n	8007d16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cfe:	d10a      	bne.n	8007d16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00a      	beq.n	8007d38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	605a      	str	r2, [r3, #4]
  }
}
 8007d38:	bf00      	nop
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b098      	sub	sp, #96	@ 0x60
 8007d48:	af02      	add	r7, sp, #8
 8007d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d54:	f7f9 fd60 	bl	8001818 <HAL_GetTick>
 8007d58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0308 	and.w	r3, r3, #8
 8007d64:	2b08      	cmp	r3, #8
 8007d66:	d12e      	bne.n	8007dc6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d70:	2200      	movs	r2, #0
 8007d72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 f88c 	bl	8007e94 <UART_WaitOnFlagUntilTimeout>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d021      	beq.n	8007dc6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d8a:	e853 3f00 	ldrex	r3, [r3]
 8007d8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d96:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007da0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007da2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007da6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007da8:	e841 2300 	strex	r3, r2, [r1]
 8007dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1e6      	bne.n	8007d82 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2220      	movs	r2, #32
 8007db8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e062      	b.n	8007e8c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0304 	and.w	r3, r3, #4
 8007dd0:	2b04      	cmp	r3, #4
 8007dd2:	d149      	bne.n	8007e68 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f856 	bl	8007e94 <UART_WaitOnFlagUntilTimeout>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d03c      	beq.n	8007e68 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df6:	e853 3f00 	ldrex	r3, [r3]
 8007dfa:	623b      	str	r3, [r7, #32]
   return(result);
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
 8007dfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	461a      	mov	r2, r3
 8007e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e14:	e841 2300 	strex	r3, r2, [r1]
 8007e18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1e6      	bne.n	8007dee <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	3308      	adds	r3, #8
 8007e26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	e853 3f00 	ldrex	r3, [r3]
 8007e2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f023 0301 	bic.w	r3, r3, #1
 8007e36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	3308      	adds	r3, #8
 8007e3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e40:	61fa      	str	r2, [r7, #28]
 8007e42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e44:	69b9      	ldr	r1, [r7, #24]
 8007e46:	69fa      	ldr	r2, [r7, #28]
 8007e48:	e841 2300 	strex	r3, r2, [r1]
 8007e4c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1e5      	bne.n	8007e20 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2220      	movs	r2, #32
 8007e58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e64:	2303      	movs	r3, #3
 8007e66:	e011      	b.n	8007e8c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2220      	movs	r2, #32
 8007e72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3758      	adds	r7, #88	@ 0x58
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	603b      	str	r3, [r7, #0]
 8007ea0:	4613      	mov	r3, r2
 8007ea2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ea4:	e04f      	b.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007eac:	d04b      	beq.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eae:	f7f9 fcb3 	bl	8001818 <HAL_GetTick>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d302      	bcc.n	8007ec4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e04e      	b.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0304 	and.w	r3, r3, #4
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d037      	beq.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2b80      	cmp	r3, #128	@ 0x80
 8007eda:	d034      	beq.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	2b40      	cmp	r3, #64	@ 0x40
 8007ee0:	d031      	beq.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	69db      	ldr	r3, [r3, #28]
 8007ee8:	f003 0308 	and.w	r3, r3, #8
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d110      	bne.n	8007f12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2208      	movs	r2, #8
 8007ef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f000 f838 	bl	8007f6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2208      	movs	r2, #8
 8007f02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	e029      	b.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69db      	ldr	r3, [r3, #28]
 8007f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f20:	d111      	bne.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 f81e 	bl	8007f6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f42:	2303      	movs	r3, #3
 8007f44:	e00f      	b.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	69da      	ldr	r2, [r3, #28]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	4013      	ands	r3, r2
 8007f50:	68ba      	ldr	r2, [r7, #8]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	bf0c      	ite	eq
 8007f56:	2301      	moveq	r3, #1
 8007f58:	2300      	movne	r3, #0
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	79fb      	ldrb	r3, [r7, #7]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d0a0      	beq.n	8007ea6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b095      	sub	sp, #84	@ 0x54
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f94:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f9c:	e841 2300 	strex	r3, r2, [r1]
 8007fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1e6      	bne.n	8007f76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	3308      	adds	r3, #8
 8007fae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	6a3b      	ldr	r3, [r7, #32]
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	f023 0301 	bic.w	r3, r3, #1
 8007fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3308      	adds	r3, #8
 8007fc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e5      	bne.n	8007fa8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d118      	bne.n	8008016 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	e853 3f00 	ldrex	r3, [r3]
 8007ff0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	f023 0310 	bic.w	r3, r3, #16
 8007ff8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008002:	61bb      	str	r3, [r7, #24]
 8008004:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008006:	6979      	ldr	r1, [r7, #20]
 8008008:	69ba      	ldr	r2, [r7, #24]
 800800a:	e841 2300 	strex	r3, r2, [r1]
 800800e:	613b      	str	r3, [r7, #16]
   return(result);
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1e6      	bne.n	8007fe4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2220      	movs	r2, #32
 800801a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800802a:	bf00      	nop
 800802c:	3754      	adds	r7, #84	@ 0x54
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr

08008036 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008036:	b084      	sub	sp, #16
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	f107 001c 	add.w	r0, r7, #28
 8008044:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fa69 	bl	800852c <USB_CoreReset>
 800805a:	4603      	mov	r3, r0
 800805c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800805e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008062:	2b00      	cmp	r3, #0
 8008064:	d106      	bne.n	8008074 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	639a      	str	r2, [r3, #56]	@ 0x38
 8008072:	e005      	b.n	8008080 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008078:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008080:	7bfb      	ldrb	r3, [r7, #15]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800808c:	b004      	add	sp, #16
 800808e:	4770      	bx	lr

08008090 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f023 0201 	bic.w	r2, r3, #1
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr

080080b2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b084      	sub	sp, #16
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	460b      	mov	r3, r1
 80080bc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80080ce:	78fb      	ldrb	r3, [r7, #3]
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d115      	bne.n	8008100 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	68db      	ldr	r3, [r3, #12]
 80080d8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80080e0:	200a      	movs	r0, #10
 80080e2:	f7f9 fba5 	bl	8001830 <HAL_Delay>
      ms += 10U;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	330a      	adds	r3, #10
 80080ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fa0f 	bl	8008510 <USB_GetMode>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d01e      	beq.n	8008136 <USB_SetCurrentMode+0x84>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80080fc:	d9f0      	bls.n	80080e0 <USB_SetCurrentMode+0x2e>
 80080fe:	e01a      	b.n	8008136 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008100:	78fb      	ldrb	r3, [r7, #3]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d115      	bne.n	8008132 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008112:	200a      	movs	r0, #10
 8008114:	f7f9 fb8c 	bl	8001830 <HAL_Delay>
      ms += 10U;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	330a      	adds	r3, #10
 800811c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f9f6 	bl	8008510 <USB_GetMode>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d005      	beq.n	8008136 <USB_SetCurrentMode+0x84>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2bc7      	cmp	r3, #199	@ 0xc7
 800812e:	d9f0      	bls.n	8008112 <USB_SetCurrentMode+0x60>
 8008130:	e001      	b.n	8008136 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	e005      	b.n	8008142 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2bc8      	cmp	r3, #200	@ 0xc8
 800813a:	d101      	bne.n	8008140 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e000      	b.n	8008142 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
	...

0800814c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800814c:	b084      	sub	sp, #16
 800814e:	b580      	push	{r7, lr}
 8008150:	b086      	sub	sp, #24
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
 8008156:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800815a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800815e:	2300      	movs	r3, #0
 8008160:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008166:	2300      	movs	r3, #0
 8008168:	613b      	str	r3, [r7, #16]
 800816a:	e009      	b.n	8008180 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	3340      	adds	r3, #64	@ 0x40
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	4413      	add	r3, r2
 8008176:	2200      	movs	r2, #0
 8008178:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	3301      	adds	r3, #1
 800817e:	613b      	str	r3, [r7, #16]
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	2b0e      	cmp	r3, #14
 8008184:	d9f2      	bls.n	800816c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008186:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800818a:	2b00      	cmp	r3, #0
 800818c:	d11c      	bne.n	80081c8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800819c:	f043 0302 	orr.w	r3, r3, #2
 80081a0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	601a      	str	r2, [r3, #0]
 80081c6:	e005      	b.n	80081d4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081cc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081da:	461a      	mov	r2, r3
 80081dc:	2300      	movs	r3, #0
 80081de:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80081e0:	2103      	movs	r1, #3
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f95a 	bl	800849c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081e8:	2110      	movs	r1, #16
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f8f6 	bl	80083dc <USB_FlushTxFifo>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d001      	beq.n	80081fa <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f920 	bl	8008440 <USB_FlushRxFifo>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008210:	461a      	mov	r2, r3
 8008212:	2300      	movs	r3, #0
 8008214:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800821c:	461a      	mov	r2, r3
 800821e:	2300      	movs	r3, #0
 8008220:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008228:	461a      	mov	r2, r3
 800822a:	2300      	movs	r3, #0
 800822c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800822e:	2300      	movs	r3, #0
 8008230:	613b      	str	r3, [r7, #16]
 8008232:	e043      	b.n	80082bc <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4413      	add	r3, r2
 800823c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008246:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800824a:	d118      	bne.n	800827e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d10a      	bne.n	8008268 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4413      	add	r3, r2
 800825a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800825e:	461a      	mov	r2, r3
 8008260:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	e013      	b.n	8008290 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008274:	461a      	mov	r2, r3
 8008276:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	e008      	b.n	8008290 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	4413      	add	r3, r2
 8008286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800828a:	461a      	mov	r2, r3
 800828c:	2300      	movs	r3, #0
 800828e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	4413      	add	r3, r2
 8008298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800829c:	461a      	mov	r2, r3
 800829e:	2300      	movs	r3, #0
 80082a0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	015a      	lsls	r2, r3, #5
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	4413      	add	r3, r2
 80082aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ae:	461a      	mov	r2, r3
 80082b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80082b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	3301      	adds	r3, #1
 80082ba:	613b      	str	r3, [r7, #16]
 80082bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80082c0:	461a      	mov	r2, r3
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d3b5      	bcc.n	8008234 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082c8:	2300      	movs	r3, #0
 80082ca:	613b      	str	r3, [r7, #16]
 80082cc:	e043      	b.n	8008356 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082e4:	d118      	bne.n	8008318 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f8:	461a      	mov	r2, r3
 80082fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082fe:	6013      	str	r3, [r2, #0]
 8008300:	e013      	b.n	800832a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	015a      	lsls	r2, r3, #5
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	4413      	add	r3, r2
 800830a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800830e:	461a      	mov	r2, r3
 8008310:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008314:	6013      	str	r3, [r2, #0]
 8008316:	e008      	b.n	800832a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	015a      	lsls	r2, r3, #5
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4413      	add	r3, r2
 8008320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008324:	461a      	mov	r2, r3
 8008326:	2300      	movs	r3, #0
 8008328:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	015a      	lsls	r2, r3, #5
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	4413      	add	r3, r2
 8008332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008336:	461a      	mov	r2, r3
 8008338:	2300      	movs	r3, #0
 800833a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	015a      	lsls	r2, r3, #5
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	4413      	add	r3, r2
 8008344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008348:	461a      	mov	r2, r3
 800834a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800834e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	3301      	adds	r3, #1
 8008354:	613b      	str	r3, [r7, #16]
 8008356:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800835a:	461a      	mov	r2, r3
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	4293      	cmp	r3, r2
 8008360:	d3b5      	bcc.n	80082ce <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008374:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008382:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	699b      	ldr	r3, [r3, #24]
 8008388:	f043 0210 	orr.w	r2, r3, #16
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	699a      	ldr	r2, [r3, #24]
 8008394:	4b10      	ldr	r3, [pc, #64]	@ (80083d8 <USB_DevInit+0x28c>)
 8008396:	4313      	orrs	r3, r2
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800839c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d005      	beq.n	80083b0 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	699b      	ldr	r3, [r3, #24]
 80083a8:	f043 0208 	orr.w	r2, r3, #8
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80083b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d107      	bne.n	80083c8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083c0:	f043 0304 	orr.w	r3, r3, #4
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80083c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3718      	adds	r7, #24
 80083ce:	46bd      	mov	sp, r7
 80083d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083d4:	b004      	add	sp, #16
 80083d6:	4770      	bx	lr
 80083d8:	803c3800 	.word	0x803c3800

080083dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80083e6:	2300      	movs	r3, #0
 80083e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3301      	adds	r3, #1
 80083ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083f6:	d901      	bls.n	80083fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e01b      	b.n	8008434 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	691b      	ldr	r3, [r3, #16]
 8008400:	2b00      	cmp	r3, #0
 8008402:	daf2      	bge.n	80083ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008404:	2300      	movs	r3, #0
 8008406:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	019b      	lsls	r3, r3, #6
 800840c:	f043 0220 	orr.w	r2, r3, #32
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3301      	adds	r3, #1
 8008418:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008420:	d901      	bls.n	8008426 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e006      	b.n	8008434 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	f003 0320 	and.w	r3, r3, #32
 800842e:	2b20      	cmp	r3, #32
 8008430:	d0f0      	beq.n	8008414 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008448:	2300      	movs	r3, #0
 800844a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	3301      	adds	r3, #1
 8008450:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008458:	d901      	bls.n	800845e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800845a:	2303      	movs	r3, #3
 800845c:	e018      	b.n	8008490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	2b00      	cmp	r3, #0
 8008464:	daf2      	bge.n	800844c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008466:	2300      	movs	r3, #0
 8008468:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2210      	movs	r2, #16
 800846e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	3301      	adds	r3, #1
 8008474:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800847c:	d901      	bls.n	8008482 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800847e:	2303      	movs	r3, #3
 8008480:	e006      	b.n	8008490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	f003 0310 	and.w	r3, r3, #16
 800848a:	2b10      	cmp	r3, #16
 800848c:	d0f0      	beq.n	8008470 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	460b      	mov	r3, r1
 80084a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	68f9      	ldr	r1, [r7, #12]
 80084b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084bc:	4313      	orrs	r3, r2
 80084be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80084e8:	f023 0303 	bic.w	r3, r3, #3
 80084ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	68fa      	ldr	r2, [r7, #12]
 80084f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084fc:	f043 0302 	orr.w	r3, r3, #2
 8008500:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008502:	2300      	movs	r3, #0
}
 8008504:	4618      	mov	r0, r3
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	f003 0301 	and.w	r3, r3, #1
}
 8008520:	4618      	mov	r0, r3
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008534:	2300      	movs	r3, #0
 8008536:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	3301      	adds	r3, #1
 800853c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008544:	d901      	bls.n	800854a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e01b      	b.n	8008582 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	2b00      	cmp	r3, #0
 8008550:	daf2      	bge.n	8008538 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008552:	2300      	movs	r3, #0
 8008554:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	f043 0201 	orr.w	r2, r3, #1
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	3301      	adds	r3, #1
 8008566:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800856e:	d901      	bls.n	8008574 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	e006      	b.n	8008582 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	f003 0301 	and.w	r3, r3, #1
 800857c:	2b01      	cmp	r3, #1
 800857e:	d0f0      	beq.n	8008562 <USB_CoreReset+0x36>

  return HAL_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3714      	adds	r7, #20
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <spi_send_bytes>:

// ---------------------------------------------------------------------------
// Transfert SPI bas niveau
// ---------------------------------------------------------------------------
int spi_send_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 800858e:	b590      	push	{r4, r7, lr}
 8008590:	b085      	sub	sp, #20
 8008592:	af00      	add	r7, sp, #0
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	607a      	str	r2, [r7, #4]
 800859a:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_transmit || !h->cs_low || !h->cs_high) return 0;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00b      	beq.n	80085ba <spi_send_bytes+0x2c>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	695b      	ldr	r3, [r3, #20]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d007      	beq.n	80085ba <spi_send_bytes+0x2c>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <spi_send_bytes+0x2c>
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d101      	bne.n	80085be <spi_send_bytes+0x30>
 80085ba:	2300      	movs	r3, #0
 80085bc:	e014      	b.n	80085e8 <spi_send_bytes+0x5a>

	h->cs_low(h->user_data);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	6852      	ldr	r2, [r2, #4]
 80085c6:	4610      	mov	r0, r2
 80085c8:	4798      	blx	r3
	h->spi_transmit(tx, rx, len, h->user_data);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	695c      	ldr	r4, [r3, #20]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	887a      	ldrh	r2, [r7, #2]
 80085d4:	6879      	ldr	r1, [r7, #4]
 80085d6:	68b8      	ldr	r0, [r7, #8]
 80085d8:	47a0      	blx	r4
	h->cs_high(h->user_data);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	6852      	ldr	r2, [r2, #4]
 80085e2:	4610      	mov	r0, r2
 80085e4:	4798      	blx	r3
	return 1;
 80085e6:	2301      	movs	r3, #1
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3714      	adds	r7, #20
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd90      	pop	{r4, r7, pc}

080085f0 <spi_recv_bytes>:
int spi_recv_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 80085f0:	b590      	push	{r4, r7, lr}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
 80085fc:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_receive || !h->cs_low || !h->cs_high) return 0;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00b      	beq.n	800861c <spi_recv_bytes+0x2c>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d007      	beq.n	800861c <spi_recv_bytes+0x2c>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <spi_recv_bytes+0x2c>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <spi_recv_bytes+0x30>
 800861c:	2300      	movs	r3, #0
 800861e:	e014      	b.n	800864a <spi_recv_bytes+0x5a>

	h->cs_low(h->user_data);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	6852      	ldr	r2, [r2, #4]
 8008628:	4610      	mov	r0, r2
 800862a:	4798      	blx	r3
	h->spi_receive(tx, rx, len, h->user_data);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	691c      	ldr	r4, [r3, #16]
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	887a      	ldrh	r2, [r7, #2]
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	68b8      	ldr	r0, [r7, #8]
 800863a:	47a0      	blx	r4
	h->cs_high(h->user_data);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	68fa      	ldr	r2, [r7, #12]
 8008642:	6852      	ldr	r2, [r2, #4]
 8008644:	4610      	mov	r0, r2
 8008646:	4798      	blx	r3
	return 1;
 8008648:	2301      	movs	r3, #1
}
 800864a:	4618      	mov	r0, r3
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	bd90      	pop	{r4, r7, pc}
	...

08008654 <mcp23s17_init>:

// ---------------------------------------------------------------------------
// Init
// ---------------------------------------------------------------------------
int mcp23s17_init(mcp23s17_handle_t *h)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b082      	sub	sp, #8
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 800865c:	2200      	movs	r2, #0
 800865e:	2101      	movs	r1, #1
 8008660:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008664:	f7f9 fe0a 	bl	800227c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8008668:	2001      	movs	r0, #1
 800866a:	f7f9 f8e1 	bl	8001830 <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 800866e:	2201      	movs	r2, #1
 8008670:	2180      	movs	r1, #128	@ 0x80
 8008672:	4819      	ldr	r0, [pc, #100]	@ (80086d8 <mcp23s17_init+0x84>)
 8008674:	f7f9 fe02 	bl	800227c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8008678:	2001      	movs	r0, #1
 800867a:	f7f9 f8d9 	bl	8001830 <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 800867e:	2201      	movs	r2, #1
 8008680:	2101      	movs	r1, #1
 8008682:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008686:	f7f9 fdf9 	bl	800227c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800868a:	200a      	movs	r0, #10
 800868c:	f7f9 f8d0 	bl	8001830 <HAL_Delay>

	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 8008690:	22ff      	movs	r2, #255	@ 0xff
 8008692:	2112      	movs	r1, #18
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f821 	bl	80086dc <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 800869a:	22ff      	movs	r2, #255	@ 0xff
 800869c:	2113      	movs	r1, #19
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f81c 	bl	80086dc <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRA, MCP23S17_MODE_OUTPUT);
 80086a4:	2200      	movs	r2, #0
 80086a6:	2100      	movs	r1, #0
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f817 	bl	80086dc <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRB, MCP23S17_MODE_OUTPUT);
 80086ae:	2200      	movs	r2, #0
 80086b0:	2101      	movs	r1, #1
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f812 	bl	80086dc <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xAA);
 80086b8:	22aa      	movs	r2, #170	@ 0xaa
 80086ba:	2112      	movs	r1, #18
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 f80d 	bl	80086dc <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x55);
 80086c2:	2255      	movs	r2, #85	@ 0x55
 80086c4:	2113      	movs	r1, #19
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f808 	bl	80086dc <mcp23s17_write_reg>


	return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3708      	adds	r7, #8
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
 80086d6:	bf00      	nop
 80086d8:	48000400 	.word	0x48000400

080086dc <mcp23s17_write_reg>:

// ---------------------------------------------------------------------------
// Registres
// ---------------------------------------------------------------------------
int mcp23s17_write_reg(mcp23s17_handle_t *h, uint8_t reg, uint8_t value)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b084      	sub	sp, #16
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	460b      	mov	r3, r1
 80086e6:	70fb      	strb	r3, [r7, #3]
 80086e8:	4613      	mov	r3, r2
 80086ea:	70bb      	strb	r3, [r7, #2]
	//	if (!h) return 0;
	//	TAKE_MUTEX(h);

	uint8_t tx[3];
	tx[0]=  MCP23S17_WRITE;
 80086ec:	2340      	movs	r3, #64	@ 0x40
 80086ee:	723b      	strb	r3, [r7, #8]
	tx[1] = reg;
 80086f0:	78fb      	ldrb	r3, [r7, #3]
 80086f2:	727b      	strb	r3, [r7, #9]
	tx[2] = value;
 80086f4:	78bb      	ldrb	r3, [r7, #2]
 80086f6:	72bb      	strb	r3, [r7, #10]
	int ret = spi_send_bytes(h, tx, NULL, 3);
 80086f8:	f107 0108 	add.w	r1, r7, #8
 80086fc:	2303      	movs	r3, #3
 80086fe:	2200      	movs	r2, #0
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7ff ff44 	bl	800858e <spi_send_bytes>
 8008706:	60f8      	str	r0, [r7, #12]

	//	RELEASE_MUTEX(h);
	return ret;
 8008708:	68fb      	ldr	r3, [r7, #12]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3710      	adds	r7, #16
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <mcp23s17_read_reg>:

int mcp23s17_read_reg(mcp23s17_handle_t *h, uint8_t reg)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b084      	sub	sp, #16
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	460b      	mov	r3, r1
 800871c:	70fb      	strb	r3, [r7, #3]
	uint8_t tx[3] = { MCP23S17_READ, reg, 0x00 };
 800871e:	2341      	movs	r3, #65	@ 0x41
 8008720:	733b      	strb	r3, [r7, #12]
 8008722:	78fb      	ldrb	r3, [r7, #3]
 8008724:	737b      	strb	r3, [r7, #13]
 8008726:	2300      	movs	r3, #0
 8008728:	73bb      	strb	r3, [r7, #14]
	uint8_t rx[3];
	spi_recv_bytes(h, tx, rx, 3);
 800872a:	f107 0208 	add.w	r2, r7, #8
 800872e:	f107 010c 	add.w	r1, r7, #12
 8008732:	2303      	movs	r3, #3
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f7ff ff5b 	bl	80085f0 <spi_recv_bytes>

	return rx[3];
 800873a:	7afb      	ldrb	r3, [r7, #11]
}
 800873c:	4618      	mov	r0, r3
 800873e:	3710      	adds	r7, #16
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <mcp23s17_SetAllOFF>:
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0x01);
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x01);
}

void mcp23s17_SetAllOFF(mcp23s17_handle_t *h)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 800874c:	22ff      	movs	r2, #255	@ 0xff
 800874e:	2112      	movs	r1, #18
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f7ff ffc3 	bl	80086dc <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 8008756:	22ff      	movs	r2, #255	@ 0xff
 8008758:	2113      	movs	r1, #19
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff ffbe 	bl	80086dc <mcp23s17_write_reg>
}
 8008760:	bf00      	nop
 8008762:	3708      	adds	r7, #8
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <mcp23s17_SetLed>:

// Allume une LED (0  15)
void mcp23s17_SetLed(mcp23s17_handle_t *h, uint8_t ledIndex)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	460b      	mov	r3, r1
 8008772:	70fb      	strb	r3, [r7, #3]
	if (ledIndex > 15) return;  // Scurit
 8008774:	78fb      	ldrb	r3, [r7, #3]
 8008776:	2b0f      	cmp	r3, #15
 8008778:	d83b      	bhi.n	80087f2 <mcp23s17_SetLed+0x8a>

	uint8_t reg,currentValue;

	if (ledIndex < 8) {
 800877a:	78fb      	ldrb	r3, [r7, #3]
 800877c:	2b07      	cmp	r3, #7
 800877e:	d81a      	bhi.n	80087b6 <mcp23s17_SetLed+0x4e>
		// GPIOA
		reg = MCP23S17_GPIOA;
 8008780:	2312      	movs	r3, #18
 8008782:	73fb      	strb	r3, [r7, #15]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOA);
 8008784:	2112      	movs	r1, #18
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7ff ffc3 	bl	8008712 <mcp23s17_read_reg>
 800878c:	4603      	mov	r3, r0
 800878e:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);   // Mettre  0.
 8008790:	78fb      	ldrb	r3, [r7, #3]
 8008792:	2201      	movs	r2, #1
 8008794:	fa02 f303 	lsl.w	r3, r2, r3
 8008798:	b25b      	sxtb	r3, r3
 800879a:	43db      	mvns	r3, r3
 800879c:	b25a      	sxtb	r2, r3
 800879e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087a2:	4013      	ands	r3, r2
 80087a4:	b25b      	sxtb	r3, r3
 80087a6:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 80087a8:	7bba      	ldrb	r2, [r7, #14]
 80087aa:	7bfb      	ldrb	r3, [r7, #15]
 80087ac:	4619      	mov	r1, r3
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff ff94 	bl	80086dc <mcp23s17_write_reg>
 80087b4:	e01e      	b.n	80087f4 <mcp23s17_SetLed+0x8c>
	}
	else {
		// GPIOB
		reg = MCP23S17_GPIOB;
 80087b6:	2313      	movs	r3, #19
 80087b8:	73fb      	strb	r3, [r7, #15]
		ledIndex -= 8;  // Ramener  0-7
 80087ba:	78fb      	ldrb	r3, [r7, #3]
 80087bc:	3b08      	subs	r3, #8
 80087be:	70fb      	strb	r3, [r7, #3]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOB);
 80087c0:	2113      	movs	r1, #19
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f7ff ffa5 	bl	8008712 <mcp23s17_read_reg>
 80087c8:	4603      	mov	r3, r0
 80087ca:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);
 80087cc:	78fb      	ldrb	r3, [r7, #3]
 80087ce:	2201      	movs	r2, #1
 80087d0:	fa02 f303 	lsl.w	r3, r2, r3
 80087d4:	b25b      	sxtb	r3, r3
 80087d6:	43db      	mvns	r3, r3
 80087d8:	b25a      	sxtb	r2, r3
 80087da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087de:	4013      	ands	r3, r2
 80087e0:	b25b      	sxtb	r3, r3
 80087e2:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 80087e4:	7bba      	ldrb	r2, [r7, #14]
 80087e6:	7bfb      	ldrb	r3, [r7, #15]
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7ff ff76 	bl	80086dc <mcp23s17_write_reg>
 80087f0:	e000      	b.n	80087f4 <mcp23s17_SetLed+0x8c>
	if (ledIndex > 15) return;  // Scurit
 80087f2:	bf00      	nop
	}
}
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80087fa:	b480      	push	{r7}
 80087fc:	b085      	sub	sp, #20
 80087fe:	af00      	add	r7, sp, #0
 8008800:	4603      	mov	r3, r0
 8008802:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008804:	2300      	movs	r3, #0
 8008806:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008808:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800880c:	2b84      	cmp	r3, #132	@ 0x84
 800880e:	d005      	beq.n	800881c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008810:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	4413      	add	r3, r2
 8008818:	3303      	adds	r3, #3
 800881a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800881c:	68fb      	ldr	r3, [r7, #12]
}
 800881e:	4618      	mov	r0, r3
 8008820:	3714      	adds	r7, #20
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800882e:	f000 fbc1 	bl	8008fb4 <vTaskStartScheduler>
  
  return osOK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	bd80      	pop	{r7, pc}

08008838 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800883a:	b089      	sub	sp, #36	@ 0x24
 800883c:	af04      	add	r7, sp, #16
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d020      	beq.n	800888c <osThreadCreate+0x54>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d01c      	beq.n	800888c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685c      	ldr	r4, [r3, #4]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	691e      	ldr	r6, [r3, #16]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008864:	4618      	mov	r0, r3
 8008866:	f7ff ffc8 	bl	80087fa <makeFreeRtosPriority>
 800886a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008874:	9202      	str	r2, [sp, #8]
 8008876:	9301      	str	r3, [sp, #4]
 8008878:	9100      	str	r1, [sp, #0]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	4632      	mov	r2, r6
 800887e:	4629      	mov	r1, r5
 8008880:	4620      	mov	r0, r4
 8008882:	f000 f9b1 	bl	8008be8 <xTaskCreateStatic>
 8008886:	4603      	mov	r3, r0
 8008888:	60fb      	str	r3, [r7, #12]
 800888a:	e01c      	b.n	80088c6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685c      	ldr	r4, [r3, #4]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008898:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7ff ffaa 	bl	80087fa <makeFreeRtosPriority>
 80088a6:	4602      	mov	r2, r0
 80088a8:	f107 030c 	add.w	r3, r7, #12
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	9200      	str	r2, [sp, #0]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	4632      	mov	r2, r6
 80088b4:	4629      	mov	r1, r5
 80088b6:	4620      	mov	r0, r4
 80088b8:	f000 f9f6 	bl	8008ca8 <xTaskCreate>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d001      	beq.n	80088c6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80088c2:	2300      	movs	r3, #0
 80088c4:	e000      	b.n	80088c8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80088c6:	68fb      	ldr	r3, [r7, #12]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3714      	adds	r7, #20
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088d0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <osDelay+0x16>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	e000      	b.n	80088e8 <osDelay+0x18>
 80088e6:	2301      	movs	r3, #1
 80088e8:	4618      	mov	r0, r3
 80088ea:	f000 fb2d 	bl	8008f48 <vTaskDelay>
  
  return osOK;
 80088ee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f103 0208 	add.w	r2, r3, #8
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008910:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f103 0208 	add.w	r2, r3, #8
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f103 0208 	add.w	r2, r3, #8
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008946:	bf00      	nop
 8008948:	370c      	adds	r7, #12
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr

08008952 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008952:	b480      	push	{r7}
 8008954:	b085      	sub	sp, #20
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
 800895a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	683a      	ldr	r2, [r7, #0]
 800897c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	1c5a      	adds	r2, r3, #1
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	601a      	str	r2, [r3, #0]
}
 800898e:	bf00      	nop
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800899a:	b480      	push	{r7}
 800899c:	b085      	sub	sp, #20
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
 80089a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089b0:	d103      	bne.n	80089ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	691b      	ldr	r3, [r3, #16]
 80089b6:	60fb      	str	r3, [r7, #12]
 80089b8:	e00c      	b.n	80089d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	3308      	adds	r3, #8
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	e002      	b.n	80089c8 <vListInsert+0x2e>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d2f6      	bcs.n	80089c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	685a      	ldr	r2, [r3, #4]
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	683a      	ldr	r2, [r7, #0]
 80089e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	683a      	ldr	r2, [r7, #0]
 80089ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	1c5a      	adds	r2, r3, #1
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	601a      	str	r2, [r3, #0]
}
 8008a00:	bf00      	nop
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	6892      	ldr	r2, [r2, #8]
 8008a22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	6852      	ldr	r2, [r2, #4]
 8008a2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d103      	bne.n	8008a40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	689a      	ldr	r2, [r3, #8]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	1e5a      	subs	r2, r3, #1
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d10b      	bne.n	8008a8c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a78:	f383 8811 	msr	BASEPRI, r3
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f3bf 8f4f 	dsb	sy
 8008a84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a86:	bf00      	nop
 8008a88:	bf00      	nop
 8008a8a:	e7fd      	b.n	8008a88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a8c:	f000 ff9c 	bl	80099c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a98:	68f9      	ldr	r1, [r7, #12]
 8008a9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a9c:	fb01 f303 	mul.w	r3, r1, r3
 8008aa0:	441a      	add	r2, r3
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008abc:	3b01      	subs	r3, #1
 8008abe:	68f9      	ldr	r1, [r7, #12]
 8008ac0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008ac2:	fb01 f303 	mul.w	r3, r1, r3
 8008ac6:	441a      	add	r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	22ff      	movs	r2, #255	@ 0xff
 8008ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	22ff      	movs	r2, #255	@ 0xff
 8008ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d114      	bne.n	8008b0c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d01a      	beq.n	8008b20 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	3310      	adds	r3, #16
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 fc94 	bl	800941c <xTaskRemoveFromEventList>
 8008af4:	4603      	mov	r3, r0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d012      	beq.n	8008b20 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008afa:	4b0d      	ldr	r3, [pc, #52]	@ (8008b30 <xQueueGenericReset+0xd0>)
 8008afc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	e009      	b.n	8008b20 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	3310      	adds	r3, #16
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7ff fef1 	bl	80088f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3324      	adds	r3, #36	@ 0x24
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f7ff feec 	bl	80088f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008b20:	f000 ff84 	bl	8009a2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b24:	2301      	movs	r3, #1
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	e000ed04 	.word	0xe000ed04

08008b34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b08a      	sub	sp, #40	@ 0x28
 8008b38:	af02      	add	r7, sp, #8
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10b      	bne.n	8008b60 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b4c:	f383 8811 	msr	BASEPRI, r3
 8008b50:	f3bf 8f6f 	isb	sy
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	613b      	str	r3, [r7, #16]
}
 8008b5a:	bf00      	nop
 8008b5c:	bf00      	nop
 8008b5e:	e7fd      	b.n	8008b5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	fb02 f303 	mul.w	r3, r2, r3
 8008b68:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	3348      	adds	r3, #72	@ 0x48
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f001 f80a 	bl	8009b88 <pvPortMalloc>
 8008b74:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d011      	beq.n	8008ba0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	3348      	adds	r3, #72	@ 0x48
 8008b84:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b8e:	79fa      	ldrb	r2, [r7, #7]
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	4613      	mov	r3, r2
 8008b96:	697a      	ldr	r2, [r7, #20]
 8008b98:	68b9      	ldr	r1, [r7, #8]
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f000 f805 	bl	8008baa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ba0:	69bb      	ldr	r3, [r7, #24]
	}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3720      	adds	r7, #32
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b084      	sub	sp, #16
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	60f8      	str	r0, [r7, #12]
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	607a      	str	r2, [r7, #4]
 8008bb6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d103      	bne.n	8008bc6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	69ba      	ldr	r2, [r7, #24]
 8008bc2:	601a      	str	r2, [r3, #0]
 8008bc4:	e002      	b.n	8008bcc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008bd8:	2101      	movs	r1, #1
 8008bda:	69b8      	ldr	r0, [r7, #24]
 8008bdc:	f7ff ff40 	bl	8008a60 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008be0:	bf00      	nop
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08e      	sub	sp, #56	@ 0x38
 8008bec:	af04      	add	r7, sp, #16
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
 8008bf4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d10b      	bne.n	8008c14 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c00:	f383 8811 	msr	BASEPRI, r3
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	f3bf 8f4f 	dsb	sy
 8008c0c:	623b      	str	r3, [r7, #32]
}
 8008c0e:	bf00      	nop
 8008c10:	bf00      	nop
 8008c12:	e7fd      	b.n	8008c10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	61fb      	str	r3, [r7, #28]
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	e7fd      	b.n	8008c2e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008c32:	23a0      	movs	r3, #160	@ 0xa0
 8008c34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	2ba0      	cmp	r3, #160	@ 0xa0
 8008c3a:	d00b      	beq.n	8008c54 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c40:	f383 8811 	msr	BASEPRI, r3
 8008c44:	f3bf 8f6f 	isb	sy
 8008c48:	f3bf 8f4f 	dsb	sy
 8008c4c:	61bb      	str	r3, [r7, #24]
}
 8008c4e:	bf00      	nop
 8008c50:	bf00      	nop
 8008c52:	e7fd      	b.n	8008c50 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008c54:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01e      	beq.n	8008c9a <xTaskCreateStatic+0xb2>
 8008c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d01b      	beq.n	8008c9a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c64:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c6a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6e:	2202      	movs	r2, #2
 8008c70:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c74:	2300      	movs	r3, #0
 8008c76:	9303      	str	r3, [sp, #12]
 8008c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7a:	9302      	str	r3, [sp, #8]
 8008c7c:	f107 0314 	add.w	r3, r7, #20
 8008c80:	9301      	str	r3, [sp, #4]
 8008c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	68b9      	ldr	r1, [r7, #8]
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 f851 	bl	8008d34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c94:	f000 f8ee 	bl	8008e74 <prvAddNewTaskToReadyList>
 8008c98:	e001      	b.n	8008c9e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c9e:	697b      	ldr	r3, [r7, #20]
	}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3728      	adds	r7, #40	@ 0x28
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08c      	sub	sp, #48	@ 0x30
 8008cac:	af04      	add	r7, sp, #16
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008cb8:	88fb      	ldrh	r3, [r7, #6]
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f000 ff63 	bl	8009b88 <pvPortMalloc>
 8008cc2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00e      	beq.n	8008ce8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008cca:	20a0      	movs	r0, #160	@ 0xa0
 8008ccc:	f000 ff5c 	bl	8009b88 <pvPortMalloc>
 8008cd0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d003      	beq.n	8008ce0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cde:	e005      	b.n	8008cec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008ce0:	6978      	ldr	r0, [r7, #20]
 8008ce2:	f001 f81f 	bl	8009d24 <vPortFree>
 8008ce6:	e001      	b.n	8008cec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d017      	beq.n	8008d22 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008cfa:	88fa      	ldrh	r2, [r7, #6]
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	9303      	str	r3, [sp, #12]
 8008d00:	69fb      	ldr	r3, [r7, #28]
 8008d02:	9302      	str	r3, [sp, #8]
 8008d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	68b9      	ldr	r1, [r7, #8]
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f000 f80f 	bl	8008d34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d16:	69f8      	ldr	r0, [r7, #28]
 8008d18:	f000 f8ac 	bl	8008e74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	61bb      	str	r3, [r7, #24]
 8008d20:	e002      	b.n	8008d28 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008d22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d26:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008d28:	69bb      	ldr	r3, [r7, #24]
	}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3720      	adds	r7, #32
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
	...

08008d34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b088      	sub	sp, #32
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008d4c:	3b01      	subs	r3, #1
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008d54:	69bb      	ldr	r3, [r7, #24]
 8008d56:	f023 0307 	bic.w	r3, r3, #7
 8008d5a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	f003 0307 	and.w	r3, r3, #7
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00b      	beq.n	8008d7e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	617b      	str	r3, [r7, #20]
}
 8008d78:	bf00      	nop
 8008d7a:	bf00      	nop
 8008d7c:	e7fd      	b.n	8008d7a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d01f      	beq.n	8008dc4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d84:	2300      	movs	r3, #0
 8008d86:	61fb      	str	r3, [r7, #28]
 8008d88:	e012      	b.n	8008db0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	4413      	add	r3, r2
 8008d90:	7819      	ldrb	r1, [r3, #0]
 8008d92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	4413      	add	r3, r2
 8008d98:	3334      	adds	r3, #52	@ 0x34
 8008d9a:	460a      	mov	r2, r1
 8008d9c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	4413      	add	r3, r2
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d006      	beq.n	8008db8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	3301      	adds	r3, #1
 8008dae:	61fb      	str	r3, [r7, #28]
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	2b0f      	cmp	r3, #15
 8008db4:	d9e9      	bls.n	8008d8a <prvInitialiseNewTask+0x56>
 8008db6:	e000      	b.n	8008dba <prvInitialiseNewTask+0x86>
			{
				break;
 8008db8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008dc2:	e003      	b.n	8008dcc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dce:	2b06      	cmp	r3, #6
 8008dd0:	d901      	bls.n	8008dd6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008dd2:	2306      	movs	r3, #6
 8008dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dda:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008de0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	2200      	movs	r2, #0
 8008de6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dea:	3304      	adds	r3, #4
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7ff fda3 	bl	8008938 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df4:	3318      	adds	r3, #24
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7ff fd9e 	bl	8008938 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e00:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e04:	f1c3 0207 	rsb	r2, r3, #7
 8008e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e10:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e14:	2200      	movs	r2, #0
 8008e16:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e24:	334c      	adds	r3, #76	@ 0x4c
 8008e26:	224c      	movs	r2, #76	@ 0x4c
 8008e28:	2100      	movs	r1, #0
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f001 fe66 	bl	800aafc <memset>
 8008e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e32:	4a0d      	ldr	r2, [pc, #52]	@ (8008e68 <prvInitialiseNewTask+0x134>)
 8008e34:	651a      	str	r2, [r3, #80]	@ 0x50
 8008e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e38:	4a0c      	ldr	r2, [pc, #48]	@ (8008e6c <prvInitialiseNewTask+0x138>)
 8008e3a:	655a      	str	r2, [r3, #84]	@ 0x54
 8008e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8008e70 <prvInitialiseNewTask+0x13c>)
 8008e40:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008e42:	683a      	ldr	r2, [r7, #0]
 8008e44:	68f9      	ldr	r1, [r7, #12]
 8008e46:	69b8      	ldr	r0, [r7, #24]
 8008e48:	f000 fc8e 	bl	8009768 <pxPortInitialiseStack>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e50:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e5e:	bf00      	nop
 8008e60:	3720      	adds	r7, #32
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	2000de44 	.word	0x2000de44
 8008e6c:	2000deac 	.word	0x2000deac
 8008e70:	2000df14 	.word	0x2000df14

08008e74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e7c:	f000 fda4 	bl	80099c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e80:	4b2a      	ldr	r3, [pc, #168]	@ (8008f2c <prvAddNewTaskToReadyList+0xb8>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3301      	adds	r3, #1
 8008e86:	4a29      	ldr	r2, [pc, #164]	@ (8008f2c <prvAddNewTaskToReadyList+0xb8>)
 8008e88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e8a:	4b29      	ldr	r3, [pc, #164]	@ (8008f30 <prvAddNewTaskToReadyList+0xbc>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d109      	bne.n	8008ea6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e92:	4a27      	ldr	r2, [pc, #156]	@ (8008f30 <prvAddNewTaskToReadyList+0xbc>)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e98:	4b24      	ldr	r3, [pc, #144]	@ (8008f2c <prvAddNewTaskToReadyList+0xb8>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d110      	bne.n	8008ec2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008ea0:	f000 fb38 	bl	8009514 <prvInitialiseTaskLists>
 8008ea4:	e00d      	b.n	8008ec2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008ea6:	4b23      	ldr	r3, [pc, #140]	@ (8008f34 <prvAddNewTaskToReadyList+0xc0>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d109      	bne.n	8008ec2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008eae:	4b20      	ldr	r3, [pc, #128]	@ (8008f30 <prvAddNewTaskToReadyList+0xbc>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d802      	bhi.n	8008ec2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8008f30 <prvAddNewTaskToReadyList+0xbc>)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8008f38 <prvAddNewTaskToReadyList+0xc4>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f38 <prvAddNewTaskToReadyList+0xc4>)
 8008eca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	409a      	lsls	r2, r3
 8008ed4:	4b19      	ldr	r3, [pc, #100]	@ (8008f3c <prvAddNewTaskToReadyList+0xc8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	4a18      	ldr	r2, [pc, #96]	@ (8008f3c <prvAddNewTaskToReadyList+0xc8>)
 8008edc:	6013      	str	r3, [r2, #0]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	009b      	lsls	r3, r3, #2
 8008ee6:	4413      	add	r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	4a15      	ldr	r2, [pc, #84]	@ (8008f40 <prvAddNewTaskToReadyList+0xcc>)
 8008eec:	441a      	add	r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	3304      	adds	r3, #4
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	4610      	mov	r0, r2
 8008ef6:	f7ff fd2c 	bl	8008952 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008efa:	f000 fd97 	bl	8009a2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008efe:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <prvAddNewTaskToReadyList+0xc0>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00e      	beq.n	8008f24 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f06:	4b0a      	ldr	r3, [pc, #40]	@ (8008f30 <prvAddNewTaskToReadyList+0xbc>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d207      	bcs.n	8008f24 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008f14:	4b0b      	ldr	r3, [pc, #44]	@ (8008f44 <prvAddNewTaskToReadyList+0xd0>)
 8008f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f1a:	601a      	str	r2, [r3, #0]
 8008f1c:	f3bf 8f4f 	dsb	sy
 8008f20:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f24:	bf00      	nop
 8008f26:	3708      	adds	r7, #8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	20008fd0 	.word	0x20008fd0
 8008f30:	20008ed0 	.word	0x20008ed0
 8008f34:	20008fdc 	.word	0x20008fdc
 8008f38:	20008fec 	.word	0x20008fec
 8008f3c:	20008fd8 	.word	0x20008fd8
 8008f40:	20008ed4 	.word	0x20008ed4
 8008f44:	e000ed04 	.word	0xe000ed04

08008f48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008f50:	2300      	movs	r3, #0
 8008f52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d018      	beq.n	8008f8c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008f5a:	4b14      	ldr	r3, [pc, #80]	@ (8008fac <vTaskDelay+0x64>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00b      	beq.n	8008f7a <vTaskDelay+0x32>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f66:	f383 8811 	msr	BASEPRI, r3
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	60bb      	str	r3, [r7, #8]
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	e7fd      	b.n	8008f76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008f7a:	f000 f885 	bl	8009088 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f7e:	2100      	movs	r1, #0
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f000 fb8b 	bl	800969c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f86:	f000 f88d 	bl	80090a4 <xTaskResumeAll>
 8008f8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d107      	bne.n	8008fa2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008f92:	4b07      	ldr	r3, [pc, #28]	@ (8008fb0 <vTaskDelay+0x68>)
 8008f94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f98:	601a      	str	r2, [r3, #0]
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008fa2:	bf00      	nop
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	20008ff8 	.word	0x20008ff8
 8008fb0:	e000ed04 	.word	0xe000ed04

08008fb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b08a      	sub	sp, #40	@ 0x28
 8008fb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008fc2:	463a      	mov	r2, r7
 8008fc4:	1d39      	adds	r1, r7, #4
 8008fc6:	f107 0308 	add.w	r3, r7, #8
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7f7 fb0c 	bl	80005e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008fd0:	6839      	ldr	r1, [r7, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	9202      	str	r2, [sp, #8]
 8008fd8:	9301      	str	r3, [sp, #4]
 8008fda:	2300      	movs	r3, #0
 8008fdc:	9300      	str	r3, [sp, #0]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	460a      	mov	r2, r1
 8008fe2:	4921      	ldr	r1, [pc, #132]	@ (8009068 <vTaskStartScheduler+0xb4>)
 8008fe4:	4821      	ldr	r0, [pc, #132]	@ (800906c <vTaskStartScheduler+0xb8>)
 8008fe6:	f7ff fdff 	bl	8008be8 <xTaskCreateStatic>
 8008fea:	4603      	mov	r3, r0
 8008fec:	4a20      	ldr	r2, [pc, #128]	@ (8009070 <vTaskStartScheduler+0xbc>)
 8008fee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8009070 <vTaskStartScheduler+0xbc>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	617b      	str	r3, [r7, #20]
 8008ffc:	e001      	b.n	8009002 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008ffe:	2300      	movs	r3, #0
 8009000:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	2b01      	cmp	r3, #1
 8009006:	d11b      	bne.n	8009040 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	613b      	str	r3, [r7, #16]
}
 800901a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800901c:	4b15      	ldr	r3, [pc, #84]	@ (8009074 <vTaskStartScheduler+0xc0>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	334c      	adds	r3, #76	@ 0x4c
 8009022:	4a15      	ldr	r2, [pc, #84]	@ (8009078 <vTaskStartScheduler+0xc4>)
 8009024:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009026:	4b15      	ldr	r3, [pc, #84]	@ (800907c <vTaskStartScheduler+0xc8>)
 8009028:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800902c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800902e:	4b14      	ldr	r3, [pc, #80]	@ (8009080 <vTaskStartScheduler+0xcc>)
 8009030:	2201      	movs	r2, #1
 8009032:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009034:	4b13      	ldr	r3, [pc, #76]	@ (8009084 <vTaskStartScheduler+0xd0>)
 8009036:	2200      	movs	r2, #0
 8009038:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800903a:	f000 fc21 	bl	8009880 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800903e:	e00f      	b.n	8009060 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009046:	d10b      	bne.n	8009060 <vTaskStartScheduler+0xac>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904c:	f383 8811 	msr	BASEPRI, r3
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	60fb      	str	r3, [r7, #12]
}
 800905a:	bf00      	nop
 800905c:	bf00      	nop
 800905e:	e7fd      	b.n	800905c <vTaskStartScheduler+0xa8>
}
 8009060:	bf00      	nop
 8009062:	3718      	adds	r7, #24
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	0800bb84 	.word	0x0800bb84
 800906c:	080094e5 	.word	0x080094e5
 8009070:	20008ff4 	.word	0x20008ff4
 8009074:	20008ed0 	.word	0x20008ed0
 8009078:	20000380 	.word	0x20000380
 800907c:	20008ff0 	.word	0x20008ff0
 8009080:	20008fdc 	.word	0x20008fdc
 8009084:	20008fd4 	.word	0x20008fd4

08009088 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009088:	b480      	push	{r7}
 800908a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800908c:	4b04      	ldr	r3, [pc, #16]	@ (80090a0 <vTaskSuspendAll+0x18>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	3301      	adds	r3, #1
 8009092:	4a03      	ldr	r2, [pc, #12]	@ (80090a0 <vTaskSuspendAll+0x18>)
 8009094:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009096:	bf00      	nop
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	20008ff8 	.word	0x20008ff8

080090a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80090ae:	2300      	movs	r3, #0
 80090b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80090b2:	4b42      	ldr	r3, [pc, #264]	@ (80091bc <xTaskResumeAll+0x118>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d10b      	bne.n	80090d2 <xTaskResumeAll+0x2e>
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	603b      	str	r3, [r7, #0]
}
 80090cc:	bf00      	nop
 80090ce:	bf00      	nop
 80090d0:	e7fd      	b.n	80090ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80090d2:	f000 fc79 	bl	80099c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80090d6:	4b39      	ldr	r3, [pc, #228]	@ (80091bc <xTaskResumeAll+0x118>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3b01      	subs	r3, #1
 80090dc:	4a37      	ldr	r2, [pc, #220]	@ (80091bc <xTaskResumeAll+0x118>)
 80090de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090e0:	4b36      	ldr	r3, [pc, #216]	@ (80091bc <xTaskResumeAll+0x118>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d161      	bne.n	80091ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80090e8:	4b35      	ldr	r3, [pc, #212]	@ (80091c0 <xTaskResumeAll+0x11c>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d05d      	beq.n	80091ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80090f0:	e02e      	b.n	8009150 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090f2:	4b34      	ldr	r3, [pc, #208]	@ (80091c4 <xTaskResumeAll+0x120>)
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	3318      	adds	r3, #24
 80090fe:	4618      	mov	r0, r3
 8009100:	f7ff fc84 	bl	8008a0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	3304      	adds	r3, #4
 8009108:	4618      	mov	r0, r3
 800910a:	f7ff fc7f 	bl	8008a0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009112:	2201      	movs	r2, #1
 8009114:	409a      	lsls	r2, r3
 8009116:	4b2c      	ldr	r3, [pc, #176]	@ (80091c8 <xTaskResumeAll+0x124>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4313      	orrs	r3, r2
 800911c:	4a2a      	ldr	r2, [pc, #168]	@ (80091c8 <xTaskResumeAll+0x124>)
 800911e:	6013      	str	r3, [r2, #0]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009124:	4613      	mov	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	4a27      	ldr	r2, [pc, #156]	@ (80091cc <xTaskResumeAll+0x128>)
 800912e:	441a      	add	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	3304      	adds	r3, #4
 8009134:	4619      	mov	r1, r3
 8009136:	4610      	mov	r0, r2
 8009138:	f7ff fc0b 	bl	8008952 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009140:	4b23      	ldr	r3, [pc, #140]	@ (80091d0 <xTaskResumeAll+0x12c>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009146:	429a      	cmp	r2, r3
 8009148:	d302      	bcc.n	8009150 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800914a:	4b22      	ldr	r3, [pc, #136]	@ (80091d4 <xTaskResumeAll+0x130>)
 800914c:	2201      	movs	r2, #1
 800914e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009150:	4b1c      	ldr	r3, [pc, #112]	@ (80091c4 <xTaskResumeAll+0x120>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1cc      	bne.n	80090f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d001      	beq.n	8009162 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800915e:	f000 fa7d 	bl	800965c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009162:	4b1d      	ldr	r3, [pc, #116]	@ (80091d8 <xTaskResumeAll+0x134>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d010      	beq.n	8009190 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800916e:	f000 f837 	bl	80091e0 <xTaskIncrementTick>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009178:	4b16      	ldr	r3, [pc, #88]	@ (80091d4 <xTaskResumeAll+0x130>)
 800917a:	2201      	movs	r2, #1
 800917c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	3b01      	subs	r3, #1
 8009182:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1f1      	bne.n	800916e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800918a:	4b13      	ldr	r3, [pc, #76]	@ (80091d8 <xTaskResumeAll+0x134>)
 800918c:	2200      	movs	r2, #0
 800918e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009190:	4b10      	ldr	r3, [pc, #64]	@ (80091d4 <xTaskResumeAll+0x130>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d009      	beq.n	80091ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009198:	2301      	movs	r3, #1
 800919a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800919c:	4b0f      	ldr	r3, [pc, #60]	@ (80091dc <xTaskResumeAll+0x138>)
 800919e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a2:	601a      	str	r2, [r3, #0]
 80091a4:	f3bf 8f4f 	dsb	sy
 80091a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091ac:	f000 fc3e 	bl	8009a2c <vPortExitCritical>

	return xAlreadyYielded;
 80091b0:	68bb      	ldr	r3, [r7, #8]
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3710      	adds	r7, #16
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	20008ff8 	.word	0x20008ff8
 80091c0:	20008fd0 	.word	0x20008fd0
 80091c4:	20008f90 	.word	0x20008f90
 80091c8:	20008fd8 	.word	0x20008fd8
 80091cc:	20008ed4 	.word	0x20008ed4
 80091d0:	20008ed0 	.word	0x20008ed0
 80091d4:	20008fe4 	.word	0x20008fe4
 80091d8:	20008fe0 	.word	0x20008fe0
 80091dc:	e000ed04 	.word	0xe000ed04

080091e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80091e6:	2300      	movs	r3, #0
 80091e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091ea:	4b4f      	ldr	r3, [pc, #316]	@ (8009328 <xTaskIncrementTick+0x148>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f040 808f 	bne.w	8009312 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80091f4:	4b4d      	ldr	r3, [pc, #308]	@ (800932c <xTaskIncrementTick+0x14c>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3301      	adds	r3, #1
 80091fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80091fc:	4a4b      	ldr	r2, [pc, #300]	@ (800932c <xTaskIncrementTick+0x14c>)
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d121      	bne.n	800924c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009208:	4b49      	ldr	r3, [pc, #292]	@ (8009330 <xTaskIncrementTick+0x150>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d00b      	beq.n	800922a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009216:	f383 8811 	msr	BASEPRI, r3
 800921a:	f3bf 8f6f 	isb	sy
 800921e:	f3bf 8f4f 	dsb	sy
 8009222:	603b      	str	r3, [r7, #0]
}
 8009224:	bf00      	nop
 8009226:	bf00      	nop
 8009228:	e7fd      	b.n	8009226 <xTaskIncrementTick+0x46>
 800922a:	4b41      	ldr	r3, [pc, #260]	@ (8009330 <xTaskIncrementTick+0x150>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	60fb      	str	r3, [r7, #12]
 8009230:	4b40      	ldr	r3, [pc, #256]	@ (8009334 <xTaskIncrementTick+0x154>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a3e      	ldr	r2, [pc, #248]	@ (8009330 <xTaskIncrementTick+0x150>)
 8009236:	6013      	str	r3, [r2, #0]
 8009238:	4a3e      	ldr	r2, [pc, #248]	@ (8009334 <xTaskIncrementTick+0x154>)
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	4b3e      	ldr	r3, [pc, #248]	@ (8009338 <xTaskIncrementTick+0x158>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3301      	adds	r3, #1
 8009244:	4a3c      	ldr	r2, [pc, #240]	@ (8009338 <xTaskIncrementTick+0x158>)
 8009246:	6013      	str	r3, [r2, #0]
 8009248:	f000 fa08 	bl	800965c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800924c:	4b3b      	ldr	r3, [pc, #236]	@ (800933c <xTaskIncrementTick+0x15c>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	693a      	ldr	r2, [r7, #16]
 8009252:	429a      	cmp	r2, r3
 8009254:	d348      	bcc.n	80092e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009256:	4b36      	ldr	r3, [pc, #216]	@ (8009330 <xTaskIncrementTick+0x150>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d104      	bne.n	800926a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009260:	4b36      	ldr	r3, [pc, #216]	@ (800933c <xTaskIncrementTick+0x15c>)
 8009262:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009266:	601a      	str	r2, [r3, #0]
					break;
 8009268:	e03e      	b.n	80092e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800926a:	4b31      	ldr	r3, [pc, #196]	@ (8009330 <xTaskIncrementTick+0x150>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68db      	ldr	r3, [r3, #12]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800927a:	693a      	ldr	r2, [r7, #16]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	429a      	cmp	r2, r3
 8009280:	d203      	bcs.n	800928a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009282:	4a2e      	ldr	r2, [pc, #184]	@ (800933c <xTaskIncrementTick+0x15c>)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009288:	e02e      	b.n	80092e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	3304      	adds	r3, #4
 800928e:	4618      	mov	r0, r3
 8009290:	f7ff fbbc 	bl	8008a0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009298:	2b00      	cmp	r3, #0
 800929a:	d004      	beq.n	80092a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	3318      	adds	r3, #24
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7ff fbb3 	bl	8008a0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092aa:	2201      	movs	r2, #1
 80092ac:	409a      	lsls	r2, r3
 80092ae:	4b24      	ldr	r3, [pc, #144]	@ (8009340 <xTaskIncrementTick+0x160>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4313      	orrs	r3, r2
 80092b4:	4a22      	ldr	r2, [pc, #136]	@ (8009340 <xTaskIncrementTick+0x160>)
 80092b6:	6013      	str	r3, [r2, #0]
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092bc:	4613      	mov	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	4413      	add	r3, r2
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	4a1f      	ldr	r2, [pc, #124]	@ (8009344 <xTaskIncrementTick+0x164>)
 80092c6:	441a      	add	r2, r3
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	3304      	adds	r3, #4
 80092cc:	4619      	mov	r1, r3
 80092ce:	4610      	mov	r0, r2
 80092d0:	f7ff fb3f 	bl	8008952 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d8:	4b1b      	ldr	r3, [pc, #108]	@ (8009348 <xTaskIncrementTick+0x168>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092de:	429a      	cmp	r2, r3
 80092e0:	d3b9      	bcc.n	8009256 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80092e2:	2301      	movs	r3, #1
 80092e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092e6:	e7b6      	b.n	8009256 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80092e8:	4b17      	ldr	r3, [pc, #92]	@ (8009348 <xTaskIncrementTick+0x168>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ee:	4915      	ldr	r1, [pc, #84]	@ (8009344 <xTaskIncrementTick+0x164>)
 80092f0:	4613      	mov	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	440b      	add	r3, r1
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d901      	bls.n	8009304 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009300:	2301      	movs	r3, #1
 8009302:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009304:	4b11      	ldr	r3, [pc, #68]	@ (800934c <xTaskIncrementTick+0x16c>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d007      	beq.n	800931c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800930c:	2301      	movs	r3, #1
 800930e:	617b      	str	r3, [r7, #20]
 8009310:	e004      	b.n	800931c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009312:	4b0f      	ldr	r3, [pc, #60]	@ (8009350 <xTaskIncrementTick+0x170>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3301      	adds	r3, #1
 8009318:	4a0d      	ldr	r2, [pc, #52]	@ (8009350 <xTaskIncrementTick+0x170>)
 800931a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800931c:	697b      	ldr	r3, [r7, #20]
}
 800931e:	4618      	mov	r0, r3
 8009320:	3718      	adds	r7, #24
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	20008ff8 	.word	0x20008ff8
 800932c:	20008fd4 	.word	0x20008fd4
 8009330:	20008f88 	.word	0x20008f88
 8009334:	20008f8c 	.word	0x20008f8c
 8009338:	20008fe8 	.word	0x20008fe8
 800933c:	20008ff0 	.word	0x20008ff0
 8009340:	20008fd8 	.word	0x20008fd8
 8009344:	20008ed4 	.word	0x20008ed4
 8009348:	20008ed0 	.word	0x20008ed0
 800934c:	20008fe4 	.word	0x20008fe4
 8009350:	20008fe0 	.word	0x20008fe0

08009354 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009354:	b480      	push	{r7}
 8009356:	b087      	sub	sp, #28
 8009358:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800935a:	4b2a      	ldr	r3, [pc, #168]	@ (8009404 <vTaskSwitchContext+0xb0>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d003      	beq.n	800936a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009362:	4b29      	ldr	r3, [pc, #164]	@ (8009408 <vTaskSwitchContext+0xb4>)
 8009364:	2201      	movs	r2, #1
 8009366:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009368:	e045      	b.n	80093f6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800936a:	4b27      	ldr	r3, [pc, #156]	@ (8009408 <vTaskSwitchContext+0xb4>)
 800936c:	2200      	movs	r2, #0
 800936e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009370:	4b26      	ldr	r3, [pc, #152]	@ (800940c <vTaskSwitchContext+0xb8>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	fab3 f383 	clz	r3, r3
 800937c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800937e:	7afb      	ldrb	r3, [r7, #11]
 8009380:	f1c3 031f 	rsb	r3, r3, #31
 8009384:	617b      	str	r3, [r7, #20]
 8009386:	4922      	ldr	r1, [pc, #136]	@ (8009410 <vTaskSwitchContext+0xbc>)
 8009388:	697a      	ldr	r2, [r7, #20]
 800938a:	4613      	mov	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	440b      	add	r3, r1
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d10b      	bne.n	80093b2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800939a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939e:	f383 8811 	msr	BASEPRI, r3
 80093a2:	f3bf 8f6f 	isb	sy
 80093a6:	f3bf 8f4f 	dsb	sy
 80093aa:	607b      	str	r3, [r7, #4]
}
 80093ac:	bf00      	nop
 80093ae:	bf00      	nop
 80093b0:	e7fd      	b.n	80093ae <vTaskSwitchContext+0x5a>
 80093b2:	697a      	ldr	r2, [r7, #20]
 80093b4:	4613      	mov	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	4a14      	ldr	r2, [pc, #80]	@ (8009410 <vTaskSwitchContext+0xbc>)
 80093be:	4413      	add	r3, r2
 80093c0:	613b      	str	r3, [r7, #16]
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	685a      	ldr	r2, [r3, #4]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	605a      	str	r2, [r3, #4]
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	685a      	ldr	r2, [r3, #4]
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	3308      	adds	r3, #8
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d104      	bne.n	80093e2 <vTaskSwitchContext+0x8e>
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	685a      	ldr	r2, [r3, #4]
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	605a      	str	r2, [r3, #4]
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	4a0a      	ldr	r2, [pc, #40]	@ (8009414 <vTaskSwitchContext+0xc0>)
 80093ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093ec:	4b09      	ldr	r3, [pc, #36]	@ (8009414 <vTaskSwitchContext+0xc0>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	334c      	adds	r3, #76	@ 0x4c
 80093f2:	4a09      	ldr	r2, [pc, #36]	@ (8009418 <vTaskSwitchContext+0xc4>)
 80093f4:	6013      	str	r3, [r2, #0]
}
 80093f6:	bf00      	nop
 80093f8:	371c      	adds	r7, #28
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	20008ff8 	.word	0x20008ff8
 8009408:	20008fe4 	.word	0x20008fe4
 800940c:	20008fd8 	.word	0x20008fd8
 8009410:	20008ed4 	.word	0x20008ed4
 8009414:	20008ed0 	.word	0x20008ed0
 8009418:	20000380 	.word	0x20000380

0800941c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d10b      	bne.n	800944a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009436:	f383 8811 	msr	BASEPRI, r3
 800943a:	f3bf 8f6f 	isb	sy
 800943e:	f3bf 8f4f 	dsb	sy
 8009442:	60fb      	str	r3, [r7, #12]
}
 8009444:	bf00      	nop
 8009446:	bf00      	nop
 8009448:	e7fd      	b.n	8009446 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	3318      	adds	r3, #24
 800944e:	4618      	mov	r0, r3
 8009450:	f7ff fadc 	bl	8008a0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009454:	4b1d      	ldr	r3, [pc, #116]	@ (80094cc <xTaskRemoveFromEventList+0xb0>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d11c      	bne.n	8009496 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	3304      	adds	r3, #4
 8009460:	4618      	mov	r0, r3
 8009462:	f7ff fad3 	bl	8008a0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946a:	2201      	movs	r2, #1
 800946c:	409a      	lsls	r2, r3
 800946e:	4b18      	ldr	r3, [pc, #96]	@ (80094d0 <xTaskRemoveFromEventList+0xb4>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4313      	orrs	r3, r2
 8009474:	4a16      	ldr	r2, [pc, #88]	@ (80094d0 <xTaskRemoveFromEventList+0xb4>)
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800947c:	4613      	mov	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	4413      	add	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4a13      	ldr	r2, [pc, #76]	@ (80094d4 <xTaskRemoveFromEventList+0xb8>)
 8009486:	441a      	add	r2, r3
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	3304      	adds	r3, #4
 800948c:	4619      	mov	r1, r3
 800948e:	4610      	mov	r0, r2
 8009490:	f7ff fa5f 	bl	8008952 <vListInsertEnd>
 8009494:	e005      	b.n	80094a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	3318      	adds	r3, #24
 800949a:	4619      	mov	r1, r3
 800949c:	480e      	ldr	r0, [pc, #56]	@ (80094d8 <xTaskRemoveFromEventList+0xbc>)
 800949e:	f7ff fa58 	bl	8008952 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094a6:	4b0d      	ldr	r3, [pc, #52]	@ (80094dc <xTaskRemoveFromEventList+0xc0>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d905      	bls.n	80094bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80094b0:	2301      	movs	r3, #1
 80094b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80094b4:	4b0a      	ldr	r3, [pc, #40]	@ (80094e0 <xTaskRemoveFromEventList+0xc4>)
 80094b6:	2201      	movs	r2, #1
 80094b8:	601a      	str	r2, [r3, #0]
 80094ba:	e001      	b.n	80094c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80094bc:	2300      	movs	r3, #0
 80094be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80094c0:	697b      	ldr	r3, [r7, #20]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3718      	adds	r7, #24
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	20008ff8 	.word	0x20008ff8
 80094d0:	20008fd8 	.word	0x20008fd8
 80094d4:	20008ed4 	.word	0x20008ed4
 80094d8:	20008f90 	.word	0x20008f90
 80094dc:	20008ed0 	.word	0x20008ed0
 80094e0:	20008fe4 	.word	0x20008fe4

080094e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80094ec:	f000 f852 	bl	8009594 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094f0:	4b06      	ldr	r3, [pc, #24]	@ (800950c <prvIdleTask+0x28>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d9f9      	bls.n	80094ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80094f8:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <prvIdleTask+0x2c>)
 80094fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094fe:	601a      	str	r2, [r3, #0]
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009508:	e7f0      	b.n	80094ec <prvIdleTask+0x8>
 800950a:	bf00      	nop
 800950c:	20008ed4 	.word	0x20008ed4
 8009510:	e000ed04 	.word	0xe000ed04

08009514 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800951a:	2300      	movs	r3, #0
 800951c:	607b      	str	r3, [r7, #4]
 800951e:	e00c      	b.n	800953a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	4613      	mov	r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4413      	add	r3, r2
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	4a12      	ldr	r2, [pc, #72]	@ (8009574 <prvInitialiseTaskLists+0x60>)
 800952c:	4413      	add	r3, r2
 800952e:	4618      	mov	r0, r3
 8009530:	f7ff f9e2 	bl	80088f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	3301      	adds	r3, #1
 8009538:	607b      	str	r3, [r7, #4]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b06      	cmp	r3, #6
 800953e:	d9ef      	bls.n	8009520 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009540:	480d      	ldr	r0, [pc, #52]	@ (8009578 <prvInitialiseTaskLists+0x64>)
 8009542:	f7ff f9d9 	bl	80088f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009546:	480d      	ldr	r0, [pc, #52]	@ (800957c <prvInitialiseTaskLists+0x68>)
 8009548:	f7ff f9d6 	bl	80088f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800954c:	480c      	ldr	r0, [pc, #48]	@ (8009580 <prvInitialiseTaskLists+0x6c>)
 800954e:	f7ff f9d3 	bl	80088f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009552:	480c      	ldr	r0, [pc, #48]	@ (8009584 <prvInitialiseTaskLists+0x70>)
 8009554:	f7ff f9d0 	bl	80088f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009558:	480b      	ldr	r0, [pc, #44]	@ (8009588 <prvInitialiseTaskLists+0x74>)
 800955a:	f7ff f9cd 	bl	80088f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800955e:	4b0b      	ldr	r3, [pc, #44]	@ (800958c <prvInitialiseTaskLists+0x78>)
 8009560:	4a05      	ldr	r2, [pc, #20]	@ (8009578 <prvInitialiseTaskLists+0x64>)
 8009562:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009564:	4b0a      	ldr	r3, [pc, #40]	@ (8009590 <prvInitialiseTaskLists+0x7c>)
 8009566:	4a05      	ldr	r2, [pc, #20]	@ (800957c <prvInitialiseTaskLists+0x68>)
 8009568:	601a      	str	r2, [r3, #0]
}
 800956a:	bf00      	nop
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	20008ed4 	.word	0x20008ed4
 8009578:	20008f60 	.word	0x20008f60
 800957c:	20008f74 	.word	0x20008f74
 8009580:	20008f90 	.word	0x20008f90
 8009584:	20008fa4 	.word	0x20008fa4
 8009588:	20008fbc 	.word	0x20008fbc
 800958c:	20008f88 	.word	0x20008f88
 8009590:	20008f8c 	.word	0x20008f8c

08009594 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800959a:	e019      	b.n	80095d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800959c:	f000 fa14 	bl	80099c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095a0:	4b10      	ldr	r3, [pc, #64]	@ (80095e4 <prvCheckTasksWaitingTermination+0x50>)
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	3304      	adds	r3, #4
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7ff fa2d 	bl	8008a0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80095b2:	4b0d      	ldr	r3, [pc, #52]	@ (80095e8 <prvCheckTasksWaitingTermination+0x54>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3b01      	subs	r3, #1
 80095b8:	4a0b      	ldr	r2, [pc, #44]	@ (80095e8 <prvCheckTasksWaitingTermination+0x54>)
 80095ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80095bc:	4b0b      	ldr	r3, [pc, #44]	@ (80095ec <prvCheckTasksWaitingTermination+0x58>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	3b01      	subs	r3, #1
 80095c2:	4a0a      	ldr	r2, [pc, #40]	@ (80095ec <prvCheckTasksWaitingTermination+0x58>)
 80095c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095c6:	f000 fa31 	bl	8009a2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f810 	bl	80095f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095d0:	4b06      	ldr	r3, [pc, #24]	@ (80095ec <prvCheckTasksWaitingTermination+0x58>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1e1      	bne.n	800959c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20008fa4 	.word	0x20008fa4
 80095e8:	20008fd0 	.word	0x20008fd0
 80095ec:	20008fb8 	.word	0x20008fb8

080095f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	334c      	adds	r3, #76	@ 0x4c
 80095fc:	4618      	mov	r0, r3
 80095fe:	f001 fa95 	bl	800ab2c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009608:	2b00      	cmp	r3, #0
 800960a:	d108      	bne.n	800961e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009610:	4618      	mov	r0, r3
 8009612:	f000 fb87 	bl	8009d24 <vPortFree>
				vPortFree( pxTCB );
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 fb84 	bl	8009d24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800961c:	e019      	b.n	8009652 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009624:	2b01      	cmp	r3, #1
 8009626:	d103      	bne.n	8009630 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 fb7b 	bl	8009d24 <vPortFree>
	}
 800962e:	e010      	b.n	8009652 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009636:	2b02      	cmp	r3, #2
 8009638:	d00b      	beq.n	8009652 <prvDeleteTCB+0x62>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963e:	f383 8811 	msr	BASEPRI, r3
 8009642:	f3bf 8f6f 	isb	sy
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	60fb      	str	r3, [r7, #12]
}
 800964c:	bf00      	nop
 800964e:	bf00      	nop
 8009650:	e7fd      	b.n	800964e <prvDeleteTCB+0x5e>
	}
 8009652:	bf00      	nop
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
	...

0800965c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009662:	4b0c      	ldr	r3, [pc, #48]	@ (8009694 <prvResetNextTaskUnblockTime+0x38>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d104      	bne.n	8009676 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800966c:	4b0a      	ldr	r3, [pc, #40]	@ (8009698 <prvResetNextTaskUnblockTime+0x3c>)
 800966e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009672:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009674:	e008      	b.n	8009688 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009676:	4b07      	ldr	r3, [pc, #28]	@ (8009694 <prvResetNextTaskUnblockTime+0x38>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	4a04      	ldr	r2, [pc, #16]	@ (8009698 <prvResetNextTaskUnblockTime+0x3c>)
 8009686:	6013      	str	r3, [r2, #0]
}
 8009688:	bf00      	nop
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	20008f88 	.word	0x20008f88
 8009698:	20008ff0 	.word	0x20008ff0

0800969c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80096a6:	4b29      	ldr	r3, [pc, #164]	@ (800974c <prvAddCurrentTaskToDelayedList+0xb0>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096ac:	4b28      	ldr	r3, [pc, #160]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	3304      	adds	r3, #4
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7ff f9aa 	bl	8008a0c <uxListRemove>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d10b      	bne.n	80096d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80096be:	4b24      	ldr	r3, [pc, #144]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c4:	2201      	movs	r2, #1
 80096c6:	fa02 f303 	lsl.w	r3, r2, r3
 80096ca:	43da      	mvns	r2, r3
 80096cc:	4b21      	ldr	r3, [pc, #132]	@ (8009754 <prvAddCurrentTaskToDelayedList+0xb8>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4013      	ands	r3, r2
 80096d2:	4a20      	ldr	r2, [pc, #128]	@ (8009754 <prvAddCurrentTaskToDelayedList+0xb8>)
 80096d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096dc:	d10a      	bne.n	80096f4 <prvAddCurrentTaskToDelayedList+0x58>
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d007      	beq.n	80096f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	3304      	adds	r3, #4
 80096ea:	4619      	mov	r1, r3
 80096ec:	481a      	ldr	r0, [pc, #104]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xbc>)
 80096ee:	f7ff f930 	bl	8008952 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80096f2:	e026      	b.n	8009742 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4413      	add	r3, r2
 80096fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80096fc:	4b14      	ldr	r3, [pc, #80]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68ba      	ldr	r2, [r7, #8]
 8009702:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	429a      	cmp	r2, r3
 800970a:	d209      	bcs.n	8009720 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800970c:	4b13      	ldr	r3, [pc, #76]	@ (800975c <prvAddCurrentTaskToDelayedList+0xc0>)
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	4b0f      	ldr	r3, [pc, #60]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	3304      	adds	r3, #4
 8009716:	4619      	mov	r1, r3
 8009718:	4610      	mov	r0, r2
 800971a:	f7ff f93e 	bl	800899a <vListInsert>
}
 800971e:	e010      	b.n	8009742 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009720:	4b0f      	ldr	r3, [pc, #60]	@ (8009760 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	4b0a      	ldr	r3, [pc, #40]	@ (8009750 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3304      	adds	r3, #4
 800972a:	4619      	mov	r1, r3
 800972c:	4610      	mov	r0, r2
 800972e:	f7ff f934 	bl	800899a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009732:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68ba      	ldr	r2, [r7, #8]
 8009738:	429a      	cmp	r2, r3
 800973a:	d202      	bcs.n	8009742 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800973c:	4a09      	ldr	r2, [pc, #36]	@ (8009764 <prvAddCurrentTaskToDelayedList+0xc8>)
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	6013      	str	r3, [r2, #0]
}
 8009742:	bf00      	nop
 8009744:	3710      	adds	r7, #16
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	20008fd4 	.word	0x20008fd4
 8009750:	20008ed0 	.word	0x20008ed0
 8009754:	20008fd8 	.word	0x20008fd8
 8009758:	20008fbc 	.word	0x20008fbc
 800975c:	20008f8c 	.word	0x20008f8c
 8009760:	20008f88 	.word	0x20008f88
 8009764:	20008ff0 	.word	0x20008ff0

08009768 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009768:	b480      	push	{r7}
 800976a:	b085      	sub	sp, #20
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3b04      	subs	r3, #4
 8009778:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009780:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3b04      	subs	r3, #4
 8009786:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	f023 0201 	bic.w	r2, r3, #1
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	3b04      	subs	r3, #4
 8009796:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009798:	4a0c      	ldr	r2, [pc, #48]	@ (80097cc <pxPortInitialiseStack+0x64>)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3b14      	subs	r3, #20
 80097a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	3b04      	subs	r3, #4
 80097ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f06f 0202 	mvn.w	r2, #2
 80097b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	3b20      	subs	r3, #32
 80097bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80097be:	68fb      	ldr	r3, [r7, #12]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3714      	adds	r7, #20
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr
 80097cc:	080097d1 	.word	0x080097d1

080097d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80097d0:	b480      	push	{r7}
 80097d2:	b085      	sub	sp, #20
 80097d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80097d6:	2300      	movs	r3, #0
 80097d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80097da:	4b13      	ldr	r3, [pc, #76]	@ (8009828 <prvTaskExitError+0x58>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097e2:	d00b      	beq.n	80097fc <prvTaskExitError+0x2c>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	60fb      	str	r3, [r7, #12]
}
 80097f6:	bf00      	nop
 80097f8:	bf00      	nop
 80097fa:	e7fd      	b.n	80097f8 <prvTaskExitError+0x28>
	__asm volatile
 80097fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009800:	f383 8811 	msr	BASEPRI, r3
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	60bb      	str	r3, [r7, #8]
}
 800980e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009810:	bf00      	nop
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0fc      	beq.n	8009812 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009818:	bf00      	nop
 800981a:	bf00      	nop
 800981c:	3714      	adds	r7, #20
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	20000370 	.word	0x20000370
 800982c:	00000000 	.word	0x00000000

08009830 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009830:	4b07      	ldr	r3, [pc, #28]	@ (8009850 <pxCurrentTCBConst2>)
 8009832:	6819      	ldr	r1, [r3, #0]
 8009834:	6808      	ldr	r0, [r1, #0]
 8009836:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800983a:	f380 8809 	msr	PSP, r0
 800983e:	f3bf 8f6f 	isb	sy
 8009842:	f04f 0000 	mov.w	r0, #0
 8009846:	f380 8811 	msr	BASEPRI, r0
 800984a:	4770      	bx	lr
 800984c:	f3af 8000 	nop.w

08009850 <pxCurrentTCBConst2>:
 8009850:	20008ed0 	.word	0x20008ed0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009854:	bf00      	nop
 8009856:	bf00      	nop

08009858 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009858:	4808      	ldr	r0, [pc, #32]	@ (800987c <prvPortStartFirstTask+0x24>)
 800985a:	6800      	ldr	r0, [r0, #0]
 800985c:	6800      	ldr	r0, [r0, #0]
 800985e:	f380 8808 	msr	MSP, r0
 8009862:	f04f 0000 	mov.w	r0, #0
 8009866:	f380 8814 	msr	CONTROL, r0
 800986a:	b662      	cpsie	i
 800986c:	b661      	cpsie	f
 800986e:	f3bf 8f4f 	dsb	sy
 8009872:	f3bf 8f6f 	isb	sy
 8009876:	df00      	svc	0
 8009878:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800987a:	bf00      	nop
 800987c:	e000ed08 	.word	0xe000ed08

08009880 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b086      	sub	sp, #24
 8009884:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009886:	4b47      	ldr	r3, [pc, #284]	@ (80099a4 <xPortStartScheduler+0x124>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a47      	ldr	r2, [pc, #284]	@ (80099a8 <xPortStartScheduler+0x128>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d10b      	bne.n	80098a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009894:	f383 8811 	msr	BASEPRI, r3
 8009898:	f3bf 8f6f 	isb	sy
 800989c:	f3bf 8f4f 	dsb	sy
 80098a0:	60fb      	str	r3, [r7, #12]
}
 80098a2:	bf00      	nop
 80098a4:	bf00      	nop
 80098a6:	e7fd      	b.n	80098a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80098a8:	4b3e      	ldr	r3, [pc, #248]	@ (80099a4 <xPortStartScheduler+0x124>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a3f      	ldr	r2, [pc, #252]	@ (80099ac <xPortStartScheduler+0x12c>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d10b      	bne.n	80098ca <xPortStartScheduler+0x4a>
	__asm volatile
 80098b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b6:	f383 8811 	msr	BASEPRI, r3
 80098ba:	f3bf 8f6f 	isb	sy
 80098be:	f3bf 8f4f 	dsb	sy
 80098c2:	613b      	str	r3, [r7, #16]
}
 80098c4:	bf00      	nop
 80098c6:	bf00      	nop
 80098c8:	e7fd      	b.n	80098c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80098ca:	4b39      	ldr	r3, [pc, #228]	@ (80099b0 <xPortStartScheduler+0x130>)
 80098cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	22ff      	movs	r2, #255	@ 0xff
 80098da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80098e4:	78fb      	ldrb	r3, [r7, #3]
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	4b31      	ldr	r3, [pc, #196]	@ (80099b4 <xPortStartScheduler+0x134>)
 80098f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80098f2:	4b31      	ldr	r3, [pc, #196]	@ (80099b8 <xPortStartScheduler+0x138>)
 80098f4:	2207      	movs	r2, #7
 80098f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80098f8:	e009      	b.n	800990e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80098fa:	4b2f      	ldr	r3, [pc, #188]	@ (80099b8 <xPortStartScheduler+0x138>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	3b01      	subs	r3, #1
 8009900:	4a2d      	ldr	r2, [pc, #180]	@ (80099b8 <xPortStartScheduler+0x138>)
 8009902:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009904:	78fb      	ldrb	r3, [r7, #3]
 8009906:	b2db      	uxtb	r3, r3
 8009908:	005b      	lsls	r3, r3, #1
 800990a:	b2db      	uxtb	r3, r3
 800990c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800990e:	78fb      	ldrb	r3, [r7, #3]
 8009910:	b2db      	uxtb	r3, r3
 8009912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009916:	2b80      	cmp	r3, #128	@ 0x80
 8009918:	d0ef      	beq.n	80098fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800991a:	4b27      	ldr	r3, [pc, #156]	@ (80099b8 <xPortStartScheduler+0x138>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f1c3 0307 	rsb	r3, r3, #7
 8009922:	2b04      	cmp	r3, #4
 8009924:	d00b      	beq.n	800993e <xPortStartScheduler+0xbe>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	60bb      	str	r3, [r7, #8]
}
 8009938:	bf00      	nop
 800993a:	bf00      	nop
 800993c:	e7fd      	b.n	800993a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800993e:	4b1e      	ldr	r3, [pc, #120]	@ (80099b8 <xPortStartScheduler+0x138>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	021b      	lsls	r3, r3, #8
 8009944:	4a1c      	ldr	r2, [pc, #112]	@ (80099b8 <xPortStartScheduler+0x138>)
 8009946:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009948:	4b1b      	ldr	r3, [pc, #108]	@ (80099b8 <xPortStartScheduler+0x138>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009950:	4a19      	ldr	r2, [pc, #100]	@ (80099b8 <xPortStartScheduler+0x138>)
 8009952:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	b2da      	uxtb	r2, r3
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800995c:	4b17      	ldr	r3, [pc, #92]	@ (80099bc <xPortStartScheduler+0x13c>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a16      	ldr	r2, [pc, #88]	@ (80099bc <xPortStartScheduler+0x13c>)
 8009962:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009966:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009968:	4b14      	ldr	r3, [pc, #80]	@ (80099bc <xPortStartScheduler+0x13c>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a13      	ldr	r2, [pc, #76]	@ (80099bc <xPortStartScheduler+0x13c>)
 800996e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009972:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009974:	f000 f8da 	bl	8009b2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009978:	4b11      	ldr	r3, [pc, #68]	@ (80099c0 <xPortStartScheduler+0x140>)
 800997a:	2200      	movs	r2, #0
 800997c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800997e:	f000 f8f9 	bl	8009b74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009982:	4b10      	ldr	r3, [pc, #64]	@ (80099c4 <xPortStartScheduler+0x144>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a0f      	ldr	r2, [pc, #60]	@ (80099c4 <xPortStartScheduler+0x144>)
 8009988:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800998c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800998e:	f7ff ff63 	bl	8009858 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009992:	f7ff fcdf 	bl	8009354 <vTaskSwitchContext>
	prvTaskExitError();
 8009996:	f7ff ff1b 	bl	80097d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	3718      	adds	r7, #24
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}
 80099a4:	e000ed00 	.word	0xe000ed00
 80099a8:	410fc271 	.word	0x410fc271
 80099ac:	410fc270 	.word	0x410fc270
 80099b0:	e000e400 	.word	0xe000e400
 80099b4:	20008ffc 	.word	0x20008ffc
 80099b8:	20009000 	.word	0x20009000
 80099bc:	e000ed20 	.word	0xe000ed20
 80099c0:	20000370 	.word	0x20000370
 80099c4:	e000ef34 	.word	0xe000ef34

080099c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
	__asm volatile
 80099ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	607b      	str	r3, [r7, #4]
}
 80099e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80099e2:	4b10      	ldr	r3, [pc, #64]	@ (8009a24 <vPortEnterCritical+0x5c>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	3301      	adds	r3, #1
 80099e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009a24 <vPortEnterCritical+0x5c>)
 80099ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80099ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009a24 <vPortEnterCritical+0x5c>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d110      	bne.n	8009a16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80099f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a28 <vPortEnterCritical+0x60>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00b      	beq.n	8009a16 <vPortEnterCritical+0x4e>
	__asm volatile
 80099fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a02:	f383 8811 	msr	BASEPRI, r3
 8009a06:	f3bf 8f6f 	isb	sy
 8009a0a:	f3bf 8f4f 	dsb	sy
 8009a0e:	603b      	str	r3, [r7, #0]
}
 8009a10:	bf00      	nop
 8009a12:	bf00      	nop
 8009a14:	e7fd      	b.n	8009a12 <vPortEnterCritical+0x4a>
	}
}
 8009a16:	bf00      	nop
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	20000370 	.word	0x20000370
 8009a28:	e000ed04 	.word	0xe000ed04

08009a2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009a32:	4b12      	ldr	r3, [pc, #72]	@ (8009a7c <vPortExitCritical+0x50>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d10b      	bne.n	8009a52 <vPortExitCritical+0x26>
	__asm volatile
 8009a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3e:	f383 8811 	msr	BASEPRI, r3
 8009a42:	f3bf 8f6f 	isb	sy
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	607b      	str	r3, [r7, #4]
}
 8009a4c:	bf00      	nop
 8009a4e:	bf00      	nop
 8009a50:	e7fd      	b.n	8009a4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009a52:	4b0a      	ldr	r3, [pc, #40]	@ (8009a7c <vPortExitCritical+0x50>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3b01      	subs	r3, #1
 8009a58:	4a08      	ldr	r2, [pc, #32]	@ (8009a7c <vPortExitCritical+0x50>)
 8009a5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009a5c:	4b07      	ldr	r3, [pc, #28]	@ (8009a7c <vPortExitCritical+0x50>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d105      	bne.n	8009a70 <vPortExitCritical+0x44>
 8009a64:	2300      	movs	r3, #0
 8009a66:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr
 8009a7c:	20000370 	.word	0x20000370

08009a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009a80:	f3ef 8009 	mrs	r0, PSP
 8009a84:	f3bf 8f6f 	isb	sy
 8009a88:	4b15      	ldr	r3, [pc, #84]	@ (8009ae0 <pxCurrentTCBConst>)
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	f01e 0f10 	tst.w	lr, #16
 8009a90:	bf08      	it	eq
 8009a92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009a96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9a:	6010      	str	r0, [r2, #0]
 8009a9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009aa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009aa4:	f380 8811 	msr	BASEPRI, r0
 8009aa8:	f3bf 8f4f 	dsb	sy
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f7ff fc50 	bl	8009354 <vTaskSwitchContext>
 8009ab4:	f04f 0000 	mov.w	r0, #0
 8009ab8:	f380 8811 	msr	BASEPRI, r0
 8009abc:	bc09      	pop	{r0, r3}
 8009abe:	6819      	ldr	r1, [r3, #0]
 8009ac0:	6808      	ldr	r0, [r1, #0]
 8009ac2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac6:	f01e 0f10 	tst.w	lr, #16
 8009aca:	bf08      	it	eq
 8009acc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ad0:	f380 8809 	msr	PSP, r0
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	f3af 8000 	nop.w

08009ae0 <pxCurrentTCBConst>:
 8009ae0:	20008ed0 	.word	0x20008ed0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009ae4:	bf00      	nop
 8009ae6:	bf00      	nop

08009ae8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
	__asm volatile
 8009aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	607b      	str	r3, [r7, #4]
}
 8009b00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009b02:	f7ff fb6d 	bl	80091e0 <xTaskIncrementTick>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d003      	beq.n	8009b14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009b0c:	4b06      	ldr	r3, [pc, #24]	@ (8009b28 <SysTick_Handler+0x40>)
 8009b0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	2300      	movs	r3, #0
 8009b16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	f383 8811 	msr	BASEPRI, r3
}
 8009b1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009b20:	bf00      	nop
 8009b22:	3708      	adds	r7, #8
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	e000ed04 	.word	0xe000ed04

08009b2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009b30:	4b0b      	ldr	r3, [pc, #44]	@ (8009b60 <vPortSetupTimerInterrupt+0x34>)
 8009b32:	2200      	movs	r2, #0
 8009b34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009b36:	4b0b      	ldr	r3, [pc, #44]	@ (8009b64 <vPortSetupTimerInterrupt+0x38>)
 8009b38:	2200      	movs	r2, #0
 8009b3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b68 <vPortSetupTimerInterrupt+0x3c>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a0a      	ldr	r2, [pc, #40]	@ (8009b6c <vPortSetupTimerInterrupt+0x40>)
 8009b42:	fba2 2303 	umull	r2, r3, r2, r3
 8009b46:	099b      	lsrs	r3, r3, #6
 8009b48:	4a09      	ldr	r2, [pc, #36]	@ (8009b70 <vPortSetupTimerInterrupt+0x44>)
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009b4e:	4b04      	ldr	r3, [pc, #16]	@ (8009b60 <vPortSetupTimerInterrupt+0x34>)
 8009b50:	2207      	movs	r2, #7
 8009b52:	601a      	str	r2, [r3, #0]
}
 8009b54:	bf00      	nop
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	e000e010 	.word	0xe000e010
 8009b64:	e000e018 	.word	0xe000e018
 8009b68:	20000364 	.word	0x20000364
 8009b6c:	10624dd3 	.word	0x10624dd3
 8009b70:	e000e014 	.word	0xe000e014

08009b74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009b74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009b84 <vPortEnableVFP+0x10>
 8009b78:	6801      	ldr	r1, [r0, #0]
 8009b7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009b7e:	6001      	str	r1, [r0, #0]
 8009b80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009b82:	bf00      	nop
 8009b84:	e000ed88 	.word	0xe000ed88

08009b88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b08a      	sub	sp, #40	@ 0x28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009b94:	f7ff fa78 	bl	8009088 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009b98:	4b5c      	ldr	r3, [pc, #368]	@ (8009d0c <pvPortMalloc+0x184>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d101      	bne.n	8009ba4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009ba0:	f000 f924 	bl	8009dec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ba4:	4b5a      	ldr	r3, [pc, #360]	@ (8009d10 <pvPortMalloc+0x188>)
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4013      	ands	r3, r2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f040 8095 	bne.w	8009cdc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d01e      	beq.n	8009bf6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009bb8:	2208      	movs	r2, #8
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f003 0307 	and.w	r3, r3, #7
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d015      	beq.n	8009bf6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f023 0307 	bic.w	r3, r3, #7
 8009bd0:	3308      	adds	r3, #8
 8009bd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f003 0307 	and.w	r3, r3, #7
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00b      	beq.n	8009bf6 <pvPortMalloc+0x6e>
	__asm volatile
 8009bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be2:	f383 8811 	msr	BASEPRI, r3
 8009be6:	f3bf 8f6f 	isb	sy
 8009bea:	f3bf 8f4f 	dsb	sy
 8009bee:	617b      	str	r3, [r7, #20]
}
 8009bf0:	bf00      	nop
 8009bf2:	bf00      	nop
 8009bf4:	e7fd      	b.n	8009bf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d06f      	beq.n	8009cdc <pvPortMalloc+0x154>
 8009bfc:	4b45      	ldr	r3, [pc, #276]	@ (8009d14 <pvPortMalloc+0x18c>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d86a      	bhi.n	8009cdc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009c06:	4b44      	ldr	r3, [pc, #272]	@ (8009d18 <pvPortMalloc+0x190>)
 8009c08:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009c0a:	4b43      	ldr	r3, [pc, #268]	@ (8009d18 <pvPortMalloc+0x190>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c10:	e004      	b.n	8009c1c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c14:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d903      	bls.n	8009c2e <pvPortMalloc+0xa6>
 8009c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1f1      	bne.n	8009c12 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009c2e:	4b37      	ldr	r3, [pc, #220]	@ (8009d0c <pvPortMalloc+0x184>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d051      	beq.n	8009cdc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2208      	movs	r2, #8
 8009c3e:	4413      	add	r3, r2
 8009c40:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	6a3b      	ldr	r3, [r7, #32]
 8009c48:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4c:	685a      	ldr	r2, [r3, #4]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	1ad2      	subs	r2, r2, r3
 8009c52:	2308      	movs	r3, #8
 8009c54:	005b      	lsls	r3, r3, #1
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d920      	bls.n	8009c9c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	4413      	add	r3, r2
 8009c60:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c62:	69bb      	ldr	r3, [r7, #24]
 8009c64:	f003 0307 	and.w	r3, r3, #7
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00b      	beq.n	8009c84 <pvPortMalloc+0xfc>
	__asm volatile
 8009c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c70:	f383 8811 	msr	BASEPRI, r3
 8009c74:	f3bf 8f6f 	isb	sy
 8009c78:	f3bf 8f4f 	dsb	sy
 8009c7c:	613b      	str	r3, [r7, #16]
}
 8009c7e:	bf00      	nop
 8009c80:	bf00      	nop
 8009c82:	e7fd      	b.n	8009c80 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c86:	685a      	ldr	r2, [r3, #4]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	1ad2      	subs	r2, r2, r3
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009c96:	69b8      	ldr	r0, [r7, #24]
 8009c98:	f000 f90a 	bl	8009eb0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009d14 <pvPortMalloc+0x18c>)
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	1ad3      	subs	r3, r2, r3
 8009ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8009d14 <pvPortMalloc+0x18c>)
 8009ca8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009caa:	4b1a      	ldr	r3, [pc, #104]	@ (8009d14 <pvPortMalloc+0x18c>)
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	4b1b      	ldr	r3, [pc, #108]	@ (8009d1c <pvPortMalloc+0x194>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d203      	bcs.n	8009cbe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009cb6:	4b17      	ldr	r3, [pc, #92]	@ (8009d14 <pvPortMalloc+0x18c>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a18      	ldr	r2, [pc, #96]	@ (8009d1c <pvPortMalloc+0x194>)
 8009cbc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc0:	685a      	ldr	r2, [r3, #4]
 8009cc2:	4b13      	ldr	r3, [pc, #76]	@ (8009d10 <pvPortMalloc+0x188>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	431a      	orrs	r2, r3
 8009cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cce:	2200      	movs	r2, #0
 8009cd0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009cd2:	4b13      	ldr	r3, [pc, #76]	@ (8009d20 <pvPortMalloc+0x198>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	4a11      	ldr	r2, [pc, #68]	@ (8009d20 <pvPortMalloc+0x198>)
 8009cda:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009cdc:	f7ff f9e2 	bl	80090a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ce0:	69fb      	ldr	r3, [r7, #28]
 8009ce2:	f003 0307 	and.w	r3, r3, #7
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d00b      	beq.n	8009d02 <pvPortMalloc+0x17a>
	__asm volatile
 8009cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cee:	f383 8811 	msr	BASEPRI, r3
 8009cf2:	f3bf 8f6f 	isb	sy
 8009cf6:	f3bf 8f4f 	dsb	sy
 8009cfa:	60fb      	str	r3, [r7, #12]
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	e7fd      	b.n	8009cfe <pvPortMalloc+0x176>
	return pvReturn;
 8009d02:	69fb      	ldr	r3, [r7, #28]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3728      	adds	r7, #40	@ 0x28
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}
 8009d0c:	2000de2c 	.word	0x2000de2c
 8009d10:	2000de40 	.word	0x2000de40
 8009d14:	2000de30 	.word	0x2000de30
 8009d18:	2000de24 	.word	0x2000de24
 8009d1c:	2000de34 	.word	0x2000de34
 8009d20:	2000de38 	.word	0x2000de38

08009d24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d04f      	beq.n	8009dd6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009d36:	2308      	movs	r3, #8
 8009d38:	425b      	negs	r3, r3
 8009d3a:	697a      	ldr	r2, [r7, #20]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	685a      	ldr	r2, [r3, #4]
 8009d48:	4b25      	ldr	r3, [pc, #148]	@ (8009de0 <vPortFree+0xbc>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4013      	ands	r3, r2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d10b      	bne.n	8009d6a <vPortFree+0x46>
	__asm volatile
 8009d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d56:	f383 8811 	msr	BASEPRI, r3
 8009d5a:	f3bf 8f6f 	isb	sy
 8009d5e:	f3bf 8f4f 	dsb	sy
 8009d62:	60fb      	str	r3, [r7, #12]
}
 8009d64:	bf00      	nop
 8009d66:	bf00      	nop
 8009d68:	e7fd      	b.n	8009d66 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d00b      	beq.n	8009d8a <vPortFree+0x66>
	__asm volatile
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	f383 8811 	msr	BASEPRI, r3
 8009d7a:	f3bf 8f6f 	isb	sy
 8009d7e:	f3bf 8f4f 	dsb	sy
 8009d82:	60bb      	str	r3, [r7, #8]
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop
 8009d88:	e7fd      	b.n	8009d86 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	685a      	ldr	r2, [r3, #4]
 8009d8e:	4b14      	ldr	r3, [pc, #80]	@ (8009de0 <vPortFree+0xbc>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4013      	ands	r3, r2
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d01e      	beq.n	8009dd6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d11a      	bne.n	8009dd6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	685a      	ldr	r2, [r3, #4]
 8009da4:	4b0e      	ldr	r3, [pc, #56]	@ (8009de0 <vPortFree+0xbc>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	43db      	mvns	r3, r3
 8009daa:	401a      	ands	r2, r3
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009db0:	f7ff f96a 	bl	8009088 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	4b0a      	ldr	r3, [pc, #40]	@ (8009de4 <vPortFree+0xc0>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	4a09      	ldr	r2, [pc, #36]	@ (8009de4 <vPortFree+0xc0>)
 8009dc0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009dc2:	6938      	ldr	r0, [r7, #16]
 8009dc4:	f000 f874 	bl	8009eb0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009dc8:	4b07      	ldr	r3, [pc, #28]	@ (8009de8 <vPortFree+0xc4>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3301      	adds	r3, #1
 8009dce:	4a06      	ldr	r2, [pc, #24]	@ (8009de8 <vPortFree+0xc4>)
 8009dd0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009dd2:	f7ff f967 	bl	80090a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009dd6:	bf00      	nop
 8009dd8:	3718      	adds	r7, #24
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	2000de40 	.word	0x2000de40
 8009de4:	2000de30 	.word	0x2000de30
 8009de8:	2000de3c 	.word	0x2000de3c

08009dec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009dec:	b480      	push	{r7}
 8009dee:	b085      	sub	sp, #20
 8009df0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009df2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8009df6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009df8:	4b27      	ldr	r3, [pc, #156]	@ (8009e98 <prvHeapInit+0xac>)
 8009dfa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f003 0307 	and.w	r3, r3, #7
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00c      	beq.n	8009e20 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	3307      	adds	r3, #7
 8009e0a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f023 0307 	bic.w	r3, r3, #7
 8009e12:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009e14:	68ba      	ldr	r2, [r7, #8]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8009e98 <prvHeapInit+0xac>)
 8009e1c:	4413      	add	r3, r2
 8009e1e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009e24:	4a1d      	ldr	r2, [pc, #116]	@ (8009e9c <prvHeapInit+0xb0>)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8009e9c <prvHeapInit+0xb0>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	4413      	add	r3, r2
 8009e36:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009e38:	2208      	movs	r2, #8
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	1a9b      	subs	r3, r3, r2
 8009e3e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f023 0307 	bic.w	r3, r3, #7
 8009e46:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	4a15      	ldr	r2, [pc, #84]	@ (8009ea0 <prvHeapInit+0xb4>)
 8009e4c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009e4e:	4b14      	ldr	r3, [pc, #80]	@ (8009ea0 <prvHeapInit+0xb4>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2200      	movs	r2, #0
 8009e54:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009e56:	4b12      	ldr	r3, [pc, #72]	@ (8009ea0 <prvHeapInit+0xb4>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	68fa      	ldr	r2, [r7, #12]
 8009e66:	1ad2      	subs	r2, r2, r3
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ea0 <prvHeapInit+0xb4>)
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	4a0a      	ldr	r2, [pc, #40]	@ (8009ea4 <prvHeapInit+0xb8>)
 8009e7a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	4a09      	ldr	r2, [pc, #36]	@ (8009ea8 <prvHeapInit+0xbc>)
 8009e82:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009e84:	4b09      	ldr	r3, [pc, #36]	@ (8009eac <prvHeapInit+0xc0>)
 8009e86:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009e8a:	601a      	str	r2, [r3, #0]
}
 8009e8c:	bf00      	nop
 8009e8e:	3714      	adds	r7, #20
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	20009004 	.word	0x20009004
 8009e9c:	2000de24 	.word	0x2000de24
 8009ea0:	2000de2c 	.word	0x2000de2c
 8009ea4:	2000de34 	.word	0x2000de34
 8009ea8:	2000de30 	.word	0x2000de30
 8009eac:	2000de40 	.word	0x2000de40

08009eb0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b085      	sub	sp, #20
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009eb8:	4b28      	ldr	r3, [pc, #160]	@ (8009f5c <prvInsertBlockIntoFreeList+0xac>)
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	e002      	b.n	8009ec4 <prvInsertBlockIntoFreeList+0x14>
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	60fb      	str	r3, [r7, #12]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d8f7      	bhi.n	8009ebe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	68ba      	ldr	r2, [r7, #8]
 8009ed8:	4413      	add	r3, r2
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d108      	bne.n	8009ef2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	441a      	add	r2, r3
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	441a      	add	r2, r3
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d118      	bne.n	8009f38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	4b15      	ldr	r3, [pc, #84]	@ (8009f60 <prvInsertBlockIntoFreeList+0xb0>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d00d      	beq.n	8009f2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	685a      	ldr	r2, [r3, #4]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	441a      	add	r2, r3
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	601a      	str	r2, [r3, #0]
 8009f2c:	e008      	b.n	8009f40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8009f60 <prvInsertBlockIntoFreeList+0xb0>)
 8009f30:	681a      	ldr	r2, [r3, #0]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	601a      	str	r2, [r3, #0]
 8009f36:	e003      	b.n	8009f40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d002      	beq.n	8009f4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f4e:	bf00      	nop
 8009f50:	3714      	adds	r7, #20
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr
 8009f5a:	bf00      	nop
 8009f5c:	2000de24 	.word	0x2000de24
 8009f60:	2000de2c 	.word	0x2000de2c

08009f64 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b08a      	sub	sp, #40	@ 0x28
 8009f68:	af04      	add	r7, sp, #16
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	607a      	str	r2, [r7, #4]
 8009f70:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	6818      	ldr	r0, [r3, #0]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8899      	ldrh	r1, [r3, #4]
 8009f7a:	897a      	ldrh	r2, [r7, #10]
 8009f7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009f80:	9302      	str	r3, [sp, #8]
 8009f82:	2302      	movs	r3, #2
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	f107 0314 	add.w	r3, r7, #20
 8009f8a:	9300      	str	r3, [sp, #0]
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	f7f8 fb57 	bl	8002640 <HAL_I2C_Mem_Read>
 8009f92:	4603      	mov	r3, r0
 8009f94:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 8009f96:	7d3b      	ldrb	r3, [r7, #20]
 8009f98:	b21b      	sxth	r3, r3
 8009f9a:	021b      	lsls	r3, r3, #8
 8009f9c:	b21a      	sxth	r2, r3
 8009f9e:	7d7b      	ldrb	r3, [r7, #21]
 8009fa0:	b21b      	sxth	r3, r3
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	b21b      	sxth	r3, r3
 8009fa6:	b29a      	uxth	r2, r3
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	801a      	strh	r2, [r3, #0]

	return ret;
 8009fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3718      	adds	r7, #24
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b088      	sub	sp, #32
 8009fba:	af04      	add	r7, sp, #16
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	460b      	mov	r3, r1
 8009fc0:	807b      	strh	r3, [r7, #2]
 8009fc2:	4613      	mov	r3, r2
 8009fc4:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 8009fc6:	883b      	ldrh	r3, [r7, #0]
 8009fc8:	0a1b      	lsrs	r3, r3, #8
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 8009fd0:	883b      	ldrh	r3, [r7, #0]
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6818      	ldr	r0, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	8899      	ldrh	r1, [r3, #4]
 8009fde:	887a      	ldrh	r2, [r7, #2]
 8009fe0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009fe4:	9302      	str	r3, [sp, #8]
 8009fe6:	2302      	movs	r3, #2
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	f107 030c 	add.w	r3, r7, #12
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	2302      	movs	r3, #2
 8009ff2:	f7f8 fa11 	bl	8002418 <HAL_I2C_Mem_Write>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3710      	adds	r7, #16
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	460b      	mov	r3, r1
 800a00e:	807b      	strh	r3, [r7, #2]
 800a010:	4613      	mov	r3, r2
 800a012:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800a014:	f107 020c 	add.w	r2, r7, #12
 800a018:	887b      	ldrh	r3, [r7, #2]
 800a01a:	4619      	mov	r1, r3
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f7ff ffa1 	bl	8009f64 <sgtl5000_i2c_read_register>
 800a022:	4603      	mov	r3, r0
 800a024:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800a026:	7bfb      	ldrb	r3, [r7, #15]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d001      	beq.n	800a030 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 800a02c:	7bfb      	ldrb	r3, [r7, #15]
 800a02e:	e00d      	b.n	800a04c <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 800a030:	89ba      	ldrh	r2, [r7, #12]
 800a032:	883b      	ldrh	r3, [r7, #0]
 800a034:	4313      	orrs	r3, r2
 800a036:	b29b      	uxth	r3, r3
 800a038:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800a03a:	89ba      	ldrh	r2, [r7, #12]
 800a03c:	887b      	ldrh	r3, [r7, #2]
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7ff ffb8 	bl	8009fb6 <sgtl5000_i2c_write_register>
 800a046:	4603      	mov	r3, r0
 800a048:	73fb      	strb	r3, [r7, #15]
	return ret;
 800a04a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b084      	sub	sp, #16
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	807b      	strh	r3, [r7, #2]
 800a060:	4613      	mov	r3, r2
 800a062:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800a064:	f107 020c 	add.w	r2, r7, #12
 800a068:	887b      	ldrh	r3, [r7, #2]
 800a06a:	4619      	mov	r1, r3
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f7ff ff79 	bl	8009f64 <sgtl5000_i2c_read_register>
 800a072:	4603      	mov	r3, r0
 800a074:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800a076:	7bfb      	ldrb	r3, [r7, #15]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d001      	beq.n	800a080 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 800a07c:	7bfb      	ldrb	r3, [r7, #15]
 800a07e:	e012      	b.n	800a0a6 <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 800a080:	f9b7 3000 	ldrsh.w	r3, [r7]
 800a084:	43db      	mvns	r3, r3
 800a086:	b21a      	sxth	r2, r3
 800a088:	89bb      	ldrh	r3, [r7, #12]
 800a08a:	b21b      	sxth	r3, r3
 800a08c:	4013      	ands	r3, r2
 800a08e:	b21b      	sxth	r3, r3
 800a090:	b29b      	uxth	r3, r3
 800a092:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800a094:	89ba      	ldrh	r2, [r7, #12]
 800a096:	887b      	ldrh	r3, [r7, #2]
 800a098:	4619      	mov	r1, r3
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f7ff ff8b 	bl	8009fb6 <sgtl5000_i2c_write_register>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	73fb      	strb	r3, [r7, #15]
	return ret;
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
	...

0800a0b0 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 800a0bc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a0c0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800a0c2:	89bb      	ldrh	r3, [r7, #12]
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	2130      	movs	r1, #48	@ 0x30
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7ff ffc3 	bl	800a054 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 800a0ce:	2360      	movs	r3, #96	@ 0x60
 800a0d0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 800a0d2:	89bb      	ldrh	r3, [r7, #12]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	2126      	movs	r1, #38	@ 0x26
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f7ff ff93 	bl	800a004 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 800a0de:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800a0e2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 800a0e4:	89bb      	ldrh	r3, [r7, #12]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	2128      	movs	r1, #40	@ 0x28
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f7ff ff63 	bl	8009fb6 <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 800a0f0:	f240 331e 	movw	r3, #798	@ 0x31e
 800a0f4:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 800a0f6:	89bb      	ldrh	r3, [r7, #12]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	212c      	movs	r1, #44	@ 0x2c
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f7ff ff5a 	bl	8009fb6 <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 800a102:	f241 1306 	movw	r3, #4358	@ 0x1106
 800a106:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 800a108:	89bb      	ldrh	r3, [r7, #12]
 800a10a:	461a      	mov	r2, r3
 800a10c:	213c      	movs	r1, #60	@ 0x3c
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff ff51 	bl	8009fb6 <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 800a114:	2304      	movs	r3, #4
 800a116:	81bb      	strh	r3, [r7, #12]
//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 800a118:	89bb      	ldrh	r3, [r7, #12]
 800a11a:	461a      	mov	r2, r3
 800a11c:	2124      	movs	r1, #36	@ 0x24
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f7ff ff49 	bl	8009fb6 <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 800a124:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 800a128:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800a12a:	89bb      	ldrh	r3, [r7, #12]
 800a12c:	461a      	mov	r2, r3
 800a12e:	2130      	movs	r1, #48	@ 0x30
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f7ff ff40 	bl	8009fb6 <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 800a136:	2373      	movs	r3, #115	@ 0x73
 800a138:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800a13a:	89bb      	ldrh	r3, [r7, #12]
 800a13c:	461a      	mov	r2, r3
 800a13e:	2102      	movs	r1, #2
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f7ff ff38 	bl	8009fb6 <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 800a146:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a14a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800a14c:	89bb      	ldrh	r3, [r7, #12]
 800a14e:	461a      	mov	r2, r3
 800a150:	212e      	movs	r1, #46	@ 0x2e
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7ff ff2f 	bl	8009fb6 <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 800a158:	2304      	movs	r3, #4
 800a15a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 800a15c:	89bb      	ldrh	r3, [r7, #12]
 800a15e:	461a      	mov	r2, r3
 800a160:	2104      	movs	r1, #4
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f7ff ff27 	bl	8009fb6 <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 800a168:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800a16c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 800a16e:	89bb      	ldrh	r3, [r7, #12]
 800a170:	461a      	mov	r2, r3
 800a172:	2106      	movs	r1, #6
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f7ff ff1e 	bl	8009fb6 <sgtl5000_i2c_write_register>
	// Laissons tout par dfaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 800a17a:	2300      	movs	r3, #0
 800a17c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 800a17e:	89bb      	ldrh	r3, [r7, #12]
 800a180:	461a      	mov	r2, r3
 800a182:	210e      	movs	r1, #14
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f7ff ff16 	bl	8009fb6 <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 800a18a:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 800a18e:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 800a190:	89bb      	ldrh	r3, [r7, #12]
 800a192:	461a      	mov	r2, r3
 800a194:	2110      	movs	r1, #16
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7ff ff0d 	bl	8009fb6 <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 800a19c:	f240 2351 	movw	r3, #593	@ 0x251
 800a1a0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 800a1a2:	89bb      	ldrh	r3, [r7, #12]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	212a      	movs	r1, #42	@ 0x2a
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f7ff ff04 	bl	8009fb6 <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	uint16_t reg = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	817b      	strh	r3, [r7, #10]
		sgtl5000_i2c_read_register(h_sgtl5000, register_map[0], &reg);
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	f107 030a 	add.w	r3, r7, #10
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7ff fed2 	bl	8009f64 <sgtl5000_i2c_read_register>
		if(ret == HAL_OK){
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d105      	bne.n	800a1d2 <sgtl5000_init+0x122>
			printf("CHIP_ID = 0x%04X\r\n", reg);
 800a1c6:	897b      	ldrh	r3, [r7, #10]
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4806      	ldr	r0, [pc, #24]	@ (800a1e4 <sgtl5000_init+0x134>)
 800a1cc:	f000 fb18 	bl	800a800 <iprintf>
 800a1d0:	e002      	b.n	800a1d8 <sgtl5000_init+0x128>
		}
		else{
			printf("Erreur lecture CHIP ID \r\n");
 800a1d2:	4805      	ldr	r0, [pc, #20]	@ (800a1e8 <sgtl5000_init+0x138>)
 800a1d4:	f000 fb7c 	bl	800a8d0 <puts>
		}

	return ret;
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	0800bb8c 	.word	0x0800bb8c
 800a1e8:	0800bba0 	.word	0x0800bba0

0800a1ec <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu' reception de caractre
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	f107 020f 	add.w	r2, r7, #15
 800a1fc:	2101      	movs	r1, #1
 800a1fe:	4610      	mov	r0, r2
 800a200:	4798      	blx	r3

	return c;
 800a202:	7bfb      	ldrb	r3, [r7, #15]
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	60f8      	str	r0, [r7, #12]
 800a214:	60b9      	str	r1, [r7, #8]
 800a216:	4613      	mov	r3, r2
 800a218:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	88fa      	ldrh	r2, [r7, #6]
 800a220:	4611      	mov	r1, r2
 800a222:	68b8      	ldr	r0, [r7, #8]
 800a224:	4798      	blx	r3
	return size;
 800a226:	88fb      	ldrh	r3, [r7, #6]
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800a230:	b590      	push	{r4, r7, lr}
 800a232:	b089      	sub	sp, #36	@ 0x24
 800a234:	af02      	add	r7, sp, #8
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a23c:	2300      	movs	r3, #0
 800a23e:	617b      	str	r3, [r7, #20]
 800a240:	e028      	b.n	800a294 <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a248:	68f9      	ldr	r1, [r7, #12]
 800a24a:	697a      	ldr	r2, [r7, #20]
 800a24c:	4613      	mov	r3, r2
 800a24e:	005b      	lsls	r3, r3, #1
 800a250:	4413      	add	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	440b      	add	r3, r1
 800a256:	3314      	adds	r3, #20
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	461c      	mov	r4, r3
 800a25c:	68f9      	ldr	r1, [r7, #12]
 800a25e:	697a      	ldr	r2, [r7, #20]
 800a260:	4613      	mov	r3, r2
 800a262:	005b      	lsls	r3, r3, #1
 800a264:	4413      	add	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	440b      	add	r3, r1
 800a26a:	331c      	adds	r3, #28
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	4623      	mov	r3, r4
 800a272:	4a0d      	ldr	r2, [pc, #52]	@ (800a2a8 <sh_help+0x78>)
 800a274:	2128      	movs	r1, #40	@ 0x28
 800a276:	f000 fb33 	bl	800a8e0 <sniprintf>
 800a27a:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	b292      	uxth	r2, r2
 800a286:	4619      	mov	r1, r3
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f7ff ffbf 	bl	800a20c <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	3301      	adds	r3, #1
 800a292:	617b      	str	r3, [r7, #20]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	691b      	ldr	r3, [r3, #16]
 800a298:	697a      	ldr	r2, [r7, #20]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	dbd1      	blt.n	800a242 <sh_help+0x12>
	}

	return 0;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	371c      	adds	r7, #28
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd90      	pop	{r4, r7, pc}
 800a2a8:	0800bbbc 	.word	0x0800bbbc

0800a2ac <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
	int size = 0;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60fb      	str	r3, [r7, #12]

	// Cration du smaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 800a2b8:	2203      	movs	r2, #3
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	2001      	movs	r0, #1
 800a2be:	f7fe fc39 	bl	8008b34 <xQueueGenericCreate>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Miss Shella w0.2 =====\r\n");
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a2d4:	4a0c      	ldr	r2, [pc, #48]	@ (800a308 <shell_init+0x5c>)
 800a2d6:	2128      	movs	r1, #40	@ 0x28
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f000 fb01 	bl	800a8e0 <sniprintf>
 800a2de:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a2e6:	68fa      	ldr	r2, [r7, #12]
 800a2e8:	b292      	uxth	r2, r2
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f7ff ff8d 	bl	800a20c <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800a2f2:	4b06      	ldr	r3, [pc, #24]	@ (800a30c <shell_init+0x60>)
 800a2f4:	4a06      	ldr	r2, [pc, #24]	@ (800a310 <shell_init+0x64>)
 800a2f6:	2168      	movs	r1, #104	@ 0x68
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 f80b 	bl	800a314 <shell_add>
}
 800a2fe:	bf00      	nop
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	0800bbc8 	.word	0x0800bbc8
 800a30c:	0800bbec 	.word	0x0800bbec
 800a310:	0800a231 	.word	0x0800a231

0800a314 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	60f8      	str	r0, [r7, #12]
 800a31c:	607a      	str	r2, [r7, #4]
 800a31e:	603b      	str	r3, [r7, #0]
 800a320:	460b      	mov	r3, r1
 800a322:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	2b3f      	cmp	r3, #63	@ 0x3f
 800a32a:	dc27      	bgt.n	800a37c <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	691a      	ldr	r2, [r3, #16]
 800a330:	68f9      	ldr	r1, [r7, #12]
 800a332:	4613      	mov	r3, r2
 800a334:	005b      	lsls	r3, r3, #1
 800a336:	4413      	add	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	440b      	add	r3, r1
 800a33c:	3314      	adds	r3, #20
 800a33e:	7afa      	ldrb	r2, [r7, #11]
 800a340:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	691a      	ldr	r2, [r3, #16]
 800a346:	68f9      	ldr	r1, [r7, #12]
 800a348:	4613      	mov	r3, r2
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	4413      	add	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	440b      	add	r3, r1
 800a352:	3318      	adds	r3, #24
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	691a      	ldr	r2, [r3, #16]
 800a35c:	68f9      	ldr	r1, [r7, #12]
 800a35e:	4613      	mov	r3, r2
 800a360:	005b      	lsls	r3, r3, #1
 800a362:	4413      	add	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	440b      	add	r3, r1
 800a368:	331c      	adds	r3, #28
 800a36a:	683a      	ldr	r2, [r7, #0]
 800a36c:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	691b      	ldr	r3, [r3, #16]
 800a372:	1c5a      	adds	r2, r3, #1
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	611a      	str	r2, [r3, #16]
		return 0;
 800a378:	2300      	movs	r3, #0
 800a37a:	e001      	b.n	800a380 <shell_add+0x6c>
	}

	return -1;
 800a37c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a380:	4618      	mov	r0, r3
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b090      	sub	sp, #64	@ 0x40
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	781b      	ldrb	r3, [r3, #0]
 800a39a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a39e:	2300      	movs	r3, #0
 800a3a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3a2:	e041      	b.n	800a428 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 800a3a4:	6879      	ldr	r1, [r7, #4]
 800a3a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a3a8:	4613      	mov	r3, r2
 800a3aa:	005b      	lsls	r3, r3, #1
 800a3ac:	4413      	add	r3, r2
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	440b      	add	r3, r1
 800a3b2:	3314      	adds	r3, #20
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d131      	bne.n	800a422 <shell_exec+0x96>
			argc = 1;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3ca:	e013      	b.n	800a3f4 <shell_exec+0x68>
				if(*p == ' ') {
 800a3cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	2b20      	cmp	r3, #32
 800a3d2:	d10c      	bne.n	800a3ee <shell_exec+0x62>
					*p = '\0';
 800a3d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800a3da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3dc:	1c5a      	adds	r2, r3, #1
 800a3de:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a3e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3e2:	3201      	adds	r2, #1
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	3340      	adds	r3, #64	@ 0x40
 800a3e8:	443b      	add	r3, r7
 800a3ea:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a3ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d002      	beq.n	800a402 <shell_exec+0x76>
 800a3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3fe:	2b07      	cmp	r3, #7
 800a400:	dde4      	ble.n	800a3cc <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800a402:	6879      	ldr	r1, [r7, #4]
 800a404:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a406:	4613      	mov	r3, r2
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	4413      	add	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	440b      	add	r3, r1
 800a410:	3318      	adds	r3, #24
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f107 020c 	add.w	r2, r7, #12
 800a418:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	4798      	blx	r3
 800a41e:	4603      	mov	r3, r0
 800a420:	e01c      	b.n	800a45c <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a424:	3301      	adds	r3, #1
 800a426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	691b      	ldr	r3, [r3, #16]
 800a42c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a42e:	429a      	cmp	r2, r3
 800a430:	dbb8      	blt.n	800a3a4 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a438:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a43c:	4a09      	ldr	r2, [pc, #36]	@ (800a464 <shell_exec+0xd8>)
 800a43e:	2128      	movs	r1, #40	@ 0x28
 800a440:	f000 fa4e 	bl	800a8e0 <sniprintf>
 800a444:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a44c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a44e:	b292      	uxth	r2, r2
 800a450:	4619      	mov	r1, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f7ff feda 	bl	800a20c <uart_write>
	return -1;
 800a458:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3740      	adds	r7, #64	@ 0x40
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	0800bbf4 	.word	0x0800bbf4

0800a468 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 800a468:	b580      	push	{r7, lr}
 800a46a:	b086      	sub	sp, #24
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800a470:	2300      	movs	r3, #0
 800a472:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800a474:	2300      	movs	r3, #0
 800a476:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 800a478:	2202      	movs	r2, #2
 800a47a:	4938      	ldr	r1, [pc, #224]	@ (800a55c <shell_run+0xf4>)
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f7ff fec5 	bl	800a20c <uart_write>
		reading = 1;
 800a482:	2301      	movs	r3, #1
 800a484:	617b      	str	r3, [r7, #20]

		while(reading) {
 800a486:	e05d      	b.n	800a544 <shell_run+0xdc>
			char c = uart_read(h_shell);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f7ff feaf 	bl	800a1ec <uart_read>
 800a48e:	4603      	mov	r3, r0
 800a490:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800a492:	7afb      	ldrb	r3, [r7, #11]
 800a494:	2b08      	cmp	r3, #8
 800a496:	d034      	beq.n	800a502 <shell_run+0x9a>
 800a498:	2b0d      	cmp	r3, #13
 800a49a:	d13e      	bne.n	800a51a <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a4a2:	4a2f      	ldr	r2, [pc, #188]	@ (800a560 <shell_run+0xf8>)
 800a4a4:	2128      	movs	r1, #40	@ 0x28
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 fa1a 	bl	800a8e0 <sniprintf>
 800a4ac:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	b292      	uxth	r2, r2
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f7ff fea6 	bl	800a20c <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	1c5a      	adds	r2, r3, #1
 800a4c4:	613a      	str	r2, [r7, #16]
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800a4dc:	4a21      	ldr	r2, [pc, #132]	@ (800a564 <shell_run+0xfc>)
 800a4de:	2128      	movs	r1, #40	@ 0x28
 800a4e0:	f000 f9fe 	bl	800a8e0 <sniprintf>
 800a4e4:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	b292      	uxth	r2, r2
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7ff fe8a 	bl	800a20c <uart_write>
				reading = 0;        //exit read loop
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	613b      	str	r3, [r7, #16]
				break;
 800a500:	e020      	b.n	800a544 <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	2b00      	cmp	r3, #0
 800a506:	dd1c      	ble.n	800a542 <shell_run+0xda>
					pos--;          //remove it in buffer
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	3b01      	subs	r3, #1
 800a50c:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 800a50e:	2203      	movs	r2, #3
 800a510:	4915      	ldr	r1, [pc, #84]	@ (800a568 <shell_run+0x100>)
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7ff fe7a 	bl	800a20c <uart_write>
				}
				break;
 800a518:	e013      	b.n	800a542 <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE-1) {
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	2b26      	cmp	r3, #38	@ 0x26
 800a51e:	dc11      	bgt.n	800a544 <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 800a520:	f107 030b 	add.w	r3, r7, #11
 800a524:	2201      	movs	r2, #1
 800a526:	4619      	mov	r1, r3
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f7ff fe6f 	bl	800a20c <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	1c5a      	adds	r2, r3, #1
 800a532:	613a      	str	r2, [r7, #16]
 800a534:	7af9      	ldrb	r1, [r7, #11]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	4413      	add	r3, r2
 800a53a:	460a      	mov	r2, r1
 800a53c:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 800a540:	e000      	b.n	800a544 <shell_run+0xdc>
				break;
 800a542:	bf00      	nop
		while(reading) {
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d19e      	bne.n	800a488 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800a550:	4619      	mov	r1, r3
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7ff ff1a 	bl	800a38c <shell_exec>
		uart_write(h_shell, "> ", 2);
 800a558:	e78e      	b.n	800a478 <shell_run+0x10>
 800a55a:	bf00      	nop
 800a55c:	0800bc0c 	.word	0x0800bc0c
 800a560:	0800bc10 	.word	0x0800bc10
 800a564:	0800bc14 	.word	0x0800bc14
 800a568:	0800bc1c 	.word	0x0800bc1c

0800a56c <atoi>:
 800a56c:	220a      	movs	r2, #10
 800a56e:	2100      	movs	r1, #0
 800a570:	f000 b87a 	b.w	800a668 <strtol>

0800a574 <_strtol_l.isra.0>:
 800a574:	2b24      	cmp	r3, #36	@ 0x24
 800a576:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a57a:	4686      	mov	lr, r0
 800a57c:	4690      	mov	r8, r2
 800a57e:	d801      	bhi.n	800a584 <_strtol_l.isra.0+0x10>
 800a580:	2b01      	cmp	r3, #1
 800a582:	d106      	bne.n	800a592 <_strtol_l.isra.0+0x1e>
 800a584:	f000 fb66 	bl	800ac54 <__errno>
 800a588:	2316      	movs	r3, #22
 800a58a:	6003      	str	r3, [r0, #0]
 800a58c:	2000      	movs	r0, #0
 800a58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a592:	4834      	ldr	r0, [pc, #208]	@ (800a664 <_strtol_l.isra.0+0xf0>)
 800a594:	460d      	mov	r5, r1
 800a596:	462a      	mov	r2, r5
 800a598:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a59c:	5d06      	ldrb	r6, [r0, r4]
 800a59e:	f016 0608 	ands.w	r6, r6, #8
 800a5a2:	d1f8      	bne.n	800a596 <_strtol_l.isra.0+0x22>
 800a5a4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a5a6:	d110      	bne.n	800a5ca <_strtol_l.isra.0+0x56>
 800a5a8:	782c      	ldrb	r4, [r5, #0]
 800a5aa:	2601      	movs	r6, #1
 800a5ac:	1c95      	adds	r5, r2, #2
 800a5ae:	f033 0210 	bics.w	r2, r3, #16
 800a5b2:	d115      	bne.n	800a5e0 <_strtol_l.isra.0+0x6c>
 800a5b4:	2c30      	cmp	r4, #48	@ 0x30
 800a5b6:	d10d      	bne.n	800a5d4 <_strtol_l.isra.0+0x60>
 800a5b8:	782a      	ldrb	r2, [r5, #0]
 800a5ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a5be:	2a58      	cmp	r2, #88	@ 0x58
 800a5c0:	d108      	bne.n	800a5d4 <_strtol_l.isra.0+0x60>
 800a5c2:	786c      	ldrb	r4, [r5, #1]
 800a5c4:	3502      	adds	r5, #2
 800a5c6:	2310      	movs	r3, #16
 800a5c8:	e00a      	b.n	800a5e0 <_strtol_l.isra.0+0x6c>
 800a5ca:	2c2b      	cmp	r4, #43	@ 0x2b
 800a5cc:	bf04      	itt	eq
 800a5ce:	782c      	ldrbeq	r4, [r5, #0]
 800a5d0:	1c95      	addeq	r5, r2, #2
 800a5d2:	e7ec      	b.n	800a5ae <_strtol_l.isra.0+0x3a>
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d1f6      	bne.n	800a5c6 <_strtol_l.isra.0+0x52>
 800a5d8:	2c30      	cmp	r4, #48	@ 0x30
 800a5da:	bf14      	ite	ne
 800a5dc:	230a      	movne	r3, #10
 800a5de:	2308      	moveq	r3, #8
 800a5e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a5e4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	fbbc f9f3 	udiv	r9, ip, r3
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a5f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a5f8:	2f09      	cmp	r7, #9
 800a5fa:	d80f      	bhi.n	800a61c <_strtol_l.isra.0+0xa8>
 800a5fc:	463c      	mov	r4, r7
 800a5fe:	42a3      	cmp	r3, r4
 800a600:	dd1b      	ble.n	800a63a <_strtol_l.isra.0+0xc6>
 800a602:	1c57      	adds	r7, r2, #1
 800a604:	d007      	beq.n	800a616 <_strtol_l.isra.0+0xa2>
 800a606:	4581      	cmp	r9, r0
 800a608:	d314      	bcc.n	800a634 <_strtol_l.isra.0+0xc0>
 800a60a:	d101      	bne.n	800a610 <_strtol_l.isra.0+0x9c>
 800a60c:	45a2      	cmp	sl, r4
 800a60e:	db11      	blt.n	800a634 <_strtol_l.isra.0+0xc0>
 800a610:	fb00 4003 	mla	r0, r0, r3, r4
 800a614:	2201      	movs	r2, #1
 800a616:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a61a:	e7eb      	b.n	800a5f4 <_strtol_l.isra.0+0x80>
 800a61c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a620:	2f19      	cmp	r7, #25
 800a622:	d801      	bhi.n	800a628 <_strtol_l.isra.0+0xb4>
 800a624:	3c37      	subs	r4, #55	@ 0x37
 800a626:	e7ea      	b.n	800a5fe <_strtol_l.isra.0+0x8a>
 800a628:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a62c:	2f19      	cmp	r7, #25
 800a62e:	d804      	bhi.n	800a63a <_strtol_l.isra.0+0xc6>
 800a630:	3c57      	subs	r4, #87	@ 0x57
 800a632:	e7e4      	b.n	800a5fe <_strtol_l.isra.0+0x8a>
 800a634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a638:	e7ed      	b.n	800a616 <_strtol_l.isra.0+0xa2>
 800a63a:	1c53      	adds	r3, r2, #1
 800a63c:	d108      	bne.n	800a650 <_strtol_l.isra.0+0xdc>
 800a63e:	2322      	movs	r3, #34	@ 0x22
 800a640:	f8ce 3000 	str.w	r3, [lr]
 800a644:	4660      	mov	r0, ip
 800a646:	f1b8 0f00 	cmp.w	r8, #0
 800a64a:	d0a0      	beq.n	800a58e <_strtol_l.isra.0+0x1a>
 800a64c:	1e69      	subs	r1, r5, #1
 800a64e:	e006      	b.n	800a65e <_strtol_l.isra.0+0xea>
 800a650:	b106      	cbz	r6, 800a654 <_strtol_l.isra.0+0xe0>
 800a652:	4240      	negs	r0, r0
 800a654:	f1b8 0f00 	cmp.w	r8, #0
 800a658:	d099      	beq.n	800a58e <_strtol_l.isra.0+0x1a>
 800a65a:	2a00      	cmp	r2, #0
 800a65c:	d1f6      	bne.n	800a64c <_strtol_l.isra.0+0xd8>
 800a65e:	f8c8 1000 	str.w	r1, [r8]
 800a662:	e794      	b.n	800a58e <_strtol_l.isra.0+0x1a>
 800a664:	0800bc69 	.word	0x0800bc69

0800a668 <strtol>:
 800a668:	4613      	mov	r3, r2
 800a66a:	460a      	mov	r2, r1
 800a66c:	4601      	mov	r1, r0
 800a66e:	4802      	ldr	r0, [pc, #8]	@ (800a678 <strtol+0x10>)
 800a670:	6800      	ldr	r0, [r0, #0]
 800a672:	f7ff bf7f 	b.w	800a574 <_strtol_l.isra.0>
 800a676:	bf00      	nop
 800a678:	20000380 	.word	0x20000380

0800a67c <std>:
 800a67c:	2300      	movs	r3, #0
 800a67e:	b510      	push	{r4, lr}
 800a680:	4604      	mov	r4, r0
 800a682:	e9c0 3300 	strd	r3, r3, [r0]
 800a686:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a68a:	6083      	str	r3, [r0, #8]
 800a68c:	8181      	strh	r1, [r0, #12]
 800a68e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a690:	81c2      	strh	r2, [r0, #14]
 800a692:	6183      	str	r3, [r0, #24]
 800a694:	4619      	mov	r1, r3
 800a696:	2208      	movs	r2, #8
 800a698:	305c      	adds	r0, #92	@ 0x5c
 800a69a:	f000 fa2f 	bl	800aafc <memset>
 800a69e:	4b0d      	ldr	r3, [pc, #52]	@ (800a6d4 <std+0x58>)
 800a6a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a6a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a6d8 <std+0x5c>)
 800a6a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a6a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a6dc <std+0x60>)
 800a6a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a6aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a6e0 <std+0x64>)
 800a6ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800a6ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a6e4 <std+0x68>)
 800a6b0:	6224      	str	r4, [r4, #32]
 800a6b2:	429c      	cmp	r4, r3
 800a6b4:	d006      	beq.n	800a6c4 <std+0x48>
 800a6b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a6ba:	4294      	cmp	r4, r2
 800a6bc:	d002      	beq.n	800a6c4 <std+0x48>
 800a6be:	33d0      	adds	r3, #208	@ 0xd0
 800a6c0:	429c      	cmp	r4, r3
 800a6c2:	d105      	bne.n	800a6d0 <std+0x54>
 800a6c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a6c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6cc:	f000 baec 	b.w	800aca8 <__retarget_lock_init_recursive>
 800a6d0:	bd10      	pop	{r4, pc}
 800a6d2:	bf00      	nop
 800a6d4:	0800a94d 	.word	0x0800a94d
 800a6d8:	0800a96f 	.word	0x0800a96f
 800a6dc:	0800a9a7 	.word	0x0800a9a7
 800a6e0:	0800a9cb 	.word	0x0800a9cb
 800a6e4:	2000de44 	.word	0x2000de44

0800a6e8 <stdio_exit_handler>:
 800a6e8:	4a02      	ldr	r2, [pc, #8]	@ (800a6f4 <stdio_exit_handler+0xc>)
 800a6ea:	4903      	ldr	r1, [pc, #12]	@ (800a6f8 <stdio_exit_handler+0x10>)
 800a6ec:	4803      	ldr	r0, [pc, #12]	@ (800a6fc <stdio_exit_handler+0x14>)
 800a6ee:	f000 b869 	b.w	800a7c4 <_fwalk_sglue>
 800a6f2:	bf00      	nop
 800a6f4:	20000374 	.word	0x20000374
 800a6f8:	0800b811 	.word	0x0800b811
 800a6fc:	20000384 	.word	0x20000384

0800a700 <cleanup_stdio>:
 800a700:	6841      	ldr	r1, [r0, #4]
 800a702:	4b0c      	ldr	r3, [pc, #48]	@ (800a734 <cleanup_stdio+0x34>)
 800a704:	4299      	cmp	r1, r3
 800a706:	b510      	push	{r4, lr}
 800a708:	4604      	mov	r4, r0
 800a70a:	d001      	beq.n	800a710 <cleanup_stdio+0x10>
 800a70c:	f001 f880 	bl	800b810 <_fflush_r>
 800a710:	68a1      	ldr	r1, [r4, #8]
 800a712:	4b09      	ldr	r3, [pc, #36]	@ (800a738 <cleanup_stdio+0x38>)
 800a714:	4299      	cmp	r1, r3
 800a716:	d002      	beq.n	800a71e <cleanup_stdio+0x1e>
 800a718:	4620      	mov	r0, r4
 800a71a:	f001 f879 	bl	800b810 <_fflush_r>
 800a71e:	68e1      	ldr	r1, [r4, #12]
 800a720:	4b06      	ldr	r3, [pc, #24]	@ (800a73c <cleanup_stdio+0x3c>)
 800a722:	4299      	cmp	r1, r3
 800a724:	d004      	beq.n	800a730 <cleanup_stdio+0x30>
 800a726:	4620      	mov	r0, r4
 800a728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a72c:	f001 b870 	b.w	800b810 <_fflush_r>
 800a730:	bd10      	pop	{r4, pc}
 800a732:	bf00      	nop
 800a734:	2000de44 	.word	0x2000de44
 800a738:	2000deac 	.word	0x2000deac
 800a73c:	2000df14 	.word	0x2000df14

0800a740 <global_stdio_init.part.0>:
 800a740:	b510      	push	{r4, lr}
 800a742:	4b0b      	ldr	r3, [pc, #44]	@ (800a770 <global_stdio_init.part.0+0x30>)
 800a744:	4c0b      	ldr	r4, [pc, #44]	@ (800a774 <global_stdio_init.part.0+0x34>)
 800a746:	4a0c      	ldr	r2, [pc, #48]	@ (800a778 <global_stdio_init.part.0+0x38>)
 800a748:	601a      	str	r2, [r3, #0]
 800a74a:	4620      	mov	r0, r4
 800a74c:	2200      	movs	r2, #0
 800a74e:	2104      	movs	r1, #4
 800a750:	f7ff ff94 	bl	800a67c <std>
 800a754:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a758:	2201      	movs	r2, #1
 800a75a:	2109      	movs	r1, #9
 800a75c:	f7ff ff8e 	bl	800a67c <std>
 800a760:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a764:	2202      	movs	r2, #2
 800a766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a76a:	2112      	movs	r1, #18
 800a76c:	f7ff bf86 	b.w	800a67c <std>
 800a770:	2000df7c 	.word	0x2000df7c
 800a774:	2000de44 	.word	0x2000de44
 800a778:	0800a6e9 	.word	0x0800a6e9

0800a77c <__sfp_lock_acquire>:
 800a77c:	4801      	ldr	r0, [pc, #4]	@ (800a784 <__sfp_lock_acquire+0x8>)
 800a77e:	f000 ba94 	b.w	800acaa <__retarget_lock_acquire_recursive>
 800a782:	bf00      	nop
 800a784:	2000df85 	.word	0x2000df85

0800a788 <__sfp_lock_release>:
 800a788:	4801      	ldr	r0, [pc, #4]	@ (800a790 <__sfp_lock_release+0x8>)
 800a78a:	f000 ba8f 	b.w	800acac <__retarget_lock_release_recursive>
 800a78e:	bf00      	nop
 800a790:	2000df85 	.word	0x2000df85

0800a794 <__sinit>:
 800a794:	b510      	push	{r4, lr}
 800a796:	4604      	mov	r4, r0
 800a798:	f7ff fff0 	bl	800a77c <__sfp_lock_acquire>
 800a79c:	6a23      	ldr	r3, [r4, #32]
 800a79e:	b11b      	cbz	r3, 800a7a8 <__sinit+0x14>
 800a7a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7a4:	f7ff bff0 	b.w	800a788 <__sfp_lock_release>
 800a7a8:	4b04      	ldr	r3, [pc, #16]	@ (800a7bc <__sinit+0x28>)
 800a7aa:	6223      	str	r3, [r4, #32]
 800a7ac:	4b04      	ldr	r3, [pc, #16]	@ (800a7c0 <__sinit+0x2c>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d1f5      	bne.n	800a7a0 <__sinit+0xc>
 800a7b4:	f7ff ffc4 	bl	800a740 <global_stdio_init.part.0>
 800a7b8:	e7f2      	b.n	800a7a0 <__sinit+0xc>
 800a7ba:	bf00      	nop
 800a7bc:	0800a701 	.word	0x0800a701
 800a7c0:	2000df7c 	.word	0x2000df7c

0800a7c4 <_fwalk_sglue>:
 800a7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7c8:	4607      	mov	r7, r0
 800a7ca:	4688      	mov	r8, r1
 800a7cc:	4614      	mov	r4, r2
 800a7ce:	2600      	movs	r6, #0
 800a7d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7d4:	f1b9 0901 	subs.w	r9, r9, #1
 800a7d8:	d505      	bpl.n	800a7e6 <_fwalk_sglue+0x22>
 800a7da:	6824      	ldr	r4, [r4, #0]
 800a7dc:	2c00      	cmp	r4, #0
 800a7de:	d1f7      	bne.n	800a7d0 <_fwalk_sglue+0xc>
 800a7e0:	4630      	mov	r0, r6
 800a7e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7e6:	89ab      	ldrh	r3, [r5, #12]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d907      	bls.n	800a7fc <_fwalk_sglue+0x38>
 800a7ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	d003      	beq.n	800a7fc <_fwalk_sglue+0x38>
 800a7f4:	4629      	mov	r1, r5
 800a7f6:	4638      	mov	r0, r7
 800a7f8:	47c0      	blx	r8
 800a7fa:	4306      	orrs	r6, r0
 800a7fc:	3568      	adds	r5, #104	@ 0x68
 800a7fe:	e7e9      	b.n	800a7d4 <_fwalk_sglue+0x10>

0800a800 <iprintf>:
 800a800:	b40f      	push	{r0, r1, r2, r3}
 800a802:	b507      	push	{r0, r1, r2, lr}
 800a804:	4906      	ldr	r1, [pc, #24]	@ (800a820 <iprintf+0x20>)
 800a806:	ab04      	add	r3, sp, #16
 800a808:	6808      	ldr	r0, [r1, #0]
 800a80a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80e:	6881      	ldr	r1, [r0, #8]
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	f000 fcd5 	bl	800b1c0 <_vfiprintf_r>
 800a816:	b003      	add	sp, #12
 800a818:	f85d eb04 	ldr.w	lr, [sp], #4
 800a81c:	b004      	add	sp, #16
 800a81e:	4770      	bx	lr
 800a820:	20000380 	.word	0x20000380

0800a824 <_puts_r>:
 800a824:	6a03      	ldr	r3, [r0, #32]
 800a826:	b570      	push	{r4, r5, r6, lr}
 800a828:	6884      	ldr	r4, [r0, #8]
 800a82a:	4605      	mov	r5, r0
 800a82c:	460e      	mov	r6, r1
 800a82e:	b90b      	cbnz	r3, 800a834 <_puts_r+0x10>
 800a830:	f7ff ffb0 	bl	800a794 <__sinit>
 800a834:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a836:	07db      	lsls	r3, r3, #31
 800a838:	d405      	bmi.n	800a846 <_puts_r+0x22>
 800a83a:	89a3      	ldrh	r3, [r4, #12]
 800a83c:	0598      	lsls	r0, r3, #22
 800a83e:	d402      	bmi.n	800a846 <_puts_r+0x22>
 800a840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a842:	f000 fa32 	bl	800acaa <__retarget_lock_acquire_recursive>
 800a846:	89a3      	ldrh	r3, [r4, #12]
 800a848:	0719      	lsls	r1, r3, #28
 800a84a:	d502      	bpl.n	800a852 <_puts_r+0x2e>
 800a84c:	6923      	ldr	r3, [r4, #16]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d135      	bne.n	800a8be <_puts_r+0x9a>
 800a852:	4621      	mov	r1, r4
 800a854:	4628      	mov	r0, r5
 800a856:	f000 f8fb 	bl	800aa50 <__swsetup_r>
 800a85a:	b380      	cbz	r0, 800a8be <_puts_r+0x9a>
 800a85c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a860:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a862:	07da      	lsls	r2, r3, #31
 800a864:	d405      	bmi.n	800a872 <_puts_r+0x4e>
 800a866:	89a3      	ldrh	r3, [r4, #12]
 800a868:	059b      	lsls	r3, r3, #22
 800a86a:	d402      	bmi.n	800a872 <_puts_r+0x4e>
 800a86c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a86e:	f000 fa1d 	bl	800acac <__retarget_lock_release_recursive>
 800a872:	4628      	mov	r0, r5
 800a874:	bd70      	pop	{r4, r5, r6, pc}
 800a876:	2b00      	cmp	r3, #0
 800a878:	da04      	bge.n	800a884 <_puts_r+0x60>
 800a87a:	69a2      	ldr	r2, [r4, #24]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	dc17      	bgt.n	800a8b0 <_puts_r+0x8c>
 800a880:	290a      	cmp	r1, #10
 800a882:	d015      	beq.n	800a8b0 <_puts_r+0x8c>
 800a884:	6823      	ldr	r3, [r4, #0]
 800a886:	1c5a      	adds	r2, r3, #1
 800a888:	6022      	str	r2, [r4, #0]
 800a88a:	7019      	strb	r1, [r3, #0]
 800a88c:	68a3      	ldr	r3, [r4, #8]
 800a88e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a892:	3b01      	subs	r3, #1
 800a894:	60a3      	str	r3, [r4, #8]
 800a896:	2900      	cmp	r1, #0
 800a898:	d1ed      	bne.n	800a876 <_puts_r+0x52>
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	da11      	bge.n	800a8c2 <_puts_r+0x9e>
 800a89e:	4622      	mov	r2, r4
 800a8a0:	210a      	movs	r1, #10
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	f000 f895 	bl	800a9d2 <__swbuf_r>
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d0d7      	beq.n	800a85c <_puts_r+0x38>
 800a8ac:	250a      	movs	r5, #10
 800a8ae:	e7d7      	b.n	800a860 <_puts_r+0x3c>
 800a8b0:	4622      	mov	r2, r4
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	f000 f88d 	bl	800a9d2 <__swbuf_r>
 800a8b8:	3001      	adds	r0, #1
 800a8ba:	d1e7      	bne.n	800a88c <_puts_r+0x68>
 800a8bc:	e7ce      	b.n	800a85c <_puts_r+0x38>
 800a8be:	3e01      	subs	r6, #1
 800a8c0:	e7e4      	b.n	800a88c <_puts_r+0x68>
 800a8c2:	6823      	ldr	r3, [r4, #0]
 800a8c4:	1c5a      	adds	r2, r3, #1
 800a8c6:	6022      	str	r2, [r4, #0]
 800a8c8:	220a      	movs	r2, #10
 800a8ca:	701a      	strb	r2, [r3, #0]
 800a8cc:	e7ee      	b.n	800a8ac <_puts_r+0x88>
	...

0800a8d0 <puts>:
 800a8d0:	4b02      	ldr	r3, [pc, #8]	@ (800a8dc <puts+0xc>)
 800a8d2:	4601      	mov	r1, r0
 800a8d4:	6818      	ldr	r0, [r3, #0]
 800a8d6:	f7ff bfa5 	b.w	800a824 <_puts_r>
 800a8da:	bf00      	nop
 800a8dc:	20000380 	.word	0x20000380

0800a8e0 <sniprintf>:
 800a8e0:	b40c      	push	{r2, r3}
 800a8e2:	b530      	push	{r4, r5, lr}
 800a8e4:	4b18      	ldr	r3, [pc, #96]	@ (800a948 <sniprintf+0x68>)
 800a8e6:	1e0c      	subs	r4, r1, #0
 800a8e8:	681d      	ldr	r5, [r3, #0]
 800a8ea:	b09d      	sub	sp, #116	@ 0x74
 800a8ec:	da08      	bge.n	800a900 <sniprintf+0x20>
 800a8ee:	238b      	movs	r3, #139	@ 0x8b
 800a8f0:	602b      	str	r3, [r5, #0]
 800a8f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8f6:	b01d      	add	sp, #116	@ 0x74
 800a8f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a8fc:	b002      	add	sp, #8
 800a8fe:	4770      	bx	lr
 800a900:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a904:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a908:	f04f 0300 	mov.w	r3, #0
 800a90c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a90e:	bf14      	ite	ne
 800a910:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a914:	4623      	moveq	r3, r4
 800a916:	9304      	str	r3, [sp, #16]
 800a918:	9307      	str	r3, [sp, #28]
 800a91a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a91e:	9002      	str	r0, [sp, #8]
 800a920:	9006      	str	r0, [sp, #24]
 800a922:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a926:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a928:	ab21      	add	r3, sp, #132	@ 0x84
 800a92a:	a902      	add	r1, sp, #8
 800a92c:	4628      	mov	r0, r5
 800a92e:	9301      	str	r3, [sp, #4]
 800a930:	f000 fb20 	bl	800af74 <_svfiprintf_r>
 800a934:	1c43      	adds	r3, r0, #1
 800a936:	bfbc      	itt	lt
 800a938:	238b      	movlt	r3, #139	@ 0x8b
 800a93a:	602b      	strlt	r3, [r5, #0]
 800a93c:	2c00      	cmp	r4, #0
 800a93e:	d0da      	beq.n	800a8f6 <sniprintf+0x16>
 800a940:	9b02      	ldr	r3, [sp, #8]
 800a942:	2200      	movs	r2, #0
 800a944:	701a      	strb	r2, [r3, #0]
 800a946:	e7d6      	b.n	800a8f6 <sniprintf+0x16>
 800a948:	20000380 	.word	0x20000380

0800a94c <__sread>:
 800a94c:	b510      	push	{r4, lr}
 800a94e:	460c      	mov	r4, r1
 800a950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a954:	f000 f95a 	bl	800ac0c <_read_r>
 800a958:	2800      	cmp	r0, #0
 800a95a:	bfab      	itete	ge
 800a95c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a95e:	89a3      	ldrhlt	r3, [r4, #12]
 800a960:	181b      	addge	r3, r3, r0
 800a962:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a966:	bfac      	ite	ge
 800a968:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a96a:	81a3      	strhlt	r3, [r4, #12]
 800a96c:	bd10      	pop	{r4, pc}

0800a96e <__swrite>:
 800a96e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a972:	461f      	mov	r7, r3
 800a974:	898b      	ldrh	r3, [r1, #12]
 800a976:	05db      	lsls	r3, r3, #23
 800a978:	4605      	mov	r5, r0
 800a97a:	460c      	mov	r4, r1
 800a97c:	4616      	mov	r6, r2
 800a97e:	d505      	bpl.n	800a98c <__swrite+0x1e>
 800a980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a984:	2302      	movs	r3, #2
 800a986:	2200      	movs	r2, #0
 800a988:	f000 f92e 	bl	800abe8 <_lseek_r>
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a992:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a996:	81a3      	strh	r3, [r4, #12]
 800a998:	4632      	mov	r2, r6
 800a99a:	463b      	mov	r3, r7
 800a99c:	4628      	mov	r0, r5
 800a99e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a2:	f000 b945 	b.w	800ac30 <_write_r>

0800a9a6 <__sseek>:
 800a9a6:	b510      	push	{r4, lr}
 800a9a8:	460c      	mov	r4, r1
 800a9aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ae:	f000 f91b 	bl	800abe8 <_lseek_r>
 800a9b2:	1c43      	adds	r3, r0, #1
 800a9b4:	89a3      	ldrh	r3, [r4, #12]
 800a9b6:	bf15      	itete	ne
 800a9b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a9ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a9be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a9c2:	81a3      	strheq	r3, [r4, #12]
 800a9c4:	bf18      	it	ne
 800a9c6:	81a3      	strhne	r3, [r4, #12]
 800a9c8:	bd10      	pop	{r4, pc}

0800a9ca <__sclose>:
 800a9ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ce:	f000 b89d 	b.w	800ab0c <_close_r>

0800a9d2 <__swbuf_r>:
 800a9d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d4:	460e      	mov	r6, r1
 800a9d6:	4614      	mov	r4, r2
 800a9d8:	4605      	mov	r5, r0
 800a9da:	b118      	cbz	r0, 800a9e4 <__swbuf_r+0x12>
 800a9dc:	6a03      	ldr	r3, [r0, #32]
 800a9de:	b90b      	cbnz	r3, 800a9e4 <__swbuf_r+0x12>
 800a9e0:	f7ff fed8 	bl	800a794 <__sinit>
 800a9e4:	69a3      	ldr	r3, [r4, #24]
 800a9e6:	60a3      	str	r3, [r4, #8]
 800a9e8:	89a3      	ldrh	r3, [r4, #12]
 800a9ea:	071a      	lsls	r2, r3, #28
 800a9ec:	d501      	bpl.n	800a9f2 <__swbuf_r+0x20>
 800a9ee:	6923      	ldr	r3, [r4, #16]
 800a9f0:	b943      	cbnz	r3, 800aa04 <__swbuf_r+0x32>
 800a9f2:	4621      	mov	r1, r4
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	f000 f82b 	bl	800aa50 <__swsetup_r>
 800a9fa:	b118      	cbz	r0, 800aa04 <__swbuf_r+0x32>
 800a9fc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800aa00:	4638      	mov	r0, r7
 800aa02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa04:	6823      	ldr	r3, [r4, #0]
 800aa06:	6922      	ldr	r2, [r4, #16]
 800aa08:	1a98      	subs	r0, r3, r2
 800aa0a:	6963      	ldr	r3, [r4, #20]
 800aa0c:	b2f6      	uxtb	r6, r6
 800aa0e:	4283      	cmp	r3, r0
 800aa10:	4637      	mov	r7, r6
 800aa12:	dc05      	bgt.n	800aa20 <__swbuf_r+0x4e>
 800aa14:	4621      	mov	r1, r4
 800aa16:	4628      	mov	r0, r5
 800aa18:	f000 fefa 	bl	800b810 <_fflush_r>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d1ed      	bne.n	800a9fc <__swbuf_r+0x2a>
 800aa20:	68a3      	ldr	r3, [r4, #8]
 800aa22:	3b01      	subs	r3, #1
 800aa24:	60a3      	str	r3, [r4, #8]
 800aa26:	6823      	ldr	r3, [r4, #0]
 800aa28:	1c5a      	adds	r2, r3, #1
 800aa2a:	6022      	str	r2, [r4, #0]
 800aa2c:	701e      	strb	r6, [r3, #0]
 800aa2e:	6962      	ldr	r2, [r4, #20]
 800aa30:	1c43      	adds	r3, r0, #1
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d004      	beq.n	800aa40 <__swbuf_r+0x6e>
 800aa36:	89a3      	ldrh	r3, [r4, #12]
 800aa38:	07db      	lsls	r3, r3, #31
 800aa3a:	d5e1      	bpl.n	800aa00 <__swbuf_r+0x2e>
 800aa3c:	2e0a      	cmp	r6, #10
 800aa3e:	d1df      	bne.n	800aa00 <__swbuf_r+0x2e>
 800aa40:	4621      	mov	r1, r4
 800aa42:	4628      	mov	r0, r5
 800aa44:	f000 fee4 	bl	800b810 <_fflush_r>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	d0d9      	beq.n	800aa00 <__swbuf_r+0x2e>
 800aa4c:	e7d6      	b.n	800a9fc <__swbuf_r+0x2a>
	...

0800aa50 <__swsetup_r>:
 800aa50:	b538      	push	{r3, r4, r5, lr}
 800aa52:	4b29      	ldr	r3, [pc, #164]	@ (800aaf8 <__swsetup_r+0xa8>)
 800aa54:	4605      	mov	r5, r0
 800aa56:	6818      	ldr	r0, [r3, #0]
 800aa58:	460c      	mov	r4, r1
 800aa5a:	b118      	cbz	r0, 800aa64 <__swsetup_r+0x14>
 800aa5c:	6a03      	ldr	r3, [r0, #32]
 800aa5e:	b90b      	cbnz	r3, 800aa64 <__swsetup_r+0x14>
 800aa60:	f7ff fe98 	bl	800a794 <__sinit>
 800aa64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa68:	0719      	lsls	r1, r3, #28
 800aa6a:	d422      	bmi.n	800aab2 <__swsetup_r+0x62>
 800aa6c:	06da      	lsls	r2, r3, #27
 800aa6e:	d407      	bmi.n	800aa80 <__swsetup_r+0x30>
 800aa70:	2209      	movs	r2, #9
 800aa72:	602a      	str	r2, [r5, #0]
 800aa74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa78:	81a3      	strh	r3, [r4, #12]
 800aa7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa7e:	e033      	b.n	800aae8 <__swsetup_r+0x98>
 800aa80:	0758      	lsls	r0, r3, #29
 800aa82:	d512      	bpl.n	800aaaa <__swsetup_r+0x5a>
 800aa84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa86:	b141      	cbz	r1, 800aa9a <__swsetup_r+0x4a>
 800aa88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa8c:	4299      	cmp	r1, r3
 800aa8e:	d002      	beq.n	800aa96 <__swsetup_r+0x46>
 800aa90:	4628      	mov	r0, r5
 800aa92:	f000 f91b 	bl	800accc <_free_r>
 800aa96:	2300      	movs	r3, #0
 800aa98:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa9a:	89a3      	ldrh	r3, [r4, #12]
 800aa9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aaa0:	81a3      	strh	r3, [r4, #12]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	6063      	str	r3, [r4, #4]
 800aaa6:	6923      	ldr	r3, [r4, #16]
 800aaa8:	6023      	str	r3, [r4, #0]
 800aaaa:	89a3      	ldrh	r3, [r4, #12]
 800aaac:	f043 0308 	orr.w	r3, r3, #8
 800aab0:	81a3      	strh	r3, [r4, #12]
 800aab2:	6923      	ldr	r3, [r4, #16]
 800aab4:	b94b      	cbnz	r3, 800aaca <__swsetup_r+0x7a>
 800aab6:	89a3      	ldrh	r3, [r4, #12]
 800aab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aabc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aac0:	d003      	beq.n	800aaca <__swsetup_r+0x7a>
 800aac2:	4621      	mov	r1, r4
 800aac4:	4628      	mov	r0, r5
 800aac6:	f000 fef1 	bl	800b8ac <__smakebuf_r>
 800aaca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aace:	f013 0201 	ands.w	r2, r3, #1
 800aad2:	d00a      	beq.n	800aaea <__swsetup_r+0x9a>
 800aad4:	2200      	movs	r2, #0
 800aad6:	60a2      	str	r2, [r4, #8]
 800aad8:	6962      	ldr	r2, [r4, #20]
 800aada:	4252      	negs	r2, r2
 800aadc:	61a2      	str	r2, [r4, #24]
 800aade:	6922      	ldr	r2, [r4, #16]
 800aae0:	b942      	cbnz	r2, 800aaf4 <__swsetup_r+0xa4>
 800aae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aae6:	d1c5      	bne.n	800aa74 <__swsetup_r+0x24>
 800aae8:	bd38      	pop	{r3, r4, r5, pc}
 800aaea:	0799      	lsls	r1, r3, #30
 800aaec:	bf58      	it	pl
 800aaee:	6962      	ldrpl	r2, [r4, #20]
 800aaf0:	60a2      	str	r2, [r4, #8]
 800aaf2:	e7f4      	b.n	800aade <__swsetup_r+0x8e>
 800aaf4:	2000      	movs	r0, #0
 800aaf6:	e7f7      	b.n	800aae8 <__swsetup_r+0x98>
 800aaf8:	20000380 	.word	0x20000380

0800aafc <memset>:
 800aafc:	4402      	add	r2, r0
 800aafe:	4603      	mov	r3, r0
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d100      	bne.n	800ab06 <memset+0xa>
 800ab04:	4770      	bx	lr
 800ab06:	f803 1b01 	strb.w	r1, [r3], #1
 800ab0a:	e7f9      	b.n	800ab00 <memset+0x4>

0800ab0c <_close_r>:
 800ab0c:	b538      	push	{r3, r4, r5, lr}
 800ab0e:	4d06      	ldr	r5, [pc, #24]	@ (800ab28 <_close_r+0x1c>)
 800ab10:	2300      	movs	r3, #0
 800ab12:	4604      	mov	r4, r0
 800ab14:	4608      	mov	r0, r1
 800ab16:	602b      	str	r3, [r5, #0]
 800ab18:	f7f6 fc5f 	bl	80013da <_close>
 800ab1c:	1c43      	adds	r3, r0, #1
 800ab1e:	d102      	bne.n	800ab26 <_close_r+0x1a>
 800ab20:	682b      	ldr	r3, [r5, #0]
 800ab22:	b103      	cbz	r3, 800ab26 <_close_r+0x1a>
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	bd38      	pop	{r3, r4, r5, pc}
 800ab28:	2000df80 	.word	0x2000df80

0800ab2c <_reclaim_reent>:
 800ab2c:	4b2d      	ldr	r3, [pc, #180]	@ (800abe4 <_reclaim_reent+0xb8>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4283      	cmp	r3, r0
 800ab32:	b570      	push	{r4, r5, r6, lr}
 800ab34:	4604      	mov	r4, r0
 800ab36:	d053      	beq.n	800abe0 <_reclaim_reent+0xb4>
 800ab38:	69c3      	ldr	r3, [r0, #28]
 800ab3a:	b31b      	cbz	r3, 800ab84 <_reclaim_reent+0x58>
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	b163      	cbz	r3, 800ab5a <_reclaim_reent+0x2e>
 800ab40:	2500      	movs	r5, #0
 800ab42:	69e3      	ldr	r3, [r4, #28]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	5959      	ldr	r1, [r3, r5]
 800ab48:	b9b1      	cbnz	r1, 800ab78 <_reclaim_reent+0x4c>
 800ab4a:	3504      	adds	r5, #4
 800ab4c:	2d80      	cmp	r5, #128	@ 0x80
 800ab4e:	d1f8      	bne.n	800ab42 <_reclaim_reent+0x16>
 800ab50:	69e3      	ldr	r3, [r4, #28]
 800ab52:	4620      	mov	r0, r4
 800ab54:	68d9      	ldr	r1, [r3, #12]
 800ab56:	f000 f8b9 	bl	800accc <_free_r>
 800ab5a:	69e3      	ldr	r3, [r4, #28]
 800ab5c:	6819      	ldr	r1, [r3, #0]
 800ab5e:	b111      	cbz	r1, 800ab66 <_reclaim_reent+0x3a>
 800ab60:	4620      	mov	r0, r4
 800ab62:	f000 f8b3 	bl	800accc <_free_r>
 800ab66:	69e3      	ldr	r3, [r4, #28]
 800ab68:	689d      	ldr	r5, [r3, #8]
 800ab6a:	b15d      	cbz	r5, 800ab84 <_reclaim_reent+0x58>
 800ab6c:	4629      	mov	r1, r5
 800ab6e:	4620      	mov	r0, r4
 800ab70:	682d      	ldr	r5, [r5, #0]
 800ab72:	f000 f8ab 	bl	800accc <_free_r>
 800ab76:	e7f8      	b.n	800ab6a <_reclaim_reent+0x3e>
 800ab78:	680e      	ldr	r6, [r1, #0]
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f000 f8a6 	bl	800accc <_free_r>
 800ab80:	4631      	mov	r1, r6
 800ab82:	e7e1      	b.n	800ab48 <_reclaim_reent+0x1c>
 800ab84:	6961      	ldr	r1, [r4, #20]
 800ab86:	b111      	cbz	r1, 800ab8e <_reclaim_reent+0x62>
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f000 f89f 	bl	800accc <_free_r>
 800ab8e:	69e1      	ldr	r1, [r4, #28]
 800ab90:	b111      	cbz	r1, 800ab98 <_reclaim_reent+0x6c>
 800ab92:	4620      	mov	r0, r4
 800ab94:	f000 f89a 	bl	800accc <_free_r>
 800ab98:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ab9a:	b111      	cbz	r1, 800aba2 <_reclaim_reent+0x76>
 800ab9c:	4620      	mov	r0, r4
 800ab9e:	f000 f895 	bl	800accc <_free_r>
 800aba2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aba4:	b111      	cbz	r1, 800abac <_reclaim_reent+0x80>
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 f890 	bl	800accc <_free_r>
 800abac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800abae:	b111      	cbz	r1, 800abb6 <_reclaim_reent+0x8a>
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 f88b 	bl	800accc <_free_r>
 800abb6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800abb8:	b111      	cbz	r1, 800abc0 <_reclaim_reent+0x94>
 800abba:	4620      	mov	r0, r4
 800abbc:	f000 f886 	bl	800accc <_free_r>
 800abc0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800abc2:	b111      	cbz	r1, 800abca <_reclaim_reent+0x9e>
 800abc4:	4620      	mov	r0, r4
 800abc6:	f000 f881 	bl	800accc <_free_r>
 800abca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800abcc:	b111      	cbz	r1, 800abd4 <_reclaim_reent+0xa8>
 800abce:	4620      	mov	r0, r4
 800abd0:	f000 f87c 	bl	800accc <_free_r>
 800abd4:	6a23      	ldr	r3, [r4, #32]
 800abd6:	b11b      	cbz	r3, 800abe0 <_reclaim_reent+0xb4>
 800abd8:	4620      	mov	r0, r4
 800abda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800abde:	4718      	bx	r3
 800abe0:	bd70      	pop	{r4, r5, r6, pc}
 800abe2:	bf00      	nop
 800abe4:	20000380 	.word	0x20000380

0800abe8 <_lseek_r>:
 800abe8:	b538      	push	{r3, r4, r5, lr}
 800abea:	4d07      	ldr	r5, [pc, #28]	@ (800ac08 <_lseek_r+0x20>)
 800abec:	4604      	mov	r4, r0
 800abee:	4608      	mov	r0, r1
 800abf0:	4611      	mov	r1, r2
 800abf2:	2200      	movs	r2, #0
 800abf4:	602a      	str	r2, [r5, #0]
 800abf6:	461a      	mov	r2, r3
 800abf8:	f7f6 fc16 	bl	8001428 <_lseek>
 800abfc:	1c43      	adds	r3, r0, #1
 800abfe:	d102      	bne.n	800ac06 <_lseek_r+0x1e>
 800ac00:	682b      	ldr	r3, [r5, #0]
 800ac02:	b103      	cbz	r3, 800ac06 <_lseek_r+0x1e>
 800ac04:	6023      	str	r3, [r4, #0]
 800ac06:	bd38      	pop	{r3, r4, r5, pc}
 800ac08:	2000df80 	.word	0x2000df80

0800ac0c <_read_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d07      	ldr	r5, [pc, #28]	@ (800ac2c <_read_r+0x20>)
 800ac10:	4604      	mov	r4, r0
 800ac12:	4608      	mov	r0, r1
 800ac14:	4611      	mov	r1, r2
 800ac16:	2200      	movs	r2, #0
 800ac18:	602a      	str	r2, [r5, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	f7f6 fba4 	bl	8001368 <_read>
 800ac20:	1c43      	adds	r3, r0, #1
 800ac22:	d102      	bne.n	800ac2a <_read_r+0x1e>
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	b103      	cbz	r3, 800ac2a <_read_r+0x1e>
 800ac28:	6023      	str	r3, [r4, #0]
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	2000df80 	.word	0x2000df80

0800ac30 <_write_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4d07      	ldr	r5, [pc, #28]	@ (800ac50 <_write_r+0x20>)
 800ac34:	4604      	mov	r4, r0
 800ac36:	4608      	mov	r0, r1
 800ac38:	4611      	mov	r1, r2
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	602a      	str	r2, [r5, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	f7f6 fbaf 	bl	80013a2 <_write>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d102      	bne.n	800ac4e <_write_r+0x1e>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	b103      	cbz	r3, 800ac4e <_write_r+0x1e>
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	2000df80 	.word	0x2000df80

0800ac54 <__errno>:
 800ac54:	4b01      	ldr	r3, [pc, #4]	@ (800ac5c <__errno+0x8>)
 800ac56:	6818      	ldr	r0, [r3, #0]
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop
 800ac5c:	20000380 	.word	0x20000380

0800ac60 <__libc_init_array>:
 800ac60:	b570      	push	{r4, r5, r6, lr}
 800ac62:	4d0d      	ldr	r5, [pc, #52]	@ (800ac98 <__libc_init_array+0x38>)
 800ac64:	4c0d      	ldr	r4, [pc, #52]	@ (800ac9c <__libc_init_array+0x3c>)
 800ac66:	1b64      	subs	r4, r4, r5
 800ac68:	10a4      	asrs	r4, r4, #2
 800ac6a:	2600      	movs	r6, #0
 800ac6c:	42a6      	cmp	r6, r4
 800ac6e:	d109      	bne.n	800ac84 <__libc_init_array+0x24>
 800ac70:	4d0b      	ldr	r5, [pc, #44]	@ (800aca0 <__libc_init_array+0x40>)
 800ac72:	4c0c      	ldr	r4, [pc, #48]	@ (800aca4 <__libc_init_array+0x44>)
 800ac74:	f000 fed8 	bl	800ba28 <_init>
 800ac78:	1b64      	subs	r4, r4, r5
 800ac7a:	10a4      	asrs	r4, r4, #2
 800ac7c:	2600      	movs	r6, #0
 800ac7e:	42a6      	cmp	r6, r4
 800ac80:	d105      	bne.n	800ac8e <__libc_init_array+0x2e>
 800ac82:	bd70      	pop	{r4, r5, r6, pc}
 800ac84:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac88:	4798      	blx	r3
 800ac8a:	3601      	adds	r6, #1
 800ac8c:	e7ee      	b.n	800ac6c <__libc_init_array+0xc>
 800ac8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac92:	4798      	blx	r3
 800ac94:	3601      	adds	r6, #1
 800ac96:	e7f2      	b.n	800ac7e <__libc_init_array+0x1e>
 800ac98:	0800bda4 	.word	0x0800bda4
 800ac9c:	0800bda4 	.word	0x0800bda4
 800aca0:	0800bda4 	.word	0x0800bda4
 800aca4:	0800bda8 	.word	0x0800bda8

0800aca8 <__retarget_lock_init_recursive>:
 800aca8:	4770      	bx	lr

0800acaa <__retarget_lock_acquire_recursive>:
 800acaa:	4770      	bx	lr

0800acac <__retarget_lock_release_recursive>:
 800acac:	4770      	bx	lr

0800acae <memcpy>:
 800acae:	440a      	add	r2, r1
 800acb0:	4291      	cmp	r1, r2
 800acb2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800acb6:	d100      	bne.n	800acba <memcpy+0xc>
 800acb8:	4770      	bx	lr
 800acba:	b510      	push	{r4, lr}
 800acbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acc4:	4291      	cmp	r1, r2
 800acc6:	d1f9      	bne.n	800acbc <memcpy+0xe>
 800acc8:	bd10      	pop	{r4, pc}
	...

0800accc <_free_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	4605      	mov	r5, r0
 800acd0:	2900      	cmp	r1, #0
 800acd2:	d041      	beq.n	800ad58 <_free_r+0x8c>
 800acd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acd8:	1f0c      	subs	r4, r1, #4
 800acda:	2b00      	cmp	r3, #0
 800acdc:	bfb8      	it	lt
 800acde:	18e4      	addlt	r4, r4, r3
 800ace0:	f000 f8e0 	bl	800aea4 <__malloc_lock>
 800ace4:	4a1d      	ldr	r2, [pc, #116]	@ (800ad5c <_free_r+0x90>)
 800ace6:	6813      	ldr	r3, [r2, #0]
 800ace8:	b933      	cbnz	r3, 800acf8 <_free_r+0x2c>
 800acea:	6063      	str	r3, [r4, #4]
 800acec:	6014      	str	r4, [r2, #0]
 800acee:	4628      	mov	r0, r5
 800acf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acf4:	f000 b8dc 	b.w	800aeb0 <__malloc_unlock>
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	d908      	bls.n	800ad0e <_free_r+0x42>
 800acfc:	6820      	ldr	r0, [r4, #0]
 800acfe:	1821      	adds	r1, r4, r0
 800ad00:	428b      	cmp	r3, r1
 800ad02:	bf01      	itttt	eq
 800ad04:	6819      	ldreq	r1, [r3, #0]
 800ad06:	685b      	ldreq	r3, [r3, #4]
 800ad08:	1809      	addeq	r1, r1, r0
 800ad0a:	6021      	streq	r1, [r4, #0]
 800ad0c:	e7ed      	b.n	800acea <_free_r+0x1e>
 800ad0e:	461a      	mov	r2, r3
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	b10b      	cbz	r3, 800ad18 <_free_r+0x4c>
 800ad14:	42a3      	cmp	r3, r4
 800ad16:	d9fa      	bls.n	800ad0e <_free_r+0x42>
 800ad18:	6811      	ldr	r1, [r2, #0]
 800ad1a:	1850      	adds	r0, r2, r1
 800ad1c:	42a0      	cmp	r0, r4
 800ad1e:	d10b      	bne.n	800ad38 <_free_r+0x6c>
 800ad20:	6820      	ldr	r0, [r4, #0]
 800ad22:	4401      	add	r1, r0
 800ad24:	1850      	adds	r0, r2, r1
 800ad26:	4283      	cmp	r3, r0
 800ad28:	6011      	str	r1, [r2, #0]
 800ad2a:	d1e0      	bne.n	800acee <_free_r+0x22>
 800ad2c:	6818      	ldr	r0, [r3, #0]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	6053      	str	r3, [r2, #4]
 800ad32:	4408      	add	r0, r1
 800ad34:	6010      	str	r0, [r2, #0]
 800ad36:	e7da      	b.n	800acee <_free_r+0x22>
 800ad38:	d902      	bls.n	800ad40 <_free_r+0x74>
 800ad3a:	230c      	movs	r3, #12
 800ad3c:	602b      	str	r3, [r5, #0]
 800ad3e:	e7d6      	b.n	800acee <_free_r+0x22>
 800ad40:	6820      	ldr	r0, [r4, #0]
 800ad42:	1821      	adds	r1, r4, r0
 800ad44:	428b      	cmp	r3, r1
 800ad46:	bf04      	itt	eq
 800ad48:	6819      	ldreq	r1, [r3, #0]
 800ad4a:	685b      	ldreq	r3, [r3, #4]
 800ad4c:	6063      	str	r3, [r4, #4]
 800ad4e:	bf04      	itt	eq
 800ad50:	1809      	addeq	r1, r1, r0
 800ad52:	6021      	streq	r1, [r4, #0]
 800ad54:	6054      	str	r4, [r2, #4]
 800ad56:	e7ca      	b.n	800acee <_free_r+0x22>
 800ad58:	bd38      	pop	{r3, r4, r5, pc}
 800ad5a:	bf00      	nop
 800ad5c:	2000df8c 	.word	0x2000df8c

0800ad60 <sbrk_aligned>:
 800ad60:	b570      	push	{r4, r5, r6, lr}
 800ad62:	4e0f      	ldr	r6, [pc, #60]	@ (800ada0 <sbrk_aligned+0x40>)
 800ad64:	460c      	mov	r4, r1
 800ad66:	6831      	ldr	r1, [r6, #0]
 800ad68:	4605      	mov	r5, r0
 800ad6a:	b911      	cbnz	r1, 800ad72 <sbrk_aligned+0x12>
 800ad6c:	f000 fe16 	bl	800b99c <_sbrk_r>
 800ad70:	6030      	str	r0, [r6, #0]
 800ad72:	4621      	mov	r1, r4
 800ad74:	4628      	mov	r0, r5
 800ad76:	f000 fe11 	bl	800b99c <_sbrk_r>
 800ad7a:	1c43      	adds	r3, r0, #1
 800ad7c:	d103      	bne.n	800ad86 <sbrk_aligned+0x26>
 800ad7e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ad82:	4620      	mov	r0, r4
 800ad84:	bd70      	pop	{r4, r5, r6, pc}
 800ad86:	1cc4      	adds	r4, r0, #3
 800ad88:	f024 0403 	bic.w	r4, r4, #3
 800ad8c:	42a0      	cmp	r0, r4
 800ad8e:	d0f8      	beq.n	800ad82 <sbrk_aligned+0x22>
 800ad90:	1a21      	subs	r1, r4, r0
 800ad92:	4628      	mov	r0, r5
 800ad94:	f000 fe02 	bl	800b99c <_sbrk_r>
 800ad98:	3001      	adds	r0, #1
 800ad9a:	d1f2      	bne.n	800ad82 <sbrk_aligned+0x22>
 800ad9c:	e7ef      	b.n	800ad7e <sbrk_aligned+0x1e>
 800ad9e:	bf00      	nop
 800ada0:	2000df88 	.word	0x2000df88

0800ada4 <_malloc_r>:
 800ada4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ada8:	1ccd      	adds	r5, r1, #3
 800adaa:	f025 0503 	bic.w	r5, r5, #3
 800adae:	3508      	adds	r5, #8
 800adb0:	2d0c      	cmp	r5, #12
 800adb2:	bf38      	it	cc
 800adb4:	250c      	movcc	r5, #12
 800adb6:	2d00      	cmp	r5, #0
 800adb8:	4606      	mov	r6, r0
 800adba:	db01      	blt.n	800adc0 <_malloc_r+0x1c>
 800adbc:	42a9      	cmp	r1, r5
 800adbe:	d904      	bls.n	800adca <_malloc_r+0x26>
 800adc0:	230c      	movs	r3, #12
 800adc2:	6033      	str	r3, [r6, #0]
 800adc4:	2000      	movs	r0, #0
 800adc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aea0 <_malloc_r+0xfc>
 800adce:	f000 f869 	bl	800aea4 <__malloc_lock>
 800add2:	f8d8 3000 	ldr.w	r3, [r8]
 800add6:	461c      	mov	r4, r3
 800add8:	bb44      	cbnz	r4, 800ae2c <_malloc_r+0x88>
 800adda:	4629      	mov	r1, r5
 800addc:	4630      	mov	r0, r6
 800adde:	f7ff ffbf 	bl	800ad60 <sbrk_aligned>
 800ade2:	1c43      	adds	r3, r0, #1
 800ade4:	4604      	mov	r4, r0
 800ade6:	d158      	bne.n	800ae9a <_malloc_r+0xf6>
 800ade8:	f8d8 4000 	ldr.w	r4, [r8]
 800adec:	4627      	mov	r7, r4
 800adee:	2f00      	cmp	r7, #0
 800adf0:	d143      	bne.n	800ae7a <_malloc_r+0xd6>
 800adf2:	2c00      	cmp	r4, #0
 800adf4:	d04b      	beq.n	800ae8e <_malloc_r+0xea>
 800adf6:	6823      	ldr	r3, [r4, #0]
 800adf8:	4639      	mov	r1, r7
 800adfa:	4630      	mov	r0, r6
 800adfc:	eb04 0903 	add.w	r9, r4, r3
 800ae00:	f000 fdcc 	bl	800b99c <_sbrk_r>
 800ae04:	4581      	cmp	r9, r0
 800ae06:	d142      	bne.n	800ae8e <_malloc_r+0xea>
 800ae08:	6821      	ldr	r1, [r4, #0]
 800ae0a:	1a6d      	subs	r5, r5, r1
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f7ff ffa6 	bl	800ad60 <sbrk_aligned>
 800ae14:	3001      	adds	r0, #1
 800ae16:	d03a      	beq.n	800ae8e <_malloc_r+0xea>
 800ae18:	6823      	ldr	r3, [r4, #0]
 800ae1a:	442b      	add	r3, r5
 800ae1c:	6023      	str	r3, [r4, #0]
 800ae1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae22:	685a      	ldr	r2, [r3, #4]
 800ae24:	bb62      	cbnz	r2, 800ae80 <_malloc_r+0xdc>
 800ae26:	f8c8 7000 	str.w	r7, [r8]
 800ae2a:	e00f      	b.n	800ae4c <_malloc_r+0xa8>
 800ae2c:	6822      	ldr	r2, [r4, #0]
 800ae2e:	1b52      	subs	r2, r2, r5
 800ae30:	d420      	bmi.n	800ae74 <_malloc_r+0xd0>
 800ae32:	2a0b      	cmp	r2, #11
 800ae34:	d917      	bls.n	800ae66 <_malloc_r+0xc2>
 800ae36:	1961      	adds	r1, r4, r5
 800ae38:	42a3      	cmp	r3, r4
 800ae3a:	6025      	str	r5, [r4, #0]
 800ae3c:	bf18      	it	ne
 800ae3e:	6059      	strne	r1, [r3, #4]
 800ae40:	6863      	ldr	r3, [r4, #4]
 800ae42:	bf08      	it	eq
 800ae44:	f8c8 1000 	streq.w	r1, [r8]
 800ae48:	5162      	str	r2, [r4, r5]
 800ae4a:	604b      	str	r3, [r1, #4]
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f000 f82f 	bl	800aeb0 <__malloc_unlock>
 800ae52:	f104 000b 	add.w	r0, r4, #11
 800ae56:	1d23      	adds	r3, r4, #4
 800ae58:	f020 0007 	bic.w	r0, r0, #7
 800ae5c:	1ac2      	subs	r2, r0, r3
 800ae5e:	bf1c      	itt	ne
 800ae60:	1a1b      	subne	r3, r3, r0
 800ae62:	50a3      	strne	r3, [r4, r2]
 800ae64:	e7af      	b.n	800adc6 <_malloc_r+0x22>
 800ae66:	6862      	ldr	r2, [r4, #4]
 800ae68:	42a3      	cmp	r3, r4
 800ae6a:	bf0c      	ite	eq
 800ae6c:	f8c8 2000 	streq.w	r2, [r8]
 800ae70:	605a      	strne	r2, [r3, #4]
 800ae72:	e7eb      	b.n	800ae4c <_malloc_r+0xa8>
 800ae74:	4623      	mov	r3, r4
 800ae76:	6864      	ldr	r4, [r4, #4]
 800ae78:	e7ae      	b.n	800add8 <_malloc_r+0x34>
 800ae7a:	463c      	mov	r4, r7
 800ae7c:	687f      	ldr	r7, [r7, #4]
 800ae7e:	e7b6      	b.n	800adee <_malloc_r+0x4a>
 800ae80:	461a      	mov	r2, r3
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	42a3      	cmp	r3, r4
 800ae86:	d1fb      	bne.n	800ae80 <_malloc_r+0xdc>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	6053      	str	r3, [r2, #4]
 800ae8c:	e7de      	b.n	800ae4c <_malloc_r+0xa8>
 800ae8e:	230c      	movs	r3, #12
 800ae90:	6033      	str	r3, [r6, #0]
 800ae92:	4630      	mov	r0, r6
 800ae94:	f000 f80c 	bl	800aeb0 <__malloc_unlock>
 800ae98:	e794      	b.n	800adc4 <_malloc_r+0x20>
 800ae9a:	6005      	str	r5, [r0, #0]
 800ae9c:	e7d6      	b.n	800ae4c <_malloc_r+0xa8>
 800ae9e:	bf00      	nop
 800aea0:	2000df8c 	.word	0x2000df8c

0800aea4 <__malloc_lock>:
 800aea4:	4801      	ldr	r0, [pc, #4]	@ (800aeac <__malloc_lock+0x8>)
 800aea6:	f7ff bf00 	b.w	800acaa <__retarget_lock_acquire_recursive>
 800aeaa:	bf00      	nop
 800aeac:	2000df84 	.word	0x2000df84

0800aeb0 <__malloc_unlock>:
 800aeb0:	4801      	ldr	r0, [pc, #4]	@ (800aeb8 <__malloc_unlock+0x8>)
 800aeb2:	f7ff befb 	b.w	800acac <__retarget_lock_release_recursive>
 800aeb6:	bf00      	nop
 800aeb8:	2000df84 	.word	0x2000df84

0800aebc <__ssputs_r>:
 800aebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aec0:	688e      	ldr	r6, [r1, #8]
 800aec2:	461f      	mov	r7, r3
 800aec4:	42be      	cmp	r6, r7
 800aec6:	680b      	ldr	r3, [r1, #0]
 800aec8:	4682      	mov	sl, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	4690      	mov	r8, r2
 800aece:	d82d      	bhi.n	800af2c <__ssputs_r+0x70>
 800aed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aed4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aed8:	d026      	beq.n	800af28 <__ssputs_r+0x6c>
 800aeda:	6965      	ldr	r5, [r4, #20]
 800aedc:	6909      	ldr	r1, [r1, #16]
 800aede:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aee2:	eba3 0901 	sub.w	r9, r3, r1
 800aee6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aeea:	1c7b      	adds	r3, r7, #1
 800aeec:	444b      	add	r3, r9
 800aeee:	106d      	asrs	r5, r5, #1
 800aef0:	429d      	cmp	r5, r3
 800aef2:	bf38      	it	cc
 800aef4:	461d      	movcc	r5, r3
 800aef6:	0553      	lsls	r3, r2, #21
 800aef8:	d527      	bpl.n	800af4a <__ssputs_r+0x8e>
 800aefa:	4629      	mov	r1, r5
 800aefc:	f7ff ff52 	bl	800ada4 <_malloc_r>
 800af00:	4606      	mov	r6, r0
 800af02:	b360      	cbz	r0, 800af5e <__ssputs_r+0xa2>
 800af04:	6921      	ldr	r1, [r4, #16]
 800af06:	464a      	mov	r2, r9
 800af08:	f7ff fed1 	bl	800acae <memcpy>
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af16:	81a3      	strh	r3, [r4, #12]
 800af18:	6126      	str	r6, [r4, #16]
 800af1a:	6165      	str	r5, [r4, #20]
 800af1c:	444e      	add	r6, r9
 800af1e:	eba5 0509 	sub.w	r5, r5, r9
 800af22:	6026      	str	r6, [r4, #0]
 800af24:	60a5      	str	r5, [r4, #8]
 800af26:	463e      	mov	r6, r7
 800af28:	42be      	cmp	r6, r7
 800af2a:	d900      	bls.n	800af2e <__ssputs_r+0x72>
 800af2c:	463e      	mov	r6, r7
 800af2e:	6820      	ldr	r0, [r4, #0]
 800af30:	4632      	mov	r2, r6
 800af32:	4641      	mov	r1, r8
 800af34:	f000 fcf6 	bl	800b924 <memmove>
 800af38:	68a3      	ldr	r3, [r4, #8]
 800af3a:	1b9b      	subs	r3, r3, r6
 800af3c:	60a3      	str	r3, [r4, #8]
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	4433      	add	r3, r6
 800af42:	6023      	str	r3, [r4, #0]
 800af44:	2000      	movs	r0, #0
 800af46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af4a:	462a      	mov	r2, r5
 800af4c:	f000 fd36 	bl	800b9bc <_realloc_r>
 800af50:	4606      	mov	r6, r0
 800af52:	2800      	cmp	r0, #0
 800af54:	d1e0      	bne.n	800af18 <__ssputs_r+0x5c>
 800af56:	6921      	ldr	r1, [r4, #16]
 800af58:	4650      	mov	r0, sl
 800af5a:	f7ff feb7 	bl	800accc <_free_r>
 800af5e:	230c      	movs	r3, #12
 800af60:	f8ca 3000 	str.w	r3, [sl]
 800af64:	89a3      	ldrh	r3, [r4, #12]
 800af66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af6a:	81a3      	strh	r3, [r4, #12]
 800af6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af70:	e7e9      	b.n	800af46 <__ssputs_r+0x8a>
	...

0800af74 <_svfiprintf_r>:
 800af74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af78:	4698      	mov	r8, r3
 800af7a:	898b      	ldrh	r3, [r1, #12]
 800af7c:	061b      	lsls	r3, r3, #24
 800af7e:	b09d      	sub	sp, #116	@ 0x74
 800af80:	4607      	mov	r7, r0
 800af82:	460d      	mov	r5, r1
 800af84:	4614      	mov	r4, r2
 800af86:	d510      	bpl.n	800afaa <_svfiprintf_r+0x36>
 800af88:	690b      	ldr	r3, [r1, #16]
 800af8a:	b973      	cbnz	r3, 800afaa <_svfiprintf_r+0x36>
 800af8c:	2140      	movs	r1, #64	@ 0x40
 800af8e:	f7ff ff09 	bl	800ada4 <_malloc_r>
 800af92:	6028      	str	r0, [r5, #0]
 800af94:	6128      	str	r0, [r5, #16]
 800af96:	b930      	cbnz	r0, 800afa6 <_svfiprintf_r+0x32>
 800af98:	230c      	movs	r3, #12
 800af9a:	603b      	str	r3, [r7, #0]
 800af9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afa0:	b01d      	add	sp, #116	@ 0x74
 800afa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa6:	2340      	movs	r3, #64	@ 0x40
 800afa8:	616b      	str	r3, [r5, #20]
 800afaa:	2300      	movs	r3, #0
 800afac:	9309      	str	r3, [sp, #36]	@ 0x24
 800afae:	2320      	movs	r3, #32
 800afb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800afb8:	2330      	movs	r3, #48	@ 0x30
 800afba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b158 <_svfiprintf_r+0x1e4>
 800afbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afc2:	f04f 0901 	mov.w	r9, #1
 800afc6:	4623      	mov	r3, r4
 800afc8:	469a      	mov	sl, r3
 800afca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afce:	b10a      	cbz	r2, 800afd4 <_svfiprintf_r+0x60>
 800afd0:	2a25      	cmp	r2, #37	@ 0x25
 800afd2:	d1f9      	bne.n	800afc8 <_svfiprintf_r+0x54>
 800afd4:	ebba 0b04 	subs.w	fp, sl, r4
 800afd8:	d00b      	beq.n	800aff2 <_svfiprintf_r+0x7e>
 800afda:	465b      	mov	r3, fp
 800afdc:	4622      	mov	r2, r4
 800afde:	4629      	mov	r1, r5
 800afe0:	4638      	mov	r0, r7
 800afe2:	f7ff ff6b 	bl	800aebc <__ssputs_r>
 800afe6:	3001      	adds	r0, #1
 800afe8:	f000 80a7 	beq.w	800b13a <_svfiprintf_r+0x1c6>
 800afec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afee:	445a      	add	r2, fp
 800aff0:	9209      	str	r2, [sp, #36]	@ 0x24
 800aff2:	f89a 3000 	ldrb.w	r3, [sl]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	f000 809f 	beq.w	800b13a <_svfiprintf_r+0x1c6>
 800affc:	2300      	movs	r3, #0
 800affe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b006:	f10a 0a01 	add.w	sl, sl, #1
 800b00a:	9304      	str	r3, [sp, #16]
 800b00c:	9307      	str	r3, [sp, #28]
 800b00e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b012:	931a      	str	r3, [sp, #104]	@ 0x68
 800b014:	4654      	mov	r4, sl
 800b016:	2205      	movs	r2, #5
 800b018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b01c:	484e      	ldr	r0, [pc, #312]	@ (800b158 <_svfiprintf_r+0x1e4>)
 800b01e:	f7f5 f8d7 	bl	80001d0 <memchr>
 800b022:	9a04      	ldr	r2, [sp, #16]
 800b024:	b9d8      	cbnz	r0, 800b05e <_svfiprintf_r+0xea>
 800b026:	06d0      	lsls	r0, r2, #27
 800b028:	bf44      	itt	mi
 800b02a:	2320      	movmi	r3, #32
 800b02c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b030:	0711      	lsls	r1, r2, #28
 800b032:	bf44      	itt	mi
 800b034:	232b      	movmi	r3, #43	@ 0x2b
 800b036:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b03a:	f89a 3000 	ldrb.w	r3, [sl]
 800b03e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b040:	d015      	beq.n	800b06e <_svfiprintf_r+0xfa>
 800b042:	9a07      	ldr	r2, [sp, #28]
 800b044:	4654      	mov	r4, sl
 800b046:	2000      	movs	r0, #0
 800b048:	f04f 0c0a 	mov.w	ip, #10
 800b04c:	4621      	mov	r1, r4
 800b04e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b052:	3b30      	subs	r3, #48	@ 0x30
 800b054:	2b09      	cmp	r3, #9
 800b056:	d94b      	bls.n	800b0f0 <_svfiprintf_r+0x17c>
 800b058:	b1b0      	cbz	r0, 800b088 <_svfiprintf_r+0x114>
 800b05a:	9207      	str	r2, [sp, #28]
 800b05c:	e014      	b.n	800b088 <_svfiprintf_r+0x114>
 800b05e:	eba0 0308 	sub.w	r3, r0, r8
 800b062:	fa09 f303 	lsl.w	r3, r9, r3
 800b066:	4313      	orrs	r3, r2
 800b068:	9304      	str	r3, [sp, #16]
 800b06a:	46a2      	mov	sl, r4
 800b06c:	e7d2      	b.n	800b014 <_svfiprintf_r+0xa0>
 800b06e:	9b03      	ldr	r3, [sp, #12]
 800b070:	1d19      	adds	r1, r3, #4
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	9103      	str	r1, [sp, #12]
 800b076:	2b00      	cmp	r3, #0
 800b078:	bfbb      	ittet	lt
 800b07a:	425b      	neglt	r3, r3
 800b07c:	f042 0202 	orrlt.w	r2, r2, #2
 800b080:	9307      	strge	r3, [sp, #28]
 800b082:	9307      	strlt	r3, [sp, #28]
 800b084:	bfb8      	it	lt
 800b086:	9204      	strlt	r2, [sp, #16]
 800b088:	7823      	ldrb	r3, [r4, #0]
 800b08a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b08c:	d10a      	bne.n	800b0a4 <_svfiprintf_r+0x130>
 800b08e:	7863      	ldrb	r3, [r4, #1]
 800b090:	2b2a      	cmp	r3, #42	@ 0x2a
 800b092:	d132      	bne.n	800b0fa <_svfiprintf_r+0x186>
 800b094:	9b03      	ldr	r3, [sp, #12]
 800b096:	1d1a      	adds	r2, r3, #4
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	9203      	str	r2, [sp, #12]
 800b09c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0a0:	3402      	adds	r4, #2
 800b0a2:	9305      	str	r3, [sp, #20]
 800b0a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b168 <_svfiprintf_r+0x1f4>
 800b0a8:	7821      	ldrb	r1, [r4, #0]
 800b0aa:	2203      	movs	r2, #3
 800b0ac:	4650      	mov	r0, sl
 800b0ae:	f7f5 f88f 	bl	80001d0 <memchr>
 800b0b2:	b138      	cbz	r0, 800b0c4 <_svfiprintf_r+0x150>
 800b0b4:	9b04      	ldr	r3, [sp, #16]
 800b0b6:	eba0 000a 	sub.w	r0, r0, sl
 800b0ba:	2240      	movs	r2, #64	@ 0x40
 800b0bc:	4082      	lsls	r2, r0
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	3401      	adds	r4, #1
 800b0c2:	9304      	str	r3, [sp, #16]
 800b0c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0c8:	4824      	ldr	r0, [pc, #144]	@ (800b15c <_svfiprintf_r+0x1e8>)
 800b0ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0ce:	2206      	movs	r2, #6
 800b0d0:	f7f5 f87e 	bl	80001d0 <memchr>
 800b0d4:	2800      	cmp	r0, #0
 800b0d6:	d036      	beq.n	800b146 <_svfiprintf_r+0x1d2>
 800b0d8:	4b21      	ldr	r3, [pc, #132]	@ (800b160 <_svfiprintf_r+0x1ec>)
 800b0da:	bb1b      	cbnz	r3, 800b124 <_svfiprintf_r+0x1b0>
 800b0dc:	9b03      	ldr	r3, [sp, #12]
 800b0de:	3307      	adds	r3, #7
 800b0e0:	f023 0307 	bic.w	r3, r3, #7
 800b0e4:	3308      	adds	r3, #8
 800b0e6:	9303      	str	r3, [sp, #12]
 800b0e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ea:	4433      	add	r3, r6
 800b0ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0ee:	e76a      	b.n	800afc6 <_svfiprintf_r+0x52>
 800b0f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	e7a8      	b.n	800b04c <_svfiprintf_r+0xd8>
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	3401      	adds	r4, #1
 800b0fe:	9305      	str	r3, [sp, #20]
 800b100:	4619      	mov	r1, r3
 800b102:	f04f 0c0a 	mov.w	ip, #10
 800b106:	4620      	mov	r0, r4
 800b108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b10c:	3a30      	subs	r2, #48	@ 0x30
 800b10e:	2a09      	cmp	r2, #9
 800b110:	d903      	bls.n	800b11a <_svfiprintf_r+0x1a6>
 800b112:	2b00      	cmp	r3, #0
 800b114:	d0c6      	beq.n	800b0a4 <_svfiprintf_r+0x130>
 800b116:	9105      	str	r1, [sp, #20]
 800b118:	e7c4      	b.n	800b0a4 <_svfiprintf_r+0x130>
 800b11a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b11e:	4604      	mov	r4, r0
 800b120:	2301      	movs	r3, #1
 800b122:	e7f0      	b.n	800b106 <_svfiprintf_r+0x192>
 800b124:	ab03      	add	r3, sp, #12
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	462a      	mov	r2, r5
 800b12a:	4b0e      	ldr	r3, [pc, #56]	@ (800b164 <_svfiprintf_r+0x1f0>)
 800b12c:	a904      	add	r1, sp, #16
 800b12e:	4638      	mov	r0, r7
 800b130:	f3af 8000 	nop.w
 800b134:	1c42      	adds	r2, r0, #1
 800b136:	4606      	mov	r6, r0
 800b138:	d1d6      	bne.n	800b0e8 <_svfiprintf_r+0x174>
 800b13a:	89ab      	ldrh	r3, [r5, #12]
 800b13c:	065b      	lsls	r3, r3, #25
 800b13e:	f53f af2d 	bmi.w	800af9c <_svfiprintf_r+0x28>
 800b142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b144:	e72c      	b.n	800afa0 <_svfiprintf_r+0x2c>
 800b146:	ab03      	add	r3, sp, #12
 800b148:	9300      	str	r3, [sp, #0]
 800b14a:	462a      	mov	r2, r5
 800b14c:	4b05      	ldr	r3, [pc, #20]	@ (800b164 <_svfiprintf_r+0x1f0>)
 800b14e:	a904      	add	r1, sp, #16
 800b150:	4638      	mov	r0, r7
 800b152:	f000 f9bb 	bl	800b4cc <_printf_i>
 800b156:	e7ed      	b.n	800b134 <_svfiprintf_r+0x1c0>
 800b158:	0800bd69 	.word	0x0800bd69
 800b15c:	0800bd73 	.word	0x0800bd73
 800b160:	00000000 	.word	0x00000000
 800b164:	0800aebd 	.word	0x0800aebd
 800b168:	0800bd6f 	.word	0x0800bd6f

0800b16c <__sfputc_r>:
 800b16c:	6893      	ldr	r3, [r2, #8]
 800b16e:	3b01      	subs	r3, #1
 800b170:	2b00      	cmp	r3, #0
 800b172:	b410      	push	{r4}
 800b174:	6093      	str	r3, [r2, #8]
 800b176:	da08      	bge.n	800b18a <__sfputc_r+0x1e>
 800b178:	6994      	ldr	r4, [r2, #24]
 800b17a:	42a3      	cmp	r3, r4
 800b17c:	db01      	blt.n	800b182 <__sfputc_r+0x16>
 800b17e:	290a      	cmp	r1, #10
 800b180:	d103      	bne.n	800b18a <__sfputc_r+0x1e>
 800b182:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b186:	f7ff bc24 	b.w	800a9d2 <__swbuf_r>
 800b18a:	6813      	ldr	r3, [r2, #0]
 800b18c:	1c58      	adds	r0, r3, #1
 800b18e:	6010      	str	r0, [r2, #0]
 800b190:	7019      	strb	r1, [r3, #0]
 800b192:	4608      	mov	r0, r1
 800b194:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b198:	4770      	bx	lr

0800b19a <__sfputs_r>:
 800b19a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19c:	4606      	mov	r6, r0
 800b19e:	460f      	mov	r7, r1
 800b1a0:	4614      	mov	r4, r2
 800b1a2:	18d5      	adds	r5, r2, r3
 800b1a4:	42ac      	cmp	r4, r5
 800b1a6:	d101      	bne.n	800b1ac <__sfputs_r+0x12>
 800b1a8:	2000      	movs	r0, #0
 800b1aa:	e007      	b.n	800b1bc <__sfputs_r+0x22>
 800b1ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1b0:	463a      	mov	r2, r7
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f7ff ffda 	bl	800b16c <__sfputc_r>
 800b1b8:	1c43      	adds	r3, r0, #1
 800b1ba:	d1f3      	bne.n	800b1a4 <__sfputs_r+0xa>
 800b1bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1c0 <_vfiprintf_r>:
 800b1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c4:	460d      	mov	r5, r1
 800b1c6:	b09d      	sub	sp, #116	@ 0x74
 800b1c8:	4614      	mov	r4, r2
 800b1ca:	4698      	mov	r8, r3
 800b1cc:	4606      	mov	r6, r0
 800b1ce:	b118      	cbz	r0, 800b1d8 <_vfiprintf_r+0x18>
 800b1d0:	6a03      	ldr	r3, [r0, #32]
 800b1d2:	b90b      	cbnz	r3, 800b1d8 <_vfiprintf_r+0x18>
 800b1d4:	f7ff fade 	bl	800a794 <__sinit>
 800b1d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1da:	07d9      	lsls	r1, r3, #31
 800b1dc:	d405      	bmi.n	800b1ea <_vfiprintf_r+0x2a>
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	059a      	lsls	r2, r3, #22
 800b1e2:	d402      	bmi.n	800b1ea <_vfiprintf_r+0x2a>
 800b1e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1e6:	f7ff fd60 	bl	800acaa <__retarget_lock_acquire_recursive>
 800b1ea:	89ab      	ldrh	r3, [r5, #12]
 800b1ec:	071b      	lsls	r3, r3, #28
 800b1ee:	d501      	bpl.n	800b1f4 <_vfiprintf_r+0x34>
 800b1f0:	692b      	ldr	r3, [r5, #16]
 800b1f2:	b99b      	cbnz	r3, 800b21c <_vfiprintf_r+0x5c>
 800b1f4:	4629      	mov	r1, r5
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	f7ff fc2a 	bl	800aa50 <__swsetup_r>
 800b1fc:	b170      	cbz	r0, 800b21c <_vfiprintf_r+0x5c>
 800b1fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b200:	07dc      	lsls	r4, r3, #31
 800b202:	d504      	bpl.n	800b20e <_vfiprintf_r+0x4e>
 800b204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b208:	b01d      	add	sp, #116	@ 0x74
 800b20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b20e:	89ab      	ldrh	r3, [r5, #12]
 800b210:	0598      	lsls	r0, r3, #22
 800b212:	d4f7      	bmi.n	800b204 <_vfiprintf_r+0x44>
 800b214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b216:	f7ff fd49 	bl	800acac <__retarget_lock_release_recursive>
 800b21a:	e7f3      	b.n	800b204 <_vfiprintf_r+0x44>
 800b21c:	2300      	movs	r3, #0
 800b21e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b220:	2320      	movs	r3, #32
 800b222:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b226:	f8cd 800c 	str.w	r8, [sp, #12]
 800b22a:	2330      	movs	r3, #48	@ 0x30
 800b22c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3dc <_vfiprintf_r+0x21c>
 800b230:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b234:	f04f 0901 	mov.w	r9, #1
 800b238:	4623      	mov	r3, r4
 800b23a:	469a      	mov	sl, r3
 800b23c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b240:	b10a      	cbz	r2, 800b246 <_vfiprintf_r+0x86>
 800b242:	2a25      	cmp	r2, #37	@ 0x25
 800b244:	d1f9      	bne.n	800b23a <_vfiprintf_r+0x7a>
 800b246:	ebba 0b04 	subs.w	fp, sl, r4
 800b24a:	d00b      	beq.n	800b264 <_vfiprintf_r+0xa4>
 800b24c:	465b      	mov	r3, fp
 800b24e:	4622      	mov	r2, r4
 800b250:	4629      	mov	r1, r5
 800b252:	4630      	mov	r0, r6
 800b254:	f7ff ffa1 	bl	800b19a <__sfputs_r>
 800b258:	3001      	adds	r0, #1
 800b25a:	f000 80a7 	beq.w	800b3ac <_vfiprintf_r+0x1ec>
 800b25e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b260:	445a      	add	r2, fp
 800b262:	9209      	str	r2, [sp, #36]	@ 0x24
 800b264:	f89a 3000 	ldrb.w	r3, [sl]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	f000 809f 	beq.w	800b3ac <_vfiprintf_r+0x1ec>
 800b26e:	2300      	movs	r3, #0
 800b270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b274:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b278:	f10a 0a01 	add.w	sl, sl, #1
 800b27c:	9304      	str	r3, [sp, #16]
 800b27e:	9307      	str	r3, [sp, #28]
 800b280:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b284:	931a      	str	r3, [sp, #104]	@ 0x68
 800b286:	4654      	mov	r4, sl
 800b288:	2205      	movs	r2, #5
 800b28a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b28e:	4853      	ldr	r0, [pc, #332]	@ (800b3dc <_vfiprintf_r+0x21c>)
 800b290:	f7f4 ff9e 	bl	80001d0 <memchr>
 800b294:	9a04      	ldr	r2, [sp, #16]
 800b296:	b9d8      	cbnz	r0, 800b2d0 <_vfiprintf_r+0x110>
 800b298:	06d1      	lsls	r1, r2, #27
 800b29a:	bf44      	itt	mi
 800b29c:	2320      	movmi	r3, #32
 800b29e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2a2:	0713      	lsls	r3, r2, #28
 800b2a4:	bf44      	itt	mi
 800b2a6:	232b      	movmi	r3, #43	@ 0x2b
 800b2a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b2b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2b2:	d015      	beq.n	800b2e0 <_vfiprintf_r+0x120>
 800b2b4:	9a07      	ldr	r2, [sp, #28]
 800b2b6:	4654      	mov	r4, sl
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	f04f 0c0a 	mov.w	ip, #10
 800b2be:	4621      	mov	r1, r4
 800b2c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2c4:	3b30      	subs	r3, #48	@ 0x30
 800b2c6:	2b09      	cmp	r3, #9
 800b2c8:	d94b      	bls.n	800b362 <_vfiprintf_r+0x1a2>
 800b2ca:	b1b0      	cbz	r0, 800b2fa <_vfiprintf_r+0x13a>
 800b2cc:	9207      	str	r2, [sp, #28]
 800b2ce:	e014      	b.n	800b2fa <_vfiprintf_r+0x13a>
 800b2d0:	eba0 0308 	sub.w	r3, r0, r8
 800b2d4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	9304      	str	r3, [sp, #16]
 800b2dc:	46a2      	mov	sl, r4
 800b2de:	e7d2      	b.n	800b286 <_vfiprintf_r+0xc6>
 800b2e0:	9b03      	ldr	r3, [sp, #12]
 800b2e2:	1d19      	adds	r1, r3, #4
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	9103      	str	r1, [sp, #12]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	bfbb      	ittet	lt
 800b2ec:	425b      	neglt	r3, r3
 800b2ee:	f042 0202 	orrlt.w	r2, r2, #2
 800b2f2:	9307      	strge	r3, [sp, #28]
 800b2f4:	9307      	strlt	r3, [sp, #28]
 800b2f6:	bfb8      	it	lt
 800b2f8:	9204      	strlt	r2, [sp, #16]
 800b2fa:	7823      	ldrb	r3, [r4, #0]
 800b2fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2fe:	d10a      	bne.n	800b316 <_vfiprintf_r+0x156>
 800b300:	7863      	ldrb	r3, [r4, #1]
 800b302:	2b2a      	cmp	r3, #42	@ 0x2a
 800b304:	d132      	bne.n	800b36c <_vfiprintf_r+0x1ac>
 800b306:	9b03      	ldr	r3, [sp, #12]
 800b308:	1d1a      	adds	r2, r3, #4
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	9203      	str	r2, [sp, #12]
 800b30e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b312:	3402      	adds	r4, #2
 800b314:	9305      	str	r3, [sp, #20]
 800b316:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3ec <_vfiprintf_r+0x22c>
 800b31a:	7821      	ldrb	r1, [r4, #0]
 800b31c:	2203      	movs	r2, #3
 800b31e:	4650      	mov	r0, sl
 800b320:	f7f4 ff56 	bl	80001d0 <memchr>
 800b324:	b138      	cbz	r0, 800b336 <_vfiprintf_r+0x176>
 800b326:	9b04      	ldr	r3, [sp, #16]
 800b328:	eba0 000a 	sub.w	r0, r0, sl
 800b32c:	2240      	movs	r2, #64	@ 0x40
 800b32e:	4082      	lsls	r2, r0
 800b330:	4313      	orrs	r3, r2
 800b332:	3401      	adds	r4, #1
 800b334:	9304      	str	r3, [sp, #16]
 800b336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b33a:	4829      	ldr	r0, [pc, #164]	@ (800b3e0 <_vfiprintf_r+0x220>)
 800b33c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b340:	2206      	movs	r2, #6
 800b342:	f7f4 ff45 	bl	80001d0 <memchr>
 800b346:	2800      	cmp	r0, #0
 800b348:	d03f      	beq.n	800b3ca <_vfiprintf_r+0x20a>
 800b34a:	4b26      	ldr	r3, [pc, #152]	@ (800b3e4 <_vfiprintf_r+0x224>)
 800b34c:	bb1b      	cbnz	r3, 800b396 <_vfiprintf_r+0x1d6>
 800b34e:	9b03      	ldr	r3, [sp, #12]
 800b350:	3307      	adds	r3, #7
 800b352:	f023 0307 	bic.w	r3, r3, #7
 800b356:	3308      	adds	r3, #8
 800b358:	9303      	str	r3, [sp, #12]
 800b35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b35c:	443b      	add	r3, r7
 800b35e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b360:	e76a      	b.n	800b238 <_vfiprintf_r+0x78>
 800b362:	fb0c 3202 	mla	r2, ip, r2, r3
 800b366:	460c      	mov	r4, r1
 800b368:	2001      	movs	r0, #1
 800b36a:	e7a8      	b.n	800b2be <_vfiprintf_r+0xfe>
 800b36c:	2300      	movs	r3, #0
 800b36e:	3401      	adds	r4, #1
 800b370:	9305      	str	r3, [sp, #20]
 800b372:	4619      	mov	r1, r3
 800b374:	f04f 0c0a 	mov.w	ip, #10
 800b378:	4620      	mov	r0, r4
 800b37a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b37e:	3a30      	subs	r2, #48	@ 0x30
 800b380:	2a09      	cmp	r2, #9
 800b382:	d903      	bls.n	800b38c <_vfiprintf_r+0x1cc>
 800b384:	2b00      	cmp	r3, #0
 800b386:	d0c6      	beq.n	800b316 <_vfiprintf_r+0x156>
 800b388:	9105      	str	r1, [sp, #20]
 800b38a:	e7c4      	b.n	800b316 <_vfiprintf_r+0x156>
 800b38c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b390:	4604      	mov	r4, r0
 800b392:	2301      	movs	r3, #1
 800b394:	e7f0      	b.n	800b378 <_vfiprintf_r+0x1b8>
 800b396:	ab03      	add	r3, sp, #12
 800b398:	9300      	str	r3, [sp, #0]
 800b39a:	462a      	mov	r2, r5
 800b39c:	4b12      	ldr	r3, [pc, #72]	@ (800b3e8 <_vfiprintf_r+0x228>)
 800b39e:	a904      	add	r1, sp, #16
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	f3af 8000 	nop.w
 800b3a6:	4607      	mov	r7, r0
 800b3a8:	1c78      	adds	r0, r7, #1
 800b3aa:	d1d6      	bne.n	800b35a <_vfiprintf_r+0x19a>
 800b3ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3ae:	07d9      	lsls	r1, r3, #31
 800b3b0:	d405      	bmi.n	800b3be <_vfiprintf_r+0x1fe>
 800b3b2:	89ab      	ldrh	r3, [r5, #12]
 800b3b4:	059a      	lsls	r2, r3, #22
 800b3b6:	d402      	bmi.n	800b3be <_vfiprintf_r+0x1fe>
 800b3b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3ba:	f7ff fc77 	bl	800acac <__retarget_lock_release_recursive>
 800b3be:	89ab      	ldrh	r3, [r5, #12]
 800b3c0:	065b      	lsls	r3, r3, #25
 800b3c2:	f53f af1f 	bmi.w	800b204 <_vfiprintf_r+0x44>
 800b3c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3c8:	e71e      	b.n	800b208 <_vfiprintf_r+0x48>
 800b3ca:	ab03      	add	r3, sp, #12
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	462a      	mov	r2, r5
 800b3d0:	4b05      	ldr	r3, [pc, #20]	@ (800b3e8 <_vfiprintf_r+0x228>)
 800b3d2:	a904      	add	r1, sp, #16
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	f000 f879 	bl	800b4cc <_printf_i>
 800b3da:	e7e4      	b.n	800b3a6 <_vfiprintf_r+0x1e6>
 800b3dc:	0800bd69 	.word	0x0800bd69
 800b3e0:	0800bd73 	.word	0x0800bd73
 800b3e4:	00000000 	.word	0x00000000
 800b3e8:	0800b19b 	.word	0x0800b19b
 800b3ec:	0800bd6f 	.word	0x0800bd6f

0800b3f0 <_printf_common>:
 800b3f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3f4:	4616      	mov	r6, r2
 800b3f6:	4698      	mov	r8, r3
 800b3f8:	688a      	ldr	r2, [r1, #8]
 800b3fa:	690b      	ldr	r3, [r1, #16]
 800b3fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b400:	4293      	cmp	r3, r2
 800b402:	bfb8      	it	lt
 800b404:	4613      	movlt	r3, r2
 800b406:	6033      	str	r3, [r6, #0]
 800b408:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b40c:	4607      	mov	r7, r0
 800b40e:	460c      	mov	r4, r1
 800b410:	b10a      	cbz	r2, 800b416 <_printf_common+0x26>
 800b412:	3301      	adds	r3, #1
 800b414:	6033      	str	r3, [r6, #0]
 800b416:	6823      	ldr	r3, [r4, #0]
 800b418:	0699      	lsls	r1, r3, #26
 800b41a:	bf42      	ittt	mi
 800b41c:	6833      	ldrmi	r3, [r6, #0]
 800b41e:	3302      	addmi	r3, #2
 800b420:	6033      	strmi	r3, [r6, #0]
 800b422:	6825      	ldr	r5, [r4, #0]
 800b424:	f015 0506 	ands.w	r5, r5, #6
 800b428:	d106      	bne.n	800b438 <_printf_common+0x48>
 800b42a:	f104 0a19 	add.w	sl, r4, #25
 800b42e:	68e3      	ldr	r3, [r4, #12]
 800b430:	6832      	ldr	r2, [r6, #0]
 800b432:	1a9b      	subs	r3, r3, r2
 800b434:	42ab      	cmp	r3, r5
 800b436:	dc26      	bgt.n	800b486 <_printf_common+0x96>
 800b438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b43c:	6822      	ldr	r2, [r4, #0]
 800b43e:	3b00      	subs	r3, #0
 800b440:	bf18      	it	ne
 800b442:	2301      	movne	r3, #1
 800b444:	0692      	lsls	r2, r2, #26
 800b446:	d42b      	bmi.n	800b4a0 <_printf_common+0xb0>
 800b448:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b44c:	4641      	mov	r1, r8
 800b44e:	4638      	mov	r0, r7
 800b450:	47c8      	blx	r9
 800b452:	3001      	adds	r0, #1
 800b454:	d01e      	beq.n	800b494 <_printf_common+0xa4>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	6922      	ldr	r2, [r4, #16]
 800b45a:	f003 0306 	and.w	r3, r3, #6
 800b45e:	2b04      	cmp	r3, #4
 800b460:	bf02      	ittt	eq
 800b462:	68e5      	ldreq	r5, [r4, #12]
 800b464:	6833      	ldreq	r3, [r6, #0]
 800b466:	1aed      	subeq	r5, r5, r3
 800b468:	68a3      	ldr	r3, [r4, #8]
 800b46a:	bf0c      	ite	eq
 800b46c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b470:	2500      	movne	r5, #0
 800b472:	4293      	cmp	r3, r2
 800b474:	bfc4      	itt	gt
 800b476:	1a9b      	subgt	r3, r3, r2
 800b478:	18ed      	addgt	r5, r5, r3
 800b47a:	2600      	movs	r6, #0
 800b47c:	341a      	adds	r4, #26
 800b47e:	42b5      	cmp	r5, r6
 800b480:	d11a      	bne.n	800b4b8 <_printf_common+0xc8>
 800b482:	2000      	movs	r0, #0
 800b484:	e008      	b.n	800b498 <_printf_common+0xa8>
 800b486:	2301      	movs	r3, #1
 800b488:	4652      	mov	r2, sl
 800b48a:	4641      	mov	r1, r8
 800b48c:	4638      	mov	r0, r7
 800b48e:	47c8      	blx	r9
 800b490:	3001      	adds	r0, #1
 800b492:	d103      	bne.n	800b49c <_printf_common+0xac>
 800b494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b49c:	3501      	adds	r5, #1
 800b49e:	e7c6      	b.n	800b42e <_printf_common+0x3e>
 800b4a0:	18e1      	adds	r1, r4, r3
 800b4a2:	1c5a      	adds	r2, r3, #1
 800b4a4:	2030      	movs	r0, #48	@ 0x30
 800b4a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b4aa:	4422      	add	r2, r4
 800b4ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b4b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4b4:	3302      	adds	r3, #2
 800b4b6:	e7c7      	b.n	800b448 <_printf_common+0x58>
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	4622      	mov	r2, r4
 800b4bc:	4641      	mov	r1, r8
 800b4be:	4638      	mov	r0, r7
 800b4c0:	47c8      	blx	r9
 800b4c2:	3001      	adds	r0, #1
 800b4c4:	d0e6      	beq.n	800b494 <_printf_common+0xa4>
 800b4c6:	3601      	adds	r6, #1
 800b4c8:	e7d9      	b.n	800b47e <_printf_common+0x8e>
	...

0800b4cc <_printf_i>:
 800b4cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4d0:	7e0f      	ldrb	r7, [r1, #24]
 800b4d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4d4:	2f78      	cmp	r7, #120	@ 0x78
 800b4d6:	4691      	mov	r9, r2
 800b4d8:	4680      	mov	r8, r0
 800b4da:	460c      	mov	r4, r1
 800b4dc:	469a      	mov	sl, r3
 800b4de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4e2:	d807      	bhi.n	800b4f4 <_printf_i+0x28>
 800b4e4:	2f62      	cmp	r7, #98	@ 0x62
 800b4e6:	d80a      	bhi.n	800b4fe <_printf_i+0x32>
 800b4e8:	2f00      	cmp	r7, #0
 800b4ea:	f000 80d1 	beq.w	800b690 <_printf_i+0x1c4>
 800b4ee:	2f58      	cmp	r7, #88	@ 0x58
 800b4f0:	f000 80b8 	beq.w	800b664 <_printf_i+0x198>
 800b4f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4fc:	e03a      	b.n	800b574 <_printf_i+0xa8>
 800b4fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b502:	2b15      	cmp	r3, #21
 800b504:	d8f6      	bhi.n	800b4f4 <_printf_i+0x28>
 800b506:	a101      	add	r1, pc, #4	@ (adr r1, 800b50c <_printf_i+0x40>)
 800b508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b50c:	0800b565 	.word	0x0800b565
 800b510:	0800b579 	.word	0x0800b579
 800b514:	0800b4f5 	.word	0x0800b4f5
 800b518:	0800b4f5 	.word	0x0800b4f5
 800b51c:	0800b4f5 	.word	0x0800b4f5
 800b520:	0800b4f5 	.word	0x0800b4f5
 800b524:	0800b579 	.word	0x0800b579
 800b528:	0800b4f5 	.word	0x0800b4f5
 800b52c:	0800b4f5 	.word	0x0800b4f5
 800b530:	0800b4f5 	.word	0x0800b4f5
 800b534:	0800b4f5 	.word	0x0800b4f5
 800b538:	0800b677 	.word	0x0800b677
 800b53c:	0800b5a3 	.word	0x0800b5a3
 800b540:	0800b631 	.word	0x0800b631
 800b544:	0800b4f5 	.word	0x0800b4f5
 800b548:	0800b4f5 	.word	0x0800b4f5
 800b54c:	0800b699 	.word	0x0800b699
 800b550:	0800b4f5 	.word	0x0800b4f5
 800b554:	0800b5a3 	.word	0x0800b5a3
 800b558:	0800b4f5 	.word	0x0800b4f5
 800b55c:	0800b4f5 	.word	0x0800b4f5
 800b560:	0800b639 	.word	0x0800b639
 800b564:	6833      	ldr	r3, [r6, #0]
 800b566:	1d1a      	adds	r2, r3, #4
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	6032      	str	r2, [r6, #0]
 800b56c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b570:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b574:	2301      	movs	r3, #1
 800b576:	e09c      	b.n	800b6b2 <_printf_i+0x1e6>
 800b578:	6833      	ldr	r3, [r6, #0]
 800b57a:	6820      	ldr	r0, [r4, #0]
 800b57c:	1d19      	adds	r1, r3, #4
 800b57e:	6031      	str	r1, [r6, #0]
 800b580:	0606      	lsls	r6, r0, #24
 800b582:	d501      	bpl.n	800b588 <_printf_i+0xbc>
 800b584:	681d      	ldr	r5, [r3, #0]
 800b586:	e003      	b.n	800b590 <_printf_i+0xc4>
 800b588:	0645      	lsls	r5, r0, #25
 800b58a:	d5fb      	bpl.n	800b584 <_printf_i+0xb8>
 800b58c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b590:	2d00      	cmp	r5, #0
 800b592:	da03      	bge.n	800b59c <_printf_i+0xd0>
 800b594:	232d      	movs	r3, #45	@ 0x2d
 800b596:	426d      	negs	r5, r5
 800b598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b59c:	4858      	ldr	r0, [pc, #352]	@ (800b700 <_printf_i+0x234>)
 800b59e:	230a      	movs	r3, #10
 800b5a0:	e011      	b.n	800b5c6 <_printf_i+0xfa>
 800b5a2:	6821      	ldr	r1, [r4, #0]
 800b5a4:	6833      	ldr	r3, [r6, #0]
 800b5a6:	0608      	lsls	r0, r1, #24
 800b5a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b5ac:	d402      	bmi.n	800b5b4 <_printf_i+0xe8>
 800b5ae:	0649      	lsls	r1, r1, #25
 800b5b0:	bf48      	it	mi
 800b5b2:	b2ad      	uxthmi	r5, r5
 800b5b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5b6:	4852      	ldr	r0, [pc, #328]	@ (800b700 <_printf_i+0x234>)
 800b5b8:	6033      	str	r3, [r6, #0]
 800b5ba:	bf14      	ite	ne
 800b5bc:	230a      	movne	r3, #10
 800b5be:	2308      	moveq	r3, #8
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5c6:	6866      	ldr	r6, [r4, #4]
 800b5c8:	60a6      	str	r6, [r4, #8]
 800b5ca:	2e00      	cmp	r6, #0
 800b5cc:	db05      	blt.n	800b5da <_printf_i+0x10e>
 800b5ce:	6821      	ldr	r1, [r4, #0]
 800b5d0:	432e      	orrs	r6, r5
 800b5d2:	f021 0104 	bic.w	r1, r1, #4
 800b5d6:	6021      	str	r1, [r4, #0]
 800b5d8:	d04b      	beq.n	800b672 <_printf_i+0x1a6>
 800b5da:	4616      	mov	r6, r2
 800b5dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5e0:	fb03 5711 	mls	r7, r3, r1, r5
 800b5e4:	5dc7      	ldrb	r7, [r0, r7]
 800b5e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5ea:	462f      	mov	r7, r5
 800b5ec:	42bb      	cmp	r3, r7
 800b5ee:	460d      	mov	r5, r1
 800b5f0:	d9f4      	bls.n	800b5dc <_printf_i+0x110>
 800b5f2:	2b08      	cmp	r3, #8
 800b5f4:	d10b      	bne.n	800b60e <_printf_i+0x142>
 800b5f6:	6823      	ldr	r3, [r4, #0]
 800b5f8:	07df      	lsls	r7, r3, #31
 800b5fa:	d508      	bpl.n	800b60e <_printf_i+0x142>
 800b5fc:	6923      	ldr	r3, [r4, #16]
 800b5fe:	6861      	ldr	r1, [r4, #4]
 800b600:	4299      	cmp	r1, r3
 800b602:	bfde      	ittt	le
 800b604:	2330      	movle	r3, #48	@ 0x30
 800b606:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b60a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b60e:	1b92      	subs	r2, r2, r6
 800b610:	6122      	str	r2, [r4, #16]
 800b612:	f8cd a000 	str.w	sl, [sp]
 800b616:	464b      	mov	r3, r9
 800b618:	aa03      	add	r2, sp, #12
 800b61a:	4621      	mov	r1, r4
 800b61c:	4640      	mov	r0, r8
 800b61e:	f7ff fee7 	bl	800b3f0 <_printf_common>
 800b622:	3001      	adds	r0, #1
 800b624:	d14a      	bne.n	800b6bc <_printf_i+0x1f0>
 800b626:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b62a:	b004      	add	sp, #16
 800b62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b630:	6823      	ldr	r3, [r4, #0]
 800b632:	f043 0320 	orr.w	r3, r3, #32
 800b636:	6023      	str	r3, [r4, #0]
 800b638:	4832      	ldr	r0, [pc, #200]	@ (800b704 <_printf_i+0x238>)
 800b63a:	2778      	movs	r7, #120	@ 0x78
 800b63c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b640:	6823      	ldr	r3, [r4, #0]
 800b642:	6831      	ldr	r1, [r6, #0]
 800b644:	061f      	lsls	r7, r3, #24
 800b646:	f851 5b04 	ldr.w	r5, [r1], #4
 800b64a:	d402      	bmi.n	800b652 <_printf_i+0x186>
 800b64c:	065f      	lsls	r7, r3, #25
 800b64e:	bf48      	it	mi
 800b650:	b2ad      	uxthmi	r5, r5
 800b652:	6031      	str	r1, [r6, #0]
 800b654:	07d9      	lsls	r1, r3, #31
 800b656:	bf44      	itt	mi
 800b658:	f043 0320 	orrmi.w	r3, r3, #32
 800b65c:	6023      	strmi	r3, [r4, #0]
 800b65e:	b11d      	cbz	r5, 800b668 <_printf_i+0x19c>
 800b660:	2310      	movs	r3, #16
 800b662:	e7ad      	b.n	800b5c0 <_printf_i+0xf4>
 800b664:	4826      	ldr	r0, [pc, #152]	@ (800b700 <_printf_i+0x234>)
 800b666:	e7e9      	b.n	800b63c <_printf_i+0x170>
 800b668:	6823      	ldr	r3, [r4, #0]
 800b66a:	f023 0320 	bic.w	r3, r3, #32
 800b66e:	6023      	str	r3, [r4, #0]
 800b670:	e7f6      	b.n	800b660 <_printf_i+0x194>
 800b672:	4616      	mov	r6, r2
 800b674:	e7bd      	b.n	800b5f2 <_printf_i+0x126>
 800b676:	6833      	ldr	r3, [r6, #0]
 800b678:	6825      	ldr	r5, [r4, #0]
 800b67a:	6961      	ldr	r1, [r4, #20]
 800b67c:	1d18      	adds	r0, r3, #4
 800b67e:	6030      	str	r0, [r6, #0]
 800b680:	062e      	lsls	r6, r5, #24
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	d501      	bpl.n	800b68a <_printf_i+0x1be>
 800b686:	6019      	str	r1, [r3, #0]
 800b688:	e002      	b.n	800b690 <_printf_i+0x1c4>
 800b68a:	0668      	lsls	r0, r5, #25
 800b68c:	d5fb      	bpl.n	800b686 <_printf_i+0x1ba>
 800b68e:	8019      	strh	r1, [r3, #0]
 800b690:	2300      	movs	r3, #0
 800b692:	6123      	str	r3, [r4, #16]
 800b694:	4616      	mov	r6, r2
 800b696:	e7bc      	b.n	800b612 <_printf_i+0x146>
 800b698:	6833      	ldr	r3, [r6, #0]
 800b69a:	1d1a      	adds	r2, r3, #4
 800b69c:	6032      	str	r2, [r6, #0]
 800b69e:	681e      	ldr	r6, [r3, #0]
 800b6a0:	6862      	ldr	r2, [r4, #4]
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	f7f4 fd93 	bl	80001d0 <memchr>
 800b6aa:	b108      	cbz	r0, 800b6b0 <_printf_i+0x1e4>
 800b6ac:	1b80      	subs	r0, r0, r6
 800b6ae:	6060      	str	r0, [r4, #4]
 800b6b0:	6863      	ldr	r3, [r4, #4]
 800b6b2:	6123      	str	r3, [r4, #16]
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6ba:	e7aa      	b.n	800b612 <_printf_i+0x146>
 800b6bc:	6923      	ldr	r3, [r4, #16]
 800b6be:	4632      	mov	r2, r6
 800b6c0:	4649      	mov	r1, r9
 800b6c2:	4640      	mov	r0, r8
 800b6c4:	47d0      	blx	sl
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	d0ad      	beq.n	800b626 <_printf_i+0x15a>
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	079b      	lsls	r3, r3, #30
 800b6ce:	d413      	bmi.n	800b6f8 <_printf_i+0x22c>
 800b6d0:	68e0      	ldr	r0, [r4, #12]
 800b6d2:	9b03      	ldr	r3, [sp, #12]
 800b6d4:	4298      	cmp	r0, r3
 800b6d6:	bfb8      	it	lt
 800b6d8:	4618      	movlt	r0, r3
 800b6da:	e7a6      	b.n	800b62a <_printf_i+0x15e>
 800b6dc:	2301      	movs	r3, #1
 800b6de:	4632      	mov	r2, r6
 800b6e0:	4649      	mov	r1, r9
 800b6e2:	4640      	mov	r0, r8
 800b6e4:	47d0      	blx	sl
 800b6e6:	3001      	adds	r0, #1
 800b6e8:	d09d      	beq.n	800b626 <_printf_i+0x15a>
 800b6ea:	3501      	adds	r5, #1
 800b6ec:	68e3      	ldr	r3, [r4, #12]
 800b6ee:	9903      	ldr	r1, [sp, #12]
 800b6f0:	1a5b      	subs	r3, r3, r1
 800b6f2:	42ab      	cmp	r3, r5
 800b6f4:	dcf2      	bgt.n	800b6dc <_printf_i+0x210>
 800b6f6:	e7eb      	b.n	800b6d0 <_printf_i+0x204>
 800b6f8:	2500      	movs	r5, #0
 800b6fa:	f104 0619 	add.w	r6, r4, #25
 800b6fe:	e7f5      	b.n	800b6ec <_printf_i+0x220>
 800b700:	0800bd7a 	.word	0x0800bd7a
 800b704:	0800bd8b 	.word	0x0800bd8b

0800b708 <__sflush_r>:
 800b708:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b710:	0716      	lsls	r6, r2, #28
 800b712:	4605      	mov	r5, r0
 800b714:	460c      	mov	r4, r1
 800b716:	d454      	bmi.n	800b7c2 <__sflush_r+0xba>
 800b718:	684b      	ldr	r3, [r1, #4]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	dc02      	bgt.n	800b724 <__sflush_r+0x1c>
 800b71e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b720:	2b00      	cmp	r3, #0
 800b722:	dd48      	ble.n	800b7b6 <__sflush_r+0xae>
 800b724:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b726:	2e00      	cmp	r6, #0
 800b728:	d045      	beq.n	800b7b6 <__sflush_r+0xae>
 800b72a:	2300      	movs	r3, #0
 800b72c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b730:	682f      	ldr	r7, [r5, #0]
 800b732:	6a21      	ldr	r1, [r4, #32]
 800b734:	602b      	str	r3, [r5, #0]
 800b736:	d030      	beq.n	800b79a <__sflush_r+0x92>
 800b738:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b73a:	89a3      	ldrh	r3, [r4, #12]
 800b73c:	0759      	lsls	r1, r3, #29
 800b73e:	d505      	bpl.n	800b74c <__sflush_r+0x44>
 800b740:	6863      	ldr	r3, [r4, #4]
 800b742:	1ad2      	subs	r2, r2, r3
 800b744:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b746:	b10b      	cbz	r3, 800b74c <__sflush_r+0x44>
 800b748:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b74a:	1ad2      	subs	r2, r2, r3
 800b74c:	2300      	movs	r3, #0
 800b74e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b750:	6a21      	ldr	r1, [r4, #32]
 800b752:	4628      	mov	r0, r5
 800b754:	47b0      	blx	r6
 800b756:	1c43      	adds	r3, r0, #1
 800b758:	89a3      	ldrh	r3, [r4, #12]
 800b75a:	d106      	bne.n	800b76a <__sflush_r+0x62>
 800b75c:	6829      	ldr	r1, [r5, #0]
 800b75e:	291d      	cmp	r1, #29
 800b760:	d82b      	bhi.n	800b7ba <__sflush_r+0xb2>
 800b762:	4a2a      	ldr	r2, [pc, #168]	@ (800b80c <__sflush_r+0x104>)
 800b764:	40ca      	lsrs	r2, r1
 800b766:	07d6      	lsls	r6, r2, #31
 800b768:	d527      	bpl.n	800b7ba <__sflush_r+0xb2>
 800b76a:	2200      	movs	r2, #0
 800b76c:	6062      	str	r2, [r4, #4]
 800b76e:	04d9      	lsls	r1, r3, #19
 800b770:	6922      	ldr	r2, [r4, #16]
 800b772:	6022      	str	r2, [r4, #0]
 800b774:	d504      	bpl.n	800b780 <__sflush_r+0x78>
 800b776:	1c42      	adds	r2, r0, #1
 800b778:	d101      	bne.n	800b77e <__sflush_r+0x76>
 800b77a:	682b      	ldr	r3, [r5, #0]
 800b77c:	b903      	cbnz	r3, 800b780 <__sflush_r+0x78>
 800b77e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b782:	602f      	str	r7, [r5, #0]
 800b784:	b1b9      	cbz	r1, 800b7b6 <__sflush_r+0xae>
 800b786:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b78a:	4299      	cmp	r1, r3
 800b78c:	d002      	beq.n	800b794 <__sflush_r+0x8c>
 800b78e:	4628      	mov	r0, r5
 800b790:	f7ff fa9c 	bl	800accc <_free_r>
 800b794:	2300      	movs	r3, #0
 800b796:	6363      	str	r3, [r4, #52]	@ 0x34
 800b798:	e00d      	b.n	800b7b6 <__sflush_r+0xae>
 800b79a:	2301      	movs	r3, #1
 800b79c:	4628      	mov	r0, r5
 800b79e:	47b0      	blx	r6
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	1c50      	adds	r0, r2, #1
 800b7a4:	d1c9      	bne.n	800b73a <__sflush_r+0x32>
 800b7a6:	682b      	ldr	r3, [r5, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d0c6      	beq.n	800b73a <__sflush_r+0x32>
 800b7ac:	2b1d      	cmp	r3, #29
 800b7ae:	d001      	beq.n	800b7b4 <__sflush_r+0xac>
 800b7b0:	2b16      	cmp	r3, #22
 800b7b2:	d11e      	bne.n	800b7f2 <__sflush_r+0xea>
 800b7b4:	602f      	str	r7, [r5, #0]
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	e022      	b.n	800b800 <__sflush_r+0xf8>
 800b7ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7be:	b21b      	sxth	r3, r3
 800b7c0:	e01b      	b.n	800b7fa <__sflush_r+0xf2>
 800b7c2:	690f      	ldr	r7, [r1, #16]
 800b7c4:	2f00      	cmp	r7, #0
 800b7c6:	d0f6      	beq.n	800b7b6 <__sflush_r+0xae>
 800b7c8:	0793      	lsls	r3, r2, #30
 800b7ca:	680e      	ldr	r6, [r1, #0]
 800b7cc:	bf08      	it	eq
 800b7ce:	694b      	ldreq	r3, [r1, #20]
 800b7d0:	600f      	str	r7, [r1, #0]
 800b7d2:	bf18      	it	ne
 800b7d4:	2300      	movne	r3, #0
 800b7d6:	eba6 0807 	sub.w	r8, r6, r7
 800b7da:	608b      	str	r3, [r1, #8]
 800b7dc:	f1b8 0f00 	cmp.w	r8, #0
 800b7e0:	dde9      	ble.n	800b7b6 <__sflush_r+0xae>
 800b7e2:	6a21      	ldr	r1, [r4, #32]
 800b7e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7e6:	4643      	mov	r3, r8
 800b7e8:	463a      	mov	r2, r7
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	47b0      	blx	r6
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	dc08      	bgt.n	800b804 <__sflush_r+0xfc>
 800b7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7fa:	81a3      	strh	r3, [r4, #12]
 800b7fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b804:	4407      	add	r7, r0
 800b806:	eba8 0800 	sub.w	r8, r8, r0
 800b80a:	e7e7      	b.n	800b7dc <__sflush_r+0xd4>
 800b80c:	20400001 	.word	0x20400001

0800b810 <_fflush_r>:
 800b810:	b538      	push	{r3, r4, r5, lr}
 800b812:	690b      	ldr	r3, [r1, #16]
 800b814:	4605      	mov	r5, r0
 800b816:	460c      	mov	r4, r1
 800b818:	b913      	cbnz	r3, 800b820 <_fflush_r+0x10>
 800b81a:	2500      	movs	r5, #0
 800b81c:	4628      	mov	r0, r5
 800b81e:	bd38      	pop	{r3, r4, r5, pc}
 800b820:	b118      	cbz	r0, 800b82a <_fflush_r+0x1a>
 800b822:	6a03      	ldr	r3, [r0, #32]
 800b824:	b90b      	cbnz	r3, 800b82a <_fflush_r+0x1a>
 800b826:	f7fe ffb5 	bl	800a794 <__sinit>
 800b82a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d0f3      	beq.n	800b81a <_fflush_r+0xa>
 800b832:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b834:	07d0      	lsls	r0, r2, #31
 800b836:	d404      	bmi.n	800b842 <_fflush_r+0x32>
 800b838:	0599      	lsls	r1, r3, #22
 800b83a:	d402      	bmi.n	800b842 <_fflush_r+0x32>
 800b83c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b83e:	f7ff fa34 	bl	800acaa <__retarget_lock_acquire_recursive>
 800b842:	4628      	mov	r0, r5
 800b844:	4621      	mov	r1, r4
 800b846:	f7ff ff5f 	bl	800b708 <__sflush_r>
 800b84a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b84c:	07da      	lsls	r2, r3, #31
 800b84e:	4605      	mov	r5, r0
 800b850:	d4e4      	bmi.n	800b81c <_fflush_r+0xc>
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	059b      	lsls	r3, r3, #22
 800b856:	d4e1      	bmi.n	800b81c <_fflush_r+0xc>
 800b858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b85a:	f7ff fa27 	bl	800acac <__retarget_lock_release_recursive>
 800b85e:	e7dd      	b.n	800b81c <_fflush_r+0xc>

0800b860 <__swhatbuf_r>:
 800b860:	b570      	push	{r4, r5, r6, lr}
 800b862:	460c      	mov	r4, r1
 800b864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b868:	2900      	cmp	r1, #0
 800b86a:	b096      	sub	sp, #88	@ 0x58
 800b86c:	4615      	mov	r5, r2
 800b86e:	461e      	mov	r6, r3
 800b870:	da0d      	bge.n	800b88e <__swhatbuf_r+0x2e>
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b878:	f04f 0100 	mov.w	r1, #0
 800b87c:	bf14      	ite	ne
 800b87e:	2340      	movne	r3, #64	@ 0x40
 800b880:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b884:	2000      	movs	r0, #0
 800b886:	6031      	str	r1, [r6, #0]
 800b888:	602b      	str	r3, [r5, #0]
 800b88a:	b016      	add	sp, #88	@ 0x58
 800b88c:	bd70      	pop	{r4, r5, r6, pc}
 800b88e:	466a      	mov	r2, sp
 800b890:	f000 f862 	bl	800b958 <_fstat_r>
 800b894:	2800      	cmp	r0, #0
 800b896:	dbec      	blt.n	800b872 <__swhatbuf_r+0x12>
 800b898:	9901      	ldr	r1, [sp, #4]
 800b89a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b89e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8a2:	4259      	negs	r1, r3
 800b8a4:	4159      	adcs	r1, r3
 800b8a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8aa:	e7eb      	b.n	800b884 <__swhatbuf_r+0x24>

0800b8ac <__smakebuf_r>:
 800b8ac:	898b      	ldrh	r3, [r1, #12]
 800b8ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8b0:	079d      	lsls	r5, r3, #30
 800b8b2:	4606      	mov	r6, r0
 800b8b4:	460c      	mov	r4, r1
 800b8b6:	d507      	bpl.n	800b8c8 <__smakebuf_r+0x1c>
 800b8b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8bc:	6023      	str	r3, [r4, #0]
 800b8be:	6123      	str	r3, [r4, #16]
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	6163      	str	r3, [r4, #20]
 800b8c4:	b003      	add	sp, #12
 800b8c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8c8:	ab01      	add	r3, sp, #4
 800b8ca:	466a      	mov	r2, sp
 800b8cc:	f7ff ffc8 	bl	800b860 <__swhatbuf_r>
 800b8d0:	9f00      	ldr	r7, [sp, #0]
 800b8d2:	4605      	mov	r5, r0
 800b8d4:	4639      	mov	r1, r7
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	f7ff fa64 	bl	800ada4 <_malloc_r>
 800b8dc:	b948      	cbnz	r0, 800b8f2 <__smakebuf_r+0x46>
 800b8de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8e2:	059a      	lsls	r2, r3, #22
 800b8e4:	d4ee      	bmi.n	800b8c4 <__smakebuf_r+0x18>
 800b8e6:	f023 0303 	bic.w	r3, r3, #3
 800b8ea:	f043 0302 	orr.w	r3, r3, #2
 800b8ee:	81a3      	strh	r3, [r4, #12]
 800b8f0:	e7e2      	b.n	800b8b8 <__smakebuf_r+0xc>
 800b8f2:	89a3      	ldrh	r3, [r4, #12]
 800b8f4:	6020      	str	r0, [r4, #0]
 800b8f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8fa:	81a3      	strh	r3, [r4, #12]
 800b8fc:	9b01      	ldr	r3, [sp, #4]
 800b8fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b902:	b15b      	cbz	r3, 800b91c <__smakebuf_r+0x70>
 800b904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b908:	4630      	mov	r0, r6
 800b90a:	f000 f837 	bl	800b97c <_isatty_r>
 800b90e:	b128      	cbz	r0, 800b91c <__smakebuf_r+0x70>
 800b910:	89a3      	ldrh	r3, [r4, #12]
 800b912:	f023 0303 	bic.w	r3, r3, #3
 800b916:	f043 0301 	orr.w	r3, r3, #1
 800b91a:	81a3      	strh	r3, [r4, #12]
 800b91c:	89a3      	ldrh	r3, [r4, #12]
 800b91e:	431d      	orrs	r5, r3
 800b920:	81a5      	strh	r5, [r4, #12]
 800b922:	e7cf      	b.n	800b8c4 <__smakebuf_r+0x18>

0800b924 <memmove>:
 800b924:	4288      	cmp	r0, r1
 800b926:	b510      	push	{r4, lr}
 800b928:	eb01 0402 	add.w	r4, r1, r2
 800b92c:	d902      	bls.n	800b934 <memmove+0x10>
 800b92e:	4284      	cmp	r4, r0
 800b930:	4623      	mov	r3, r4
 800b932:	d807      	bhi.n	800b944 <memmove+0x20>
 800b934:	1e43      	subs	r3, r0, #1
 800b936:	42a1      	cmp	r1, r4
 800b938:	d008      	beq.n	800b94c <memmove+0x28>
 800b93a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b93e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b942:	e7f8      	b.n	800b936 <memmove+0x12>
 800b944:	4402      	add	r2, r0
 800b946:	4601      	mov	r1, r0
 800b948:	428a      	cmp	r2, r1
 800b94a:	d100      	bne.n	800b94e <memmove+0x2a>
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b956:	e7f7      	b.n	800b948 <memmove+0x24>

0800b958 <_fstat_r>:
 800b958:	b538      	push	{r3, r4, r5, lr}
 800b95a:	4d07      	ldr	r5, [pc, #28]	@ (800b978 <_fstat_r+0x20>)
 800b95c:	2300      	movs	r3, #0
 800b95e:	4604      	mov	r4, r0
 800b960:	4608      	mov	r0, r1
 800b962:	4611      	mov	r1, r2
 800b964:	602b      	str	r3, [r5, #0]
 800b966:	f7f5 fd44 	bl	80013f2 <_fstat>
 800b96a:	1c43      	adds	r3, r0, #1
 800b96c:	d102      	bne.n	800b974 <_fstat_r+0x1c>
 800b96e:	682b      	ldr	r3, [r5, #0]
 800b970:	b103      	cbz	r3, 800b974 <_fstat_r+0x1c>
 800b972:	6023      	str	r3, [r4, #0]
 800b974:	bd38      	pop	{r3, r4, r5, pc}
 800b976:	bf00      	nop
 800b978:	2000df80 	.word	0x2000df80

0800b97c <_isatty_r>:
 800b97c:	b538      	push	{r3, r4, r5, lr}
 800b97e:	4d06      	ldr	r5, [pc, #24]	@ (800b998 <_isatty_r+0x1c>)
 800b980:	2300      	movs	r3, #0
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	602b      	str	r3, [r5, #0]
 800b988:	f7f5 fd43 	bl	8001412 <_isatty>
 800b98c:	1c43      	adds	r3, r0, #1
 800b98e:	d102      	bne.n	800b996 <_isatty_r+0x1a>
 800b990:	682b      	ldr	r3, [r5, #0]
 800b992:	b103      	cbz	r3, 800b996 <_isatty_r+0x1a>
 800b994:	6023      	str	r3, [r4, #0]
 800b996:	bd38      	pop	{r3, r4, r5, pc}
 800b998:	2000df80 	.word	0x2000df80

0800b99c <_sbrk_r>:
 800b99c:	b538      	push	{r3, r4, r5, lr}
 800b99e:	4d06      	ldr	r5, [pc, #24]	@ (800b9b8 <_sbrk_r+0x1c>)
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	4604      	mov	r4, r0
 800b9a4:	4608      	mov	r0, r1
 800b9a6:	602b      	str	r3, [r5, #0]
 800b9a8:	f7f5 fd4c 	bl	8001444 <_sbrk>
 800b9ac:	1c43      	adds	r3, r0, #1
 800b9ae:	d102      	bne.n	800b9b6 <_sbrk_r+0x1a>
 800b9b0:	682b      	ldr	r3, [r5, #0]
 800b9b2:	b103      	cbz	r3, 800b9b6 <_sbrk_r+0x1a>
 800b9b4:	6023      	str	r3, [r4, #0]
 800b9b6:	bd38      	pop	{r3, r4, r5, pc}
 800b9b8:	2000df80 	.word	0x2000df80

0800b9bc <_realloc_r>:
 800b9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9c0:	4607      	mov	r7, r0
 800b9c2:	4614      	mov	r4, r2
 800b9c4:	460d      	mov	r5, r1
 800b9c6:	b921      	cbnz	r1, 800b9d2 <_realloc_r+0x16>
 800b9c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9cc:	4611      	mov	r1, r2
 800b9ce:	f7ff b9e9 	b.w	800ada4 <_malloc_r>
 800b9d2:	b92a      	cbnz	r2, 800b9e0 <_realloc_r+0x24>
 800b9d4:	f7ff f97a 	bl	800accc <_free_r>
 800b9d8:	4625      	mov	r5, r4
 800b9da:	4628      	mov	r0, r5
 800b9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9e0:	f000 f81a 	bl	800ba18 <_malloc_usable_size_r>
 800b9e4:	4284      	cmp	r4, r0
 800b9e6:	4606      	mov	r6, r0
 800b9e8:	d802      	bhi.n	800b9f0 <_realloc_r+0x34>
 800b9ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9ee:	d8f4      	bhi.n	800b9da <_realloc_r+0x1e>
 800b9f0:	4621      	mov	r1, r4
 800b9f2:	4638      	mov	r0, r7
 800b9f4:	f7ff f9d6 	bl	800ada4 <_malloc_r>
 800b9f8:	4680      	mov	r8, r0
 800b9fa:	b908      	cbnz	r0, 800ba00 <_realloc_r+0x44>
 800b9fc:	4645      	mov	r5, r8
 800b9fe:	e7ec      	b.n	800b9da <_realloc_r+0x1e>
 800ba00:	42b4      	cmp	r4, r6
 800ba02:	4622      	mov	r2, r4
 800ba04:	4629      	mov	r1, r5
 800ba06:	bf28      	it	cs
 800ba08:	4632      	movcs	r2, r6
 800ba0a:	f7ff f950 	bl	800acae <memcpy>
 800ba0e:	4629      	mov	r1, r5
 800ba10:	4638      	mov	r0, r7
 800ba12:	f7ff f95b 	bl	800accc <_free_r>
 800ba16:	e7f1      	b.n	800b9fc <_realloc_r+0x40>

0800ba18 <_malloc_usable_size_r>:
 800ba18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba1c:	1f18      	subs	r0, r3, #4
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	bfbc      	itt	lt
 800ba22:	580b      	ldrlt	r3, [r1, r0]
 800ba24:	18c0      	addlt	r0, r0, r3
 800ba26:	4770      	bx	lr

0800ba28 <_init>:
 800ba28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2a:	bf00      	nop
 800ba2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba2e:	bc08      	pop	{r3}
 800ba30:	469e      	mov	lr, r3
 800ba32:	4770      	bx	lr

0800ba34 <_fini>:
 800ba34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba36:	bf00      	nop
 800ba38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba3a:	bc08      	pop	{r3}
 800ba3c:	469e      	mov	lr, r3
 800ba3e:	4770      	bx	lr
