vendor_name = ModelSim
source_file = 1, C:/altera/13.0/proj_final/processador_mips.vhd
source_file = 1, C:/altera/13.0/proj_final/ulamips.vhd
source_file = 1, C:/altera/13.0/proj_final/regbuf.vhd
source_file = 1, C:/altera/13.0/proj_final/reg.vhd
source_file = 1, C:/altera/13.0/proj_final/mux_4.vhd
source_file = 1, C:/altera/13.0/proj_final/mux_3.vhd
source_file = 1, C:/altera/13.0/proj_final/mux_2.vhd
source_file = 1, C:/altera/13.0/proj_final/mips_pkg.vhd
source_file = 1, mips_multi.vhd
source_file = 1, C:/altera/13.0/proj_final/mips_mem.vhd
source_file = 1, C:/altera/13.0/proj_final/mips_control.vhd
source_file = 1, C:/altera/13.0/proj_final/extsgn.vhd
source_file = 1, C:/altera/13.0/proj_final/breg.vhd
source_file = 1, C:/altera/13.0/proj_final/alu_ctr.vhd
source_file = 1, C:/altera/13.0/proj_final/db/processador_mips.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0/proj_final/db/altsyncram_qkc1.tdf
source_file = 1, C:/altera/13.0/proj_final/mem.mif
source_file = 1, C:/altera/13.0/proj_final/db/altsyncram_48c1.tdf
design_name = processador_mips
instance = comp, \U16|tmp[6]~12\, U16|tmp[6]~12, processador_mips, 1
instance = comp, \U16|tmp[7]~14\, U16|tmp[7]~14, processador_mips, 1
instance = comp, \U16|tmp[17]~34\, U16|tmp[17]~34, processador_mips, 1
instance = comp, \U16|tmp[28]~56\, U16|tmp[28]~56, processador_mips, 1
instance = comp, \U16|Add1~4\, U16|Add1~4, processador_mips, 1
instance = comp, \U16|Add1~6\, U16|Add1~6, processador_mips, 1
instance = comp, \U16|Add1~8\, U16|Add1~8, processador_mips, 1
instance = comp, \U16|Add1~12\, U16|Add1~12, processador_mips, 1
instance = comp, \U16|Add1~20\, U16|Add1~20, processador_mips, 1
instance = comp, \U16|Add1~22\, U16|Add1~22, processador_mips, 1
instance = comp, \U10|breg32_rtl_0|auto_generated|ram_block1a0\, U10|breg32_rtl_0|auto_generated|ram_block1a0, processador_mips, 1
instance = comp, \U20|m_out[29]~2\, U20|m_out[29]~2, processador_mips, 1
instance = comp, \U20|m_out[31]~6\, U20|m_out[31]~6, processador_mips, 1
instance = comp, \U20|m_out[24]~8\, U20|m_out[24]~8, processador_mips, 1
instance = comp, \U20|m_out[20]~16\, U20|m_out[20]~16, processador_mips, 1
instance = comp, \U20|m_out[23]~22\, U20|m_out[23]~22, processador_mips, 1
instance = comp, \U20|m_out[17]~26\, U20|m_out[17]~26, processador_mips, 1
instance = comp, \U20|m_out[13]~34\, U20|m_out[13]~34, processador_mips, 1
instance = comp, \U14|m_out[1]~2\, U14|m_out[1]~2, processador_mips, 1
instance = comp, \U15|alu_ctr~4\, U15|alu_ctr~4, processador_mips, 1
instance = comp, \U15|alu_ctr~9\, U15|alu_ctr~9, processador_mips, 1
instance = comp, \U15|alu_ctr~14\, U15|alu_ctr~14, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~15\, U15|alu_ctr[3]~15, processador_mips, 1
instance = comp, \U15|Equal15~1\, U15|Equal15~1, processador_mips, 1
instance = comp, \U13|Equal0~2\, U13|Equal0~2, processador_mips, 1
instance = comp, \U11|sr_out[4]\, U11|sr_out[4], processador_mips, 1
instance = comp, \U11|sr_out[29]\, U11|sr_out[29], processador_mips, 1
instance = comp, \U11|sr_out[26]\, U11|sr_out[26], processador_mips, 1
instance = comp, \U11|sr_out[24]\, U11|sr_out[24], processador_mips, 1
instance = comp, \U11|sr_out[23]\, U11|sr_out[23], processador_mips, 1
instance = comp, \U11|sr_out[22]\, U11|sr_out[22], processador_mips, 1
instance = comp, \U11|sr_out[20]\, U11|sr_out[20], processador_mips, 1
instance = comp, \U11|sr_out[19]\, U11|sr_out[19], processador_mips, 1
instance = comp, \U11|sr_out[18]\, U11|sr_out[18], processador_mips, 1
instance = comp, \U11|sr_out[17]\, U11|sr_out[17], processador_mips, 1
instance = comp, \U16|ShiftLeft0~14\, U16|ShiftLeft0~14, processador_mips, 1
instance = comp, \U11|sr_out[5]\, U11|sr_out[5], processador_mips, 1
instance = comp, \U11|sr_out[14]\, U11|sr_out[14], processador_mips, 1
instance = comp, \U11|sr_out[12]\, U11|sr_out[12], processador_mips, 1
instance = comp, \U11|sr_out[9]\, U11|sr_out[9], processador_mips, 1
instance = comp, \U11|sr_out[7]\, U11|sr_out[7], processador_mips, 1
instance = comp, \U11|sr_out[1]\, U11|sr_out[1], processador_mips, 1
instance = comp, \U15|alu_ctr[2]~24\, U15|alu_ctr[2]~24, processador_mips, 1
instance = comp, \U11|sr_out[31]\, U11|sr_out[31], processador_mips, 1
instance = comp, \U14|m_out[28]~8\, U14|m_out[28]~8, processador_mips, 1
instance = comp, \U14|m_out[23]~13\, U14|m_out[23]~13, processador_mips, 1
instance = comp, \U12|sr_out[20]\, U12|sr_out[20], processador_mips, 1
instance = comp, \U14|m_out[19]~17\, U14|m_out[19]~17, processador_mips, 1
instance = comp, \U12|sr_out[15]\, U12|sr_out[15], processador_mips, 1
instance = comp, \U14|m_out[15]~24\, U14|m_out[15]~24, processador_mips, 1
instance = comp, \U12|sr_out[11]\, U12|sr_out[11], processador_mips, 1
instance = comp, \U14|m_out[11]~32\, U14|m_out[11]~32, processador_mips, 1
instance = comp, \U12|sr_out[8]\, U12|sr_out[8], processador_mips, 1
instance = comp, \U14|m_out[8]~38\, U14|m_out[8]~38, processador_mips, 1
instance = comp, \U12|sr_out[7]\, U12|sr_out[7], processador_mips, 1
instance = comp, \U16|Mux30~2\, U16|Mux30~2, processador_mips, 1
instance = comp, \U16|Mux29~1\, U16|Mux29~1, processador_mips, 1
instance = comp, \U16|ShiftRight0~71\, U16|ShiftRight0~71, processador_mips, 1
instance = comp, \U16|ShiftRight0~73\, U16|ShiftRight0~73, processador_mips, 1
instance = comp, \U16|a32~21\, U16|a32~21, processador_mips, 1
instance = comp, \U16|Mux29~13\, U16|Mux29~13, processador_mips, 1
instance = comp, \U16|a32~22\, U16|a32~22, processador_mips, 1
instance = comp, \U16|Mux28~0\, U16|Mux28~0, processador_mips, 1
instance = comp, \U16|ShiftLeft0~24\, U16|ShiftLeft0~24, processador_mips, 1
instance = comp, \U16|a32~23\, U16|a32~23, processador_mips, 1
instance = comp, \U16|ShiftRight0~98\, U16|ShiftRight0~98, processador_mips, 1
instance = comp, \U16|ShiftRight0~99\, U16|ShiftRight0~99, processador_mips, 1
instance = comp, \U16|ShiftRight0~100\, U16|ShiftRight0~100, processador_mips, 1
instance = comp, \U16|ShiftLeft0~30\, U16|ShiftLeft0~30, processador_mips, 1
instance = comp, \U16|Mux27~6\, U16|Mux27~6, processador_mips, 1
instance = comp, \U16|Mux26~0\, U16|Mux26~0, processador_mips, 1
instance = comp, \U16|Mux25~0\, U16|Mux25~0, processador_mips, 1
instance = comp, \U16|ShiftLeft0~37\, U16|ShiftLeft0~37, processador_mips, 1
instance = comp, \U16|Mux25~1\, U16|Mux25~1, processador_mips, 1
instance = comp, \U16|Mux25~5\, U16|Mux25~5, processador_mips, 1
instance = comp, \U16|Mux24~12\, U16|Mux24~12, processador_mips, 1
instance = comp, \U16|Mux24~14\, U16|Mux24~14, processador_mips, 1
instance = comp, \U16|a32~28\, U16|a32~28, processador_mips, 1
instance = comp, \U16|a32~31\, U16|a32~31, processador_mips, 1
instance = comp, \U16|ShiftRight0~130\, U16|ShiftRight0~130, processador_mips, 1
instance = comp, \U16|a32~32\, U16|a32~32, processador_mips, 1
instance = comp, \U16|a32~33\, U16|a32~33, processador_mips, 1
instance = comp, \U16|a32~34\, U16|a32~34, processador_mips, 1
instance = comp, \U16|ShiftLeft0~59\, U16|ShiftLeft0~59, processador_mips, 1
instance = comp, \U16|ShiftLeft0~64\, U16|ShiftLeft0~64, processador_mips, 1
instance = comp, \U16|a32~42\, U16|a32~42, processador_mips, 1
instance = comp, \U16|ShiftRight0~135\, U16|ShiftRight0~135, processador_mips, 1
instance = comp, \U16|a32~45\, U16|a32~45, processador_mips, 1
instance = comp, \U16|Mux14~0\, U16|Mux14~0, processador_mips, 1
instance = comp, \U16|ShiftLeft0~83\, U16|ShiftLeft0~83, processador_mips, 1
instance = comp, \U16|ShiftLeft0~84\, U16|ShiftLeft0~84, processador_mips, 1
instance = comp, \U16|a32~47\, U16|a32~47, processador_mips, 1
instance = comp, \U16|ShiftLeft0~97\, U16|ShiftLeft0~97, processador_mips, 1
instance = comp, \U16|a32~49\, U16|a32~49, processador_mips, 1
instance = comp, \U16|Mux10~12\, U16|Mux10~12, processador_mips, 1
instance = comp, \U16|ShiftLeft0~102\, U16|ShiftLeft0~102, processador_mips, 1
instance = comp, \U16|Mux9~4\, U16|Mux9~4, processador_mips, 1
instance = comp, \U16|ShiftLeft0~106\, U16|ShiftLeft0~106, processador_mips, 1
instance = comp, \U16|a32~51\, U16|a32~51, processador_mips, 1
instance = comp, \U16|Mux8~4\, U16|Mux8~4, processador_mips, 1
instance = comp, \U16|Mux7~5\, U16|Mux7~5, processador_mips, 1
instance = comp, \U16|Mux24~18\, U16|Mux24~18, processador_mips, 1
instance = comp, \U16|ShiftLeft0~115\, U16|ShiftLeft0~115, processador_mips, 1
instance = comp, \U16|ShiftLeft0~118\, U16|ShiftLeft0~118, processador_mips, 1
instance = comp, \U16|ShiftLeft0~121\, U16|ShiftLeft0~121, processador_mips, 1
instance = comp, \U16|Mux4~3\, U16|Mux4~3, processador_mips, 1
instance = comp, \U16|Mux3~1\, U16|Mux3~1, processador_mips, 1
instance = comp, \U16|Mux3~2\, U16|Mux3~2, processador_mips, 1
instance = comp, \U16|Mux3~6\, U16|Mux3~6, processador_mips, 1
instance = comp, \U16|Mux0~2\, U16|Mux0~2, processador_mips, 1
instance = comp, \habilita_pc~0\, habilita_pc~0, processador_mips, 1
instance = comp, \U1|sr_out[1]~27\, U1|sr_out[1]~27, processador_mips, 1
instance = comp, \habilita_pc~4\, habilita_pc~4, processador_mips, 1
instance = comp, \habilita_pc~10\, habilita_pc~10, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[5]\, U10|breg32_rtl_1_bypass[5], processador_mips, 1
instance = comp, \U10|breg32~40\, U10|breg32~40, processador_mips, 1
instance = comp, \U6|Mux3~0\, U6|Mux3~0, processador_mips, 1
instance = comp, \U6|Mux0~0\, U6|Mux0~0, processador_mips, 1
instance = comp, \U10|breg32~43\, U10|breg32~43, processador_mips, 1
instance = comp, \U10|Equal1~0\, U10|Equal1~0, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[15]\, U10|breg32_rtl_0_bypass[15], processador_mips, 1
instance = comp, \U10|regA[4]~3\, U10|regA[4]~3, processador_mips, 1
instance = comp, \U10|regA[29]~5\, U10|regA[29]~5, processador_mips, 1
instance = comp, \U10|regA[26]~8\, U10|regA[26]~8, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[35]\, U10|breg32_rtl_1_bypass[35], processador_mips, 1
instance = comp, \U10|regA[24]~10\, U10|regA[24]~10, processador_mips, 1
instance = comp, \U10|regA[23]~11\, U10|regA[23]~11, processador_mips, 1
instance = comp, \U10|regA[22]~12\, U10|regA[22]~12, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[31]\, U10|breg32_rtl_1_bypass[31], processador_mips, 1
instance = comp, \U10|regA[20]~14\, U10|regA[20]~14, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[30]\, U10|breg32_rtl_1_bypass[30], processador_mips, 1
instance = comp, \U10|regA[19]~15\, U10|regA[19]~15, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[29]\, U10|breg32_rtl_1_bypass[29], processador_mips, 1
instance = comp, \U10|regA[18]~16\, U10|regA[18]~16, processador_mips, 1
instance = comp, \U10|regA[17]~17\, U10|regA[17]~17, processador_mips, 1
instance = comp, \U10|regA[5]~21\, U10|regA[5]~21, processador_mips, 1
instance = comp, \U10|regA[14]~22\, U10|regA[14]~22, processador_mips, 1
instance = comp, \U10|regA[12]~24\, U10|regA[12]~24, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[20]\, U10|breg32_rtl_0_bypass[20], processador_mips, 1
instance = comp, \U10|regA[9]~27\, U10|regA[9]~27, processador_mips, 1
instance = comp, \U10|regA[7]~29\, U10|regA[7]~29, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[12]\, U10|breg32_rtl_0_bypass[12], processador_mips, 1
instance = comp, \U10|regA[1]~30\, U10|regA[1]~30, processador_mips, 1
instance = comp, \U10|regA[31]~31\, U10|regA[31]~31, processador_mips, 1
instance = comp, \U13|m_out[2]~44\, U13|m_out[2]~44, processador_mips, 1
instance = comp, \U16|ShiftRight0~141\, U16|ShiftRight0~141, processador_mips, 1
instance = comp, \U16|a32~55\, U16|a32~55, processador_mips, 1
instance = comp, \U16|a32~57\, U16|a32~57, processador_mips, 1
instance = comp, \U16|a32~58\, U16|a32~58, processador_mips, 1
instance = comp, \U16|a32~59\, U16|a32~59, processador_mips, 1
instance = comp, \U16|Mux7~10\, U16|Mux7~10, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[30]~feeder\, U10|breg32_rtl_1_bypass[30]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[29]~feeder\, U10|breg32_rtl_1_bypass[29]~feeder, processador_mips, 1
instance = comp, \iKEY[0]~I\, iKEY[0], processador_mips, 1
instance = comp, \iKEY[1]~I\, iKEY[1], processador_mips, 1
instance = comp, \U6|pstate.ldreg_st~feeder\, U6|pstate.ldreg_st~feeder, processador_mips, 1
instance = comp, \U6|pstate.ldreg_st\, U6|pstate.ldreg_st, processador_mips, 1
instance = comp, \U16|Mux18~6\, U16|Mux18~6, processador_mips, 1
instance = comp, \U6|Mux2~0\, U6|Mux2~0, processador_mips, 1
instance = comp, \U6|nstate.rtype_ex_st~0\, U6|nstate.rtype_ex_st~0, processador_mips, 1
instance = comp, \U6|pstate.rtype_ex_st\, U6|pstate.rtype_ex_st, processador_mips, 1
instance = comp, \U6|WideNor0~0\, U6|WideNor0~0, processador_mips, 1
instance = comp, \U6|Selector3~0\, U6|Selector3~0, processador_mips, 1
instance = comp, \U6|Selector3~1\, U6|Selector3~1, processador_mips, 1
instance = comp, \U6|Selector3~2\, U6|Selector3~2, processador_mips, 1
instance = comp, \U6|Selector3~3\, U6|Selector3~3, processador_mips, 1
instance = comp, \U6|pstate.fetch_st\, U6|pstate.fetch_st, processador_mips, 1
instance = comp, \U6|pstate.decode_st~0\, U6|pstate.decode_st~0, processador_mips, 1
instance = comp, \U6|pstate.decode_st\, U6|pstate.decode_st, processador_mips, 1
instance = comp, \U14|m_out[2]~22\, U14|m_out[2]~22, processador_mips, 1
instance = comp, \U2|m_out[7]~7\, U2|m_out[7]~7, processador_mips, 1
instance = comp, \U4|sr_out~0\, U4|sr_out~0, processador_mips, 1
instance = comp, \U4|sr_out[12]~1\, U4|sr_out[12]~1, processador_mips, 1
instance = comp, \U4|sr_out[0]\, U4|sr_out[0], processador_mips, 1
instance = comp, \U12|sr_out[2]\, U12|sr_out[2], processador_mips, 1
instance = comp, \U14|m_out[2]~51\, U14|m_out[2]~51, processador_mips, 1
instance = comp, \U14|m_out[2]~52\, U14|m_out[2]~52, processador_mips, 1
instance = comp, \U5|sr_out[5]~feeder\, U5|sr_out[5]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[5]\, U5|sr_out[5], processador_mips, 1
instance = comp, \U7|m_out[5]~21\, U7|m_out[5]~21, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[16]\, U10|breg32_rtl_0_bypass[16], processador_mips, 1
instance = comp, \U5|sr_out[6]\, U5|sr_out[6], processador_mips, 1
instance = comp, \U7|m_out[6]~20\, U7|m_out[6]~20, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[17]\, U10|breg32_rtl_0_bypass[17], processador_mips, 1
instance = comp, \U7|m_out[7]~29\, U7|m_out[7]~29, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[18]~feeder\, U10|breg32_rtl_0_bypass[18]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[18]\, U10|breg32_rtl_0_bypass[18], processador_mips, 1
instance = comp, \U4|sr_out[18]\, U4|sr_out[18], processador_mips, 1
instance = comp, \U12|sr_out[10]\, U12|sr_out[10], processador_mips, 1
instance = comp, \U5|sr_out[12]~feeder\, U5|sr_out[12]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[12]\, U5|sr_out[12], processador_mips, 1
instance = comp, \U4|sr_out~2\, U4|sr_out~2, processador_mips, 1
instance = comp, \U4|sr_out[1]\, U4|sr_out[1], processador_mips, 1
instance = comp, \U4|sr_out~26\, U4|sr_out~26, processador_mips, 1
instance = comp, \U4|sr_out[25]\, U4|sr_out[25], processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[7]\, U10|breg32_rtl_1_bypass[7], processador_mips, 1
instance = comp, \U5|sr_out[23]\, U5|sr_out[23], processador_mips, 1
instance = comp, \U13|Equal1~0\, U13|Equal1~0, processador_mips, 1
instance = comp, \U1|sr_out[23]~21\, U1|sr_out[23]~21, processador_mips, 1
instance = comp, \U5|sr_out[8]\, U5|sr_out[8], processador_mips, 1
instance = comp, \U7|m_out[8]~28\, U7|m_out[8]~28, processador_mips, 1
instance = comp, \U5|sr_out[11]\, U5|sr_out[11], processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[22]~feeder\, U10|breg32_rtl_0_bypass[22]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[22]\, U10|breg32_rtl_0_bypass[22], processador_mips, 1
instance = comp, \U4|sr_out[22]\, U4|sr_out[22], processador_mips, 1
instance = comp, \U4|sr_out~23\, U4|sr_out~23, processador_mips, 1
instance = comp, \U1|sr_out[14]~12\, U1|sr_out[14]~12, processador_mips, 1
instance = comp, \U6|Mux4~1\, U6|Mux4~1, processador_mips, 1
instance = comp, \U6|Mux4~0\, U6|Mux4~0, processador_mips, 1
instance = comp, \U6|nstate.jump_ex_st~0\, U6|nstate.jump_ex_st~0, processador_mips, 1
instance = comp, \U6|pstate.jump_ex_st\, U6|pstate.jump_ex_st, processador_mips, 1
instance = comp, \U12|sr_out[1]\, U12|sr_out[1], processador_mips, 1
instance = comp, \U14|Equal2~0\, U14|Equal2~0, processador_mips, 1
instance = comp, \U14|m_out[1]~50\, U14|m_out[1]~50, processador_mips, 1
instance = comp, \U12|sr_out[0]\, U12|sr_out[0], processador_mips, 1
instance = comp, \U14|m_out[0]~3\, U14|m_out[0]~3, processador_mips, 1
instance = comp, \U16|tmp[0]~0\, U16|tmp[0]~0, processador_mips, 1
instance = comp, \U16|tmp[1]~2\, U16|tmp[1]~2, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[27]~feeder\, U10|breg32_rtl_1_bypass[27]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[27]\, U10|breg32_rtl_1_bypass[27], processador_mips, 1
instance = comp, \U5|sr_out[17]\, U5|sr_out[17], processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[28]~feeder\, U10|breg32_rtl_1_bypass[28]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[28]\, U10|breg32_rtl_1_bypass[28], processador_mips, 1
instance = comp, \U12|sr_out[18]~feeder\, U12|sr_out[18]~feeder, processador_mips, 1
instance = comp, \U12|sr_out[18]\, U12|sr_out[18], processador_mips, 1
instance = comp, \U14|m_out[16]~4\, U14|m_out[16]~4, processador_mips, 1
instance = comp, \U1|sr_out[18]~16\, U1|sr_out[18]~16, processador_mips, 1
instance = comp, \U4|sr_out[16]\, U4|sr_out[16], processador_mips, 1
instance = comp, \U1|sr_out[18]\, U1|sr_out[18], processador_mips, 1
instance = comp, \U13|Equal0~1\, U13|Equal0~1, processador_mips, 1
instance = comp, \U13|Equal0~3\, U13|Equal0~3, processador_mips, 1
instance = comp, \U13|m_out[18]~26\, U13|m_out[18]~26, processador_mips, 1
instance = comp, \U16|a32~54\, U16|a32~54, processador_mips, 1
instance = comp, \U16|Mux13~4\, U16|Mux13~4, processador_mips, 1
instance = comp, \U14|m_out[18]~18\, U14|m_out[18]~18, processador_mips, 1
instance = comp, \U14|m_out[17]~19\, U14|m_out[17]~19, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[26]~feeder\, U10|breg32_rtl_0_bypass[26]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[26]\, U10|breg32_rtl_0_bypass[26], processador_mips, 1
instance = comp, \U5|sr_out[19]\, U5|sr_out[19], processador_mips, 1
instance = comp, \U7|m_out[19]~15\, U7|m_out[19]~15, processador_mips, 1
instance = comp, \U5|sr_out[20]\, U5|sr_out[20], processador_mips, 1
instance = comp, \U7|m_out[20]~14\, U7|m_out[20]~14, processador_mips, 1
instance = comp, \U5|sr_out[24]~feeder\, U5|sr_out[24]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[24]\, U5|sr_out[24], processador_mips, 1
instance = comp, \U16|Mux24~8\, U16|Mux24~8, processador_mips, 1
instance = comp, \U12|sr_out[24]\, U12|sr_out[24], processador_mips, 1
instance = comp, \U14|m_out[24]~12\, U14|m_out[24]~12, processador_mips, 1
instance = comp, \U16|Mux7~2\, U16|Mux7~2, processador_mips, 1
instance = comp, \U5|sr_out[28]\, U5|sr_out[28], processador_mips, 1
instance = comp, \U16|Mux2~0\, U16|Mux2~0, processador_mips, 1
instance = comp, \U16|Mux3~0\, U16|Mux3~0, processador_mips, 1
instance = comp, \U16|ShiftLeft0~10\, U16|ShiftLeft0~10, processador_mips, 1
instance = comp, \U16|Mux29~2\, U16|Mux29~2, processador_mips, 1
instance = comp, \U12|sr_out[22]\, U12|sr_out[22], processador_mips, 1
instance = comp, \U6|s_aluAin[1]~2\, U6|s_aluAin[1]~2, processador_mips, 1
instance = comp, \U13|Equal0~0\, U13|Equal0~0, processador_mips, 1
instance = comp, \U13|m_out[1]~40\, U13|m_out[1]~40, processador_mips, 1
instance = comp, \U13|m_out[4]~12\, U13|m_out[4]~12, processador_mips, 1
instance = comp, \U13|m_out[4]~13\, U13|m_out[4]~13, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[36]\, U10|breg32_rtl_1_bypass[36], processador_mips, 1
instance = comp, \U5|sr_out[26]\, U5|sr_out[26], processador_mips, 1
instance = comp, \U14|m_out[26]~10\, U14|m_out[26]~10, processador_mips, 1
instance = comp, \U16|Mux5~2\, U16|Mux5~2, processador_mips, 1
instance = comp, \U12|sr_out[12]\, U12|sr_out[12], processador_mips, 1
instance = comp, \U14|m_out[12]~30\, U14|m_out[12]~30, processador_mips, 1
instance = comp, \U14|m_out[12]~31\, U14|m_out[12]~31, processador_mips, 1
instance = comp, \U16|ShiftLeft0~68\, U16|ShiftLeft0~68, processador_mips, 1
instance = comp, \U12|sr_out[13]\, U12|sr_out[13], processador_mips, 1
instance = comp, \U14|m_out[13]~28\, U14|m_out[13]~28, processador_mips, 1
instance = comp, \U14|m_out[1]~21\, U14|m_out[1]~21, processador_mips, 1
instance = comp, \U14|m_out[13]~29\, U14|m_out[13]~29, processador_mips, 1
instance = comp, \U4|sr_out~10\, U4|sr_out~10, processador_mips, 1
instance = comp, \U4|sr_out[9]\, U4|sr_out[9], processador_mips, 1
instance = comp, \U14|m_out[11]~33\, U14|m_out[11]~33, processador_mips, 1
instance = comp, \U16|ShiftLeft0~63\, U16|ShiftLeft0~63, processador_mips, 1
instance = comp, \U16|ShiftLeft0~69\, U16|ShiftLeft0~69, processador_mips, 1
instance = comp, \U16|ShiftLeft0~88\, U16|ShiftLeft0~88, processador_mips, 1
instance = comp, \U16|Mux24~4\, U16|Mux24~4, processador_mips, 1
instance = comp, \U13|m_out[0]~43\, U13|m_out[0]~43, processador_mips, 1
instance = comp, \U10|regA[0]~0\, U10|regA[0]~0, processador_mips, 1
instance = comp, \U11|sr_out[0]\, U11|sr_out[0], processador_mips, 1
instance = comp, \U13|m_out[0]~6\, U13|m_out[0]~6, processador_mips, 1
instance = comp, \U13|m_out[0]~7\, U13|m_out[0]~7, processador_mips, 1
instance = comp, \U12|sr_out[21]\, U12|sr_out[21], processador_mips, 1
instance = comp, \U16|ShiftLeft0~101\, U16|ShiftLeft0~101, processador_mips, 1
instance = comp, \U16|ShiftLeft0~103\, U16|ShiftLeft0~103, processador_mips, 1
instance = comp, \U16|Mux24~5\, U16|Mux24~5, processador_mips, 1
instance = comp, \U16|Mux5~3\, U16|Mux5~3, processador_mips, 1
instance = comp, \U16|Mux5~4\, U16|Mux5~4, processador_mips, 1
instance = comp, \U16|Mux24~7\, U16|Mux24~7, processador_mips, 1
instance = comp, \U12|sr_out[25]\, U12|sr_out[25], processador_mips, 1
instance = comp, \U14|m_out[25]~11\, U14|m_out[25]~11, processador_mips, 1
instance = comp, \U1|sr_out[24]~22\, U1|sr_out[24]~22, processador_mips, 1
instance = comp, \U1|sr_out[24]\, U1|sr_out[24], processador_mips, 1
instance = comp, \U13|m_out[24]~20\, U13|m_out[24]~20, processador_mips, 1
instance = comp, \U14|m_out[22]~14\, U14|m_out[22]~14, processador_mips, 1
instance = comp, \U16|a32~56\, U16|a32~56, processador_mips, 1
instance = comp, \U16|ShiftLeft0~90\, U16|ShiftLeft0~90, processador_mips, 1
instance = comp, \U16|ShiftLeft0~89\, U16|ShiftLeft0~89, processador_mips, 1
instance = comp, \U16|ShiftLeft0~91\, U16|ShiftLeft0~91, processador_mips, 1
instance = comp, \U14|m_out[15]~25\, U14|m_out[15]~25, processador_mips, 1
instance = comp, \U16|ShiftLeft0~73\, U16|ShiftLeft0~73, processador_mips, 1
instance = comp, \U16|ShiftLeft0~74\, U16|ShiftLeft0~74, processador_mips, 1
instance = comp, \U16|ShiftLeft0~92\, U16|ShiftLeft0~92, processador_mips, 1
instance = comp, \U16|ShiftLeft0~55\, U16|ShiftLeft0~55, processador_mips, 1
instance = comp, \U16|ShiftLeft0~51\, U16|ShiftLeft0~51, processador_mips, 1
instance = comp, \U16|ShiftLeft0~56\, U16|ShiftLeft0~56, processador_mips, 1
instance = comp, \U12|sr_out[5]\, U12|sr_out[5], processador_mips, 1
instance = comp, \U14|m_out[5]~44\, U14|m_out[5]~44, processador_mips, 1
instance = comp, \U4|sr_out~4\, U4|sr_out~4, processador_mips, 1
instance = comp, \U4|sr_out[3]\, U4|sr_out[3], processador_mips, 1
instance = comp, \U14|m_out[5]~45\, U14|m_out[5]~45, processador_mips, 1
instance = comp, \U16|ShiftLeft0~39\, U16|ShiftLeft0~39, processador_mips, 1
instance = comp, \U12|sr_out[6]\, U12|sr_out[6], processador_mips, 1
instance = comp, \U14|m_out[6]~42\, U14|m_out[6]~42, processador_mips, 1
instance = comp, \U14|m_out[6]~43\, U14|m_out[6]~43, processador_mips, 1
instance = comp, \U16|ShiftLeft0~35\, U16|ShiftLeft0~35, processador_mips, 1
instance = comp, \U16|ShiftLeft0~40\, U16|ShiftLeft0~40, processador_mips, 1
instance = comp, \U16|ShiftLeft0~57\, U16|ShiftLeft0~57, processador_mips, 1
instance = comp, \U16|ShiftLeft0~21\, U16|ShiftLeft0~21, processador_mips, 1
instance = comp, \U16|ShiftLeft0~25\, U16|ShiftLeft0~25, processador_mips, 1
instance = comp, \U16|ShiftLeft0~133\, U16|ShiftLeft0~133, processador_mips, 1
instance = comp, \U16|Mux10~6\, U16|Mux10~6, processador_mips, 1
instance = comp, \U16|Mux10~18\, U16|Mux10~18, processador_mips, 1
instance = comp, \U16|Mux12~1\, U16|Mux12~1, processador_mips, 1
instance = comp, \U16|Mux12~2\, U16|Mux12~2, processador_mips, 1
instance = comp, \U16|Mux12~3\, U16|Mux12~3, processador_mips, 1
instance = comp, \U16|Mux12~4\, U16|Mux12~4, processador_mips, 1
instance = comp, \U16|Add1~36\, U16|Add1~36, processador_mips, 1
instance = comp, \U16|Add1~38\, U16|Add1~38, processador_mips, 1
instance = comp, \U16|Mux10~7\, U16|Mux10~7, processador_mips, 1
instance = comp, \U16|Mux12~5\, U16|Mux12~5, processador_mips, 1
instance = comp, \U16|Mux12~6\, U16|Mux12~6, processador_mips, 1
instance = comp, \U1|sr_out[17]~15\, U1|sr_out[17]~15, processador_mips, 1
instance = comp, \U1|sr_out[17]\, U1|sr_out[17], processador_mips, 1
instance = comp, \U13|m_out[17]~27\, U13|m_out[17]~27, processador_mips, 1
instance = comp, \U5|sr_out[27]\, U5|sr_out[27], processador_mips, 1
instance = comp, \U7|m_out[27]~7\, U7|m_out[27]~7, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[40]\, U10|breg32_rtl_0_bypass[40], processador_mips, 1
instance = comp, \U5|sr_out[30]~feeder\, U5|sr_out[30]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[30]\, U5|sr_out[30], processador_mips, 1
instance = comp, \U7|m_out[30]~4\, U7|m_out[30]~4, processador_mips, 1
instance = comp, \U5|sr_out[31]\, U5|sr_out[31], processador_mips, 1
instance = comp, \U16|Mux1~8\, U16|Mux1~8, processador_mips, 1
instance = comp, \U16|Mux0~11\, U16|Mux0~11, processador_mips, 1
instance = comp, \U16|Mux24~2\, U16|Mux24~2, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[42]\, U10|breg32_rtl_0_bypass[42], processador_mips, 1
instance = comp, \U10|breg32_rtl_1|auto_generated|ram_block1a0\, U10|breg32_rtl_1|auto_generated|ram_block1a0, processador_mips, 1
instance = comp, \U10|regB[31]~1\, U10|regB[31]~1, processador_mips, 1
instance = comp, \U12|sr_out[31]\, U12|sr_out[31], processador_mips, 1
instance = comp, \U14|m_out[31]~5\, U14|m_out[31]~5, processador_mips, 1
instance = comp, \U16|Mux0~1\, U16|Mux0~1, processador_mips, 1
instance = comp, \U16|ShiftLeft0~75\, U16|ShiftLeft0~75, processador_mips, 1
instance = comp, \U16|ShiftLeft0~72\, U16|ShiftLeft0~72, processador_mips, 1
instance = comp, \U16|ShiftLeft0~76\, U16|ShiftLeft0~76, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[37]~feeder\, U10|breg32_rtl_0_bypass[37]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[37]\, U10|breg32_rtl_0_bypass[37], processador_mips, 1
instance = comp, \U10|regB[26]~6\, U10|regB[26]~6, processador_mips, 1
instance = comp, \U12|sr_out[26]\, U12|sr_out[26], processador_mips, 1
instance = comp, \U16|ShiftLeft0~116\, U16|ShiftLeft0~116, processador_mips, 1
instance = comp, \U16|ShiftLeft0~119\, U16|ShiftLeft0~119, processador_mips, 1
instance = comp, \U16|ShiftLeft0~120\, U16|ShiftLeft0~120, processador_mips, 1
instance = comp, \U16|Mux0~3\, U16|Mux0~3, processador_mips, 1
instance = comp, \U10|regB[30]~2\, U10|regB[30]~2, processador_mips, 1
instance = comp, \U12|sr_out[30]\, U12|sr_out[30], processador_mips, 1
instance = comp, \U10|regB[28]~4\, U10|regB[28]~4, processador_mips, 1
instance = comp, \U12|sr_out[28]\, U12|sr_out[28], processador_mips, 1
instance = comp, \U16|Mux0~0\, U16|Mux0~0, processador_mips, 1
instance = comp, \U16|Mux0~4\, U16|Mux0~4, processador_mips, 1
instance = comp, \U16|Mux0~5\, U16|Mux0~5, processador_mips, 1
instance = comp, \U16|ShiftLeft0~105\, U16|ShiftLeft0~105, processador_mips, 1
instance = comp, \U16|ShiftLeft0~107\, U16|ShiftLeft0~107, processador_mips, 1
instance = comp, \U16|ShiftLeft0~108\, U16|ShiftLeft0~108, processador_mips, 1
instance = comp, \U16|Mux0~6\, U16|Mux0~6, processador_mips, 1
instance = comp, \U16|Mux0~7\, U16|Mux0~7, processador_mips, 1
instance = comp, \U16|Mux0~8\, U16|Mux0~8, processador_mips, 1
instance = comp, \U16|Mux0~9\, U16|Mux0~9, processador_mips, 1
instance = comp, \U1|sr_out~35\, U1|sr_out~35, processador_mips, 1
instance = comp, \U1|sr_out[29]~32\, U1|sr_out[29]~32, processador_mips, 1
instance = comp, \U1|sr_out[31]\, U1|sr_out[31], processador_mips, 1
instance = comp, \U13|m_out[31]~42\, U13|m_out[31]~42, processador_mips, 1
instance = comp, \U14|m_out[30]~6\, U14|m_out[30]~6, processador_mips, 1
instance = comp, \U10|regB[27]~5\, U10|regB[27]~5, processador_mips, 1
instance = comp, \U12|sr_out[27]\, U12|sr_out[27], processador_mips, 1
instance = comp, \U14|m_out[27]~9\, U14|m_out[27]~9, processador_mips, 1
instance = comp, \U16|Mux4~2\, U16|Mux4~2, processador_mips, 1
instance = comp, \U16|ShiftLeft0~58\, U16|ShiftLeft0~58, processador_mips, 1
instance = comp, \U16|Mux4~4\, U16|Mux4~4, processador_mips, 1
instance = comp, \U16|Mux4~5\, U16|Mux4~5, processador_mips, 1
instance = comp, \U1|sr_out[26]~24\, U1|sr_out[26]~24, processador_mips, 1
instance = comp, \U1|sr_out[26]\, U1|sr_out[26], processador_mips, 1
instance = comp, \U13|m_out[26]~18\, U13|m_out[26]~18, processador_mips, 1
instance = comp, \U10|regA[25]~9\, U10|regA[25]~9, processador_mips, 1
instance = comp, \U11|sr_out[25]\, U11|sr_out[25], processador_mips, 1
instance = comp, \U13|m_out[25]~19\, U13|m_out[25]~19, processador_mips, 1
instance = comp, \U14|m_out[21]~15\, U14|m_out[21]~15, processador_mips, 1
instance = comp, \U14|m_out[20]~16\, U14|m_out[20]~16, processador_mips, 1
instance = comp, \U16|Add1~40\, U16|Add1~40, processador_mips, 1
instance = comp, \U16|Add1~42\, U16|Add1~42, processador_mips, 1
instance = comp, \U16|Add1~44\, U16|Add1~44, processador_mips, 1
instance = comp, \U16|Add1~46\, U16|Add1~46, processador_mips, 1
instance = comp, \U16|Add1~48\, U16|Add1~48, processador_mips, 1
instance = comp, \U16|Add1~50\, U16|Add1~50, processador_mips, 1
instance = comp, \U16|Add1~52\, U16|Add1~52, processador_mips, 1
instance = comp, \U16|Add1~54\, U16|Add1~54, processador_mips, 1
instance = comp, \U16|Mux4~6\, U16|Mux4~6, processador_mips, 1
instance = comp, \U16|tmp[26]~52\, U16|tmp[26]~52, processador_mips, 1
instance = comp, \U16|tmp[27]~54\, U16|tmp[27]~54, processador_mips, 1
instance = comp, \U16|Mux4~10\, U16|Mux4~10, processador_mips, 1
instance = comp, \U16|Mux4~7\, U16|Mux4~7, processador_mips, 1
instance = comp, \U16|Mux4~8\, U16|Mux4~8, processador_mips, 1
instance = comp, \U16|Mux4~9\, U16|Mux4~9, processador_mips, 1
instance = comp, \U17|sr_out[27]\, U17|sr_out[27], processador_mips, 1
instance = comp, \U1|sr_out[27]~25\, U1|sr_out[27]~25, processador_mips, 1
instance = comp, \U1|sr_out[27]\, U1|sr_out[27], processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[38]~feeder\, U10|breg32_rtl_0_bypass[38]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[38]\, U10|breg32_rtl_0_bypass[38], processador_mips, 1
instance = comp, \U10|regA[27]~7\, U10|regA[27]~7, processador_mips, 1
instance = comp, \U11|sr_out[27]\, U11|sr_out[27], processador_mips, 1
instance = comp, \U13|m_out[27]~17\, U13|m_out[27]~17, processador_mips, 1
instance = comp, \U16|Add1~56\, U16|Add1~56, processador_mips, 1
instance = comp, \U16|Add1~58\, U16|Add1~58, processador_mips, 1
instance = comp, \U16|Add1~60\, U16|Add1~60, processador_mips, 1
instance = comp, \U16|Add1~62\, U16|Add1~62, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[41]\, U10|breg32_rtl_0_bypass[41], processador_mips, 1
instance = comp, \U10|regA[30]~4\, U10|regA[30]~4, processador_mips, 1
instance = comp, \U11|sr_out[30]\, U11|sr_out[30], processador_mips, 1
instance = comp, \U13|m_out[30]~14\, U13|m_out[30]~14, processador_mips, 1
instance = comp, \U16|tmp[29]~58\, U16|tmp[29]~58, processador_mips, 1
instance = comp, \U16|tmp[30]~60\, U16|tmp[30]~60, processador_mips, 1
instance = comp, \U16|tmp[31]~62\, U16|tmp[31]~62, processador_mips, 1
instance = comp, \U16|Mux0~10\, U16|Mux0~10, processador_mips, 1
instance = comp, \U16|Mux0~12\, U16|Mux0~12, processador_mips, 1
instance = comp, \U17|sr_out[31]\, U17|sr_out[31], processador_mips, 1
instance = comp, \U7|m_out[31]~31\, U7|m_out[31]~31, processador_mips, 1
instance = comp, \U10|regB[29]~3\, U10|regB[29]~3, processador_mips, 1
instance = comp, \U12|sr_out[29]\, U12|sr_out[29], processador_mips, 1
instance = comp, \U14|m_out[29]~7\, U14|m_out[29]~7, processador_mips, 1
instance = comp, \U1|sr_out~33\, U1|sr_out~33, processador_mips, 1
instance = comp, \U1|sr_out[29]\, U1|sr_out[29], processador_mips, 1
instance = comp, \U13|m_out[29]~15\, U13|m_out[29]~15, processador_mips, 1
instance = comp, \U16|Mux2~3\, U16|Mux2~3, processador_mips, 1
instance = comp, \U16|Mux2~4\, U16|Mux2~4, processador_mips, 1
instance = comp, \U16|ShiftLeft0~124\, U16|ShiftLeft0~124, processador_mips, 1
instance = comp, \U16|ShiftLeft0~125\, U16|ShiftLeft0~125, processador_mips, 1
instance = comp, \U16|Mux2~5\, U16|Mux2~5, processador_mips, 1
instance = comp, \U12|sr_out[23]\, U12|sr_out[23], processador_mips, 1
instance = comp, \U16|ShiftLeft0~113\, U16|ShiftLeft0~113, processador_mips, 1
instance = comp, \U16|ShiftLeft0~112\, U16|ShiftLeft0~112, processador_mips, 1
instance = comp, \U16|ShiftLeft0~114\, U16|ShiftLeft0~114, processador_mips, 1
instance = comp, \U16|ShiftLeft0~98\, U16|ShiftLeft0~98, processador_mips, 1
instance = comp, \U16|ShiftLeft0~99\, U16|ShiftLeft0~99, processador_mips, 1
instance = comp, \U16|ShiftLeft0~81\, U16|ShiftLeft0~81, processador_mips, 1
instance = comp, \U16|ShiftLeft0~77\, U16|ShiftLeft0~77, processador_mips, 1
instance = comp, \U16|ShiftLeft0~82\, U16|ShiftLeft0~82, processador_mips, 1
instance = comp, \U16|ShiftLeft0~100\, U16|ShiftLeft0~100, processador_mips, 1
instance = comp, \U16|Mux2~6\, U16|Mux2~6, processador_mips, 1
instance = comp, \U16|Mux2~7\, U16|Mux2~7, processador_mips, 1
instance = comp, \U16|Mux2~2\, U16|Mux2~2, processador_mips, 1
instance = comp, \U16|a32~61\, U16|a32~61, processador_mips, 1
instance = comp, \U16|Mux2~8\, U16|Mux2~8, processador_mips, 1
instance = comp, \U16|Mux2~9\, U16|Mux2~9, processador_mips, 1
instance = comp, \U16|Mux2~10\, U16|Mux2~10, processador_mips, 1
instance = comp, \U16|Mux2~11\, U16|Mux2~11, processador_mips, 1
instance = comp, \U16|Mux2~12\, U16|Mux2~12, processador_mips, 1
instance = comp, \U17|sr_out[29]\, U17|sr_out[29], processador_mips, 1
instance = comp, \U5|sr_out[29]\, U5|sr_out[29], processador_mips, 1
instance = comp, \U7|m_out[29]~5\, U7|m_out[29]~5, processador_mips, 1
instance = comp, \U10|regA[16]~18\, U10|regA[16]~18, processador_mips, 1
instance = comp, \U11|sr_out[16]\, U11|sr_out[16], processador_mips, 1
instance = comp, \U13|m_out[16]~28\, U13|m_out[16]~28, processador_mips, 1
instance = comp, \U12|sr_out[9]~feeder\, U12|sr_out[9]~feeder, processador_mips, 1
instance = comp, \U12|sr_out[9]\, U12|sr_out[9], processador_mips, 1
instance = comp, \U14|m_out[9]~36\, U14|m_out[9]~36, processador_mips, 1
instance = comp, \U3|altsyncram_component|auto_generated|ram_block1a0\, U3|altsyncram_component|auto_generated|ram_block1a0, processador_mips, 1
instance = comp, \U4|sr_out~8\, U4|sr_out~8, processador_mips, 1
instance = comp, \U4|sr_out[7]\, U4|sr_out[7], processador_mips, 1
instance = comp, \U14|m_out[9]~37\, U14|m_out[9]~37, processador_mips, 1
instance = comp, \U1|sr_out[7]~5\, U1|sr_out[7]~5, processador_mips, 1
instance = comp, \U1|sr_out[7]\, U1|sr_out[7], processador_mips, 1
instance = comp, \U13|m_out[7]~39\, U13|m_out[7]~39, processador_mips, 1
instance = comp, \U16|tmp[2]~4\, U16|tmp[2]~4, processador_mips, 1
instance = comp, \U16|tmp[3]~6\, U16|tmp[3]~6, processador_mips, 1
instance = comp, \U16|tmp[4]~8\, U16|tmp[4]~8, processador_mips, 1
instance = comp, \U16|tmp[5]~10\, U16|tmp[5]~10, processador_mips, 1
instance = comp, \U16|tmp[8]~16\, U16|tmp[8]~16, processador_mips, 1
instance = comp, \U16|tmp[9]~18\, U16|tmp[9]~18, processador_mips, 1
instance = comp, \U16|tmp[10]~20\, U16|tmp[10]~20, processador_mips, 1
instance = comp, \U16|tmp[11]~22\, U16|tmp[11]~22, processador_mips, 1
instance = comp, \U16|tmp[12]~24\, U16|tmp[12]~24, processador_mips, 1
instance = comp, \U16|tmp[13]~26\, U16|tmp[13]~26, processador_mips, 1
instance = comp, \U16|tmp[14]~28\, U16|tmp[14]~28, processador_mips, 1
instance = comp, \U16|tmp[15]~30\, U16|tmp[15]~30, processador_mips, 1
instance = comp, \U16|tmp[16]~32\, U16|tmp[16]~32, processador_mips, 1
instance = comp, \U16|tmp[18]~36\, U16|tmp[18]~36, processador_mips, 1
instance = comp, \U16|tmp[19]~38\, U16|tmp[19]~38, processador_mips, 1
instance = comp, \U16|Mux12~0\, U16|Mux12~0, processador_mips, 1
instance = comp, \U16|Mux12~7\, U16|Mux12~7, processador_mips, 1
instance = comp, \U16|Mux12~8\, U16|Mux12~8, processador_mips, 1
instance = comp, \U17|sr_out[19]\, U17|sr_out[19], processador_mips, 1
instance = comp, \U1|sr_out[19]~17\, U1|sr_out[19]~17, processador_mips, 1
instance = comp, \U4|sr_out[17]\, U4|sr_out[17], processador_mips, 1
instance = comp, \U1|sr_out[19]\, U1|sr_out[19], processador_mips, 1
instance = comp, \U13|m_out[19]~25\, U13|m_out[19]~25, processador_mips, 1
instance = comp, \U16|tmp[20]~40\, U16|tmp[20]~40, processador_mips, 1
instance = comp, \U16|Mux11~0\, U16|Mux11~0, processador_mips, 1
instance = comp, \U16|Mux11~4\, U16|Mux11~4, processador_mips, 1
instance = comp, \U16|Mux11~5\, U16|Mux11~5, processador_mips, 1
instance = comp, \U16|Mux10~17\, U16|Mux10~17, processador_mips, 1
instance = comp, \U16|ShiftLeft0~93\, U16|ShiftLeft0~93, processador_mips, 1
instance = comp, \U16|ShiftLeft0~94\, U16|ShiftLeft0~94, processador_mips, 1
instance = comp, \U16|ShiftLeft0~95\, U16|ShiftLeft0~95, processador_mips, 1
instance = comp, \U16|ShiftLeft0~78\, U16|ShiftLeft0~78, processador_mips, 1
instance = comp, \U16|ShiftLeft0~96\, U16|ShiftLeft0~96, processador_mips, 1
instance = comp, \U16|a32~48\, U16|a32~48, processador_mips, 1
instance = comp, \U16|Mux11~1\, U16|Mux11~1, processador_mips, 1
instance = comp, \U16|Mux11~2\, U16|Mux11~2, processador_mips, 1
instance = comp, \U16|Mux11~3\, U16|Mux11~3, processador_mips, 1
instance = comp, \U16|Mux11~6\, U16|Mux11~6, processador_mips, 1
instance = comp, \U16|Mux11~7\, U16|Mux11~7, processador_mips, 1
instance = comp, \U16|Mux11~8\, U16|Mux11~8, processador_mips, 1
instance = comp, \U17|sr_out[20]\, U17|sr_out[20], processador_mips, 1
instance = comp, \U1|sr_out[20]~18\, U1|sr_out[20]~18, processador_mips, 1
instance = comp, \U1|sr_out[20]\, U1|sr_out[20], processador_mips, 1
instance = comp, \U13|m_out[20]~24\, U13|m_out[20]~24, processador_mips, 1
instance = comp, \U16|tmp[21]~42\, U16|tmp[21]~42, processador_mips, 1
instance = comp, \U16|tmp[22]~44\, U16|tmp[22]~44, processador_mips, 1
instance = comp, \U16|tmp[23]~46\, U16|tmp[23]~46, processador_mips, 1
instance = comp, \U16|tmp[24]~48\, U16|tmp[24]~48, processador_mips, 1
instance = comp, \U16|tmp[25]~50\, U16|tmp[25]~50, processador_mips, 1
instance = comp, \U16|Mux5~10\, U16|Mux5~10, processador_mips, 1
instance = comp, \U16|Mux5~5\, U16|Mux5~5, processador_mips, 1
instance = comp, \U16|Mux5~6\, U16|Mux5~6, processador_mips, 1
instance = comp, \U16|Mux5~7\, U16|Mux5~7, processador_mips, 1
instance = comp, \U16|Mux5~8\, U16|Mux5~8, processador_mips, 1
instance = comp, \U16|Mux5~9\, U16|Mux5~9, processador_mips, 1
instance = comp, \U17|sr_out[26]\, U17|sr_out[26], processador_mips, 1
instance = comp, \U7|m_out[26]~8\, U7|m_out[26]~8, processador_mips, 1
instance = comp, \U10|regB[25]~7\, U10|regB[25]~7, processador_mips, 1
instance = comp, \U3|altsyncram_component|auto_generated|ram_block1a18\, U3|altsyncram_component|auto_generated|ram_block1a18, processador_mips, 1
instance = comp, \U5|sr_out[25]\, U5|sr_out[25], processador_mips, 1
instance = comp, \U16|Mux6~3\, U16|Mux6~3, processador_mips, 1
instance = comp, \U16|Mux6~4\, U16|Mux6~4, processador_mips, 1
instance = comp, \U16|ShiftLeft0~38\, U16|ShiftLeft0~38, processador_mips, 1
instance = comp, \U16|ShiftLeft0~43\, U16|ShiftLeft0~43, processador_mips, 1
instance = comp, \U16|ShiftLeft0~47\, U16|ShiftLeft0~47, processador_mips, 1
instance = comp, \U16|ShiftLeft0~48\, U16|ShiftLeft0~48, processador_mips, 1
instance = comp, \U16|ShiftLeft0~49\, U16|ShiftLeft0~49, processador_mips, 1
instance = comp, \U16|ShiftLeft0~50\, U16|ShiftLeft0~50, processador_mips, 1
instance = comp, \U16|Mux6~5\, U16|Mux6~5, processador_mips, 1
instance = comp, \U16|Mux6~6\, U16|Mux6~6, processador_mips, 1
instance = comp, \U16|Mux6~7\, U16|Mux6~7, processador_mips, 1
instance = comp, \U16|Mux6~11\, U16|Mux6~11, processador_mips, 1
instance = comp, \U16|Mux6~8\, U16|Mux6~8, processador_mips, 1
instance = comp, \U16|Mux6~9\, U16|Mux6~9, processador_mips, 1
instance = comp, \U16|Mux6~10\, U16|Mux6~10, processador_mips, 1
instance = comp, \U17|sr_out[25]\, U17|sr_out[25], processador_mips, 1
instance = comp, \U7|m_out[25]~9\, U7|m_out[25]~9, processador_mips, 1
instance = comp, \U10|regA[6]~20\, U10|regA[6]~20, processador_mips, 1
instance = comp, \U11|sr_out[6]\, U11|sr_out[6], processador_mips, 1
instance = comp, \U13|m_out[6]~30\, U13|m_out[6]~30, processador_mips, 1
instance = comp, \U16|ShiftLeft0~16\, U16|ShiftLeft0~16, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[19]~feeder\, U10|breg32_rtl_0_bypass[19]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[19]\, U10|breg32_rtl_0_bypass[19], processador_mips, 1
instance = comp, \U10|regA[8]~28\, U10|regA[8]~28, processador_mips, 1
instance = comp, \U11|sr_out[8]\, U11|sr_out[8], processador_mips, 1
instance = comp, \U13|m_out[8]~38\, U13|m_out[8]~38, processador_mips, 1
instance = comp, \U16|a32~30\, U16|a32~30, processador_mips, 1
instance = comp, \U16|Mux18~11\, U16|Mux18~11, processador_mips, 1
instance = comp, \U16|Mux18~8\, U16|Mux18~8, processador_mips, 1
instance = comp, \U16|Mux18~9\, U16|Mux18~9, processador_mips, 1
instance = comp, \U16|ShiftRight0~25\, U16|ShiftRight0~25, processador_mips, 1
instance = comp, \U16|ShiftRight0~54\, U16|ShiftRight0~54, processador_mips, 1
instance = comp, \U16|ShiftRight0~55\, U16|ShiftRight0~55, processador_mips, 1
instance = comp, \U12|sr_out[19]\, U12|sr_out[19], processador_mips, 1
instance = comp, \U16|ShiftRight0~51\, U16|ShiftRight0~51, processador_mips, 1
instance = comp, \U16|ShiftRight0~52\, U16|ShiftRight0~52, processador_mips, 1
instance = comp, \U16|ShiftRight0~53\, U16|ShiftRight0~53, processador_mips, 1
instance = comp, \U16|ShiftRight0~136\, U16|ShiftRight0~136, processador_mips, 1
instance = comp, \U16|ShiftRight0~56\, U16|ShiftRight0~56, processador_mips, 1
instance = comp, \U16|ShiftRight0~137\, U16|ShiftRight0~137, processador_mips, 1
instance = comp, \U16|ShiftRight0~19\, U16|ShiftRight0~19, processador_mips, 1
instance = comp, \U10|regA[2]~2\, U10|regA[2]~2, processador_mips, 1
instance = comp, \U11|sr_out[2]\, U11|sr_out[2], processador_mips, 1
instance = comp, \U13|m_out[2]~10\, U13|m_out[2]~10, processador_mips, 1
instance = comp, \U16|ShiftRight0~20\, U16|ShiftRight0~20, processador_mips, 1
instance = comp, \U16|ShiftRight0~45\, U16|ShiftRight0~45, processador_mips, 1
instance = comp, \U16|ShiftRight0~46\, U16|ShiftRight0~46, processador_mips, 1
instance = comp, \U16|ShiftRight0~47\, U16|ShiftRight0~47, processador_mips, 1
instance = comp, \U16|ShiftRight0~131\, U16|ShiftRight0~131, processador_mips, 1
instance = comp, \U16|ShiftRight0~132\, U16|ShiftRight0~132, processador_mips, 1
instance = comp, \U12|sr_out[3]\, U12|sr_out[3], processador_mips, 1
instance = comp, \U14|m_out[3]~48\, U14|m_out[3]~48, processador_mips, 1
instance = comp, \U14|m_out[3]~49\, U14|m_out[3]~49, processador_mips, 1
instance = comp, \U16|Add1~0\, U16|Add1~0, processador_mips, 1
instance = comp, \U16|Add1~2\, U16|Add1~2, processador_mips, 1
instance = comp, \U16|Add1~10\, U16|Add1~10, processador_mips, 1
instance = comp, \U16|Add1~14\, U16|Add1~14, processador_mips, 1
instance = comp, \U16|Add1~16\, U16|Add1~16, processador_mips, 1
instance = comp, \U16|Add1~18\, U16|Add1~18, processador_mips, 1
instance = comp, \U16|Mux18~7\, U16|Mux18~7, processador_mips, 1
instance = comp, \U16|Mux22~1\, U16|Mux22~1, processador_mips, 1
instance = comp, \U16|Mux18~20\, U16|Mux18~20, processador_mips, 1
instance = comp, \U16|Mux22~2\, U16|Mux22~2, processador_mips, 1
instance = comp, \U16|Mux22~3\, U16|Mux22~3, processador_mips, 1
instance = comp, \U16|Mux22~4\, U16|Mux22~4, processador_mips, 1
instance = comp, \U16|Mux22~5\, U16|Mux22~5, processador_mips, 1
instance = comp, \U16|Mux22~0\, U16|Mux22~0, processador_mips, 1
instance = comp, \U16|Mux22~6\, U16|Mux22~6, processador_mips, 1
instance = comp, \U16|Mux22~7\, U16|Mux22~7, processador_mips, 1
instance = comp, \U17|sr_out[9]\, U17|sr_out[9], processador_mips, 1
instance = comp, \U1|sr_out[9]~7\, U1|sr_out[9]~7, processador_mips, 1
instance = comp, \U1|sr_out[9]\, U1|sr_out[9], processador_mips, 1
instance = comp, \U13|m_out[9]~37\, U13|m_out[9]~37, processador_mips, 1
instance = comp, \U16|ShiftLeft0~17\, U16|ShiftLeft0~17, processador_mips, 1
instance = comp, \U16|ShiftLeft0~18\, U16|ShiftLeft0~18, processador_mips, 1
instance = comp, \U16|ShiftLeft0~19\, U16|ShiftLeft0~19, processador_mips, 1
instance = comp, \U16|Mux30~10\, U16|Mux30~10, processador_mips, 1
instance = comp, \U16|Mux30~5\, U16|Mux30~5, processador_mips, 1
instance = comp, \U16|Mux30~6\, U16|Mux30~6, processador_mips, 1
instance = comp, \U16|ShiftRight0~33\, U16|ShiftRight0~33, processador_mips, 1
instance = comp, \U16|ShiftRight0~61\, U16|ShiftRight0~61, processador_mips, 1
instance = comp, \U16|ShiftRight0~30\, U16|ShiftRight0~30, processador_mips, 1
instance = comp, \U16|ShiftRight0~58\, U16|ShiftRight0~58, processador_mips, 1
instance = comp, \U16|ShiftRight0~59\, U16|ShiftRight0~59, processador_mips, 1
instance = comp, \U16|ShiftRight0~62\, U16|ShiftRight0~62, processador_mips, 1
instance = comp, \U16|ShiftRight0~64\, U16|ShiftRight0~64, processador_mips, 1
instance = comp, \U16|ShiftRight0~63\, U16|ShiftRight0~63, processador_mips, 1
instance = comp, \U16|ShiftRight0~65\, U16|ShiftRight0~65, processador_mips, 1
instance = comp, \U16|ShiftRight0~67\, U16|ShiftRight0~67, processador_mips, 1
instance = comp, \U16|ShiftRight0~66\, U16|ShiftRight0~66, processador_mips, 1
instance = comp, \U16|ShiftRight0~68\, U16|ShiftRight0~68, processador_mips, 1
instance = comp, \U16|ShiftRight0~69\, U16|ShiftRight0~69, processador_mips, 1
instance = comp, \U16|ShiftRight0~50\, U16|ShiftRight0~50, processador_mips, 1
instance = comp, \U16|ShiftRight0~57\, U16|ShiftRight0~57, processador_mips, 1
instance = comp, \U16|ShiftRight0~70\, U16|ShiftRight0~70, processador_mips, 1
instance = comp, \U16|Mux30~3\, U16|Mux30~3, processador_mips, 1
instance = comp, \U16|Mux30~4\, U16|Mux30~4, processador_mips, 1
instance = comp, \U16|Mux30~7\, U16|Mux30~7, processador_mips, 1
instance = comp, \U16|Mux30~8\, U16|Mux30~8, processador_mips, 1
instance = comp, \U16|Mux30~9\, U16|Mux30~9, processador_mips, 1
instance = comp, \U17|sr_out[1]\, U17|sr_out[1], processador_mips, 1
instance = comp, \U1|sr_out~30\, U1|sr_out~30, processador_mips, 1
instance = comp, \U1|sr_out[1]\, U1|sr_out[1], processador_mips, 1
instance = comp, \U13|m_out[1]~45\, U13|m_out[1]~45, processador_mips, 1
instance = comp, \U13|m_out[1]~41\, U13|m_out[1]~41, processador_mips, 1
instance = comp, \U16|ShiftLeft0~110\, U16|ShiftLeft0~110, processador_mips, 1
instance = comp, \U16|ShiftLeft0~109\, U16|ShiftLeft0~109, processador_mips, 1
instance = comp, \U16|ShiftLeft0~111\, U16|ShiftLeft0~111, processador_mips, 1
instance = comp, \U16|Mux3~4\, U16|Mux3~4, processador_mips, 1
instance = comp, \U16|ShiftLeft0~122\, U16|ShiftLeft0~122, processador_mips, 1
instance = comp, \U16|ShiftLeft0~123\, U16|ShiftLeft0~123, processador_mips, 1
instance = comp, \U16|Mux3~3\, U16|Mux3~3, processador_mips, 1
instance = comp, \U16|Mux3~5\, U16|Mux3~5, processador_mips, 1
instance = comp, \U16|Mux2~1\, U16|Mux2~1, processador_mips, 1
instance = comp, \U16|a32~60\, U16|a32~60, processador_mips, 1
instance = comp, \U16|ShiftRight0~12\, U16|ShiftRight0~12, processador_mips, 1
instance = comp, \U16|ShiftRight0~13\, U16|ShiftRight0~13, processador_mips, 1
instance = comp, \U16|ShiftRight0~107\, U16|ShiftRight0~107, processador_mips, 1
instance = comp, \U16|ShiftRight0~139\, U16|ShiftRight0~139, processador_mips, 1
instance = comp, \U16|Mux3~7\, U16|Mux3~7, processador_mips, 1
instance = comp, \U16|Mux3~8\, U16|Mux3~8, processador_mips, 1
instance = comp, \U16|ShiftLeft0~28\, U16|ShiftLeft0~28, processador_mips, 1
instance = comp, \U16|ShiftLeft0~27\, U16|ShiftLeft0~27, processador_mips, 1
instance = comp, \U16|ShiftLeft0~26\, U16|ShiftLeft0~26, processador_mips, 1
instance = comp, \U16|ShiftLeft0~29\, U16|ShiftLeft0~29, processador_mips, 1
instance = comp, \U16|ShiftLeft0~60\, U16|ShiftLeft0~60, processador_mips, 1
instance = comp, \U16|ShiftLeft0~44\, U16|ShiftLeft0~44, processador_mips, 1
instance = comp, \U16|ShiftLeft0~61\, U16|ShiftLeft0~61, processador_mips, 1
instance = comp, \U16|ShiftLeft0~62\, U16|ShiftLeft0~62, processador_mips, 1
instance = comp, \U16|Mux3~9\, U16|Mux3~9, processador_mips, 1
instance = comp, \U16|Mux3~10\, U16|Mux3~10, processador_mips, 1
instance = comp, \U17|sr_out[28]\, U17|sr_out[28], processador_mips, 1
instance = comp, \U7|m_out[28]~6\, U7|m_out[28]~6, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[39]\, U10|breg32_rtl_0_bypass[39], processador_mips, 1
instance = comp, \U10|regA[28]~6\, U10|regA[28]~6, processador_mips, 1
instance = comp, \U11|sr_out[28]~feeder\, U11|sr_out[28]~feeder, processador_mips, 1
instance = comp, \U11|sr_out[28]\, U11|sr_out[28], processador_mips, 1
instance = comp, \U13|m_out[28]~16\, U13|m_out[28]~16, processador_mips, 1
instance = comp, \U16|ShiftLeft0~11\, U16|ShiftLeft0~11, processador_mips, 1
instance = comp, \U16|ShiftLeft0~12\, U16|ShiftLeft0~12, processador_mips, 1
instance = comp, \U16|Mux9~0\, U16|Mux9~0, processador_mips, 1
instance = comp, \U16|ShiftRight0~80\, U16|ShiftRight0~80, processador_mips, 1
instance = comp, \U16|ShiftRight0~119\, U16|ShiftRight0~119, processador_mips, 1
instance = comp, \U16|ShiftRight0~88\, U16|ShiftRight0~88, processador_mips, 1
instance = comp, \U16|ShiftRight0~89\, U16|ShiftRight0~89, processador_mips, 1
instance = comp, \U16|ShiftRight0~120\, U16|ShiftRight0~120, processador_mips, 1
instance = comp, \U16|ShiftRight0~121\, U16|ShiftRight0~121, processador_mips, 1
instance = comp, \U16|Mux9~5\, U16|Mux9~5, processador_mips, 1
instance = comp, \U16|ShiftLeft0~86\, U16|ShiftLeft0~86, processador_mips, 1
instance = comp, \U16|ShiftLeft0~85\, U16|ShiftLeft0~85, processador_mips, 1
instance = comp, \U16|ShiftLeft0~87\, U16|ShiftLeft0~87, processador_mips, 1
instance = comp, \U16|ShiftLeft0~104\, U16|ShiftLeft0~104, processador_mips, 1
instance = comp, \U16|a32~50\, U16|a32~50, processador_mips, 1
instance = comp, \U16|Mux9~1\, U16|Mux9~1, processador_mips, 1
instance = comp, \U16|Mux9~2\, U16|Mux9~2, processador_mips, 1
instance = comp, \U16|Mux9~3\, U16|Mux9~3, processador_mips, 1
instance = comp, \U16|Mux9~6\, U16|Mux9~6, processador_mips, 1
instance = comp, \U16|Mux9~7\, U16|Mux9~7, processador_mips, 1
instance = comp, \U16|Mux9~8\, U16|Mux9~8, processador_mips, 1
instance = comp, \U1|sr_out[22]~20\, U1|sr_out[22]~20, processador_mips, 1
instance = comp, \U1|sr_out[22]\, U1|sr_out[22], processador_mips, 1
instance = comp, \U13|m_out[22]~22\, U13|m_out[22]~22, processador_mips, 1
instance = comp, \U16|ShiftLeft0~13\, U16|ShiftLeft0~13, processador_mips, 1
instance = comp, \U16|ShiftLeft0~15\, U16|ShiftLeft0~15, processador_mips, 1
instance = comp, \U16|ShiftLeft0~20\, U16|ShiftLeft0~20, processador_mips, 1
instance = comp, \U16|Mux6~2\, U16|Mux6~2, processador_mips, 1
instance = comp, \U16|Mux7~3\, U16|Mux7~3, processador_mips, 1
instance = comp, \U16|ShiftLeft0~45\, U16|ShiftLeft0~45, processador_mips, 1
instance = comp, \U16|ShiftLeft0~42\, U16|ShiftLeft0~42, processador_mips, 1
instance = comp, \U16|ShiftLeft0~46\, U16|ShiftLeft0~46, processador_mips, 1
instance = comp, \U16|Mux7~4\, U16|Mux7~4, processador_mips, 1
instance = comp, \U16|Mux24~6\, U16|Mux24~6, processador_mips, 1
instance = comp, \U16|ShiftRight0~17\, U16|ShiftRight0~17, processador_mips, 1
instance = comp, \U16|ShiftRight0~15\, U16|ShiftRight0~15, processador_mips, 1
instance = comp, \U16|ShiftRight0~16\, U16|ShiftRight0~16, processador_mips, 1
instance = comp, \U16|ShiftRight0~18\, U16|ShiftRight0~18, processador_mips, 1
instance = comp, \U16|ShiftRight0~14\, U16|ShiftRight0~14, processador_mips, 1
instance = comp, \U16|ShiftRight0~129\, U16|ShiftRight0~129, processador_mips, 1
instance = comp, \U16|Mux7~6\, U16|Mux7~6, processador_mips, 1
instance = comp, \U16|Mux7~7\, U16|Mux7~7, processador_mips, 1
instance = comp, \U16|Mux7~8\, U16|Mux7~8, processador_mips, 1
instance = comp, \U16|Mux7~9\, U16|Mux7~9, processador_mips, 1
instance = comp, \U17|sr_out[24]\, U17|sr_out[24], processador_mips, 1
instance = comp, \U7|m_out[24]~10\, U7|m_out[24]~10, processador_mips, 1
instance = comp, \U10|regB[15]~17\, U10|regB[15]~17, processador_mips, 1
instance = comp, \U4|sr_out~15\, U4|sr_out~15, processador_mips, 1
instance = comp, \U4|sr_out[14]\, U4|sr_out[14], processador_mips, 1
instance = comp, \U12|sr_out[14]\, U12|sr_out[14], processador_mips, 1
instance = comp, \U14|m_out[14]~26\, U14|m_out[14]~26, processador_mips, 1
instance = comp, \U14|m_out[14]~27\, U14|m_out[14]~27, processador_mips, 1
instance = comp, \U1|sr_out[12]~10\, U1|sr_out[12]~10, processador_mips, 1
instance = comp, \U1|sr_out[12]\, U1|sr_out[12], processador_mips, 1
instance = comp, \U13|m_out[12]~34\, U13|m_out[12]~34, processador_mips, 1
instance = comp, \U10|regA[10]~26\, U10|regA[10]~26, processador_mips, 1
instance = comp, \U11|sr_out[10]\, U11|sr_out[10], processador_mips, 1
instance = comp, \U13|m_out[10]~36\, U13|m_out[10]~36, processador_mips, 1
instance = comp, \U16|Add1~24\, U16|Add1~24, processador_mips, 1
instance = comp, \U16|Add1~26\, U16|Add1~26, processador_mips, 1
instance = comp, \U16|Add1~28\, U16|Add1~28, processador_mips, 1
instance = comp, \U16|Add1~30\, U16|Add1~30, processador_mips, 1
instance = comp, \U16|Add1~32\, U16|Add1~32, processador_mips, 1
instance = comp, \U16|Add1~34\, U16|Add1~34, processador_mips, 1
instance = comp, \U16|Mux13~5\, U16|Mux13~5, processador_mips, 1
instance = comp, \U16|ShiftLeft0~132\, U16|ShiftLeft0~132, processador_mips, 1
instance = comp, \U16|a32~46\, U16|a32~46, processador_mips, 1
instance = comp, \U16|Mux13~1\, U16|Mux13~1, processador_mips, 1
instance = comp, \U16|Mux13~2\, U16|Mux13~2, processador_mips, 1
instance = comp, \U16|Mux13~3\, U16|Mux13~3, processador_mips, 1
instance = comp, \U16|Mux13~6\, U16|Mux13~6, processador_mips, 1
instance = comp, \U16|Mux13~0\, U16|Mux13~0, processador_mips, 1
instance = comp, \U16|Mux13~7\, U16|Mux13~7, processador_mips, 1
instance = comp, \U16|Mux13~8\, U16|Mux13~8, processador_mips, 1
instance = comp, \U17|sr_out[18]\, U17|sr_out[18], processador_mips, 1
instance = comp, \U7|m_out[18]~16\, U7|m_out[18]~16, processador_mips, 1
instance = comp, \U10|regB[17]~15\, U10|regB[17]~15, processador_mips, 1
instance = comp, \U12|sr_out[17]\, U12|sr_out[17], processador_mips, 1
instance = comp, \U16|a32~52\, U16|a32~52, processador_mips, 1
instance = comp, \U16|Mux14~4\, U16|Mux14~4, processador_mips, 1
instance = comp, \U16|Mux14~5\, U16|Mux14~5, processador_mips, 1
instance = comp, \U16|a32~53\, U16|a32~53, processador_mips, 1
instance = comp, \U16|Mux14~1\, U16|Mux14~1, processador_mips, 1
instance = comp, \U16|Mux14~2\, U16|Mux14~2, processador_mips, 1
instance = comp, \U16|Mux14~3\, U16|Mux14~3, processador_mips, 1
instance = comp, \U16|Mux14~6\, U16|Mux14~6, processador_mips, 1
instance = comp, \U16|Mux14~7\, U16|Mux14~7, processador_mips, 1
instance = comp, \U16|Mux14~8\, U16|Mux14~8, processador_mips, 1
instance = comp, \U17|sr_out[17]\, U17|sr_out[17], processador_mips, 1
instance = comp, \U7|m_out[17]~17\, U7|m_out[17]~17, processador_mips, 1
instance = comp, \U10|regB[16]~16\, U10|regB[16]~16, processador_mips, 1
instance = comp, \U12|sr_out[16]\, U12|sr_out[16], processador_mips, 1
instance = comp, \U14|m_out[16]~20\, U14|m_out[16]~20, processador_mips, 1
instance = comp, \U14|m_out[16]~23\, U14|m_out[16]~23, processador_mips, 1
instance = comp, \U16|a32~44\, U16|a32~44, processador_mips, 1
instance = comp, \U16|Mux15~0\, U16|Mux15~0, processador_mips, 1
instance = comp, \U16|Mux15~4\, U16|Mux15~4, processador_mips, 1
instance = comp, \U16|ShiftRight0~26\, U16|ShiftRight0~26, processador_mips, 1
instance = comp, \U16|ShiftRight0~27\, U16|ShiftRight0~27, processador_mips, 1
instance = comp, \U16|ShiftRight0~23\, U16|ShiftRight0~23, processador_mips, 1
instance = comp, \U16|ShiftRight0~22\, U16|ShiftRight0~22, processador_mips, 1
instance = comp, \U16|ShiftRight0~24\, U16|ShiftRight0~24, processador_mips, 1
instance = comp, \U16|ShiftRight0~28\, U16|ShiftRight0~28, processador_mips, 1
instance = comp, \U16|ShiftRight0~21\, U16|ShiftRight0~21, processador_mips, 1
instance = comp, \U16|ShiftRight0~29\, U16|ShiftRight0~29, processador_mips, 1
instance = comp, \U16|Mux15~5\, U16|Mux15~5, processador_mips, 1
instance = comp, \U16|ShiftLeft0~79\, U16|ShiftLeft0~79, processador_mips, 1
instance = comp, \U16|ShiftLeft0~80\, U16|ShiftLeft0~80, processador_mips, 1
instance = comp, \U16|Mux15~1\, U16|Mux15~1, processador_mips, 1
instance = comp, \U16|Mux15~2\, U16|Mux15~2, processador_mips, 1
instance = comp, \U16|Mux15~3\, U16|Mux15~3, processador_mips, 1
instance = comp, \U16|Mux15~6\, U16|Mux15~6, processador_mips, 1
instance = comp, \U16|Mux15~7\, U16|Mux15~7, processador_mips, 1
instance = comp, \U16|Mux15~8\, U16|Mux15~8, processador_mips, 1
instance = comp, \U17|sr_out[16]\, U17|sr_out[16], processador_mips, 1
instance = comp, \U7|m_out[16]~18\, U7|m_out[16]~18, processador_mips, 1
instance = comp, \U10|regA[15]~19\, U10|regA[15]~19, processador_mips, 1
instance = comp, \U11|sr_out[15]\, U11|sr_out[15], processador_mips, 1
instance = comp, \U13|m_out[15]~29\, U13|m_out[15]~29, processador_mips, 1
instance = comp, \U16|Mux16~0\, U16|Mux16~0, processador_mips, 1
instance = comp, \U16|a32~43\, U16|a32~43, processador_mips, 1
instance = comp, \U16|ShiftRight0~124\, U16|ShiftRight0~124, processador_mips, 1
instance = comp, \U16|ShiftRight0~101\, U16|ShiftRight0~101, processador_mips, 1
instance = comp, \U16|ShiftRight0~102\, U16|ShiftRight0~102, processador_mips, 1
instance = comp, \U16|ShiftRight0~125\, U16|ShiftRight0~125, processador_mips, 1
instance = comp, \U16|ShiftRight0~126\, U16|ShiftRight0~126, processador_mips, 1
instance = comp, \U16|ShiftRight0~86\, U16|ShiftRight0~86, processador_mips, 1
instance = comp, \U16|ShiftRight0~122\, U16|ShiftRight0~122, processador_mips, 1
instance = comp, \U16|ShiftRight0~93\, U16|ShiftRight0~93, processador_mips, 1
instance = comp, \U16|ShiftRight0~94\, U16|ShiftRight0~94, processador_mips, 1
instance = comp, \U16|ShiftRight0~95\, U16|ShiftRight0~95, processador_mips, 1
instance = comp, \U16|ShiftRight0~123\, U16|ShiftRight0~123, processador_mips, 1
instance = comp, \U16|Mux18~21\, U16|Mux18~21, processador_mips, 1
instance = comp, \U16|Mux16~1\, U16|Mux16~1, processador_mips, 1
instance = comp, \U16|Mux16~2\, U16|Mux16~2, processador_mips, 1
instance = comp, \U16|Mux16~3\, U16|Mux16~3, processador_mips, 1
instance = comp, \U16|Mux18~10\, U16|Mux18~10, processador_mips, 1
instance = comp, \U16|Mux16~4\, U16|Mux16~4, processador_mips, 1
instance = comp, \U16|Mux16~5\, U16|Mux16~5, processador_mips, 1
instance = comp, \U16|Mux16~6\, U16|Mux16~6, processador_mips, 1
instance = comp, \U16|Mux16~7\, U16|Mux16~7, processador_mips, 1
instance = comp, \U17|sr_out[15]\, U17|sr_out[15], processador_mips, 1
instance = comp, \U7|m_out[15]~19\, U7|m_out[15]~19, processador_mips, 1
instance = comp, \U10|regA[3]~1\, U10|regA[3]~1, processador_mips, 1
instance = comp, \U11|sr_out[3]\, U11|sr_out[3], processador_mips, 1
instance = comp, \U13|m_out[3]~8\, U13|m_out[3]~8, processador_mips, 1
instance = comp, \U13|m_out[3]~9\, U13|m_out[3]~9, processador_mips, 1
instance = comp, \habilita_pc~2\, habilita_pc~2, processador_mips, 1
instance = comp, \habilita_pc~1\, habilita_pc~1, processador_mips, 1
instance = comp, \habilita_pc~3\, habilita_pc~3, processador_mips, 1
instance = comp, \habilita_pc~9\, habilita_pc~9, processador_mips, 1
instance = comp, \habilita_pc~7\, habilita_pc~7, processador_mips, 1
instance = comp, \habilita_pc~6\, habilita_pc~6, processador_mips, 1
instance = comp, \habilita_pc~5\, habilita_pc~5, processador_mips, 1
instance = comp, \habilita_pc~8\, habilita_pc~8, processador_mips, 1
instance = comp, \habilita_pc~11\, habilita_pc~11, processador_mips, 1
instance = comp, \habilita_pc~12\, habilita_pc~12, processador_mips, 1
instance = comp, \U1|sr_out[1]~28\, U1|sr_out[1]~28, processador_mips, 1
instance = comp, \U1|sr_out[1]~29\, U1|sr_out[1]~29, processador_mips, 1
instance = comp, \U1|sr_out[14]\, U1|sr_out[14], processador_mips, 1
instance = comp, \U13|m_out[14]~32\, U13|m_out[14]~32, processador_mips, 1
instance = comp, \U16|Mux17~0\, U16|Mux17~0, processador_mips, 1
instance = comp, \U16|a32~40\, U16|a32~40, processador_mips, 1
instance = comp, \U16|a32~41\, U16|a32~41, processador_mips, 1
instance = comp, \U16|ShiftRight0~74\, U16|ShiftRight0~74, processador_mips, 1
instance = comp, \U16|ShiftRight0~75\, U16|ShiftRight0~75, processador_mips, 1
instance = comp, \U16|ShiftRight0~117\, U16|ShiftRight0~117, processador_mips, 1
instance = comp, \U16|ShiftRight0~118\, U16|ShiftRight0~118, processador_mips, 1
instance = comp, \U16|Mux17~1\, U16|Mux17~1, processador_mips, 1
instance = comp, \U16|Mux17~2\, U16|Mux17~2, processador_mips, 1
instance = comp, \U16|Mux17~3\, U16|Mux17~3, processador_mips, 1
instance = comp, \U16|Mux17~4\, U16|Mux17~4, processador_mips, 1
instance = comp, \U16|Mux17~5\, U16|Mux17~5, processador_mips, 1
instance = comp, \U16|Mux17~6\, U16|Mux17~6, processador_mips, 1
instance = comp, \U16|Mux17~7\, U16|Mux17~7, processador_mips, 1
instance = comp, \U17|sr_out[14]\, U17|sr_out[14], processador_mips, 1
instance = comp, \U7|m_out[14]~22\, U7|m_out[14]~22, processador_mips, 1
instance = comp, \U10|regA[11]~25\, U10|regA[11]~25, processador_mips, 1
instance = comp, \U11|sr_out[11]\, U11|sr_out[11], processador_mips, 1
instance = comp, \U13|m_out[11]~35\, U13|m_out[11]~35, processador_mips, 1
instance = comp, \U16|Mux20~0\, U16|Mux20~0, processador_mips, 1
instance = comp, \U16|a32~35\, U16|a32~35, processador_mips, 1
instance = comp, \U16|ShiftRight0~82\, U16|ShiftRight0~82, processador_mips, 1
instance = comp, \U16|ShiftRight0~104\, U16|ShiftRight0~104, processador_mips, 1
instance = comp, \U16|ShiftRight0~134\, U16|ShiftRight0~134, processador_mips, 1
instance = comp, \U16|Mux20~1\, U16|Mux20~1, processador_mips, 1
instance = comp, \U16|ShiftRight0~76\, U16|ShiftRight0~76, processador_mips, 1
instance = comp, \U16|ShiftRight0~31\, U16|ShiftRight0~31, processador_mips, 1
instance = comp, \U16|ShiftRight0~96\, U16|ShiftRight0~96, processador_mips, 1
instance = comp, \U16|ShiftRight0~97\, U16|ShiftRight0~97, processador_mips, 1
instance = comp, \U16|Mux20~2\, U16|Mux20~2, processador_mips, 1
instance = comp, \U16|Mux20~3\, U16|Mux20~3, processador_mips, 1
instance = comp, \U16|Mux20~4\, U16|Mux20~4, processador_mips, 1
instance = comp, \U16|Mux20~5\, U16|Mux20~5, processador_mips, 1
instance = comp, \U16|Mux20~6\, U16|Mux20~6, processador_mips, 1
instance = comp, \U16|Mux20~7\, U16|Mux20~7, processador_mips, 1
instance = comp, \U17|sr_out[11]\, U17|sr_out[11], processador_mips, 1
instance = comp, \U7|m_out[11]~25\, U7|m_out[11]~25, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[25]~feeder\, U10|breg32_rtl_0_bypass[25]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[25]\, U10|breg32_rtl_0_bypass[25], processador_mips, 1
instance = comp, \U10|regB[14]~18\, U10|regB[14]~18, processador_mips, 1
instance = comp, \U5|sr_out[9]~feeder\, U5|sr_out[9]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[9]\, U5|sr_out[9], processador_mips, 1
instance = comp, \U7|m_out[9]~27\, U7|m_out[9]~27, processador_mips, 1
instance = comp, \U10|regB[24]~8\, U10|regB[24]~8, processador_mips, 1
instance = comp, \U4|sr_out~22\, U4|sr_out~22, processador_mips, 1
instance = comp, \U4|sr_out[21]\, U4|sr_out[21], processador_mips, 1
instance = comp, \U1|sr_out[23]\, U1|sr_out[23], processador_mips, 1
instance = comp, \U13|m_out[23]~21\, U13|m_out[23]~21, processador_mips, 1
instance = comp, \U16|Mux8~0\, U16|Mux8~0, processador_mips, 1
instance = comp, \U16|ShiftLeft0~41\, U16|ShiftLeft0~41, processador_mips, 1
instance = comp, \U16|Mux8~1\, U16|Mux8~1, processador_mips, 1
instance = comp, \U16|Mux8~2\, U16|Mux8~2, processador_mips, 1
instance = comp, \U16|Mux8~3\, U16|Mux8~3, processador_mips, 1
instance = comp, \U16|ShiftRight0~127\, U16|ShiftRight0~127, processador_mips, 1
instance = comp, \U16|Mux8~5\, U16|Mux8~5, processador_mips, 1
instance = comp, \U16|Mux8~6\, U16|Mux8~6, processador_mips, 1
instance = comp, \U16|Mux8~7\, U16|Mux8~7, processador_mips, 1
instance = comp, \U16|Mux8~8\, U16|Mux8~8, processador_mips, 1
instance = comp, \U17|sr_out[23]\, U17|sr_out[23], processador_mips, 1
instance = comp, \U7|m_out[23]~11\, U7|m_out[23]~11, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[34]\, U10|breg32_rtl_1_bypass[34], processador_mips, 1
instance = comp, \U10|regB[23]~9\, U10|regB[23]~9, processador_mips, 1
instance = comp, \U5|sr_out[22]~feeder\, U5|sr_out[22]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[22]\, U5|sr_out[22], processador_mips, 1
instance = comp, \U17|sr_out[22]\, U17|sr_out[22], processador_mips, 1
instance = comp, \U7|m_out[22]~12\, U7|m_out[22]~12, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[33]~feeder\, U10|breg32_rtl_1_bypass[33]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[33]\, U10|breg32_rtl_1_bypass[33], processador_mips, 1
instance = comp, \U10|regB[22]~10\, U10|regB[22]~10, processador_mips, 1
instance = comp, \U4|sr_out~25\, U4|sr_out~25, processador_mips, 1
instance = comp, \U4|sr_out[24]\, U4|sr_out[24], processador_mips, 1
instance = comp, \U10|breg32~39\, U10|breg32~39, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[1]\, U10|breg32_rtl_1_bypass[1], processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[3]\, U10|breg32_rtl_1_bypass[3], processador_mips, 1
instance = comp, \U10|breg32~38\, U10|breg32~38, processador_mips, 1
instance = comp, \U10|breg32~41\, U10|breg32~41, processador_mips, 1
instance = comp, \U10|regA[21]~13\, U10|regA[21]~13, processador_mips, 1
instance = comp, \U11|sr_out[21]\, U11|sr_out[21], processador_mips, 1
instance = comp, \U1|sr_out[21]~19\, U1|sr_out[21]~19, processador_mips, 1
instance = comp, \U1|sr_out[21]\, U1|sr_out[21], processador_mips, 1
instance = comp, \U13|m_out[21]~23\, U13|m_out[21]~23, processador_mips, 1
instance = comp, \U16|Mux10~8\, U16|Mux10~8, processador_mips, 1
instance = comp, \U16|ShiftRight0~114\, U16|ShiftRight0~114, processador_mips, 1
instance = comp, \U16|ShiftRight0~115\, U16|ShiftRight0~115, processador_mips, 1
instance = comp, \U16|ShiftRight0~48\, U16|ShiftRight0~48, processador_mips, 1
instance = comp, \U16|ShiftRight0~138\, U16|ShiftRight0~138, processador_mips, 1
instance = comp, \U16|ShiftRight0~49\, U16|ShiftRight0~49, processador_mips, 1
instance = comp, \U16|ShiftRight0~116\, U16|ShiftRight0~116, processador_mips, 1
instance = comp, \U16|Mux10~13\, U16|Mux10~13, processador_mips, 1
instance = comp, \U16|ShiftLeft0~65\, U16|ShiftLeft0~65, processador_mips, 1
instance = comp, \U16|ShiftLeft0~32\, U16|ShiftLeft0~32, processador_mips, 1
instance = comp, \U16|ShiftLeft0~31\, U16|ShiftLeft0~31, processador_mips, 1
instance = comp, \U16|ShiftLeft0~33\, U16|ShiftLeft0~33, processador_mips, 1
instance = comp, \U16|ShiftLeft0~134\, U16|ShiftLeft0~134, processador_mips, 1
instance = comp, \U16|ShiftLeft0~34\, U16|ShiftLeft0~34, processador_mips, 1
instance = comp, \U16|Mux10~9\, U16|Mux10~9, processador_mips, 1
instance = comp, \U16|Mux10~10\, U16|Mux10~10, processador_mips, 1
instance = comp, \U16|Mux10~11\, U16|Mux10~11, processador_mips, 1
instance = comp, \U16|Mux10~14\, U16|Mux10~14, processador_mips, 1
instance = comp, \U16|Mux10~15\, U16|Mux10~15, processador_mips, 1
instance = comp, \U16|Mux10~16\, U16|Mux10~16, processador_mips, 1
instance = comp, \U17|sr_out[21]\, U17|sr_out[21], processador_mips, 1
instance = comp, \U7|m_out[21]~13\, U7|m_out[21]~13, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[32]\, U10|breg32_rtl_1_bypass[32], processador_mips, 1
instance = comp, \U10|regB[21]~11\, U10|regB[21]~11, processador_mips, 1
instance = comp, \U4|sr_out~24\, U4|sr_out~24, processador_mips, 1
instance = comp, \U4|sr_out[23]\, U4|sr_out[23], processador_mips, 1
instance = comp, \U10|Equal0~0\, U10|Equal0~0, processador_mips, 1
instance = comp, \U10|Equal0~1\, U10|Equal0~1, processador_mips, 1
instance = comp, \U10|regA[13]~23\, U10|regA[13]~23, processador_mips, 1
instance = comp, \U11|sr_out[13]\, U11|sr_out[13], processador_mips, 1
instance = comp, \U13|m_out[13]~33\, U13|m_out[13]~33, processador_mips, 1
instance = comp, \U16|a32~38\, U16|a32~38, processador_mips, 1
instance = comp, \U16|Mux18~12\, U16|Mux18~12, processador_mips, 1
instance = comp, \U16|a32~39\, U16|a32~39, processador_mips, 1
instance = comp, \U16|ShiftLeft0~66\, U16|ShiftLeft0~66, processador_mips, 1
instance = comp, \U16|ShiftRight0~140\, U16|ShiftRight0~140, processador_mips, 1
instance = comp, \U16|Mux18~13\, U16|Mux18~13, processador_mips, 1
instance = comp, \U16|ShiftRight0~112\, U16|ShiftRight0~112, processador_mips, 1
instance = comp, \U16|ShiftRight0~113\, U16|ShiftRight0~113, processador_mips, 1
instance = comp, \U16|Mux18~14\, U16|Mux18~14, processador_mips, 1
instance = comp, \U16|Mux18~15\, U16|Mux18~15, processador_mips, 1
instance = comp, \U16|Mux18~16\, U16|Mux18~16, processador_mips, 1
instance = comp, \U16|Mux18~17\, U16|Mux18~17, processador_mips, 1
instance = comp, \U16|Mux18~18\, U16|Mux18~18, processador_mips, 1
instance = comp, \U16|Mux18~19\, U16|Mux18~19, processador_mips, 1
instance = comp, \U17|sr_out[13]\, U17|sr_out[13], processador_mips, 1
instance = comp, \U7|m_out[13]~23\, U7|m_out[13]~23, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[24]\, U10|breg32_rtl_0_bypass[24], processador_mips, 1
instance = comp, \U10|regB[13]~19\, U10|regB[13]~19, processador_mips, 1
instance = comp, \U4|sr_out~5\, U4|sr_out~5, processador_mips, 1
instance = comp, \U4|sr_out[4]\, U4|sr_out[4], processador_mips, 1
instance = comp, \U15|alu_ctr~5\, U15|alu_ctr~5, processador_mips, 1
instance = comp, \U15|alu_ctr~6\, U15|alu_ctr~6, processador_mips, 1
instance = comp, \U15|alu_ctr~33\, U15|alu_ctr~33, processador_mips, 1
instance = comp, \U15|alu_ctr[0]~10\, U15|alu_ctr[0]~10, processador_mips, 1
instance = comp, \U15|alu_ctr[0]~21\, U15|alu_ctr[0]~21, processador_mips, 1
instance = comp, \U16|a32~36\, U16|a32~36, processador_mips, 1
instance = comp, \U16|Mux19~0\, U16|Mux19~0, processador_mips, 1
instance = comp, \U16|a32~37\, U16|a32~37, processador_mips, 1
instance = comp, \U16|ShiftRight0~32\, U16|ShiftRight0~32, processador_mips, 1
instance = comp, \U16|ShiftRight0~106\, U16|ShiftRight0~106, processador_mips, 1
instance = comp, \U16|Mux19~1\, U16|Mux19~1, processador_mips, 1
instance = comp, \U16|Mux19~2\, U16|Mux19~2, processador_mips, 1
instance = comp, \U16|Mux19~3\, U16|Mux19~3, processador_mips, 1
instance = comp, \U16|Mux19~4\, U16|Mux19~4, processador_mips, 1
instance = comp, \U16|Mux19~5\, U16|Mux19~5, processador_mips, 1
instance = comp, \U16|Mux19~6\, U16|Mux19~6, processador_mips, 1
instance = comp, \U16|Mux19~7\, U16|Mux19~7, processador_mips, 1
instance = comp, \U17|sr_out[12]\, U17|sr_out[12], processador_mips, 1
instance = comp, \U7|m_out[12]~24\, U7|m_out[12]~24, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[23]~feeder\, U10|breg32_rtl_0_bypass[23]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[23]\, U10|breg32_rtl_0_bypass[23], processador_mips, 1
instance = comp, \U10|regB[12]~20\, U10|regB[12]~20, processador_mips, 1
instance = comp, \U4|sr_out~3\, U4|sr_out~3, processador_mips, 1
instance = comp, \U4|sr_out[2]\, U4|sr_out[2], processador_mips, 1
instance = comp, \U12|sr_out[4]\, U12|sr_out[4], processador_mips, 1
instance = comp, \U14|m_out[4]~46\, U14|m_out[4]~46, processador_mips, 1
instance = comp, \U14|m_out[4]~47\, U14|m_out[4]~47, processador_mips, 1
instance = comp, \U16|Mux27~1\, U16|Mux27~1, processador_mips, 1
instance = comp, \U16|Mux24~3\, U16|Mux24~3, processador_mips, 1
instance = comp, \U16|a32~24\, U16|a32~24, processador_mips, 1
instance = comp, \U16|Mux27~4\, U16|Mux27~4, processador_mips, 1
instance = comp, \U16|ShiftRight0~40\, U16|ShiftRight0~40, processador_mips, 1
instance = comp, \U16|ShiftRight0~41\, U16|ShiftRight0~41, processador_mips, 1
instance = comp, \U16|ShiftRight0~42\, U16|ShiftRight0~42, processador_mips, 1
instance = comp, \U16|Mux27~2\, U16|Mux27~2, processador_mips, 1
instance = comp, \U16|ShiftRight0~108\, U16|ShiftRight0~108, processador_mips, 1
instance = comp, \U16|ShiftRight0~109\, U16|ShiftRight0~109, processador_mips, 1
instance = comp, \U16|ShiftRight0~110\, U16|ShiftRight0~110, processador_mips, 1
instance = comp, \U16|ShiftRight0~111\, U16|ShiftRight0~111, processador_mips, 1
instance = comp, \U16|Mux27~3\, U16|Mux27~3, processador_mips, 1
instance = comp, \U16|Mux24~19\, U16|Mux24~19, processador_mips, 1
instance = comp, \U16|Mux27~5\, U16|Mux27~5, processador_mips, 1
instance = comp, \U16|Mux27~7\, U16|Mux27~7, processador_mips, 1
instance = comp, \U16|Mux27~8\, U16|Mux27~8, processador_mips, 1
instance = comp, \U16|Mux27~9\, U16|Mux27~9, processador_mips, 1
instance = comp, \U17|sr_out[4]\, U17|sr_out[4], processador_mips, 1
instance = comp, \U7|m_out[4]~3\, U7|m_out[4]~3, processador_mips, 1
instance = comp, \U10|regB[11]~21\, U10|regB[11]~21, processador_mips, 1
instance = comp, \U4|sr_out~11\, U4|sr_out~11, processador_mips, 1
instance = comp, \U4|sr_out[10]\, U4|sr_out[10], processador_mips, 1
instance = comp, \U14|m_out[10]~34\, U14|m_out[10]~34, processador_mips, 1
instance = comp, \U14|m_out[10]~35\, U14|m_out[10]~35, processador_mips, 1
instance = comp, \U16|Mux21~0\, U16|Mux21~0, processador_mips, 1
instance = comp, \U16|ShiftRight0~60\, U16|ShiftRight0~60, processador_mips, 1
instance = comp, \U16|ShiftRight0~77\, U16|ShiftRight0~77, processador_mips, 1
instance = comp, \U16|ShiftRight0~78\, U16|ShiftRight0~78, processador_mips, 1
instance = comp, \U16|ShiftRight0~79\, U16|ShiftRight0~79, processador_mips, 1
instance = comp, \U16|ShiftRight0~81\, U16|ShiftRight0~81, processador_mips, 1
instance = comp, \U16|ShiftRight0~133\, U16|ShiftRight0~133, processador_mips, 1
instance = comp, \U16|Mux21~1\, U16|Mux21~1, processador_mips, 1
instance = comp, \U16|Mux21~2\, U16|Mux21~2, processador_mips, 1
instance = comp, \U16|ShiftLeft0~22\, U16|ShiftLeft0~22, processador_mips, 1
instance = comp, \U16|ShiftLeft0~23\, U16|ShiftLeft0~23, processador_mips, 1
instance = comp, \U16|ShiftLeft0~52\, U16|ShiftLeft0~52, processador_mips, 1
instance = comp, \U16|ShiftLeft0~36\, U16|ShiftLeft0~36, processador_mips, 1
instance = comp, \U16|ShiftLeft0~53\, U16|ShiftLeft0~53, processador_mips, 1
instance = comp, \U16|ShiftLeft0~54\, U16|ShiftLeft0~54, processador_mips, 1
instance = comp, \U16|Mux21~3\, U16|Mux21~3, processador_mips, 1
instance = comp, \U16|Mux21~4\, U16|Mux21~4, processador_mips, 1
instance = comp, \U16|Mux21~5\, U16|Mux21~5, processador_mips, 1
instance = comp, \U16|Mux21~6\, U16|Mux21~6, processador_mips, 1
instance = comp, \U16|Mux21~7\, U16|Mux21~7, processador_mips, 1
instance = comp, \U17|sr_out[10]\, U17|sr_out[10], processador_mips, 1
instance = comp, \U7|m_out[10]~26\, U7|m_out[10]~26, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[21]~feeder\, U10|breg32_rtl_0_bypass[21]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[21]\, U10|breg32_rtl_0_bypass[21], processador_mips, 1
instance = comp, \U10|regB[10]~22\, U10|regB[10]~22, processador_mips, 1
instance = comp, \U5|sr_out[1]\, U5|sr_out[1], processador_mips, 1
instance = comp, \U7|m_out[1]~30\, U7|m_out[1]~30, processador_mips, 1
instance = comp, \U10|regB[20]~12\, U10|regB[20]~12, processador_mips, 1
instance = comp, \U4|sr_out~19\, U4|sr_out~19, processador_mips, 1
instance = comp, \U10|regB[9]~23\, U10|regB[9]~23, processador_mips, 1
instance = comp, \U4|sr_out~18\, U4|sr_out~18, processador_mips, 1
instance = comp, \U10|regB[8]~24\, U10|regB[8]~24, processador_mips, 1
instance = comp, \U4|sr_out~17\, U4|sr_out~17, processador_mips, 1
instance = comp, \U10|regB[19]~13\, U10|regB[19]~13, processador_mips, 1
instance = comp, \U4|sr_out~20\, U4|sr_out~20, processador_mips, 1
instance = comp, \U4|sr_out[19]\, U4|sr_out[19], processador_mips, 1
instance = comp, \U6|pstate.writereg_st\, U6|pstate.writereg_st, processador_mips, 1
instance = comp, \U8|m_out[3]~3\, U8|m_out[3]~3, processador_mips, 1
instance = comp, \U10|regB[7]~25\, U10|regB[7]~25, processador_mips, 1
instance = comp, \U4|sr_out~14\, U4|sr_out~14, processador_mips, 1
instance = comp, \U4|sr_out[13]\, U4|sr_out[13], processador_mips, 1
instance = comp, \U8|m_out[2]~2\, U8|m_out[2]~2, processador_mips, 1
instance = comp, \U10|regB[6]~26\, U10|regB[6]~26, processador_mips, 1
instance = comp, \U4|sr_out~13\, U4|sr_out~13, processador_mips, 1
instance = comp, \U4|sr_out[12]\, U4|sr_out[12], processador_mips, 1
instance = comp, \U8|m_out[1]~1\, U8|m_out[1]~1, processador_mips, 1
instance = comp, \U10|regB[5]~27\, U10|regB[5]~27, processador_mips, 1
instance = comp, \U4|sr_out~12\, U4|sr_out~12, processador_mips, 1
instance = comp, \U4|sr_out[11]\, U4|sr_out[11], processador_mips, 1
instance = comp, \U8|m_out[0]~0\, U8|m_out[0]~0, processador_mips, 1
instance = comp, \U10|regB[4]~28\, U10|regB[4]~28, processador_mips, 1
instance = comp, \U5|sr_out[3]~feeder\, U5|sr_out[3]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[3]\, U5|sr_out[3], processador_mips, 1
instance = comp, \U7|m_out[3]~1\, U7|m_out[3]~1, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[14]~feeder\, U10|breg32_rtl_0_bypass[14]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[14]\, U10|breg32_rtl_0_bypass[14], processador_mips, 1
instance = comp, \U10|regB[3]~29\, U10|regB[3]~29, processador_mips, 1
instance = comp, \U4|sr_out~9\, U4|sr_out~9, processador_mips, 1
instance = comp, \U4|sr_out[8]\, U4|sr_out[8], processador_mips, 1
instance = comp, \U13|m_out[2]~11\, U13|m_out[2]~11, processador_mips, 1
instance = comp, \U16|Mux29~12\, U16|Mux29~12, processador_mips, 1
instance = comp, \U16|Mux29~0\, U16|Mux29~0, processador_mips, 1
instance = comp, \U16|a32~20\, U16|a32~20, processador_mips, 1
instance = comp, \U16|Mux29~9\, U16|Mux29~9, processador_mips, 1
instance = comp, \U16|Mux29~5\, U16|Mux29~5, processador_mips, 1
instance = comp, \U16|Mux29~7\, U16|Mux29~7, processador_mips, 1
instance = comp, \U16|ShiftRight0~38\, U16|ShiftRight0~38, processador_mips, 1
instance = comp, \U16|Mux29~3\, U16|Mux29~3, processador_mips, 1
instance = comp, \U16|Mux29~4\, U16|Mux29~4, processador_mips, 1
instance = comp, \U16|ShiftRight0~87\, U16|ShiftRight0~87, processador_mips, 1
instance = comp, \U16|ShiftRight0~90\, U16|ShiftRight0~90, processador_mips, 1
instance = comp, \U16|ShiftRight0~83\, U16|ShiftRight0~83, processador_mips, 1
instance = comp, \U16|ShiftRight0~84\, U16|ShiftRight0~84, processador_mips, 1
instance = comp, \U16|ShiftRight0~85\, U16|ShiftRight0~85, processador_mips, 1
instance = comp, \U16|ShiftRight0~91\, U16|ShiftRight0~91, processador_mips, 1
instance = comp, \U16|Mux29~6\, U16|Mux29~6, processador_mips, 1
instance = comp, \U16|Mux29~8\, U16|Mux29~8, processador_mips, 1
instance = comp, \U16|Mux29~10\, U16|Mux29~10, processador_mips, 1
instance = comp, \U16|Mux29~11\, U16|Mux29~11, processador_mips, 1
instance = comp, \U16|Mux29~15\, U16|Mux29~15, processador_mips, 1
instance = comp, \U17|sr_out[2]\, U17|sr_out[2], processador_mips, 1
instance = comp, \U7|m_out[2]~2\, U7|m_out[2]~2, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[13]\, U10|breg32_rtl_0_bypass[13], processador_mips, 1
instance = comp, \U10|regB[2]~30\, U10|regB[2]~30, processador_mips, 1
instance = comp, \U4|sr_out~16\, U4|sr_out~16, processador_mips, 1
instance = comp, \U4|sr_out[15]\, U4|sr_out[15], processador_mips, 1
instance = comp, \U8|m_out[4]~4\, U8|m_out[4]~4, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[9]\, U10|breg32_rtl_1_bypass[9], processador_mips, 1
instance = comp, \U6|Mux8~0\, U6|Mux8~0, processador_mips, 1
instance = comp, \U6|nstate.arith_imm_st~0\, U6|nstate.arith_imm_st~0, processador_mips, 1
instance = comp, \U6|pstate.arith_imm_st\, U6|pstate.arith_imm_st, processador_mips, 1
instance = comp, \U6|WideOr2~0\, U6|WideOr2~0, processador_mips, 1
instance = comp, \U10|breg32_rtl_1_bypass[0]\, U10|breg32_rtl_1_bypass[0], processador_mips, 1
instance = comp, \U10|breg32~44\, U10|breg32~44, processador_mips, 1
instance = comp, \U10|breg32~42\, U10|breg32~42, processador_mips, 1
instance = comp, \U10|breg32~45\, U10|breg32~45, processador_mips, 1
instance = comp, \U10|regB[1]~31\, U10|regB[1]~31, processador_mips, 1
instance = comp, \U4|sr_out~7\, U4|sr_out~7, processador_mips, 1
instance = comp, \U4|sr_out[6]\, U4|sr_out[6], processador_mips, 1
instance = comp, \U14|m_out[8]~39\, U14|m_out[8]~39, processador_mips, 1
instance = comp, \U16|a32~29\, U16|a32~29, processador_mips, 1
instance = comp, \U16|ShiftRight0~34\, U16|ShiftRight0~34, processador_mips, 1
instance = comp, \U16|ShiftRight0~35\, U16|ShiftRight0~35, processador_mips, 1
instance = comp, \U16|ShiftRight0~128\, U16|ShiftRight0~128, processador_mips, 1
instance = comp, \U16|Mux23~1\, U16|Mux23~1, processador_mips, 1
instance = comp, \U16|Mux23~2\, U16|Mux23~2, processador_mips, 1
instance = comp, \U16|Mux23~3\, U16|Mux23~3, processador_mips, 1
instance = comp, \U16|Mux23~4\, U16|Mux23~4, processador_mips, 1
instance = comp, \U16|Mux23~5\, U16|Mux23~5, processador_mips, 1
instance = comp, \U16|Mux23~0\, U16|Mux23~0, processador_mips, 1
instance = comp, \U16|Mux23~6\, U16|Mux23~6, processador_mips, 1
instance = comp, \U16|Mux23~7\, U16|Mux23~7, processador_mips, 1
instance = comp, \U17|sr_out[8]\, U17|sr_out[8], processador_mips, 1
instance = comp, \U2|m_out[6]~6\, U2|m_out[6]~6, processador_mips, 1
instance = comp, \U5|sr_out[0]~feeder\, U5|sr_out[0]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[0]\, U5|sr_out[0], processador_mips, 1
instance = comp, \U7|m_out[0]~0\, U7|m_out[0]~0, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[11]~feeder\, U10|breg32_rtl_0_bypass[11]~feeder, processador_mips, 1
instance = comp, \U10|breg32_rtl_0_bypass[11]\, U10|breg32_rtl_0_bypass[11], processador_mips, 1
instance = comp, \U10|regB[0]~0\, U10|regB[0]~0, processador_mips, 1
instance = comp, \U4|sr_out~6\, U4|sr_out~6, processador_mips, 1
instance = comp, \U4|sr_out[5]\, U4|sr_out[5], processador_mips, 1
instance = comp, \U14|m_out[7]~40\, U14|m_out[7]~40, processador_mips, 1
instance = comp, \U14|m_out[7]~41\, U14|m_out[7]~41, processador_mips, 1
instance = comp, \U16|Mux24~9\, U16|Mux24~9, processador_mips, 1
instance = comp, \U16|a32~27\, U16|a32~27, processador_mips, 1
instance = comp, \U16|ShiftRight0~72\, U16|ShiftRight0~72, processador_mips, 1
instance = comp, \U16|ShiftRight0~92\, U16|ShiftRight0~92, processador_mips, 1
instance = comp, \U16|Mux24~10\, U16|Mux24~10, processador_mips, 1
instance = comp, \U16|Mux24~11\, U16|Mux24~11, processador_mips, 1
instance = comp, \U16|Mux24~13\, U16|Mux24~13, processador_mips, 1
instance = comp, \U16|Mux24~15\, U16|Mux24~15, processador_mips, 1
instance = comp, \U16|Mux24~16\, U16|Mux24~16, processador_mips, 1
instance = comp, \U16|Mux24~17\, U16|Mux24~17, processador_mips, 1
instance = comp, \U17|sr_out[7]\, U17|sr_out[7], processador_mips, 1
instance = comp, \U2|m_out[5]~5\, U2|m_out[5]~5, processador_mips, 1
instance = comp, \U4|sr_out~28\, U4|sr_out~28, processador_mips, 1
instance = comp, \U4|sr_out[27]\, U4|sr_out[27], processador_mips, 1
instance = comp, \U6|Mux5~0\, U6|Mux5~0, processador_mips, 1
instance = comp, \U6|Mux5~1\, U6|Mux5~1, processador_mips, 1
instance = comp, \U6|nstate.c_mem_add_st~0\, U6|nstate.c_mem_add_st~0, processador_mips, 1
instance = comp, \U6|pstate.c_mem_add_st\, U6|pstate.c_mem_add_st, processador_mips, 1
instance = comp, \U6|Selector2~0\, U6|Selector2~0, processador_mips, 1
instance = comp, \U6|op_alu[2]~0\, U6|op_alu[2]~0, processador_mips, 1
instance = comp, \U15|Equal15~0\, U15|Equal15~0, processador_mips, 1
instance = comp, \U15|alu_ctr[1]~25\, U15|alu_ctr[1]~25, processador_mips, 1
instance = comp, \U15|alu_ctr[2]~26\, U15|alu_ctr[2]~26, processador_mips, 1
instance = comp, \U15|alu_ctr[2]~23\, U15|alu_ctr[2]~23, processador_mips, 1
instance = comp, \U15|alu_ctr[2]~27\, U15|alu_ctr[2]~27, processador_mips, 1
instance = comp, \U15|alu_ctr[2]~28\, U15|alu_ctr[2]~28, processador_mips, 1
instance = comp, \U16|Mux27~0\, U16|Mux27~0, processador_mips, 1
instance = comp, \U16|a32~26\, U16|a32~26, processador_mips, 1
instance = comp, \U16|Mux25~3\, U16|Mux25~3, processador_mips, 1
instance = comp, \U16|Mux25~2\, U16|Mux25~2, processador_mips, 1
instance = comp, \U16|Mux25~4\, U16|Mux25~4, processador_mips, 1
instance = comp, \U16|Mux25~6\, U16|Mux25~6, processador_mips, 1
instance = comp, \U16|Mux25~7\, U16|Mux25~7, processador_mips, 1
instance = comp, \U16|Mux25~8\, U16|Mux25~8, processador_mips, 1
instance = comp, \U17|sr_out[6]\, U17|sr_out[6], processador_mips, 1
instance = comp, \U1|sr_out[6]~4\, U1|sr_out[6]~4, processador_mips, 1
instance = comp, \U1|sr_out[6]\, U1|sr_out[6], processador_mips, 1
instance = comp, \U2|m_out[4]~4\, U2|m_out[4]~4, processador_mips, 1
instance = comp, \U4|sr_out~31\, U4|sr_out~31, processador_mips, 1
instance = comp, \U4|sr_out[30]\, U4|sr_out[30], processador_mips, 1
instance = comp, \U6|nstate.branch_ex_st~0\, U6|nstate.branch_ex_st~0, processador_mips, 1
instance = comp, \U6|pstate.branch_ex_st\, U6|pstate.branch_ex_st, processador_mips, 1
instance = comp, \U13|m_out[5]~31\, U13|m_out[5]~31, processador_mips, 1
instance = comp, \U16|a32~25\, U16|a32~25, processador_mips, 1
instance = comp, \U16|Mux26~5\, U16|Mux26~5, processador_mips, 1
instance = comp, \U16|Mux26~3\, U16|Mux26~3, processador_mips, 1
instance = comp, \U16|Mux26~1\, U16|Mux26~1, processador_mips, 1
instance = comp, \U16|Mux26~2\, U16|Mux26~2, processador_mips, 1
instance = comp, \U16|Mux26~4\, U16|Mux26~4, processador_mips, 1
instance = comp, \U16|Mux26~6\, U16|Mux26~6, processador_mips, 1
instance = comp, \U16|Mux26~7\, U16|Mux26~7, processador_mips, 1
instance = comp, \U16|Mux26~8\, U16|Mux26~8, processador_mips, 1
instance = comp, \U1|sr_out[5]~3\, U1|sr_out[5]~3, processador_mips, 1
instance = comp, \U1|sr_out[5]\, U1|sr_out[5], processador_mips, 1
instance = comp, \U2|m_out[3]~3\, U2|m_out[3]~3, processador_mips, 1
instance = comp, \U4|sr_out~30\, U4|sr_out~30, processador_mips, 1
instance = comp, \U4|sr_out[29]\, U4|sr_out[29], processador_mips, 1
instance = comp, \U6|nstate.readmem_st~1\, U6|nstate.readmem_st~1, processador_mips, 1
instance = comp, \U6|pstate.readmem_st\, U6|pstate.readmem_st, processador_mips, 1
instance = comp, \U2|m_out[2]~2\, U2|m_out[2]~2, processador_mips, 1
instance = comp, \U4|sr_out~27\, U4|sr_out~27, processador_mips, 1
instance = comp, \U4|sr_out[26]\, U4|sr_out[26], processador_mips, 1
instance = comp, \U6|Selector2~1\, U6|Selector2~1, processador_mips, 1
instance = comp, \U6|Selector2~2\, U6|Selector2~2, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~16\, U15|alu_ctr[3]~16, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~17\, U15|alu_ctr[3]~17, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~18\, U15|alu_ctr[3]~18, processador_mips, 1
instance = comp, \U15|alu_ctr~7\, U15|alu_ctr~7, processador_mips, 1
instance = comp, \U15|alu_ctr~8\, U15|alu_ctr~8, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~19\, U15|alu_ctr[3]~19, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~20\, U15|alu_ctr[3]~20, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~34\, U15|alu_ctr[3]~34, processador_mips, 1
instance = comp, \U15|alu_ctr[0]~11\, U15|alu_ctr[0]~11, processador_mips, 1
instance = comp, \U15|alu_ctr[0]~12\, U15|alu_ctr[0]~12, processador_mips, 1
instance = comp, \U15|alu_ctr[0]~13\, U15|alu_ctr[0]~13, processador_mips, 1
instance = comp, \U15|alu_ctr[3]~22\, U15|alu_ctr[3]~22, processador_mips, 1
instance = comp, \U16|Mux29~14\, U16|Mux29~14, processador_mips, 1
instance = comp, \U16|Mux28~4\, U16|Mux28~4, processador_mips, 1
instance = comp, \U16|Mux28~1\, U16|Mux28~1, processador_mips, 1
instance = comp, \U16|Mux28~2\, U16|Mux28~2, processador_mips, 1
instance = comp, \U16|ShiftRight0~103\, U16|ShiftRight0~103, processador_mips, 1
instance = comp, \U16|ShiftRight0~105\, U16|ShiftRight0~105, processador_mips, 1
instance = comp, \U16|Mux28~3\, U16|Mux28~3, processador_mips, 1
instance = comp, \U16|Mux28~5\, U16|Mux28~5, processador_mips, 1
instance = comp, \U16|Mux28~6\, U16|Mux28~6, processador_mips, 1
instance = comp, \U16|Mux28~7\, U16|Mux28~7, processador_mips, 1
instance = comp, \U16|Mux28~8\, U16|Mux28~8, processador_mips, 1
instance = comp, \U17|sr_out[3]\, U17|sr_out[3], processador_mips, 1
instance = comp, \U1|sr_out[3]~1\, U1|sr_out[3]~1, processador_mips, 1
instance = comp, \U1|sr_out[3]\, U1|sr_out[3], processador_mips, 1
instance = comp, \U2|m_out[1]~1\, U2|m_out[1]~1, processador_mips, 1
instance = comp, \U4|sr_out~32\, U4|sr_out~32, processador_mips, 1
instance = comp, \U4|sr_out[31]\, U4|sr_out[31], processador_mips, 1
instance = comp, \U6|nstate.writemem_st~0\, U6|nstate.writemem_st~0, processador_mips, 1
instance = comp, \U6|pstate.writemem_st\, U6|pstate.writemem_st, processador_mips, 1
instance = comp, \U1|sr_out[2]~0\, U1|sr_out[2]~0, processador_mips, 1
instance = comp, \U1|sr_out[2]\, U1|sr_out[2], processador_mips, 1
instance = comp, \U2|m_out[0]~0\, U2|m_out[0]~0, processador_mips, 1
instance = comp, \U4|sr_out~21\, U4|sr_out~21, processador_mips, 1
instance = comp, \U4|sr_out[20]\, U4|sr_out[20], processador_mips, 1
instance = comp, \U10|Equal1~1\, U10|Equal1~1, processador_mips, 1
instance = comp, \U10|regB[18]~14\, U10|regB[18]~14, processador_mips, 1
instance = comp, \U4|sr_out~29\, U4|sr_out~29, processador_mips, 1
instance = comp, \U4|sr_out[28]\, U4|sr_out[28], processador_mips, 1
instance = comp, \U6|nstate.readmem_st~0\, U6|nstate.readmem_st~0, processador_mips, 1
instance = comp, \U6|Selector1~0\, U6|Selector1~0, processador_mips, 1
instance = comp, \U6|Selector1~1\, U6|Selector1~1, processador_mips, 1
instance = comp, \U15|alu_ctr[1]~29\, U15|alu_ctr[1]~29, processador_mips, 1
instance = comp, \U15|alu_ctr[1]~30\, U15|alu_ctr[1]~30, processador_mips, 1
instance = comp, \U15|alu_ctr[1]~31\, U15|alu_ctr[1]~31, processador_mips, 1
instance = comp, \U15|alu_ctr[1]~32\, U15|alu_ctr[1]~32, processador_mips, 1
instance = comp, \U16|Mux31~4\, U16|Mux31~4, processador_mips, 1
instance = comp, \U16|ShiftRight0~36\, U16|ShiftRight0~36, processador_mips, 1
instance = comp, \U16|ShiftRight0~37\, U16|ShiftRight0~37, processador_mips, 1
instance = comp, \U16|ShiftRight0~39\, U16|ShiftRight0~39, processador_mips, 1
instance = comp, \U16|ShiftRight0~43\, U16|ShiftRight0~43, processador_mips, 1
instance = comp, \U16|ShiftRight0~44\, U16|ShiftRight0~44, processador_mips, 1
instance = comp, \U16|Mux31~5\, U16|Mux31~5, processador_mips, 1
instance = comp, \U16|Mux31~6\, U16|Mux31~6, processador_mips, 1
instance = comp, \U16|ShiftLeft0~131\, U16|ShiftLeft0~131, processador_mips, 1
instance = comp, \U16|Mux31~2\, U16|Mux31~2, processador_mips, 1
instance = comp, \U16|Mux31~0\, U16|Mux31~0, processador_mips, 1
instance = comp, \U16|Mux31~1\, U16|Mux31~1, processador_mips, 1
instance = comp, \U16|Mux31~3\, U16|Mux31~3, processador_mips, 1
instance = comp, \U16|Mux31~7\, U16|Mux31~7, processador_mips, 1
instance = comp, \U17|sr_out[0]\, U17|sr_out[0], processador_mips, 1
instance = comp, \U17|sr_out[5]\, U17|sr_out[5], processador_mips, 1
instance = comp, \U16|ShiftLeft0~126\, U16|ShiftLeft0~126, processador_mips, 1
instance = comp, \U16|ShiftLeft0~127\, U16|ShiftLeft0~127, processador_mips, 1
instance = comp, \U16|ShiftLeft0~117\, U16|ShiftLeft0~117, processador_mips, 1
instance = comp, \U16|ShiftLeft0~128\, U16|ShiftLeft0~128, processador_mips, 1
instance = comp, \U16|ShiftLeft0~129\, U16|ShiftLeft0~129, processador_mips, 1
instance = comp, \U16|ShiftLeft0~70\, U16|ShiftLeft0~70, processador_mips, 1
instance = comp, \U16|ShiftLeft0~67\, U16|ShiftLeft0~67, processador_mips, 1
instance = comp, \U16|ShiftLeft0~71\, U16|ShiftLeft0~71, processador_mips, 1
instance = comp, \U16|ShiftLeft0~130\, U16|ShiftLeft0~130, processador_mips, 1
instance = comp, \U16|Mux1~0\, U16|Mux1~0, processador_mips, 1
instance = comp, \U16|Mux1~1\, U16|Mux1~1, processador_mips, 1
instance = comp, \U16|Mux1~2\, U16|Mux1~2, processador_mips, 1
instance = comp, \U16|Mux1~3\, U16|Mux1~3, processador_mips, 1
instance = comp, \U16|Mux1~4\, U16|Mux1~4, processador_mips, 1
instance = comp, \U16|Mux1~5\, U16|Mux1~5, processador_mips, 1
instance = comp, \U16|Mux1~6\, U16|Mux1~6, processador_mips, 1
instance = comp, \U16|Mux1~7\, U16|Mux1~7, processador_mips, 1
instance = comp, \U17|sr_out[30]\, U17|sr_out[30], processador_mips, 1
instance = comp, \U5|sr_out[2]\, U5|sr_out[2], processador_mips, 1
instance = comp, \U5|sr_out[4]~feeder\, U5|sr_out[4]~feeder, processador_mips, 1
instance = comp, \U5|sr_out[4]\, U5|sr_out[4], processador_mips, 1
instance = comp, \U5|sr_out[7]\, U5|sr_out[7], processador_mips, 1
instance = comp, \U5|sr_out[10]\, U5|sr_out[10], processador_mips, 1
instance = comp, \U5|sr_out[13]\, U5|sr_out[13], processador_mips, 1
instance = comp, \U5|sr_out[14]\, U5|sr_out[14], processador_mips, 1
instance = comp, \U5|sr_out[15]\, U5|sr_out[15], processador_mips, 1
instance = comp, \U5|sr_out[16]\, U5|sr_out[16], processador_mips, 1
instance = comp, \U5|sr_out[18]\, U5|sr_out[18], processador_mips, 1
instance = comp, \U5|sr_out[21]\, U5|sr_out[21], processador_mips, 1
instance = comp, \U1|sr_out~26\, U1|sr_out~26, processador_mips, 1
instance = comp, \U1|sr_out[0]\, U1|sr_out[0], processador_mips, 1
instance = comp, \U1|sr_out[4]~2\, U1|sr_out[4]~2, processador_mips, 1
instance = comp, \U1|sr_out[4]\, U1|sr_out[4], processador_mips, 1
instance = comp, \U1|sr_out[8]~6\, U1|sr_out[8]~6, processador_mips, 1
instance = comp, \U1|sr_out[8]\, U1|sr_out[8], processador_mips, 1
instance = comp, \U1|sr_out[10]~8\, U1|sr_out[10]~8, processador_mips, 1
instance = comp, \U1|sr_out[10]\, U1|sr_out[10], processador_mips, 1
instance = comp, \U1|sr_out[11]~9\, U1|sr_out[11]~9, processador_mips, 1
instance = comp, \U1|sr_out[11]\, U1|sr_out[11], processador_mips, 1
instance = comp, \U1|sr_out[13]~11\, U1|sr_out[13]~11, processador_mips, 1
instance = comp, \U1|sr_out[13]\, U1|sr_out[13], processador_mips, 1
instance = comp, \U1|sr_out[15]~13\, U1|sr_out[15]~13, processador_mips, 1
instance = comp, \U1|sr_out[15]\, U1|sr_out[15], processador_mips, 1
instance = comp, \U1|sr_out[16]~14\, U1|sr_out[16]~14, processador_mips, 1
instance = comp, \U1|sr_out[16]\, U1|sr_out[16], processador_mips, 1
instance = comp, \U1|sr_out[25]~23\, U1|sr_out[25]~23, processador_mips, 1
instance = comp, \U1|sr_out[25]\, U1|sr_out[25], processador_mips, 1
instance = comp, \U1|sr_out~31\, U1|sr_out~31, processador_mips, 1
instance = comp, \U1|sr_out[28]\, U1|sr_out[28], processador_mips, 1
instance = comp, \U1|sr_out~34\, U1|sr_out~34, processador_mips, 1
instance = comp, \U1|sr_out[30]\, U1|sr_out[30], processador_mips, 1
instance = comp, \iSW[1]~I\, iSW[1], processador_mips, 1
instance = comp, \U20|m_out[29]~3\, U20|m_out[29]~3, processador_mips, 1
instance = comp, \U20|m_out[28]~0\, U20|m_out[28]~0, processador_mips, 1
instance = comp, \U20|m_out[28]~1\, U20|m_out[28]~1, processador_mips, 1
instance = comp, \iSW[0]~I\, iSW[0], processador_mips, 1
instance = comp, \U20|m_out[30]~4\, U20|m_out[30]~4, processador_mips, 1
instance = comp, \U20|m_out[30]~5\, U20|m_out[30]~5, processador_mips, 1
instance = comp, \U20|m_out[31]~7\, U20|m_out[31]~7, processador_mips, 1
instance = comp, \Mux6~0\, Mux6~0, processador_mips, 1
instance = comp, \Mux5~0\, Mux5~0, processador_mips, 1
instance = comp, \Mux4~0\, Mux4~0, processador_mips, 1
instance = comp, \Mux3~0\, Mux3~0, processador_mips, 1
instance = comp, \Mux2~0\, Mux2~0, processador_mips, 1
instance = comp, \Mux1~0\, Mux1~0, processador_mips, 1
instance = comp, \Mux0~0\, Mux0~0, processador_mips, 1
instance = comp, \U20|m_out[27]~14\, U20|m_out[27]~14, processador_mips, 1
instance = comp, \U20|m_out[27]~15\, U20|m_out[27]~15, processador_mips, 1
instance = comp, \U20|m_out[25]~10\, U20|m_out[25]~10, processador_mips, 1
instance = comp, \U20|m_out[25]~11\, U20|m_out[25]~11, processador_mips, 1
instance = comp, \U20|m_out[26]~12\, U20|m_out[26]~12, processador_mips, 1
instance = comp, \U20|m_out[26]~13\, U20|m_out[26]~13, processador_mips, 1
instance = comp, \U20|m_out[24]~9\, U20|m_out[24]~9, processador_mips, 1
instance = comp, \Mux13~0\, Mux13~0, processador_mips, 1
instance = comp, \Mux12~0\, Mux12~0, processador_mips, 1
instance = comp, \Mux11~0\, Mux11~0, processador_mips, 1
instance = comp, \Mux10~0\, Mux10~0, processador_mips, 1
instance = comp, \Mux9~0\, Mux9~0, processador_mips, 1
instance = comp, \Mux8~0\, Mux8~0, processador_mips, 1
instance = comp, \Mux7~0\, Mux7~0, processador_mips, 1
instance = comp, \U20|m_out[22]~20\, U20|m_out[22]~20, processador_mips, 1
instance = comp, \U20|m_out[22]~21\, U20|m_out[22]~21, processador_mips, 1
instance = comp, \U20|m_out[21]~18\, U20|m_out[21]~18, processador_mips, 1
instance = comp, \U20|m_out[21]~19\, U20|m_out[21]~19, processador_mips, 1
instance = comp, \U20|m_out[23]~23\, U20|m_out[23]~23, processador_mips, 1
instance = comp, \U20|m_out[20]~17\, U20|m_out[20]~17, processador_mips, 1
instance = comp, \Mux20~0\, Mux20~0, processador_mips, 1
instance = comp, \Mux19~0\, Mux19~0, processador_mips, 1
instance = comp, \Mux18~0\, Mux18~0, processador_mips, 1
instance = comp, \Mux17~0\, Mux17~0, processador_mips, 1
instance = comp, \Mux16~0\, Mux16~0, processador_mips, 1
instance = comp, \Mux15~0\, Mux15~0, processador_mips, 1
instance = comp, \Mux14~0\, Mux14~0, processador_mips, 1
instance = comp, \U20|m_out[16]~24\, U20|m_out[16]~24, processador_mips, 1
instance = comp, \U20|m_out[16]~25\, U20|m_out[16]~25, processador_mips, 1
instance = comp, \U20|m_out[18]~28\, U20|m_out[18]~28, processador_mips, 1
instance = comp, \U20|m_out[18]~29\, U20|m_out[18]~29, processador_mips, 1
instance = comp, \U20|m_out[17]~27\, U20|m_out[17]~27, processador_mips, 1
instance = comp, \U20|m_out[19]~30\, U20|m_out[19]~30, processador_mips, 1
instance = comp, \U20|m_out[19]~31\, U20|m_out[19]~31, processador_mips, 1
instance = comp, \Mux27~0\, Mux27~0, processador_mips, 1
instance = comp, \Mux26~0\, Mux26~0, processador_mips, 1
instance = comp, \Mux25~0\, Mux25~0, processador_mips, 1
instance = comp, \Mux24~0\, Mux24~0, processador_mips, 1
instance = comp, \Mux23~0\, Mux23~0, processador_mips, 1
instance = comp, \Mux22~0\, Mux22~0, processador_mips, 1
instance = comp, \Mux21~0\, Mux21~0, processador_mips, 1
instance = comp, \U20|m_out[12]~32\, U20|m_out[12]~32, processador_mips, 1
instance = comp, \U20|m_out[12]~33\, U20|m_out[12]~33, processador_mips, 1
instance = comp, \U20|m_out[15]~38\, U20|m_out[15]~38, processador_mips, 1
instance = comp, \U20|m_out[15]~39\, U20|m_out[15]~39, processador_mips, 1
instance = comp, \U20|m_out[13]~35\, U20|m_out[13]~35, processador_mips, 1
instance = comp, \U20|m_out[14]~36\, U20|m_out[14]~36, processador_mips, 1
instance = comp, \U20|m_out[14]~37\, U20|m_out[14]~37, processador_mips, 1
instance = comp, \Mux34~0\, Mux34~0, processador_mips, 1
instance = comp, \Mux33~0\, Mux33~0, processador_mips, 1
instance = comp, \Mux32~0\, Mux32~0, processador_mips, 1
instance = comp, \Mux31~0\, Mux31~0, processador_mips, 1
instance = comp, \Mux30~0\, Mux30~0, processador_mips, 1
instance = comp, \Mux29~0\, Mux29~0, processador_mips, 1
instance = comp, \Mux28~0\, Mux28~0, processador_mips, 1
instance = comp, \U20|m_out[10]~44\, U20|m_out[10]~44, processador_mips, 1
instance = comp, \U20|m_out[10]~45\, U20|m_out[10]~45, processador_mips, 1
instance = comp, \U20|m_out[11]~46\, U20|m_out[11]~46, processador_mips, 1
instance = comp, \U20|m_out[11]~47\, U20|m_out[11]~47, processador_mips, 1
instance = comp, \U20|m_out[9]~42\, U20|m_out[9]~42, processador_mips, 1
instance = comp, \U20|m_out[9]~43\, U20|m_out[9]~43, processador_mips, 1
instance = comp, \U20|m_out[8]~40\, U20|m_out[8]~40, processador_mips, 1
instance = comp, \U20|m_out[8]~41\, U20|m_out[8]~41, processador_mips, 1
instance = comp, \Mux41~0\, Mux41~0, processador_mips, 1
instance = comp, \Mux40~0\, Mux40~0, processador_mips, 1
instance = comp, \Mux39~0\, Mux39~0, processador_mips, 1
instance = comp, \Mux38~0\, Mux38~0, processador_mips, 1
instance = comp, \Mux37~0\, Mux37~0, processador_mips, 1
instance = comp, \Mux36~0\, Mux36~0, processador_mips, 1
instance = comp, \Mux35~0\, Mux35~0, processador_mips, 1
instance = comp, \U20|m_out[7]~54\, U20|m_out[7]~54, processador_mips, 1
instance = comp, \U20|m_out[7]~55\, U20|m_out[7]~55, processador_mips, 1
instance = comp, \U20|m_out[6]~52\, U20|m_out[6]~52, processador_mips, 1
instance = comp, \U20|m_out[6]~53\, U20|m_out[6]~53, processador_mips, 1
instance = comp, \U20|m_out[5]~50\, U20|m_out[5]~50, processador_mips, 1
instance = comp, \U20|m_out[5]~51\, U20|m_out[5]~51, processador_mips, 1
instance = comp, \U20|m_out[4]~48\, U20|m_out[4]~48, processador_mips, 1
instance = comp, \U20|m_out[4]~49\, U20|m_out[4]~49, processador_mips, 1
instance = comp, \Mux48~0\, Mux48~0, processador_mips, 1
instance = comp, \Mux47~0\, Mux47~0, processador_mips, 1
instance = comp, \Mux46~0\, Mux46~0, processador_mips, 1
instance = comp, \Mux45~0\, Mux45~0, processador_mips, 1
instance = comp, \Mux44~0\, Mux44~0, processador_mips, 1
instance = comp, \Mux43~0\, Mux43~0, processador_mips, 1
instance = comp, \Mux42~0\, Mux42~0, processador_mips, 1
instance = comp, \U20|m_out[3]~62\, U20|m_out[3]~62, processador_mips, 1
instance = comp, \U20|m_out[3]~63\, U20|m_out[3]~63, processador_mips, 1
instance = comp, \U20|m_out[2]~60\, U20|m_out[2]~60, processador_mips, 1
instance = comp, \U20|m_out[2]~61\, U20|m_out[2]~61, processador_mips, 1
instance = comp, \U20|m_out[0]~56\, U20|m_out[0]~56, processador_mips, 1
instance = comp, \U20|m_out[0]~57\, U20|m_out[0]~57, processador_mips, 1
instance = comp, \U20|m_out[1]~58\, U20|m_out[1]~58, processador_mips, 1
instance = comp, \U20|m_out[1]~59\, U20|m_out[1]~59, processador_mips, 1
instance = comp, \Mux55~0\, Mux55~0, processador_mips, 1
instance = comp, \Mux54~0\, Mux54~0, processador_mips, 1
instance = comp, \Mux53~0\, Mux53~0, processador_mips, 1
instance = comp, \Mux52~0\, Mux52~0, processador_mips, 1
instance = comp, \Mux51~0\, Mux51~0, processador_mips, 1
instance = comp, \Mux50~0\, Mux50~0, processador_mips, 1
instance = comp, \Mux49~0\, Mux49~0, processador_mips, 1
instance = comp, \iKEY[2]~I\, iKEY[2], processador_mips, 1
instance = comp, \iKEY[3]~I\, iKEY[3], processador_mips, 1
instance = comp, \ula_out[0]~I\, ula_out[0], processador_mips, 1
instance = comp, \ula_out[1]~I\, ula_out[1], processador_mips, 1
instance = comp, \ula_out[2]~I\, ula_out[2], processador_mips, 1
instance = comp, \ula_out[3]~I\, ula_out[3], processador_mips, 1
instance = comp, \ula_out[4]~I\, ula_out[4], processador_mips, 1
instance = comp, \ula_out[5]~I\, ula_out[5], processador_mips, 1
instance = comp, \ula_out[6]~I\, ula_out[6], processador_mips, 1
instance = comp, \ula_out[7]~I\, ula_out[7], processador_mips, 1
instance = comp, \ula_out[8]~I\, ula_out[8], processador_mips, 1
instance = comp, \ula_out[9]~I\, ula_out[9], processador_mips, 1
instance = comp, \ula_out[10]~I\, ula_out[10], processador_mips, 1
instance = comp, \ula_out[11]~I\, ula_out[11], processador_mips, 1
instance = comp, \ula_out[12]~I\, ula_out[12], processador_mips, 1
instance = comp, \ula_out[13]~I\, ula_out[13], processador_mips, 1
instance = comp, \ula_out[14]~I\, ula_out[14], processador_mips, 1
instance = comp, \ula_out[15]~I\, ula_out[15], processador_mips, 1
instance = comp, \ula_out[16]~I\, ula_out[16], processador_mips, 1
instance = comp, \ula_out[17]~I\, ula_out[17], processador_mips, 1
instance = comp, \ula_out[18]~I\, ula_out[18], processador_mips, 1
instance = comp, \ula_out[19]~I\, ula_out[19], processador_mips, 1
instance = comp, \ula_out[20]~I\, ula_out[20], processador_mips, 1
instance = comp, \ula_out[21]~I\, ula_out[21], processador_mips, 1
instance = comp, \ula_out[22]~I\, ula_out[22], processador_mips, 1
instance = comp, \ula_out[23]~I\, ula_out[23], processador_mips, 1
instance = comp, \ula_out[24]~I\, ula_out[24], processador_mips, 1
instance = comp, \ula_out[25]~I\, ula_out[25], processador_mips, 1
instance = comp, \ula_out[26]~I\, ula_out[26], processador_mips, 1
instance = comp, \ula_out[27]~I\, ula_out[27], processador_mips, 1
instance = comp, \ula_out[28]~I\, ula_out[28], processador_mips, 1
instance = comp, \ula_out[29]~I\, ula_out[29], processador_mips, 1
instance = comp, \ula_out[30]~I\, ula_out[30], processador_mips, 1
instance = comp, \ula_out[31]~I\, ula_out[31], processador_mips, 1
instance = comp, \inst[0]~I\, inst[0], processador_mips, 1
instance = comp, \inst[1]~I\, inst[1], processador_mips, 1
instance = comp, \inst[2]~I\, inst[2], processador_mips, 1
instance = comp, \inst[3]~I\, inst[3], processador_mips, 1
instance = comp, \inst[4]~I\, inst[4], processador_mips, 1
instance = comp, \inst[5]~I\, inst[5], processador_mips, 1
instance = comp, \inst[6]~I\, inst[6], processador_mips, 1
instance = comp, \inst[7]~I\, inst[7], processador_mips, 1
instance = comp, \inst[8]~I\, inst[8], processador_mips, 1
instance = comp, \inst[9]~I\, inst[9], processador_mips, 1
instance = comp, \inst[10]~I\, inst[10], processador_mips, 1
instance = comp, \inst[11]~I\, inst[11], processador_mips, 1
instance = comp, \inst[12]~I\, inst[12], processador_mips, 1
instance = comp, \inst[13]~I\, inst[13], processador_mips, 1
instance = comp, \inst[14]~I\, inst[14], processador_mips, 1
instance = comp, \inst[15]~I\, inst[15], processador_mips, 1
instance = comp, \inst[16]~I\, inst[16], processador_mips, 1
instance = comp, \inst[17]~I\, inst[17], processador_mips, 1
instance = comp, \inst[18]~I\, inst[18], processador_mips, 1
instance = comp, \inst[19]~I\, inst[19], processador_mips, 1
instance = comp, \inst[20]~I\, inst[20], processador_mips, 1
instance = comp, \inst[21]~I\, inst[21], processador_mips, 1
instance = comp, \inst[22]~I\, inst[22], processador_mips, 1
instance = comp, \inst[23]~I\, inst[23], processador_mips, 1
instance = comp, \inst[24]~I\, inst[24], processador_mips, 1
instance = comp, \inst[25]~I\, inst[25], processador_mips, 1
instance = comp, \inst[26]~I\, inst[26], processador_mips, 1
instance = comp, \inst[27]~I\, inst[27], processador_mips, 1
instance = comp, \inst[28]~I\, inst[28], processador_mips, 1
instance = comp, \inst[29]~I\, inst[29], processador_mips, 1
instance = comp, \inst[30]~I\, inst[30], processador_mips, 1
instance = comp, \inst[31]~I\, inst[31], processador_mips, 1
instance = comp, \data[0]~I\, data[0], processador_mips, 1
instance = comp, \data[1]~I\, data[1], processador_mips, 1
instance = comp, \data[2]~I\, data[2], processador_mips, 1
instance = comp, \data[3]~I\, data[3], processador_mips, 1
instance = comp, \data[4]~I\, data[4], processador_mips, 1
instance = comp, \data[5]~I\, data[5], processador_mips, 1
instance = comp, \data[6]~I\, data[6], processador_mips, 1
instance = comp, \data[7]~I\, data[7], processador_mips, 1
instance = comp, \data[8]~I\, data[8], processador_mips, 1
instance = comp, \data[9]~I\, data[9], processador_mips, 1
instance = comp, \data[10]~I\, data[10], processador_mips, 1
instance = comp, \data[11]~I\, data[11], processador_mips, 1
instance = comp, \data[12]~I\, data[12], processador_mips, 1
instance = comp, \data[13]~I\, data[13], processador_mips, 1
instance = comp, \data[14]~I\, data[14], processador_mips, 1
instance = comp, \data[15]~I\, data[15], processador_mips, 1
instance = comp, \data[16]~I\, data[16], processador_mips, 1
instance = comp, \data[17]~I\, data[17], processador_mips, 1
instance = comp, \data[18]~I\, data[18], processador_mips, 1
instance = comp, \data[19]~I\, data[19], processador_mips, 1
instance = comp, \data[20]~I\, data[20], processador_mips, 1
instance = comp, \data[21]~I\, data[21], processador_mips, 1
instance = comp, \data[22]~I\, data[22], processador_mips, 1
instance = comp, \data[23]~I\, data[23], processador_mips, 1
instance = comp, \data[24]~I\, data[24], processador_mips, 1
instance = comp, \data[25]~I\, data[25], processador_mips, 1
instance = comp, \data[26]~I\, data[26], processador_mips, 1
instance = comp, \data[27]~I\, data[27], processador_mips, 1
instance = comp, \data[28]~I\, data[28], processador_mips, 1
instance = comp, \data[29]~I\, data[29], processador_mips, 1
instance = comp, \data[30]~I\, data[30], processador_mips, 1
instance = comp, \data[31]~I\, data[31], processador_mips, 1
instance = comp, \pc[0]~I\, pc[0], processador_mips, 1
instance = comp, \pc[1]~I\, pc[1], processador_mips, 1
instance = comp, \pc[2]~I\, pc[2], processador_mips, 1
instance = comp, \pc[3]~I\, pc[3], processador_mips, 1
instance = comp, \pc[4]~I\, pc[4], processador_mips, 1
instance = comp, \pc[5]~I\, pc[5], processador_mips, 1
instance = comp, \pc[6]~I\, pc[6], processador_mips, 1
instance = comp, \pc[7]~I\, pc[7], processador_mips, 1
instance = comp, \pc[8]~I\, pc[8], processador_mips, 1
instance = comp, \pc[9]~I\, pc[9], processador_mips, 1
instance = comp, \pc[10]~I\, pc[10], processador_mips, 1
instance = comp, \pc[11]~I\, pc[11], processador_mips, 1
instance = comp, \pc[12]~I\, pc[12], processador_mips, 1
instance = comp, \pc[13]~I\, pc[13], processador_mips, 1
instance = comp, \pc[14]~I\, pc[14], processador_mips, 1
instance = comp, \pc[15]~I\, pc[15], processador_mips, 1
instance = comp, \pc[16]~I\, pc[16], processador_mips, 1
instance = comp, \pc[17]~I\, pc[17], processador_mips, 1
instance = comp, \pc[18]~I\, pc[18], processador_mips, 1
instance = comp, \pc[19]~I\, pc[19], processador_mips, 1
instance = comp, \pc[20]~I\, pc[20], processador_mips, 1
instance = comp, \pc[21]~I\, pc[21], processador_mips, 1
instance = comp, \pc[22]~I\, pc[22], processador_mips, 1
instance = comp, \pc[23]~I\, pc[23], processador_mips, 1
instance = comp, \pc[24]~I\, pc[24], processador_mips, 1
instance = comp, \pc[25]~I\, pc[25], processador_mips, 1
instance = comp, \pc[26]~I\, pc[26], processador_mips, 1
instance = comp, \pc[27]~I\, pc[27], processador_mips, 1
instance = comp, \pc[28]~I\, pc[28], processador_mips, 1
instance = comp, \pc[29]~I\, pc[29], processador_mips, 1
instance = comp, \pc[30]~I\, pc[30], processador_mips, 1
instance = comp, \pc[31]~I\, pc[31], processador_mips, 1
instance = comp, \oLEDG[0]~I\, oLEDG[0], processador_mips, 1
instance = comp, \oLEDG[1]~I\, oLEDG[1], processador_mips, 1
instance = comp, \oLEDG[2]~I\, oLEDG[2], processador_mips, 1
instance = comp, \oLEDG[3]~I\, oLEDG[3], processador_mips, 1
instance = comp, \oLEDG[4]~I\, oLEDG[4], processador_mips, 1
instance = comp, \oLEDG[5]~I\, oLEDG[5], processador_mips, 1
instance = comp, \oLEDG[6]~I\, oLEDG[6], processador_mips, 1
instance = comp, \oLEDG[7]~I\, oLEDG[7], processador_mips, 1
instance = comp, \oHEX7_D[0]~I\, oHEX7_D[0], processador_mips, 1
instance = comp, \oHEX7_D[1]~I\, oHEX7_D[1], processador_mips, 1
instance = comp, \oHEX7_D[2]~I\, oHEX7_D[2], processador_mips, 1
instance = comp, \oHEX7_D[3]~I\, oHEX7_D[3], processador_mips, 1
instance = comp, \oHEX7_D[4]~I\, oHEX7_D[4], processador_mips, 1
instance = comp, \oHEX7_D[5]~I\, oHEX7_D[5], processador_mips, 1
instance = comp, \oHEX7_D[6]~I\, oHEX7_D[6], processador_mips, 1
instance = comp, \oHEX6_D[0]~I\, oHEX6_D[0], processador_mips, 1
instance = comp, \oHEX6_D[1]~I\, oHEX6_D[1], processador_mips, 1
instance = comp, \oHEX6_D[2]~I\, oHEX6_D[2], processador_mips, 1
instance = comp, \oHEX6_D[3]~I\, oHEX6_D[3], processador_mips, 1
instance = comp, \oHEX6_D[4]~I\, oHEX6_D[4], processador_mips, 1
instance = comp, \oHEX6_D[5]~I\, oHEX6_D[5], processador_mips, 1
instance = comp, \oHEX6_D[6]~I\, oHEX6_D[6], processador_mips, 1
instance = comp, \oHEX5_D[0]~I\, oHEX5_D[0], processador_mips, 1
instance = comp, \oHEX5_D[1]~I\, oHEX5_D[1], processador_mips, 1
instance = comp, \oHEX5_D[2]~I\, oHEX5_D[2], processador_mips, 1
instance = comp, \oHEX5_D[3]~I\, oHEX5_D[3], processador_mips, 1
instance = comp, \oHEX5_D[4]~I\, oHEX5_D[4], processador_mips, 1
instance = comp, \oHEX5_D[5]~I\, oHEX5_D[5], processador_mips, 1
instance = comp, \oHEX5_D[6]~I\, oHEX5_D[6], processador_mips, 1
instance = comp, \oHEX4_D[0]~I\, oHEX4_D[0], processador_mips, 1
instance = comp, \oHEX4_D[1]~I\, oHEX4_D[1], processador_mips, 1
instance = comp, \oHEX4_D[2]~I\, oHEX4_D[2], processador_mips, 1
instance = comp, \oHEX4_D[3]~I\, oHEX4_D[3], processador_mips, 1
instance = comp, \oHEX4_D[4]~I\, oHEX4_D[4], processador_mips, 1
instance = comp, \oHEX4_D[5]~I\, oHEX4_D[5], processador_mips, 1
instance = comp, \oHEX4_D[6]~I\, oHEX4_D[6], processador_mips, 1
instance = comp, \oHEX3_D[0]~I\, oHEX3_D[0], processador_mips, 1
instance = comp, \oHEX3_D[1]~I\, oHEX3_D[1], processador_mips, 1
instance = comp, \oHEX3_D[2]~I\, oHEX3_D[2], processador_mips, 1
instance = comp, \oHEX3_D[3]~I\, oHEX3_D[3], processador_mips, 1
instance = comp, \oHEX3_D[4]~I\, oHEX3_D[4], processador_mips, 1
instance = comp, \oHEX3_D[5]~I\, oHEX3_D[5], processador_mips, 1
instance = comp, \oHEX3_D[6]~I\, oHEX3_D[6], processador_mips, 1
instance = comp, \oHEX2_D[0]~I\, oHEX2_D[0], processador_mips, 1
instance = comp, \oHEX2_D[1]~I\, oHEX2_D[1], processador_mips, 1
instance = comp, \oHEX2_D[2]~I\, oHEX2_D[2], processador_mips, 1
instance = comp, \oHEX2_D[3]~I\, oHEX2_D[3], processador_mips, 1
instance = comp, \oHEX2_D[4]~I\, oHEX2_D[4], processador_mips, 1
instance = comp, \oHEX2_D[5]~I\, oHEX2_D[5], processador_mips, 1
instance = comp, \oHEX2_D[6]~I\, oHEX2_D[6], processador_mips, 1
instance = comp, \oHEX1_D[0]~I\, oHEX1_D[0], processador_mips, 1
instance = comp, \oHEX1_D[1]~I\, oHEX1_D[1], processador_mips, 1
instance = comp, \oHEX1_D[2]~I\, oHEX1_D[2], processador_mips, 1
instance = comp, \oHEX1_D[3]~I\, oHEX1_D[3], processador_mips, 1
instance = comp, \oHEX1_D[4]~I\, oHEX1_D[4], processador_mips, 1
instance = comp, \oHEX1_D[5]~I\, oHEX1_D[5], processador_mips, 1
instance = comp, \oHEX1_D[6]~I\, oHEX1_D[6], processador_mips, 1
instance = comp, \oHEX0_D[0]~I\, oHEX0_D[0], processador_mips, 1
instance = comp, \oHEX0_D[1]~I\, oHEX0_D[1], processador_mips, 1
instance = comp, \oHEX0_D[2]~I\, oHEX0_D[2], processador_mips, 1
instance = comp, \oHEX0_D[3]~I\, oHEX0_D[3], processador_mips, 1
instance = comp, \oHEX0_D[4]~I\, oHEX0_D[4], processador_mips, 1
instance = comp, \oHEX0_D[5]~I\, oHEX0_D[5], processador_mips, 1
instance = comp, \oHEX0_D[6]~I\, oHEX0_D[6], processador_mips, 1
