Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 15:53:16 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.167        0.000                      0                  341        0.128        0.000                      0                  341        3.020        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.167        0.000                      0                  337        0.128        0.000                      0                  337        3.020        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.977        0.000                      0                    4        0.762        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.828ns (17.640%)  route 3.866ns (82.360%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=110, routed)         2.241     8.122    Skinny_DUT/INST_SKINNY_CNT/out[0]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.246 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[19]_srl3_i_6/O
                         net (fo=1, routed)           0.799     9.045    Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[19]_srl3_i_6_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.169 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[19]_srl3_i_2/O
                         net (fo=1, routed)           0.280     9.449    Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[19]_srl3_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.573 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[19]_srl3_i_1/O
                         net (fo=1, routed)           0.546    10.118    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/cnt_internal_value_reg[2]
    SLICE_X38Y39         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.576    12.968    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y39         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CLK
                         clock pessimism              0.391    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    13.285    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 Skinny_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[49]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.932ns (20.602%)  route 3.592ns (79.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    Skinny_DUT/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  Skinny_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  Skinny_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=110, routed)         2.680     8.560    Skinny_DUT/INST_TW_REG/out[0]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.150     8.710 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[49]_srl7_i_2/O
                         net (fo=1, routed)           0.433     9.144    INST_CNT/temp_reg_reg[121]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.326     9.470 r  INST_CNT/temp_reg_reg[49]_srl7_i_1/O
                         net (fo=1, routed)           0.479     9.948    Skinny_DUT/INST_TW_REG/cnt_internal_value_reg[1][1]
    SLICE_X38Y37         SRL16E                                       r  Skinny_DUT/INST_TW_REG/temp_reg_reg[49]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.574    12.966    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y37         SRL16E                                       r  Skinny_DUT/INST_TW_REG/temp_reg_reg[49]_srl7/CLK
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X38Y37         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    13.270    Skinny_DUT/INST_TW_REG/temp_reg_reg[49]_srl7
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[17]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[18]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[18]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[18]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[20]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[20]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[20]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[21]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[21]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[21]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[21]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[22]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[22]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[22]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[22]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[23]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.856ns (22.266%)  route 2.988ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[3]/Q
                         net (fo=13, routed)          1.008     6.885    Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.950     7.959    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[2]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.083 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__1/O
                         net (fo=18, routed)          0.689     8.772    Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.152     8.924 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[23]_srl3_i_1__0/O
                         net (fo=16, routed)          0.342     9.266    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[23]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y41         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[23]_srl3/CLK
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.719    12.606    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[97]/Q
                         net (fo=3, routed)           0.076     1.719    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[33]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  Skinny_DUT/INST_TW_REG/temp_reg[65]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Skinny_DUT/INST_TW_REG/p_1_in[65]
    SLICE_X42Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[65]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.636    Skinny_DUT/INST_TW_REG/temp_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/Q
                         net (fo=2, routed)           0.069     1.712    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[16]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  Skinny_DUT/INST_TW_REG/temp_reg[88]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Skinny_DUT/INST_TW_REG/p_1_in[88]
    SLICE_X40Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[88]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.607    Skinny_DUT/INST_TW_REG/temp_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[85]/Q
                         net (fo=2, routed)           0.070     1.712    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[21]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  Skinny_DUT/INST_TW_REG/temp_reg[101]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Skinny_DUT/INST_TW_REG/p_1_in[101]
    SLICE_X40Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[101]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.091     1.606    Skinny_DUT/INST_TW_REG/temp_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[80]/Q
                         net (fo=2, routed)           0.071     1.713    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[16]
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.758 r  Skinny_DUT/INST_TW_REG/temp_reg[96]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Skinny_DUT/INST_TW_REG/p_1_in[96]
    SLICE_X40Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[96]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.607    Skinny_DUT/INST_TW_REG/temp_reg_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.500    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[90]/Q
                         net (fo=3, routed)           0.079     1.720    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[26]
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  Skinny_DUT/INST_TW_REG/temp_reg[74]_i_1/O
                         net (fo=1, routed)           0.000     1.765    Skinny_DUT/INST_TW_REG/p_1_in[74]
    SLICE_X36Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     2.015    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[74]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.092     1.605    Skinny_DUT/INST_TW_REG/temp_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[121]/Q
                         net (fo=3, routed)           0.114     1.757    Skinny_DUT/INST_TW_REG/temp_reg_reg[111]_0[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Skinny_DUT/INST_TW_REG/temp_reg[105]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Skinny_DUT/INST_TW_REG/p_1_in[105]
    SLICE_X42Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[105]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.637    Skinny_DUT/INST_TW_REG/temp_reg_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[75]/Q
                         net (fo=2, routed)           0.112     1.755    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[11]
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[83]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.070     1.587    Skinny_DUT/INST_TW_REG/temp_reg_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.500    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[78]/Q
                         net (fo=2, routed)           0.115     1.756    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[14]
    SLICE_X39Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     2.015    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[86]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.066     1.581    Skinny_DUT/INST_TW_REG/temp_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[112]/Q
                         net (fo=2, routed)           0.118     1.761    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[48]
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     2.017    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[120]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.070     1.585    Skinny_DUT/INST_TW_REG/temp_reg_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.500    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[116]/Q
                         net (fo=2, routed)           0.123     1.764    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[52]
    SLICE_X37Y37         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     2.016    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[124]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.070     1.586    Skinny_DUT/INST_TW_REG/temp_reg_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y41    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y40    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y40    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y40    INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X43Y41    Skinny_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y41    Skinny_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X41Y41    Skinny_DUT/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[25]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[23]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[18]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[20]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[21]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[22]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y40    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[23]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[19]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[20]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[21]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[22]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.642ns (25.103%)  route 1.915ns (74.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[2]/Q
                         net (fo=16, routed)          1.034     6.977    INST_CNT/current_state[2]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.101 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.881     7.982    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.578    12.970    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[2]/Q
                         net (fo=16, routed)          1.034     6.977    INST_CNT/current_state[2]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.101 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.585     7.686    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[2]/Q
                         net (fo=16, routed)          1.034     6.977    INST_CNT/current_state[2]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.101 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.585     7.686    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.756     5.424    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  current_state_reg[2]/Q
                         net (fo=16, routed)          1.034     6.977    INST_CNT/current_state[2]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.101 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.585     7.686    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.508%)  route 0.476ns (69.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.259     1.928    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.973 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.217     2.191    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.508%)  route 0.476ns (69.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.259     1.928    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.973 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.217     2.191    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.508%)  route 0.476ns (69.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.259     1.928    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.973 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.217     2.191    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.003%)  route 0.595ns (73.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  current_state_reg[1]/Q
                         net (fo=11, routed)          0.259     1.928    INST_CNT/current_state[1]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.973 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.336     2.309    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X40Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     2.021    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.881    





