/work/CSE291/project/CSE291_PROJECT/new_workspace/flow/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/jpeg/jpeg_run_1_1_1/
echo 1.2 > results/nangate45/jpeg/jpeg_run_1_1_1/clock_period.txt
mkdir -p ./results/nangate45/jpeg/jpeg_run_1_1_1 ./logs/nangate45/jpeg/jpeg_run_1_1_1 ./reports/nangate45/jpeg/jpeg_run_1_1_1 ./objects/nangate45/jpeg/jpeg_run_1_1_1
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/logs/nangate45/jpeg/jpeg_run_1_1_1/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/dct.v
2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/dct_mac.v
3. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/dctu.v
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/dctub.v
5. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/div_su.v
6. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/div_uu.v
7. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/fdct.v
8. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/jpeg_encoder.v
9. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/jpeg_qnr.v
10. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/jpeg_rle.v
11. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/jpeg_rle1.v
12. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/jpeg_rzs.v
13. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/zigzag.v
14. Executing Liberty frontend: ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
15. Executing Liberty frontend: ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
16. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/cells_clkgate.v
Using ABC area script.
Extracting clock period from SDC file: ./results/nangate45/jpeg/jpeg_run_1_1_1/clock_period.txt
Setting clock period to 1.2
17. Executing HIERARCHY pass (managing design hierarchy).
18. Executing AST frontend in derive mode using pre-parsed AST for module `\jpeg_encoder'.
18.1. Analyzing design hierarchy..
18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\jpeg_rle'.
18.3. Executing AST frontend in derive mode using pre-parsed AST for module `\jpeg_qnr'.
18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fdct'.
18.5. Analyzing design hierarchy..
18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\div_su'.
18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\jpeg_rzs'.
18.8. Executing AST frontend in derive mode using pre-parsed AST for module `\jpeg_rle1'.
18.9. Executing AST frontend in derive mode using pre-parsed AST for module `\zigzag'.
Warning: Replacing memory \sresult with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/zigzag.v:131
18.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dct'.
18.11. Analyzing design hierarchy..
18.12. Executing AST frontend in derive mode using pre-parsed AST for module `\div_uu'.
Warning: Replacing memory \q_pipe with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/div_uu.v:160
Warning: Replacing memory \s_pipe with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/div_uu.v:151
Warning: Replacing memory \d_pipe with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/jpeg/div_uu.v:142
18.13. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.14. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.15. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.16. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.17. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.18. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.19. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.20. Executing AST frontend in derive mode using pre-parsed AST for module `\dctub'.
18.21. Analyzing design hierarchy..
18.22. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.23. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.24. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.25. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.26. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.27. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.28. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.29. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.30. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.31. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.32. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.33. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.34. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.35. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.36. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.37. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.38. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.39. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.40. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.41. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.42. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.43. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.44. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.45. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.46. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.47. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.48. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.49. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.50. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.51. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.52. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.53. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.54. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.55. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.56. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.57. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.58. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.59. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.60. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.61. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.62. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.63. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.64. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.65. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.66. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.67. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.68. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.69. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.70. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.71. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.72. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.73. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.74. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.75. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.76. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.77. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.78. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.79. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.80. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.81. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.82. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.83. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.84. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.85. Executing AST frontend in derive mode using pre-parsed AST for module `\dctu'.
18.86. Analyzing design hierarchy..
18.87. Executing AST frontend in derive mode using pre-parsed AST for module `\dct_mac'.
18.88. Analyzing design hierarchy..
18.89. Analyzing design hierarchy..
19. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$e2471d3acfddfd8f107137e4952b02d9e7720f44\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e8342fceac8003655f9e71995b4fdeb8565fbe5\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$0f96740a02eb44c944b68d6b495a8cce162f1249\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$e6bd937dcb54fb0697fee40c5f9824ba6fd53538\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$da3415da01ee30cd3fa431ef7b8104a7c6ed9a24\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b53123087aafc52fe604e5dcf6b6b1b8d73b2231\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$4dc5718e86f31fe555f7d39cf5ab7078c09f577a\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$fa41e4d02884503da5d6c381e868b8c261424a31\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$826cb5d104d530340b1f58495d2410742b2c32fe\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$88a8287894fa5d106cca0ce24429339f4a2785a9\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$0c5a5bd6be4ed818deaac08b02afbddb6897ffee\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$141303f1e6ff0436e3fa44dd8e1d8f51afed9a78\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$16cad72ebc555f93621a2c70f423f14f85bbeb07\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a8d3b7b4edaf7d596a54a187c8ed4a9561fa625a\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$56b31b71c3bccc1fb1f134779b3bdd5ab1b461c7\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$141b5017b00a41bd6bcdd772ef8ad836aaf4019f\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$37cd075c9fa8b3a4872c05f999800e89bc604dc4\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$26ce9ce45d1136272d6a188b0b22329681d6199b\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$ca051f171e86125a3bcf4bd090f5be774b98c04e\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$3b47752d19f391915a818678f43c9a51f524cc48\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b266e2f77428397c53d4afd55bef1da32efe03d9\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$f06914ec453560c29e1738d8a2be788b84af024b\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a184ef4c0e9b8e48eac4b335f6b36fd82c0c32d3\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$6be19b0824fdb8c44e931702b04949b1ae101a34\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$1b119bd029c81aaa2221a23d15ab3b6b02f6efee\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9fe6c97945bcc341eadabee9cbdea0f75515e5c3\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$44a044575968c599376fc32b4d9ee49faea5711d\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$f1b01728a98736f8d413a71bd9a7600c5a6961e3\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$04fdc4f446e06e0744e44efd615d1158fec3aeb8\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a523c923d4f86f07f4e81f5d8b04b352dfcc17be\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$c4f8cc56c0ef9356356d2a98d35862f209dd307b\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$adcdc49d3fc5249816d353bb65629f56cf0927d3\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bfc28a02cfebf191b4a982c9147f38f65a3f3469\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7911a3968b23dded19efefb86cf26bb44e3a7781\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$785fe1ea8cdf428cbeb2f89081ee68c33feb7da2\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$2da196d8114b669d4bb3858ca0a91434452576e0\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a5796bae454a3870edf919a9404bde7ca4192701\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$eb0441514cb1002bdcaf5201d3067d7bd1bbd3e9\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$e9d96eb14c78f030ece167996f154f4849a68288\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$2ce29d501700894abc3f54c094daafc2d8c2c211\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$11fa2caec0040cf5bdd9aac167c50c8009d1fe68\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bd585d540938973e77d9fdfafe68a3c54bf55cb8\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$94a1b10314722615b96d6c8f661cbb82ecebf320\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$d348381a5c8d7c369f0c055d305d608d67b77e86\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$29130e85acc43116076719ea36da8d59b7490cc4\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$32a02d514417e24bb09b7885b9c053483ac7784d\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9beaa443332981731011e314e41ebdfa5267d059\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$fa85f450a22557b2687ca86acb15721a7fddf8e7\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$5778094f610ca183dd46956f589e4ea513d2316c\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$cf6677181b8958913bf11288905dc7e6338a7bf5\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$4895890460618319d2e2de05b5a45e21ba9e3f8b\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$ee2aa8736952ca7eee7f4751cab786a479da4583\div_uu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$849c8591669cf197b80ef99050b300773b555aae\dct because it contains processes (run 'proc' command first).
Warning: Ignoring module zigzag because it contains processes (run 'proc' command first).
Warning: Ignoring module jpeg_rle1 because it contains processes (run 'proc' command first).
Warning: Ignoring module jpeg_rzs because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\div_su\z_width=s32'00000000000000000000000000011000 because it contains processes (run 'proc' command first).
Warning: Ignoring module jpeg_qnr because it contains processes (run 'proc' command first).
Warning: Ignoring module jpeg_rle because it contains processes (run 'proc' command first).
Warning: Ignoring module jpeg_encoder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b5a8bcf0c5a3eb6704410e66fd72520afc96ea51\dct_mac because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$8cd9bf70556f3aa976ca66d64ee3b9c1b3a94e21\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$30e2d72cbb2d6c7d2f48769e891fec5593e1f756\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$022e4835c44d221125856d68f8603b7186431212\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$f878842d6bc0ac80c3f795bb76ef86af701fb0a2\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bd5d8b7ea001bd9da1e8d07da4940a1f4c75e6b0\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bb43d9c07810ea45f23a5f680ee116bafcd9334e\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$c50cce30a10e9eb82ea37b86647b55ab680286c8\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9f831900faf0e9bfdbd9e0f8aa853df59256a109\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$53ab2e60687d01e7461fdffe1d34a14bacda6928\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$99c498a68fd2923ba65be259bfb6e7d8309d79f4\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$f5bb6813249a03e2893277297591ec050ac518dc\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$696f85e1ea63d2b5ad7171a625fd3b51a665057d\dctu because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$8f6708f3156f3d6d195809cddd67c9b8c08cd488\dctu because it contains processes (run 'proc' command first).
20. Executing RTLIL backend.
Warnings: 78 unique messages, 78 total
End of script. Logfile hash: 4fa77163ae, CPU: user 3.87s system 0.51s, MEM: 774.31 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 90% 1x hierarchy (3 sec), 6% 4x read_liberty (0 sec), ...
Elapsed time: 0:04.81[h:]min:sec. CPU time: user 4.24 sys 0.54 (99%). Peak memory: 794100KB.
mkdir -p ./results/nangate45/jpeg/jpeg_run_1_1_1 ./logs/nangate45/jpeg/jpeg_run_1_1_1 ./reports/nangate45/jpeg/jpeg_run_1_1_1 ./objects/nangate45/jpeg/jpeg_run_1_1_1
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/synth.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/logs/nangate45/jpeg/jpeg_run_1_1_1/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
3. Executing Liberty frontend: ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/cells_clkgate.v
Using ABC area script.
Extracting clock period from SDC file: ./results/nangate45/jpeg/jpeg_run_1_1_1/clock_period.txt
Setting clock period to 1.2
5. Executing HIERARCHY pass (managing design hierarchy).
5.1. Analyzing design hierarchy..
5.2. Analyzing design hierarchy..
6. Executing SYNTH pass.
6.1. Executing HIERARCHY pass (managing design hierarchy).
6.1.1. Analyzing design hierarchy..
6.1.2. Analyzing design hierarchy..
6.2. Executing PROC pass (convert processes to netlists).
6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
6.2.4. Executing PROC_INIT pass (extract init attributes).
6.2.5. Executing PROC_ARST pass (detect async resets in processes).
6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.12. Executing OPT_EXPR pass (perform const folding).
6.3. Executing FLATTEN pass (flatten design).
6.4. Executing OPT_EXPR pass (perform const folding).
6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
6.6. Executing CHECK pass (checking for obvious problems).
6.7. Executing OPT pass (performing simple optimizations).
6.7.1. Executing OPT_EXPR pass (perform const folding).
6.7.2. Executing OPT_MERGE pass (detect identical cells).
6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.5. Executing OPT_MERGE pass (detect identical cells).
6.7.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.8. Executing OPT_EXPR pass (perform const folding).
6.7.9. Rerunning OPT passes. (Maybe there is more to do..)
6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.12. Executing OPT_MERGE pass (detect identical cells).
6.7.13. Executing OPT_DFF pass (perform DFF optimizations).
6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.15. Executing OPT_EXPR pass (perform const folding).
6.7.16. Finished OPT passes. (There is nothing left to do.)
6.8. Executing FSM pass (extract and optimize FSM).
6.8.1. Executing FSM_DETECT pass (finding FSMs in design).
6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
6.9. Executing OPT pass (performing simple optimizations).
6.9.1. Executing OPT_EXPR pass (perform const folding).
6.9.2. Executing OPT_MERGE pass (detect identical cells).
6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.5. Executing OPT_MERGE pass (detect identical cells).
6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.8. Executing OPT_EXPR pass (perform const folding).
6.9.9. Rerunning OPT passes. (Maybe there is more to do..)
6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.12. Executing OPT_MERGE pass (detect identical cells).
6.9.13. Executing OPT_DFF pass (perform DFF optimizations).
6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.15. Executing OPT_EXPR pass (perform const folding).
6.9.16. Rerunning OPT passes. (Maybe there is more to do..)
6.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.19. Executing OPT_MERGE pass (detect identical cells).
6.9.20. Executing OPT_DFF pass (perform DFF optimizations).
6.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.22. Executing OPT_EXPR pass (perform const folding).
6.9.23. Rerunning OPT passes. (Maybe there is more to do..)
6.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.26. Executing OPT_MERGE pass (detect identical cells).
6.9.27. Executing OPT_DFF pass (perform DFF optimizations).
6.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.29. Executing OPT_EXPR pass (perform const folding).
6.9.30. Rerunning OPT passes. (Maybe there is more to do..)
6.9.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.33. Executing OPT_MERGE pass (detect identical cells).
6.9.34. Executing OPT_DFF pass (perform DFF optimizations).
6.9.35. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.36. Executing OPT_EXPR pass (perform const folding).
6.9.37. Rerunning OPT passes. (Maybe there is more to do..)
6.9.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.40. Executing OPT_MERGE pass (detect identical cells).
6.9.41. Executing OPT_DFF pass (perform DFF optimizations).
6.9.42. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.43. Executing OPT_EXPR pass (perform const folding).
6.9.44. Rerunning OPT passes. (Maybe there is more to do..)
6.9.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.47. Executing OPT_MERGE pass (detect identical cells).
6.9.48. Executing OPT_DFF pass (perform DFF optimizations).
6.9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.50. Executing OPT_EXPR pass (perform const folding).
6.9.51. Rerunning OPT passes. (Maybe there is more to do..)
6.9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.54. Executing OPT_MERGE pass (detect identical cells).
6.9.55. Executing OPT_DFF pass (perform DFF optimizations).
6.9.56. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.57. Executing OPT_EXPR pass (perform const folding).
6.9.58. Rerunning OPT passes. (Maybe there is more to do..)
6.9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.61. Executing OPT_MERGE pass (detect identical cells).
6.9.62. Executing OPT_DFF pass (perform DFF optimizations).
6.9.63. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.64. Executing OPT_EXPR pass (perform const folding).
6.9.65. Rerunning OPT passes. (Maybe there is more to do..)
6.9.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.68. Executing OPT_MERGE pass (detect identical cells).
6.9.69. Executing OPT_DFF pass (perform DFF optimizations).
6.9.70. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.71. Executing OPT_EXPR pass (perform const folding).
6.9.72. Rerunning OPT passes. (Maybe there is more to do..)
6.9.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.75. Executing OPT_MERGE pass (detect identical cells).
6.9.76. Executing OPT_DFF pass (perform DFF optimizations).
6.9.77. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.78. Executing OPT_EXPR pass (perform const folding).
6.9.79. Rerunning OPT passes. (Maybe there is more to do..)
6.9.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.82. Executing OPT_MERGE pass (detect identical cells).
6.9.83. Executing OPT_DFF pass (perform DFF optimizations).
6.9.84. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.85. Executing OPT_EXPR pass (perform const folding).
6.9.86. Rerunning OPT passes. (Maybe there is more to do..)
6.9.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.88. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.89. Executing OPT_MERGE pass (detect identical cells).
6.9.90. Executing OPT_DFF pass (perform DFF optimizations).
6.9.91. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.92. Executing OPT_EXPR pass (perform const folding).
6.9.93. Finished OPT passes. (There is nothing left to do.)
6.10. Executing WREDUCE pass (reducing word size of cells).
6.11. Executing PEEPOPT pass (run peephole optimizers).
6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
6.13. Executing ALUMACC pass (create $alu and $macc cells).
6.14. Executing SHARE pass (SAT-based resource sharing).
6.15. Executing OPT pass (performing simple optimizations).
6.15.1. Executing OPT_EXPR pass (perform const folding).
6.15.2. Executing OPT_MERGE pass (detect identical cells).
6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.15.5. Executing OPT_MERGE pass (detect identical cells).
6.15.6. Executing OPT_DFF pass (perform DFF optimizations).
6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15.8. Executing OPT_EXPR pass (perform const folding).
6.15.9. Finished OPT passes. (There is nothing left to do.)
6.16. Executing MEMORY pass.
6.16.1. Executing OPT_MEM pass (optimize memories).
6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
6.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
6.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
6.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
6.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
6.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
7. Executing SYNTH pass.
7.1. Executing OPT pass (performing simple optimizations).
7.1.1. Executing OPT_EXPR pass (perform const folding).
7.1.2. Executing OPT_MERGE pass (detect identical cells).
7.1.3. Executing OPT_DFF pass (perform DFF optimizations).
7.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.1.5. Rerunning OPT passes. (Removed registers in this run.)
7.1.6. Executing OPT_EXPR pass (perform const folding).
7.1.7. Executing OPT_MERGE pass (detect identical cells).
7.1.8. Executing OPT_DFF pass (perform DFF optimizations).
7.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
7.1.10. Rerunning OPT passes. (Removed registers in this run.)
7.1.11. Executing OPT_EXPR pass (perform const folding).
7.1.12. Executing OPT_MERGE pass (detect identical cells).
7.1.13. Executing OPT_DFF pass (perform DFF optimizations).
7.1.14. Executing OPT_CLEAN pass (remove unused cells and wires).
7.1.15. Finished fast OPT passes.
7.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
7.3. Executing OPT pass (performing simple optimizations).
7.3.1. Executing OPT_EXPR pass (perform const folding).
7.3.2. Executing OPT_MERGE pass (detect identical cells).
7.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.5. Executing OPT_MERGE pass (detect identical cells).
7.3.6. Executing OPT_SHARE pass.
7.3.7. Executing OPT_DFF pass (perform DFF optimizations).
7.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.9. Executing OPT_EXPR pass (perform const folding).
7.3.10. Rerunning OPT passes. (Maybe there is more to do..)
7.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.13. Executing OPT_MERGE pass (detect identical cells).
7.3.14. Executing OPT_SHARE pass.
7.3.15. Executing OPT_DFF pass (perform DFF optimizations).
7.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.17. Executing OPT_EXPR pass (perform const folding).
7.3.18. Rerunning OPT passes. (Maybe there is more to do..)
7.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.21. Executing OPT_MERGE pass (detect identical cells).
7.3.22. Executing OPT_SHARE pass.
7.3.23. Executing OPT_DFF pass (perform DFF optimizations).
7.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.25. Executing OPT_EXPR pass (perform const folding).
7.3.26. Rerunning OPT passes. (Maybe there is more to do..)
7.3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.29. Executing OPT_MERGE pass (detect identical cells).
7.3.30. Executing OPT_SHARE pass.
7.3.31. Executing OPT_DFF pass (perform DFF optimizations).
7.3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.33. Executing OPT_EXPR pass (perform const folding).
7.3.34. Rerunning OPT passes. (Maybe there is more to do..)
7.3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.37. Executing OPT_MERGE pass (detect identical cells).
7.3.38. Executing OPT_SHARE pass.
7.3.39. Executing OPT_DFF pass (perform DFF optimizations).
7.3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.41. Executing OPT_EXPR pass (perform const folding).
7.3.42. Rerunning OPT passes. (Maybe there is more to do..)
7.3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.45. Executing OPT_MERGE pass (detect identical cells).
7.3.46. Executing OPT_SHARE pass.
7.3.47. Executing OPT_DFF pass (perform DFF optimizations).
7.3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.49. Executing OPT_EXPR pass (perform const folding).
7.3.50. Rerunning OPT passes. (Maybe there is more to do..)
7.3.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.53. Executing OPT_MERGE pass (detect identical cells).
7.3.54. Executing OPT_SHARE pass.
7.3.55. Executing OPT_DFF pass (perform DFF optimizations).
7.3.56. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.57. Executing OPT_EXPR pass (perform const folding).
7.3.58. Rerunning OPT passes. (Maybe there is more to do..)
7.3.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.61. Executing OPT_MERGE pass (detect identical cells).
7.3.62. Executing OPT_SHARE pass.
7.3.63. Executing OPT_DFF pass (perform DFF optimizations).
7.3.64. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.65. Executing OPT_EXPR pass (perform const folding).
7.3.66. Rerunning OPT passes. (Maybe there is more to do..)
7.3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.69. Executing OPT_MERGE pass (detect identical cells).
7.3.70. Executing OPT_SHARE pass.
7.3.71. Executing OPT_DFF pass (perform DFF optimizations).
7.3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.73. Executing OPT_EXPR pass (perform const folding).
7.3.74. Rerunning OPT passes. (Maybe there is more to do..)
7.3.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.77. Executing OPT_MERGE pass (detect identical cells).
7.3.78. Executing OPT_SHARE pass.
7.3.79. Executing OPT_DFF pass (perform DFF optimizations).
7.3.80. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.81. Executing OPT_EXPR pass (perform const folding).
7.3.82. Rerunning OPT passes. (Maybe there is more to do..)
7.3.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.85. Executing OPT_MERGE pass (detect identical cells).
7.3.86. Executing OPT_SHARE pass.
7.3.87. Executing OPT_DFF pass (perform DFF optimizations).
7.3.88. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.89. Executing OPT_EXPR pass (perform const folding).
7.3.90. Rerunning OPT passes. (Maybe there is more to do..)
7.3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.93. Executing OPT_MERGE pass (detect identical cells).
7.3.94. Executing OPT_SHARE pass.
7.3.95. Executing OPT_DFF pass (perform DFF optimizations).
7.3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.97. Executing OPT_EXPR pass (perform const folding).
7.3.98. Rerunning OPT passes. (Maybe there is more to do..)
7.3.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.101. Executing OPT_MERGE pass (detect identical cells).
7.3.102. Executing OPT_SHARE pass.
7.3.103. Executing OPT_DFF pass (perform DFF optimizations).
7.3.104. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.105. Executing OPT_EXPR pass (perform const folding).
7.3.106. Finished OPT passes. (There is nothing left to do.)
7.4. Executing TECHMAP pass (map to technology primitives).
7.4.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
7.4.2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/common/lcu_kogge_stone.v
7.4.3. Continuing TECHMAP pass.
7.5. Executing OPT pass (performing simple optimizations).
7.5.1. Executing OPT_EXPR pass (perform const folding).
7.5.2. Executing OPT_MERGE pass (detect identical cells).
7.5.3. Executing OPT_DFF pass (perform DFF optimizations).
7.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.5.5. Rerunning OPT passes. (Removed registers in this run.)
7.5.6. Executing OPT_EXPR pass (perform const folding).
7.5.7. Executing OPT_MERGE pass (detect identical cells).
7.5.8. Executing OPT_DFF pass (perform DFF optimizations).
7.5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
7.5.10. Rerunning OPT passes. (Removed registers in this run.)
7.5.11. Executing OPT_EXPR pass (perform const folding).
7.5.12. Executing OPT_MERGE pass (detect identical cells).
7.5.13. Executing OPT_DFF pass (perform DFF optimizations).
7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
7.5.15. Finished fast OPT passes.
7.6. Executing ABC pass (technology mapping using ABC).
7.6.1. Extracting gate netlist of module `\jpeg_encoder' to `<abc-temp-dir>/input.blif'..
7.7. Executing OPT pass (performing simple optimizations).
7.7.1. Executing OPT_EXPR pass (perform const folding).
7.7.2. Executing OPT_MERGE pass (detect identical cells).
7.7.3. Executing OPT_DFF pass (perform DFF optimizations).
7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.7.5. Finished fast OPT passes.
7.8. Executing HIERARCHY pass (managing design hierarchy).
7.8.1. Analyzing design hierarchy..
7.8.2. Analyzing design hierarchy..
7.9. Printing statistics.
7.10. Executing CHECK pass (checking for obvious problems).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Rerunning OPT passes. (Maybe there is more to do..)
8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.19. Executing OPT_MERGE pass (detect identical cells).
8.20. Executing OPT_DFF pass (perform DFF optimizations).
8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
8.22. Executing OPT_EXPR pass (perform const folding).
8.23. Finished OPT passes. (There is nothing left to do.)
9. Executing EXTRACT_FA pass (find and extract full/half adders).
10. Executing TECHMAP pass (map to technology primitives).
10.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/cells_adders.v
10.2. Continuing TECHMAP pass.
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
12.2. Executing OPT_MERGE pass (detect identical cells).
12.3. Executing OPT_DFF pass (perform DFF optimizations).
12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.5. Finished fast OPT passes.
13. Executing TECHMAP pass (map to technology primitives).
13.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/cells_latch.v
13.2. Continuing TECHMAP pass.
14. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
14.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
15. Executing OPT pass (performing simple optimizations).
15.1. Executing OPT_EXPR pass (perform const folding).
15.2. Executing OPT_MERGE pass (detect identical cells).
15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
15.5. Executing OPT_MERGE pass (detect identical cells).
15.6. Executing OPT_DFF pass (perform DFF optimizations).
15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
15.8. Executing OPT_EXPR pass (perform const folding).
15.9. Rerunning OPT passes. (Maybe there is more to do..)
15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
15.12. Executing OPT_MERGE pass (detect identical cells).
15.13. Executing OPT_DFF pass (perform DFF optimizations).
15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
15.15. Executing OPT_EXPR pass (perform const folding).
15.16. Finished OPT passes. (There is nothing left to do.)
abc -script /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/abc_area.script -liberty ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/jpeg/jpeg_run_1_1_1/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 1.2
16. Executing ABC pass (technology mapping using ABC).
16.1. Extracting gate netlist of module `\jpeg_encoder' to `<abc-temp-dir>/input.blif'..
16.1.1. Executing ABC.
16.1.2. Re-integrating ABC results.
Took 9 seconds: abc -script /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/scripts/abc_area.script -liberty ./objects/nangate45/jpeg/jpeg_run_1_1_1/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/jpeg/jpeg_run_1_1_1/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 1.2
17. Executing SETUNDEF pass (replace undef values with defined constants).
18. Executing SPLITNETS pass (splitting up multi-bit signals).
19. Executing OPT_CLEAN pass (remove unused cells and wires).
20. Executing HILOMAP pass (mapping to constant drivers).
21. Executing INSBUF pass (insert buffer cells for connected wires).
22. Executing CHECK pass (checking for obvious problems).
23. Printing statistics.
24. Executing CHECK pass (checking for obvious problems).
25. Executing Verilog backend.
25.1. Executing BMUXMAP pass.
25.2. Executing DEMUXMAP pass.
exec cp /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/nangate45/jpeg/constraint.sdc ./results/nangate45/jpeg/jpeg_run_1_1_1/1_synth.sdc
End of script. Logfile hash: a035d75813, CPU: user 74.92s system 0.38s, MEM: 411.13 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 21% 1x extract_fa (18 sec), 19% 57x opt_clean (16 sec), ...
Elapsed time: 1:26.87[h:]min:sec. CPU time: user 85.94 sys 0.88 (99%). Peak memory: 421932KB.
mkdir -p ./results/nangate45/jpeg/jpeg_run_1_1_1 ./logs/nangate45/jpeg/jpeg_run_1_1_1 ./reports/nangate45/jpeg/jpeg_run_1_1_1
cp ./results/nangate45/jpeg/jpeg_run_1_1_1/1_1_yosys.v ./results/nangate45/jpeg/jpeg_run_1_1_1/1_synth.v
OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
mkdir -p ./objects/nangate45/jpeg/jpeg_run_1_1_1
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.
number instances in verilog is 60745
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.140, 1.400).
[INFO IFP-0001] Added 238 rows of 3524 site FreePDK45_38x28_10R_NP_162NW_34O.
repair_timing -verbose -setup_margin 0 -repair_tns 100
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0094] Found 740 endpoints with setup violations.
[INFO RSZ-0099] Repairing 740 out of 740 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -0.462 |     -261.5 |    740 | fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res\[15\]$_DFFE_PP_/D
[WARNING RSZ-0075] makeBufferedNet failed for driver fdct_zigzag.dct_mod.ddin\[7\]$_DFFE_PN0P_/Q
        6 |       0 |       2 |        4 |      0 |     0 |    +0.0% |   -0.005 |       -0.0 |    738 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
        7 |       0 |       2 |        4 |      0 |     0 |    +0.0% |   -0.005 |       -0.0 |    737 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
        9 |       0 |       3 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    735 | fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res\[18\]$_DFFE_PP_/D
       10 |       0 |       3 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    735 | fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res\[18\]$_DFFE_PP_/D
       10 |       0 |       3 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    734 | fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res\[18\]$_DFFE_PP_/D
       11 |       0 |       3 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    733 | fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res\[18\]$_DFFE_PP_/D
       12 |       0 |       3 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    732 | fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res\[18\]$_DFFE_PP_/D
       14 |       0 |       4 |        4 |      0 |     0 |    +0.0% |   -0.001 |       -0.0 |    730 | fdct_zigzag.dct_mod.dct_block_5.dct_unit_3.macu.mult_res\[18\]$_DFFE_PP_/D
       16 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    728 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       17 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    727 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       18 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    726 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       19 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    725 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       20 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    725 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       20 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    724 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       21 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    723 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       22 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    722 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       23 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    721 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       24 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    720 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       25 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    719 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       26 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    718 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       27 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    717 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       28 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    716 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       29 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    715 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       30 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    715 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       30 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    714 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       31 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    713 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       32 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    712 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       33 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    711 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       34 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    710 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       35 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    709 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       36 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    708 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       37 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    707 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       38 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    706 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       39 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    705 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       40 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    705 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       40 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    704 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       41 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    703 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       42 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    702 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       43 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    701 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       44 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    700 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       45 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    699 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       46 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    698 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       47 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    697 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       48 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    696 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       49 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    695 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       50 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    695 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       50 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    694 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       51 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    693 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       52 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    692 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       53 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    691 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       54 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    690 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       55 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    689 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       56 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    688 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       57 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    687 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       58 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    686 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       59 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    685 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       60 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    685 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       60 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    684 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       61 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    683 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       62 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    682 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       63 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    681 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       64 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    680 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       65 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    679 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       66 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    678 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       67 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    677 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       68 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    676 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       69 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    675 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       70 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    675 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       70 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    674 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       71 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    673 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       72 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    672 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       73 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    671 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       74 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    670 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       75 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    669 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       76 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    668 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       77 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    667 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       78 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    666 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       79 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    665 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       80 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    665 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       80 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    664 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       81 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    663 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       82 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    662 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       83 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    661 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       84 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    660 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       85 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    659 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       86 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    658 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       87 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    657 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       88 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    656 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       89 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    655 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       90 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    655 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       90 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    654 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       91 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    653 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       92 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    652 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       93 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    651 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       94 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    650 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       95 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    649 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       96 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    648 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       97 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    647 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       98 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    646 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
       99 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    645 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      100 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    645 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      100 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    644 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      101 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    643 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      102 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    642 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      103 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    641 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      104 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    640 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      105 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    639 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      106 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    638 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      107 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    637 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      108 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    636 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      109 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    635 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      110 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    635 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      110 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    634 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      111 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    633 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      112 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    632 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      113 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    631 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      114 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    630 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      115 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    629 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      116 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    628 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      117 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    627 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      118 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    626 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      119 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    625 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      120 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    625 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      120 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    624 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      121 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    623 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      122 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    622 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      123 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    621 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      124 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    620 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      125 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    619 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      126 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    618 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      127 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    617 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      128 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    616 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      129 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    615 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      130 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    615 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      130 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    614 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      131 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    613 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      132 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    612 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      133 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    611 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      134 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    610 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      135 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    609 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      136 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    608 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      137 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    607 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      138 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    606 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      139 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    605 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      140 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    605 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      140 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    604 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      141 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    603 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      142 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    602 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      143 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    601 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      144 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    600 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      145 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    599 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      146 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    598 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      147 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    597 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      148 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    596 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      149 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    595 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      150 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    595 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      150 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    594 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      151 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    593 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      152 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    592 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      153 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    591 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      154 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    590 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      155 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    589 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      156 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    588 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      157 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    587 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      158 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    586 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      159 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    585 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      160 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    585 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      160 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    584 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      161 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    583 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      162 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    582 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      163 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    581 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      164 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    580 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      165 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    579 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      166 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    578 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      167 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    577 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      168 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    576 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      169 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    575 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      170 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    575 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      170 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    574 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      171 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    573 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      172 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    572 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      173 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    571 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      174 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    570 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      175 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    569 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      176 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    568 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      177 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    567 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      178 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    566 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      179 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    565 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      180 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    565 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      180 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    564 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      181 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    563 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      182 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    562 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      183 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    561 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      184 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    560 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      185 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    559 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      186 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    558 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      187 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    557 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      188 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    556 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      189 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    555 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      190 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    555 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      190 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    554 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      191 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    553 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      192 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    552 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      193 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    551 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      194 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    550 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      195 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    549 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      196 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    548 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      197 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    547 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      198 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    546 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      199 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    545 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      200 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    545 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      200 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    544 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      201 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    543 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      202 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    542 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      203 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    541 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      204 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    540 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      205 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    539 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      206 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    538 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      207 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    537 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      208 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    536 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      209 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    535 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      210 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    535 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      210 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    534 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      211 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    533 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      212 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    532 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      213 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    531 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      214 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    530 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      215 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    529 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      216 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    528 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      217 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    527 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      218 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    526 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      219 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    525 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      220 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    525 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      220 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    524 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      221 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    523 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      222 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    522 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      223 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    521 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      224 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    520 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      225 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    519 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      226 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    518 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      227 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    517 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      228 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    516 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      229 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    515 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      230 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    515 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      230 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    514 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      231 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    513 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      232 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    512 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      233 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    511 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      234 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    510 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      235 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    509 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      236 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    508 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      237 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    507 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      238 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    506 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      239 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    505 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      240 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    505 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      240 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    504 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      241 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    503 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      242 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    502 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      243 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    501 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      244 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    500 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      245 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    499 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      246 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    498 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      247 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    497 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      248 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    496 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      249 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    495 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      250 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    495 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      250 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    494 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      251 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    493 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      252 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    492 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      253 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    491 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      254 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    490 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      255 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    489 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      256 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    488 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      257 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    487 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      258 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    486 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      259 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    485 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      260 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    485 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      260 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    484 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      261 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    483 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      262 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    482 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      263 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    481 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      264 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    480 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      265 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    479 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      266 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    478 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      267 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    477 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      268 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    476 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      269 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    475 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      270 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    475 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      270 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    474 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      271 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    473 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      272 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    472 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      273 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    471 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      274 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    470 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      275 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    469 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      276 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    468 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      277 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    467 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      278 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    466 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      279 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    465 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      280 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    465 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      280 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    464 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      281 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    463 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      282 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    462 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      283 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    461 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      284 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    460 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      285 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    459 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      286 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    458 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      287 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    457 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      288 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    456 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      289 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    455 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      290 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    455 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      290 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    454 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      291 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    453 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      292 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    452 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      293 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    451 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      294 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    450 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      295 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    449 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      296 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    448 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      297 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    447 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      298 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    446 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      299 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    445 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      300 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    445 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      300 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    444 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      301 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    443 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      302 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    442 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      303 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    441 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      304 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    440 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      305 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    439 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      306 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    438 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      307 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    437 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      308 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    436 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      309 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    435 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      310 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    435 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      310 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    434 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      311 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    433 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      312 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    432 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      313 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    431 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      314 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    430 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      315 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    429 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      316 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    428 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      317 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    427 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      318 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    426 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      319 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    425 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      320 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    425 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      320 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    424 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      321 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    423 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      322 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    422 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      323 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    421 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      324 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    420 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      325 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    419 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      326 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    418 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      327 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    417 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      328 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    416 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      329 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    415 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      330 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    415 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      330 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    414 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      331 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    413 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      332 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    412 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      333 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    411 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      334 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    410 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      335 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    409 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      336 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    408 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      337 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    407 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      338 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    406 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      339 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    405 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      340 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    405 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      340 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    404 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      341 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    403 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      342 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    402 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      343 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    401 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      344 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    400 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      345 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    399 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      346 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    398 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      347 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    397 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      348 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    396 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      349 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    395 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      350 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    395 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      350 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    394 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      351 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    393 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      352 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    392 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      353 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    391 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      354 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    390 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      355 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    389 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      356 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    388 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      357 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    387 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      358 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    386 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      359 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    385 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      360 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    385 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      360 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    384 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      361 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    383 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      362 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    382 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      363 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    381 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      364 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    380 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      365 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    379 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      366 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    378 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      367 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    377 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      368 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    376 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      369 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    375 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      370 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    375 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      370 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    374 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      371 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    373 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      372 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    372 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      373 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    371 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      374 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    370 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      375 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    369 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      376 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    368 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      377 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    367 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      378 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    366 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      379 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    365 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      380 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    365 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      380 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    364 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      381 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    363 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      382 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    362 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      383 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    361 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      384 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    360 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      385 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    359 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      386 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    358 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      387 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    357 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      388 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    356 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      389 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    355 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      390 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    355 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      390 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    354 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      391 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    353 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      392 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    352 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      393 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    351 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      394 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    350 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      395 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    349 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      396 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    348 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      397 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    347 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      398 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    346 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      399 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    345 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      400 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    345 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      400 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    344 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      401 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    343 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      402 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    342 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      403 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    341 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      404 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    340 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      405 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    339 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      406 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    338 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      407 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    337 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      408 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    336 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      409 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    335 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      410 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    335 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      410 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    334 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      411 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    333 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      412 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    332 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      413 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    331 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      414 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    330 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      415 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    329 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      416 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    328 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      417 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    327 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      418 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    326 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      419 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    325 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      420 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    325 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      420 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    324 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      421 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    323 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      422 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    322 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      423 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    321 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      424 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    320 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      425 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    319 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      426 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    318 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      427 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    317 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      428 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    316 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      429 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    315 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      430 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    315 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      430 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    314 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      431 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    313 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      432 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    312 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      433 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    311 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      434 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    310 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      435 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    309 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      436 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    308 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      437 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    307 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      438 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    306 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      439 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    305 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      440 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    305 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      440 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    304 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      441 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    303 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      442 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    302 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      443 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    301 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      444 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    300 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      445 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    299 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      446 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    298 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      447 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    297 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      448 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    296 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      449 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    295 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      450 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    295 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      450 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    294 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      451 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    293 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      452 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    292 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      453 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    291 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      454 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    290 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      455 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    289 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      456 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    288 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      457 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    287 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      458 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    286 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      459 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    285 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      460 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    285 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      460 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    284 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      461 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    283 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      462 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    282 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      463 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    281 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      464 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    280 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      465 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    279 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      466 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    278 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      467 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    277 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      468 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    276 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      469 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    275 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      470 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    275 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      470 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    274 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      471 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    273 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      472 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    272 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      473 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    271 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      474 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    270 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      475 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    269 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      476 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    268 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      477 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    267 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      478 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    266 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      479 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    265 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      480 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    265 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      480 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    264 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      481 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    263 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      482 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    262 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      483 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    261 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      484 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    260 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      485 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    259 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      486 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    258 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      487 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    257 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      488 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    256 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      489 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    255 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      490 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    255 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      490 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    254 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      491 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    253 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      492 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    252 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      493 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    251 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      494 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    250 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      495 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    249 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      496 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    248 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      497 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    247 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      498 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    246 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      499 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    245 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      500 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    245 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      500 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    244 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      501 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    243 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      502 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    242 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      503 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    241 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      504 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    240 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      505 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    239 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      506 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    238 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      507 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    237 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      508 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    236 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      509 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    235 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      510 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    235 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      510 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    234 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      511 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    233 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      512 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    232 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      513 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    231 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      514 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    230 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      515 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    229 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      516 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    228 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      517 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    227 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      518 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    226 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      519 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    225 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      520 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    225 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      520 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    224 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      521 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    223 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      522 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    222 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      523 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    221 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      524 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    220 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      525 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    219 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      526 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    218 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      527 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    217 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      528 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    216 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      529 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    215 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      530 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    215 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      530 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    214 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      531 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    213 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      532 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    212 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      533 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    211 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      534 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    210 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      535 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    209 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      536 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    208 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      537 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    207 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      538 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    206 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      539 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    205 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      540 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    205 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      540 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    204 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      541 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    203 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      542 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    202 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      543 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    201 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      544 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    200 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      545 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    199 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      546 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    198 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      547 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    197 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      548 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    196 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      549 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    195 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      550 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    195 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      550 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    194 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      551 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    193 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      552 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    192 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      553 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    191 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      554 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    190 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      555 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    189 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      556 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    188 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      557 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    187 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      558 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    186 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      559 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    185 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      560 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    185 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      560 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    184 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      561 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    183 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      562 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    182 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      563 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    181 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      564 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    180 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      565 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    179 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      566 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    178 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      567 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    177 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      568 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    176 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      569 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    175 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      570 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    175 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      570 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    174 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      571 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    173 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      572 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    172 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      573 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    171 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      574 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    170 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      575 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    169 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      576 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    168 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      577 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    167 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      578 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    166 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      579 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    165 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      580 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    165 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      580 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    164 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      581 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    163 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      582 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    162 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      583 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    161 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      584 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    160 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      585 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    159 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      586 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    158 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      587 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    157 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      588 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    156 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      589 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    155 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      590 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    155 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      590 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    154 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      591 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    153 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      592 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    152 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      593 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    151 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      594 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    150 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      595 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    149 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      596 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    148 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      597 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    147 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      598 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    146 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      599 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    145 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      600 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    145 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      600 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    144 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      601 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    143 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      602 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    142 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      603 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    141 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      604 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    140 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      605 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    139 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      606 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    138 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      607 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    137 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      608 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    136 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      609 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    135 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      610 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    135 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      610 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    134 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      611 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    133 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      612 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    132 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      613 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    131 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      614 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    130 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      615 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    129 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      616 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    128 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      617 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    127 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      618 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    126 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      619 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    125 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      620 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    125 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      620 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    124 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      621 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    123 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      622 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    122 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      623 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    121 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      624 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    120 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      625 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    119 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      626 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    118 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      627 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    117 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      628 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    116 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      629 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    115 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      630 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    115 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      630 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    114 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      631 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    113 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      632 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    112 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      633 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    111 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      634 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    110 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      635 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    109 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      636 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    108 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      637 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    107 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      638 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    106 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      639 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    105 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      640 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    105 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      640 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    104 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      641 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    103 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      642 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    102 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      643 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    101 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      644 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |    100 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      645 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     99 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      646 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     98 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      647 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     97 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      648 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     96 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      649 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     95 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      650 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     95 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      650 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     94 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      651 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     93 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      652 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     92 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      653 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     91 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      654 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     90 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      655 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     89 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      656 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     88 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      657 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     87 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      658 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     86 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      659 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     85 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      660 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     85 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      660 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     84 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      661 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     83 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      662 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     82 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      663 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     81 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      664 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     80 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      665 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     79 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      666 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     78 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      667 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     77 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      668 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     76 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      669 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     75 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      670 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     75 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      670 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     74 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      671 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     73 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      672 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     72 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      673 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     71 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      674 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     70 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      675 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     69 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      676 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     68 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      677 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     67 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      678 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     66 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      679 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     65 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      680 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     65 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      680 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     64 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      681 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     63 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      682 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     62 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      683 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     61 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      684 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     60 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      685 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     59 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      686 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     58 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      687 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     57 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      688 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     56 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      689 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     55 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      690 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     55 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      690 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     54 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      691 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     53 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      692 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     52 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      693 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     51 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      694 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     50 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      695 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     49 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      696 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     48 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      697 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     47 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      698 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     46 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      699 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     45 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      700 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     45 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      700 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     44 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      701 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     43 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      702 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     42 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      703 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     41 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      704 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     40 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      705 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     39 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      706 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     38 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      707 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     37 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      708 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     36 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      709 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     35 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      710 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     35 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      710 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     34 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      711 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     33 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      712 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     32 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      713 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     31 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      714 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     30 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      715 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     29 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      716 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     28 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      717 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     27 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      718 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     26 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      719 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     25 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      720 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     25 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      720 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     24 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      721 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     23 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      722 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     22 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      723 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     21 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      724 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     20 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      725 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     19 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      726 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     18 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      727 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     17 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      728 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     16 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      729 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     15 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      730 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     15 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      730 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     14 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      731 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     13 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      732 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     12 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      733 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     11 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      734 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |     10 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      735 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      9 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      736 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      8 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      737 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      7 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      738 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      6 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      739 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      5 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      740 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      5 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      740 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      4 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      741 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      3 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      742 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      2 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      743 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      1 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      744 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      745 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      746 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      747 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
      748 |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
    final |       0 |       5 |        4 |      0 |     0 |    +0.0% |    0.001 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res\[17\]$_DFFE_PP_/D
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0045] Inserted 3 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 5 instances.
[INFO RSZ-0033] No hold violations found.
Took 5 seconds: repair_timing -verbose -setup_margin 0 -repair_tns 100
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 89741 u^2 40% utilization.
Elapsed time: 0:25.17[h:]min:sec. CPU time: user 24.86 sys 0.29 (99%). Peak memory: 385436KB.
Running macro_place.tcl, stage 2_2_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:00.87[h:]min:sec. CPU time: user 0.76 sys 0.09 (99%). Peak memory: 214784KB.
Running tapcell.tcl, stage 2_3_floorplan_tapcell
[INFO TAP-0004] Inserted 476 endcaps.
[INFO TAP-0005] Inserted 600 tapcells.
Elapsed time: 0:00.76[h:]min:sec. CPU time: user 0.64 sys 0.11 (98%). Peak memory: 177508KB.
Running pdn.tcl, stage 2_4_floorplan_pdn
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:01.30[h:]min:sec. CPU time: user 1.15 sys 0.14 (99%). Peak memory: 225432KB.
cp ./results/nangate45/jpeg/jpeg_run_1_1_1/2_4_floorplan_pdn.odb ./results/nangate45/jpeg/jpeg_run_1_1_1/2_floorplan.odb
cp ./results/nangate45/jpeg/jpeg_run_1_1_1/2_1_floorplan.sdc ./results/nangate45/jpeg/jpeg_run_1_1_1/2_floorplan.sdc
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[WARNING GPL-0001] amp[0] toplevel port is not placed!
       Replace will regard amp[0] is placed in (0, 0)
[WARNING GPL-0001] amp[10] toplevel port is not placed!
       Replace will regard amp[10] is placed in (0, 0)
[WARNING GPL-0001] amp[11] toplevel port is not placed!
       Replace will regard amp[11] is placed in (0, 0)
[WARNING GPL-0001] amp[1] toplevel port is not placed!
       Replace will regard amp[1] is placed in (0, 0)
[WARNING GPL-0001] amp[2] toplevel port is not placed!
       Replace will regard amp[2] is placed in (0, 0)
[WARNING GPL-0001] amp[3] toplevel port is not placed!
       Replace will regard amp[3] is placed in (0, 0)
[WARNING GPL-0001] amp[4] toplevel port is not placed!
       Replace will regard amp[4] is placed in (0, 0)
[WARNING GPL-0001] amp[5] toplevel port is not placed!
       Replace will regard amp[5] is placed in (0, 0)
[WARNING GPL-0001] amp[6] toplevel port is not placed!
       Replace will regard amp[6] is placed in (0, 0)
[WARNING GPL-0001] amp[7] toplevel port is not placed!
       Replace will regard amp[7] is placed in (0, 0)
[WARNING GPL-0001] amp[8] toplevel port is not placed!
       Replace will regard amp[8] is placed in (0, 0)
[WARNING GPL-0001] amp[9] toplevel port is not placed!
       Replace will regard amp[9] is placed in (0, 0)
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[WARNING GPL-0001] din[0] toplevel port is not placed!
       Replace will regard din[0] is placed in (0, 0)
[WARNING GPL-0001] din[1] toplevel port is not placed!
       Replace will regard din[1] is placed in (0, 0)
[WARNING GPL-0001] din[2] toplevel port is not placed!
       Replace will regard din[2] is placed in (0, 0)
[WARNING GPL-0001] din[3] toplevel port is not placed!
       Replace will regard din[3] is placed in (0, 0)
[WARNING GPL-0001] din[4] toplevel port is not placed!
       Replace will regard din[4] is placed in (0, 0)
[WARNING GPL-0001] din[5] toplevel port is not placed!
       Replace will regard din[5] is placed in (0, 0)
[WARNING GPL-0001] din[6] toplevel port is not placed!
       Replace will regard din[6] is placed in (0, 0)
[WARNING GPL-0001] din[7] toplevel port is not placed!
       Replace will regard din[7] is placed in (0, 0)
[WARNING GPL-0001] douten toplevel port is not placed!
       Replace will regard douten is placed in (0, 0)
[WARNING GPL-0001] dstrb toplevel port is not placed!
       Replace will regard dstrb is placed in (0, 0)
[WARNING GPL-0001] ena toplevel port is not placed!
       Replace will regard ena is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[0] toplevel port is not placed!
       Replace will regard qnt_cnt[0] is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[1] toplevel port is not placed!
       Replace will regard qnt_cnt[1] is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[2] toplevel port is not placed!
       Replace will regard qnt_cnt[2] is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[3] toplevel port is not placed!
       Replace will regard qnt_cnt[3] is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[4] toplevel port is not placed!
       Replace will regard qnt_cnt[4] is placed in (0, 0)
[WARNING GPL-0001] qnt_cnt[5] toplevel port is not placed!
       Replace will regard qnt_cnt[5] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[0] toplevel port is not placed!
       Replace will regard qnt_val[0] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[1] toplevel port is not placed!
       Replace will regard qnt_val[1] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[2] toplevel port is not placed!
       Replace will regard qnt_val[2] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[3] toplevel port is not placed!
       Replace will regard qnt_val[3] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[4] toplevel port is not placed!
       Replace will regard qnt_val[4] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[5] toplevel port is not placed!
       Replace will regard qnt_val[5] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[6] toplevel port is not placed!
       Replace will regard qnt_val[6] is placed in (0, 0)
[WARNING GPL-0001] qnt_val[7] toplevel port is not placed!
       Replace will regard qnt_val[7] is placed in (0, 0)
[WARNING GPL-0001] rlen[0] toplevel port is not placed!
       Replace will regard rlen[0] is placed in (0, 0)
[WARNING GPL-0001] rlen[1] toplevel port is not placed!
       Replace will regard rlen[1] is placed in (0, 0)
[WARNING GPL-0001] rlen[2] toplevel port is not placed!
       Replace will regard rlen[2] is placed in (0, 0)
[WARNING GPL-0001] rlen[3] toplevel port is not placed!
       Replace will regard rlen[3] is placed in (0, 0)
[WARNING GPL-0001] rst toplevel port is not placed!
       Replace will regard rst is placed in (0, 0)
[WARNING GPL-0001] size[0] toplevel port is not placed!
       Replace will regard size[0] is placed in (0, 0)
[WARNING GPL-0001] size[1] toplevel port is not placed!
       Replace will regard size[1] is placed in (0, 0)
[WARNING GPL-0001] size[2] toplevel port is not placed!
       Replace will regard size[2] is placed in (0, 0)
[WARNING GPL-0001] size[3] toplevel port is not placed!
       Replace will regard size[3] is placed in (0, 0)
[INFO GPL-0006] NumInstances:             61824
[INFO GPL-0007] NumPlaceInstances:        60748
[INFO GPL-0008] NumFixedInstances:         1076
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  73105
[INFO GPL-0011] NumPins:                 197102
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 671.835 336.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0016] CoreArea:            223097.392 um^2
[INFO GPL-0017] NonPlaceInstsArea:      286.216 um^2
[INFO GPL-0018] PlaceInstsArea:       89741.218 um^2
[INFO GPL-0019] Util:                    40.277 %
[INFO GPL-0020] StdInstsArea:         89741.218 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    158636
[INFO GPL-0032] FillerInit:NumGNets:      73105
[INFO GPL-0033] FillerInit:NumGPins:     197102
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.477 um^2
[INFO GPL-0025] IdealBinArea:             1.477 um^2
[INFO GPL-0026] IdealBinCnt:             151020
[INFO GPL-0027] TotalBinArea:        223097.392 um^2
[INFO GPL-0028] BinCnt:       512    256
[INFO GPL-0029] BinSize: (  1.308  1.302 )
[INFO GPL-0030] NumBins: 131072
Placement density is 0.5322144365310669, computed from PLACE_DENSITY_LB_ADDON 0.20 and lower bound 0.4027680456638336
global_placement -skip_io -density 0.5322144365310669 -pad_left 0 -pad_right 0
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0006] NumInstances:             61824
[INFO GPL-0007] NumPlaceInstances:        60748
[INFO GPL-0008] NumFixedInstances:         1076
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  73105
[INFO GPL-0011] NumPins:                 197055
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 671.835 336.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0016] CoreArea:            223097.392 um^2
[INFO GPL-0017] NonPlaceInstsArea:      286.216 um^2
[INFO GPL-0018] PlaceInstsArea:       89741.218 um^2
[INFO GPL-0019] Util:                    40.277 %
[INFO GPL-0020] StdInstsArea:         89741.218 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     81964
[INFO GPL-0032] FillerInit:NumGNets:      73105
[INFO GPL-0033] FillerInit:NumGPins:     197055
[INFO GPL-0023] TargetDensity:            0.532
[INFO GPL-0024] AvrgPlaceInstArea:        1.477 um^2
[INFO GPL-0025] IdealBinArea:             2.776 um^2
[INFO GPL-0026] IdealBinCnt:              80375
[INFO GPL-0027] TotalBinArea:        223097.392 um^2
[INFO GPL-0028] BinCnt:       256    128
[INFO GPL-0029] BinSize: (  2.615  2.603 )
[INFO GPL-0030] NumBins: 32768
[NesterovSolve] Iter:    1 overflow: 0.999 HPWL: 140077601
[NesterovSolve] Iter:   10 overflow: 0.999 HPWL: 82560695
[NesterovSolve] Iter:   20 overflow: 0.999 HPWL: 81092083
[NesterovSolve] Iter:   30 overflow: 0.999 HPWL: 80829558
[NesterovSolve] Iter:   40 overflow: 0.999 HPWL: 80672808
[NesterovSolve] Iter:   50 overflow: 0.999 HPWL: 80579201
[NesterovSolve] Iter:   60 overflow: 0.999 HPWL: 80597170
[NesterovSolve] Iter:   70 overflow: 0.999 HPWL: 80707566
[NesterovSolve] Iter:   80 overflow: 0.999 HPWL: 80906801
[NesterovSolve] Iter:   90 overflow: 0.999 HPWL: 81327518
[NesterovSolve] Iter:  100 overflow: 0.999 HPWL: 82446535
[NesterovSolve] Iter:  110 overflow: 0.999 HPWL: 85500377
[NesterovSolve] Iter:  120 overflow: 0.998 HPWL: 92595555
[NesterovSolve] Iter:  130 overflow: 0.998 HPWL: 106614776
[NesterovSolve] Iter:  140 overflow: 0.997 HPWL: 132140461
[NesterovSolve] Iter:  150 overflow: 0.995 HPWL: 171132391
[NesterovSolve] Iter:  160 overflow: 0.993 HPWL: 216406654
[NesterovSolve] Iter:  170 overflow: 0.989 HPWL: 261550911
[NesterovSolve] Iter:  180 overflow: 0.984 HPWL: 317677222
[NesterovSolve] Iter:  190 overflow: 0.977 HPWL: 391476732
[NesterovSolve] Iter:  200 overflow: 0.967 HPWL: 479127588
[NesterovSolve] Iter:  210 overflow: 0.951 HPWL: 581092313
[NesterovSolve] Iter:  220 overflow: 0.928 HPWL: 697552684
[NesterovSolve] Iter:  230 overflow: 0.899 HPWL: 821744293
[NesterovSolve] Iter:  240 overflow: 0.866 HPWL: 950796597
[NesterovSolve] Iter:  250 overflow: 0.828 HPWL: 1064141513
[NesterovSolve] Iter:  260 overflow: 0.787 HPWL: 1165795403
[NesterovSolve] Iter:  270 overflow: 0.743 HPWL: 1281337784
[NesterovSolve] Iter:  280 overflow: 0.695 HPWL: 1414405870
[NesterovSolve] Iter:  290 overflow: 0.642 HPWL: 1512387808
[NesterovSolve] Iter:  300 overflow: 0.587 HPWL: 1658375733
[NesterovSolve] Iter:  310 overflow: 0.542 HPWL: 1819447385
[NesterovSolve] Iter:  320 overflow: 0.510 HPWL: 1863297194
[NesterovSolve] Iter:  330 overflow: 0.482 HPWL: 1925755350
[NesterovSolve] Iter:  340 overflow: 0.459 HPWL: 1939537876
[NesterovSolve] Iter:  350 overflow: 0.425 HPWL: 1873951607
[NesterovSolve] Iter:  360 overflow: 0.383 HPWL: 1927128046
[NesterovSolve] Iter:  370 overflow: 0.345 HPWL: 1896331053
[NesterovSolve] Iter:  380 overflow: 0.319 HPWL: 1847392836
[NesterovSolve] Iter:  390 overflow: 0.287 HPWL: 1835759935
[NesterovSolve] Iter:  400 overflow: 0.255 HPWL: 1822508502
[NesterovSolve] Iter:  410 overflow: 0.225 HPWL: 1812216493
[NesterovSolve] Iter:  420 overflow: 0.195 HPWL: 1805853224
[NesterovSolve] Iter:  430 overflow: 0.169 HPWL: 1802247489
[NesterovSolve] Iter:  440 overflow: 0.145 HPWL: 1799910764
[NesterovSolve] Iter:  450 overflow: 0.127 HPWL: 1798609624
[NesterovSolve] Iter:  460 overflow: 0.109 HPWL: 1798161086
[NesterovSolve] Finished with Overflow: 0.099550
Took 30 seconds: global_placement -skip_io -density 0.5322144365310669 -pad_left 0 -pad_right 0
Elapsed time: 0:31.77[h:]min:sec. CPU time: user 409.66 sys 1.97 (1295%). Peak memory: 344732KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 3588
[INFO PPL-0002] Number of I/O             47
[INFO PPL-0003] Number of I/O w/sink      47
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 4073.73 um.
Elapsed time: 0:00.84[h:]min:sec. CPU time: user 0.76 sys 0.08 (99%). Peak memory: 218276KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0006] NumInstances:             61824
[INFO GPL-0007] NumPlaceInstances:        60748
[INFO GPL-0008] NumFixedInstances:         1076
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  73105
[INFO GPL-0011] NumPins:                 197102
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 671.835 336.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0016] CoreArea:            223097.392 um^2
[INFO GPL-0017] NonPlaceInstsArea:      286.216 um^2
[INFO GPL-0018] PlaceInstsArea:       89741.218 um^2
[INFO GPL-0019] Util:                    40.277 %
[INFO GPL-0020] StdInstsArea:         89741.218 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    158636
[INFO GPL-0032] FillerInit:NumGNets:      73105
[INFO GPL-0033] FillerInit:NumGPins:     197102
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.477 um^2
[INFO GPL-0025] IdealBinArea:             1.477 um^2
[INFO GPL-0026] IdealBinCnt:             151020
[INFO GPL-0027] TotalBinArea:        223097.392 um^2
[INFO GPL-0028] BinCnt:       512    256
[INFO GPL-0029] BinSize: (  1.308  1.302 )
[INFO GPL-0030] NumBins: 131072
Placement density is 0.5322144365310669, computed from PLACE_DENSITY_LB_ADDON 0.20 and lower bound 0.4027680456638336
global_placement -density 0.5322144365310669 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0006] NumInstances:             61824
[INFO GPL-0007] NumPlaceInstances:        60748
[INFO GPL-0008] NumFixedInstances:         1076
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  73105
[INFO GPL-0011] NumPins:                 197102
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 671.835 336.915 ) um
[INFO GPL-0013] CoreBBox: (  1.140  1.400 ) ( 670.700 334.600 ) um
[INFO GPL-0016] CoreArea:            223097.392 um^2
[INFO GPL-0017] NonPlaceInstsArea:      286.216 um^2
[INFO GPL-0018] PlaceInstsArea:       89741.218 um^2
[INFO GPL-0019] Util:                    40.277 %
[INFO GPL-0020] StdInstsArea:         89741.218 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00344738 HPWL: 2238890520
[InitialPlace]  Iter: 2 CG residual: 0.00625437 HPWL: 536643959
[InitialPlace]  Iter: 3 CG residual: 0.00523265 HPWL: 539081134
[InitialPlace]  Iter: 4 CG residual: 0.00436334 HPWL: 541224652
[InitialPlace]  Iter: 5 CG residual: 0.00528719 HPWL: 541726096
[InitialPlace]  Iter: 6 CG residual: 0.00278323 HPWL: 542316000
[InitialPlace]  Iter: 7 CG residual: 0.03592138 HPWL: 542068955
[InitialPlace]  Iter: 8 CG residual: 0.00309622 HPWL: 542461115
[InitialPlace]  Iter: 9 CG residual: 0.00552126 HPWL: 541715854
[InitialPlace]  Iter: 10 CG residual: 0.00302457 HPWL: 541564550
[InitialPlace]  Iter: 11 CG residual: 0.00199538 HPWL: 540969865
[InitialPlace]  Iter: 12 CG residual: 0.00094861 HPWL: 540974172
[InitialPlace]  Iter: 13 CG residual: 0.00046311 HPWL: 540188008
[InitialPlace]  Iter: 14 CG residual: 0.00042096 HPWL: 539738946
[InitialPlace]  Iter: 15 CG residual: 0.00036208 HPWL: 539015085
[InitialPlace]  Iter: 16 CG residual: 0.00018030 HPWL: 539095992
[InitialPlace]  Iter: 17 CG residual: 0.00053947 HPWL: 538551418
[InitialPlace]  Iter: 18 CG residual: 0.00017669 HPWL: 538487770
[InitialPlace]  Iter: 19 CG residual: 0.00027516 HPWL: 537997423
[InitialPlace]  Iter: 20 CG residual: 0.00018488 HPWL: 537979234
[INFO GPL-0031] FillerInit:NumGCells:     81964
[INFO GPL-0032] FillerInit:NumGNets:      73105
[INFO GPL-0033] FillerInit:NumGPins:     197102
[INFO GPL-0023] TargetDensity:            0.532
[INFO GPL-0024] AvrgPlaceInstArea:        1.477 um^2
[INFO GPL-0025] IdealBinArea:             2.776 um^2
[INFO GPL-0026] IdealBinCnt:              80375
[INFO GPL-0027] TotalBinArea:        223097.392 um^2
[INFO GPL-0028] BinCnt:       256    128
[INFO GPL-0029] BinSize: (  2.615  2.603 )
[INFO GPL-0030] NumBins: 32768
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 152694390
[NesterovSolve] Iter:   10 overflow: 0.992 HPWL: 147264281
[NesterovSolve] Iter:   20 overflow: 0.989 HPWL: 146772701
[NesterovSolve] Iter:   30 overflow: 0.987 HPWL: 146177051
[NesterovSolve] Iter:   40 overflow: 0.985 HPWL: 146469870
[NesterovSolve] Iter:   50 overflow: 0.984 HPWL: 147127434
[NesterovSolve] Iter:   60 overflow: 0.984 HPWL: 147770169
[NesterovSolve] Iter:   70 overflow: 0.984 HPWL: 148076441
[NesterovSolve] Iter:   80 overflow: 0.983 HPWL: 148274731
[NesterovSolve] Iter:   90 overflow: 0.983 HPWL: 148854511
[NesterovSolve] Iter:  100 overflow: 0.983 HPWL: 150435720
[NesterovSolve] Iter:  110 overflow: 0.983 HPWL: 153916100
[NesterovSolve] Iter:  120 overflow: 0.983 HPWL: 160595864
[NesterovSolve] Iter:  130 overflow: 0.982 HPWL: 172140460
[NesterovSolve] Iter:  140 overflow: 0.982 HPWL: 189451678
[NesterovSolve] Iter:  150 overflow: 0.981 HPWL: 212327097
[NesterovSolve] Iter:  160 overflow: 0.980 HPWL: 240683298
[NesterovSolve] Iter:  170 overflow: 0.977 HPWL: 275517593
[NesterovSolve] Iter:  180 overflow: 0.974 HPWL: 319318573
[NesterovSolve] Iter:  190 overflow: 0.969 HPWL: 375571606
[NesterovSolve] Iter:  200 overflow: 0.960 HPWL: 447821494
[NesterovSolve] Iter:  210 overflow: 0.949 HPWL: 538181352
[NesterovSolve] Iter:  220 overflow: 0.932 HPWL: 646064319
[NesterovSolve] Iter:  230 overflow: 0.910 HPWL: 772463747
[NesterovSolve] Iter:  240 overflow: 0.883 HPWL: 913406908
[NesterovSolve] Iter:  250 overflow: 0.852 HPWL: 1044519566
[NesterovSolve] Iter:  260 overflow: 0.814 HPWL: 1175314052
[INFO GPL-0100] Timing-driven iteration 1/5, virtual: true.
[INFO GPL-0101]    Iter: 268, overflow: 0.781, keep rsz at: 0.3, HPWL: 1273758790
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     73105
    final |     +2.5% |    3969 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0039] Resized 3969 instances.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO GPL-0106] Timing-driven: worst slack -1.7e-10
[INFO GPL-0103] Timing-driven: weighted 7310 nets.
[NesterovSolve] Iter:  270 overflow: 0.773 HPWL: 1274502334
[NesterovSolve] Iter:  280 overflow: 0.731 HPWL: 1376862070
[NesterovSolve] Iter:  290 overflow: 0.686 HPWL: 1489792103
[NesterovSolve] Iter:  300 overflow: 0.631 HPWL: 1615138944
[INFO GPL-0100] Timing-driven iteration 2/5, virtual: true.
[INFO GPL-0101]    Iter: 300, overflow: 0.631, keep rsz at: 0.3, HPWL: 1615138944
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     73105
    final |     +3.1% |    4380 |       2 |             2 |         0
---------------------------------------------------------------------
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0039] Resized 4380 instances.
[INFO RSZ-0038] Inserted 2 buffers in 2 nets.
[INFO GPL-0106] Timing-driven: worst slack -3.68e-10
[INFO GPL-0103] Timing-driven: weighted 7308 nets.
[INFO GPL-0088] Routability snapshot saved at iter = 305
[NesterovSolve] Iter:  310 overflow: 0.571 HPWL: 1710182709
[NesterovSolve] Iter:  320 overflow: 0.531 HPWL: 1824283894
[NesterovSolve] Iter:  330 overflow: 0.501 HPWL: 1920452695
[NesterovSolve] Iter:  340 overflow: 0.473 HPWL: 1966204127
[NesterovSolve] Iter:  350 overflow: 0.438 HPWL: 1946844104
[NesterovSolve] Iter:  360 overflow: 0.410 HPWL: 1910293903
[NesterovSolve] Iter:  370 overflow: 0.369 HPWL: 1917120710
[NesterovSolve] Iter:  380 overflow: 0.332 HPWL: 1911646838
[NesterovSolve] Iter:  390 overflow: 0.307 HPWL: 1883756683
[INFO GPL-0075] Routability iteration: 1
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 109.4005
[INFO GPL-0082] OverflowTileCnt: 1011
[INFO GPL-0083] 0.5%RC: 1.2658
[INFO GPL-0084] 1.0%RC: 1.1845
[INFO GPL-0085] 2.0%RC: 1.1071
[INFO GPL-0086] 5.0%RC: 1.0117
[INFO GPL-0087] FinalRC: 1.2251526
[INFO GPL-0078] FinalRC lower than minRC (1000000015047466219876688855040.0000), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:     2373.859 um^2 (+2.65%)
[INFO GPL-0046] TargetDensity:            0.532
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    89741.218 um^2
[INFO GPL-0051] TotalFillerArea:      28842.111 um^2
[INFO GPL-0052] TotalGCellsArea:     118583.329 um^2
[INFO GPL-0053] ExpectedGCellsArea:  120957.188 um^2
[INFO GPL-0054] NewTargetDensity:         0.543
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         120957.198 um^2
[INFO GPL-0057] NewNesterovInstArea:  92115.077 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.121 um^2
[INFO GPL-0059] NewTotalGCellsArea:  120957.198 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  400 overflow: 0.555 HPWL: 1762323668
[NesterovSolve] Iter:  410 overflow: 0.523 HPWL: 1879708944
[NesterovSolve] Iter:  420 overflow: 0.510 HPWL: 1927250027
[NesterovSolve] Iter:  430 overflow: 0.484 HPWL: 1959134560
[NesterovSolve] Iter:  440 overflow: 0.460 HPWL: 1913641663
[NesterovSolve] Iter:  450 overflow: 0.437 HPWL: 1891823113
[NesterovSolve] Iter:  460 overflow: 0.403 HPWL: 1913014290
[NesterovSolve] Iter:  470 overflow: 0.370 HPWL: 1914866349
[NesterovSolve] Iter:  480 overflow: 0.349 HPWL: 1883196560
[NesterovSolve] Iter:  490 overflow: 0.315 HPWL: 1876456727
[INFO GPL-0075] Routability iteration: 2
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 42.0575
[INFO GPL-0082] OverflowTileCnt: 683
[INFO GPL-0083] 0.5%RC: 1.1174
[INFO GPL-0084] 1.0%RC: 1.0789
[INFO GPL-0085] 2.0%RC: 1.0361
[INFO GPL-0086] 5.0%RC: 0.9728
[INFO GPL-0087] FinalRC: 1.0981727
[INFO GPL-0078] FinalRC lower than minRC (1.2252), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      922.709 um^2 (+1.00%)
[INFO GPL-0046] TargetDensity:            0.543
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    92115.077 um^2
[INFO GPL-0051] TotalFillerArea:      28842.121 um^2
[INFO GPL-0052] TotalGCellsArea:     120957.198 um^2
[INFO GPL-0053] ExpectedGCellsArea:  121879.907 um^2
[INFO GPL-0054] NewTargetDensity:         0.547
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         121879.904 um^2
[INFO GPL-0057] NewNesterovInstArea:  93037.786 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.118 um^2
[INFO GPL-0059] NewTotalGCellsArea:  121879.904 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  500 overflow: 0.565 HPWL: 1746650117
[NesterovSolve] Iter:  510 overflow: 0.527 HPWL: 1870126986
[NesterovSolve] Iter:  520 overflow: 0.512 HPWL: 1936315872
[NesterovSolve] Iter:  530 overflow: 0.490 HPWL: 1964617917
[NesterovSolve] Iter:  540 overflow: 0.463 HPWL: 1942357400
[NesterovSolve] Iter:  550 overflow: 0.443 HPWL: 1895350085
[NesterovSolve] Iter:  560 overflow: 0.409 HPWL: 1926585335
[NesterovSolve] Iter:  570 overflow: 0.379 HPWL: 1930118996
[NesterovSolve] Iter:  580 overflow: 0.353 HPWL: 1896573231
[NesterovSolve] Iter:  590 overflow: 0.322 HPWL: 1887338200
[INFO GPL-0075] Routability iteration: 3
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 28.2693
[INFO GPL-0082] OverflowTileCnt: 557
[INFO GPL-0083] 0.5%RC: 1.0891
[INFO GPL-0084] 1.0%RC: 1.0551
[INFO GPL-0085] 2.0%RC: 1.0190
[INFO GPL-0086] 5.0%RC: 0.9632
[INFO GPL-0087] FinalRC: 1.0720942
[INFO GPL-0078] FinalRC lower than minRC (1.0982), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      571.012 um^2 (+0.61%)
[INFO GPL-0046] TargetDensity:            0.547
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    93037.786 um^2
[INFO GPL-0051] TotalFillerArea:      28842.118 um^2
[INFO GPL-0052] TotalGCellsArea:     121879.904 um^2
[INFO GPL-0053] ExpectedGCellsArea:  122450.916 um^2
[INFO GPL-0054] NewTargetDensity:         0.550
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         122450.911 um^2
[INFO GPL-0057] NewNesterovInstArea:  93608.799 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.113 um^2
[INFO GPL-0059] NewTotalGCellsArea:  122450.911 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  600 overflow: 0.582 HPWL: 1706415886
[NesterovSolve] Iter:  610 overflow: 0.536 HPWL: 1840746898
[NesterovSolve] Iter:  620 overflow: 0.516 HPWL: 1937087558
[NesterovSolve] Iter:  630 overflow: 0.500 HPWL: 1961287326
[NesterovSolve] Iter:  640 overflow: 0.470 HPWL: 1973492369
[NesterovSolve] Iter:  650 overflow: 0.450 HPWL: 1901222127
[NesterovSolve] Iter:  660 overflow: 0.421 HPWL: 1925782697
[NesterovSolve] Iter:  670 overflow: 0.390 HPWL: 1937286304
[NesterovSolve] Iter:  680 overflow: 0.360 HPWL: 1915090034
[NesterovSolve] Iter:  690 overflow: 0.334 HPWL: 1893081476
[INFO GPL-0075] Routability iteration: 4
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 25.1739
[INFO GPL-0082] OverflowTileCnt: 542
[INFO GPL-0083] 0.5%RC: 1.0795
[INFO GPL-0084] 1.0%RC: 1.0491
[INFO GPL-0085] 2.0%RC: 1.0153
[INFO GPL-0086] 5.0%RC: 0.9621
[INFO GPL-0087] FinalRC: 1.0643293
[INFO GPL-0078] FinalRC lower than minRC (1.0721), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      531.337 um^2 (+0.57%)
[INFO GPL-0046] TargetDensity:            0.550
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    93608.799 um^2
[INFO GPL-0051] TotalFillerArea:      28842.113 um^2
[INFO GPL-0052] TotalGCellsArea:     122450.911 um^2
[INFO GPL-0053] ExpectedGCellsArea:  122982.248 um^2
[INFO GPL-0054] NewTargetDensity:         0.552
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         122982.244 um^2
[INFO GPL-0057] NewNesterovInstArea:  94140.136 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.109 um^2
[INFO GPL-0059] NewTotalGCellsArea:  122982.244 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  700 overflow: 0.595 HPWL: 1683022279
[NesterovSolve] Iter:  710 overflow: 0.543 HPWL: 1819376606
[NesterovSolve] Iter:  720 overflow: 0.518 HPWL: 1933422643
[NesterovSolve] Iter:  730 overflow: 0.504 HPWL: 1963159342
[NesterovSolve] Iter:  740 overflow: 0.475 HPWL: 1988967839
[NesterovSolve] Iter:  750 overflow: 0.454 HPWL: 1914825897
[NesterovSolve] Iter:  760 overflow: 0.427 HPWL: 1924550589
[NesterovSolve] Iter:  770 overflow: 0.394 HPWL: 1943557783
[NesterovSolve] Iter:  780 overflow: 0.364 HPWL: 1929432046
[NesterovSolve] Iter:  790 overflow: 0.340 HPWL: 1898103601
[NesterovSolve] Iter:  800 overflow: 0.302 HPWL: 1899442346
[INFO GPL-0075] Routability iteration: 5
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 24.8557
[INFO GPL-0082] OverflowTileCnt: 520
[INFO GPL-0083] 0.5%RC: 1.0802
[INFO GPL-0084] 1.0%RC: 1.0486
[INFO GPL-0085] 2.0%RC: 1.0144
[INFO GPL-0086] 5.0%RC: 0.9625
[INFO GPL-0087] FinalRC: 1.0644004
[INFO GPL-0079] MinRC (1.0643293) violation occurred, total count: 1.
[INFO GPL-0045] InflatedAreaDelta:      535.701 um^2 (+0.57%)
[INFO GPL-0046] TargetDensity:            0.552
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    94140.136 um^2
[INFO GPL-0051] TotalFillerArea:      28842.109 um^2
[INFO GPL-0052] TotalGCellsArea:     122982.244 um^2
[INFO GPL-0053] ExpectedGCellsArea:  123517.945 um^2
[INFO GPL-0054] NewTargetDensity:         0.554
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         123517.944 um^2
[INFO GPL-0057] NewNesterovInstArea:  94675.837 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.107 um^2
[INFO GPL-0059] NewTotalGCellsArea:  123517.944 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  810 overflow: 0.550 HPWL: 1796885588
[NesterovSolve] Iter:  820 overflow: 0.519 HPWL: 1926810461
[NesterovSolve] Iter:  830 overflow: 0.507 HPWL: 1968716150
[NesterovSolve] Iter:  840 overflow: 0.481 HPWL: 1997488919
[NesterovSolve] Iter:  850 overflow: 0.457 HPWL: 1935375513
[NesterovSolve] Iter:  860 overflow: 0.433 HPWL: 1922520371
[NesterovSolve] Iter:  870 overflow: 0.400 HPWL: 1951941370
[NesterovSolve] Iter:  880 overflow: 0.369 HPWL: 1945209335
[NesterovSolve] Iter:  890 overflow: 0.346 HPWL: 1906986591
[NesterovSolve] Iter:  900 overflow: 0.309 HPWL: 1905713134
[INFO GPL-0075] Routability iteration: 6
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 23.4622
[INFO GPL-0082] OverflowTileCnt: 515
[INFO GPL-0083] 0.5%RC: 1.0764
[INFO GPL-0084] 1.0%RC: 1.0459
[INFO GPL-0085] 2.0%RC: 1.0131
[INFO GPL-0086] 5.0%RC: 0.9612
[INFO GPL-0087] FinalRC: 1.0611513
[INFO GPL-0078] FinalRC lower than minRC (1.0643), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      455.124 um^2 (+0.48%)
[INFO GPL-0046] TargetDensity:            0.554
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    94675.837 um^2
[INFO GPL-0051] TotalFillerArea:      28842.107 um^2
[INFO GPL-0052] TotalGCellsArea:     123517.944 um^2
[INFO GPL-0053] ExpectedGCellsArea:  123973.068 um^2
[INFO GPL-0054] NewTargetDensity:         0.556
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         123973.067 um^2
[INFO GPL-0057] NewNesterovInstArea:  95130.961 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.106 um^2
[INFO GPL-0059] NewTotalGCellsArea:  123973.067 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter:  910 overflow: 0.559 HPWL: 1772798536
[NesterovSolve] Iter:  920 overflow: 0.522 HPWL: 1914024352
[NesterovSolve] Iter:  930 overflow: 0.510 HPWL: 1973451003
[NesterovSolve] Iter:  940 overflow: 0.486 HPWL: 2000701411
[NesterovSolve] Iter:  950 overflow: 0.461 HPWL: 1959354029
[NesterovSolve] Iter:  960 overflow: 0.439 HPWL: 1919254378
[NesterovSolve] Iter:  970 overflow: 0.408 HPWL: 1957606990
[NesterovSolve] Iter:  980 overflow: 0.375 HPWL: 1956665087
[NesterovSolve] Iter:  990 overflow: 0.351 HPWL: 1916678086
[NesterovSolve] Iter: 1000 overflow: 0.318 HPWL: 1909107723
[INFO GPL-0075] Routability iteration: 7
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 16.1449
[INFO GPL-0082] OverflowTileCnt: 400
[INFO GPL-0083] 0.5%RC: 1.0583
[INFO GPL-0084] 1.0%RC: 1.0305
[INFO GPL-0085] 2.0%RC: 1.0008
[INFO GPL-0086] 5.0%RC: 0.9540
[INFO GPL-0087] FinalRC: 1.0444199
[INFO GPL-0078] FinalRC lower than minRC (1.0612), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      399.534 um^2 (+0.42%)
[INFO GPL-0046] TargetDensity:            0.556
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    95130.961 um^2
[INFO GPL-0051] TotalFillerArea:      28842.106 um^2
[INFO GPL-0052] TotalGCellsArea:     123973.067 um^2
[INFO GPL-0053] ExpectedGCellsArea:  124372.600 um^2
[INFO GPL-0054] NewTargetDensity:         0.558
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         124372.599 um^2
[INFO GPL-0057] NewNesterovInstArea:  95530.494 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.105 um^2
[INFO GPL-0059] NewTotalGCellsArea:  124372.599 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1010 overflow: 0.577 HPWL: 1729792261
[NesterovSolve] Iter: 1020 overflow: 0.532 HPWL: 1876852513
[NesterovSolve] Iter: 1030 overflow: 0.514 HPWL: 1969849534
[NesterovSolve] Iter: 1040 overflow: 0.496 HPWL: 1993658391
[NesterovSolve] Iter: 1050 overflow: 0.467 HPWL: 1993108431
[NesterovSolve] Iter: 1060 overflow: 0.446 HPWL: 1919450830
[NesterovSolve] Iter: 1070 overflow: 0.414 HPWL: 1957343319
[NesterovSolve] Iter: 1080 overflow: 0.389 HPWL: 1965196603
[NesterovSolve] Iter: 1090 overflow: 0.358 HPWL: 1933053729
[NesterovSolve] Iter: 1100 overflow: 0.330 HPWL: 1914602574
[INFO GPL-0075] Routability iteration: 8
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 18.2027
[INFO GPL-0082] OverflowTileCnt: 440
[INFO GPL-0083] 0.5%RC: 1.0625
[INFO GPL-0084] 1.0%RC: 1.0351
[INFO GPL-0085] 2.0%RC: 1.0043
[INFO GPL-0086] 5.0%RC: 0.9559
[INFO GPL-0087] FinalRC: 1.048824
[INFO GPL-0079] MinRC (1.0444199) violation occurred, total count: 1.
[INFO GPL-0045] InflatedAreaDelta:      415.894 um^2 (+0.44%)
[INFO GPL-0046] TargetDensity:            0.558
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    95530.494 um^2
[INFO GPL-0051] TotalFillerArea:      28842.105 um^2
[INFO GPL-0052] TotalGCellsArea:     124372.599 um^2
[INFO GPL-0053] ExpectedGCellsArea:  124788.492 um^2
[INFO GPL-0054] NewTargetDensity:         0.560
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         124788.498 um^2
[INFO GPL-0057] NewNesterovInstArea:  95946.388 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.111 um^2
[INFO GPL-0059] NewTotalGCellsArea:  124788.498 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1110 overflow: 0.591 HPWL: 1695898619
[NesterovSolve] Iter: 1120 overflow: 0.539 HPWL: 1852331622
[NesterovSolve] Iter: 1130 overflow: 0.518 HPWL: 1965452503
[NesterovSolve] Iter: 1140 overflow: 0.502 HPWL: 1993234756
[NesterovSolve] Iter: 1150 overflow: 0.473 HPWL: 2011195387
[NesterovSolve] Iter: 1160 overflow: 0.452 HPWL: 1929497735
[NesterovSolve] Iter: 1170 overflow: 0.421 HPWL: 1954242380
[NesterovSolve] Iter: 1180 overflow: 0.395 HPWL: 1970378910
[NesterovSolve] Iter: 1190 overflow: 0.362 HPWL: 1948431902
[NesterovSolve] Iter: 1200 overflow: 0.337 HPWL: 1919288531
[NesterovSolve] Iter: 1210 overflow: 0.301 HPWL: 1919734571
[INFO GPL-0075] Routability iteration: 9
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 11.7074
[INFO GPL-0082] OverflowTileCnt: 335
[INFO GPL-0083] 0.5%RC: 1.0439
[INFO GPL-0084] 1.0%RC: 1.0194
[INFO GPL-0085] 2.0%RC: 0.9912
[INFO GPL-0086] 5.0%RC: 0.9485
[INFO GPL-0087] FinalRC: 1.0316403
[INFO GPL-0078] FinalRC lower than minRC (1.0444), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:      255.150 um^2 (+0.27%)
[INFO GPL-0046] TargetDensity:            0.560
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    95946.388 um^2
[INFO GPL-0051] TotalFillerArea:      28842.111 um^2
[INFO GPL-0052] TotalGCellsArea:     124788.498 um^2
[INFO GPL-0053] ExpectedGCellsArea:  125043.648 um^2
[INFO GPL-0054] NewTargetDensity:         0.561
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         125043.646 um^2
[INFO GPL-0057] NewNesterovInstArea:  96201.538 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.109 um^2
[INFO GPL-0059] NewTotalGCellsArea:  125043.646 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1220 overflow: 0.549 HPWL: 1810859601
[NesterovSolve] Iter: 1230 overflow: 0.518 HPWL: 1951187467
[NesterovSolve] Iter: 1240 overflow: 0.507 HPWL: 1992881357
[NesterovSolve] Iter: 1250 overflow: 0.481 HPWL: 2018962832
[NesterovSolve] Iter: 1260 overflow: 0.456 HPWL: 1952982800
[NesterovSolve] Iter: 1270 overflow: 0.433 HPWL: 1940585691
[NesterovSolve] Iter: 1280 overflow: 0.400 HPWL: 1974796027
[NesterovSolve] Iter: 1290 overflow: 0.373 HPWL: 1965322553
[NesterovSolve] Iter: 1300 overflow: 0.345 HPWL: 1925487814
[NesterovSolve] Iter: 1310 overflow: 0.310 HPWL: 1924119062
[INFO GPL-0075] Routability iteration: 10
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 15.1774
[INFO GPL-0082] OverflowTileCnt: 372
[INFO GPL-0083] 0.5%RC: 1.0553
[INFO GPL-0084] 1.0%RC: 1.0277
[INFO GPL-0085] 2.0%RC: 0.9970
[INFO GPL-0086] 5.0%RC: 0.9513
[INFO GPL-0087] FinalRC: 1.0414956
[INFO GPL-0079] MinRC (1.0316403) violation occurred, total count: 1.
[INFO GPL-0045] InflatedAreaDelta:      351.117 um^2 (+0.36%)
[INFO GPL-0046] TargetDensity:            0.561
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    96201.538 um^2
[INFO GPL-0051] TotalFillerArea:      28842.109 um^2
[INFO GPL-0052] TotalGCellsArea:     125043.646 um^2
[INFO GPL-0053] ExpectedGCellsArea:  125394.764 um^2
[INFO GPL-0054] NewTargetDensity:         0.563
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         125394.772 um^2
[INFO GPL-0057] NewNesterovInstArea:  96552.655 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.117 um^2
[INFO GPL-0059] NewTotalGCellsArea:  125394.772 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1320 overflow: 0.559 HPWL: 1783038955
[NesterovSolve] Iter: 1330 overflow: 0.520 HPWL: 1935404476
[NesterovSolve] Iter: 1340 overflow: 0.509 HPWL: 1997099048
[NesterovSolve] Iter: 1350 overflow: 0.486 HPWL: 2020887587
[NesterovSolve] Iter: 1360 overflow: 0.460 HPWL: 1977458245
[NesterovSolve] Iter: 1370 overflow: 0.439 HPWL: 1934096503
[NesterovSolve] Iter: 1380 overflow: 0.403 HPWL: 1980284313
[NesterovSolve] Iter: 1390 overflow: 0.379 HPWL: 1973906372
[NesterovSolve] Iter: 1400 overflow: 0.350 HPWL: 1934180219
[NesterovSolve] Iter: 1410 overflow: 0.317 HPWL: 1927994211
[INFO GPL-0075] Routability iteration: 11
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 16.7786
[INFO GPL-0082] OverflowTileCnt: 394
[INFO GPL-0083] 0.5%RC: 1.0608
[INFO GPL-0084] 1.0%RC: 1.0314
[INFO GPL-0085] 2.0%RC: 1.0002
[INFO GPL-0086] 5.0%RC: 0.9537
[INFO GPL-0087] FinalRC: 1.0461192
[INFO GPL-0079] MinRC (1.0316403) violation occurred, total count: 2.
[INFO GPL-0045] InflatedAreaDelta:      365.636 um^2 (+0.38%)
[INFO GPL-0046] TargetDensity:            0.563
[INFO GPL-0049] WhiteSpaceArea:      222811.176 um^2
[INFO GPL-0050] NesterovInstsArea:    96552.655 um^2
[INFO GPL-0051] TotalFillerArea:      28842.117 um^2
[INFO GPL-0052] TotalGCellsArea:     125394.772 um^2
[INFO GPL-0053] ExpectedGCellsArea:  125760.408 um^2
[INFO GPL-0054] NewTargetDensity:         0.564
[INFO GPL-0055] NewWhiteSpaceArea:   222811.176 um^2
[INFO GPL-0056] MovableArea:         125760.406 um^2
[INFO GPL-0057] NewNesterovInstArea:  96918.291 um^2
[INFO GPL-0058] NewTotalFillerArea:   28842.114 um^2
[INFO GPL-0059] NewTotalGCellsArea:  125760.406 um^2
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1420 overflow: 0.571 HPWL: 1755794908
[NesterovSolve] Iter: 1430 overflow: 0.525 HPWL: 1912671740
[NesterovSolve] Iter: 1440 overflow: 0.511 HPWL: 1998154853
[NesterovSolve] Iter: 1450 overflow: 0.490 HPWL: 2019964919
[NesterovSolve] Iter: 1460 overflow: 0.464 HPWL: 2003676591
[NesterovSolve] Iter: 1470 overflow: 0.443 HPWL: 1933729029
[NesterovSolve] Iter: 1480 overflow: 0.410 HPWL: 1981868964
[NesterovSolve] Iter: 1490 overflow: 0.384 HPWL: 1981620473
[NesterovSolve] Iter: 1500 overflow: 0.355 HPWL: 1945135545
[NesterovSolve] Iter: 1510 overflow: 0.326 HPWL: 1929228932
[INFO GPL-0075] Routability iteration: 12
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:     319  160
[INFO GPL-0040] NumTiles: 51040
[INFO GPL-0081] TotalRouteOverflow: 12.3713
[INFO GPL-0082] OverflowTileCnt: 343
[INFO GPL-0083] 0.5%RC: 1.0461
[INFO GPL-0084] 1.0%RC: 1.0214
[INFO GPL-0085] 2.0%RC: 0.9924
[INFO GPL-0086] 5.0%RC: 0.9475
[INFO GPL-0087] FinalRC: 1.0337403
[INFO GPL-0079] MinRC (1.0316403) violation occurred, total count: 3.
[INFO GPL-0045] InflatedAreaDelta:      272.114 um^2 (+0.28%)
[INFO GPL-0046] TargetDensity:            0.564
Revert Routability Procedure. Target density higher than max, or minRC max violations.
[INFO GPL-0080] minRcViolatedCnt: 3
[INFO GPL-0047] SavedMinRC: 1.0316
[INFO GPL-0048] SavedTargetDensity: 0.5601
[INFO GPL-0089] Routability: revert back to snapshot
[NesterovSolve] Iter: 1520 overflow: 0.585 HPWL: 1695898619
[NesterovSolve] Iter: 1530 overflow: 0.536 HPWL: 1846777252
[NesterovSolve] Iter: 1540 overflow: 0.515 HPWL: 1962039804
[NesterovSolve] Iter: 1550 overflow: 0.499 HPWL: 1990957516
[NesterovSolve] Iter: 1560 overflow: 0.470 HPWL: 2010816119
[NesterovSolve] Iter: 1570 overflow: 0.448 HPWL: 1929755123
[NesterovSolve] Iter: 1580 overflow: 0.419 HPWL: 1951384969
[NesterovSolve] Iter: 1590 overflow: 0.391 HPWL: 1970003967
[NesterovSolve] Iter: 1600 overflow: 0.359 HPWL: 1948914903
[NesterovSolve] Iter: 1610 overflow: 0.334 HPWL: 1918482516
[NesterovSolve] Iter: 1620 overflow: 0.298 HPWL: 1919406726
[INFO GPL-0100] Timing-driven iteration 3/5, virtual: false.
[INFO GPL-0101]    Iter: 1625, overflow: 0.283, keep rsz at: 0.3, HPWL: 1912399180
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     73105
    final |     +4.4% |    5150 |      16 |            14 |         0
---------------------------------------------------------------------
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0037] Found 13 long wires.
[INFO RSZ-0039] Resized 5150 instances.
[INFO RSZ-0038] Inserted 16 buffers in 14 nets.
[INFO GPL-0106] Timing-driven: worst slack -3.34e-10
[INFO GPL-0103] Timing-driven: weighted 7310 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: 3069.085 um^2 (+3.17%)
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 16 (+0.00%)
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 16
[INFO GPL-0110] Timing-driven: new target density: 0.5782003
[NesterovSolve] Iter: 1630 overflow: 0.265 HPWL: 1917971450
[NesterovSolve] Iter: 1640 overflow: 0.233 HPWL: 1903500696
[NesterovSolve] Iter: 1650 overflow: 0.205 HPWL: 1896920074
[INFO GPL-0100] Timing-driven iteration 4/5, virtual: false.
[INFO GPL-0101]    Iter: 1651, overflow: 0.202, keep rsz at: 0.3, HPWL: 1896534381
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     73105
    final |     +1.1% |    1895 |       2 |             2 |         0
---------------------------------------------------------------------
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0039] Resized 1895 instances.
[INFO RSZ-0038] Inserted 2 buffers in 2 nets.
[INFO GPL-0106] Timing-driven: worst slack -2.1e-10
[INFO GPL-0103] Timing-driven: weighted 7309 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: 1018.499 um^2 (+1.03%)
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 2 (+0.00%)
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 2
[INFO GPL-0110] Timing-driven: new target density: 0.5827714
[NesterovSolve] Iter: 1660 overflow: 0.178 HPWL: 1898088899
[NesterovSolve] Iter: 1670 overflow: 0.155 HPWL: 1893550246
[INFO GPL-0100] Timing-driven iteration 5/5, virtual: false.
[INFO GPL-0101]    Iter: 1674, overflow: 0.145, keep rsz at: 0.3, HPWL: 1892738425
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     73105
    final |     +1.0% |     842 |       3 |             3 |         0
---------------------------------------------------------------------
[INFO RSZ-0037] Found 3 long wires.
[INFO RSZ-0039] Resized 842 instances.
[INFO RSZ-0038] Inserted 3 buffers in 3 nets.
[INFO GPL-0106] Timing-driven: worst slack -1.58e-10
[INFO GPL-0103] Timing-driven: weighted 7308 nets.
[INFO GPL-0107] Timing-driven: repair_design delta area: 898.023 um^2 (+0.90%)
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 3 (+0.00%)
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 3
[INFO GPL-0110] Timing-driven: new target density: 0.5868018
[NesterovSolve] Iter: 1680 overflow: 0.133 HPWL: 1897647409
[NesterovSolve] Iter: 1690 overflow: 0.113 HPWL: 1893669362
[NesterovSolve] Finished with Overflow: 0.099803
Took 269 seconds: global_placement -density 0.5322144365310669 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
Report metrics stage 3, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 95651 u^2 43% utilization.
Elapsed time: 5:01.23[h:]min:sec. CPU time: user 2273.14 sys 14.05 (759%). Peak memory: 926220KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      56077.9 u
average displacement        0.9 u
max displacement            4.3 u
original HPWL          952064.0 u
legalized HPWL         993415.7 u
delta HPWL                    4 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 61845 cells, 47 terminals, 73126 edges, 197144 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 61892, edges 73126, pins 197144
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1123 fixed cells.
[INFO DPO-0318] Collected 60769 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2280, 2800) - (1341400, 669200)
[INFO DPO-0310] Assigned 60769 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.992850e+09.
[INFO DPO-0302] End of matching; objective is 1.989549e+09, improvement is 0.17 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.967535e+09.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 1.963159e+09.
[INFO DPO-0307] End of global swaps; objective is 1.963159e+09, improvement is 1.33 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.959376e+09.
[INFO DPO-0309] End of vertical swaps; objective is 1.959376e+09, improvement is 0.19 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.955932e+09.
[INFO DPO-0305] End of reordering; objective is 1.955932e+09, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1215380 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1215380, swaps 172079, moves 361496 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.954058e+09, Scratch cost 1.943050e+09, Incremental cost 1.943050e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.943050e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.56 percent.
[INFO DPO-0328] End of random improver; improvement is 0.563300 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 30424 cell orientations for row compatibility.
[INFO DPO-0383] Performed 21749 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.936046e+09, improvement is 0.46 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           993415.7 u
Final HPWL              959962.5 u
Delta HPWL                  -3.4 %

[INFO DPL-0020] Mirrored 4795 instances
[INFO DPL-0021] HPWL before          959962.5 u
[INFO DPL-0022] HPWL after           959286.9 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 95651 u^2 43% utilization.
Elapsed time: 0:58.19[h:]min:sec. CPU time: user 57.82 sys 0.35 (99%). Peak memory: 522684KB.
cp ./results/nangate45/jpeg/jpeg_run_1_1_1/3_5_place_dp.odb ./results/nangate45/jpeg/jpeg_run_1_1_1/3_place.odb
cp ./results/nangate45/jpeg/jpeg_run_1_1_1/2_floorplan.sdc ./results/nangate45/jpeg/jpeg_run_1_1_1/3_place.sdc
