
*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 435.496 ; gain = 95.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT' of component 'LUT_16_7' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:81]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-3491] module 'SlowClock' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/SlowClock.vhd:34' bound to instance 'SlowClock0' of component 'SlowClock' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/SlowClock.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (2#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/SlowClock.vhd:40]
WARNING: [Synth 8-5640] Port 'inst0' is missing in component declaration [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:57]
WARNING: [Synth 8-5640] Port 'instaddr' is missing in component declaration [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:57]
WARNING: [Synth 8-5640] Port 'next_ia' is missing in component declaration [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:57]
WARNING: [Synth 8-5640] Port 'curr_ia' is missing in component declaration [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:57]
INFO: [Synth 8-3491] module 'NanoProcessor' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:13' bound to instance 'processor' of component 'NanoProcessor' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:34]
INFO: [Synth 8-3491] module 'REG_3_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_3_BIT.vhd:34' bound to instance 'PROGRAMCOUNTER' of component 'REG_3_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'REG_3_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_3_BIT.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'REG_3_BIT' (3#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_3_BIT.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit0' of component 'Adder_3_bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (6#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_2_to_1_3bit.vhd:34' bound to instance 'Mux_2_to_1_3bit0' of component 'Mux_2_to_1_3bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_2_to_1_3bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_2_to_1_3bit.vhd:42]
INFO: [Synth 8-3491] module 'ROMNew' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ROMNew.vhd:26' bound to instance 'ROM0' of component 'ROMNew' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ROMNew' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ROMNew.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ROMNew' (8#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ROMNew.vhd:31]
INFO: [Synth 8-3491] module 'InstructionDecoderNew' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/InstructionDecoderNew.vhd:34' bound to instance 'Decoder' of component 'InstructionDecoderNew' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:217]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoderNew' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/InstructionDecoderNew.vhd:52]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'decoder' of component 'Decoder_2_to_4' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/InstructionDecoderNew.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoderNew' (10#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/InstructionDecoderNew.vhd:52]
INFO: [Synth 8-3491] module 'MUX2_1_4bit' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/MUX2_1_4bit.vhd:34' bound to instance 'MUX2_1_4bit0' of component 'MUX2_1_4bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'MUX2_1_4bit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/MUX2_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1_4bit' (11#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/MUX2_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:34' bound to instance 'Reg_Bank1' of component 'RegisterBank' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:54]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg1' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:91]
INFO: [Synth 8-638] synthesizing module 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'REG_4_BIT' (12#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:42]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg2' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:100]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg3' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:109]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg4' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:118]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg5' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:126]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg6' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:135]
INFO: [Synth 8-3491] module 'REG_4_BIT' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/REG_4_BIT.vhd:34' bound to instance 'Reg7' of component 'REG_4_BIT' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:144]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (14#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/RegisterBank.vhd:54]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUXA0' of component 'Mux_8_to_1' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:252]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (15#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUXB0' of component 'Mux_8_to_1' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:266]
INFO: [Synth 8-3491] module 'ASUnit' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:4' bound to instance 'ASUnit0' of component 'ASUnit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:279]
INFO: [Synth 8-638] synthesizing module 'ASUnit' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASUnit' (16#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/ASUnit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design RegisterBank has unconnected port EN
WARNING: [Synth 8-3331] design Adder_3_bit has unconnected port EN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.816 ; gain = 151.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.816 ; gain = 151.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.816 ; gain = 151.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 818.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ClkOut_reg' into 'clockStatus_reg' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/SlowClock.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element ClkOut_reg was removed.  [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/new/SlowClock.vhd:51]
INFO: [Synth 8-5545] ROM "Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sources_1/imports/new/Mux_8_to_1.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module REG_3_BIT 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ROMNew 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module MUX2_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module REG_4_BIT 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SlowClock0/Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SlowClock0/clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (processor/MUXA0/Y_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXA0/Y_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXA0/Y_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXA0/Y_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXB0/Y_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXB0/Y_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXB0/Y_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/MUXB0/Y_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 818.316 ; gain = 478.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 836.605 ; gain = 497.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg5/Q_reg[1]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg6/Q_reg[1]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank1/Reg4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg5/Q_reg[0]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg6/Q_reg[0]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank1/Reg4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg5/Q_reg[3]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg6/Q_reg[3]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank1/Reg4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg5/Q_reg[2]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank1/Reg6/Q_reg[2]' (FDRE) to 'processor/Reg_Bank1/Reg4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank1/Reg4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank1/Reg4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank1/Reg4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank1/Reg4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank1/Reg4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   126|
|2     |  SlowClock0       |SlowClock     |    52|
|3     |  processor        |NanoProcessor |    54|
|4     |    PROGRAMCOUNTER |REG_3_BIT     |    25|
|5     |    Reg_Bank1      |RegisterBank  |    29|
|6     |      Reg1         |REG_4_BIT     |     4|
|7     |      Reg2         |REG_4_BIT_0   |    10|
|8     |      Reg3         |REG_4_BIT_1   |     4|
|9     |      Reg7         |REG_4_BIT_2   |    11|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 839.480 ; gain = 499.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 839.480 ; gain = 172.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 839.480 ; gain = 499.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 839.480 ; gain = 512.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 839.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 13:13:16 2022...
