# Reading pref.tcl
# do accessControl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/ring_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/ring_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ring_controller
# -- Compiling architecture arq of ring_controller
# End time: 17:54:01 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec
# -- Compiling architecture arq of dec
# End time: 17:54:01 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:01 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture arq of reg
# End time: 17:54:01 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture arq of mux
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/key_scan.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/key_scan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity key_scan
# -- Compiling architecture arq of key_scan
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/key_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/key_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity key_decode
# -- Compiling architecture arq of key_decode
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter
# -- Compiling architecture arq of counter
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/clkdiv.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/clkdiv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clkdiv
# -- Compiling architecture bhv of clkdiv
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arq of adder
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/key_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/key_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity key_control
# -- Compiling architecture arq of key_control
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture arq of fulladder
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture arq of FFD
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity keyboard_reader
# -- Compiling architecture arq of keyboard_reader
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/UsbPort.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:02 on May 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Public/projeto-lic/hardware/UsbPort.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UsbPort
# -- Compiling architecture bdf_type of UsbPort
# ** Error: C:/Users/Public/projeto-lic/hardware/UsbPort.vhd(90): (vcom-1035) Formal port "tdo" has OPEN or no actual associated with it.
# ** Note: C:/Users/Public/projeto-lic/hardware/UsbPort.vhd(92): VHDL Compiler exiting
# End time: 17:54:02 on May 28,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./accessControl_run_msim_rtl_vhdl.do line 21
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Public/projeto-lic/hardware/UsbPort.vhd}"
