// SPDX-License-Identifier: GPL-2.0-or-later OR BSD-3-Clause

/dts-v1/;

#include "ipq6018.dtsi"
#include "ipq6018-ess.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Wallys DR6018 v4";
	compatible = "wallys,dr6018", "wallys,dr6018-v4", "qcom,ipq6018";

	aliases {
		serial0 = &blsp1_uart3;
		/*
		 * Aliases as required by u-boot
		 * to patch MAC addresses
		 */
		ethernet0 = &dp1;
		ethernet1 = &dp2;
		ethernet2 = &dp3;
		ethernet3 = &dp4;
		ethernet4 = &dp5;
	};

	chosen {
		stdout-path = "serial0:115200n8";

		bootargs-append = " root=/dev/ubiblock0_1";

	};

	reg_sd_vmmc: regulator-sdcard-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "sdcard-vmmc";
		regulator-min-microvolt = <3000000>;
		regulator-max-microvolt = <3000000>;

		startup-delay-us = <200>;

		gpio = <&tlmm 66 GPIO_ACTIVE_HIGH>;
		enable-active-high;

		pinctrl-names = "default";
		pinctrl-0 = <&sd_vmmc_en_default>;
	};
};

&tlmm {
	/* TZ has exclusive control over GPIO20 */
	gpio-reserved-ranges = <20 1>;

	spi_0_pins: spi-0-state {
		pins = "gpio38", "gpio39", "gpio40", "gpio41";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-pull-down;
	};

	mdio_pins: mdio-state {
		mdc {
			pins = "gpio64";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio {
			pins = "gpio65";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	sd_vmmc_en_default: sd-vmmc-en-default-state {
		pins = "gpio66";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
	};

	sd_pins: sd-state {
		pins = "gpio62";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};
};

/*
 * Board does not use companion MP5496 PMIC,
 * but rather uses fixed external SMPS.
 */
&rpm {
	status = "disabled";
};

&CPU0 {
	/delete-property/ cpu-supply;
};

&CPU1 {
	/delete-property/ cpu-supply;
};

&CPU2 {
	/delete-property/ cpu-supply;
};

&CPU3 {
	/delete-property/ cpu-supply;
};

&cpu_opp_table {
	opp-864000000 {
		opp-microvolt = <1100000>;
	};

	opp-1056000000 {
		opp-microvolt = <1100000>;
	};

	opp-1320000000 {
		opp-microvolt = <1100000>;
	};

	opp-1440000000 {
		opp-microvolt = <1100000>;
	};

	opp-1608000000 {
		opp-microvolt = <1100000>;
	};

	opp-1800000000 {
		opp-microvolt = <1100000>;
	};
};

&blsp1_uart3 {
	status = "okay";

	pinctrl-0 = <&serial_3_pins>;
	pinctrl-names = "default";
};

&blsp1_spi1 {
	pinctrl-0 = <&spi_0_pins>;
	pinctrl-names = "default";
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <50000000>;
	};
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	status = "okay";

	nand@0 {
		reg = <0>;

		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&qusb_phy_0 {
	status = "okay";
};

&ssphy_0 {
	status = "okay";
};

&usb3 {
	status = "okay";
};

&qusb_phy_1 {
	status = "disabled";
};

&usb2 {
	status = "disabled";
};

&sdhc_1 {
	status = "okay";
	pinctrl-0 = <&sd_pins>;
	pinctrl-names = "default";

	cd-gpios = <&tlmm 62 GPIO_ACTIVE_LOW>;
	wp-gpios = <&tlmm 63 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_sd_vmmc>;
	bus-width = <4>;
};

&mdio {
	status = "okay";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	reset-gpios = <&tlmm 75 GPIO_ACTIVE_LOW>;

	qca8075_0: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0>;
	};

	qca8075_1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <1>;
	};

	qca8075_2: ethernet-phy@2 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <2>;
	};

	qca8075_3: ethernet-phy@3 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <3>;
	};

	qca8075_4: ethernet-phy@4 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <4>;
	};

	qca8081: ethernet-phy@24 {
		compatible = "ethernet-phy-id004d.d101";
		reg = <24>;
		reset-gpios = <&tlmm 77 GPIO_ACTIVE_LOW>;
	};
};

&edma {
	status = "okay";
};

&wifi {
        status = "okay";
	qcom,ath11k-calibration-variant = "Wallys-DR6018";
};

&switch {
	status = "okay";

	switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
	switch_lan_bmp = <0x1e>; /* lan port bitmap */
	switch_wan_bmp = <0x20>; /* wan port bitmap */
	switch_inner_bmp = <0xc0>; /*inner port bitmap*/
	switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
	switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
	switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/

	qcom,port_phyinfo {
		port@0 {
			port_id = <1>;
			phy_address = <0>;
		};
		port@1 {
			port_id = <2>;
			phy_address = <1>;
		};
		port@2 {
			port_id = <3>;
			phy_address = <2>;
		};
		port@3 {
			port_id = <4>;
			phy_address = <3>;
		};
		port@4 {
			port_id = <5>;
			phy_address = <24>;
			port_mac_sel = "QGMAC_PORT";
		};
	};
};

&dp1 {
	status = "okay";

	phy-handle = <&qca8075_0>;
};

&dp2 {
	status = "okay";

	phy-handle = <&qca8075_1>;
};

&dp3 {
	status = "okay";

	phy-handle = <&qca8075_2>;
};

&dp4 {
	status = "okay";

	phy-handle = <&qca8075_3>;
};

&dp5 {
	status = "okay";

	phy-handle = <&qca8081>;
};
