

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_15'
================================================================
* Date:           Sat Jun  3 22:30:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8412|  10557|  8412|  10557|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+------+------+------+------+---------+
        |                           |                |   Latency   |   Interval  | Pipeline|
        |          Instance         |     Module     |  min |  max |  min |  max |   Type  |
        +---------------------------+----------------+------+------+------+------+---------+
        |grp_barrett_reduce_fu_153  |barrett_reduce  |  5050|  7195|  5050|  7195|   none  |
        +---------------------------+----------------+------+------+------+------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    64|    64|         1|          -|          -|    64|    no    |
        |- Loop 2     |  3168|  3168|        99|          -|          -|    32|    no    |
        | + Loop 2.1  |    96|    96|         3|          -|          -|    32|    no    |
        |- Loop 3     |   126|   126|         2|          -|          -|    63|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        5|      6|     400|    1343|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     214|    -|
|Register         |        -|      -|     142|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        7|      9|     542|    1745|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------+---------+-------+-----+------+
    |grp_barrett_reduce_fu_153  |barrett_reduce  |        5|      6|  400|  1343|
    +---------------------------+----------------+---------+-------+-----+------+
    |Total                      |                |        5|      6|  400|  1343|
    +---------------------------+----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255Zio  |        2|  0|   0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_786_fu_221_p2    |     *    |      3|  0|  20|          32|          32|
    |i_53_fu_170_p2       |     +    |      0|  0|  15|           7|           1|
    |i_54_fu_187_p2       |     +    |      0|  0|  15|           6|           1|
    |i_55_fu_242_p2       |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_204_p2        |     +    |      0|  0|  15|           6|           1|
    |t_d1                 |     +    |      0|  0|  39|          32|          32|
    |tmp_787_fu_215_p2    |     +    |      0|  0|  15|           6|           6|
    |tmp_789_fu_230_p2    |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_198_p2  |   icmp   |      0|  0|   4|           6|           7|
    |exitcond2_fu_181_p2  |   icmp   |      0|  0|   4|           6|           7|
    |exitcond3_fu_164_p2  |   icmp   |      0|  0|   4|           7|           8|
    |exitcond_fu_236_p2   |   icmp   |      0|  0|   3|           6|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 188|         152|         130|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  50|         11|    1|         11|
    |i_1_reg_119   |   9|          2|    6|         12|
    |i_2_reg_142   |   9|          2|    6|         12|
    |i_reg_108     |   9|          2|    7|         14|
    |j_reg_131     |   9|          2|    6|         12|
    |r_v_address0  |  15|          3|    5|         15|
    |r_v_ce0       |  15|          3|    1|          3|
    |r_v_we0       |   9|          2|    1|          2|
    |t_address0    |  38|          7|    6|         42|
    |t_address1    |  15|          3|    6|         18|
    |t_ce0         |  15|          3|    1|          3|
    |t_d0          |  21|          4|   32|        128|
    +--------------+----+-----------+-----+-----------+
    |Total         | 214|         44|   78|        272|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_reg_grp_barrett_reduce_fu_153_ap_start  |   1|   0|    1|          0|
    |i_1_reg_119                                |   6|   0|    6|          0|
    |i_2_reg_142                                |   6|   0|    6|          0|
    |i_54_reg_299                               |   6|   0|    6|          0|
    |i_55_reg_345                               |   6|   0|    6|          0|
    |i_reg_108                                  |   7|   0|    7|          0|
    |j_1_reg_317                                |   6|   0|    6|          0|
    |j_reg_131                                  |   6|   0|    6|          0|
    |r_v_load_reg_309                           |  32|   0|   32|          0|
    |t_addr_2_reg_350                           |   6|   0|    6|          0|
    |t_addr_3_reg_355                           |   6|   0|    6|          0|
    |t_addr_4_reg_337                           |   6|   0|    6|          0|
    |tmp_786_reg_332                            |  32|   0|   32|          0|
    |tmp_787_reg_327                            |   6|   0|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 142|   0|  142|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v           |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v           |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

