INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive_ad9910
WARNING: [VRFC 10-3380] identifier 'r_spi_en_avaible' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:76]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:93]
WARNING: [VRFC 10-3380] identifier 'ad9910_cr1_3_finish' is used before its declaration [D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/drive_ad9910.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/sip_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sources_1/new/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_pros/radar_emulate/radar_emulate.srcs/sim_1/new/tb_spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_top
