Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d39ba446af024b1592027871dbfdf444 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.simpleAPU_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
