Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  2 17:36:37 2025
| Host         : LAPTOP-HUIHR0D6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_test_module_verilog_timing_summary_routed.rpt -pb top_test_module_verilog_timing_summary_routed.pb -rpx top_test_module_verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : top_test_module_verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.993        0.000                      0                18637        0.049        0.000                      0                18637        8.750        0.000                       0                  8835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.993        0.000                      0                18637        0.049        0.000                      0                18637        8.750        0.000                       0                  8835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.876ns  (logic 3.122ns (19.665%)  route 12.754ns (80.335%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.250    21.110    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X29Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.515    24.938    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X29Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][30]/C
                         clock pessimism              0.259    25.197    
                         clock uncertainty           -0.035    25.161    
    SLICE_X29Y84         FDRE (Setup_fdre_C_D)       -0.058    25.103    encrypt_inst/key_expansion/round_keys_reg[6][30]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.745ns  (logic 3.122ns (19.829%)  route 12.623ns (80.171%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.119    20.979    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X29Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.514    24.937    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][30]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.061    25.099    encrypt_inst/key_expansion/round_keys_reg[7][30]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                         -20.979    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.743ns  (logic 3.122ns (19.832%)  route 12.621ns (80.168%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.116    20.977    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X29Y82         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.513    24.936    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X29Y82         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][30]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)       -0.061    25.098    encrypt_inst/key_expansion/round_keys_reg[4][30]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -20.977    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.725ns  (logic 3.122ns (19.853%)  route 12.603ns (80.147%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.099    20.960    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X31Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.514    24.937    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][30]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.047    25.113    encrypt_inst/key_expansion/round_keys_reg[9][30]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -20.960    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 3.122ns (19.879%)  route 12.583ns (80.121%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.079    20.939    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X31Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.513    24.936    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][30]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)       -0.058    25.101    encrypt_inst/key_expansion/round_keys_reg[5][30]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -20.939    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[10][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 3.122ns (19.849%)  route 12.607ns (80.151%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.102    20.963    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X30Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.513    24.936    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][30]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)       -0.030    25.129    encrypt_inst/key_expansion/round_keys_reg[10][30]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[8][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 3.122ns (19.877%)  route 12.585ns (80.123%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.081    20.942    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X30Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.514    24.937    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][30]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.013    25.147    encrypt_inst/key_expansion/round_keys_reg[8][30]
  -------------------------------------------------------------------
                         required time                         25.147    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 3.122ns (19.972%)  route 12.510ns (80.028%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.006    20.866    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X31Y80         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.509    24.932    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[3][30]/C
                         clock pessimism              0.259    25.191    
                         clock uncertainty           -0.035    25.155    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.061    25.094    encrypt_inst/key_expansion/round_keys_reg[3][30]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -20.866    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.638ns  (logic 3.122ns (19.964%)  route 12.516ns (80.036%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.012    20.873    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X30Y81         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.510    24.933    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][30]/C
                         clock pessimism              0.259    25.192    
                         clock uncertainty           -0.035    25.156    
    SLICE_X30Y81         FDRE (Setup_fdre_C_D)       -0.016    25.140    encrypt_inst/key_expansion/round_keys_reg[2][30]
  -------------------------------------------------------------------
                         required time                         25.140    
                         arrival time                         -20.873    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.583ns  (logic 3.122ns (20.034%)  route 12.461ns (79.966%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 24.932 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.632     5.235    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  encrypt_inst/key_expansion/round_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.244     6.935    encrypt_inst/key_expansion/round_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I2_O)        0.152     7.087 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.090     8.178    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.358     8.536 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.387     9.923    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.328    10.251 r  encrypt_inst/key_expansion/i___53_i_1/O
                         net (fo=12, routed)          0.713    10.964    encrypt_inst/key_expansion/i___53_i_1_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.124    11.088 r  encrypt_inst/key_expansion/i___45_i_2/O
                         net (fo=2, routed)           0.701    11.788    encrypt_inst/key_expansion/i___45_i_2_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.912 r  encrypt_inst/key_expansion/i___51_i_2/O
                         net (fo=1, routed)           0.852    12.764    encrypt_inst/key_expansion/i___51_i_2_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  encrypt_inst/key_expansion/i___51_i_1/O
                         net (fo=16, routed)          1.277    14.165    encrypt_inst/key_expansion/i___51_i_1_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116    14.281 f  encrypt_inst/key_expansion/w[37][30]_i_2/O
                         net (fo=2, routed)           0.483    14.764    encrypt_inst/key_expansion/w_reg[37]_40[30]
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.328    15.092 r  encrypt_inst/key_expansion/w[43][30]_i_7/O
                         net (fo=11, routed)          0.827    15.919    encrypt_inst/key_expansion/w[43][30]_i_7_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.043 r  encrypt_inst/key_expansion/i___48_i_6/O
                         net (fo=1, routed)           0.695    16.738    encrypt_inst/key_expansion/i___48_i_6_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  encrypt_inst/key_expansion/i___48_i_4/O
                         net (fo=3, routed)           0.668    17.530    encrypt_inst/key_expansion/i___48_i_4_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124    17.654 f  encrypt_inst/key_expansion/i___49_i_1/O
                         net (fo=16, routed)          0.865    18.519    encrypt_inst/key_expansion/i___49_i_1_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.643 f  encrypt_inst/key_expansion/i___50_i_7/O
                         net (fo=1, routed)           0.000    18.643    encrypt_inst/key_expansion/i___50_i_7_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 f  encrypt_inst/key_expansion/i___50_i_2/O
                         net (fo=2, routed)           0.702    19.562    encrypt_inst/key_expansion/i___50_i_2_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.299    19.861 r  encrypt_inst/key_expansion/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          0.957    20.818    encrypt_inst/key_expansion/p_0_in__0[30]
    SLICE_X30Y80         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.509    24.932    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X30Y80         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][30]/C
                         clock pessimism              0.259    25.191    
                         clock uncertainty           -0.035    25.155    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)       -0.045    25.110    encrypt_inst/key_expansion/round_keys_reg[1][30]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 img_mem_reg[45][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.505%)  route 0.223ns (54.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.557     1.476    clk_IBUF_BUFG
    SLICE_X52Y108        FDRE                                         r  img_mem_reg[45][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  img_mem_reg[45][3]/Q
                         net (fo=1, routed)           0.223     1.840    img_mem_reg[45][3]
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  data_in[107]_i_1/O
                         net (fo=1, routed)           0.000     1.885    data_in[107]_i_1_n_0
    SLICE_X48Y108        FDRE                                         r  data_in_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.830     1.995    clk_IBUF_BUFG
    SLICE_X48Y108        FDRE                                         r  data_in_reg[107]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.092     1.836    data_in_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.918%)  route 0.219ns (54.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.572     1.491    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X32Y98         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  encrypt_inst/Core/data_out_reg_reg[17]/Q
                         net (fo=1, routed)           0.219     1.851    encrypt_inst/Core/encrypt_out[17]
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  encrypt_inst/Core/data_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.896    encrypt_inst/p_0_in_15[17]
    SLICE_X32Y101        FDCE                                         r  encrypt_inst/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  encrypt_inst/data_out_reg[17]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.091     1.847    encrypt_inst/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 img_mem_reg[47][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.997%)  route 0.186ns (45.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.557     1.476    clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  img_mem_reg[47][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  img_mem_reg[47][4]/Q
                         net (fo=1, routed)           0.186     1.790    img_mem_reg[47][4]
    SLICE_X51Y110        LUT6 (Prop_lut6_I1_O)        0.099     1.889 r  data_in[124]_i_1/O
                         net (fo=1, routed)           0.000     1.889    data_in[124]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  data_in_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.827     1.992    clk_IBUF_BUFG
    SLICE_X51Y110        FDRE                                         r  data_in_reg[124]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.092     1.833    data_in_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.298%)  route 0.234ns (55.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.565     1.484    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  encrypt_inst/Core/data_out_reg_reg[64]/Q
                         net (fo=1, routed)           0.234     1.859    encrypt_inst/Core/encrypt_out[64]
    SLICE_X51Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  encrypt_inst/Core/data_out[64]_i_1/O
                         net (fo=1, routed)           0.000     1.904    encrypt_inst/p_0_in_15[64]
    SLICE_X51Y107        FDCE                                         r  encrypt_inst/data_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.828     1.993    encrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  encrypt_inst/data_out_reg[64]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X51Y107        FDCE (Hold_fdce_C_D)         0.092     1.839    encrypt_inst/data_out_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.735%)  route 0.239ns (56.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.559     1.478    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X53Y101        FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  encrypt_inst/Core/data_out_reg_reg[84]/Q
                         net (fo=1, routed)           0.239     1.859    encrypt_inst/Core/encrypt_out[84]
    SLICE_X47Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  encrypt_inst/Core/data_out[84]_i_1/O
                         net (fo=1, routed)           0.000     1.904    encrypt_inst/p_0_in_15[84]
    SLICE_X47Y104        FDCE                                         r  encrypt_inst/data_out_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.831     1.996    encrypt_inst/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  encrypt_inst/data_out_reg[84]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X47Y104        FDCE (Hold_fdce_C_D)         0.092     1.837    encrypt_inst/data_out_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 decrypt_inst/Core/data_out_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/data_out_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.311%)  route 0.234ns (55.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.553     1.472    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X59Y118        FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  decrypt_inst/Core/data_out_reg_reg[34]/Q
                         net (fo=1, routed)           0.234     1.847    decrypt_inst/Core/encrypt_out[34]
    SLICE_X51Y118        LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  decrypt_inst/Core/data_out[34]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    decrypt_inst/p_0_in[34]
    SLICE_X51Y118        FDCE                                         r  decrypt_inst/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.820     1.985    decrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  decrypt_inst/data_out_reg[34]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y118        FDCE (Hold_fdce_C_D)         0.091     1.825    decrypt_inst/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 decrypt_inst/Core/data_out_reg_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/data_out_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.545     1.464    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X53Y124        FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     1.605 r  decrypt_inst/Core/data_out_reg_reg[83]/Q
                         net (fo=1, routed)           0.255     1.860    decrypt_inst/Core/encrypt_out[83]
    SLICE_X51Y116        LUT4 (Prop_lut4_I3_O)        0.045     1.905 r  decrypt_inst/Core/data_out[83]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    decrypt_inst/p_0_in[83]
    SLICE_X51Y116        FDCE                                         r  decrypt_inst/data_out_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.822     1.987    decrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  decrypt_inst/data_out_reg[83]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X51Y116        FDCE (Hold_fdce_C_D)         0.092     1.828    decrypt_inst/data_out_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.756%)  route 0.249ns (57.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.571     1.490    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  encrypt_inst/Core/data_out_reg_reg[55]/Q
                         net (fo=1, routed)           0.249     1.880    encrypt_inst/Core/encrypt_out[55]
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.925 r  encrypt_inst/Core/data_out[55]_i_1/O
                         net (fo=1, routed)           0.000     1.925    encrypt_inst/p_0_in_15[55]
    SLICE_X36Y106        FDCE                                         r  encrypt_inst/data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.835     2.000    encrypt_inst/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  encrypt_inst/data_out_reg[55]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.092     1.846    encrypt_inst/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 decrypt_inst/Core/data_out_reg_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/data_out_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.198%)  route 0.255ns (57.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.553     1.472    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  decrypt_inst/Core/data_out_reg_reg[54]/Q
                         net (fo=1, routed)           0.255     1.868    decrypt_inst/Core/encrypt_out[54]
    SLICE_X43Y114        LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  decrypt_inst/Core/data_out[54]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    decrypt_inst/p_0_in[54]
    SLICE_X43Y114        FDCE                                         r  decrypt_inst/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.826     1.992    decrypt_inst/clk_IBUF_BUFG
    SLICE_X43Y114        FDCE                                         r  decrypt_inst/data_out_reg[54]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X43Y114        FDCE (Hold_fdce_C_D)         0.091     1.832    decrypt_inst/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.569%)  route 0.251ns (57.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.572     1.491    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X32Y98         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  encrypt_inst/Core/data_out_reg_reg[50]/Q
                         net (fo=1, routed)           0.251     1.883    encrypt_inst/Core/encrypt_out[50]
    SLICE_X36Y106        LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  encrypt_inst/Core/data_out[50]_i_1/O
                         net (fo=1, routed)           0.000     1.928    encrypt_inst/p_0_in_15[50]
    SLICE_X36Y106        FDCE                                         r  encrypt_inst/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.835     2.000    encrypt_inst/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  encrypt_inst/data_out_reg[50]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.091     1.845    encrypt_inst/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X34Y113   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X34Y113   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X34Y113   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X54Y111   connection_2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X52Y114   connection_2_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X52Y119   connection_2_reg[101]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X52Y113   connection_2_reg[102]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X53Y114   connection_2_reg[103]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X56Y111   connection_2_reg[104]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y107   cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y107   cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y107   cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y107   cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y106   cipher_text_reg_0_3_103_103/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.063ns (53.421%)  route 3.542ns (46.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.606     5.208    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X56Y112        FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           3.542     9.269    tx_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.545    12.813 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.813    tx
    C4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.976ns (63.215%)  route 2.314ns (36.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.620     5.222    clk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  done_reg/Q
                         net (fo=1, routed)           2.314     7.992    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.513 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.513    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.362ns (68.110%)  route 0.638ns (31.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  done_reg/Q
                         net (fo=1, routed)           0.638     2.259    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.481 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.409ns (51.859%)  route 1.308ns (48.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.556     1.475    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X56Y112        FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           1.308     2.948    tx_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.245     4.193 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.193    tx
    C4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          9253 Endpoints
Min Delay          9253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[12][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.661ns  (logic 1.602ns (9.069%)  route 16.059ns (90.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.525    17.661    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.512     4.935    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[12][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.661ns  (logic 1.602ns (9.069%)  route 16.059ns (90.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.525    17.661    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.512     4.935    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[28][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.661ns  (logic 1.602ns (9.069%)  route 16.059ns (90.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.525    17.661    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[28][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.512     4.935    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[28][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[28][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.661ns  (logic 1.602ns (9.069%)  route 16.059ns (90.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.525    17.661    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[28][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.512     4.935    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[28][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[18][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.556ns  (logic 1.602ns (9.123%)  route 15.955ns (90.877%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.421    17.556    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[18][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.519     4.942    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[18][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[30][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.556ns  (logic 1.602ns (9.123%)  route 15.955ns (90.877%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.421    17.556    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[30][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.519     4.942    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  encrypt_inst/key_expansion/w_reg[30][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[43][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.537ns  (logic 1.602ns (9.133%)  route 15.935ns (90.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.401    17.537    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X35Y60         FDRE                                         r  encrypt_inst/key_expansion/w_reg[43][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.517     4.940    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  encrypt_inst/key_expansion/w_reg[43][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[12][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.533ns  (logic 1.602ns (9.135%)  route 15.931ns (90.865%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.397    17.533    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.515     4.938    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[12][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[4][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.533ns  (logic 1.602ns (9.135%)  route 15.931ns (90.865%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.397    17.533    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.515     4.938    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[16][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.501ns  (logic 1.602ns (9.151%)  route 15.899ns (90.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        7.534     9.012    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X47Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        8.365    17.501    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[16][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        1.515     4.938    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  encrypt_inst/key_expansion/w_reg[16][27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.245ns (24.981%)  route 0.737ns (75.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.737     0.983    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y100        FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.245ns (24.981%)  route 0.737ns (75.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.737     0.983    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y100        FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.245ns (24.981%)  route 0.737ns (75.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.737     0.983    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y100        FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.245ns (24.981%)  route 0.737ns (75.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.737     0.983    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y100        FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.245ns (24.237%)  route 0.767ns (75.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.767     1.013    encrypt_inst/reset_IBUF
    SLICE_X33Y101        FDCE                                         f  encrypt_inst/data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  encrypt_inst/data_out_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.245ns (24.237%)  route 0.767ns (75.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.767     1.013    encrypt_inst/reset_IBUF
    SLICE_X33Y101        FDCE                                         f  encrypt_inst/data_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  encrypt_inst/data_out_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.245ns (24.237%)  route 0.767ns (75.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.767     1.013    encrypt_inst/reset_IBUF
    SLICE_X33Y101        FDCE                                         f  encrypt_inst/data_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X33Y101        FDCE                                         r  encrypt_inst/data_out_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.245ns (24.213%)  route 0.768ns (75.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.768     1.014    encrypt_inst/reset_IBUF
    SLICE_X34Y101        FDCE                                         f  encrypt_inst/data_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.836     2.001    encrypt_inst/clk_IBUF_BUFG
    SLICE_X34Y101        FDCE                                         r  encrypt_inst/data_out_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.245ns (24.133%)  route 0.772ns (75.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.772     1.017    encrypt_inst/reset_IBUF
    SLICE_X32Y101        FDCE                                         f  encrypt_inst/data_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  encrypt_inst/data_out_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/data_out_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.245ns (24.133%)  route 0.772ns (75.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        0.772     1.017    encrypt_inst/reset_IBUF
    SLICE_X32Y101        FDCE                                         f  encrypt_inst/data_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8834, routed)        0.837     2.002    encrypt_inst/clk_IBUF_BUFG
    SLICE_X32Y101        FDCE                                         r  encrypt_inst/data_out_reg[25]/C





