<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>10. UART &mdash; BL702/704/706 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="11. I2C" href="I2C.html" />
    <link rel="prev" title="9. SPI" href="SPI.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL702/704/706 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">4. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">5. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">6. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="L1C.html">7. L1C</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">10. UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">10.1. 简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id2">10.2. 主要特征</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">10.3. 功能描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id4">10.3.1. 数据格式描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id5">10.3.2. 基本架构图</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">10.3.3. 时钟源</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id7">10.3.4. 波特率设定</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id8">10.3.5. 发送器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id9">10.3.6. 接收器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id10">10.3.7. 自动波特率检测</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id11">10.3.8. 硬件流控</a></li>
<li class="toctree-l3"><a class="reference internal" href="#lin">10.3.9. LIN传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma">10.3.10. DMA传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id12">10.3.11. UART中断</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id13">10.4. 寄存器描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#utx-config">10.4.1. utx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-config">10.4.2. urx_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-bit-prd">10.4.3. uart_bit_prd</a></li>
<li class="toctree-l3"><a class="reference internal" href="#data-config">10.4.4. data_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#utx-ir-position">10.4.5. utx_ir_position</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-ir-position">10.4.6. urx_ir_position</a></li>
<li class="toctree-l3"><a class="reference internal" href="#urx-rto-timer">10.4.7. urx_rto_timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-sw-mode">10.4.8. uart_sw_mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-sts">10.4.9. uart_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-mask">10.4.10. uart_int_mask</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-clear">10.4.11. uart_int_clear</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-int-en">10.4.12. uart_int_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-status">10.4.13. uart_status</a></li>
<li class="toctree-l3"><a class="reference internal" href="#sts-urx-abr-prd">10.4.14. sts_urx_abr_prd</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-config-0">10.4.15. uart_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-config-1">10.4.16. uart_fifo_config_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-wdata">10.4.17. uart_fifo_wdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#uart-fifo-rdata">10.4.18. uart_fifo_rdata</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="QDEC.html">14. QDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="KeyScan.html">15. KeyScan</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">16. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">19. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL702/704/706 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">10. </span>UART</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="uart">
<h1><span class="section-number">10. </span>UART<a class="headerlink" href="#uart" title="永久链接至标题"></a></h1>
<section id="id1">
<h2><span class="section-number">10.1. </span>简介<a class="headerlink" href="#id1" title="永久链接至标题"></a></h2>
<p>通用异步收发传输器（Universal Asynchronous Receiver/Transmitter，通常称为UART）是一种异步收发传输器，提供了与外部设备进行全双工数据交换的灵活方式。
BL70x共有2组UART口（UART0和UART1），通过配合DMA使用，可以实现高效的数据通信。</p>
</section>
<section id="id2">
<h2><span class="section-number">10.2. </span>主要特征<a class="headerlink" href="#id2" title="永久链接至标题"></a></h2>
<blockquote>
<div><ul class="simple">
<li><p>全双工异步通信</p></li>
<li><p>数据位长度可选择5/6/7/8比特</p></li>
<li><p>停止位长度可选择0.5/1/1.5/2比特</p></li>
<li><p>支持奇/偶/无校验比特</p></li>
<li><p>可侦测错误的起始比特</p></li>
<li><p>支持LIN协议（收发BREAK/SYNC）</p></li>
<li><p>丰富的中断控制</p></li>
<li><p>支持硬件流控（RTS/CTS）</p></li>
<li><p>便捷的波特率编程</p></li>
<li><p>可配置MSB/LSB优先传输</p></li>
<li><p>普通/固定字符的自动波特率检测</p></li>
<li><p>128字节发送/接收FIFO</p></li>
<li><p>支持DMA传输模式</p></li>
</ul>
</div></blockquote>
</section>
<section id="id3">
<h2><span class="section-number">10.3. </span>功能描述<a class="headerlink" href="#id3" title="永久链接至标题"></a></h2>
<section id="id4">
<h3><span class="section-number">10.3.1. </span>数据格式描述<a class="headerlink" href="#id4" title="永久链接至标题"></a></h3>
<p>正常的UART通信数据是由起始位、数据位、奇偶校验位、停止位组成的。BL70x的UART支持可配置的数据位、奇偶校验位和停止位，这些都在寄存器utx_config和urx_config中设置。一帧数据的波形如下图所示：</p>
<figure class="align-center" id="id14">
<img alt="../_images/UARTData.svg" src="../_images/UARTData.svg" /><figcaption>
<p><span class="caption-number">图 10.1 </span><span class="caption-text">UART数据格式</span><a class="headerlink" href="#id14" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>数据帧的起始位占用1-bit，停止位可以通过配置寄存器utx_config中的cr_utx_bit_cnt_p实现0.5/1/1.5/2位宽。起始位为低电平，停止位为高电平。
数据位宽可以通过寄存器utx_config中的cr_utx_bit_cnt_d配置为5/6/7/8位宽。
当置位寄存器utx_config中的cr_utx_prt_en和寄存器urx_config中的cr_urx_prt_en时，数据帧会在数据之后添加一位奇偶校验位。寄存器utx_config中的cr_utx_prt_sel和寄存器urx_config中的cr_urx_prt_sel用于选择奇校验还是偶校验。当接收器检测到输入数据的校验位错误时会产生校验错误中断。但是接收的数据仍然会进入FIFO。
奇校验的计算方法：如果当前数据位1的个数是奇数个，奇校验位为0；反之为1。
偶校验的计算方法：如果当前数据位1的个数是奇数个，偶校验位为1；反之为0。</p>
</section>
<section id="id5">
<h3><span class="section-number">10.3.2. </span>基本架构图<a class="headerlink" href="#id5" title="永久链接至标题"></a></h3>
</section>
<section id="id6">
<h3><span class="section-number">10.3.3. </span>时钟源<a class="headerlink" href="#id6" title="永久链接至标题"></a></h3>
<p>UART有两个时钟源：96MHz PLL_CLK以及FCLK。时钟中的分频器用于对时钟源进行分频，然后产生时钟信号来驱动UART模块。如下图所示：</p>
<figure class="align-center" id="id15">
<img alt="../_images/UARTClk.svg" src="../_images/UARTClk.svg" /><figcaption>
<p><span class="caption-number">图 10.2 </span><span class="caption-text">UART时钟</span><a class="headerlink" href="#id15" title="永久链接至图片"></a></p>
</figcaption>
</figure>
</section>
<section id="id7">
<h3><span class="section-number">10.3.4. </span>波特率设定<a class="headerlink" href="#id7" title="永久链接至标题"></a></h3>
<div class="math">
<p><img src="../_images/math/0a37d96e4b093c0535725d32a43cf3d39f9751a4.png" alt="Baudrate = \frac{UART\_clk}{uart\_prd + 1}"/></p>
</div><p>用户可单独设置 RX 与 TX 的波特率，以 TX 为例：uart_prd 的数值为寄存器 UART_BIT_PRD 的低 16 位 cr_utx_bit_prd 数值，由于 16 位位宽系数最大值为 65535，所以 UART 支持的最小波特率为：UART_clk/65536。</p>
<p>在UART对数据进行采样之前，会先对数据进行滤波，将波形当中的毛刺滤掉。然后会在上述16位系数的中间值时刻进行采样，这样根据不同的波特率调整不同的采样时刻，以保持其采到的始终是中间值，大大提高了灵活性与精度。采样过程如下图所示：</p>
<figure class="align-center" id="id16">
<img alt="../_images/UARTSample.svg" src="../_images/UARTSample.svg" /><figcaption>
<p><span class="caption-number">图 10.3 </span><span class="caption-text">UART采样波形图</span><a class="headerlink" href="#id16" title="永久链接至图片"></a></p>
</figcaption>
</figure>
</section>
<section id="id8">
<h3><span class="section-number">10.3.5. </span>发送器<a class="headerlink" href="#id8" title="永久链接至标题"></a></h3>
<p>发送器包含一个128字节的发送FIFO，用来存放待发送的数据。软件可以通过APB总线写TX FIFO，也可以通过DMA将数据搬入TX FIFO。当发送使能位被设置时，FIFO中存放的数据会从TX引脚输出。软件可以选择通过DMA或APB总线这两种方式将数据传入TX FIFO。
软件可以通过寄存器uart_fifo_config_1中的 tx_fifo_cnt 查询 TX FIFO 剩余可用空间计数值来检查发送器的状态。</p>
<p>发送器的自由运行（FreeRun）模式如下：</p>
<blockquote>
<div><ul class="simple">
<li><p>如果没有开启自由运行（FreeRun）模式，则当发送字节达到指定长度时发送行为终止并产生中断，如果要继续发送则需重新关闭再使能发送使能位。</p></li>
<li><p>如果开启自由运行（FreeRun）模式，则当TX FIFO里存在数据时，发送器就会进行发送，不会因为发送字节达到指定长度而终止。</p></li>
</ul>
</div></blockquote>
</section>
<section id="id9">
<h3><span class="section-number">10.3.6. </span>接收器<a class="headerlink" href="#id9" title="永久链接至标题"></a></h3>
<p>接收器包含一个128字节的接收FIFO，用来存放接收到的数据。软件可以通过寄存器UART_FIFO_CONFIG_1的位&lt;RFICNT&gt;查询RX FIFO可用数据计数值来检查接收器的状态。寄存器URX_RTO_TIMER的低8位用于设定一个接收超时门限，当接收器超过该时间值未收到数据时，会触发中断。寄存器URX_CONFIG的位&lt;DEGEN&gt;和&lt;DEGCNT&gt;用于使能去毛刺功能和设置门限值，其控制的是UART采样之前的滤波部分，UART会将波形当中宽度低于门限值的毛刺滤掉，然后再将其送去采样。</p>
</section>
<section id="id10">
<h3><span class="section-number">10.3.7. </span>自动波特率检测<a class="headerlink" href="#id10" title="永久链接至标题"></a></h3>
<p>UART模块支持自动波特率检测，该检测分为两种，一种是通用模式，一种是固定字符(方波)模式。
由寄存器 urx_config 中的 cr_urx_abr_en 控制，每次开启时，这两种检测模式都会启用。</p>
<p><strong>通用模式</strong></p>
<p>对于所接收到的任意字符数据，UART模块会计数起始位宽当中的时钟数，此数字会接着被写入寄存器STS_URX_ABR_PRD的低16位并用以计算波特率，因此当最先接收到的数据位为1时即可得到正确的波特率，如LSB-FIRST下的'0x01'。</p>
<p><strong>固定字符模式</strong></p>
<p>该模式下，UART模块在计数起使位宽当中的时钟数后，会继续计数后续数据位的时钟数，并与起始位相比较，如果上下浮动在允许误差范围内，则通过检测，否则计数值会被丢弃。因此，只有在LSB-FIRST下接收到固定字符'0x55'/'0xD5'或MSB-FIRST下的'0xAA'/'0xAB'时，UART模块才会将起使位宽当中的时钟数计数值写入寄存器STS_URX_ABR_PRD的高16位。如下图所示：</p>
<figure class="align-center" id="id17">
<img alt="../_images/UARTAbr.svg" src="../_images/UARTAbr.svg" /><figcaption>
<p><span class="caption-number">图 10.4 </span><span class="caption-text">UART固定字符模式波形图</span><a class="headerlink" href="#id17" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>如上图所示，假设设置的最大允许误差为4，则对于接收到的某一波特率未知的数据，UART用UART_CLK去计数起始位的位宽为1000，第二位的位宽为1001，与前一位宽上下浮动不超过4个UART_CLK，则UART会继续计数第三位，第三位为1005，与起始位相差超过4，则检测不通过，数据丢弃。UART会依次将数据位的前6位位宽与起始位进行比较。</p>
<p>计算检测到的波特率的公式如下：</p>
<div class="math">
<p><img src="../_images/math/5cf6d48d2ebc4c3f93f501b5170e2c2a63a0f210.png" alt="Baudrate = \frac{UART\_clk}{Count + 1}"/></p>
</div></section>
<section id="id11">
<h3><span class="section-number">10.3.8. </span>硬件流控<a class="headerlink" href="#id11" title="永久链接至标题"></a></h3>
<p>UART支持CTS/RTS方式的硬件流控，以防止FIFO里的数据由于来不及处理而丢失。硬件流控连接如下图所示：</p>
<figure class="align-center" id="id18">
<img alt="../_images/UARTCTSRTS.svg" src="../_images/UARTCTSRTS.svg" /><figcaption>
<p><span class="caption-number">图 10.5 </span><span class="caption-text">UART硬件流控图</span><a class="headerlink" href="#id18" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>当使用硬件流控功能时，输出信号RTS为低电平表示请求对方发送数据，RTS为高电平表示通知对方中止数据发送直到RTS恢复为低电平。发送器的硬件流控有两种方式。</p>
<ul class="simple">
<li><p>硬件控制方式（寄存器 uart_sw_mode 中的 cr_urx_rts_sw_mode 等于 0） ：接收未使能（寄存器 urx_config 中的 cr_urx_en 为 0）或 RX FIFO 剩余可用空间为一个字节时 RTS 拉高。</p></li>
<li><p>软件控制方式（寄存器 uart_sw_mode 中的 cr_urx_rts_sw_mode 等于 1） ：软件可以通过配置寄存器 urx_sw_mode 中的 cr_urx_rts_sw_val 改变 RTS 的电平。</p></li>
</ul>
<p>通过配置寄存器utx_config的位&lt;cr_utx_cts_en&gt;，可以使能TX CTS。当设备检测到输入信号CTS拉高时，TX会停止发送数据，直到检测到CTS拉低时再继续发送。</p>
</section>
<section id="lin">
<h3><span class="section-number">10.3.9. </span>LIN传输模式<a class="headerlink" href="#lin" title="永久链接至标题"></a></h3>
<p>当发送器需使用LIN传输模式时，可以通过配置&lt;cr_utx_lin_en&gt;来送出间隔（BREAK）栏位以及同步（SYNC）栏位，间隔栏位的宽度由&lt;cr_utx_bit_cnt_b&gt;决定。
而当接收器需使用LIN传输模式时，则可以通过配置&lt;cr_urx_lin_en&gt;来检测间隔栏位以及同步栏位，并在同步栏位格式错误时触发对应的中断&lt;urx_lse_int&gt;。</p>
</section>
<section id="dma">
<h3><span class="section-number">10.3.10. </span>DMA传输模式<a class="headerlink" href="#dma" title="永久链接至标题"></a></h3>
<p>UART支持DMA传输。使用 DMA 传输，需要通过寄存器 uart_fifo_config_1 中的 tx_fifo_th 和 rx_fifo_th 分别设置 TX 和 RX FIFO 的阈值。当该模式使能后，
如果 uart_fifo_config_1 中的 tx_fifo_cnt 大于 tx_fifo_th，则会触发DMA TX请求，配置好DMA后，DMA在收到该请求时，会按照设定从内存中将数据搬运到TX FIFO；
如果 uart_fifo_config_1 中的 rx_fifo_cnt 大于 rx_fifo_th，则会触发DMA RX请求，配置好DMA后，DMA在收到该请求时，会按照设定将RX FIFO的数据搬运到内存。</p>
</section>
<section id="id12">
<h3><span class="section-number">10.3.11. </span>UART中断<a class="headerlink" href="#id12" title="永久链接至标题"></a></h3>
<p>UART有着丰富的中断控制，包括以下几种中断模式：</p>
<blockquote>
<div><ul class="simple">
<li><p>TX传输结束中断</p></li>
<li><p>RX传输结束中断</p></li>
<li><p>TX FIFO请求中断</p></li>
<li><p>RX FIFO请求中断</p></li>
<li><p>RX超时中断</p></li>
<li><p>RX奇偶校验错误中断</p></li>
<li><p>TX FIFO溢出中断</p></li>
<li><p>RX FIFO溢出中断</p></li>
<li><p>RX LIN模式同步栏位（SYNC Field）错误中断</p></li>
</ul>
</div></blockquote>
<p>TX和RX可以通过寄存器utx_config和urx_config的高16位分别设置一个传输长度值，当传输的字节数达到这个数值时，就会触发对应的TX/RX传输结束中断。TX/RX FIFO请求中断会在其FIFO可用计数值大于寄存器uart_fifo_config_1中所设定的阈值时触发，当条件不满足时该中断标志会自动清除。RX超时中断会在接收器超过超时门限值未收到数据时触发，而RX奇偶校验错误中断会发生在奇偶校验出错时。如果TX/RX FIFO发生了上溢或者下溢，会触发对应的溢出中断，当FIFO清除位TFICLR/RFICLR被置1时，对应的FIFO会被清空，同时溢出中断标志会自动清除。当启用LIN模式时，同步栏位(SYNC Field)依协议应为0x55，因此当接收到的数据非0x55时，即触发同步栏位错误中断。
可以通过寄存器uart_int_sts查询各中断状态，通过向寄存器uart_int_clear相应的位写1清除中断。</p>
</section>
</section>
<section id="id13">
<h2><span class="section-number">10.4. </span>寄存器描述<a class="headerlink" href="#id13" title="永久链接至标题"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 38%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#utx-config">utx_config</a></p></td>
<td><p>UART TX configuration register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-config">urx_config</a></p></td>
<td><p>UART RX configuration register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-bit-prd">uart_bit_prd</a></p></td>
<td><p>UART period control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#data-config">data_config</a></p></td>
<td><p>UART data configuration register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#utx-ir-position">utx_ir_position</a></p></td>
<td><p>UART TX ir position control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#urx-ir-position">urx_ir_position</a></p></td>
<td><p>UART RX ir position control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#urx-rto-timer">urx_rto_timer</a></p></td>
<td><p>RTO interrupt control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-sw-mode">uart_sw_mode</a></p></td>
<td><p>UART SW mode configuration register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-int-sts">uart_int_sts</a></p></td>
<td><p>UART interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-int-mask">uart_int_mask</a></p></td>
<td><p>UART interrupt mask</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-int-clear">uart_int_clear</a></p></td>
<td><p>UART interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-int-en">uart_int_en</a></p></td>
<td><p>UART interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-status">uart_status</a></p></td>
<td><p>UART status control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#sts-urx-abr-prd">sts_urx_abr_prd</a></p></td>
<td><p>Auto baud detection control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-fifo-config-0">uart_fifo_config_0</a></p></td>
<td><p>UART FIFO configuration register0</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-fifo-config-1">uart_fifo_config_1</a></p></td>
<td><p>UART FIFO configuration register1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#uart-fifo-wdata">uart_fifo_wdata</a></p></td>
<td><p>UART FIFO write data</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#uart-fifo-rdata">uart_fifo_rdata</a></p></td>
<td><p>UART FIFO read data</p></td>
</tr>
</tbody>
</table>
<section id="utx-config">
<h3><span class="section-number">10.4.1. </span>utx_config<a class="headerlink" href="#utx-config" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a000</p>
<figure class="align-center">
<img alt="../_images/uart_utx_config.svg" src="../_images/uart_utx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_utx_len</p></td>
<td><p>r/w</p></td>
<td><p>16'd0</p></td>
<td><p>Length of UART TX data transfer (Unit: character/byte) (Don't-care if cr_utx_frm_en is enabled)</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>15:13</p></td>
<td rowspan="2"><p>cr_utx_bit_cnt_b</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>3'd4</p></td>
<td rowspan="2"><p>UART TX BREAK bit count (for LIN protocol)</p>
<p>Note: Additional 8 bit times will be added since LIN Break field requires at least 13 bit times</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>12:11</p></td>
<td><p>cr_utx_bit_cnt_p</p></td>
<td><p>r/w</p></td>
<td><p>2'd1</p></td>
<td><p>UART TX STOP bit count (unit: 0.5 bit)</p></td>
</tr>
<tr class="row-even"><td><p>10:8</p></td>
<td><p>cr_utx_bit_cnt_d</p></td>
<td><p>r/w</p></td>
<td><p>3'd7</p></td>
<td><p>UART TX DATA bit count for each character</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_utx_ir_inv</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Inverse signal of UART TX output in IR mode</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_utx_ir_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART TX IR mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_utx_prt_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Select signal of UART TX parity bit</p>
<p>1: Odd parity</p>
<p>0: Even parity</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_utx_prt_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART TX parity bit</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_utx_lin_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART TX LIN mode (LIN header will be sent before sending data)</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_utx_frm_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART TX freerun mode (utx_end_int will be disabled)</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_utx_cts_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART TX CTS flow control function</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_utx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of UART TX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="urx-config">
<h3><span class="section-number">10.4.2. </span>urx_config<a class="headerlink" href="#urx-config" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a004</p>
<figure class="align-center">
<img alt="../_images/uart_urx_config.svg" src="../_images/uart_urx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:16</p></td>
<td rowspan="2"><p>cr_urx_len</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>16'd0</p></td>
<td rowspan="2"><p>Length of UART RX data transfer (Unit: character/byte)</p>
<p>urx_end_int will assert when this length is reached</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>cr_urx_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4'd0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_urx_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of RXD input de-glitch function</p></td>
</tr>
<tr class="row-even"><td><p>10:8</p></td>
<td><p>cr_urx_bit_cnt_d</p></td>
<td><p>r/w</p></td>
<td><p>3'd7</p></td>
<td><p>UART RX DATA bit count for each character</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>cr_urx_ir_inv</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Inverse signal of UART RX input in IR mode</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>cr_urx_ir_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART RX IR mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_urx_prt_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Select signal of UART RX parity bit</p>
<p>1: Odd parity</p>
<p>0: Even parity</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_prt_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART RX parity bit</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_lin_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART RX LIN mode (LIN header will be required and checked before receiving data)</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_urx_abr_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART RX Auto Baud Rate detection function</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_urx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of UART RX function</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-bit-prd">
<h3><span class="section-number">10.4.3. </span>uart_bit_prd<a class="headerlink" href="#uart-bit-prd" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a008</p>
<figure class="align-center">
<img alt="../_images/uart_uart_bit_prd.svg" src="../_images/uart_uart_bit_prd.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_urx_bit_prd</p></td>
<td><p>r/w</p></td>
<td><p>16'd255</p></td>
<td><p>Period of each UART RX bit, related to baud rate</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_utx_bit_prd</p></td>
<td><p>r/w</p></td>
<td><p>16'd255</p></td>
<td><p>Period of each UART TX bit, related to baud rate</p></td>
</tr>
</tbody>
</table>
</section>
<section id="data-config">
<h3><span class="section-number">10.4.4. </span>data_config<a class="headerlink" href="#data-config" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a00c</p>
<figure class="align-center">
<img alt="../_images/uart_data_config.svg" src="../_images/uart_data_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>cr_uart_bit_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Bit-inverse signal for each data byte</p>
<p>0: Each byte is sent out LSB-first</p>
<p>1: Each byte is sent out MSB-first</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="utx-ir-position">
<h3><span class="section-number">10.4.5. </span>utx_ir_position<a class="headerlink" href="#utx-ir-position" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a010</p>
<figure class="align-center">
<img alt="../_images/uart_utx_ir_position.svg" src="../_images/uart_utx_ir_position.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_utx_ir_pos_p</p></td>
<td><p>r/w</p></td>
<td><p>16'd159</p></td>
<td><p>STOP position of UART TX IR pulse</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_utx_ir_pos_s</p></td>
<td><p>r/w</p></td>
<td><p>16'd112</p></td>
<td><p>START position of UART TX IR pulse</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-ir-position">
<h3><span class="section-number">10.4.6. </span>urx_ir_position<a class="headerlink" href="#urx-ir-position" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a014</p>
<figure class="align-center">
<img alt="../_images/uart_urx_ir_position.svg" src="../_images/uart_urx_ir_position.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_urx_ir_pos_s</p></td>
<td><p>r/w</p></td>
<td><p>16'd111</p></td>
<td><p>START position of UART RXD pulse recovered from IR signal</p></td>
</tr>
</tbody>
</table>
</section>
<section id="urx-rto-timer">
<h3><span class="section-number">10.4.7. </span>urx_rto_timer<a class="headerlink" href="#urx-rto-timer" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a018</p>
<figure class="align-center">
<img alt="../_images/uart_urx_rto_timer.svg" src="../_images/uart_urx_rto_timer.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_urx_rto_value</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Time-out value for triggering RTO interrupt (unit: bit time)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-sw-mode">
<h3><span class="section-number">10.4.8. </span>uart_sw_mode<a class="headerlink" href="#uart-sw-mode" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a01c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_sw_mode.svg" src="../_images/uart_uart_sw_mode.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_urx_rts_sw_val</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX RTS output SW control value</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_urx_rts_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX RTS output SW control mode</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_utx_txd_sw_val</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>UART TX TXD output SW control value</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>cr_utx_txd_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>UART TX TXD output SW control mode</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-sts">
<h3><span class="section-number">10.4.9. </span>uart_int_sts<a class="headerlink" href="#uart-int-sts" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a020</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_sts.svg" src="../_images/uart_uart_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>urx_lse_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX LIN mode sync field error interrupt</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>urx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>utx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART TX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>urx_pce_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX parity check error interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>urx_rto_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX Time-out interrupt</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>urx_fifo_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>utx_fifo_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>urx_end_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART RX transfer end interrupt (set according to cr_urx_len)</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>utx_end_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>UART TX transfer end interrupt (set according to cr_utx_len)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-mask">
<h3><span class="section-number">10.4.10. </span>uart_int_mask<a class="headerlink" href="#uart-int-mask" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a024</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_mask.svg" src="../_images/uart_uart_int_mask.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_urx_lse_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_lse_int</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>cr_urx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_fer_int</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>cr_utx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of utx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>cr_urx_pce_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_pce_int</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>cr_urx_rto_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_rto_int</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>cr_urx_fifo_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_fifo_int</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>cr_utx_fifo_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of utx_fifo_int</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>cr_urx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of urx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>cr_utx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-clear">
<h3><span class="section-number">10.4.11. </span>uart_int_clear<a class="headerlink" href="#uart-int-clear" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a028</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_clear.svg" src="../_images/uart_uart_int_clear.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_urx_lse_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of urx_lse_int</p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>cr_urx_pce_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of urx_pce_int</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_urx_rto_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of urx_rto_int</p></td>
</tr>
<tr class="row-odd"><td><p>3:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>cr_urx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of urx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>cr_utx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-int-en">
<h3><span class="section-number">10.4.12. </span>uart_int_en<a class="headerlink" href="#uart-int-en" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a02c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_int_en.svg" src="../_images/uart_uart_int_en.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_urx_lse_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_lse_int</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>cr_urx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_fer_int</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>cr_utx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of utx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>cr_urx_pce_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_pce_int</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>cr_urx_rto_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_rto_int</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>cr_urx_fifo_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_fifo_int</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>cr_utx_fifo_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of utx_fifo_int</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>cr_urx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of urx_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>cr_utx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of utx_end_int</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-status">
<h3><span class="section-number">10.4.13. </span>uart_status<a class="headerlink" href="#uart-status" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a030</p>
<figure class="align-center">
<img alt="../_images/uart_uart_status.svg" src="../_images/uart_uart_status.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>sts_urx_bus_busy</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Indicator of UART RX bus busy</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>sts_utx_bus_busy</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Indicator of UART TX bus busy</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sts-urx-abr-prd">
<h3><span class="section-number">10.4.14. </span>sts_urx_abr_prd<a class="headerlink" href="#sts-urx-abr-prd" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a034</p>
<figure class="align-center">
<img alt="../_images/uart_sts_urx_abr_prd.svg" src="../_images/uart_sts_urx_abr_prd.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_urx_abr_prd_0x55</p></td>
<td><p>r</p></td>
<td><p>16'd0</p></td>
<td><p>Bit period of Auto Baud Rate detection using codeword 0x55</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>sts_urx_abr_prd_start</p></td>
<td><p>r</p></td>
<td><p>16'd0</p></td>
<td><p>Bit period of Auto Baud Rate detection using START bit</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-config-0">
<h3><span class="section-number">10.4.15. </span>uart_fifo_config_0<a class="headerlink" href="#uart-fifo-config-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a080</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_config_0.svg" src="../_images/uart_uart_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of RX FIFO</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of TX FIFO</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>uart_dma_rx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_rx_req/ack interface</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>uart_dma_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-config-1">
<h3><span class="section-number">10.4.16. </span>uart_fifo_config_1<a class="headerlink" href="#uart-fifo-config-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a084</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_config_1.svg" src="../_images/uart_uart_fifo_config_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>30:24</p></td>
<td><p>rx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>7'd0</p></td>
<td><p>RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>22:16</p></td>
<td><p>tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>7'd0</p></td>
<td><p>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>8'd0</p></td>
<td><p>RX FIFO available count</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>8'd128</p></td>
<td><p>TX FIFO available count</p></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-wdata">
<h3><span class="section-number">10.4.17. </span>uart_fifo_wdata<a class="headerlink" href="#uart-fifo-wdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a088</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_wdata.svg" src="../_images/uart_uart_fifo_wdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>uart_fifo_wdata</p></td>
<td><p>w</p></td>
<td><p>x</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="uart-fifo-rdata">
<h3><span class="section-number">10.4.18. </span>uart_fifo_rdata<a class="headerlink" href="#uart-fifo-rdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a08c</p>
<figure class="align-center">
<img alt="../_images/uart_uart_fifo_rdata.svg" src="../_images/uart_uart_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>uart_fifo_rdata</p></td>
<td><p>r</p></td>
<td><p>8'h0</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="SPI.html" class="btn btn-neutral float-left" title="9. SPI" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="I2C.html" class="btn btn-neutral float-right" title="11. I2C" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2021.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>