<profile>

<section name = "Vivado HLS Report for 'canny_edge_rectangle'" level="0">
<item name = "Date">Fri May 26 21:01:41 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cannyRectangle</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00, 10.648, 1.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2103846, 2103846, 2103842, 2103842, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Sobel_1920u_1080u_U0">Sobel_1920u_1080u_s, 2103841, 2103841, 2103841, 2103841, none</column>
<column name="GaussianBlur_U0">GaussianBlur, 2079001, 2079001, 2079001, 2079001, none</column>
<column name="NonMaxSuppression_U0">NonMaxSuppression, 2077921, 2077921, 2077921, 2077921, none</column>
<column name="HystThresholdComp_U0">HystThresholdComp, 2077921, 2077921, 2077921, 2077921, none</column>
<column name="AXIS2GrayArray_U0">AXIS2GrayArray, 2077921, 2077921, 2077921, 2077921, none</column>
<column name="ZeroPadding_U0">ZeroPadding, 2076841, 2076841, 2076841, 2076841, none</column>
<column name="GrayArray2AXIS_U0">GrayArray2AXIS, 2077921, 2077921, 2077921, 2077921, none</column>
<column name="HystThreshold_U0">HystThreshold, 2077921, 2077921, 2077921, 2077921, none</column>
<column name="canny_edge_rectangle_2_U0">canny_edge_rectangle_2, 0, 0, 0, 0, none</column>
<column name="canny_edge_rectangle_1_2_U0">canny_edge_rectangle_1_2, 0, 0, 0, 0, none</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">0, -, 72, 278, -</column>
<column name="Instance">15, 5, 4195, 5661, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 2, 4, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="AXIS2GrayArray_U0">AXIS2GrayArray, 0, 3, 143, 207, 0</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 18, 47, 0</column>
<column name="GaussianBlur_U0">GaussianBlur, 5, 0, 382, 685, 0</column>
<column name="GrayArray2AXIS_U0">GrayArray2AXIS, 0, 0, 103, 260, 0</column>
<column name="HystThreshold_U0">HystThreshold, 0, 0, 62, 211, 0</column>
<column name="HystThresholdComp_U0">HystThresholdComp, 3, 0, 108, 301, 0</column>
<column name="NonMaxSuppression_U0">NonMaxSuppression, 4, 0, 140, 440, 0</column>
<column name="Sobel_1920u_1080u_U0">Sobel_1920u_1080u_s, 3, 2, 3125, 3111, 0</column>
<column name="ZeroPadding_U0">ZeroPadding, 0, 0, 44, 215, 0</column>
<column name="canny_edge_rectangle_1_2_U0">canny_edge_rectangle_1_2, 0, 0, 3, 38, 0</column>
<column name="canny_edge_rectangle_2_U0">canny_edge_rectangle_2, 0, 0, 3, 74, 0</column>
<column name="canny_edge_rectangle_AXILiteS_s_axi_U">canny_edge_rectangle_AXILiteS_s_axi, 0, 0, 64, 72, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="bh_c1_U">0, 6, 0, -, 7, 8, 56</column>
<column name="bh_c2_U">0, 5, 0, -, 2, 8, 16</column>
<column name="bh_c_U">0, 5, 0, -, 2, 8, 16</column>
<column name="bl_c2_U">0, 6, 0, -, 7, 8, 56</column>
<column name="bl_c3_U">0, 5, 0, -, 2, 8, 16</column>
<column name="bl_c_U">0, 5, 0, -, 2, 8, 16</column>
<column name="fifo1_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo2_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo3_grad_U">0, 5, 0, -, 1, 2, 2</column>
<column name="fifo3_value_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo4_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo5_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo6_U">0, 5, 0, -, 1, 8, 8</column>
<column name="fifo7_U">0, 5, 0, -, 1, 8, 8</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIS2GrayArray_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="canny_edge_rectangle_1_2_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIS2GrayArray_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="canny_edge_rectangle_1_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="canny_edge_rectangle_2_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_AXIS2GrayArray_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_canny_edge_rectangle_1_2_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIS2GrayArray_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIS2GrayArray_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_canny_edge_rectangle_1_2_U0_ap_ready">9, 2, 1, 2</column>
<column name="canny_edge_rectangle_1_2_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIS2GrayArray_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIS2GrayArray_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_canny_edge_rectangle_1_2_U0_ap_ready">1, 0, 1, 0</column>
<column name="canny_edge_rectangle_1_2_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, canny_edge_rectangle, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, canny_edge_rectangle, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, canny_edge_rectangle, return value</column>
<column name="axis_in_TDATA">in, 24, axis, axis_in_data_V, pointer</column>
<column name="axis_in_TVALID">in, 1, axis, axis_in_data_V, pointer</column>
<column name="axis_in_TREADY">out, 1, axis, axis_in_data_V, pointer</column>
<column name="axis_in_TLAST">in, 1, axis, axis_in_last_V, pointer</column>
<column name="axis_out_TDATA">out, 24, axis, axis_out_data_V, pointer</column>
<column name="axis_out_TLAST">out, 1, axis, axis_out_last_V, pointer</column>
<column name="axis_out_TVALID">out, 1, axis, axis_out_last_V, pointer</column>
<column name="axis_out_TREADY">in, 1, axis, axis_out_last_V, pointer</column>
<column name="bh">in, 8, ap_none, bh, scalar</column>
<column name="bl">in, 8, ap_none, bl, scalar</column>
</table>
</item>
</section>
</profile>
