LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY ram_infer IS
   PORT
   (
      clock: IN   std_logic;
      data:  IN   std_logic_vector (12 DOWNTO 0);
      address:   IN   integer RANGE 0 to 65535;
      we:    IN   std_logic;
      q:     OUT  std_logic_vector (12 DOWNTO 0)
   );
END ram_infer;
ARCHITECTURE rtl OF ram_infer IS
	TYPE mem IS ARRAY(0 TO 65535) OF std_logic_vector(12 DOWNTO 0);
	SIGNAL ram_block : mem;
	attribute ram_init_file : string;
	attribute ram_init_file of ram_block:
	signal is "init.mif";
BEGIN
   PROCESS (clock)
   BEGIN
      IF (clock'event AND clock = '1') THEN
         IF (we = '1') THEN
            ram_block(address) <= data;
         END IF;
         q <= ram_block(address);
      END IF;
   END PROCESS;
END rtl;