// Seed: 879262705
module module_0;
  assign #1 id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input supply1 id_8
);
  reg id_10;
  assign id_3 = 1'b0;
  assign id_0 = id_5;
  final id_10 <= #1 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_10 <= id_4[1];
  wire id_12;
  module_0 modCall_1 ();
  assign #(1) id_12 = id_3;
  nmos (1, id_11 * id_5 * 1);
endmodule
