

================================================================
== Vitis HLS Report for 'axi4_conv2D'
================================================================
* Date:           Thu Sep 28 15:25:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310|  3.100 us|  3.100 us|  311|  311|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106  |axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2  |      302|      302|  3.020 us|  3.020 us|  302|  302|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    710|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|    2638|   3615|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    138|    -|
|Register         |        -|    -|     871|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3509|   4463|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106  |axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2  |        0|   0|  1644|  1789|    0|
    |control_s_axi_U                                                  |control_s_axi                                         |        0|   0|   240|   424|    0|
    |gmem_m_axi_U                                                     |gmem_m_axi                                            |        0|   0|   754|  1402|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |        0|   0|  2638|  3615|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln186_11_fu_173_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_13_fu_179_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_15_fu_185_p2  |         +|   0|  0|  71|          64|           4|
    |add_ln186_18_fu_191_p2  |         +|   0|  0|  71|          64|           3|
    |add_ln186_19_fu_197_p2  |         +|   0|  0|  71|          64|           4|
    |add_ln186_1_fu_143_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln186_3_fu_149_p2   |         +|   0|  0|  71|          64|           2|
    |add_ln186_5_fu_155_p2   |         +|   0|  0|  71|          64|           2|
    |add_ln186_7_fu_161_p2   |         +|   0|  0|  71|          64|           3|
    |add_ln186_9_fu_167_p2   |         +|   0|  0|  71|          64|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 710|         640|          28|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|         10|    1|         10|
    |gmem_ARVALID   |   9|          2|    1|          2|
    |gmem_AWADDR    |  13|          3|   64|        192|
    |gmem_AWLEN     |  13|          3|   32|         96|
    |gmem_AWVALID   |  13|          3|    1|          3|
    |gmem_BREADY    |  13|          3|    1|          3|
    |gmem_RREADY    |   9|          2|    1|          2|
    |gmem_WVALID    |   9|          2|    1|          2|
    |gmem_blk_n_AW  |   9|          2|    1|          2|
    |gmem_blk_n_B   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 138|         32|  104|        314|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln186_11_reg_269                                                          |  64|   0|   64|          0|
    |add_ln186_13_reg_274                                                          |  64|   0|   64|          0|
    |add_ln186_15_reg_279                                                          |  64|   0|   64|          0|
    |add_ln186_18_reg_284                                                          |  64|   0|   64|          0|
    |add_ln186_19_reg_289                                                          |  64|   0|   64|          0|
    |add_ln186_1_reg_244                                                           |  64|   0|   64|          0|
    |add_ln186_3_reg_249                                                           |  64|   0|   64|          0|
    |add_ln186_5_reg_254                                                           |  64|   0|   64|          0|
    |add_ln186_7_reg_259                                                           |  64|   0|   64|          0|
    |add_ln186_9_reg_264                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                     |   9|   0|    9|          0|
    |empty_reg_234                                                                 |  21|   0|   21|          0|
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |image_in_read_reg_222                                                         |  64|   0|   64|          0|
    |image_out_read_reg_216                                                        |  64|   0|   64|          0|
    |trunc_ln840_reg_239                                                           |   8|   0|    8|          0|
    |weights_read_reg_203                                                          |  64|   0|   64|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 871|   0|  871|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|bias                   |   in|   32|     ap_none|          bias|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 10 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%image_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_out" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 11 'read' 'image_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%image_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_in" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 12 'read' 'image_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %image_out_read" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 13 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%empty_16 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr, i32 16" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 14 'writereq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bias" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 15 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %bias_read" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i32 %bias_read"   --->   Operation 17 'trunc' 'trunc_ln840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (3.56ns)   --->   "%add_ln186_1 = add i64 %weights_read, i64 1"   --->   Operation 18 'add' 'add_ln186_1' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (3.56ns)   --->   "%add_ln186_3 = add i64 %weights_read, i64 2"   --->   Operation 19 'add' 'add_ln186_3' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (3.56ns)   --->   "%add_ln186_5 = add i64 %weights_read, i64 3"   --->   Operation 20 'add' 'add_ln186_5' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (3.56ns)   --->   "%add_ln186_7 = add i64 %weights_read, i64 4"   --->   Operation 21 'add' 'add_ln186_7' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (3.56ns)   --->   "%add_ln186_9 = add i64 %weights_read, i64 5"   --->   Operation 22 'add' 'add_ln186_9' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (3.56ns)   --->   "%add_ln186_11 = add i64 %weights_read, i64 6"   --->   Operation 23 'add' 'add_ln186_11' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (3.56ns)   --->   "%add_ln186_13 = add i64 %weights_read, i64 7"   --->   Operation 24 'add' 'add_ln186_13' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (3.56ns)   --->   "%add_ln186_15 = add i64 %weights_read, i64 8"   --->   Operation 25 'add' 'add_ln186_15' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (3.56ns)   --->   "%add_ln186_18 = add i64 %image_in_read, i64 6"   --->   Operation 26 'add' 'add_ln186_18' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (3.56ns)   --->   "%add_ln186_19 = add i64 %image_in_read, i64 12"   --->   Operation 27 'add' 'add_ln186_19' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln6 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, i8 %gmem, i64 %image_out_read, i64 %add_ln186_15, i64 %add_ln186_13, i64 %add_ln186_11, i64 %add_ln186_9, i64 %add_ln186_7, i64 %add_ln186_5, i64 %add_ln186_3, i64 %add_ln186_1, i64 %weights_read, i64 %image_in_read, i64 %add_ln186_18, i64 %add_ln186_19, i21 %empty, i8 %trunc_ln840" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 28 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln6 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, i8 %gmem, i64 %image_out_read, i64 %add_ln186_15, i64 %add_ln186_13, i64 %add_ln186_11, i64 %add_ln186_9, i64 %add_ln186_7, i64 %add_ln186_5, i64 %add_ln186_3, i64 %add_ln186_1, i64 %weights_read, i64 %image_in_read, i64 %add_ln186_18, i64 %add_ln186_19, i21 %empty, i8 %trunc_ln840" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 29 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [5/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 30 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [4/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 31 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [3/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 32 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [2/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 33 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [axi4_conv2D/axi4_conv2D.cpp:3]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_in, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_out, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 45 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 46 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_read      (read         ) [ 0011100000]
image_out_read    (read         ) [ 0011100000]
image_in_read     (read         ) [ 0011100000]
gmem_addr         (getelementptr) [ 0001111111]
empty_16          (writereq     ) [ 0000000000]
bias_read         (read         ) [ 0000000000]
empty             (trunc        ) [ 0000100000]
trunc_ln840       (trunc        ) [ 0000100000]
add_ln186_1       (add          ) [ 0000100000]
add_ln186_3       (add          ) [ 0000100000]
add_ln186_5       (add          ) [ 0000100000]
add_ln186_7       (add          ) [ 0000100000]
add_ln186_9       (add          ) [ 0000100000]
add_ln186_11      (add          ) [ 0000100000]
add_ln186_13      (add          ) [ 0000100000]
add_ln186_15      (add          ) [ 0000100000]
add_ln186_18      (add          ) [ 0000100000]
add_ln186_19      (add          ) [ 0000100000]
call_ln6          (call         ) [ 0000000000]
spectopmodule_ln3 (spectopmodule) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
empty_17          (writeresp    ) [ 0000000000]
ret_ln40          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="weights_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="image_out_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="image_in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_writeresp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_16/2 empty_17/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bias_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="64" slack="2"/>
<pin id="110" dir="0" index="3" bw="64" slack="0"/>
<pin id="111" dir="0" index="4" bw="64" slack="0"/>
<pin id="112" dir="0" index="5" bw="64" slack="0"/>
<pin id="113" dir="0" index="6" bw="64" slack="0"/>
<pin id="114" dir="0" index="7" bw="64" slack="0"/>
<pin id="115" dir="0" index="8" bw="64" slack="0"/>
<pin id="116" dir="0" index="9" bw="64" slack="0"/>
<pin id="117" dir="0" index="10" bw="64" slack="0"/>
<pin id="118" dir="0" index="11" bw="64" slack="2"/>
<pin id="119" dir="0" index="12" bw="64" slack="2"/>
<pin id="120" dir="0" index="13" bw="64" slack="0"/>
<pin id="121" dir="0" index="14" bw="64" slack="0"/>
<pin id="122" dir="0" index="15" bw="21" slack="0"/>
<pin id="123" dir="0" index="16" bw="8" slack="0"/>
<pin id="124" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem_addr_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="1"/>
<pin id="130" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="empty_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln840_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln840/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln186_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="2"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln186_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="2"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_3/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln186_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="2"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_5/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln186_7_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_7/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln186_9_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="2"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_9/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln186_11_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="2"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_11/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln186_13_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="2"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_13/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln186_15_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="2"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_15/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln186_18_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="2"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_18/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln186_19_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_19/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="weights_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2"/>
<pin id="205" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="image_out_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="image_out_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="image_in_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="2"/>
<pin id="224" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="image_in_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="gmem_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="3"/>
<pin id="231" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="empty_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="21" slack="1"/>
<pin id="236" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="239" class="1005" name="trunc_ln840_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln840 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_ln186_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln186_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln186_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln186_7_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_7 "/>
</bind>
</comp>

<comp id="264" class="1005" name="add_ln186_9_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln186_11_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_11 "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln186_13_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln186_15_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_15 "/>
</bind>
</comp>

<comp id="284" class="1005" name="add_ln186_18_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_18 "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln186_19_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="127" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="136"><net_src comp="99" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="106" pin=15"/></net>

<net id="141"><net_src comp="99" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="106" pin=16"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="106" pin=10"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="106" pin=9"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="155" pin="2"/><net_sink comp="106" pin=8"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="166"><net_src comp="161" pin="2"/><net_sink comp="106" pin=7"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="106" pin=6"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="178"><net_src comp="173" pin="2"/><net_sink comp="106" pin=5"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="184"><net_src comp="179" pin="2"/><net_sink comp="106" pin=4"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="190"><net_src comp="185" pin="2"/><net_sink comp="106" pin=3"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="196"><net_src comp="191" pin="2"/><net_sink comp="106" pin=13"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="202"><net_src comp="197" pin="2"/><net_sink comp="106" pin=14"/></net>

<net id="206"><net_src comp="74" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="106" pin=11"/></net>

<net id="219"><net_src comp="80" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="225"><net_src comp="86" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="106" pin=12"/></net>

<net id="232"><net_src comp="127" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="237"><net_src comp="133" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="106" pin=15"/></net>

<net id="242"><net_src comp="138" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="106" pin=16"/></net>

<net id="247"><net_src comp="143" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="106" pin=10"/></net>

<net id="252"><net_src comp="149" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="106" pin=9"/></net>

<net id="257"><net_src comp="155" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="106" pin=8"/></net>

<net id="262"><net_src comp="161" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="106" pin=7"/></net>

<net id="267"><net_src comp="167" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="106" pin=6"/></net>

<net id="272"><net_src comp="173" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="277"><net_src comp="179" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="282"><net_src comp="185" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="287"><net_src comp="191" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="106" pin=13"/></net>

<net id="292"><net_src comp="197" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="106" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: axi4_conv2D : gmem | {3 4 }
	Port: axi4_conv2D : image_in | {1 }
	Port: axi4_conv2D : image_out | {1 }
	Port: axi4_conv2D : weights | {1 }
	Port: axi4_conv2D : bias | {3 }
  - Chain level:
	State 1
	State 2
		empty_16 : 1
	State 3
		call_ln6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |    0    |   836   |   1423  |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln186_1_fu_143                       |    0    |    0    |    71   |
|          |                        add_ln186_3_fu_149                       |    0    |    0    |    71   |
|          |                        add_ln186_5_fu_155                       |    0    |    0    |    71   |
|          |                        add_ln186_7_fu_161                       |    0    |    0    |    71   |
|    add   |                        add_ln186_9_fu_167                       |    0    |    0    |    71   |
|          |                       add_ln186_11_fu_173                       |    0    |    0    |    71   |
|          |                       add_ln186_13_fu_179                       |    0    |    0    |    71   |
|          |                       add_ln186_15_fu_185                       |    0    |    0    |    71   |
|          |                       add_ln186_18_fu_191                       |    0    |    0    |    71   |
|          |                       add_ln186_19_fu_197                       |    0    |    0    |    71   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                     weights_read_read_fu_74                     |    0    |    0    |    0    |
|   read   |                    image_out_read_read_fu_80                    |    0    |    0    |    0    |
|          |                     image_in_read_read_fu_86                    |    0    |    0    |    0    |
|          |                       bias_read_read_fu_99                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
| writeresp|                       grp_writeresp_fu_92                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   trunc  |                           empty_fu_133                          |    0    |    0    |    0    |
|          |                        trunc_ln840_fu_138                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                 |    0    |   836   |   2133  |
|----------|-----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln186_11_reg_269 |   64   |
| add_ln186_13_reg_274 |   64   |
| add_ln186_15_reg_279 |   64   |
| add_ln186_18_reg_284 |   64   |
| add_ln186_19_reg_289 |   64   |
|  add_ln186_1_reg_244 |   64   |
|  add_ln186_3_reg_249 |   64   |
|  add_ln186_5_reg_254 |   64   |
|  add_ln186_7_reg_259 |   64   |
|  add_ln186_9_reg_264 |   64   |
|     empty_reg_234    |   21   |
|   gmem_addr_reg_229  |    8   |
| image_in_read_reg_222|   64   |
|image_out_read_reg_216|   64   |
|  trunc_ln840_reg_239 |    8   |
| weights_read_reg_203 |   64   |
+----------------------+--------+
|         Total        |   869  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_writeresp_fu_92                       |  p0  |   2  |   1  |    2   |
|                       grp_writeresp_fu_92                       |  p1  |   2  |   8  |   16   ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p3  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p4  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p5  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p6  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p7  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p8  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p9  |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p10 |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p13 |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p14 |   2  |  64  |   128  ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p15 |   2  |  21  |   42   ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 |  p16 |   2  |   8  |   16   ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                              |      |      |      |  1356  ||  22.54  ||   117   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   836  |  2133  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |   869  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   22   |  1705  |  2250  |
+-----------+--------+--------+--------+--------+
