{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:22:52 2012 " "Info: Processing started: Wed Apr 18 22:22:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Info: Found design unit 1: clk_div-BHV" {  } { { "clk_div.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/clk_div.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/clk_div.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boardtest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boardtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardTest-STR " "Info: Found design unit 1: BoardTest-STR" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BoardTest " "Info: Found entity 1: BoardTest" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-BHV " "Info: Found design unit 1: SPI_Slave-BHV" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/SPI_Slave.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Info: Found entity 1: SPI_Slave" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/SPI_Slave.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file motor_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_pwm-behavior " "Info: Found design unit 1: motor_pwm-behavior" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/motor_pwm.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor_pwm " "Info: Found entity 1: motor_pwm" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/motor_pwm.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavior " "Info: Found design unit 1: pid_controller-behavior" {  } { { "pid_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/pid_controller.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Info: Found entity 1: pid_controller" {  } { { "pid_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/pid_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_controller-behavior " "Info: Found design unit 1: reg_controller-behavior" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/reg_controller.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_controller " "Info: Found entity 1: reg_controller" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/reg_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file quadreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadreg-behavior " "Info: Found design unit 1: quadreg-behavior" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 quadreg " "Info: Found entity 1: quadreg" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file outmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outmux-behavior " "Info: Found design unit 1: outmux-behavior" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/outmux.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 outmux " "Info: Found entity 1: outmux" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/outmux.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmap-behavior " "Info: Found design unit 1: regmap-behavior" {  } { { "regmap.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regmap " "Info: Found entity 1: regmap" {  } { { "regmap.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addreg-behavior " "Info: Found design unit 1: addreg-behavior" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addreg " "Info: Found entity 1: addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangefinder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rangefinder-behavior " "Info: Found design unit 1: rangefinder-behavior" {  } { { "rangefinder.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/rangefinder.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rangefinder " "Info: Found entity 1: rangefinder" {  } { { "rangefinder.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/rangefinder.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoardTest " "Info: Elaborating entity \"BoardTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegXD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegYD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegZD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegXM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegYM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegZM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegAD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegAM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_1HzClkDivider " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_1HzClkDivider\"" {  } { { "BoardTest.vhd" "U_1HzClkDivider" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Slave SPI_Slave:U_PICSPI_Slave " "Info: Elaborating entity \"SPI_Slave\" for hierarchy \"SPI_Slave:U_PICSPI_Slave\"" {  } { { "BoardTest.vhd" "U_PICSPI_Slave" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage SPI_Slave.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at SPI_Slave.vhd(30): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/SPI_Slave.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rangefinder rangefinder:U_Ranger_Top " "Info: Elaborating entity \"rangefinder\" for hierarchy \"rangefinder:U_Ranger_Top\"" {  } { { "BoardTest.vhd" "U_Ranger_Top" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Warning: Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Info: Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/divider.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/divider.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider rangefinder:U_Ranger_Top\|Divider:Div " "Info: Elaborating entity \"Divider\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\"" {  } { { "rangefinder.vhd" "Div" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/rangefinder.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/divider.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info: Elaborated megafunction instantiation \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/divider.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info: Instantiated megafunction \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info: Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Info: Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Info: Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divider.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/divider.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gup.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gup " "Info: Found entity 1: lpm_divide_gup" {  } { { "db/lpm_divide_gup.tdf" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/lpm_divide_gup.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gup rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated " "Info: Elaborating entity \"lpm_divide_gup\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider " "Info: Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_gup.tdf" "divider" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/lpm_divide_gup.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o5f rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider " "Info: Elaborating entity \"alt_u_div_o5f\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_0" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/alt_u_div_o5f.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_1" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/db/alt_u_div_o5f.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:Motor_1 " "Info: Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:Motor_1\"" {  } { { "BoardTest.vhd" "Motor_1" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmap regmap:Registers " "Info: Elaborating entity \"regmap\" for hierarchy \"regmap:Registers\"" {  } { { "BoardTest.vhd" "Registers" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_controller regmap:Registers\|reg_controller:RegCont " "Info: Elaborating entity \"reg_controller\" for hierarchy \"regmap:Registers\|reg_controller:RegCont\"" {  } { { "regmap.vhd" "RegCont" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addreg regmap:Registers\|addreg:RegAdd " "Info: Elaborating entity \"addreg\" for hierarchy \"regmap:Registers\|addreg:RegAdd\"" {  } { { "regmap.vhd" "RegAdd" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadreg regmap:Registers\|quadreg:RegXD " "Info: Elaborating entity \"quadreg\" for hierarchy \"regmap:Registers\|quadreg:RegXD\"" {  } { { "regmap.vhd" "RegXD" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux regmap:Registers\|outmux:MuxOut " "Info: Elaborating entity \"outmux\" for hierarchy \"regmap:Registers\|outmux:MuxOut\"" {  } { { "regmap.vhd" "MuxOut" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/regmap.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ultra_B_Trigger GND " "Warning (13410): Pin \"Ultra_B_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_SCL GND " "Warning (13410): Pin \"Camera_SCL\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_RESET GND " "Warning (13410): Pin \"Camera_RESET\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_EXTCLK GND " "Warning (13410): Pin \"Camera_EXTCLK\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_Clock GND " "Warning (13410): Pin \"FPGA_SPI_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_MOSI GND " "Warning (13410): Pin \"FPGA_SPI_MOSI\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_Clock GND " "Warning (13410): Pin \"FPGA_I2C_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Gyro_ChipSelect VCC " "Warning (13410): Pin \"Gyro_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ChipSelect VCC " "Warning (13410): Pin \"SRAM_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WriteProtect GND " "Warning (13410): Pin \"SRAM_WriteProtect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Accel_SelAddr0 GND " "Warning (13410): Pin \"Accel_SelAddr0\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_0 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_0\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_1 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_3 " "Warning (15610): No output dependent on input pin \"Switch_3\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_4 " "Warning (15610): No output dependent on input pin \"Switch_4\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_B_Edge " "Warning (15610): No output dependent on input pin \"Ultra_B_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_HD " "Warning (15610): No output dependent on input pin \"Camera_HD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_VD " "Warning (15610): No output dependent on input pin \"Camera_VD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DCLK " "Warning (15610): No output dependent on input pin \"Camera_DCLK\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[0\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[0\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[1\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[1\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[2\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[2\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[3\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[3\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[4\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[4\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[5\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[5\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[6\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[6\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[7\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[7\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SPI_MISO " "Warning (15610): No output dependent on input pin \"FPGA_SPI_MISO\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_DataReady " "Warning (15610): No output dependent on input pin \"Gyro_DataReady\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_Interrupt " "Warning (15610): No output dependent on input pin \"Gyro_Interrupt\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt1 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt2 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt2\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "954 " "Info: Implemented 954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "882 " "Info: Implemented 882 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:22:59 2012 " "Info: Processing ended: Wed Apr 18 22:22:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:23:00 2012 " "Info: Processing started: Wed Apr 18 22:23:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "BoardTest EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"BoardTest\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 2115 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 2116 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 2117 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BoardTest.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'BoardTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 14 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 65 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:U_1HzClkDivider\|clk_out  " "Info: Automatically promoted node clk_div:U_1HzClkDivider\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/clk_div.vhd" 16 -1 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:U_1HzClkDivider|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 830 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X10_Y9 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[0\] 0 " "Info: Pin \"PIC_PBUS_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[1\] 0 " "Info: Pin \"PIC_PBUS_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[2\] 0 " "Info: Pin \"PIC_PBUS_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[3\] 0 " "Info: Pin \"PIC_PBUS_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[4\] 0 " "Info: Pin \"PIC_PBUS_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[5\] 0 " "Info: Pin \"PIC_PBUS_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[6\] 0 " "Info: Pin \"PIC_PBUS_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[7\] 0 " "Info: Pin \"PIC_PBUS_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_SDA 0 " "Info: Pin \"Camera_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_Data 0 " "Info: Pin \"FPGA_I2C_Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TLED_Orange_1 0 " "Info: Pin \"TLED_Orange_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TLED_Orange_2 0 " "Info: Pin \"TLED_Orange_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[0\] 0 " "Info: Pin \"BLED_Blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[1\] 0 " "Info: Pin \"BLED_Blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[2\] 0 " "Info: Pin \"BLED_Blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[3\] 0 " "Info: Pin \"BLED_Blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[0\] 0 " "Info: Pin \"BLED_Orange\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[1\] 0 " "Info: Pin \"BLED_Orange\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[2\] 0 " "Info: Pin \"BLED_Orange\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[3\] 0 " "Info: Pin \"BLED_Orange\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_OK_OUT 0 " "Info: Pin \"PIC_PBUS_OK_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_SPI_MISO 0 " "Info: Pin \"PIC_SPI_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ultra_T_Trigger 0 " "Info: Pin \"Ultra_T_Trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ultra_B_Trigger 0 " "Info: Pin \"Ultra_B_Trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_North 0 " "Info: Pin \"Motor_North\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_East 0 " "Info: Pin \"Motor_East\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_South 0 " "Info: Pin \"Motor_South\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_West 0 " "Info: Pin \"Motor_West\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_SCL 0 " "Info: Pin \"Camera_SCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_RESET 0 " "Info: Pin \"Camera_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_EXTCLK 0 " "Info: Pin \"Camera_EXTCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SPI_Clock 0 " "Info: Pin \"FPGA_SPI_Clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SPI_MOSI 0 " "Info: Pin \"FPGA_SPI_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_Clock 0 " "Info: Pin \"FPGA_I2C_Clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gyro_ChipSelect 0 " "Info: Pin \"Gyro_ChipSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ChipSelect 0 " "Info: Pin \"SRAM_ChipSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WriteProtect 0 " "Info: Pin \"SRAM_WriteProtect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Accel_SelAddr0 0 " "Info: Pin \"Accel_SelAddr0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Camera_SDA a permanently disabled " "Info: Pin Camera_SDA has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { Camera_SDA } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Camera_SDA" } } } } { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 57 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Camera_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 62 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_Data a permanently disabled " "Info: Pin FPGA_I2C_Data has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { FPGA_I2C_Data } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_Data" } } } } { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/BoardTest.vhd" 72 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_I2C_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/" { { 0 { 0 ""} 0 64 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:23:04 2012 " "Info: Processing ended: Wed Apr 18 22:23:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:23:05 2012 " "Info: Processing started: Wed Apr 18 22:23:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:23:05 2012 " "Info: Processing started: Wed Apr 18 22:23:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BoardTest -c BoardTest " "Info: Command: quartus_sta BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BoardTest.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'BoardTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:U_1HzClkDivider\|clk_out clk_div:U_1HzClkDivider\|clk_out " "Info: create_clock -period 1.000 -name clk_div:U_1HzClkDivider\|clk_out clk_div:U_1HzClkDivider\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -73.239 " "Info: Worst-case setup slack is -73.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.239     -1177.357 clk  " "Info:   -73.239     -1177.357 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768       -10.811 clk_div:U_1HzClkDivider\|clk_out  " "Info:    -1.768       -10.811 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Info: Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk  " "Info:     0.499         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk_div:U_1HzClkDivider\|clk_out  " "Info:     0.499         0.000 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Info: Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -361.069 clk  " "Info:    -1.941      -361.069 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 clk_div:U_1HzClkDivider\|clk_out  " "Info:    -0.742       -13.356 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:23:07 2012 " "Info: Processing ended: Wed Apr 18 22:23:07 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[0\] 0 " "Info: Pin \"PIC_PBUS_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[1\] 0 " "Info: Pin \"PIC_PBUS_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[2\] 0 " "Info: Pin \"PIC_PBUS_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[3\] 0 " "Info: Pin \"PIC_PBUS_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[4\] 0 " "Info: Pin \"PIC_PBUS_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[5\] 0 " "Info: Pin \"PIC_PBUS_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[6\] 0 " "Info: Pin \"PIC_PBUS_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_Data\[7\] 0 " "Info: Pin \"PIC_PBUS_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_SDA 0 " "Info: Pin \"Camera_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_Data 0 " "Info: Pin \"FPGA_I2C_Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TLED_Orange_1 0 " "Info: Pin \"TLED_Orange_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TLED_Orange_2 0 " "Info: Pin \"TLED_Orange_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[0\] 0 " "Info: Pin \"BLED_Blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[1\] 0 " "Info: Pin \"BLED_Blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[2\] 0 " "Info: Pin \"BLED_Blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Blue\[3\] 0 " "Info: Pin \"BLED_Blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[0\] 0 " "Info: Pin \"BLED_Orange\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[1\] 0 " "Info: Pin \"BLED_Orange\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[2\] 0 " "Info: Pin \"BLED_Orange\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLED_Orange\[3\] 0 " "Info: Pin \"BLED_Orange\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_PBUS_OK_OUT 0 " "Info: Pin \"PIC_PBUS_OK_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIC_SPI_MISO 0 " "Info: Pin \"PIC_SPI_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ultra_T_Trigger 0 " "Info: Pin \"Ultra_T_Trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ultra_B_Trigger 0 " "Info: Pin \"Ultra_B_Trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_North 0 " "Info: Pin \"Motor_North\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_East 0 " "Info: Pin \"Motor_East\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_South 0 " "Info: Pin \"Motor_South\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_West 0 " "Info: Pin \"Motor_West\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_SCL 0 " "Info: Pin \"Camera_SCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_RESET 0 " "Info: Pin \"Camera_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Camera_EXTCLK 0 " "Info: Pin \"Camera_EXTCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SPI_Clock 0 " "Info: Pin \"FPGA_SPI_Clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SPI_MOSI 0 " "Info: Pin \"FPGA_SPI_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_Clock 0 " "Info: Pin \"FPGA_I2C_Clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gyro_ChipSelect 0 " "Info: Pin \"Gyro_ChipSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ChipSelect 0 " "Info: Pin \"SRAM_ChipSelect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WriteProtect 0 " "Info: Pin \"SRAM_WriteProtect\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Accel_SelAddr0 0 " "Info: Pin \"Accel_SelAddr0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.545 " "Info: Worst-case setup slack is -23.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.545      -254.816 clk  " "Info:   -23.545      -254.816 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060         0.000 clk_div:U_1HzClkDivider\|clk_out  " "Info:     0.060         0.000 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Info: Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "Info:     0.215         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:U_1HzClkDivider\|clk_out  " "Info:     0.215         0.000 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -243.380 clk  " "Info:    -1.380      -243.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 clk_div:U_1HzClkDivider\|clk_out  " "Info:    -0.500        -9.000 clk_div:U_1HzClkDivider\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:23:08 2012 " "Info: Processing ended: Wed Apr 18 22:23:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:23:10 2012 " "Info: Processing started: Wed Apr 18 22:23:10 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "BoardTest.vho\", \"BoardTest_fast.vho BoardTest_vhd.sdo BoardTest_vhd_fast.sdo C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/simulation/modelsim/ simulation " "Info: Generated files \"BoardTest.vho\", \"BoardTest_fast.vho\", \"BoardTest_vhd.sdo\" and \"BoardTest_vhd_fast.sdo\" in directory \"C:/Users/Salvatore/Desktop/Ad-Flier Offline/BoardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:23:11 2012 " "Info: Processing ended: Wed Apr 18 22:23:11 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Info: Quartus II Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
