Classic Timing Analyzer report for TA1
Wed May 27 15:32:16 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.275 ns                         ; start  ; inst5 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.234 ns                         ; inst3  ; Load  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.163 ns                         ; clock  ; inst  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 129.70 MHz ( period = 7.710 ns ) ; inst16 ; inst3 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.70 MHz ( period = 7.710 ns )               ; inst16                                                                                  ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; 129.70 MHz ( period = 7.710 ns )               ; inst16                                                                                  ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; 129.80 MHz ( period = 7.704 ns )               ; inst16                                                                                  ; inst5                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns )               ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; inst15                                                                                  ; inst16                                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                                                                   ; inst5                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst5                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst5                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst5                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst                                                                                    ; inst                                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst5                                                                                   ; inst5                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+--------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To     ; To Clock ;
+-------+--------------+------------+--------+--------+----------+
; N/A   ; None         ; 3.275 ns   ; start  ; inst5  ; clock    ;
; N/A   ; None         ; 0.110 ns   ; Addbit ; inst15 ; clock    ;
; N/A   ; None         ; 0.076 ns   ; clock  ; inst   ; clock    ;
+-------+--------------+------------+--------+--------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+-------+-------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To    ; From Clock ;
+-------+--------------+------------+-------+-------+------------+
; N/A   ; None         ; 7.234 ns   ; inst3 ; Load  ; clock      ;
; N/A   ; None         ; 7.181 ns   ; inst5 ; Load  ; clock      ;
; N/A   ; None         ; 7.121 ns   ; inst4 ; Add   ; clock      ;
; N/A   ; None         ; 7.076 ns   ; inst5 ; Add   ; clock      ;
; N/A   ; None         ; 6.856 ns   ; inst4 ; Load  ; clock      ;
; N/A   ; None         ; 6.761 ns   ; inst3 ; Add   ; clock      ;
; N/A   ; None         ; 6.756 ns   ; inst4 ; Done  ; clock      ;
; N/A   ; None         ; 6.711 ns   ; inst5 ; Done  ; clock      ;
; N/A   ; None         ; 6.700 ns   ; inst4 ; Q1    ; clock      ;
; N/A   ; None         ; 6.636 ns   ; inst4 ; Shift ; clock      ;
; N/A   ; None         ; 6.590 ns   ; inst5 ; Shift ; clock      ;
; N/A   ; None         ; 6.505 ns   ; inst3 ; Q0    ; clock      ;
; N/A   ; None         ; 6.397 ns   ; inst3 ; Done  ; clock      ;
; N/A   ; None         ; 6.273 ns   ; inst3 ; Shift ; clock      ;
; N/A   ; None         ; 6.254 ns   ; inst5 ; Q2    ; clock      ;
+-------+--------------+------------+-------+-------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+--------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To     ; To Clock ;
+---------------+-------------+-----------+--------+--------+----------+
; N/A           ; None        ; 0.163 ns  ; clock  ; inst   ; clock    ;
; N/A           ; None        ; 0.129 ns  ; Addbit ; inst15 ; clock    ;
; N/A           ; None        ; -3.036 ns ; start  ; inst5  ; clock    ;
+---------------+-------------+-----------+--------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 27 15:32:15 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst" as buffer
Info: Clock "clock" has Internal fmax of 129.7 MHz between source register "inst16" and destination register "inst4" (period= 7.71 ns)
    Info: + Longest register to register delay is 0.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 3; REG Node = 'inst16'
        Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'M_QX_to_Q:inst9|M_q1:inst2|inst9~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.423 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 8; REG Node = 'inst4'
        Info: Total cell delay = 0.208 ns ( 49.17 % )
        Info: Total interconnect delay = 0.215 ns ( 50.83 % )
    Info: - Smallest clock skew is -3.248 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 8; REG Node = 'inst4'
            Info: Total cell delay = 1.472 ns ( 59.60 % )
            Info: Total interconnect delay = 0.998 ns ( 40.40 % )
        Info: - Longest clock path from clock "clock" to source register is 5.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.438 ns) + CELL(0.712 ns) = 3.004 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'inst'
            Info: 3: + IC(1.418 ns) + CELL(0.000 ns) = 4.422 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'inst~clkctrl'
            Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.718 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 3; REG Node = 'inst16'
            Info: Total cell delay = 2.184 ns ( 38.20 % )
            Info: Total interconnect delay = 3.534 ns ( 61.80 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "inst5" (data pin = "start", clock pin = "clock") is 3.275 ns
    Info: + Longest pin to register delay is 5.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'start'
        Info: 2: + IC(4.303 ns) + CELL(0.378 ns) = 5.500 ns; Loc. = LCCOMB_X19_Y13_N18; Fanout = 1; COMB Node = 'M_QX_to_Q:inst9|M_q2:inst3|inst3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.655 ns; Loc. = LCFF_X19_Y13_N19; Fanout = 8; REG Node = 'inst5'
        Info: Total cell delay = 1.352 ns ( 23.91 % )
        Info: Total interconnect delay = 4.303 ns ( 76.09 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N19; Fanout = 8; REG Node = 'inst5'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
Info: tco from clock "clock" to destination pin "Load" through register "inst3" is 7.234 ns
    Info: + Longest clock path from clock "clock" to source register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 8; REG Node = 'inst3'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N21; Fanout = 8; REG Node = 'inst3'
        Info: 2: + IC(0.313 ns) + CELL(0.366 ns) = 0.679 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 1; COMB Node = 'M_QX_to_Q:inst9|M_q1:inst2|inst5'
        Info: 3: + IC(1.955 ns) + CELL(2.036 ns) = 4.670 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'Load'
        Info: Total cell delay = 2.402 ns ( 51.43 % )
        Info: Total interconnect delay = 2.268 ns ( 48.57 % )
Info: th for register "inst" (data pin = "clock", clock pin = "clock") is 0.163 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.438 ns) + CELL(0.618 ns) = 2.910 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 50.58 % )
        Info: Total interconnect delay = 1.438 ns ( 49.42 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.896 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.615 ns) + CELL(0.272 ns) = 2.741 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'inst~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.896 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.281 ns ( 44.23 % )
        Info: Total interconnect delay = 1.615 ns ( 55.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed May 27 15:32:16 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


