Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  3 17:40:31 2025
| Host         : LAPTOP-7D1TKKF7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DFF_CLA_5bit_timing_summary_routed.rpt -pb DFF_CLA_5bit_timing_summary_routed.pb -rpx DFF_CLA_5bit_timing_summary_routed.rpx -warn_on_violation
| Design       : DFF_CLA_5bit
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.295        0.000                      0                    6        0.207        0.000                      0                    6        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz          6.295        0.000                      0                    6        0.207        0.000                      0                    6        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100MHz                  
(none)                      clk_100MHz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.794ns (23.490%)  route 2.586ns (76.510%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.285     6.951    input_reg_B/Cout_reg_reg[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  input_reg_B/Q[3]_i_2/O
                         net (fo=3, routed)           0.655     7.730    input_reg_B/adder_inst/c2__3
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.882 r  input_reg_B/Q[3]_i_1/O
                         net (fo=1, routed)           0.647     8.529    output_reg_S/D[3]
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.515    14.862    output_reg_S/CLK
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/C
                         clock pessimism              0.272    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X65Y33         FDRE (Setup_fdre_C_D)       -0.275    14.824    output_reg_S/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.890ns (27.280%)  route 2.372ns (72.720%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.285     6.951    input_reg_B/Cout_reg_reg[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  input_reg_B/Q[3]_i_2/O
                         net (fo=3, routed)           0.655     7.730    input_reg_B/adder_inst/c2__3
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  input_reg_B/Q[4]_i_2/O
                         net (fo=2, routed)           0.433     8.287    input_reg_B/adder_inst/c4__9
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.124     8.411 r  input_reg_B/Cout_reg_i_1/O
                         net (fo=1, routed)           0.000     8.411    Cout_comb
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.859    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.029    15.125    Cout_reg_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.916ns (27.855%)  route 2.372ns (72.145%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.285     6.951    input_reg_B/Cout_reg_reg[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  input_reg_B/Q[3]_i_2/O
                         net (fo=3, routed)           0.655     7.730    input_reg_B/adder_inst/c2__3
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  input_reg_B/Q[4]_i_2/O
                         net (fo=2, routed)           0.433     8.287    input_reg_B/adder_inst/c4__9
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.150     8.437 r  input_reg_B/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.437    output_reg_S/D[4]
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.859    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.075    15.171    output_reg_S/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.766ns (27.571%)  route 2.012ns (72.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.285     6.951    input_reg_B/Cout_reg_reg[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.075 r  input_reg_B/Q[3]_i_2/O
                         net (fo=3, routed)           0.728     7.803    input_reg_B/adder_inst/c2__3
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.124     7.927 r  input_reg_B/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.927    output_reg_S/D[2]
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.859    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.031    15.127    output_reg_S/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.642ns (27.431%)  route 1.698ns (72.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.698     7.365    input_reg_A/Q[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.124     7.489 r  input_reg_A/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.489    output_reg_S/D[0]
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.859    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.077    15.173    output_reg_S/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 input_reg_A/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.668ns (28.229%)  route 1.698ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622     5.148    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  input_reg_A/Q_reg[0]/Q
                         net (fo=3, routed)           1.698     7.365    input_reg_A/Q[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.150     7.515 r  input_reg_A/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.515    output_reg_S/D[1]
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.859    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.118    15.214    output_reg_S/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 input_reg_B/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  input_reg_B/Q_reg[4]/Q
                         net (fo=2, routed)           0.085     1.689    input_reg_B/B_reg[4]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.101     1.790 r  input_reg_B/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    output_reg_S/D[4]
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.107     1.583    output_reg_S/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 input_reg_B/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  input_reg_B/Q_reg[4]/Q
                         net (fo=2, routed)           0.085     1.689    input_reg_B/B_reg[4]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.098     1.787 r  input_reg_B/Cout_reg_i_1/O
                         net (fo=1, routed)           0.000     1.787    Cout_comb
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.091     1.567    Cout_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 input_reg_A/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.576%)  route 0.197ns (51.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.471    input_reg_A/CLK
    SLICE_X65Y26         FDRE                                         r  input_reg_A/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  input_reg_A/Q_reg[2]/Q
                         net (fo=3, routed)           0.197     1.809    input_reg_B/Cout_reg_reg[2]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  input_reg_B/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    output_reg_S/D[2]
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.092     1.582    output_reg_S/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 input_reg_B/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.212ns (50.196%)  route 0.210ns (49.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.473    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  input_reg_B/Q_reg[0]/Q
                         net (fo=3, routed)           0.210     1.848    input_reg_A/Q_reg[1]_0[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I2_O)        0.048     1.896 r  input_reg_A/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    output_reg_S/D[1]
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.131     1.621    output_reg_S/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 input_reg_B/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.840%)  route 0.210ns (50.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.473    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  input_reg_B/Q_reg[0]/Q
                         net (fo=3, routed)           0.210     1.848    input_reg_A/Q_reg[1]_0[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.893 r  input_reg_A/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    output_reg_S/D[0]
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.120     1.610    output_reg_S/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 input_reg_A/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_S/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.536%)  route 0.454ns (68.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    input_reg_A/CLK
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  input_reg_A/Q_reg[3]/Q
                         net (fo=2, routed)           0.135     1.775    input_reg_B/Cout_reg_reg[3]
    SLICE_X65Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  input_reg_B/Q[3]_i_1/O
                         net (fo=1, routed)           0.319     2.139    output_reg_S/D[3]
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.992    output_reg_S/CLK
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.003     1.495    output_reg_S/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.644    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33    Cin_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31    Cout_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26    input_reg_A/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28    input_reg_A/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26    input_reg_A/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31    input_reg_A/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31    input_reg_A/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28    input_reg_B/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28    input_reg_B/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33    Cin_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33    Cin_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    Cout_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    Cout_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26    input_reg_A/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26    input_reg_A/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    input_reg_A/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    input_reg_A/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26    input_reg_A/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26    input_reg_A/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33    Cin_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33    Cin_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    Cout_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    Cout_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26    input_reg_A/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26    input_reg_A/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    input_reg_A/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    input_reg_A/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26    input_reg_A/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26    input_reg_A/Q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_reg_S/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.113ns (58.444%)  route 2.925ns (41.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.155    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.419     5.574 r  output_reg_S/Q_reg[4]/Q
                         net (fo=1, routed)           2.925     8.499    Sum_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.694    12.194 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.194    Sum[4]
    E1                                                                r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.840ns  (logic 4.169ns (60.951%)  route 2.671ns (39.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.155    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.478     5.633 r  output_reg_S/Q_reg[1]/Q
                         net (fo=1, routed)           2.671     8.304    Sum_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.691    11.995 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.995    Sum[1]
    G2                                                                r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.979ns (58.608%)  route 2.810ns (41.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.155    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  output_reg_S/Q_reg[2]/Q
                         net (fo=1, routed)           2.810     8.421    Sum_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523    11.944 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.944    Sum[2]
    F1                                                                r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.001ns (58.970%)  route 2.784ns (41.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.155    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  Cout_reg_reg/Q
                         net (fo=1, routed)           2.784     8.395    Cout_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.545    11.940 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.940    Cout
    E2                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.038ns (60.690%)  route 2.616ns (39.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.629     5.155    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  output_reg_S/Q_reg[0]/Q
                         net (fo=1, routed)           2.616     8.289    Sum_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    11.809 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.809    Sum[0]
    G1                                                                r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.978ns (60.697%)  route 2.576ns (39.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.632     5.158    output_reg_S/CLK
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  output_reg_S/Q_reg[3]/Q
                         net (fo=1, routed)           2.576     8.190    Sum_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522    11.712 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.712    Sum[3]
    F2                                                                r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_reg_S/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.364ns (66.347%)  route 0.692ns (33.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.478    output_reg_S/CLK
    SLICE_X65Y33         FDRE                                         r  output_reg_S/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  output_reg_S/Q_reg[3]/Q
                         net (fo=1, routed)           0.692     2.311    Sum_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     3.534 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.534    Sum[3]
    F2                                                                r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.385ns (65.438%)  route 0.732ns (34.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  output_reg_S/Q_reg[0]/Q
                         net (fo=1, routed)           0.732     2.372    Sum_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     3.593 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.593    Sum[0]
    G1                                                                r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.387ns (64.393%)  route 0.767ns (35.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Cout_reg_reg/Q
                         net (fo=1, routed)           0.767     2.384    Cout_OBUF
    E2                   OBUF (Prop_obuf_I_O)         1.246     3.630 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.630    Cout
    E2                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.422ns (65.563%)  route 0.747ns (34.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    output_reg_S/CLK
    SLICE_X64Y31         FDRE                                         r  output_reg_S/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  output_reg_S/Q_reg[1]/Q
                         net (fo=1, routed)           0.747     2.371    Sum_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.274     3.645 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    Sum[1]
    G2                                                                r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.364ns (62.524%)  route 0.818ns (37.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  output_reg_S/Q_reg[2]/Q
                         net (fo=1, routed)           0.818     2.435    Sum_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     3.659 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.659    Sum[2]
    F1                                                                r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg_S/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.402ns (61.610%)  route 0.874ns (38.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.476    output_reg_S/CLK
    SLICE_X65Y31         FDRE                                         r  output_reg_S/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  output_reg_S/Q_reg[4]/Q
                         net (fo=1, routed)           0.874     2.478    Sum_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.274     3.753 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    Sum[4]
    E1                                                                r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            input_reg_A/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.445ns (53.300%)  route 1.266ns (46.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.266     2.712    input_reg_A/Q_reg[4]_0[3]
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512     4.859    input_reg_A/CLK
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[3]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            input_reg_A/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 1.454ns (54.918%)  route 1.194ns (45.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           1.194     2.648    input_reg_A/Q_reg[4]_0[1]
    SLICE_X64Y28         FDRE                                         r  input_reg_A/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.510     4.857    input_reg_A/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_A/Q_reg[1]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            input_reg_A/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.636ns  (logic 1.456ns (55.224%)  route 1.180ns (44.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           1.180     2.636    input_reg_A/Q_reg[4]_0[4]
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512     4.859    input_reg_A/CLK
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[4]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            input_reg_A/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.631ns  (logic 1.461ns (55.511%)  route 1.171ns (44.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           1.171     2.631    input_reg_A/Q_reg[4]_0[0]
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.854    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            input_reg_B/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 1.463ns (57.149%)  route 1.097ns (42.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           1.097     2.559    input_reg_B/Q_reg[4]_0[3]
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512     4.859    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[3]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            input_reg_A/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.473ns  (logic 1.453ns (58.740%)  route 1.020ns (41.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.020     2.473    input_reg_A/Q_reg[4]_0[2]
    SLICE_X65Y26         FDRE                                         r  input_reg_A/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.854    input_reg_A/CLK
    SLICE_X65Y26         FDRE                                         r  input_reg_A/Q_reg[2]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            input_reg_B/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.403ns  (logic 1.448ns (60.241%)  route 0.955ns (39.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.955     2.403    input_reg_B/Q_reg[4]_0[1]
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.510     4.857    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[1]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            input_reg_B/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 1.457ns (61.440%)  route 0.914ns (38.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.914     2.371    input_reg_B/Q_reg[4]_0[2]
    SLICE_X65Y28         FDRE                                         r  input_reg_B/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.510     4.857    input_reg_B/CLK
    SLICE_X65Y28         FDRE                                         r  input_reg_B/Q_reg[2]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            input_reg_B/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 1.447ns (61.653%)  route 0.900ns (38.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           0.900     2.348    input_reg_B/Q_reg[4]_0[0]
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.510     4.857    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            input_reg_B/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.345ns  (logic 1.456ns (62.076%)  route 0.889ns (37.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  B_IBUF[4]_inst/O
                         net (fo=1, routed)           0.889     2.345    input_reg_B/Q_reg[4]_0[4]
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512     4.859    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cin_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.220ns (42.622%)  route 0.296ns (57.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Cin_IBUF_inst/O
                         net (fo=1, routed)           0.296     0.515    Cin_IBUF
    SLICE_X64Y33         FDRE                                         r  Cin_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.992    clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  Cin_reg_reg/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            input_reg_B/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.224ns (39.605%)  route 0.341ns (60.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  B_IBUF[4]_inst/O
                         net (fo=1, routed)           0.341     0.565    input_reg_B/Q_reg[4]_0[4]
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[4]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            input_reg_B/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.216ns (37.696%)  route 0.356ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.572    input_reg_B/Q_reg[4]_0[0]
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.987    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[0]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            input_reg_B/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.225ns (39.308%)  route 0.347ns (60.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.347     0.572    input_reg_B/Q_reg[4]_0[2]
    SLICE_X65Y28         FDRE                                         r  input_reg_B/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.987    input_reg_B/CLK
    SLICE_X65Y28         FDRE                                         r  input_reg_B/Q_reg[2]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            input_reg_B/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.216ns (36.191%)  route 0.380ns (63.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.380     0.596    input_reg_B/Q_reg[4]_0[1]
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.987    input_reg_B/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_B/Q_reg[1]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            input_reg_A/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.221ns (33.857%)  route 0.431ns (66.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           0.431     0.652    input_reg_A/Q_reg[4]_0[2]
    SLICE_X65Y26         FDRE                                         r  input_reg_A/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.984    input_reg_A/CLK
    SLICE_X65Y26         FDRE                                         r  input_reg_A/Q_reg[2]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            input_reg_B/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.667%)  route 0.435ns (65.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.435     0.665    input_reg_B/Q_reg[4]_0[3]
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    input_reg_B/CLK
    SLICE_X65Y31         FDRE                                         r  input_reg_B/Q_reg[3]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            input_reg_A/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.224ns (31.242%)  route 0.492ns (68.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           0.492     0.716    input_reg_A/Q_reg[4]_0[4]
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.990    input_reg_A/CLK
    SLICE_X64Y31         FDRE                                         r  input_reg_A/Q_reg[4]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            input_reg_A/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.229ns (31.924%)  route 0.488ns (68.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           0.488     0.716    input_reg_A/Q_reg[4]_0[0]
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.984    input_reg_A/CLK
    SLICE_X64Y26         FDRE                                         r  input_reg_A/Q_reg[0]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            input_reg_A/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.222ns (30.323%)  route 0.511ns (69.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    U2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           0.511     0.733    input_reg_A/Q_reg[4]_0[1]
    SLICE_X64Y28         FDRE                                         r  input_reg_A/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.987    input_reg_A/CLK
    SLICE_X64Y28         FDRE                                         r  input_reg_A/Q_reg[1]/C





