{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1595857899688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1595857899689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 21:51:39 2020 " "Processing started: Mon Jul 27 21:51:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1595857899689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1595857899689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc1 -c crc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc1 -c crc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1595857899689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1595857899970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xy/design/crc1.v 1 1 " "Found 1 design units, including 1 entities, in source file /xy/design/crc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc1 " "Found entity 1: crc1" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1595857900008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1595857900008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc1 " "Elaborating entity \"crc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1595857900035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crc1.v(104) " "Verilog HDL assignment warning at crc1.v(104): truncated value with size 32 to match size of target (4)" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1595857900037 "|crc1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1595857900531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1595857900531 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[5\] crc_out_r\[5\]~_emulated crc_out_r\[5\]~latch " "Register \"crc_out_r\[5\]\" is converted into an equivalent circuit using register \"crc_out_r\[5\]~_emulated\" and latch \"crc_out_r\[5\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[0\] crc_out_r\[0\]~_emulated crc_out_r\[0\]~latch " "Register \"crc_out_r\[0\]\" is converted into an equivalent circuit using register \"crc_out_r\[0\]~_emulated\" and latch \"crc_out_r\[0\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[1\] crc_out_r\[1\]~_emulated crc_out_r\[1\]~latch " "Register \"crc_out_r\[1\]\" is converted into an equivalent circuit using register \"crc_out_r\[1\]~_emulated\" and latch \"crc_out_r\[1\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[2\] crc_out_r\[2\]~_emulated crc_out_r\[2\]~latch " "Register \"crc_out_r\[2\]\" is converted into an equivalent circuit using register \"crc_out_r\[2\]~_emulated\" and latch \"crc_out_r\[2\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[3\] crc_out_r\[3\]~_emulated crc_out_r\[3\]~latch " "Register \"crc_out_r\[3\]\" is converted into an equivalent circuit using register \"crc_out_r\[3\]~_emulated\" and latch \"crc_out_r\[3\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_out_r\[4\] crc_out_r\[4\]~_emulated crc_out_r\[4\]~latch " "Register \"crc_out_r\[4\]\" is converted into an equivalent circuit using register \"crc_out_r\[4\]~_emulated\" and latch \"crc_out_r\[4\]~latch\"" {  } { { "../design/crc1.v" "" { Text "D:/xy/design/crc1.v" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1595857900532 "|crc1|crc_out_r[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1595857900532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1595857900696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1595857901192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1595857901192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1595857901232 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1595857901232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1595857901232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1595857901232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1595857901288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 21:51:41 2020 " "Processing ended: Mon Jul 27 21:51:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1595857901288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1595857901288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1595857901288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1595857901288 ""}
