Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: dual_motor_pwm_top_led.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dual_motor_pwm_top_led.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dual_motor_pwm_top_led"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : dual_motor_pwm_top_led
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/pwm_pkg.vhd" in Library work.
Architecture pwm_pkg of Entity pwm_pkg is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/ContGen.vhd" in Library work.
Architecture rtl of Entity contgen is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/regP.vhd" in Library work.
Architecture rtl of Entity regp is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/pwm_module.vhd" in Library work.
Architecture beh of Entity pwm_module is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/spi_pkg.vhd" in Library work.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/sync_2ff.vhd" in Library work.
Architecture rtl of Entity sync_2ff is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/edge_detect.vhd" in Library work.
Architecture rtl of Entity edge_detect is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/spi_fsm_rx.vhd" in Library work.
Architecture rtl of Entity spi_fsm_rx is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/sipo_reg.vhd" in Library work.
Architecture rtl of Entity sipo_reg is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/motor_pwm_ctrl.vhd" in Library work.
Architecture rtl of Entity motor_pwm_ctrl is up to date.
Compiling vhdl file "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/dual_motor_pwm_top_led.vhd" in Library work.
Architecture rtl of Entity dual_motor_pwm_top_led is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dual_motor_pwm_top_led> in library <work> (architecture <rtl>) with generics.
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4

Analyzing hierarchy for entity <sync_2ff> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <edge_detect> in library <work> (architecture <rtl>) with generics.
	EDGE_TYPE = "RISE"

Analyzing hierarchy for entity <spi_fsm_rx> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <sipo_reg> in library <work> (architecture <rtl>) with generics.
	WIDTH = 8

Analyzing hierarchy for entity <motor_pwm_ctrl> in library <work> (architecture <rtl>) with generics.
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4

Analyzing hierarchy for entity <pwm_module> in library <work> (architecture <beh>) with generics.
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <rtl>) with generics.
	Cuenta_Fin = 2499
	Nbits = 12

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <rtl>) with generics.
	Cuenta_Fin = 15
	Nbits = 4

Analyzing hierarchy for entity <regP> in library <work> (architecture <rtl>) with generics.
	WIDTH = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <dual_motor_pwm_top_led> in library <work> (Architecture <rtl>).
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4
Entity <dual_motor_pwm_top_led> analyzed. Unit <dual_motor_pwm_top_led> generated.

Analyzing Entity <sync_2ff> in library <work> (Architecture <rtl>).
Entity <sync_2ff> analyzed. Unit <sync_2ff> generated.

Analyzing generic Entity <edge_detect> in library <work> (Architecture <rtl>).
	EDGE_TYPE = "RISE"
Entity <edge_detect> analyzed. Unit <edge_detect> generated.

Analyzing Entity <spi_fsm_rx> in library <work> (Architecture <rtl>).
Entity <spi_fsm_rx> analyzed. Unit <spi_fsm_rx> generated.

Analyzing generic Entity <sipo_reg> in library <work> (Architecture <rtl>).
	WIDTH = 8
Entity <sipo_reg> analyzed. Unit <sipo_reg> generated.

Analyzing generic Entity <motor_pwm_ctrl> in library <work> (Architecture <rtl>).
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4
Entity <motor_pwm_ctrl> analyzed. Unit <motor_pwm_ctrl> generated.

Analyzing generic Entity <pwm_module> in library <work> (Architecture <beh>).
	CNT_WIDTH = 4
	DIV_CONST = 2499
	DUTY_WIDTH = 4
WARNING:Xst:753 - "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/pwm_module.vhd" line 24: Unconnected output port 'CEO' of component 'ContGen'.
Entity <pwm_module> analyzed. Unit <pwm_module> generated.

Analyzing generic Entity <ContGen.1> in library <work> (Architecture <rtl>).
	Cuenta_Fin = 2499
	Nbits = 12
Entity <ContGen.1> analyzed. Unit <ContGen.1> generated.

Analyzing generic Entity <ContGen.2> in library <work> (Architecture <rtl>).
	Cuenta_Fin = 15
	Nbits = 4
Entity <ContGen.2> analyzed. Unit <ContGen.2> generated.

Analyzing generic Entity <regP> in library <work> (Architecture <rtl>).
	WIDTH = 4
Entity <regP> analyzed. Unit <regP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sync_2ff>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/sync_2ff.vhd".
    Found 1-bit register for signal <ff1>.
    Found 1-bit register for signal <ff2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <sync_2ff> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/edge_detect.vhd".
    Found 1-bit register for signal <p>.
    Found 1-bit register for signal <prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <spi_fsm_rx>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/spi_fsm_rx.vhd".
    Found finite state machine <FSM_0> for signal <st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle1                                          |
    | Power Up State     | idle1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <lctrl>.
    Found 1-bit register for signal <lduty>.
    Found 1-bit register for signal <sh>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <spi_fsm_rx> synthesized.


Synthesizing Unit <sipo_reg>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/sipo_reg.vhd".
    Found 8-bit register for signal <sh>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sipo_reg> synthesized.


Synthesizing Unit <ContGen_1>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/ContGen.vhd".
    Found 12-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_1> synthesized.


Synthesizing Unit <ContGen_2>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/ContGen.vhd".
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_2> synthesized.


Synthesizing Unit <regP>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/regP.vhd".
    Found 4-bit register for signal <r>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <regP> synthesized.


Synthesizing Unit <pwm_module>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/pwm_module.vhd".
WARNING:Xst:646 - Signal <div_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator lessequal for signal <pwm$cmp_le0000> created at line 32.
    Summary:
	inferred   1 Comparator(s).
Unit <pwm_module> synthesized.


Synthesizing Unit <motor_pwm_ctrl>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/motor_pwm_ctrl.vhd".
WARNING:Xst:647 - Input <dir<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <duty_reg>.
    Found 1-bit register for signal <en_l>.
    Found 1-bit register for signal <en_r>.
    Found 1-bit register for signal <pwm_out>.
    Found 1-bit register for signal <side>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <motor_pwm_ctrl> synthesized.


Synthesizing Unit <dual_motor_pwm_top_led>.
    Related source file is "C:/Users/ZiggyStardust/OneDrive/Documentos/CoquineitorV1/dual_motor_pwm_top_led/dual_motor_pwm_top_led.vhd".
    Found 8-bit register for signal <LED_DATA>.
    Found 2-bit register for signal <act_ctrl>.
    Found 2-bit register for signal <dir_m1>.
    Found 2-bit register for signal <dir_m2>.
    Found 4-bit register for signal <duty_m1>.
    Found 4-bit register for signal <duty_m2>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <dual_motor_pwm_top_led> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 12-bit up counter                                     : 4
 4-bit up counter                                      : 4
# Registers                                            : 36
 1-bit register                                        : 19
 2-bit register                                        : 3
 4-bit register                                        : 12
 8-bit register                                        : 2
# Comparators                                          : 4
 4-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <M1/state/FSM> on signal <state[1:5]> with one-hot encoding.
Optimizing FSM <M2/state/FSM> on signal <state[1:5]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00001
 start_en | 00010
 run      | 00100
 stop_pwm | 01000
 stop_en  | 10000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fsm/st/FSM> on signal <st[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle1  | 00
 shift1 | 01
 idle2  | 10
 shift2 | 11
--------------------
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_3> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_2> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_1> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_0> has a constant value of 0 in block <u_reg1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dir_m1_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <dir_m2_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:1290 - Hierarchical block <u_reg1> is unconnected in block <pwmR_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_reg1> is unconnected in block <pwmL_inst>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <duty_reg_0> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <duty_reg_1> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <duty_reg_2> of sequential type is unconnected in block <M1>.
WARNING:Xst:2677 - Node <duty_reg_3> of sequential type is unconnected in block <M1>.
WARNING:Xst:1290 - Hierarchical block <u_reg1> is unconnected in block <pwmR_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_reg1> is unconnected in block <pwmL_inst>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <duty_reg_0> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <duty_reg_1> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <duty_reg_2> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <duty_reg_3> of sequential type is unconnected in block <M2>.
WARNING:Xst:2677 - Node <duty_m2_0> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_2> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_3> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_0> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_2> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_3> of sequential type is unconnected in block <dual_motor_pwm_top_led>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 8
 12-bit up counter                                     : 4
 4-bit up counter                                      : 4
# Registers                                            : 89
 Flip-Flops                                            : 89
# Comparators                                          : 4
 4-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <motor_pwm_ctrl>: instances <pwmR_inst>, <pwmL_inst> of unit <pwm_module> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <pwmR_inst/u_reg1/r_0> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg1/r_1> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg1/r_2> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg1/r_3> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg2/r_0> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg2/r_1> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg2/r_2> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pwmR_inst/u_reg2/r_3> has a constant value of 0 in block <motor_pwm_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <duty_reg_0> is unconnected in block <motor_pwm_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <duty_reg_1> is unconnected in block <motor_pwm_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <duty_reg_2> is unconnected in block <motor_pwm_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <duty_reg_3> is unconnected in block <motor_pwm_ctrl>.

Optimizing unit <dual_motor_pwm_top_led> ...

Optimizing unit <spi_fsm_rx> ...

Optimizing unit <sipo_reg> ...

Optimizing unit <motor_pwm_ctrl> ...
WARNING:Xst:2677 - Node <dir_m1_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_0> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_2> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m2_3> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <dir_m2_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_0> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_1> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_2> of sequential type is unconnected in block <dual_motor_pwm_top_led>.
WARNING:Xst:2677 - Node <duty_m1_3> of sequential type is unconnected in block <dual_motor_pwm_top_led>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dual_motor_pwm_top_led, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dual_motor_pwm_top_led.ngr
Top Level Output File Name         : dual_motor_pwm_top_led
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 125
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 22
#      LUT2                        : 9
#      LUT3                        : 13
#      LUT3_L                      : 4
#      LUT4                        : 20
#      LUT4_D                      : 4
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 83
#      FDR                         : 57
#      FDRE                        : 22
#      FDRS                        : 2
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 4
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                       51  out of   2448     2%  
 Number of Slice Flip Flops:             83  out of   4896     1%  
 Number of 4 input LUTs:                 77  out of   4896     1%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     66    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_sys                            | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.788ns (Maximum Frequency: 208.860MHz)
   Minimum input arrival time before clock: 4.560ns
   Maximum output required time after clock: 5.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sys'
  Clock period: 4.788ns (frequency: 208.860MHz)
  Total number of paths / destination ports: 743 / 136
-------------------------------------------------------------------------
Delay:               4.788ns (Levels of Logic = 3)
  Source:            M2/pwmR_inst/u_div/c_6 (FF)
  Destination:       M2/pwmR_inst/u_cnt/c_3 (FF)
  Source Clock:      clk_sys rising
  Destination Clock: clk_sys rising

  Data Path: M2/pwmR_inst/u_div/c_6 to M2/pwmR_inst/u_cnt/c_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  M2/pwmR_inst/u_div/c_6 (M2/pwmR_inst/u_div/c_6)
     LUT4_D:I0->O          1   0.612   0.509  M2/pwmR_inst/u_cnt/c_or0000111 (M2/pwmR_inst/u_cnt/c_or0000111)
     LUT3_L:I0->LO         1   0.612   0.103  M2/pwmR_inst/u_cnt/c_or0000139 (M2/N11)
     LUT4:I3->O            4   0.612   0.499  M2/pwmR_inst/u_cnt/c_or0000 (M2/pwmR_inst/u_cnt/c_or0000)
     FDR:R                     0.795          M2/pwmR_inst/u_cnt/c_0
    ----------------------------------------
    Total                      4.788ns (3.145ns logic, 1.643ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sys'
  Total number of paths / destination ports: 78 / 78
-------------------------------------------------------------------------
Offset:              4.560ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       M2/pwmR_inst/u_div/c_11 (FF)
  Destination Clock: clk_sys rising

  Data Path: reset to M2/pwmR_inst/u_div/c_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.106   1.231  reset_IBUF (reset_IBUF)
     LUT4:I0->O           12   0.612   0.817  M2/pwmR_inst/u_div/c_or00001 (M2/pwmR_inst/u_div/c_or0000)
     FDR:R                     0.795          M2/pwmR_inst/u_div/c_0
    ----------------------------------------
    Total                      4.560ns (2.513ns logic, 2.047ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sys'
  Total number of paths / destination ports: 32 / 24
-------------------------------------------------------------------------
Offset:              5.326ns (Levels of Logic = 2)
  Source:            M2/side (FF)
  Destination:       R_PWM<1> (PAD)
  Source Clock:      clk_sys rising

  Data Path: M2/side to R_PWM<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.514   0.651  M2/side (M2/side)
     LUT2:I0->O            2   0.612   0.380  M2/R_PWM_o1 (LED_OUT_1_OBUF)
     OBUF:I->O                 3.169          R_PWM_1_OBUF (R_PWM<1>)
    ----------------------------------------
    Total                      5.326ns (4.295ns logic, 1.031ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 4515072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :    0 (   0 filtered)

