// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/03/2023 16:30:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module controller (
	clk50,
	start_key,
	tx_key,
	seg,
	seg1,
	seg2,
	com_UART_TXD,
	com_UART_RXD);
input 	clk50;
input 	start_key;
input 	tx_key;
output 	[0:6] seg;
output 	[0:6] seg1;
output 	[0:6] seg2;
output 	com_UART_TXD;
input 	com_UART_RXD;

// Design Ports Information
// seg[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// com_UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tx_key	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start_key	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \com_UART_RXD~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk50~input_o ;
wire \pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tt1|INDEX~3_combout ;
wire \tt1|PRSCL[0]~13_combout ;
wire \tt1|LessThan0~0_combout ;
wire \tt1|LessThan0~1_combout ;
wire \tt1|LessThan0~2_combout ;
wire \tt1|LessThan0~3_combout ;
wire \tt1|PRSCL[0]~14 ;
wire \tt1|PRSCL[1]~15_combout ;
wire \tt1|PRSCL[1]~16 ;
wire \tt1|PRSCL[2]~17_combout ;
wire \tt1|PRSCL[2]~18 ;
wire \tt1|PRSCL[3]~19_combout ;
wire \tt1|PRSCL[3]~20 ;
wire \tt1|PRSCL[4]~21_combout ;
wire \tt1|PRSCL[4]~22 ;
wire \tt1|PRSCL[5]~23_combout ;
wire \tt1|PRSCL[5]~24 ;
wire \tt1|PRSCL[6]~25_combout ;
wire \tt1|PRSCL[6]~26 ;
wire \tt1|PRSCL[7]~27_combout ;
wire \tt1|PRSCL[7]~28 ;
wire \tt1|PRSCL[8]~29_combout ;
wire \tt1|PRSCL[8]~30 ;
wire \tt1|PRSCL[9]~31_combout ;
wire \tt1|PRSCL[9]~32 ;
wire \tt1|PRSCL[10]~33_combout ;
wire \tt1|PRSCL[10]~34 ;
wire \tt1|PRSCL[11]~35_combout ;
wire \tt1|PRSCL[11]~36 ;
wire \tt1|PRSCL[12]~37_combout ;
wire \tt1|Equal0~1_combout ;
wire \tt1|Equal0~0_combout ;
wire \tt1|Equal0~2_combout ;
wire \tt1|Equal0~3_combout ;
wire \tt1|INDEX[0]~0_combout ;
wire \tt1|INDEX~4_combout ;
wire \tt1|INDEX~1_combout ;
wire \tt1|INDEX~2_combout ;
wire \tt1|TX_FLG~0_combout ;
wire \tt1|TX_FLG~1_combout ;
wire \pll1|altpll_component|auto_generated|wire_pll1_locked ;
wire \pll_on~0_combout ;
wire \pll_on~q ;
wire \proc_write_en~0_combout ;
wire \sum_read_addr[9]~5_combout ;
wire \sending_state~26_combout ;
wire \sending_state.1001~q ;
wire \sending_state.1010~feeder_combout ;
wire \sending_state.1010~q ;
wire \sending_state.1011~q ;
wire \sending_state.0000~0_combout ;
wire \sending_state.0000~q ;
wire \sending_state.0001~0_combout ;
wire \sending_state.0001~q ;
wire \sending_state.0010~feeder_combout ;
wire \sending_state.0010~q ;
wire \sending_state.0011~feeder_combout ;
wire \sending_state.0011~q ;
wire \sending_state.0100~feeder_combout ;
wire \sending_state.0100~q ;
wire \sending_state.0101~q ;
wire \sending_state.0110~feeder_combout ;
wire \sending_state.0110~q ;
wire \sending_state.0111~q ;
wire \sending_state.1000~feeder_combout ;
wire \sending_state.1000~q ;
wire \Selector20~1_combout ;
wire \WideOr34~0_combout ;
wire \data_in[7]~0_combout ;
wire \Selector20~0_combout ;
wire \TX_START~0_combout ;
wire \sum_read_addr[9]~6_combout ;
wire \TX_START~q ;
wire \tt1|TX_FLG~q ;
wire \TX_EN~1_combout ;
wire \tx_key~input_o ;
wire \TX_EN~0_combout ;
wire \Add21~0_combout ;
wire \sum_read_addr[0]~feeder_combout ;
wire \sum_read_addr[7]~7_combout ;
wire \Add21~1 ;
wire \Add21~2_combout ;
wire \Add21~3 ;
wire \Add21~4_combout ;
wire \Add21~5 ;
wire \Add21~6_combout ;
wire \Add21~7 ;
wire \Add21~8_combout ;
wire \Add21~9 ;
wire \Add21~10_combout ;
wire \Add21~11 ;
wire \Add21~12_combout ;
wire \Add21~13 ;
wire \Add21~14_combout ;
wire \Add21~15 ;
wire \Add21~17 ;
wire \Add21~18_combout ;
wire \sum_read_addr~3_combout ;
wire \TX_EN~2_combout ;
wire \TX_EN~q ;
wire \sum_read_addr~2_combout ;
wire \Add21~16_combout ;
wire \sum_read_addr~4_combout ;
wire \Mux55~8_combout ;
wire \start_key~input_o ;
wire \state[2]~2_combout ;
wire \state~3_combout ;
wire \Mux55~4_combout ;
wire \Add9~0_combout ;
wire \internal_state~19_combout ;
wire \output_write_en~0_combout ;
wire \s~0_combout ;
wire \t[0]~34_combout ;
wire \Mux50~0_combout ;
wire \Mux49~0_combout ;
wire \Mux48~0_combout ;
wire \t[0]~32_combout ;
wire \t[0]~33 ;
wire \t[1]~35_combout ;
wire \t[1]~36 ;
wire \t[2]~37_combout ;
wire \t[2]~38 ;
wire \t[3]~39_combout ;
wire \t[3]~40 ;
wire \t[4]~41_combout ;
wire \t[4]~42 ;
wire \t[5]~43_combout ;
wire \t[5]~44 ;
wire \t[6]~45_combout ;
wire \t[6]~46 ;
wire \t[7]~47_combout ;
wire \t[7]~48 ;
wire \t[8]~49_combout ;
wire \t[8]~50 ;
wire \t[9]~51_combout ;
wire \t[9]~52 ;
wire \t[10]~53_combout ;
wire \t[10]~54 ;
wire \t[11]~55_combout ;
wire \t[11]~56 ;
wire \t[12]~57_combout ;
wire \t[12]~58 ;
wire \t[13]~59_combout ;
wire \t[13]~60 ;
wire \t[14]~61_combout ;
wire \t[14]~62 ;
wire \t[15]~63_combout ;
wire \t[15]~64 ;
wire \t[16]~65_combout ;
wire \t[16]~66 ;
wire \t[17]~67_combout ;
wire \t[17]~68 ;
wire \t[18]~69_combout ;
wire \t[18]~70 ;
wire \t[19]~71_combout ;
wire \t[19]~72 ;
wire \t[20]~73_combout ;
wire \t[20]~74 ;
wire \t[21]~75_combout ;
wire \t[21]~76 ;
wire \t[22]~77_combout ;
wire \t[22]~78 ;
wire \t[23]~79_combout ;
wire \t[23]~80 ;
wire \t[24]~81_combout ;
wire \t[24]~82 ;
wire \t[25]~83_combout ;
wire \t[25]~84 ;
wire \t[26]~85_combout ;
wire \t[26]~86 ;
wire \t[27]~87_combout ;
wire \Equal2~8_combout ;
wire \t[27]~88 ;
wire \t[28]~89_combout ;
wire \t[28]~90 ;
wire \t[29]~91_combout ;
wire \t[29]~92 ;
wire \t[30]~93_combout ;
wire \t[30]~94 ;
wire \t[31]~95_combout ;
wire \Equal2~9_combout ;
wire \Equal2~1_combout ;
wire \Equal2~3_combout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \Equal2~6_combout ;
wire \Equal2~5_combout ;
wire \Equal2~7_combout ;
wire \Equal2~10_combout ;
wire \internal_state~14_combout ;
wire \internal_state.000~q ;
wire \internal_state~18_combout ;
wire \internal_state.001~q ;
wire \internal_state~17_combout ;
wire \internal_state.010~q ;
wire \internal_state~16_combout ;
wire \internal_state.011~q ;
wire \internal_state~15_combout ;
wire \internal_state.100~q ;
wire \internal_state~13_combout ;
wire \internal_state.101~q ;
wire \k[9]~0_combout ;
wire \k[0]~1_combout ;
wire \k[0]~2_combout ;
wire \Add9~1 ;
wire \Add9~2_combout ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \k[8]~3_combout ;
wire \Add9~17 ;
wire \Add9~18_combout ;
wire \k[9]~4_combout ;
wire \Add9~19 ;
wire \Add9~20_combout ;
wire \Add9~21 ;
wire \Add9~22_combout ;
wire \Add9~23 ;
wire \Add9~24_combout ;
wire \Add9~25 ;
wire \Add9~26_combout ;
wire \Add9~27 ;
wire \Add9~28_combout ;
wire \Add9~29 ;
wire \Add9~30_combout ;
wire \Add9~31 ;
wire \Add9~32_combout ;
wire \Add9~33 ;
wire \Add9~34_combout ;
wire \Add9~35 ;
wire \Add9~36_combout ;
wire \Add9~37 ;
wire \Add9~38_combout ;
wire \Add9~39 ;
wire \Add9~40_combout ;
wire \Add9~41 ;
wire \Add9~42_combout ;
wire \Add9~43 ;
wire \Add9~44_combout ;
wire \Add9~45 ;
wire \Add9~46_combout ;
wire \Equal1~6_combout ;
wire \Equal1~5_combout ;
wire \Equal1~7_combout ;
wire \Add9~47 ;
wire \Add9~48_combout ;
wire \Add9~49 ;
wire \Add9~50_combout ;
wire \Add9~51 ;
wire \Add9~52_combout ;
wire \Add9~53 ;
wire \Add9~54_combout ;
wire \Equal1~8_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal1~1_combout ;
wire \Equal1~4_combout ;
wire \Add9~55 ;
wire \Add9~56_combout ;
wire \Add9~57 ;
wire \Add9~58_combout ;
wire \Add9~59 ;
wire \Add9~60_combout ;
wire \Add9~61 ;
wire \Add9~62_combout ;
wire \Equal1~9_combout ;
wire \Equal1~10_combout ;
wire \l[31]~0_combout ;
wire \Add10~0_combout ;
wire \Add10~1 ;
wire \Add10~2_combout ;
wire \Add10~3 ;
wire \Add10~4_combout ;
wire \Add10~5 ;
wire \Add10~6_combout ;
wire \Add10~7 ;
wire \Add10~8_combout ;
wire \Add10~9 ;
wire \Add10~10_combout ;
wire \Add10~11 ;
wire \Add10~12_combout ;
wire \Add10~13 ;
wire \Add10~14_combout ;
wire \Add10~15 ;
wire \Add10~16_combout ;
wire \Add10~17 ;
wire \Add10~18_combout ;
wire \Add10~19 ;
wire \Add10~20_combout ;
wire \Add10~21 ;
wire \Add10~22_combout ;
wire \Add10~23 ;
wire \Add10~24_combout ;
wire \Add10~25 ;
wire \Add10~26_combout ;
wire \Add10~27 ;
wire \Add10~28_combout ;
wire \Add10~29 ;
wire \Add10~30_combout ;
wire \Add10~31 ;
wire \Add10~32_combout ;
wire \Add10~33 ;
wire \Add10~34_combout ;
wire \Add10~35 ;
wire \Add10~36_combout ;
wire \Add10~37 ;
wire \Add10~38_combout ;
wire \Add10~39 ;
wire \Add10~40_combout ;
wire \Add10~41 ;
wire \Add10~42_combout ;
wire \Add10~43 ;
wire \Add10~44_combout ;
wire \Add10~45 ;
wire \Add10~46_combout ;
wire \Add10~47 ;
wire \Add10~48_combout ;
wire \Add10~49 ;
wire \Add10~50_combout ;
wire \Add10~51 ;
wire \Add10~52_combout ;
wire \Add10~53 ;
wire \Add10~54_combout ;
wire \Add10~55 ;
wire \Add10~56_combout ;
wire \Add10~57 ;
wire \Add10~58_combout ;
wire \Add10~59 ;
wire \Add10~60_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~6_combout ;
wire \LessThan4~7_combout ;
wire \LessThan4~8_combout ;
wire \LessThan4~9_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~4_combout ;
wire \Add10~61 ;
wire \Add10~62_combout ;
wire \state~4_combout ;
wire \Mux55~5_combout ;
wire \Mux55~6_combout ;
wire \Mux55~9_combout ;
wire \Mux55~7_combout ;
wire \state[1]~5_combout ;
wire \state[1]~6_combout ;
wire \state[1]~7_combout ;
wire \state[1]~8_combout ;
wire \state[3]~13_combout ;
wire \state[2]~9_combout ;
wire \state[2]~15_combout ;
wire \state[2]~10_combout ;
wire \state[2]~11_combout ;
wire \state[2]~12_combout ;
wire \state[3]~14_combout ;
wire \Mux54~0_combout ;
wire \Mux54~2_combout ;
wire \Mux54~1_combout ;
wire \Mux53~5_combout ;
wire \Add0~0_combout ;
wire \Mux53~4_combout ;
wire \WideOr26~0_combout ;
wire \seg[6]~reg0_q ;
wire \WideOr25~0_combout ;
wire \seg[5]~reg0_q ;
wire \WideOr24~0_combout ;
wire \seg[4]~reg0_q ;
wire \WideOr23~0_combout ;
wire \seg[3]~reg0_q ;
wire \WideOr22~0_combout ;
wire \seg[2]~reg0_q ;
wire \seg~0_combout ;
wire \seg[1]~reg0_q ;
wire \WideOr21~0_combout ;
wire \seg[0]~reg0_q ;
wire \mn.0000~feeder_combout ;
wire \mn~30_combout ;
wire \mn~31_combout ;
wire \mn~32_combout ;
wire \mn.0000~q ;
wire \mn~33_combout ;
wire \mn.0001~q ;
wire \mn~35_combout ;
wire \mn.0111~q ;
wire \mn~34_combout ;
wire \mn.1000~q ;
wire \WideOr30~combout ;
wire \seg1[6]~reg0_q ;
wire \WideOr29~0_combout ;
wire \seg1[5]~reg0feeder_combout ;
wire \seg1[5]~reg0_q ;
wire \mn.0110~q ;
wire \WideOr28~combout ;
wire \seg1[4]~reg0_q ;
wire \seg1[3]~reg0_q ;
wire \seg1[1]~reg0feeder_combout ;
wire \seg1[1]~reg0_q ;
wire \seg1[0]~reg0feeder_combout ;
wire \seg1[0]~reg0_q ;
wire \WideOr37~0_combout ;
wire \seg2[6]~reg0_q ;
wire \WideOr36~0_combout ;
wire \seg2[5]~reg0_q ;
wire \WideOr35~combout ;
wire \seg2[4]~reg0_q ;
wire \WideOr34~combout ;
wire \seg2[3]~reg0_q ;
wire \seg2[2]~reg0_q ;
wire \WideOr32~0_combout ;
wire \seg2[1]~reg0_q ;
wire \WideOr31~0_combout ;
wire \seg2[0]~reg0_q ;
wire \sum_write_en~0_combout ;
wire \sum_write_en~q ;
wire \sum_read_en~0_combout ;
wire \sum_read_en~q ;
wire \rr6|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \output_write_en~1_combout ;
wire \output_write_en~q ;
wire \output_read_en~0_combout ;
wire \output_read_en~q ;
wire \rr5|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \proc_write_en~4_combout ;
wire \proc_write_en~1_combout ;
wire \Selector42~0_combout ;
wire \Add1~0_combout ;
wire \i[0]~32_combout ;
wire \i[1]~35 ;
wire \i[2]~36_combout ;
wire \i[2]~37 ;
wire \i[3]~38_combout ;
wire \i[3]~39 ;
wire \i[4]~40_combout ;
wire \i[4]~41 ;
wire \i[5]~42_combout ;
wire \i[5]~43 ;
wire \i[6]~44_combout ;
wire \i[6]~45 ;
wire \i[7]~46_combout ;
wire \i[7]~47 ;
wire \i[8]~48_combout ;
wire \i[8]~49 ;
wire \i[9]~50_combout ;
wire \i[9]~51 ;
wire \i[10]~52_combout ;
wire \i[10]~53 ;
wire \i[11]~54_combout ;
wire \i[11]~55 ;
wire \i[12]~56_combout ;
wire \i[12]~57 ;
wire \i[13]~58_combout ;
wire \i[13]~59 ;
wire \i[14]~60_combout ;
wire \i[14]~61 ;
wire \i[15]~62_combout ;
wire \i[15]~63 ;
wire \i[16]~64_combout ;
wire \i[16]~65 ;
wire \i[17]~66_combout ;
wire \i[17]~67 ;
wire \i[18]~68_combout ;
wire \i[18]~69 ;
wire \i[19]~70_combout ;
wire \i[19]~71 ;
wire \i[20]~72_combout ;
wire \i[20]~73 ;
wire \i[21]~74_combout ;
wire \i[21]~75 ;
wire \i[22]~76_combout ;
wire \i[22]~77 ;
wire \i[23]~78_combout ;
wire \i[23]~79 ;
wire \i[24]~80_combout ;
wire \i[24]~81 ;
wire \i[25]~82_combout ;
wire \i[25]~83 ;
wire \i[26]~84_combout ;
wire \i[26]~85 ;
wire \i[27]~86_combout ;
wire \i[27]~87 ;
wire \i[28]~88_combout ;
wire \i[28]~89 ;
wire \i[29]~90_combout ;
wire \i[29]~91 ;
wire \i[30]~92_combout ;
wire \i[30]~93 ;
wire \i[31]~94_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~5_combout ;
wire \i[31]~100_combout ;
wire \LessThan1~7_combout ;
wire \i[31]~98_combout ;
wire \i[31]~99_combout ;
wire \i[31]~101_combout ;
wire \i[31]~102_combout ;
wire \i[31]~103_combout ;
wire \i[31]~96_combout ;
wire \i[31]~97_combout ;
wire \i[31]~104_combout ;
wire \i[31]~105_combout ;
wire \i[0]~33 ;
wire \i[1]~34_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \j[31]~0_combout ;
wire \j[31]~1_combout ;
wire \j[0]~3_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \j[11]~2_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~8_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Equal0~6_combout ;
wire \Equal0~10_combout ;
wire \q[0]~0_combout ;
wire \Selector43~0_combout ;
wire \p[0]~0_combout ;
wire \p[30]~2_combout ;
wire \Add6~66 ;
wire \Add6~67_combout ;
wire \p[28]~8_combout ;
wire \Add6~68 ;
wire \Add6~69_combout ;
wire \p[29]~6_combout ;
wire \Add6~70 ;
wire \Add6~71_combout ;
wire \p[30]~7_combout ;
wire \Add6~72 ;
wire \Add6~73_combout ;
wire \p[31]~5_combout ;
wire \Add6~0_combout ;
wire \Add6~2_combout ;
wire \Add6~1 ;
wire \Add6~3_combout ;
wire \Add6~5_combout ;
wire \Add6~4 ;
wire \Add6~6_combout ;
wire \Add6~8_combout ;
wire \Add6~7 ;
wire \Add6~9_combout ;
wire \Add6~11_combout ;
wire \Add6~10 ;
wire \Add6~12_combout ;
wire \Add6~14_combout ;
wire \Add6~13 ;
wire \Add6~15_combout ;
wire \Add6~17_combout ;
wire \Add6~16 ;
wire \Add6~18_combout ;
wire \Add6~20_combout ;
wire \Add6~19 ;
wire \Add6~21_combout ;
wire \Add6~23_combout ;
wire \Add6~22 ;
wire \Add6~24_combout ;
wire \Add6~26_combout ;
wire \Add6~25 ;
wire \Add6~27_combout ;
wire \Add6~29_combout ;
wire \Add6~28 ;
wire \Add6~30_combout ;
wire \Add6~32_combout ;
wire \Add6~31 ;
wire \Add6~33_combout ;
wire \p[11]~3_combout ;
wire \Add6~34 ;
wire \Add6~35_combout ;
wire \p[12]~4_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~6_combout ;
wire \p[0]~1_combout ;
wire \Add6~36 ;
wire \Add6~37_combout ;
wire \p[13]~23_combout ;
wire \Add6~38 ;
wire \Add6~39_combout ;
wire \p[14]~22_combout ;
wire \Add6~40 ;
wire \Add6~41_combout ;
wire \p[15]~21_combout ;
wire \Add6~42 ;
wire \Add6~43_combout ;
wire \p[16]~20_combout ;
wire \Add6~44 ;
wire \Add6~45_combout ;
wire \p[17]~19_combout ;
wire \Add6~46 ;
wire \Add6~47_combout ;
wire \p[18]~18_combout ;
wire \Add6~48 ;
wire \Add6~49_combout ;
wire \p[19]~17_combout ;
wire \Add6~50 ;
wire \Add6~51_combout ;
wire \p[20]~16_combout ;
wire \Add6~52 ;
wire \Add6~53_combout ;
wire \p[21]~15_combout ;
wire \Add6~54 ;
wire \Add6~55_combout ;
wire \p[22]~14_combout ;
wire \Add6~56 ;
wire \Add6~57_combout ;
wire \p[23]~13_combout ;
wire \Add6~58 ;
wire \Add6~59_combout ;
wire \p[24]~12_combout ;
wire \Add6~60 ;
wire \Add6~61_combout ;
wire \p[25]~11_combout ;
wire \Add6~62 ;
wire \Add6~63_combout ;
wire \p[26]~10_combout ;
wire \Add6~64 ;
wire \Add6~65_combout ;
wire \p[27]~9_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~5_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \proc_write_en~2_combout ;
wire \proc_write_en~3_combout ;
wire \proc_write_en~q ;
wire \proc_read_en~q ;
wire \rr3|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \filt_read_en~feeder_combout ;
wire \proc_ram_data_in[31]~0_combout ;
wire \filt_read_en~0_combout ;
wire \filt_read_en~q ;
wire \rr2|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \~GND~combout ;
wire \j[31]~4_combout ;
wire \filtering[0]~0_combout ;
wire \filt_write_addr[0]~0_combout ;
wire \filt_write_addr[1]~feeder_combout ;
wire \filt_write_addr[2]~feeder_combout ;
wire \filt_write_addr[4]~feeder_combout ;
wire \filt_write_addr[5]~feeder_combout ;
wire \filt_write_addr[6]~feeder_combout ;
wire \filt_write_addr[9]~feeder_combout ;
wire \filt_write_addr[10]~feeder_combout ;
wire \filt_read_addr[1]~feeder_combout ;
wire \filt_read_addr[2]~feeder_combout ;
wire \filt_read_addr[3]~feeder_combout ;
wire \filt_read_addr[5]~feeder_combout ;
wire \filt_read_addr[6]~feeder_combout ;
wire \filt_read_addr[7]~feeder_combout ;
wire \filt_read_addr[8]~feeder_combout ;
wire \filt_read_addr[9]~feeder_combout ;
wire \Mux30~0_combout ;
wire \proc_ram_data_in[31]~1_combout ;
wire \proc_write_addr[0]~12_combout ;
wire \proc_write_addr[0]~13_combout ;
wire \Add3~0_combout ;
wire \Add5~0_combout ;
wire \proc_write_addr[1]~0_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \Add4~1_cout ;
wire \Add4~2_combout ;
wire \proc_write_addr[2]~1_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \proc_write_addr[3]~2_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Add5~5 ;
wire \Add5~6_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \proc_write_addr[4]~3_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add5~7 ;
wire \Add5~8_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \proc_write_addr[5]~4_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \proc_write_addr[6]~5_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \proc_write_addr[7]~6_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \proc_write_addr[8]~7_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add5~15 ;
wire \Add5~16_combout ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \proc_write_addr[9]~8_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \proc_write_addr[10]~9_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Add5~19 ;
wire \Add5~20_combout ;
wire \Add4~19 ;
wire \Add4~20_combout ;
wire \proc_write_addr[11]~10_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add4~21 ;
wire \Add4~22_combout ;
wire \Add5~21 ;
wire \Add5~22_combout ;
wire \proc_write_addr[12]~11_combout ;
wire \delay_read_en~feeder_combout ;
wire \delay_read_en~0_combout ;
wire \delay_read_en~q ;
wire \rr4|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \delay_read_addr[4]~feeder_combout ;
wire \delay_read_addr[7]~feeder_combout ;
wire \Add8~0_combout ;
wire \Add7~0_combout ;
wire \Add8~1 ;
wire \Add8~2_combout ;
wire \Add7~1 ;
wire \Add7~2_combout ;
wire \Add8~3 ;
wire \Add8~4_combout ;
wire \Add7~3 ;
wire \Add7~4_combout ;
wire \Add8~5 ;
wire \Add8~6_combout ;
wire \Add7~5 ;
wire \Add7~6_combout ;
wire \Add8~7 ;
wire \Add8~8_combout ;
wire \proc_read_addr[0]~feeder_combout ;
wire \proc_read_addr[0]~1_combout ;
wire \proc_read_addr[1]~feeder_combout ;
wire \proc_read_addr[2]~feeder_combout ;
wire \proc_read_addr[3]~feeder_combout ;
wire \proc_read_addr[4]~feeder_combout ;
wire \proc_read_addr[5]~feeder_combout ;
wire \proc_read_addr[6]~feeder_combout ;
wire \proc_read_addr[7]~feeder_combout ;
wire \proc_read_addr[8]~feeder_combout ;
wire \proc_read_addr[9]~feeder_combout ;
wire \proc_read_addr[10]~feeder_combout ;
wire \proc_read_addr[11]~feeder_combout ;
wire \proc_read_addr[12]~feeder_combout ;
wire \output_ram_data_in[1]~feeder_combout ;
wire \output_ram_data_in[31]~1_combout ;
wire \output_write_addr[0]~feeder_combout ;
wire \output_write_addr[0]~1_combout ;
wire \output_write_addr[2]~feeder_combout ;
wire \output_write_addr[3]~feeder_combout ;
wire \output_write_addr[6]~feeder_combout ;
wire \output_write_addr[10]~feeder_combout ;
wire \output_write_addr[11]~feeder_combout ;
wire \output_write_addr[12]~feeder_combout ;
wire \Decoder2~5_combout ;
wire \output_read_addr[1]~feeder_combout ;
wire \output_read_addr[3]~feeder_combout ;
wire \output_read_addr[4]~feeder_combout ;
wire \output_read_addr[5]~feeder_combout ;
wire \output_read_addr[6]~feeder_combout ;
wire \output_read_addr[7]~feeder_combout ;
wire \output_read_addr[8]~5_combout ;
wire \Add11~0_combout ;
wire \output_read_addr[8]~6 ;
wire \output_read_addr[9]~7_combout ;
wire \Add11~1_combout ;
wire \output_read_addr[9]~8 ;
wire \output_read_addr[10]~9_combout ;
wire \Add11~2_combout ;
wire \output_read_addr[10]~10 ;
wire \output_read_addr[11]~11_combout ;
wire \Add11~3_combout ;
wire \output_read_addr[11]~12 ;
wire \output_read_addr[12]~13_combout ;
wire \Decoder2~2_combout ;
wire \Decoder2~3_combout ;
wire \Decoder2~9_combout ;
wire \Decoder2~10_combout ;
wire \Decoder2~6_combout ;
wire \Decoder2~11_combout ;
wire \Mux31~0_combout ;
wire \output_ram_data_in[0]~feeder_combout ;
wire \Add13~1 ;
wire \Add13~2_combout ;
wire \Add13~0_combout ;
wire \Add14~1 ;
wire \Add14~2_combout ;
wire \Decoder2~4_combout ;
wire \Decoder2~8_combout ;
wire \Add14~0_combout ;
wire \Add15~1 ;
wire \Add15~2_combout ;
wire \Decoder2~7_combout ;
wire \Add15~0_combout ;
wire \Add16~1 ;
wire \Add16~2_combout ;
wire \Decoder2~12_combout ;
wire \Add16~0_combout ;
wire \Add17~1 ;
wire \Add17~2_combout ;
wire \Add17~0_combout ;
wire \Add18~1 ;
wire \Add18~2_combout ;
wire \data_8[1]~feeder_combout ;
wire \sum_write_addr[0]~0_combout ;
wire \Add18~0_combout ;
wire \sum[0]~40 ;
wire \sum[1]~41_combout ;
wire \sum_write_addr[1]~feeder_combout ;
wire \sum_write_addr[3]~feeder_combout ;
wire \sum_write_addr[4]~feeder_combout ;
wire \sum_write_addr[5]~feeder_combout ;
wire \sum_write_addr[6]~feeder_combout ;
wire \sum_write_addr[7]~feeder_combout ;
wire \sum_write_addr[8]~feeder_combout ;
wire \sum_write_addr[9]~feeder_combout ;
wire \Mux29~0_combout ;
wire \output_ram_data_in[2]~feeder_combout ;
wire \data_2[2]~feeder_combout ;
wire \Add13~3 ;
wire \Add13~4_combout ;
wire \Add14~3 ;
wire \Add14~4_combout ;
wire \Add15~3 ;
wire \Add15~4_combout ;
wire \Add16~3 ;
wire \Add16~4_combout ;
wire \Add17~3 ;
wire \Add17~4_combout ;
wire \Add18~3 ;
wire \Add18~4_combout ;
wire \data_8[2]~feeder_combout ;
wire \sum[1]~42 ;
wire \sum[2]~43_combout ;
wire \sum_ram_data_in[2]~feeder_combout ;
wire \Mux22~0_combout ;
wire \output_ram_data_in[9]~feeder_combout ;
wire \data_8[9]~feeder_combout ;
wire \Mux23~0_combout ;
wire \output_ram_data_in[8]~feeder_combout ;
wire \Mux24~0_combout ;
wire \Mux25~0_combout ;
wire \output_ram_data_in[6]~feeder_combout ;
wire \Mux26~0_combout ;
wire \proc_ram_data_in[5]~feeder_combout ;
wire \data_2[5]~feeder_combout ;
wire \Mux27~0_combout ;
wire \output_ram_data_in[4]~feeder_combout ;
wire \Mux28~0_combout ;
wire \output_ram_data_in[3]~feeder_combout ;
wire \Add13~5 ;
wire \Add13~7 ;
wire \Add13~9 ;
wire \Add13~11 ;
wire \Add13~13 ;
wire \Add13~15 ;
wire \Add13~17 ;
wire \Add13~18_combout ;
wire \data_3[9]~feeder_combout ;
wire \Add13~16_combout ;
wire \Add13~14_combout ;
wire \Add13~12_combout ;
wire \Add13~10_combout ;
wire \Add13~8_combout ;
wire \Add13~6_combout ;
wire \Add14~5 ;
wire \Add14~7 ;
wire \Add14~9 ;
wire \Add14~11 ;
wire \Add14~13 ;
wire \Add14~15 ;
wire \Add14~17 ;
wire \Add14~18_combout ;
wire \Add14~16_combout ;
wire \Add14~14_combout ;
wire \Add14~12_combout ;
wire \Add14~10_combout ;
wire \Add14~8_combout ;
wire \Add14~6_combout ;
wire \Add15~5 ;
wire \Add15~7 ;
wire \Add15~9 ;
wire \Add15~11 ;
wire \Add15~13 ;
wire \Add15~15 ;
wire \Add15~17 ;
wire \Add15~18_combout ;
wire \Add15~16_combout ;
wire \Add15~14_combout ;
wire \Add15~12_combout ;
wire \Add15~10_combout ;
wire \Add15~8_combout ;
wire \Add15~6_combout ;
wire \Add16~5 ;
wire \Add16~7 ;
wire \Add16~9 ;
wire \Add16~11 ;
wire \Add16~13 ;
wire \Add16~15 ;
wire \Add16~17 ;
wire \Add16~18_combout ;
wire \Add16~16_combout ;
wire \Add16~14_combout ;
wire \Add16~12_combout ;
wire \Add16~10_combout ;
wire \Add16~8_combout ;
wire \Add16~6_combout ;
wire \Add17~5 ;
wire \Add17~7 ;
wire \Add17~9 ;
wire \Add17~11 ;
wire \Add17~13 ;
wire \Add17~15 ;
wire \Add17~17 ;
wire \Add17~18_combout ;
wire \Add17~16_combout ;
wire \Add17~14_combout ;
wire \Add17~12_combout ;
wire \Add17~10_combout ;
wire \Add17~8_combout ;
wire \Add17~6_combout ;
wire \Add18~5 ;
wire \Add18~7 ;
wire \Add18~9 ;
wire \Add18~11 ;
wire \Add18~13 ;
wire \Add18~15 ;
wire \Add18~17 ;
wire \Add18~18_combout ;
wire \Add18~16_combout ;
wire \data_8[8]~feeder_combout ;
wire \Add18~14_combout ;
wire \Add18~12_combout ;
wire \Add18~10_combout ;
wire \data_8[4]~feeder_combout ;
wire \Add18~8_combout ;
wire \Add18~6_combout ;
wire \sum[2]~44 ;
wire \sum[3]~46 ;
wire \sum[4]~48 ;
wire \sum[5]~50 ;
wire \sum[6]~52 ;
wire \sum[7]~54 ;
wire \sum[8]~56 ;
wire \sum[9]~57_combout ;
wire \sum_ram_data_in[9]~feeder_combout ;
wire \Mux21~0_combout ;
wire \output_ram_data_in[10]~feeder_combout ;
wire \data_3[10]~feeder_combout ;
wire \data_2[10]~feeder_combout ;
wire \Add13~19 ;
wire \Add13~20_combout ;
wire \Add14~19 ;
wire \Add14~20_combout ;
wire \Add15~19 ;
wire \Add15~20_combout ;
wire \Add16~19 ;
wire \Add16~20_combout ;
wire \Add17~19 ;
wire \Add17~20_combout ;
wire \Add18~19 ;
wire \Add18~20_combout ;
wire \sum[9]~58 ;
wire \sum[10]~59_combout ;
wire \Mux14~0_combout ;
wire \output_ram_data_in[17]~feeder_combout ;
wire \Mux15~0_combout ;
wire \output_ram_data_in[16]~feeder_combout ;
wire \data_2[16]~feeder_combout ;
wire \data_1[16]~feeder_combout ;
wire \Mux16~0_combout ;
wire \output_ram_data_in[15]~feeder_combout ;
wire \data_1[15]~feeder_combout ;
wire \data_2[15]~feeder_combout ;
wire \Mux17~0_combout ;
wire \output_ram_data_in[14]~feeder_combout ;
wire \data_2[14]~feeder_combout ;
wire \data_1[14]~feeder_combout ;
wire \Mux18~0_combout ;
wire \output_ram_data_in[13]~feeder_combout ;
wire \Mux19~0_combout ;
wire \output_ram_data_in[12]~feeder_combout ;
wire \data_2[12]~feeder_combout ;
wire \data_1[12]~feeder_combout ;
wire \Mux20~0_combout ;
wire \output_ram_data_in[11]~feeder_combout ;
wire \data_1[11]~feeder_combout ;
wire \data_2[11]~feeder_combout ;
wire \Add13~21 ;
wire \Add13~23 ;
wire \Add13~25 ;
wire \Add13~27 ;
wire \Add13~29 ;
wire \Add13~31 ;
wire \Add13~33 ;
wire \Add13~34_combout ;
wire \Add13~32_combout ;
wire \data_3[16]~feeder_combout ;
wire \Add13~30_combout ;
wire \data_3[15]~feeder_combout ;
wire \Add13~28_combout ;
wire \Add13~26_combout ;
wire \Add13~24_combout ;
wire \data_3[11]~feeder_combout ;
wire \Add13~22_combout ;
wire \Add14~21 ;
wire \Add14~23 ;
wire \Add14~25 ;
wire \Add14~27 ;
wire \Add14~29 ;
wire \Add14~31 ;
wire \Add14~33 ;
wire \Add14~34_combout ;
wire \data_4[17]~feeder_combout ;
wire \Add14~32_combout ;
wire \data_4[16]~feeder_combout ;
wire \Add14~30_combout ;
wire \Add14~28_combout ;
wire \Add14~26_combout ;
wire \Add14~24_combout ;
wire \data_4[11]~feeder_combout ;
wire \Add14~22_combout ;
wire \Add15~21 ;
wire \Add15~23 ;
wire \Add15~25 ;
wire \Add15~27 ;
wire \Add15~29 ;
wire \Add15~31 ;
wire \Add15~33 ;
wire \Add15~34_combout ;
wire \data_5[17]~feeder_combout ;
wire \Add15~32_combout ;
wire \Add15~30_combout ;
wire \Add15~28_combout ;
wire \Add15~26_combout ;
wire \Add15~24_combout ;
wire \data_5[11]~feeder_combout ;
wire \Add15~22_combout ;
wire \Add16~21 ;
wire \Add16~23 ;
wire \Add16~25 ;
wire \Add16~27 ;
wire \Add16~29 ;
wire \Add16~31 ;
wire \Add16~33 ;
wire \Add16~34_combout ;
wire \Add16~32_combout ;
wire \data_6[16]~feeder_combout ;
wire \Add16~30_combout ;
wire \data_6[15]~feeder_combout ;
wire \Add16~28_combout ;
wire \data_6[14]~feeder_combout ;
wire \data_6[13]~feeder_combout ;
wire \Add16~26_combout ;
wire \Add16~24_combout ;
wire \Add16~22_combout ;
wire \data_6[11]~feeder_combout ;
wire \Add17~21 ;
wire \Add17~23 ;
wire \Add17~25 ;
wire \Add17~27 ;
wire \Add17~29 ;
wire \Add17~31 ;
wire \Add17~33 ;
wire \Add17~34_combout ;
wire \Add17~32_combout ;
wire \data_7[16]~feeder_combout ;
wire \Add17~30_combout ;
wire \Add17~28_combout ;
wire \data_7[14]~feeder_combout ;
wire \data_7[13]~feeder_combout ;
wire \Add17~26_combout ;
wire \Add17~24_combout ;
wire \Add17~22_combout ;
wire \data_7[11]~feeder_combout ;
wire \Add18~21 ;
wire \Add18~23 ;
wire \Add18~25 ;
wire \Add18~27 ;
wire \Add18~29 ;
wire \Add18~31 ;
wire \Add18~33 ;
wire \Add18~34_combout ;
wire \data_8[17]~feeder_combout ;
wire \Add18~32_combout ;
wire \data_8[16]~feeder_combout ;
wire \Add18~30_combout ;
wire \data_8[15]~feeder_combout ;
wire \Add18~28_combout ;
wire \data_8[13]~feeder_combout ;
wire \Add18~26_combout ;
wire \Add18~24_combout ;
wire \Add18~22_combout ;
wire \data_8[11]~feeder_combout ;
wire \sum[10]~60 ;
wire \sum[11]~62 ;
wire \sum[12]~64 ;
wire \sum[13]~66 ;
wire \sum[14]~68 ;
wire \sum[15]~70 ;
wire \sum[16]~72 ;
wire \sum[17]~73_combout ;
wire \sum_ram_data_in[17]~feeder_combout ;
wire \Mux13~0_combout ;
wire \output_ram_data_in[18]~feeder_combout ;
wire \data_1[18]~feeder_combout ;
wire \data_2[18]~feeder_combout ;
wire \Add13~35 ;
wire \Add13~36_combout ;
wire \Add14~35 ;
wire \Add14~36_combout ;
wire \Add15~35 ;
wire \Add15~36_combout ;
wire \Add16~35 ;
wire \Add16~36_combout ;
wire \Add17~35 ;
wire \Add17~36_combout ;
wire \Add18~35 ;
wire \Add18~36_combout ;
wire \sum[17]~74 ;
wire \sum[18]~75_combout ;
wire \sum_ram_data_in[18]~feeder_combout ;
wire \Mux5~0_combout ;
wire \output_ram_data_in[26]~feeder_combout ;
wire \data_2[26]~feeder_combout ;
wire \Mux6~0_combout ;
wire \output_ram_data_in[25]~feeder_combout ;
wire \data_2[25]~feeder_combout ;
wire \Mux7~0_combout ;
wire \output_ram_data_in[24]~feeder_combout ;
wire \data_2[24]~feeder_combout ;
wire \Mux8~0_combout ;
wire \data_1[23]~feeder_combout ;
wire \Mux9~0_combout ;
wire \output_ram_data_in[22]~feeder_combout ;
wire \data_2[22]~feeder_combout ;
wire \Mux10~0_combout ;
wire \Mux11~0_combout ;
wire \proc_ram_data_in[20]~feeder_combout ;
wire \output_ram_data_in[20]~feeder_combout ;
wire \Mux12~0_combout ;
wire \output_ram_data_in[19]~feeder_combout ;
wire \Add13~37 ;
wire \Add13~39 ;
wire \Add13~41 ;
wire \Add13~43 ;
wire \Add13~45 ;
wire \Add13~47 ;
wire \Add13~49 ;
wire \Add13~51 ;
wire \Add13~52_combout ;
wire \Add13~50_combout ;
wire \Add13~48_combout ;
wire \data_3[24]~feeder_combout ;
wire \data_3[23]~feeder_combout ;
wire \Add13~46_combout ;
wire \data_3[22]~feeder_combout ;
wire \Add13~44_combout ;
wire \Add13~42_combout ;
wire \data_3[21]~feeder_combout ;
wire \Add13~40_combout ;
wire \Add13~38_combout ;
wire \Add14~37 ;
wire \Add14~39 ;
wire \Add14~41 ;
wire \Add14~43 ;
wire \Add14~45 ;
wire \Add14~47 ;
wire \Add14~49 ;
wire \Add14~51 ;
wire \Add14~52_combout ;
wire \Add14~50_combout ;
wire \data_4[24]~feeder_combout ;
wire \Add14~48_combout ;
wire \Add14~46_combout ;
wire \Add14~44_combout ;
wire \data_4[22]~feeder_combout ;
wire \Add14~42_combout ;
wire \Add14~40_combout ;
wire \Add14~38_combout ;
wire \Add15~37 ;
wire \Add15~39 ;
wire \Add15~41 ;
wire \Add15~43 ;
wire \Add15~45 ;
wire \Add15~47 ;
wire \Add15~49 ;
wire \Add15~51 ;
wire \Add15~52_combout ;
wire \Add15~50_combout ;
wire \data_5[25]~feeder_combout ;
wire \data_5[24]~feeder_combout ;
wire \Add15~48_combout ;
wire \Add15~46_combout ;
wire \Add15~44_combout ;
wire \data_5[22]~feeder_combout ;
wire \Add15~42_combout ;
wire \Add15~40_combout ;
wire \Add15~38_combout ;
wire \Add16~37 ;
wire \Add16~39 ;
wire \Add16~41 ;
wire \Add16~43 ;
wire \Add16~45 ;
wire \Add16~47 ;
wire \Add16~49 ;
wire \Add16~51 ;
wire \Add16~52_combout ;
wire \data_6[25]~feeder_combout ;
wire \Add16~50_combout ;
wire \data_6[24]~feeder_combout ;
wire \Add16~48_combout ;
wire \Add16~46_combout ;
wire \data_6[23]~feeder_combout ;
wire \Add16~44_combout ;
wire \data_6[21]~feeder_combout ;
wire \Add16~42_combout ;
wire \Add16~40_combout ;
wire \Add16~38_combout ;
wire \Add17~37 ;
wire \Add17~39 ;
wire \Add17~41 ;
wire \Add17~43 ;
wire \Add17~45 ;
wire \Add17~47 ;
wire \Add17~49 ;
wire \Add17~51 ;
wire \Add17~52_combout ;
wire \data_7[26]~feeder_combout ;
wire \data_7[25]~feeder_combout ;
wire \Add17~50_combout ;
wire \data_7[24]~feeder_combout ;
wire \Add17~48_combout ;
wire \Add17~46_combout ;
wire \data_7[23]~feeder_combout ;
wire \data_7[22]~feeder_combout ;
wire \Add17~44_combout ;
wire \Add17~42_combout ;
wire \Add17~40_combout ;
wire \Add17~38_combout ;
wire \Add18~37 ;
wire \Add18~39 ;
wire \Add18~41 ;
wire \Add18~43 ;
wire \Add18~45 ;
wire \Add18~47 ;
wire \Add18~49 ;
wire \Add18~51 ;
wire \Add18~52_combout ;
wire \data_8[25]~feeder_combout ;
wire \Add18~50_combout ;
wire \Add18~48_combout ;
wire \data_8[24]~feeder_combout ;
wire \Add18~46_combout ;
wire \data_8[22]~feeder_combout ;
wire \Add18~44_combout ;
wire \data_8[21]~feeder_combout ;
wire \Add18~42_combout ;
wire \Add18~40_combout ;
wire \Add18~38_combout ;
wire \data_8[19]~feeder_combout ;
wire \sum[18]~76 ;
wire \sum[19]~78 ;
wire \sum[20]~80 ;
wire \sum[21]~82 ;
wire \sum[22]~84 ;
wire \sum[23]~86 ;
wire \sum[24]~88 ;
wire \sum[25]~90 ;
wire \sum[26]~91_combout ;
wire \Mux0~0_combout ;
wire \output_ram_data_in[31]~feeder_combout ;
wire \Mux1~0_combout ;
wire \output_ram_data_in[30]~feeder_combout ;
wire \data_2[30]~feeder_combout ;
wire \Mux2~0_combout ;
wire \output_ram_data_in[29]~feeder_combout ;
wire \Mux3~0_combout ;
wire \output_ram_data_in[28]~feeder_combout ;
wire \Mux4~0_combout ;
wire \output_ram_data_in[27]~feeder_combout ;
wire \Add13~53 ;
wire \Add13~55 ;
wire \Add13~57 ;
wire \Add13~59 ;
wire \Add13~61 ;
wire \Add13~63 ;
wire \Add13~64_combout ;
wire \Add13~62_combout ;
wire \Add13~60_combout ;
wire \Add13~58_combout ;
wire \Add13~56_combout ;
wire \Add13~54_combout ;
wire \Add14~53 ;
wire \Add14~55 ;
wire \Add14~57 ;
wire \Add14~59 ;
wire \Add14~61 ;
wire \Add14~63 ;
wire \Add14~64_combout ;
wire \Add14~62_combout ;
wire \Add14~60_combout ;
wire \Add14~58_combout ;
wire \Add14~56_combout ;
wire \Add14~54_combout ;
wire \Add15~53 ;
wire \Add15~55 ;
wire \Add15~57 ;
wire \Add15~59 ;
wire \Add15~61 ;
wire \Add15~63 ;
wire \Add15~64_combout ;
wire \Add15~62_combout ;
wire \Add15~60_combout ;
wire \Add15~58_combout ;
wire \Add15~56_combout ;
wire \Add15~54_combout ;
wire \Add16~53 ;
wire \Add16~55 ;
wire \Add16~57 ;
wire \Add16~59 ;
wire \Add16~61 ;
wire \Add16~63 ;
wire \Add16~64_combout ;
wire \Add16~62_combout ;
wire \Add16~60_combout ;
wire \Add16~58_combout ;
wire \Add16~56_combout ;
wire \Add16~54_combout ;
wire \Add17~53 ;
wire \Add17~55 ;
wire \Add17~57 ;
wire \Add17~59 ;
wire \Add17~61 ;
wire \Add17~63 ;
wire \Add17~64_combout ;
wire \Add17~62_combout ;
wire \Add17~60_combout ;
wire \Add17~58_combout ;
wire \Add17~56_combout ;
wire \Add17~54_combout ;
wire \Add18~53 ;
wire \Add18~55 ;
wire \Add18~57 ;
wire \Add18~59 ;
wire \Add18~61 ;
wire \Add18~63 ;
wire \Add18~64_combout ;
wire \Add18~62_combout ;
wire \data_8[31]~feeder_combout ;
wire \data_8[30]~feeder_combout ;
wire \Add18~60_combout ;
wire \data_8[29]~feeder_combout ;
wire \Add18~58_combout ;
wire \Add18~56_combout ;
wire \data_8[28]~feeder_combout ;
wire \Add18~54_combout ;
wire \data_8[27]~feeder_combout ;
wire \sum[26]~92 ;
wire \sum[27]~94 ;
wire \sum[28]~96 ;
wire \sum[29]~98 ;
wire \sum[30]~100 ;
wire \sum[31]~102 ;
wire \sum[32]~103_combout ;
wire \sum_ram_data_in[32]~feeder_combout ;
wire \Add14~65 ;
wire \Add14~66_combout ;
wire \Add15~65 ;
wire \Add15~67 ;
wire \Add15~68_combout ;
wire \Add15~66_combout ;
wire \Add16~65 ;
wire \Add16~67 ;
wire \Add16~68_combout ;
wire \Add16~66_combout ;
wire \Add17~65 ;
wire \Add17~67 ;
wire \Add17~68_combout ;
wire \Add17~66_combout ;
wire \Add18~65 ;
wire \Add18~67 ;
wire \Add18~68_combout ;
wire \Add18~66_combout ;
wire \sum[32]~104 ;
wire \sum[33]~106 ;
wire \sum[34]~107_combout ;
wire \sum_ram_data_in[34]~feeder_combout ;
wire \sum[0]~39_combout ;
wire \sum[7]~53_combout ;
wire \sum_ram_data_in[7]~feeder_combout ;
wire \sum[8]~55_combout ;
wire \sum[15]~69_combout ;
wire \sum_ram_data_in[15]~feeder_combout ;
wire \sum[16]~71_combout ;
wire \sum[23]~85_combout ;
wire \sum_ram_data_in[23]~feeder_combout ;
wire \sum[24]~87_combout ;
wire \sum_ram_data_in[24]~feeder_combout ;
wire \sum[31]~101_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector7~2_combout ;
wire \data_in[7]~1_combout ;
wire \tt1|DATAFLL[1]~feeder_combout ;
wire \tt1|always0~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \tt1|Mux0~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \tt1|DATAFLL[3]~feeder_combout ;
wire \sum[4]~47_combout ;
wire \sum_ram_data_in[4]~feeder_combout ;
wire \sum[5]~49_combout ;
wire \sum_ram_data_in[5]~feeder_combout ;
wire \sum[12]~63_combout ;
wire \sum_ram_data_in[12]~feeder_combout ;
wire \sum[13]~65_combout ;
wire \sum[21]~81_combout ;
wire \sum[25]~89_combout ;
wire \sum[29]~97_combout ;
wire \sum[33]~105_combout ;
wire \sum_ram_data_in[33]~feeder_combout ;
wire \Add16~69 ;
wire \Add16~70_combout ;
wire \Add17~69 ;
wire \Add17~71 ;
wire \Add17~72_combout ;
wire \Add17~70_combout ;
wire \Add18~69 ;
wire \Add18~71 ;
wire \Add18~73 ;
wire \Add18~74_combout ;
wire \Add18~72_combout ;
wire \Add18~70_combout ;
wire \sum[34]~108 ;
wire \sum[35]~110 ;
wire \sum[36]~112 ;
wire \sum[37]~113_combout ;
wire \sum_ram_data_in[37]~feeder_combout ;
wire \Selector6~1_combout ;
wire \Selector6~0_combout ;
wire \Selector6~2_combout ;
wire \tt1|Mux0~1_combout ;
wire \tt1|Mux0~2_combout ;
wire \Selector2~1_combout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \tt1|DATAFLL[6]~feeder_combout ;
wire \Selector3~0_combout ;
wire \sum[3]~45_combout ;
wire \sum_ram_data_in[3]~feeder_combout ;
wire \sum[6]~51_combout ;
wire \sum_ram_data_in[6]~feeder_combout ;
wire \sum[11]~61_combout ;
wire \sum[19]~77_combout ;
wire \sum[20]~79_combout ;
wire \sum_ram_data_in[20]~feeder_combout ;
wire \sum[27]~93_combout ;
wire \sum[28]~95_combout ;
wire \sum_ram_data_in[28]~feeder_combout ;
wire \sum[35]~109_combout ;
wire \sum[36]~111_combout ;
wire \sum_ram_data_in[36]~feeder_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \tt1|DATAFLL[5]~feeder_combout ;
wire \Selector4~1_combout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \tt1|Mux0~3_combout ;
wire \sum[14]~67_combout ;
wire \sum_ram_data_in[14]~feeder_combout ;
wire \sum[22]~83_combout ;
wire \sum_ram_data_in[22]~feeder_combout ;
wire \sum[30]~99_combout ;
wire \sum_ram_data_in[30]~feeder_combout ;
wire \sum[37]~114 ;
wire \sum[38]~115_combout ;
wire \sum_ram_data_in[38]~feeder_combout ;
wire \Selector1~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \tt1|Mux0~4_combout ;
wire \tt1|Mux0~5_combout ;
wire \tt1|TX_LINE~q ;
wire [31:0] filtering;
wire [12:0] delay_read_addr;
wire [10:0] filt_read_addr;
wire [31:0] j;
wire [31:0] p;
wire [2:0] q;
wire [12:0] output_write_addr;
wire [31:0] output_ram_data_in;
wire [31:0] data_4;
wire [31:0] data_5;
wire [31:0] data_6;
wire [31:0] data_7;
wire [31:0] data_8;
wire [9:0] sum_write_addr;
wire [31:0] proc_ram_data_in;
wire [39:0] \rr6|altsyncram_component|auto_generated|q_b ;
wire [12:0] proc_read_addr;
wire [31:0] \rr5|altsyncram_component|auto_generated|q_b ;
wire [39:0] sum;
wire [10:0] filt_write_addr;
wire [31:0] \rr3|altsyncram_component|auto_generated|q_b ;
wire [4:0] s;
wire [12:0] output_read_addr;
wire [31:0] data_3;
wire [12:0] \tt1|PRSCL ;
wire [31:0] t;
wire [7:0] data_in;
wire [12:0] proc_write_addr;
wire [9:0] sum_read_addr;
wire [31:0] i;
wire [4:0] \pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] state;
wire [31:0] data_2;
wire [3:0] \tt1|INDEX ;
wire [31:0] data_1;
wire [9:0] \tt1|DATAFLL ;
wire [95:0] \rr2|altsyncram_component|auto_generated|q_b ;
wire [12:0] \rr4|altsyncram_component|auto_generated|q_b ;
wire [31:0] l;
wire [31:0] k;
wire [39:0] sum_ram_data_in;

wire [4:0] \pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rr6|altsyncram_component|auto_generated|q_b [0] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [7] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [8] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [15] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [16] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [23] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [24] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [31] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [39] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [1] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [2] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [9] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [10] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [17] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [18] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [26] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [32] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [34] = \rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [4] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [5] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [12] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [13] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [21] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [25] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [29] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [33] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [37] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [3] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [6] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [11] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [19] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [20] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [27] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [28] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [35] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [36] = \rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [14] = \rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [22] = \rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [30] = \rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [38] = \rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [3];

assign \rr5|altsyncram_component|auto_generated|q_b [7] = \rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [6] = \rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [5] = \rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [4] = \rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [3] = \rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [2] = \rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [1] = \rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [0] = \rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [15] = \rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [14] = \rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [13] = \rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [12] = \rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [11] = \rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [10] = \rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [9] = \rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [8] = \rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [23] = \rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [22] = \rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [21] = \rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [20] = \rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [19] = \rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [18] = \rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [17] = \rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [16] = \rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [31] = \rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [30] = \rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [29] = \rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [28] = \rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [27] = \rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [26] = \rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [25] = \rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [24] = \rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [7] = \rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [6] = \rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [5] = \rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [4] = \rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [3] = \rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [2] = \rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [1] = \rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [0] = \rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [15] = \rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [14] = \rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [13] = \rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [12] = \rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [11] = \rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [10] = \rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [9] = \rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [8] = \rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [23] = \rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [22] = \rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [21] = \rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [20] = \rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [19] = \rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [18] = \rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [17] = \rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [16] = \rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [31] = \rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [30] = \rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [29] = \rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [28] = \rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [27] = \rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [26] = \rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [25] = \rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [24] = \rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \rr2|altsyncram_component|auto_generated|q_b [7] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [39] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [70] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [71] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \rr4|altsyncram_component|auto_generated|q_b [0] = \rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [1] = \rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [2] = \rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [3] = \rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [4] = \rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [5] = \rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [6] = \rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [7] = \rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [8] = \rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [9] = \rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [10] = \rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [11] = \rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [12] = \rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr2|altsyncram_component|auto_generated|q_b [6] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [37] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [38] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [69] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [4] = \rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [5] = \rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [36] = \rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [68] = \rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [3] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [35] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [66] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [67] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [2] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [33] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [34] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [65] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [0] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [1] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [32] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [64] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [15] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [47] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [78] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [79] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [14] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [45] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [46] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [77] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [12] = \rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [13] = \rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [44] = \rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [76] = \rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [11] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [43] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [74] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [75] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [10] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [41] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [42] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [73] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [8] = \rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [9] = \rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [40] = \rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [72] = \rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [23] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [55] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [86] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [87] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [22] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [53] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [54] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [85] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [20] = \rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [21] = \rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [52] = \rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [84] = \rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [19] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [51] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [82] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [83] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [18] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [49] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [50] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [81] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [16] = \rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [17] = \rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [48] = \rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [80] = \rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [31] = \rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [63] = \rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [94] = \rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [95] = \rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [30] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [61] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [62] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [93] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [28] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [29] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [60] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [92] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [27] = \rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [59] = \rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [90] = \rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [91] = \rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [26] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [57] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [58] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [89] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [24] = \rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [25] = \rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [56] = \rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [88] = \rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg[6]~output (
	.i(\seg[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[6]),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg[5]~output (
	.i(\seg[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[5]),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg[4]~output (
	.i(\seg[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[4]),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg[3]~output (
	.i(\seg[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[3]),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg[2]~output (
	.i(\seg[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[2]),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg[1]~output (
	.i(\seg[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[1]),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg[0]~output (
	.i(\seg[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[0]),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg1[6]~output (
	.i(\seg1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg1[5]~output (
	.i(\seg1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg1[4]~output (
	.i(\seg1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(\seg1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg1[1]~output (
	.i(\seg1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg1[0]~output (
	.i(\seg1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg2[6]~output (
	.i(\seg2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(\seg2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg2[4]~output (
	.i(\seg2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(\seg2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg2[2]~output (
	.i(\seg2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg2[1]~output (
	.i(\seg2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg2[0]~output (
	.i(\seg2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \com_UART_TXD~output (
	.i(\tt1|TX_LINE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_UART_TXD),
	.obar());
// synopsys translate_off
defparam \com_UART_TXD~output .bus_hold = "false";
defparam \com_UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk50~input (
	.i(clk50),
	.ibar(gnd),
	.o(\clk50~input_o ));
// synopsys translate_off
defparam \clk50~input .bus_hold = "false";
defparam \clk50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll1|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll1|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \tt1|INDEX~3 (
// Equation(s):
// \tt1|INDEX~3_combout  = (!\tt1|INDEX [3] & (\tt1|INDEX [1] $ (\tt1|INDEX [0])))

	.dataa(\tt1|INDEX [3]),
	.datab(gnd),
	.datac(\tt1|INDEX [1]),
	.datad(\tt1|INDEX [0]),
	.cin(gnd),
	.combout(\tt1|INDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|INDEX~3 .lut_mask = 16'h0550;
defparam \tt1|INDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \tt1|PRSCL[0]~13 (
// Equation(s):
// \tt1|PRSCL[0]~13_combout  = \tt1|PRSCL [0] $ (VCC)
// \tt1|PRSCL[0]~14  = CARRY(\tt1|PRSCL [0])

	.dataa(gnd),
	.datab(\tt1|PRSCL [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tt1|PRSCL[0]~13_combout ),
	.cout(\tt1|PRSCL[0]~14 ));
// synopsys translate_off
defparam \tt1|PRSCL[0]~13 .lut_mask = 16'h33CC;
defparam \tt1|PRSCL[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \tt1|LessThan0~0 (
// Equation(s):
// \tt1|LessThan0~0_combout  = (!\tt1|PRSCL [3] & (((!\tt1|PRSCL [0]) # (!\tt1|PRSCL [1])) # (!\tt1|PRSCL [2])))

	.dataa(\tt1|PRSCL [2]),
	.datab(\tt1|PRSCL [1]),
	.datac(\tt1|PRSCL [3]),
	.datad(\tt1|PRSCL [0]),
	.cin(gnd),
	.combout(\tt1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|LessThan0~0 .lut_mask = 16'h070F;
defparam \tt1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \tt1|LessThan0~1 (
// Equation(s):
// \tt1|LessThan0~1_combout  = ((!\tt1|PRSCL [5] & ((\tt1|LessThan0~0_combout ) # (!\tt1|PRSCL [4])))) # (!\tt1|PRSCL [6])

	.dataa(\tt1|PRSCL [5]),
	.datab(\tt1|PRSCL [4]),
	.datac(\tt1|PRSCL [6]),
	.datad(\tt1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\tt1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|LessThan0~1 .lut_mask = 16'h5F1F;
defparam \tt1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \tt1|LessThan0~2 (
// Equation(s):
// \tt1|LessThan0~2_combout  = (\tt1|LessThan0~1_combout  & (!\tt1|PRSCL [8] & (!\tt1|PRSCL [9] & !\tt1|PRSCL [7])))

	.dataa(\tt1|LessThan0~1_combout ),
	.datab(\tt1|PRSCL [8]),
	.datac(\tt1|PRSCL [9]),
	.datad(\tt1|PRSCL [7]),
	.cin(gnd),
	.combout(\tt1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|LessThan0~2 .lut_mask = 16'h0002;
defparam \tt1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \tt1|LessThan0~3 (
// Equation(s):
// \tt1|LessThan0~3_combout  = (\tt1|PRSCL [12] & ((\tt1|PRSCL [11]) # ((!\tt1|LessThan0~2_combout  & \tt1|PRSCL [10]))))

	.dataa(\tt1|PRSCL [12]),
	.datab(\tt1|LessThan0~2_combout ),
	.datac(\tt1|PRSCL [10]),
	.datad(\tt1|PRSCL [11]),
	.cin(gnd),
	.combout(\tt1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|LessThan0~3 .lut_mask = 16'hAA20;
defparam \tt1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \tt1|PRSCL[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[0] .is_wysiwyg = "true";
defparam \tt1|PRSCL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \tt1|PRSCL[1]~15 (
// Equation(s):
// \tt1|PRSCL[1]~15_combout  = (\tt1|PRSCL [1] & (!\tt1|PRSCL[0]~14 )) # (!\tt1|PRSCL [1] & ((\tt1|PRSCL[0]~14 ) # (GND)))
// \tt1|PRSCL[1]~16  = CARRY((!\tt1|PRSCL[0]~14 ) # (!\tt1|PRSCL [1]))

	.dataa(gnd),
	.datab(\tt1|PRSCL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[0]~14 ),
	.combout(\tt1|PRSCL[1]~15_combout ),
	.cout(\tt1|PRSCL[1]~16 ));
// synopsys translate_off
defparam \tt1|PRSCL[1]~15 .lut_mask = 16'h3C3F;
defparam \tt1|PRSCL[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \tt1|PRSCL[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[1] .is_wysiwyg = "true";
defparam \tt1|PRSCL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \tt1|PRSCL[2]~17 (
// Equation(s):
// \tt1|PRSCL[2]~17_combout  = (\tt1|PRSCL [2] & (\tt1|PRSCL[1]~16  $ (GND))) # (!\tt1|PRSCL [2] & (!\tt1|PRSCL[1]~16  & VCC))
// \tt1|PRSCL[2]~18  = CARRY((\tt1|PRSCL [2] & !\tt1|PRSCL[1]~16 ))

	.dataa(\tt1|PRSCL [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[1]~16 ),
	.combout(\tt1|PRSCL[2]~17_combout ),
	.cout(\tt1|PRSCL[2]~18 ));
// synopsys translate_off
defparam \tt1|PRSCL[2]~17 .lut_mask = 16'hA50A;
defparam \tt1|PRSCL[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \tt1|PRSCL[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[2] .is_wysiwyg = "true";
defparam \tt1|PRSCL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \tt1|PRSCL[3]~19 (
// Equation(s):
// \tt1|PRSCL[3]~19_combout  = (\tt1|PRSCL [3] & (!\tt1|PRSCL[2]~18 )) # (!\tt1|PRSCL [3] & ((\tt1|PRSCL[2]~18 ) # (GND)))
// \tt1|PRSCL[3]~20  = CARRY((!\tt1|PRSCL[2]~18 ) # (!\tt1|PRSCL [3]))

	.dataa(gnd),
	.datab(\tt1|PRSCL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[2]~18 ),
	.combout(\tt1|PRSCL[3]~19_combout ),
	.cout(\tt1|PRSCL[3]~20 ));
// synopsys translate_off
defparam \tt1|PRSCL[3]~19 .lut_mask = 16'h3C3F;
defparam \tt1|PRSCL[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \tt1|PRSCL[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[3] .is_wysiwyg = "true";
defparam \tt1|PRSCL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \tt1|PRSCL[4]~21 (
// Equation(s):
// \tt1|PRSCL[4]~21_combout  = (\tt1|PRSCL [4] & (\tt1|PRSCL[3]~20  $ (GND))) # (!\tt1|PRSCL [4] & (!\tt1|PRSCL[3]~20  & VCC))
// \tt1|PRSCL[4]~22  = CARRY((\tt1|PRSCL [4] & !\tt1|PRSCL[3]~20 ))

	.dataa(\tt1|PRSCL [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[3]~20 ),
	.combout(\tt1|PRSCL[4]~21_combout ),
	.cout(\tt1|PRSCL[4]~22 ));
// synopsys translate_off
defparam \tt1|PRSCL[4]~21 .lut_mask = 16'hA50A;
defparam \tt1|PRSCL[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \tt1|PRSCL[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[4] .is_wysiwyg = "true";
defparam \tt1|PRSCL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \tt1|PRSCL[5]~23 (
// Equation(s):
// \tt1|PRSCL[5]~23_combout  = (\tt1|PRSCL [5] & (!\tt1|PRSCL[4]~22 )) # (!\tt1|PRSCL [5] & ((\tt1|PRSCL[4]~22 ) # (GND)))
// \tt1|PRSCL[5]~24  = CARRY((!\tt1|PRSCL[4]~22 ) # (!\tt1|PRSCL [5]))

	.dataa(\tt1|PRSCL [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[4]~22 ),
	.combout(\tt1|PRSCL[5]~23_combout ),
	.cout(\tt1|PRSCL[5]~24 ));
// synopsys translate_off
defparam \tt1|PRSCL[5]~23 .lut_mask = 16'h5A5F;
defparam \tt1|PRSCL[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \tt1|PRSCL[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[5] .is_wysiwyg = "true";
defparam \tt1|PRSCL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \tt1|PRSCL[6]~25 (
// Equation(s):
// \tt1|PRSCL[6]~25_combout  = (\tt1|PRSCL [6] & (\tt1|PRSCL[5]~24  $ (GND))) # (!\tt1|PRSCL [6] & (!\tt1|PRSCL[5]~24  & VCC))
// \tt1|PRSCL[6]~26  = CARRY((\tt1|PRSCL [6] & !\tt1|PRSCL[5]~24 ))

	.dataa(gnd),
	.datab(\tt1|PRSCL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[5]~24 ),
	.combout(\tt1|PRSCL[6]~25_combout ),
	.cout(\tt1|PRSCL[6]~26 ));
// synopsys translate_off
defparam \tt1|PRSCL[6]~25 .lut_mask = 16'hC30C;
defparam \tt1|PRSCL[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \tt1|PRSCL[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[6] .is_wysiwyg = "true";
defparam \tt1|PRSCL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \tt1|PRSCL[7]~27 (
// Equation(s):
// \tt1|PRSCL[7]~27_combout  = (\tt1|PRSCL [7] & (!\tt1|PRSCL[6]~26 )) # (!\tt1|PRSCL [7] & ((\tt1|PRSCL[6]~26 ) # (GND)))
// \tt1|PRSCL[7]~28  = CARRY((!\tt1|PRSCL[6]~26 ) # (!\tt1|PRSCL [7]))

	.dataa(gnd),
	.datab(\tt1|PRSCL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[6]~26 ),
	.combout(\tt1|PRSCL[7]~27_combout ),
	.cout(\tt1|PRSCL[7]~28 ));
// synopsys translate_off
defparam \tt1|PRSCL[7]~27 .lut_mask = 16'h3C3F;
defparam \tt1|PRSCL[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \tt1|PRSCL[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[7] .is_wysiwyg = "true";
defparam \tt1|PRSCL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \tt1|PRSCL[8]~29 (
// Equation(s):
// \tt1|PRSCL[8]~29_combout  = (\tt1|PRSCL [8] & (\tt1|PRSCL[7]~28  $ (GND))) # (!\tt1|PRSCL [8] & (!\tt1|PRSCL[7]~28  & VCC))
// \tt1|PRSCL[8]~30  = CARRY((\tt1|PRSCL [8] & !\tt1|PRSCL[7]~28 ))

	.dataa(gnd),
	.datab(\tt1|PRSCL [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[7]~28 ),
	.combout(\tt1|PRSCL[8]~29_combout ),
	.cout(\tt1|PRSCL[8]~30 ));
// synopsys translate_off
defparam \tt1|PRSCL[8]~29 .lut_mask = 16'hC30C;
defparam \tt1|PRSCL[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \tt1|PRSCL[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[8] .is_wysiwyg = "true";
defparam \tt1|PRSCL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \tt1|PRSCL[9]~31 (
// Equation(s):
// \tt1|PRSCL[9]~31_combout  = (\tt1|PRSCL [9] & (!\tt1|PRSCL[8]~30 )) # (!\tt1|PRSCL [9] & ((\tt1|PRSCL[8]~30 ) # (GND)))
// \tt1|PRSCL[9]~32  = CARRY((!\tt1|PRSCL[8]~30 ) # (!\tt1|PRSCL [9]))

	.dataa(gnd),
	.datab(\tt1|PRSCL [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[8]~30 ),
	.combout(\tt1|PRSCL[9]~31_combout ),
	.cout(\tt1|PRSCL[9]~32 ));
// synopsys translate_off
defparam \tt1|PRSCL[9]~31 .lut_mask = 16'h3C3F;
defparam \tt1|PRSCL[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \tt1|PRSCL[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[9] .is_wysiwyg = "true";
defparam \tt1|PRSCL[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \tt1|PRSCL[10]~33 (
// Equation(s):
// \tt1|PRSCL[10]~33_combout  = (\tt1|PRSCL [10] & (\tt1|PRSCL[9]~32  $ (GND))) # (!\tt1|PRSCL [10] & (!\tt1|PRSCL[9]~32  & VCC))
// \tt1|PRSCL[10]~34  = CARRY((\tt1|PRSCL [10] & !\tt1|PRSCL[9]~32 ))

	.dataa(\tt1|PRSCL [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[9]~32 ),
	.combout(\tt1|PRSCL[10]~33_combout ),
	.cout(\tt1|PRSCL[10]~34 ));
// synopsys translate_off
defparam \tt1|PRSCL[10]~33 .lut_mask = 16'hA50A;
defparam \tt1|PRSCL[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \tt1|PRSCL[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[10] .is_wysiwyg = "true";
defparam \tt1|PRSCL[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \tt1|PRSCL[11]~35 (
// Equation(s):
// \tt1|PRSCL[11]~35_combout  = (\tt1|PRSCL [11] & (!\tt1|PRSCL[10]~34 )) # (!\tt1|PRSCL [11] & ((\tt1|PRSCL[10]~34 ) # (GND)))
// \tt1|PRSCL[11]~36  = CARRY((!\tt1|PRSCL[10]~34 ) # (!\tt1|PRSCL [11]))

	.dataa(gnd),
	.datab(\tt1|PRSCL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tt1|PRSCL[10]~34 ),
	.combout(\tt1|PRSCL[11]~35_combout ),
	.cout(\tt1|PRSCL[11]~36 ));
// synopsys translate_off
defparam \tt1|PRSCL[11]~35 .lut_mask = 16'h3C3F;
defparam \tt1|PRSCL[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \tt1|PRSCL[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[11] .is_wysiwyg = "true";
defparam \tt1|PRSCL[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \tt1|PRSCL[12]~37 (
// Equation(s):
// \tt1|PRSCL[12]~37_combout  = \tt1|PRSCL [12] $ (!\tt1|PRSCL[11]~36 )

	.dataa(\tt1|PRSCL [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tt1|PRSCL[11]~36 ),
	.combout(\tt1|PRSCL[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|PRSCL[12]~37 .lut_mask = 16'hA5A5;
defparam \tt1|PRSCL[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \tt1|PRSCL[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|PRSCL[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tt1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\tt1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|PRSCL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|PRSCL[12] .is_wysiwyg = "true";
defparam \tt1|PRSCL[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \tt1|Equal0~1 (
// Equation(s):
// \tt1|Equal0~1_combout  = (\tt1|PRSCL [5] & (!\tt1|PRSCL [8] & (!\tt1|PRSCL [4] & !\tt1|PRSCL [7])))

	.dataa(\tt1|PRSCL [5]),
	.datab(\tt1|PRSCL [8]),
	.datac(\tt1|PRSCL [4]),
	.datad(\tt1|PRSCL [7]),
	.cin(gnd),
	.combout(\tt1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Equal0~1 .lut_mask = 16'h0002;
defparam \tt1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \tt1|Equal0~0 (
// Equation(s):
// \tt1|Equal0~0_combout  = (\tt1|PRSCL [2] & (\tt1|PRSCL [1] & (\tt1|PRSCL [3] & \tt1|PRSCL [0])))

	.dataa(\tt1|PRSCL [2]),
	.datab(\tt1|PRSCL [1]),
	.datac(\tt1|PRSCL [3]),
	.datad(\tt1|PRSCL [0]),
	.cin(gnd),
	.combout(\tt1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Equal0~0 .lut_mask = 16'h8000;
defparam \tt1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \tt1|Equal0~2 (
// Equation(s):
// \tt1|Equal0~2_combout  = (\tt1|PRSCL [9] & (!\tt1|PRSCL [10] & (!\tt1|PRSCL [6] & \tt1|PRSCL [11])))

	.dataa(\tt1|PRSCL [9]),
	.datab(\tt1|PRSCL [10]),
	.datac(\tt1|PRSCL [6]),
	.datad(\tt1|PRSCL [11]),
	.cin(gnd),
	.combout(\tt1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Equal0~2 .lut_mask = 16'h0200;
defparam \tt1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \tt1|Equal0~3 (
// Equation(s):
// \tt1|Equal0~3_combout  = (!\tt1|PRSCL [12] & (\tt1|Equal0~1_combout  & (\tt1|Equal0~0_combout  & \tt1|Equal0~2_combout )))

	.dataa(\tt1|PRSCL [12]),
	.datab(\tt1|Equal0~1_combout ),
	.datac(\tt1|Equal0~0_combout ),
	.datad(\tt1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tt1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Equal0~3 .lut_mask = 16'h4000;
defparam \tt1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \tt1|INDEX[0]~0 (
// Equation(s):
// \tt1|INDEX[0]~0_combout  = (\tt1|TX_FLG~q  & \tt1|Equal0~3_combout )

	.dataa(gnd),
	.datab(\tt1|TX_FLG~q ),
	.datac(gnd),
	.datad(\tt1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\tt1|INDEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|INDEX[0]~0 .lut_mask = 16'hCC00;
defparam \tt1|INDEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \tt1|INDEX[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|INDEX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|INDEX[1] .is_wysiwyg = "true";
defparam \tt1|INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \tt1|INDEX~4 (
// Equation(s):
// \tt1|INDEX~4_combout  = (!\tt1|INDEX [3] & (\tt1|INDEX [2] $ (((\tt1|INDEX [1] & \tt1|INDEX [0])))))

	.dataa(\tt1|INDEX [3]),
	.datab(\tt1|INDEX [1]),
	.datac(\tt1|INDEX [2]),
	.datad(\tt1|INDEX [0]),
	.cin(gnd),
	.combout(\tt1|INDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|INDEX~4 .lut_mask = 16'h1450;
defparam \tt1|INDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \tt1|INDEX[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|INDEX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|INDEX[2] .is_wysiwyg = "true";
defparam \tt1|INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \tt1|INDEX~1 (
// Equation(s):
// \tt1|INDEX~1_combout  = (!\tt1|INDEX [0] & (((!\tt1|INDEX [1] & !\tt1|INDEX [2])) # (!\tt1|INDEX [3])))

	.dataa(\tt1|INDEX [3]),
	.datab(\tt1|INDEX [1]),
	.datac(\tt1|INDEX [0]),
	.datad(\tt1|INDEX [2]),
	.cin(gnd),
	.combout(\tt1|INDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|INDEX~1 .lut_mask = 16'h0507;
defparam \tt1|INDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \tt1|INDEX[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|INDEX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|INDEX[0] .is_wysiwyg = "true";
defparam \tt1|INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \tt1|INDEX~2 (
// Equation(s):
// \tt1|INDEX~2_combout  = (\tt1|INDEX [0] & (\tt1|INDEX [1] & (!\tt1|INDEX [3] & \tt1|INDEX [2]))) # (!\tt1|INDEX [0] & (!\tt1|INDEX [1] & (\tt1|INDEX [3] & !\tt1|INDEX [2])))

	.dataa(\tt1|INDEX [0]),
	.datab(\tt1|INDEX [1]),
	.datac(\tt1|INDEX [3]),
	.datad(\tt1|INDEX [2]),
	.cin(gnd),
	.combout(\tt1|INDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|INDEX~2 .lut_mask = 16'h0810;
defparam \tt1|INDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \tt1|INDEX[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|INDEX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|INDEX[3] .is_wysiwyg = "true";
defparam \tt1|INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \tt1|TX_FLG~0 (
// Equation(s):
// \tt1|TX_FLG~0_combout  = ((!\tt1|INDEX [2] & (!\tt1|INDEX [1] & !\tt1|INDEX [0]))) # (!\tt1|INDEX [3])

	.dataa(\tt1|INDEX [3]),
	.datab(\tt1|INDEX [2]),
	.datac(\tt1|INDEX [1]),
	.datad(\tt1|INDEX [0]),
	.cin(gnd),
	.combout(\tt1|TX_FLG~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|TX_FLG~0 .lut_mask = 16'h5557;
defparam \tt1|TX_FLG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \tt1|TX_FLG~1 (
// Equation(s):
// \tt1|TX_FLG~1_combout  = (\tt1|TX_FLG~0_combout ) # (!\tt1|Equal0~3_combout )

	.dataa(\tt1|TX_FLG~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tt1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\tt1|TX_FLG~1_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|TX_FLG~1 .lut_mask = 16'hAAFF;
defparam \tt1|TX_FLG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \pll_on~0 (
// Equation(s):
// \pll_on~0_combout  = (\pll_on~q ) # (\pll1|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll_on~q ),
	.datad(\pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\pll_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll_on~0 .lut_mask = 16'hFFF0;
defparam \pll_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas pll_on(
	.clk(\clk50~input_o ),
	.d(gnd),
	.asdata(\pll_on~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_on.is_wysiwyg = "true";
defparam pll_on.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \proc_write_en~0 (
// Equation(s):
// \proc_write_en~0_combout  = (!state[3] & \pll_on~q )

	.dataa(gnd),
	.datab(state[3]),
	.datac(gnd),
	.datad(\pll_on~q ),
	.cin(gnd),
	.combout(\proc_write_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_en~0 .lut_mask = 16'h3300;
defparam \proc_write_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \sum_read_addr[9]~5 (
// Equation(s):
// \sum_read_addr[9]~5_combout  = (state[2] & state[0])

	.dataa(state[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\sum_read_addr[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[9]~5 .lut_mask = 16'hAA00;
defparam \sum_read_addr[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \sending_state~26 (
// Equation(s):
// \sending_state~26_combout  = (\sum_read_addr~2_combout  & (state[1] & (\proc_write_en~0_combout  & \sum_read_addr[9]~5_combout )))

	.dataa(\sum_read_addr~2_combout ),
	.datab(state[1]),
	.datac(\proc_write_en~0_combout ),
	.datad(\sum_read_addr[9]~5_combout ),
	.cin(gnd),
	.combout(\sending_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state~26 .lut_mask = 16'h8000;
defparam \sending_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \sending_state.1001 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sending_state.1000~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.1001 .is_wysiwyg = "true";
defparam \sending_state.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \sending_state.1010~feeder (
// Equation(s):
// \sending_state.1010~feeder_combout  = \sending_state.1001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.1001~q ),
	.cin(gnd),
	.combout(\sending_state.1010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.1010~feeder .lut_mask = 16'hFF00;
defparam \sending_state.1010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \sending_state.1010 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.1010~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.1010 .is_wysiwyg = "true";
defparam \sending_state.1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \sending_state.1011 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sending_state.1010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.1011 .is_wysiwyg = "true";
defparam \sending_state.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \sending_state.0000~0 (
// Equation(s):
// \sending_state.0000~0_combout  = !\sending_state.1011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.1011~q ),
	.cin(gnd),
	.combout(\sending_state.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0000~0 .lut_mask = 16'h00FF;
defparam \sending_state.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \sending_state.0000 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0000 .is_wysiwyg = "true";
defparam \sending_state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \sending_state.0001~0 (
// Equation(s):
// \sending_state.0001~0_combout  = !\sending_state.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sending_state.0000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sending_state.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0001~0 .lut_mask = 16'h0F0F;
defparam \sending_state.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \sending_state.0001 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0001~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0001 .is_wysiwyg = "true";
defparam \sending_state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \sending_state.0010~feeder (
// Equation(s):
// \sending_state.0010~feeder_combout  = \sending_state.0001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0001~q ),
	.cin(gnd),
	.combout(\sending_state.0010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0010~feeder .lut_mask = 16'hFF00;
defparam \sending_state.0010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \sending_state.0010 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0010~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0010 .is_wysiwyg = "true";
defparam \sending_state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \sending_state.0011~feeder (
// Equation(s):
// \sending_state.0011~feeder_combout  = \sending_state.0010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0010~q ),
	.cin(gnd),
	.combout(\sending_state.0011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0011~feeder .lut_mask = 16'hFF00;
defparam \sending_state.0011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \sending_state.0011 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0011~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0011 .is_wysiwyg = "true";
defparam \sending_state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \sending_state.0100~feeder (
// Equation(s):
// \sending_state.0100~feeder_combout  = \sending_state.0011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0011~q ),
	.cin(gnd),
	.combout(\sending_state.0100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0100~feeder .lut_mask = 16'hFF00;
defparam \sending_state.0100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \sending_state.0100 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0100~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0100 .is_wysiwyg = "true";
defparam \sending_state.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \sending_state.0101 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sending_state.0100~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0101 .is_wysiwyg = "true";
defparam \sending_state.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \sending_state.0110~feeder (
// Equation(s):
// \sending_state.0110~feeder_combout  = \sending_state.0101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0101~q ),
	.cin(gnd),
	.combout(\sending_state.0110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.0110~feeder .lut_mask = 16'hFF00;
defparam \sending_state.0110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \sending_state.0110 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.0110~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0110 .is_wysiwyg = "true";
defparam \sending_state.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \sending_state.0111 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sending_state.0110~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.0111 .is_wysiwyg = "true";
defparam \sending_state.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \sending_state.1000~feeder (
// Equation(s):
// \sending_state.1000~feeder_combout  = \sending_state.0111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0111~q ),
	.cin(gnd),
	.combout(\sending_state.1000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sending_state.1000~feeder .lut_mask = 16'hFF00;
defparam \sending_state.1000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \sending_state.1000 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sending_state.1000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sending_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sending_state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sending_state.1000 .is_wysiwyg = "true";
defparam \sending_state.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (\sending_state.0110~q ) # ((\sending_state.0010~q ) # ((\sending_state.0100~q ) # (\sending_state.1010~q )))

	.dataa(\sending_state.0110~q ),
	.datab(\sending_state.0010~q ),
	.datac(\sending_state.0100~q ),
	.datad(\sending_state.1010~q ),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'hFFFE;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \WideOr34~0 (
// Equation(s):
// \WideOr34~0_combout  = (!\sending_state.0001~q  & !\sending_state.0111~q )

	.dataa(\sending_state.0001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sending_state.0111~q ),
	.cin(gnd),
	.combout(\WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr34~0 .lut_mask = 16'h0055;
defparam \WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \data_in[7]~0 (
// Equation(s):
// \data_in[7]~0_combout  = (\WideOr34~0_combout  & (!\sending_state.0011~q  & (!\sending_state.0101~q  & !\sending_state.1001~q )))

	.dataa(\WideOr34~0_combout ),
	.datab(\sending_state.0011~q ),
	.datac(\sending_state.0101~q ),
	.datad(\sending_state.1001~q ),
	.cin(gnd),
	.combout(\data_in[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[7]~0 .lut_mask = 16'h0002;
defparam \data_in[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\TX_START~q  & ((!\sending_state.0000~q ) # (!\data_in[7]~0_combout )))

	.dataa(\TX_START~q ),
	.datab(\data_in[7]~0_combout ),
	.datac(\sending_state.0000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h2A2A;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \TX_START~0 (
// Equation(s):
// \TX_START~0_combout  = (\sum_read_addr~2_combout  & ((\sending_state.1000~q ) # ((\Selector20~1_combout ) # (\Selector20~0_combout ))))

	.dataa(\sending_state.1000~q ),
	.datab(\Selector20~1_combout ),
	.datac(\sum_read_addr~2_combout ),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\TX_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_START~0 .lut_mask = 16'hF0E0;
defparam \TX_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \sum_read_addr[9]~6 (
// Equation(s):
// \sum_read_addr[9]~6_combout  = (\sum_read_addr[9]~5_combout  & (state[1] & (\pll_on~q  & !state[3])))

	.dataa(\sum_read_addr[9]~5_combout ),
	.datab(state[1]),
	.datac(\pll_on~q ),
	.datad(state[3]),
	.cin(gnd),
	.combout(\sum_read_addr[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[9]~6 .lut_mask = 16'h0080;
defparam \sum_read_addr[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas TX_START(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TX_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam TX_START.is_wysiwyg = "true";
defparam TX_START.power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \tt1|TX_FLG (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|TX_FLG~1_combout ),
	.asdata(\TX_START~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tt1|TX_FLG~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|TX_FLG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|TX_FLG .is_wysiwyg = "true";
defparam \tt1|TX_FLG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \TX_EN~1 (
// Equation(s):
// \TX_EN~1_combout  = (state[2] & (!state[3] & (state[1] & state[0])))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\TX_EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_EN~1 .lut_mask = 16'h2000;
defparam \TX_EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \tx_key~input (
	.i(tx_key),
	.ibar(gnd),
	.o(\tx_key~input_o ));
// synopsys translate_off
defparam \tx_key~input .bus_hold = "false";
defparam \tx_key~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \TX_EN~0 (
// Equation(s):
// \TX_EN~0_combout  = (\TX_EN~q ) # (!\tx_key~input_o )

	.dataa(\tx_key~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\TX_EN~q ),
	.cin(gnd),
	.combout(\TX_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_EN~0 .lut_mask = 16'hFF55;
defparam \TX_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \sum_read_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_read_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[9] .is_wysiwyg = "true";
defparam \sum_read_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \sum_read_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_read_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[8] .is_wysiwyg = "true";
defparam \sum_read_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \Add21~0 (
// Equation(s):
// \Add21~0_combout  = sum_read_addr[0] $ (VCC)
// \Add21~1  = CARRY(sum_read_addr[0])

	.dataa(gnd),
	.datab(sum_read_addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add21~0_combout ),
	.cout(\Add21~1 ));
// synopsys translate_off
defparam \Add21~0 .lut_mask = 16'h33CC;
defparam \Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \sum_read_addr[0]~feeder (
// Equation(s):
// \sum_read_addr[0]~feeder_combout  = \Add21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add21~0_combout ),
	.cin(gnd),
	.combout(\sum_read_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \sum_read_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \sum_read_addr[7]~7 (
// Equation(s):
// \sum_read_addr[7]~7_combout  = (!\tt1|TX_FLG~q  & (\TX_EN~q  & (\sending_state.1011~q  & \sum_read_addr[9]~6_combout )))

	.dataa(\tt1|TX_FLG~q ),
	.datab(\TX_EN~q ),
	.datac(\sending_state.1011~q ),
	.datad(\sum_read_addr[9]~6_combout ),
	.cin(gnd),
	.combout(\sum_read_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[7]~7 .lut_mask = 16'h4000;
defparam \sum_read_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \sum_read_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_read_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[0] .is_wysiwyg = "true";
defparam \sum_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \Add21~2 (
// Equation(s):
// \Add21~2_combout  = (sum_read_addr[1] & (!\Add21~1 )) # (!sum_read_addr[1] & ((\Add21~1 ) # (GND)))
// \Add21~3  = CARRY((!\Add21~1 ) # (!sum_read_addr[1]))

	.dataa(gnd),
	.datab(sum_read_addr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~1 ),
	.combout(\Add21~2_combout ),
	.cout(\Add21~3 ));
// synopsys translate_off
defparam \Add21~2 .lut_mask = 16'h3C3F;
defparam \Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \sum_read_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[1] .is_wysiwyg = "true";
defparam \sum_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \Add21~4 (
// Equation(s):
// \Add21~4_combout  = (sum_read_addr[2] & (\Add21~3  $ (GND))) # (!sum_read_addr[2] & (!\Add21~3  & VCC))
// \Add21~5  = CARRY((sum_read_addr[2] & !\Add21~3 ))

	.dataa(sum_read_addr[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~3 ),
	.combout(\Add21~4_combout ),
	.cout(\Add21~5 ));
// synopsys translate_off
defparam \Add21~4 .lut_mask = 16'hA50A;
defparam \Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \sum_read_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[2] .is_wysiwyg = "true";
defparam \sum_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \Add21~6 (
// Equation(s):
// \Add21~6_combout  = (sum_read_addr[3] & (!\Add21~5 )) # (!sum_read_addr[3] & ((\Add21~5 ) # (GND)))
// \Add21~7  = CARRY((!\Add21~5 ) # (!sum_read_addr[3]))

	.dataa(sum_read_addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~5 ),
	.combout(\Add21~6_combout ),
	.cout(\Add21~7 ));
// synopsys translate_off
defparam \Add21~6 .lut_mask = 16'h5A5F;
defparam \Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \sum_read_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[3] .is_wysiwyg = "true";
defparam \sum_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \Add21~8 (
// Equation(s):
// \Add21~8_combout  = (sum_read_addr[4] & (\Add21~7  $ (GND))) # (!sum_read_addr[4] & (!\Add21~7  & VCC))
// \Add21~9  = CARRY((sum_read_addr[4] & !\Add21~7 ))

	.dataa(gnd),
	.datab(sum_read_addr[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~7 ),
	.combout(\Add21~8_combout ),
	.cout(\Add21~9 ));
// synopsys translate_off
defparam \Add21~8 .lut_mask = 16'hC30C;
defparam \Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \sum_read_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[4] .is_wysiwyg = "true";
defparam \sum_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \Add21~10 (
// Equation(s):
// \Add21~10_combout  = (sum_read_addr[5] & (!\Add21~9 )) # (!sum_read_addr[5] & ((\Add21~9 ) # (GND)))
// \Add21~11  = CARRY((!\Add21~9 ) # (!sum_read_addr[5]))

	.dataa(gnd),
	.datab(sum_read_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~9 ),
	.combout(\Add21~10_combout ),
	.cout(\Add21~11 ));
// synopsys translate_off
defparam \Add21~10 .lut_mask = 16'h3C3F;
defparam \Add21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \sum_read_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[5] .is_wysiwyg = "true";
defparam \sum_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \Add21~12 (
// Equation(s):
// \Add21~12_combout  = (sum_read_addr[6] & (\Add21~11  $ (GND))) # (!sum_read_addr[6] & (!\Add21~11  & VCC))
// \Add21~13  = CARRY((sum_read_addr[6] & !\Add21~11 ))

	.dataa(gnd),
	.datab(sum_read_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~11 ),
	.combout(\Add21~12_combout ),
	.cout(\Add21~13 ));
// synopsys translate_off
defparam \Add21~12 .lut_mask = 16'hC30C;
defparam \Add21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \sum_read_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[6] .is_wysiwyg = "true";
defparam \sum_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \Add21~14 (
// Equation(s):
// \Add21~14_combout  = (sum_read_addr[7] & (!\Add21~13 )) # (!sum_read_addr[7] & ((\Add21~13 ) # (GND)))
// \Add21~15  = CARRY((!\Add21~13 ) # (!sum_read_addr[7]))

	.dataa(gnd),
	.datab(sum_read_addr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~13 ),
	.combout(\Add21~14_combout ),
	.cout(\Add21~15 ));
// synopsys translate_off
defparam \Add21~14 .lut_mask = 16'h3C3F;
defparam \Add21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \sum_read_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add21~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_read_addr[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_read_addr[7] .is_wysiwyg = "true";
defparam \sum_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \Add21~16 (
// Equation(s):
// \Add21~16_combout  = (sum_read_addr[8] & (\Add21~15  $ (GND))) # (!sum_read_addr[8] & (!\Add21~15  & VCC))
// \Add21~17  = CARRY((sum_read_addr[8] & !\Add21~15 ))

	.dataa(gnd),
	.datab(sum_read_addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add21~15 ),
	.combout(\Add21~16_combout ),
	.cout(\Add21~17 ));
// synopsys translate_off
defparam \Add21~16 .lut_mask = 16'hC30C;
defparam \Add21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \Add21~18 (
// Equation(s):
// \Add21~18_combout  = \Add21~17  $ (sum_read_addr[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum_read_addr[9]),
	.cin(\Add21~17 ),
	.combout(\Add21~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add21~18 .lut_mask = 16'h0FF0;
defparam \Add21~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \sum_read_addr~3 (
// Equation(s):
// \sum_read_addr~3_combout  = (\sum_read_addr~2_combout  & ((\sending_state.1011~q  & ((\Add21~18_combout ))) # (!\sending_state.1011~q  & (sum_read_addr[9])))) # (!\sum_read_addr~2_combout  & (((sum_read_addr[9]))))

	.dataa(\sum_read_addr~2_combout ),
	.datab(\sending_state.1011~q ),
	.datac(sum_read_addr[9]),
	.datad(\Add21~18_combout ),
	.cin(gnd),
	.combout(\sum_read_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr~3 .lut_mask = 16'hF870;
defparam \sum_read_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \TX_EN~2 (
// Equation(s):
// \TX_EN~2_combout  = (\TX_EN~0_combout  & (((!\sum_read_addr~3_combout ) # (!\sum_read_addr~4_combout )) # (!\TX_EN~1_combout )))

	.dataa(\TX_EN~1_combout ),
	.datab(\TX_EN~0_combout ),
	.datac(\sum_read_addr~4_combout ),
	.datad(\sum_read_addr~3_combout ),
	.cin(gnd),
	.combout(\TX_EN~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_EN~2 .lut_mask = 16'h4CCC;
defparam \TX_EN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas TX_EN(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TX_EN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam TX_EN.is_wysiwyg = "true";
defparam TX_EN.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \sum_read_addr~2 (
// Equation(s):
// \sum_read_addr~2_combout  = (!\tt1|TX_FLG~q  & \TX_EN~q )

	.dataa(\tt1|TX_FLG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\TX_EN~q ),
	.cin(gnd),
	.combout(\sum_read_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr~2 .lut_mask = 16'h5500;
defparam \sum_read_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \sum_read_addr~4 (
// Equation(s):
// \sum_read_addr~4_combout  = (\sum_read_addr~2_combout  & ((\sending_state.1011~q  & ((\Add21~16_combout ))) # (!\sending_state.1011~q  & (sum_read_addr[8])))) # (!\sum_read_addr~2_combout  & (((sum_read_addr[8]))))

	.dataa(\sum_read_addr~2_combout ),
	.datab(\sending_state.1011~q ),
	.datac(sum_read_addr[8]),
	.datad(\Add21~16_combout ),
	.cin(gnd),
	.combout(\sum_read_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_addr~4 .lut_mask = 16'hF870;
defparam \sum_read_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \Mux55~8 (
// Equation(s):
// \Mux55~8_combout  = (state[2] & (state[1] & (\sum_read_addr~4_combout  & \sum_read_addr~3_combout )))

	.dataa(state[2]),
	.datab(state[1]),
	.datac(\sum_read_addr~4_combout ),
	.datad(\sum_read_addr~3_combout ),
	.cin(gnd),
	.combout(\Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~8 .lut_mask = 16'h8000;
defparam \Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \start_key~input (
	.i(start_key),
	.ibar(gnd),
	.o(\start_key~input_o ));
// synopsys translate_off
defparam \start_key~input .bus_hold = "false";
defparam \start_key~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \state[2]~2 (
// Equation(s):
// \state[2]~2_combout  = (state[0] & !state[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\state[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~2 .lut_mask = 16'h00F0;
defparam \state[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \state~3 (
// Equation(s):
// \state~3_combout  = (\start_key~input_o ) # ((state[3]) # ((state[2] & !\state[2]~2_combout )))

	.dataa(\start_key~input_o ),
	.datab(state[3]),
	.datac(state[2]),
	.datad(\state[2]~2_combout ),
	.cin(gnd),
	.combout(\state~3_combout ),
	.cout());
// synopsys translate_off
defparam \state~3 .lut_mask = 16'hEEFE;
defparam \state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = (\tx_key~input_o  & (state[0] $ (\state~3_combout )))

	.dataa(state[0]),
	.datab(\state~3_combout ),
	.datac(gnd),
	.datad(\tx_key~input_o ),
	.cin(gnd),
	.combout(\Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~4 .lut_mask = 16'h6600;
defparam \Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = k[0] $ (VCC)
// \Add9~1  = CARRY(k[0])

	.dataa(gnd),
	.datab(k[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h33CC;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \internal_state~19 (
// Equation(s):
// \internal_state~19_combout  = (state[0] & !\internal_state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\internal_state.101~q ),
	.cin(gnd),
	.combout(\internal_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~19 .lut_mask = 16'h00F0;
defparam \internal_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \output_write_en~0 (
// Equation(s):
// \output_write_en~0_combout  = (!state[3] & (state[2] & (!state[1] & \pll_on~q )))

	.dataa(state[3]),
	.datab(state[2]),
	.datac(state[1]),
	.datad(\pll_on~q ),
	.cin(gnd),
	.combout(\output_write_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_en~0 .lut_mask = 16'h0400;
defparam \output_write_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \s~0 (
// Equation(s):
// \s~0_combout  = (!s[0] & !s[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(s[0]),
	.datad(s[3]),
	.cin(gnd),
	.combout(\s~0_combout ),
	.cout());
// synopsys translate_off
defparam \s~0 .lut_mask = 16'h000F;
defparam \s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \t[0]~34 (
// Equation(s):
// \t[0]~34_combout  = (!state[0] & \output_write_en~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\t[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \t[0]~34 .lut_mask = 16'h0F00;
defparam \t[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \s[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \s[0] .is_wysiwyg = "true";
defparam \s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = s[1] $ (((!s[3] & s[0])))

	.dataa(gnd),
	.datab(s[3]),
	.datac(s[1]),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'hC3F0;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \s[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(s[3]),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \s[1] .is_wysiwyg = "true";
defparam \s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = s[2] $ (((s[1] & (!s[3] & s[0]))))

	.dataa(s[1]),
	.datab(s[3]),
	.datac(s[2]),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'hD2F0;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \s[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(s[3]),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \s[2] .is_wysiwyg = "true";
defparam \s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (s[3]) # ((s[1] & (s[2] & s[0])))

	.dataa(s[1]),
	.datab(s[2]),
	.datac(s[3]),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'hF8F0;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \s[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(s[3]),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \s[3] .is_wysiwyg = "true";
defparam \s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \t[0]~32 (
// Equation(s):
// \t[0]~32_combout  = (s[3] & (t[0] $ (VCC))) # (!s[3] & (t[0] & VCC))
// \t[0]~33  = CARRY((s[3] & t[0]))

	.dataa(s[3]),
	.datab(t[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t[0]~32_combout ),
	.cout(\t[0]~33 ));
// synopsys translate_off
defparam \t[0]~32 .lut_mask = 16'h6688;
defparam \t[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \t[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[0]),
	.prn(vcc));
// synopsys translate_off
defparam \t[0] .is_wysiwyg = "true";
defparam \t[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \t[1]~35 (
// Equation(s):
// \t[1]~35_combout  = (t[1] & (!\t[0]~33 )) # (!t[1] & ((\t[0]~33 ) # (GND)))
// \t[1]~36  = CARRY((!\t[0]~33 ) # (!t[1]))

	.dataa(gnd),
	.datab(t[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[0]~33 ),
	.combout(\t[1]~35_combout ),
	.cout(\t[1]~36 ));
// synopsys translate_off
defparam \t[1]~35 .lut_mask = 16'h3C3F;
defparam \t[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \t[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[1]),
	.prn(vcc));
// synopsys translate_off
defparam \t[1] .is_wysiwyg = "true";
defparam \t[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \t[2]~37 (
// Equation(s):
// \t[2]~37_combout  = (t[2] & (\t[1]~36  $ (GND))) # (!t[2] & (!\t[1]~36  & VCC))
// \t[2]~38  = CARRY((t[2] & !\t[1]~36 ))

	.dataa(gnd),
	.datab(t[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[1]~36 ),
	.combout(\t[2]~37_combout ),
	.cout(\t[2]~38 ));
// synopsys translate_off
defparam \t[2]~37 .lut_mask = 16'hC30C;
defparam \t[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \t[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[2]),
	.prn(vcc));
// synopsys translate_off
defparam \t[2] .is_wysiwyg = "true";
defparam \t[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \t[3]~39 (
// Equation(s):
// \t[3]~39_combout  = (t[3] & (!\t[2]~38 )) # (!t[3] & ((\t[2]~38 ) # (GND)))
// \t[3]~40  = CARRY((!\t[2]~38 ) # (!t[3]))

	.dataa(t[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[2]~38 ),
	.combout(\t[3]~39_combout ),
	.cout(\t[3]~40 ));
// synopsys translate_off
defparam \t[3]~39 .lut_mask = 16'h5A5F;
defparam \t[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \t[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[3]),
	.prn(vcc));
// synopsys translate_off
defparam \t[3] .is_wysiwyg = "true";
defparam \t[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \t[4]~41 (
// Equation(s):
// \t[4]~41_combout  = (t[4] & (\t[3]~40  $ (GND))) # (!t[4] & (!\t[3]~40  & VCC))
// \t[4]~42  = CARRY((t[4] & !\t[3]~40 ))

	.dataa(gnd),
	.datab(t[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[3]~40 ),
	.combout(\t[4]~41_combout ),
	.cout(\t[4]~42 ));
// synopsys translate_off
defparam \t[4]~41 .lut_mask = 16'hC30C;
defparam \t[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \t[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[4]),
	.prn(vcc));
// synopsys translate_off
defparam \t[4] .is_wysiwyg = "true";
defparam \t[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \t[5]~43 (
// Equation(s):
// \t[5]~43_combout  = (t[5] & (!\t[4]~42 )) # (!t[5] & ((\t[4]~42 ) # (GND)))
// \t[5]~44  = CARRY((!\t[4]~42 ) # (!t[5]))

	.dataa(t[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[4]~42 ),
	.combout(\t[5]~43_combout ),
	.cout(\t[5]~44 ));
// synopsys translate_off
defparam \t[5]~43 .lut_mask = 16'h5A5F;
defparam \t[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \t[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[5]),
	.prn(vcc));
// synopsys translate_off
defparam \t[5] .is_wysiwyg = "true";
defparam \t[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \t[6]~45 (
// Equation(s):
// \t[6]~45_combout  = (t[6] & (\t[5]~44  $ (GND))) # (!t[6] & (!\t[5]~44  & VCC))
// \t[6]~46  = CARRY((t[6] & !\t[5]~44 ))

	.dataa(t[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[5]~44 ),
	.combout(\t[6]~45_combout ),
	.cout(\t[6]~46 ));
// synopsys translate_off
defparam \t[6]~45 .lut_mask = 16'hA50A;
defparam \t[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \t[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[6]),
	.prn(vcc));
// synopsys translate_off
defparam \t[6] .is_wysiwyg = "true";
defparam \t[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \t[7]~47 (
// Equation(s):
// \t[7]~47_combout  = (t[7] & (!\t[6]~46 )) # (!t[7] & ((\t[6]~46 ) # (GND)))
// \t[7]~48  = CARRY((!\t[6]~46 ) # (!t[7]))

	.dataa(gnd),
	.datab(t[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[6]~46 ),
	.combout(\t[7]~47_combout ),
	.cout(\t[7]~48 ));
// synopsys translate_off
defparam \t[7]~47 .lut_mask = 16'h3C3F;
defparam \t[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \t[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[7]),
	.prn(vcc));
// synopsys translate_off
defparam \t[7] .is_wysiwyg = "true";
defparam \t[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \t[8]~49 (
// Equation(s):
// \t[8]~49_combout  = (t[8] & (\t[7]~48  $ (GND))) # (!t[8] & (!\t[7]~48  & VCC))
// \t[8]~50  = CARRY((t[8] & !\t[7]~48 ))

	.dataa(gnd),
	.datab(t[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[7]~48 ),
	.combout(\t[8]~49_combout ),
	.cout(\t[8]~50 ));
// synopsys translate_off
defparam \t[8]~49 .lut_mask = 16'hC30C;
defparam \t[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \t[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[8]),
	.prn(vcc));
// synopsys translate_off
defparam \t[8] .is_wysiwyg = "true";
defparam \t[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \t[9]~51 (
// Equation(s):
// \t[9]~51_combout  = (t[9] & (!\t[8]~50 )) # (!t[9] & ((\t[8]~50 ) # (GND)))
// \t[9]~52  = CARRY((!\t[8]~50 ) # (!t[9]))

	.dataa(gnd),
	.datab(t[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[8]~50 ),
	.combout(\t[9]~51_combout ),
	.cout(\t[9]~52 ));
// synopsys translate_off
defparam \t[9]~51 .lut_mask = 16'h3C3F;
defparam \t[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \t[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[9]),
	.prn(vcc));
// synopsys translate_off
defparam \t[9] .is_wysiwyg = "true";
defparam \t[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \t[10]~53 (
// Equation(s):
// \t[10]~53_combout  = (t[10] & (\t[9]~52  $ (GND))) # (!t[10] & (!\t[9]~52  & VCC))
// \t[10]~54  = CARRY((t[10] & !\t[9]~52 ))

	.dataa(gnd),
	.datab(t[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[9]~52 ),
	.combout(\t[10]~53_combout ),
	.cout(\t[10]~54 ));
// synopsys translate_off
defparam \t[10]~53 .lut_mask = 16'hC30C;
defparam \t[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \t[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[10]),
	.prn(vcc));
// synopsys translate_off
defparam \t[10] .is_wysiwyg = "true";
defparam \t[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \t[11]~55 (
// Equation(s):
// \t[11]~55_combout  = (t[11] & (!\t[10]~54 )) # (!t[11] & ((\t[10]~54 ) # (GND)))
// \t[11]~56  = CARRY((!\t[10]~54 ) # (!t[11]))

	.dataa(t[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[10]~54 ),
	.combout(\t[11]~55_combout ),
	.cout(\t[11]~56 ));
// synopsys translate_off
defparam \t[11]~55 .lut_mask = 16'h5A5F;
defparam \t[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \t[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[11]),
	.prn(vcc));
// synopsys translate_off
defparam \t[11] .is_wysiwyg = "true";
defparam \t[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \t[12]~57 (
// Equation(s):
// \t[12]~57_combout  = (t[12] & (\t[11]~56  $ (GND))) # (!t[12] & (!\t[11]~56  & VCC))
// \t[12]~58  = CARRY((t[12] & !\t[11]~56 ))

	.dataa(gnd),
	.datab(t[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[11]~56 ),
	.combout(\t[12]~57_combout ),
	.cout(\t[12]~58 ));
// synopsys translate_off
defparam \t[12]~57 .lut_mask = 16'hC30C;
defparam \t[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \t[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[12]),
	.prn(vcc));
// synopsys translate_off
defparam \t[12] .is_wysiwyg = "true";
defparam \t[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \t[13]~59 (
// Equation(s):
// \t[13]~59_combout  = (t[13] & (!\t[12]~58 )) # (!t[13] & ((\t[12]~58 ) # (GND)))
// \t[13]~60  = CARRY((!\t[12]~58 ) # (!t[13]))

	.dataa(t[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[12]~58 ),
	.combout(\t[13]~59_combout ),
	.cout(\t[13]~60 ));
// synopsys translate_off
defparam \t[13]~59 .lut_mask = 16'h5A5F;
defparam \t[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \t[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[13]),
	.prn(vcc));
// synopsys translate_off
defparam \t[13] .is_wysiwyg = "true";
defparam \t[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \t[14]~61 (
// Equation(s):
// \t[14]~61_combout  = (t[14] & (\t[13]~60  $ (GND))) # (!t[14] & (!\t[13]~60  & VCC))
// \t[14]~62  = CARRY((t[14] & !\t[13]~60 ))

	.dataa(gnd),
	.datab(t[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[13]~60 ),
	.combout(\t[14]~61_combout ),
	.cout(\t[14]~62 ));
// synopsys translate_off
defparam \t[14]~61 .lut_mask = 16'hC30C;
defparam \t[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \t[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[14]),
	.prn(vcc));
// synopsys translate_off
defparam \t[14] .is_wysiwyg = "true";
defparam \t[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \t[15]~63 (
// Equation(s):
// \t[15]~63_combout  = (t[15] & (!\t[14]~62 )) # (!t[15] & ((\t[14]~62 ) # (GND)))
// \t[15]~64  = CARRY((!\t[14]~62 ) # (!t[15]))

	.dataa(t[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[14]~62 ),
	.combout(\t[15]~63_combout ),
	.cout(\t[15]~64 ));
// synopsys translate_off
defparam \t[15]~63 .lut_mask = 16'h5A5F;
defparam \t[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \t[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[15]),
	.prn(vcc));
// synopsys translate_off
defparam \t[15] .is_wysiwyg = "true";
defparam \t[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \t[16]~65 (
// Equation(s):
// \t[16]~65_combout  = (t[16] & (\t[15]~64  $ (GND))) # (!t[16] & (!\t[15]~64  & VCC))
// \t[16]~66  = CARRY((t[16] & !\t[15]~64 ))

	.dataa(gnd),
	.datab(t[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[15]~64 ),
	.combout(\t[16]~65_combout ),
	.cout(\t[16]~66 ));
// synopsys translate_off
defparam \t[16]~65 .lut_mask = 16'hC30C;
defparam \t[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \t[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[16]),
	.prn(vcc));
// synopsys translate_off
defparam \t[16] .is_wysiwyg = "true";
defparam \t[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \t[17]~67 (
// Equation(s):
// \t[17]~67_combout  = (t[17] & (!\t[16]~66 )) # (!t[17] & ((\t[16]~66 ) # (GND)))
// \t[17]~68  = CARRY((!\t[16]~66 ) # (!t[17]))

	.dataa(gnd),
	.datab(t[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[16]~66 ),
	.combout(\t[17]~67_combout ),
	.cout(\t[17]~68 ));
// synopsys translate_off
defparam \t[17]~67 .lut_mask = 16'h3C3F;
defparam \t[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \t[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[17]),
	.prn(vcc));
// synopsys translate_off
defparam \t[17] .is_wysiwyg = "true";
defparam \t[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \t[18]~69 (
// Equation(s):
// \t[18]~69_combout  = (t[18] & (\t[17]~68  $ (GND))) # (!t[18] & (!\t[17]~68  & VCC))
// \t[18]~70  = CARRY((t[18] & !\t[17]~68 ))

	.dataa(gnd),
	.datab(t[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[17]~68 ),
	.combout(\t[18]~69_combout ),
	.cout(\t[18]~70 ));
// synopsys translate_off
defparam \t[18]~69 .lut_mask = 16'hC30C;
defparam \t[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \t[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[18]),
	.prn(vcc));
// synopsys translate_off
defparam \t[18] .is_wysiwyg = "true";
defparam \t[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \t[19]~71 (
// Equation(s):
// \t[19]~71_combout  = (t[19] & (!\t[18]~70 )) # (!t[19] & ((\t[18]~70 ) # (GND)))
// \t[19]~72  = CARRY((!\t[18]~70 ) # (!t[19]))

	.dataa(t[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[18]~70 ),
	.combout(\t[19]~71_combout ),
	.cout(\t[19]~72 ));
// synopsys translate_off
defparam \t[19]~71 .lut_mask = 16'h5A5F;
defparam \t[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \t[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[19]),
	.prn(vcc));
// synopsys translate_off
defparam \t[19] .is_wysiwyg = "true";
defparam \t[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \t[20]~73 (
// Equation(s):
// \t[20]~73_combout  = (t[20] & (\t[19]~72  $ (GND))) # (!t[20] & (!\t[19]~72  & VCC))
// \t[20]~74  = CARRY((t[20] & !\t[19]~72 ))

	.dataa(gnd),
	.datab(t[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[19]~72 ),
	.combout(\t[20]~73_combout ),
	.cout(\t[20]~74 ));
// synopsys translate_off
defparam \t[20]~73 .lut_mask = 16'hC30C;
defparam \t[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \t[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[20]),
	.prn(vcc));
// synopsys translate_off
defparam \t[20] .is_wysiwyg = "true";
defparam \t[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \t[21]~75 (
// Equation(s):
// \t[21]~75_combout  = (t[21] & (!\t[20]~74 )) # (!t[21] & ((\t[20]~74 ) # (GND)))
// \t[21]~76  = CARRY((!\t[20]~74 ) # (!t[21]))

	.dataa(t[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[20]~74 ),
	.combout(\t[21]~75_combout ),
	.cout(\t[21]~76 ));
// synopsys translate_off
defparam \t[21]~75 .lut_mask = 16'h5A5F;
defparam \t[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \t[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[21]),
	.prn(vcc));
// synopsys translate_off
defparam \t[21] .is_wysiwyg = "true";
defparam \t[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \t[22]~77 (
// Equation(s):
// \t[22]~77_combout  = (t[22] & (\t[21]~76  $ (GND))) # (!t[22] & (!\t[21]~76  & VCC))
// \t[22]~78  = CARRY((t[22] & !\t[21]~76 ))

	.dataa(t[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[21]~76 ),
	.combout(\t[22]~77_combout ),
	.cout(\t[22]~78 ));
// synopsys translate_off
defparam \t[22]~77 .lut_mask = 16'hA50A;
defparam \t[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \t[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[22]),
	.prn(vcc));
// synopsys translate_off
defparam \t[22] .is_wysiwyg = "true";
defparam \t[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \t[23]~79 (
// Equation(s):
// \t[23]~79_combout  = (t[23] & (!\t[22]~78 )) # (!t[23] & ((\t[22]~78 ) # (GND)))
// \t[23]~80  = CARRY((!\t[22]~78 ) # (!t[23]))

	.dataa(gnd),
	.datab(t[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[22]~78 ),
	.combout(\t[23]~79_combout ),
	.cout(\t[23]~80 ));
// synopsys translate_off
defparam \t[23]~79 .lut_mask = 16'h3C3F;
defparam \t[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \t[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[23]),
	.prn(vcc));
// synopsys translate_off
defparam \t[23] .is_wysiwyg = "true";
defparam \t[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \t[24]~81 (
// Equation(s):
// \t[24]~81_combout  = (t[24] & (\t[23]~80  $ (GND))) # (!t[24] & (!\t[23]~80  & VCC))
// \t[24]~82  = CARRY((t[24] & !\t[23]~80 ))

	.dataa(gnd),
	.datab(t[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[23]~80 ),
	.combout(\t[24]~81_combout ),
	.cout(\t[24]~82 ));
// synopsys translate_off
defparam \t[24]~81 .lut_mask = 16'hC30C;
defparam \t[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \t[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[24]),
	.prn(vcc));
// synopsys translate_off
defparam \t[24] .is_wysiwyg = "true";
defparam \t[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \t[25]~83 (
// Equation(s):
// \t[25]~83_combout  = (t[25] & (!\t[24]~82 )) # (!t[25] & ((\t[24]~82 ) # (GND)))
// \t[25]~84  = CARRY((!\t[24]~82 ) # (!t[25]))

	.dataa(gnd),
	.datab(t[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[24]~82 ),
	.combout(\t[25]~83_combout ),
	.cout(\t[25]~84 ));
// synopsys translate_off
defparam \t[25]~83 .lut_mask = 16'h3C3F;
defparam \t[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \t[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[25]),
	.prn(vcc));
// synopsys translate_off
defparam \t[25] .is_wysiwyg = "true";
defparam \t[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \t[26]~85 (
// Equation(s):
// \t[26]~85_combout  = (t[26] & (\t[25]~84  $ (GND))) # (!t[26] & (!\t[25]~84  & VCC))
// \t[26]~86  = CARRY((t[26] & !\t[25]~84 ))

	.dataa(gnd),
	.datab(t[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[25]~84 ),
	.combout(\t[26]~85_combout ),
	.cout(\t[26]~86 ));
// synopsys translate_off
defparam \t[26]~85 .lut_mask = 16'hC30C;
defparam \t[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \t[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[26]),
	.prn(vcc));
// synopsys translate_off
defparam \t[26] .is_wysiwyg = "true";
defparam \t[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \t[27]~87 (
// Equation(s):
// \t[27]~87_combout  = (t[27] & (!\t[26]~86 )) # (!t[27] & ((\t[26]~86 ) # (GND)))
// \t[27]~88  = CARRY((!\t[26]~86 ) # (!t[27]))

	.dataa(t[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[26]~86 ),
	.combout(\t[27]~87_combout ),
	.cout(\t[27]~88 ));
// synopsys translate_off
defparam \t[27]~87 .lut_mask = 16'h5A5F;
defparam \t[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \t[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[27]),
	.prn(vcc));
// synopsys translate_off
defparam \t[27] .is_wysiwyg = "true";
defparam \t[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (t[26]) # ((t[25]) # ((t[24]) # (t[27])))

	.dataa(t[26]),
	.datab(t[25]),
	.datac(t[24]),
	.datad(t[27]),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'hFFFE;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \t[28]~89 (
// Equation(s):
// \t[28]~89_combout  = (t[28] & (\t[27]~88  $ (GND))) # (!t[28] & (!\t[27]~88  & VCC))
// \t[28]~90  = CARRY((t[28] & !\t[27]~88 ))

	.dataa(gnd),
	.datab(t[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[27]~88 ),
	.combout(\t[28]~89_combout ),
	.cout(\t[28]~90 ));
// synopsys translate_off
defparam \t[28]~89 .lut_mask = 16'hC30C;
defparam \t[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \t[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[28]),
	.prn(vcc));
// synopsys translate_off
defparam \t[28] .is_wysiwyg = "true";
defparam \t[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \t[29]~91 (
// Equation(s):
// \t[29]~91_combout  = (t[29] & (!\t[28]~90 )) # (!t[29] & ((\t[28]~90 ) # (GND)))
// \t[29]~92  = CARRY((!\t[28]~90 ) # (!t[29]))

	.dataa(t[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[28]~90 ),
	.combout(\t[29]~91_combout ),
	.cout(\t[29]~92 ));
// synopsys translate_off
defparam \t[29]~91 .lut_mask = 16'h5A5F;
defparam \t[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \t[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[29]),
	.prn(vcc));
// synopsys translate_off
defparam \t[29] .is_wysiwyg = "true";
defparam \t[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \t[30]~93 (
// Equation(s):
// \t[30]~93_combout  = (t[30] & (\t[29]~92  $ (GND))) # (!t[30] & (!\t[29]~92  & VCC))
// \t[30]~94  = CARRY((t[30] & !\t[29]~92 ))

	.dataa(gnd),
	.datab(t[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t[29]~92 ),
	.combout(\t[30]~93_combout ),
	.cout(\t[30]~94 ));
// synopsys translate_off
defparam \t[30]~93 .lut_mask = 16'hC30C;
defparam \t[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \t[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[30]),
	.prn(vcc));
// synopsys translate_off
defparam \t[30] .is_wysiwyg = "true";
defparam \t[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \t[31]~95 (
// Equation(s):
// \t[31]~95_combout  = t[31] $ (\t[30]~94 )

	.dataa(t[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\t[30]~94 ),
	.combout(\t[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \t[31]~95 .lut_mask = 16'h5A5A;
defparam \t[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \t[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\t[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~10_combout ),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(t[31]),
	.prn(vcc));
// synopsys translate_off
defparam \t[31] .is_wysiwyg = "true";
defparam \t[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (t[30]) # ((t[28]) # ((t[29]) # (t[31])))

	.dataa(t[30]),
	.datab(t[28]),
	.datac(t[29]),
	.datad(t[31]),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'hFFFE;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (t[6]) # ((t[5]) # ((t[7]) # (t[4])))

	.dataa(t[6]),
	.datab(t[5]),
	.datac(t[7]),
	.datad(t[4]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'hFFFE;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (t[15]) # ((t[14]) # ((t[13]) # (t[12])))

	.dataa(t[15]),
	.datab(t[14]),
	.datac(t[13]),
	.datad(t[12]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'hFFFE;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (t[11]) # (((t[10]) # (!t[8])) # (!t[9]))

	.dataa(t[11]),
	.datab(t[9]),
	.datac(t[10]),
	.datad(t[8]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'hFBFF;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (t[0]) # ((t[2]) # ((t[3]) # (t[1])))

	.dataa(t[0]),
	.datab(t[2]),
	.datac(t[3]),
	.datad(t[1]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'hFFFE;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~1_combout ) # ((\Equal2~3_combout ) # ((\Equal2~2_combout ) # (\Equal2~0_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~3_combout ),
	.datac(\Equal2~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'hFFFE;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (t[21]) # ((t[20]) # ((t[23]) # (t[22])))

	.dataa(t[21]),
	.datab(t[20]),
	.datac(t[23]),
	.datad(t[22]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'hFFFE;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (t[17]) # ((t[19]) # ((t[18]) # (t[16])))

	.dataa(t[17]),
	.datab(t[19]),
	.datac(t[18]),
	.datad(t[16]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'hFFFE;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\Equal2~6_combout ) # (\Equal2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'hFFF0;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (!\Equal2~8_combout  & (!\Equal2~9_combout  & (!\Equal2~4_combout  & !\Equal2~7_combout )))

	.dataa(\Equal2~8_combout ),
	.datab(\Equal2~9_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'h0001;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \internal_state~14 (
// Equation(s):
// \internal_state~14_combout  = (\output_write_en~0_combout  & ((state[0]) # (\Equal2~10_combout )))

	.dataa(\output_write_en~0_combout ),
	.datab(gnd),
	.datac(state[0]),
	.datad(\Equal2~10_combout ),
	.cin(gnd),
	.combout(\internal_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~14 .lut_mask = 16'hAAA0;
defparam \internal_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \internal_state.000 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.000 .is_wysiwyg = "true";
defparam \internal_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \internal_state~18 (
// Equation(s):
// \internal_state~18_combout  = (state[0] & !\internal_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\internal_state.000~q ),
	.cin(gnd),
	.combout(\internal_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~18 .lut_mask = 16'h00F0;
defparam \internal_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \internal_state.001 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.001 .is_wysiwyg = "true";
defparam \internal_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \internal_state~17 (
// Equation(s):
// \internal_state~17_combout  = (\internal_state.001~q  & state[0])

	.dataa(\internal_state.001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\internal_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~17 .lut_mask = 16'hAA00;
defparam \internal_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \internal_state.010 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.010 .is_wysiwyg = "true";
defparam \internal_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \internal_state~16 (
// Equation(s):
// \internal_state~16_combout  = (\internal_state.010~q  & state[0])

	.dataa(gnd),
	.datab(\internal_state.010~q ),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\internal_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~16 .lut_mask = 16'hCC00;
defparam \internal_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \internal_state.011 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.011 .is_wysiwyg = "true";
defparam \internal_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \internal_state~15 (
// Equation(s):
// \internal_state~15_combout  = (\internal_state.011~q  & state[0])

	.dataa(gnd),
	.datab(\internal_state.011~q ),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\internal_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~15 .lut_mask = 16'hCC00;
defparam \internal_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \internal_state.100 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.100 .is_wysiwyg = "true";
defparam \internal_state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \internal_state~13 (
// Equation(s):
// \internal_state~13_combout  = (state[0] & \internal_state.100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\internal_state.100~q ),
	.cin(gnd),
	.combout(\internal_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \internal_state~13 .lut_mask = 16'hF000;
defparam \internal_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \internal_state.101 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\internal_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\internal_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \internal_state.101 .is_wysiwyg = "true";
defparam \internal_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \k[9]~0 (
// Equation(s):
// \k[9]~0_combout  = (state[0] & (\internal_state.101~q  & (\output_write_en~0_combout  & !\Equal1~10_combout )))

	.dataa(state[0]),
	.datab(\internal_state.101~q ),
	.datac(\output_write_en~0_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\k[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \k[9]~0 .lut_mask = 16'h0080;
defparam \k[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \k[0]~1 (
// Equation(s):
// \k[0]~1_combout  = (state[0] & (\output_write_en~0_combout  & ((\internal_state.101~q ) # (\Equal1~10_combout ))))

	.dataa(state[0]),
	.datab(\internal_state.101~q ),
	.datac(\output_write_en~0_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\k[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \k[0]~1 .lut_mask = 16'hA080;
defparam \k[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \k[0]~2 (
// Equation(s):
// \k[0]~2_combout  = (\Add9~0_combout  & ((\k[9]~0_combout ) # ((k[0] & !\k[0]~1_combout )))) # (!\Add9~0_combout  & (((k[0] & !\k[0]~1_combout ))))

	.dataa(\Add9~0_combout ),
	.datab(\k[9]~0_combout ),
	.datac(k[0]),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(\k[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \k[0]~2 .lut_mask = 16'h88F8;
defparam \k[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N25
dffeas \k[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\k[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[0]),
	.prn(vcc));
// synopsys translate_off
defparam \k[0] .is_wysiwyg = "true";
defparam \k[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (k[1] & (!\Add9~1 )) # (!k[1] & ((\Add9~1 ) # (GND)))
// \Add9~3  = CARRY((!\Add9~1 ) # (!k[1]))

	.dataa(gnd),
	.datab(k[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h3C3F;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N3
dffeas \k[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[1]),
	.prn(vcc));
// synopsys translate_off
defparam \k[1] .is_wysiwyg = "true";
defparam \k[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (k[2] & (\Add9~3  $ (GND))) # (!k[2] & (!\Add9~3  & VCC))
// \Add9~5  = CARRY((k[2] & !\Add9~3 ))

	.dataa(gnd),
	.datab(k[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'hC30C;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N5
dffeas \k[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[2]),
	.prn(vcc));
// synopsys translate_off
defparam \k[2] .is_wysiwyg = "true";
defparam \k[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (k[3] & (!\Add9~5 )) # (!k[3] & ((\Add9~5 ) # (GND)))
// \Add9~7  = CARRY((!\Add9~5 ) # (!k[3]))

	.dataa(k[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h5A5F;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \k[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[3]),
	.prn(vcc));
// synopsys translate_off
defparam \k[3] .is_wysiwyg = "true";
defparam \k[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = (k[4] & (\Add9~7  $ (GND))) # (!k[4] & (!\Add9~7  & VCC))
// \Add9~9  = CARRY((k[4] & !\Add9~7 ))

	.dataa(gnd),
	.datab(k[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'hC30C;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N9
dffeas \k[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[4]),
	.prn(vcc));
// synopsys translate_off
defparam \k[4] .is_wysiwyg = "true";
defparam \k[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (k[5] & (!\Add9~9 )) # (!k[5] & ((\Add9~9 ) # (GND)))
// \Add9~11  = CARRY((!\Add9~9 ) # (!k[5]))

	.dataa(k[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h5A5F;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \k[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[5]),
	.prn(vcc));
// synopsys translate_off
defparam \k[5] .is_wysiwyg = "true";
defparam \k[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = (k[6] & (\Add9~11  $ (GND))) # (!k[6] & (!\Add9~11  & VCC))
// \Add9~13  = CARRY((k[6] & !\Add9~11 ))

	.dataa(k[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'hA50A;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \k[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[6]),
	.prn(vcc));
// synopsys translate_off
defparam \k[6] .is_wysiwyg = "true";
defparam \k[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (k[7] & (!\Add9~13 )) # (!k[7] & ((\Add9~13 ) # (GND)))
// \Add9~15  = CARRY((!\Add9~13 ) # (!k[7]))

	.dataa(gnd),
	.datab(k[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h3C3F;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N15
dffeas \k[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[7]),
	.prn(vcc));
// synopsys translate_off
defparam \k[7] .is_wysiwyg = "true";
defparam \k[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = (k[8] & (\Add9~15  $ (GND))) # (!k[8] & (!\Add9~15  & VCC))
// \Add9~17  = CARRY((k[8] & !\Add9~15 ))

	.dataa(k[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout(\Add9~17 ));
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'hA50A;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \k[8]~3 (
// Equation(s):
// \k[8]~3_combout  = (\Add9~16_combout  & ((\k[9]~0_combout ) # ((k[8] & !\k[0]~1_combout )))) # (!\Add9~16_combout  & (((k[8] & !\k[0]~1_combout ))))

	.dataa(\Add9~16_combout ),
	.datab(\k[9]~0_combout ),
	.datac(k[8]),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(\k[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \k[8]~3 .lut_mask = 16'h88F8;
defparam \k[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N3
dffeas \k[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\k[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[8]),
	.prn(vcc));
// synopsys translate_off
defparam \k[8] .is_wysiwyg = "true";
defparam \k[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \Add9~18 (
// Equation(s):
// \Add9~18_combout  = (k[9] & (!\Add9~17 )) # (!k[9] & ((\Add9~17 ) # (GND)))
// \Add9~19  = CARRY((!\Add9~17 ) # (!k[9]))

	.dataa(k[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~17 ),
	.combout(\Add9~18_combout ),
	.cout(\Add9~19 ));
// synopsys translate_off
defparam \Add9~18 .lut_mask = 16'h5A5F;
defparam \Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \k[9]~4 (
// Equation(s):
// \k[9]~4_combout  = (\Add9~18_combout  & ((\k[9]~0_combout ) # ((k[9] & !\k[0]~1_combout )))) # (!\Add9~18_combout  & (((k[9] & !\k[0]~1_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\k[9]~0_combout ),
	.datac(k[9]),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(\k[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \k[9]~4 .lut_mask = 16'h88F8;
defparam \k[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N5
dffeas \k[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\k[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[9]),
	.prn(vcc));
// synopsys translate_off
defparam \k[9] .is_wysiwyg = "true";
defparam \k[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \Add9~20 (
// Equation(s):
// \Add9~20_combout  = (k[10] & (\Add9~19  $ (GND))) # (!k[10] & (!\Add9~19  & VCC))
// \Add9~21  = CARRY((k[10] & !\Add9~19 ))

	.dataa(gnd),
	.datab(k[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~19 ),
	.combout(\Add9~20_combout ),
	.cout(\Add9~21 ));
// synopsys translate_off
defparam \Add9~20 .lut_mask = 16'hC30C;
defparam \Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N21
dffeas \k[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[10]),
	.prn(vcc));
// synopsys translate_off
defparam \k[10] .is_wysiwyg = "true";
defparam \k[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \Add9~22 (
// Equation(s):
// \Add9~22_combout  = (k[11] & (!\Add9~21 )) # (!k[11] & ((\Add9~21 ) # (GND)))
// \Add9~23  = CARRY((!\Add9~21 ) # (!k[11]))

	.dataa(k[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~21 ),
	.combout(\Add9~22_combout ),
	.cout(\Add9~23 ));
// synopsys translate_off
defparam \Add9~22 .lut_mask = 16'h5A5F;
defparam \Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \k[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[11]),
	.prn(vcc));
// synopsys translate_off
defparam \k[11] .is_wysiwyg = "true";
defparam \k[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \Add9~24 (
// Equation(s):
// \Add9~24_combout  = (k[12] & (\Add9~23  $ (GND))) # (!k[12] & (!\Add9~23  & VCC))
// \Add9~25  = CARRY((k[12] & !\Add9~23 ))

	.dataa(gnd),
	.datab(k[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~23 ),
	.combout(\Add9~24_combout ),
	.cout(\Add9~25 ));
// synopsys translate_off
defparam \Add9~24 .lut_mask = 16'hC30C;
defparam \Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \k[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[12]),
	.prn(vcc));
// synopsys translate_off
defparam \k[12] .is_wysiwyg = "true";
defparam \k[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \Add9~26 (
// Equation(s):
// \Add9~26_combout  = (k[13] & (!\Add9~25 )) # (!k[13] & ((\Add9~25 ) # (GND)))
// \Add9~27  = CARRY((!\Add9~25 ) # (!k[13]))

	.dataa(k[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~25 ),
	.combout(\Add9~26_combout ),
	.cout(\Add9~27 ));
// synopsys translate_off
defparam \Add9~26 .lut_mask = 16'h5A5F;
defparam \Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \k[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[13]),
	.prn(vcc));
// synopsys translate_off
defparam \k[13] .is_wysiwyg = "true";
defparam \k[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \Add9~28 (
// Equation(s):
// \Add9~28_combout  = (k[14] & (\Add9~27  $ (GND))) # (!k[14] & (!\Add9~27  & VCC))
// \Add9~29  = CARRY((k[14] & !\Add9~27 ))

	.dataa(gnd),
	.datab(k[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~27 ),
	.combout(\Add9~28_combout ),
	.cout(\Add9~29 ));
// synopsys translate_off
defparam \Add9~28 .lut_mask = 16'hC30C;
defparam \Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N29
dffeas \k[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[14]),
	.prn(vcc));
// synopsys translate_off
defparam \k[14] .is_wysiwyg = "true";
defparam \k[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \Add9~30 (
// Equation(s):
// \Add9~30_combout  = (k[15] & (!\Add9~29 )) # (!k[15] & ((\Add9~29 ) # (GND)))
// \Add9~31  = CARRY((!\Add9~29 ) # (!k[15]))

	.dataa(k[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~29 ),
	.combout(\Add9~30_combout ),
	.cout(\Add9~31 ));
// synopsys translate_off
defparam \Add9~30 .lut_mask = 16'h5A5F;
defparam \Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \k[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[15]),
	.prn(vcc));
// synopsys translate_off
defparam \k[15] .is_wysiwyg = "true";
defparam \k[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \Add9~32 (
// Equation(s):
// \Add9~32_combout  = (k[16] & (\Add9~31  $ (GND))) # (!k[16] & (!\Add9~31  & VCC))
// \Add9~33  = CARRY((k[16] & !\Add9~31 ))

	.dataa(gnd),
	.datab(k[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~31 ),
	.combout(\Add9~32_combout ),
	.cout(\Add9~33 ));
// synopsys translate_off
defparam \Add9~32 .lut_mask = 16'hC30C;
defparam \Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \k[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[16]),
	.prn(vcc));
// synopsys translate_off
defparam \k[16] .is_wysiwyg = "true";
defparam \k[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \Add9~34 (
// Equation(s):
// \Add9~34_combout  = (k[17] & (!\Add9~33 )) # (!k[17] & ((\Add9~33 ) # (GND)))
// \Add9~35  = CARRY((!\Add9~33 ) # (!k[17]))

	.dataa(gnd),
	.datab(k[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~33 ),
	.combout(\Add9~34_combout ),
	.cout(\Add9~35 ));
// synopsys translate_off
defparam \Add9~34 .lut_mask = 16'h3C3F;
defparam \Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N3
dffeas \k[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[17]),
	.prn(vcc));
// synopsys translate_off
defparam \k[17] .is_wysiwyg = "true";
defparam \k[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \Add9~36 (
// Equation(s):
// \Add9~36_combout  = (k[18] & (\Add9~35  $ (GND))) # (!k[18] & (!\Add9~35  & VCC))
// \Add9~37  = CARRY((k[18] & !\Add9~35 ))

	.dataa(gnd),
	.datab(k[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~35 ),
	.combout(\Add9~36_combout ),
	.cout(\Add9~37 ));
// synopsys translate_off
defparam \Add9~36 .lut_mask = 16'hC30C;
defparam \Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \k[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[18]),
	.prn(vcc));
// synopsys translate_off
defparam \k[18] .is_wysiwyg = "true";
defparam \k[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \Add9~38 (
// Equation(s):
// \Add9~38_combout  = (k[19] & (!\Add9~37 )) # (!k[19] & ((\Add9~37 ) # (GND)))
// \Add9~39  = CARRY((!\Add9~37 ) # (!k[19]))

	.dataa(k[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~37 ),
	.combout(\Add9~38_combout ),
	.cout(\Add9~39 ));
// synopsys translate_off
defparam \Add9~38 .lut_mask = 16'h5A5F;
defparam \Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N7
dffeas \k[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[19]),
	.prn(vcc));
// synopsys translate_off
defparam \k[19] .is_wysiwyg = "true";
defparam \k[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \Add9~40 (
// Equation(s):
// \Add9~40_combout  = (k[20] & (\Add9~39  $ (GND))) # (!k[20] & (!\Add9~39  & VCC))
// \Add9~41  = CARRY((k[20] & !\Add9~39 ))

	.dataa(gnd),
	.datab(k[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~39 ),
	.combout(\Add9~40_combout ),
	.cout(\Add9~41 ));
// synopsys translate_off
defparam \Add9~40 .lut_mask = 16'hC30C;
defparam \Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N9
dffeas \k[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[20]),
	.prn(vcc));
// synopsys translate_off
defparam \k[20] .is_wysiwyg = "true";
defparam \k[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \Add9~42 (
// Equation(s):
// \Add9~42_combout  = (k[21] & (!\Add9~41 )) # (!k[21] & ((\Add9~41 ) # (GND)))
// \Add9~43  = CARRY((!\Add9~41 ) # (!k[21]))

	.dataa(k[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~41 ),
	.combout(\Add9~42_combout ),
	.cout(\Add9~43 ));
// synopsys translate_off
defparam \Add9~42 .lut_mask = 16'h5A5F;
defparam \Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \k[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[21]),
	.prn(vcc));
// synopsys translate_off
defparam \k[21] .is_wysiwyg = "true";
defparam \k[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \Add9~44 (
// Equation(s):
// \Add9~44_combout  = (k[22] & (\Add9~43  $ (GND))) # (!k[22] & (!\Add9~43  & VCC))
// \Add9~45  = CARRY((k[22] & !\Add9~43 ))

	.dataa(k[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~43 ),
	.combout(\Add9~44_combout ),
	.cout(\Add9~45 ));
// synopsys translate_off
defparam \Add9~44 .lut_mask = 16'hA50A;
defparam \Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N13
dffeas \k[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[22]),
	.prn(vcc));
// synopsys translate_off
defparam \k[22] .is_wysiwyg = "true";
defparam \k[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \Add9~46 (
// Equation(s):
// \Add9~46_combout  = (k[23] & (!\Add9~45 )) # (!k[23] & ((\Add9~45 ) # (GND)))
// \Add9~47  = CARRY((!\Add9~45 ) # (!k[23]))

	.dataa(gnd),
	.datab(k[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~45 ),
	.combout(\Add9~46_combout ),
	.cout(\Add9~47 ));
// synopsys translate_off
defparam \Add9~46 .lut_mask = 16'h3C3F;
defparam \Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N15
dffeas \k[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[23]),
	.prn(vcc));
// synopsys translate_off
defparam \k[23] .is_wysiwyg = "true";
defparam \k[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!k[21] & (!k[22] & (!k[20] & !k[23])))

	.dataa(k[21]),
	.datab(k[22]),
	.datac(k[20]),
	.datad(k[23]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!k[17] & !k[16])

	.dataa(k[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(k[16]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0055;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (\Equal1~6_combout  & (!k[19] & (!k[18] & \Equal1~5_combout )))

	.dataa(\Equal1~6_combout ),
	.datab(k[19]),
	.datac(k[18]),
	.datad(\Equal1~5_combout ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0200;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \Add9~48 (
// Equation(s):
// \Add9~48_combout  = (k[24] & (\Add9~47  $ (GND))) # (!k[24] & (!\Add9~47  & VCC))
// \Add9~49  = CARRY((k[24] & !\Add9~47 ))

	.dataa(gnd),
	.datab(k[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~47 ),
	.combout(\Add9~48_combout ),
	.cout(\Add9~49 ));
// synopsys translate_off
defparam \Add9~48 .lut_mask = 16'hC30C;
defparam \Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \k[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[24]),
	.prn(vcc));
// synopsys translate_off
defparam \k[24] .is_wysiwyg = "true";
defparam \k[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \Add9~50 (
// Equation(s):
// \Add9~50_combout  = (k[25] & (!\Add9~49 )) # (!k[25] & ((\Add9~49 ) # (GND)))
// \Add9~51  = CARRY((!\Add9~49 ) # (!k[25]))

	.dataa(gnd),
	.datab(k[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~49 ),
	.combout(\Add9~50_combout ),
	.cout(\Add9~51 ));
// synopsys translate_off
defparam \Add9~50 .lut_mask = 16'h3C3F;
defparam \Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \k[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[25]),
	.prn(vcc));
// synopsys translate_off
defparam \k[25] .is_wysiwyg = "true";
defparam \k[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \Add9~52 (
// Equation(s):
// \Add9~52_combout  = (k[26] & (\Add9~51  $ (GND))) # (!k[26] & (!\Add9~51  & VCC))
// \Add9~53  = CARRY((k[26] & !\Add9~51 ))

	.dataa(gnd),
	.datab(k[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~51 ),
	.combout(\Add9~52_combout ),
	.cout(\Add9~53 ));
// synopsys translate_off
defparam \Add9~52 .lut_mask = 16'hC30C;
defparam \Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \k[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[26]),
	.prn(vcc));
// synopsys translate_off
defparam \k[26] .is_wysiwyg = "true";
defparam \k[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \Add9~54 (
// Equation(s):
// \Add9~54_combout  = (k[27] & (!\Add9~53 )) # (!k[27] & ((\Add9~53 ) # (GND)))
// \Add9~55  = CARRY((!\Add9~53 ) # (!k[27]))

	.dataa(k[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~53 ),
	.combout(\Add9~54_combout ),
	.cout(\Add9~55 ));
// synopsys translate_off
defparam \Add9~54 .lut_mask = 16'h5A5F;
defparam \Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N23
dffeas \k[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[27]),
	.prn(vcc));
// synopsys translate_off
defparam \k[27] .is_wysiwyg = "true";
defparam \k[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!k[25] & (!k[27] & (!k[24] & !k[26])))

	.dataa(k[25]),
	.datab(k[27]),
	.datac(k[24]),
	.datad(k[26]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!k[3] & (!k[0] & (!k[1] & !k[2])))

	.dataa(k[3]),
	.datab(k[0]),
	.datac(k[1]),
	.datad(k[2]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!k[10] & (k[8] & (k[9] & !k[11])))

	.dataa(k[10]),
	.datab(k[8]),
	.datac(k[9]),
	.datad(k[11]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0040;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!k[15] & (!k[12] & (!k[13] & !k[14])))

	.dataa(k[15]),
	.datab(k[12]),
	.datac(k[13]),
	.datad(k[14]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!k[4] & (!k[7] & (!k[5] & !k[6])))

	.dataa(k[4]),
	.datab(k[7]),
	.datac(k[5]),
	.datad(k[6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~0_combout  & (\Equal1~2_combout  & (\Equal1~3_combout  & \Equal1~1_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~2_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \Add9~56 (
// Equation(s):
// \Add9~56_combout  = (k[28] & (\Add9~55  $ (GND))) # (!k[28] & (!\Add9~55  & VCC))
// \Add9~57  = CARRY((k[28] & !\Add9~55 ))

	.dataa(gnd),
	.datab(k[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~55 ),
	.combout(\Add9~56_combout ),
	.cout(\Add9~57 ));
// synopsys translate_off
defparam \Add9~56 .lut_mask = 16'hC30C;
defparam \Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \k[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[28]),
	.prn(vcc));
// synopsys translate_off
defparam \k[28] .is_wysiwyg = "true";
defparam \k[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \Add9~58 (
// Equation(s):
// \Add9~58_combout  = (k[29] & (!\Add9~57 )) # (!k[29] & ((\Add9~57 ) # (GND)))
// \Add9~59  = CARRY((!\Add9~57 ) # (!k[29]))

	.dataa(k[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~57 ),
	.combout(\Add9~58_combout ),
	.cout(\Add9~59 ));
// synopsys translate_off
defparam \Add9~58 .lut_mask = 16'h5A5F;
defparam \Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \k[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[29]),
	.prn(vcc));
// synopsys translate_off
defparam \k[29] .is_wysiwyg = "true";
defparam \k[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \Add9~60 (
// Equation(s):
// \Add9~60_combout  = (k[30] & (\Add9~59  $ (GND))) # (!k[30] & (!\Add9~59  & VCC))
// \Add9~61  = CARRY((k[30] & !\Add9~59 ))

	.dataa(gnd),
	.datab(k[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~59 ),
	.combout(\Add9~60_combout ),
	.cout(\Add9~61 ));
// synopsys translate_off
defparam \Add9~60 .lut_mask = 16'hC30C;
defparam \Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \k[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[30]),
	.prn(vcc));
// synopsys translate_off
defparam \k[30] .is_wysiwyg = "true";
defparam \k[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \Add9~62 (
// Equation(s):
// \Add9~62_combout  = k[31] $ (\Add9~61 )

	.dataa(k[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add9~61 ),
	.combout(\Add9~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~62 .lut_mask = 16'h5A5A;
defparam \Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \k[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add9~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\k[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(k[31]),
	.prn(vcc));
// synopsys translate_off
defparam \k[31] .is_wysiwyg = "true";
defparam \k[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (!k[28] & (!k[30] & (!k[29] & !k[31])))

	.dataa(k[28]),
	.datab(k[30]),
	.datac(k[29]),
	.datad(k[31]),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h0001;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~7_combout  & (\Equal1~8_combout  & (\Equal1~4_combout  & \Equal1~9_combout )))

	.dataa(\Equal1~7_combout ),
	.datab(\Equal1~8_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h8000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \l[31]~0 (
// Equation(s):
// \l[31]~0_combout  = (state[0] & (\output_write_en~0_combout  & \Equal1~10_combout ))

	.dataa(state[0]),
	.datab(gnd),
	.datac(\output_write_en~0_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\l[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \l[31]~0 .lut_mask = 16'hA000;
defparam \l[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \l[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[29]),
	.prn(vcc));
// synopsys translate_off
defparam \l[29] .is_wysiwyg = "true";
defparam \l[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \Add10~0 (
// Equation(s):
// \Add10~0_combout  = l[0] $ (VCC)
// \Add10~1  = CARRY(l[0])

	.dataa(gnd),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add10~0_combout ),
	.cout(\Add10~1 ));
// synopsys translate_off
defparam \Add10~0 .lut_mask = 16'h33CC;
defparam \Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \l[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[0]),
	.prn(vcc));
// synopsys translate_off
defparam \l[0] .is_wysiwyg = "true";
defparam \l[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \Add10~2 (
// Equation(s):
// \Add10~2_combout  = (l[1] & (!\Add10~1 )) # (!l[1] & ((\Add10~1 ) # (GND)))
// \Add10~3  = CARRY((!\Add10~1 ) # (!l[1]))

	.dataa(gnd),
	.datab(l[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~1 ),
	.combout(\Add10~2_combout ),
	.cout(\Add10~3 ));
// synopsys translate_off
defparam \Add10~2 .lut_mask = 16'h3C3F;
defparam \Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \l[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[1]),
	.prn(vcc));
// synopsys translate_off
defparam \l[1] .is_wysiwyg = "true";
defparam \l[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \Add10~4 (
// Equation(s):
// \Add10~4_combout  = (l[2] & (\Add10~3  $ (GND))) # (!l[2] & (!\Add10~3  & VCC))
// \Add10~5  = CARRY((l[2] & !\Add10~3 ))

	.dataa(gnd),
	.datab(l[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~3 ),
	.combout(\Add10~4_combout ),
	.cout(\Add10~5 ));
// synopsys translate_off
defparam \Add10~4 .lut_mask = 16'hC30C;
defparam \Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \l[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[2]),
	.prn(vcc));
// synopsys translate_off
defparam \l[2] .is_wysiwyg = "true";
defparam \l[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \Add10~6 (
// Equation(s):
// \Add10~6_combout  = (l[3] & (!\Add10~5 )) # (!l[3] & ((\Add10~5 ) # (GND)))
// \Add10~7  = CARRY((!\Add10~5 ) # (!l[3]))

	.dataa(l[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~5 ),
	.combout(\Add10~6_combout ),
	.cout(\Add10~7 ));
// synopsys translate_off
defparam \Add10~6 .lut_mask = 16'h5A5F;
defparam \Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \l[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[3]),
	.prn(vcc));
// synopsys translate_off
defparam \l[3] .is_wysiwyg = "true";
defparam \l[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \Add10~8 (
// Equation(s):
// \Add10~8_combout  = (l[4] & (\Add10~7  $ (GND))) # (!l[4] & (!\Add10~7  & VCC))
// \Add10~9  = CARRY((l[4] & !\Add10~7 ))

	.dataa(gnd),
	.datab(l[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~7 ),
	.combout(\Add10~8_combout ),
	.cout(\Add10~9 ));
// synopsys translate_off
defparam \Add10~8 .lut_mask = 16'hC30C;
defparam \Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \l[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[4]),
	.prn(vcc));
// synopsys translate_off
defparam \l[4] .is_wysiwyg = "true";
defparam \l[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \Add10~10 (
// Equation(s):
// \Add10~10_combout  = (l[5] & (!\Add10~9 )) # (!l[5] & ((\Add10~9 ) # (GND)))
// \Add10~11  = CARRY((!\Add10~9 ) # (!l[5]))

	.dataa(l[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~9 ),
	.combout(\Add10~10_combout ),
	.cout(\Add10~11 ));
// synopsys translate_off
defparam \Add10~10 .lut_mask = 16'h5A5F;
defparam \Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \l[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[5]),
	.prn(vcc));
// synopsys translate_off
defparam \l[5] .is_wysiwyg = "true";
defparam \l[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \Add10~12 (
// Equation(s):
// \Add10~12_combout  = (l[6] & (\Add10~11  $ (GND))) # (!l[6] & (!\Add10~11  & VCC))
// \Add10~13  = CARRY((l[6] & !\Add10~11 ))

	.dataa(l[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~11 ),
	.combout(\Add10~12_combout ),
	.cout(\Add10~13 ));
// synopsys translate_off
defparam \Add10~12 .lut_mask = 16'hA50A;
defparam \Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \l[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[6]),
	.prn(vcc));
// synopsys translate_off
defparam \l[6] .is_wysiwyg = "true";
defparam \l[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \Add10~14 (
// Equation(s):
// \Add10~14_combout  = (l[7] & (!\Add10~13 )) # (!l[7] & ((\Add10~13 ) # (GND)))
// \Add10~15  = CARRY((!\Add10~13 ) # (!l[7]))

	.dataa(gnd),
	.datab(l[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~13 ),
	.combout(\Add10~14_combout ),
	.cout(\Add10~15 ));
// synopsys translate_off
defparam \Add10~14 .lut_mask = 16'h3C3F;
defparam \Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \l[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[7]),
	.prn(vcc));
// synopsys translate_off
defparam \l[7] .is_wysiwyg = "true";
defparam \l[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \Add10~16 (
// Equation(s):
// \Add10~16_combout  = (l[8] & (\Add10~15  $ (GND))) # (!l[8] & (!\Add10~15  & VCC))
// \Add10~17  = CARRY((l[8] & !\Add10~15 ))

	.dataa(gnd),
	.datab(l[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~15 ),
	.combout(\Add10~16_combout ),
	.cout(\Add10~17 ));
// synopsys translate_off
defparam \Add10~16 .lut_mask = 16'hC30C;
defparam \Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \l[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[8]),
	.prn(vcc));
// synopsys translate_off
defparam \l[8] .is_wysiwyg = "true";
defparam \l[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \Add10~18 (
// Equation(s):
// \Add10~18_combout  = (l[9] & (!\Add10~17 )) # (!l[9] & ((\Add10~17 ) # (GND)))
// \Add10~19  = CARRY((!\Add10~17 ) # (!l[9]))

	.dataa(gnd),
	.datab(l[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~17 ),
	.combout(\Add10~18_combout ),
	.cout(\Add10~19 ));
// synopsys translate_off
defparam \Add10~18 .lut_mask = 16'h3C3F;
defparam \Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \l[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[9]),
	.prn(vcc));
// synopsys translate_off
defparam \l[9] .is_wysiwyg = "true";
defparam \l[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \Add10~20 (
// Equation(s):
// \Add10~20_combout  = (l[10] & (\Add10~19  $ (GND))) # (!l[10] & (!\Add10~19  & VCC))
// \Add10~21  = CARRY((l[10] & !\Add10~19 ))

	.dataa(gnd),
	.datab(l[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~19 ),
	.combout(\Add10~20_combout ),
	.cout(\Add10~21 ));
// synopsys translate_off
defparam \Add10~20 .lut_mask = 16'hC30C;
defparam \Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \l[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[10]),
	.prn(vcc));
// synopsys translate_off
defparam \l[10] .is_wysiwyg = "true";
defparam \l[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \Add10~22 (
// Equation(s):
// \Add10~22_combout  = (l[11] & (!\Add10~21 )) # (!l[11] & ((\Add10~21 ) # (GND)))
// \Add10~23  = CARRY((!\Add10~21 ) # (!l[11]))

	.dataa(l[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~21 ),
	.combout(\Add10~22_combout ),
	.cout(\Add10~23 ));
// synopsys translate_off
defparam \Add10~22 .lut_mask = 16'h5A5F;
defparam \Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \l[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[11]),
	.prn(vcc));
// synopsys translate_off
defparam \l[11] .is_wysiwyg = "true";
defparam \l[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \Add10~24 (
// Equation(s):
// \Add10~24_combout  = (l[12] & (\Add10~23  $ (GND))) # (!l[12] & (!\Add10~23  & VCC))
// \Add10~25  = CARRY((l[12] & !\Add10~23 ))

	.dataa(gnd),
	.datab(l[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~23 ),
	.combout(\Add10~24_combout ),
	.cout(\Add10~25 ));
// synopsys translate_off
defparam \Add10~24 .lut_mask = 16'hC30C;
defparam \Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \l[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[12]),
	.prn(vcc));
// synopsys translate_off
defparam \l[12] .is_wysiwyg = "true";
defparam \l[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \Add10~26 (
// Equation(s):
// \Add10~26_combout  = (l[13] & (!\Add10~25 )) # (!l[13] & ((\Add10~25 ) # (GND)))
// \Add10~27  = CARRY((!\Add10~25 ) # (!l[13]))

	.dataa(l[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~25 ),
	.combout(\Add10~26_combout ),
	.cout(\Add10~27 ));
// synopsys translate_off
defparam \Add10~26 .lut_mask = 16'h5A5F;
defparam \Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \l[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[13]),
	.prn(vcc));
// synopsys translate_off
defparam \l[13] .is_wysiwyg = "true";
defparam \l[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \Add10~28 (
// Equation(s):
// \Add10~28_combout  = (l[14] & (\Add10~27  $ (GND))) # (!l[14] & (!\Add10~27  & VCC))
// \Add10~29  = CARRY((l[14] & !\Add10~27 ))

	.dataa(gnd),
	.datab(l[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~27 ),
	.combout(\Add10~28_combout ),
	.cout(\Add10~29 ));
// synopsys translate_off
defparam \Add10~28 .lut_mask = 16'hC30C;
defparam \Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \l[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[14]),
	.prn(vcc));
// synopsys translate_off
defparam \l[14] .is_wysiwyg = "true";
defparam \l[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \Add10~30 (
// Equation(s):
// \Add10~30_combout  = (l[15] & (!\Add10~29 )) # (!l[15] & ((\Add10~29 ) # (GND)))
// \Add10~31  = CARRY((!\Add10~29 ) # (!l[15]))

	.dataa(l[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~29 ),
	.combout(\Add10~30_combout ),
	.cout(\Add10~31 ));
// synopsys translate_off
defparam \Add10~30 .lut_mask = 16'h5A5F;
defparam \Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \l[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[15]),
	.prn(vcc));
// synopsys translate_off
defparam \l[15] .is_wysiwyg = "true";
defparam \l[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \Add10~32 (
// Equation(s):
// \Add10~32_combout  = (l[16] & (\Add10~31  $ (GND))) # (!l[16] & (!\Add10~31  & VCC))
// \Add10~33  = CARRY((l[16] & !\Add10~31 ))

	.dataa(gnd),
	.datab(l[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~31 ),
	.combout(\Add10~32_combout ),
	.cout(\Add10~33 ));
// synopsys translate_off
defparam \Add10~32 .lut_mask = 16'hC30C;
defparam \Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \l[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[16]),
	.prn(vcc));
// synopsys translate_off
defparam \l[16] .is_wysiwyg = "true";
defparam \l[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \Add10~34 (
// Equation(s):
// \Add10~34_combout  = (l[17] & (!\Add10~33 )) # (!l[17] & ((\Add10~33 ) # (GND)))
// \Add10~35  = CARRY((!\Add10~33 ) # (!l[17]))

	.dataa(gnd),
	.datab(l[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~33 ),
	.combout(\Add10~34_combout ),
	.cout(\Add10~35 ));
// synopsys translate_off
defparam \Add10~34 .lut_mask = 16'h3C3F;
defparam \Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \l[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[17]),
	.prn(vcc));
// synopsys translate_off
defparam \l[17] .is_wysiwyg = "true";
defparam \l[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \Add10~36 (
// Equation(s):
// \Add10~36_combout  = (l[18] & (\Add10~35  $ (GND))) # (!l[18] & (!\Add10~35  & VCC))
// \Add10~37  = CARRY((l[18] & !\Add10~35 ))

	.dataa(gnd),
	.datab(l[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~35 ),
	.combout(\Add10~36_combout ),
	.cout(\Add10~37 ));
// synopsys translate_off
defparam \Add10~36 .lut_mask = 16'hC30C;
defparam \Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \l[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[18]),
	.prn(vcc));
// synopsys translate_off
defparam \l[18] .is_wysiwyg = "true";
defparam \l[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \Add10~38 (
// Equation(s):
// \Add10~38_combout  = (l[19] & (!\Add10~37 )) # (!l[19] & ((\Add10~37 ) # (GND)))
// \Add10~39  = CARRY((!\Add10~37 ) # (!l[19]))

	.dataa(l[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~37 ),
	.combout(\Add10~38_combout ),
	.cout(\Add10~39 ));
// synopsys translate_off
defparam \Add10~38 .lut_mask = 16'h5A5F;
defparam \Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \l[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[19]),
	.prn(vcc));
// synopsys translate_off
defparam \l[19] .is_wysiwyg = "true";
defparam \l[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \Add10~40 (
// Equation(s):
// \Add10~40_combout  = (l[20] & (\Add10~39  $ (GND))) # (!l[20] & (!\Add10~39  & VCC))
// \Add10~41  = CARRY((l[20] & !\Add10~39 ))

	.dataa(gnd),
	.datab(l[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~39 ),
	.combout(\Add10~40_combout ),
	.cout(\Add10~41 ));
// synopsys translate_off
defparam \Add10~40 .lut_mask = 16'hC30C;
defparam \Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \l[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[20]),
	.prn(vcc));
// synopsys translate_off
defparam \l[20] .is_wysiwyg = "true";
defparam \l[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \Add10~42 (
// Equation(s):
// \Add10~42_combout  = (l[21] & (!\Add10~41 )) # (!l[21] & ((\Add10~41 ) # (GND)))
// \Add10~43  = CARRY((!\Add10~41 ) # (!l[21]))

	.dataa(l[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~41 ),
	.combout(\Add10~42_combout ),
	.cout(\Add10~43 ));
// synopsys translate_off
defparam \Add10~42 .lut_mask = 16'h5A5F;
defparam \Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \l[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[21]),
	.prn(vcc));
// synopsys translate_off
defparam \l[21] .is_wysiwyg = "true";
defparam \l[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \Add10~44 (
// Equation(s):
// \Add10~44_combout  = (l[22] & (\Add10~43  $ (GND))) # (!l[22] & (!\Add10~43  & VCC))
// \Add10~45  = CARRY((l[22] & !\Add10~43 ))

	.dataa(l[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~43 ),
	.combout(\Add10~44_combout ),
	.cout(\Add10~45 ));
// synopsys translate_off
defparam \Add10~44 .lut_mask = 16'hA50A;
defparam \Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \l[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[22]),
	.prn(vcc));
// synopsys translate_off
defparam \l[22] .is_wysiwyg = "true";
defparam \l[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \Add10~46 (
// Equation(s):
// \Add10~46_combout  = (l[23] & (!\Add10~45 )) # (!l[23] & ((\Add10~45 ) # (GND)))
// \Add10~47  = CARRY((!\Add10~45 ) # (!l[23]))

	.dataa(gnd),
	.datab(l[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~45 ),
	.combout(\Add10~46_combout ),
	.cout(\Add10~47 ));
// synopsys translate_off
defparam \Add10~46 .lut_mask = 16'h3C3F;
defparam \Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \l[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[23]),
	.prn(vcc));
// synopsys translate_off
defparam \l[23] .is_wysiwyg = "true";
defparam \l[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \Add10~48 (
// Equation(s):
// \Add10~48_combout  = (l[24] & (\Add10~47  $ (GND))) # (!l[24] & (!\Add10~47  & VCC))
// \Add10~49  = CARRY((l[24] & !\Add10~47 ))

	.dataa(gnd),
	.datab(l[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~47 ),
	.combout(\Add10~48_combout ),
	.cout(\Add10~49 ));
// synopsys translate_off
defparam \Add10~48 .lut_mask = 16'hC30C;
defparam \Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \l[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[24]),
	.prn(vcc));
// synopsys translate_off
defparam \l[24] .is_wysiwyg = "true";
defparam \l[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \Add10~50 (
// Equation(s):
// \Add10~50_combout  = (l[25] & (!\Add10~49 )) # (!l[25] & ((\Add10~49 ) # (GND)))
// \Add10~51  = CARRY((!\Add10~49 ) # (!l[25]))

	.dataa(gnd),
	.datab(l[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~49 ),
	.combout(\Add10~50_combout ),
	.cout(\Add10~51 ));
// synopsys translate_off
defparam \Add10~50 .lut_mask = 16'h3C3F;
defparam \Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \l[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[25]),
	.prn(vcc));
// synopsys translate_off
defparam \l[25] .is_wysiwyg = "true";
defparam \l[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \Add10~52 (
// Equation(s):
// \Add10~52_combout  = (l[26] & (\Add10~51  $ (GND))) # (!l[26] & (!\Add10~51  & VCC))
// \Add10~53  = CARRY((l[26] & !\Add10~51 ))

	.dataa(gnd),
	.datab(l[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~51 ),
	.combout(\Add10~52_combout ),
	.cout(\Add10~53 ));
// synopsys translate_off
defparam \Add10~52 .lut_mask = 16'hC30C;
defparam \Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \l[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[26]),
	.prn(vcc));
// synopsys translate_off
defparam \l[26] .is_wysiwyg = "true";
defparam \l[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \Add10~54 (
// Equation(s):
// \Add10~54_combout  = (l[27] & (!\Add10~53 )) # (!l[27] & ((\Add10~53 ) # (GND)))
// \Add10~55  = CARRY((!\Add10~53 ) # (!l[27]))

	.dataa(l[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~53 ),
	.combout(\Add10~54_combout ),
	.cout(\Add10~55 ));
// synopsys translate_off
defparam \Add10~54 .lut_mask = 16'h5A5F;
defparam \Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \l[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[27]),
	.prn(vcc));
// synopsys translate_off
defparam \l[27] .is_wysiwyg = "true";
defparam \l[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \Add10~56 (
// Equation(s):
// \Add10~56_combout  = (l[28] & (\Add10~55  $ (GND))) # (!l[28] & (!\Add10~55  & VCC))
// \Add10~57  = CARRY((l[28] & !\Add10~55 ))

	.dataa(gnd),
	.datab(l[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~55 ),
	.combout(\Add10~56_combout ),
	.cout(\Add10~57 ));
// synopsys translate_off
defparam \Add10~56 .lut_mask = 16'hC30C;
defparam \Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \l[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[28]),
	.prn(vcc));
// synopsys translate_off
defparam \l[28] .is_wysiwyg = "true";
defparam \l[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \Add10~58 (
// Equation(s):
// \Add10~58_combout  = (l[29] & (!\Add10~57 )) # (!l[29] & ((\Add10~57 ) # (GND)))
// \Add10~59  = CARRY((!\Add10~57 ) # (!l[29]))

	.dataa(l[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~57 ),
	.combout(\Add10~58_combout ),
	.cout(\Add10~59 ));
// synopsys translate_off
defparam \Add10~58 .lut_mask = 16'h5A5F;
defparam \Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \l[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[30]),
	.prn(vcc));
// synopsys translate_off
defparam \l[30] .is_wysiwyg = "true";
defparam \l[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \Add10~60 (
// Equation(s):
// \Add10~60_combout  = (l[30] & (\Add10~59  $ (GND))) # (!l[30] & (!\Add10~59  & VCC))
// \Add10~61  = CARRY((l[30] & !\Add10~59 ))

	.dataa(gnd),
	.datab(l[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~59 ),
	.combout(\Add10~60_combout ),
	.cout(\Add10~61 ));
// synopsys translate_off
defparam \Add10~60 .lut_mask = 16'hC30C;
defparam \Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = (!\Add10~32_combout  & (!\Add10~38_combout  & (!\Add10~36_combout  & !\Add10~34_combout )))

	.dataa(\Add10~32_combout ),
	.datab(\Add10~38_combout ),
	.datac(\Add10~36_combout ),
	.datad(\Add10~34_combout ),
	.cin(gnd),
	.combout(\LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h0001;
defparam \LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = (!\Add10~42_combout  & (!\Add10~44_combout  & (\LessThan4~5_combout  & !\Add10~40_combout )))

	.dataa(\Add10~42_combout ),
	.datab(\Add10~44_combout ),
	.datac(\LessThan4~5_combout ),
	.datad(\Add10~40_combout ),
	.cin(gnd),
	.combout(\LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~6 .lut_mask = 16'h0010;
defparam \LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = (!\Add10~46_combout  & (!\Add10~50_combout  & (!\Add10~48_combout  & \LessThan4~6_combout )))

	.dataa(\Add10~46_combout ),
	.datab(\Add10~50_combout ),
	.datac(\Add10~48_combout ),
	.datad(\LessThan4~6_combout ),
	.cin(gnd),
	.combout(\LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h0100;
defparam \LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \LessThan4~8 (
// Equation(s):
// \LessThan4~8_combout  = (!\Add10~54_combout  & (\LessThan4~7_combout  & !\Add10~52_combout ))

	.dataa(gnd),
	.datab(\Add10~54_combout ),
	.datac(\LessThan4~7_combout ),
	.datad(\Add10~52_combout ),
	.cin(gnd),
	.combout(\LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~8 .lut_mask = 16'h0030;
defparam \LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_combout  = (!\Add10~58_combout  & (!\Add10~60_combout  & (\LessThan4~8_combout  & !\Add10~56_combout )))

	.dataa(\Add10~58_combout ),
	.datab(\Add10~60_combout ),
	.datac(\LessThan4~8_combout ),
	.datad(\Add10~56_combout ),
	.cin(gnd),
	.combout(\LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'h0010;
defparam \LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (!\Add10~6_combout  & (((!\Add10~4_combout ) # (!\Add10~0_combout )) # (!\Add10~2_combout )))

	.dataa(\Add10~2_combout ),
	.datab(\Add10~0_combout ),
	.datac(\Add10~4_combout ),
	.datad(\Add10~6_combout ),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'h007F;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (\LessThan4~0_combout  & (!\Add10~10_combout  & (!\Add10~8_combout  & !\Add10~12_combout )))

	.dataa(\LessThan4~0_combout ),
	.datab(\Add10~10_combout ),
	.datac(\Add10~8_combout ),
	.datad(\Add10~12_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0002;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (\LessThan4~1_combout  & (!\Add10~16_combout  & (!\Add10~14_combout  & !\Add10~18_combout )))

	.dataa(\LessThan4~1_combout ),
	.datab(\Add10~16_combout ),
	.datac(\Add10~14_combout ),
	.datad(\Add10~18_combout ),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'h0002;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (!\Add10~20_combout  & (!\Add10~24_combout  & (\LessThan4~2_combout  & !\Add10~22_combout )))

	.dataa(\Add10~20_combout ),
	.datab(\Add10~24_combout ),
	.datac(\LessThan4~2_combout ),
	.datad(\Add10~22_combout ),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h0010;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (\LessThan4~3_combout  & (!\Add10~28_combout  & (!\Add10~26_combout  & !\Add10~30_combout )))

	.dataa(\LessThan4~3_combout ),
	.datab(\Add10~28_combout ),
	.datac(\Add10~26_combout ),
	.datad(\Add10~30_combout ),
	.cin(gnd),
	.combout(\LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = 16'h0002;
defparam \LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \l[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add10~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\l[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(l[31]),
	.prn(vcc));
// synopsys translate_off
defparam \l[31] .is_wysiwyg = "true";
defparam \l[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \Add10~62 (
// Equation(s):
// \Add10~62_combout  = l[31] $ (\Add10~61 )

	.dataa(l[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add10~61 ),
	.combout(\Add10~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~62 .lut_mask = 16'h5A5A;
defparam \Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \state~4 (
// Equation(s):
// \state~4_combout  = ((!\Add10~62_combout  & ((!\LessThan4~4_combout ) # (!\LessThan4~9_combout )))) # (!\Equal1~10_combout )

	.dataa(\Equal1~10_combout ),
	.datab(\LessThan4~9_combout ),
	.datac(\LessThan4~4_combout ),
	.datad(\Add10~62_combout ),
	.cin(gnd),
	.combout(\state~4_combout ),
	.cout());
// synopsys translate_off
defparam \state~4 .lut_mask = 16'h557F;
defparam \state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \Mux55~5 (
// Equation(s):
// \Mux55~5_combout  = (state[1] & (!\Mux55~4_combout )) # (!state[1] & (\Mux55~4_combout  & \state~4_combout ))

	.dataa(state[1]),
	.datab(\Mux55~4_combout ),
	.datac(\state~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~5 .lut_mask = 16'h6262;
defparam \Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \Mux55~6 (
// Equation(s):
// \Mux55~6_combout  = (\Mux55~5_combout  & ((\Mux55~4_combout ) # ((state[2] & !state[0])))) # (!\Mux55~5_combout  & ((state[0] & (!state[2])) # (!state[0] & ((\Mux55~4_combout )))))

	.dataa(state[2]),
	.datab(\Mux55~4_combout ),
	.datac(\Mux55~5_combout ),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~6 .lut_mask = 16'hC5EC;
defparam \Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \Mux55~9 (
// Equation(s):
// \Mux55~9_combout  = (!state[3] & (!\Mux55~6_combout  & ((!state[0]) # (!\Mux55~8_combout ))))

	.dataa(state[3]),
	.datab(\Mux55~8_combout ),
	.datac(state[0]),
	.datad(\Mux55~6_combout ),
	.cin(gnd),
	.combout(\Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~9 .lut_mask = 16'h0015;
defparam \Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \state[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux55~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \Mux55~7 (
// Equation(s):
// \Mux55~7_combout  = (!state[0] & state[1])

	.dataa(gnd),
	.datab(state[0]),
	.datac(gnd),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~7 .lut_mask = 16'h3300;
defparam \Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \state[1]~5 (
// Equation(s):
// \state[1]~5_combout  = ((state[0] & ((!\sum_read_addr~3_combout ) # (!\sum_read_addr~4_combout )))) # (!state[2])

	.dataa(state[0]),
	.datab(state[2]),
	.datac(\sum_read_addr~4_combout ),
	.datad(\sum_read_addr~3_combout ),
	.cin(gnd),
	.combout(\state[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~5 .lut_mask = 16'h3BBB;
defparam \state[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \state[1]~6 (
// Equation(s):
// \state[1]~6_combout  = (state[0] & ((!\state~4_combout ) # (!state[2])))

	.dataa(state[2]),
	.datab(gnd),
	.datac(state[0]),
	.datad(\state~4_combout ),
	.cin(gnd),
	.combout(\state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~6 .lut_mask = 16'h50F0;
defparam \state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \state[1]~7 (
// Equation(s):
// \state[1]~7_combout  = (state[1] & (!\state[1]~5_combout )) # (!state[1] & ((\state[1]~6_combout )))

	.dataa(\state[1]~5_combout ),
	.datab(state[1]),
	.datac(gnd),
	.datad(\state[1]~6_combout ),
	.cin(gnd),
	.combout(\state[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~7 .lut_mask = 16'h7744;
defparam \state[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \state[1]~8 (
// Equation(s):
// \state[1]~8_combout  = (!state[3] & (\tx_key~input_o  & !\state[1]~7_combout ))

	.dataa(gnd),
	.datab(state[3]),
	.datac(\tx_key~input_o ),
	.datad(\state[1]~7_combout ),
	.cin(gnd),
	.combout(\state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~8 .lut_mask = 16'h0030;
defparam \state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \state[3]~13 (
// Equation(s):
// \state[3]~13_combout  = (state[3] $ (((state[2] & \Mux55~7_combout )))) # (!\state[1]~8_combout )

	.dataa(state[2]),
	.datab(\Mux55~7_combout ),
	.datac(state[3]),
	.datad(\state[1]~8_combout ),
	.cin(gnd),
	.combout(\state[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \state[3]~13 .lut_mask = 16'h78FF;
defparam \state[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \state[2]~9 (
// Equation(s):
// \state[2]~9_combout  = (state[1] & (\sum_read_addr~4_combout  & (\sum_read_addr~3_combout  & \sum_read_addr[9]~5_combout )))

	.dataa(state[1]),
	.datab(\sum_read_addr~4_combout ),
	.datac(\sum_read_addr~3_combout ),
	.datad(\sum_read_addr[9]~5_combout ),
	.cin(gnd),
	.combout(\state[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~9 .lut_mask = 16'h8000;
defparam \state[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \state[2]~15 (
// Equation(s):
// \state[2]~15_combout  = (\tx_key~input_o  & (state[2] & (!state[0] & state[1]))) # (!\tx_key~input_o  & (((state[1]) # (!state[0]))))

	.dataa(state[2]),
	.datab(\tx_key~input_o ),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\state[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~15 .lut_mask = 16'h3B03;
defparam \state[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \state[2]~10 (
// Equation(s):
// \state[2]~10_combout  = ((state[3]) # ((\state[2]~9_combout ) # (\state[2]~15_combout ))) # (!\state~3_combout )

	.dataa(\state~3_combout ),
	.datab(state[3]),
	.datac(\state[2]~9_combout ),
	.datad(\state[2]~15_combout ),
	.cin(gnd),
	.combout(\state[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~10 .lut_mask = 16'hFFFD;
defparam \state[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \state[2]~11 (
// Equation(s):
// \state[2]~11_combout  = (\state[2]~10_combout ) # ((\state[2]~2_combout  & ((!\tx_key~input_o ) # (!state[2]))))

	.dataa(state[2]),
	.datab(\state[2]~2_combout ),
	.datac(\tx_key~input_o ),
	.datad(\state[2]~10_combout ),
	.cin(gnd),
	.combout(\state[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~11 .lut_mask = 16'hFF4C;
defparam \state[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \state[2]~12 (
// Equation(s):
// \state[2]~12_combout  = (\pll_on~q  & ((\state[2]~11_combout ) # ((!\state~4_combout  & \state[2]~2_combout ))))

	.dataa(\state~4_combout ),
	.datab(\pll_on~q ),
	.datac(\state[2]~11_combout ),
	.datad(\state[2]~2_combout ),
	.cin(gnd),
	.combout(\state[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~12 .lut_mask = 16'hC4C0;
defparam \state[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \state[3]~14 (
// Equation(s):
// \state[3]~14_combout  = (\state[2]~12_combout  & (!\Mux54~2_combout  & (\state[3]~13_combout ))) # (!\state[2]~12_combout  & (((state[3]))))

	.dataa(\Mux54~2_combout ),
	.datab(\state[3]~13_combout ),
	.datac(state[3]),
	.datad(\state[2]~12_combout ),
	.cin(gnd),
	.combout(\state[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \state[3]~14 .lut_mask = 16'h44F0;
defparam \state[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \state[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = (state[0] & ((!\state[1]~5_combout ) # (!state[1])))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(\state[1]~5_combout ),
	.cin(gnd),
	.combout(\Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~0 .lut_mask = 16'h30F0;
defparam \Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = (!state[3] & (!\state[1]~8_combout  & ((state[2]) # (!\Mux54~0_combout ))))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(\Mux54~0_combout ),
	.datad(\state[1]~8_combout ),
	.cin(gnd),
	.combout(\Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~2 .lut_mask = 16'h0023;
defparam \Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = (\Mux54~2_combout ) # ((\state[1]~8_combout  & (state[0] $ (!state[1]))))

	.dataa(\Mux54~2_combout ),
	.datab(state[0]),
	.datac(state[1]),
	.datad(\state[1]~8_combout ),
	.cin(gnd),
	.combout(\Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~1 .lut_mask = 16'hEBAA;
defparam \Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \state[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \Mux53~5 (
// Equation(s):
// \Mux53~5_combout  = ((state[2] & ((state[1]) # (\state~4_combout )))) # (!\Mux54~0_combout )

	.dataa(state[2]),
	.datab(state[1]),
	.datac(\Mux54~0_combout ),
	.datad(\state~4_combout ),
	.cin(gnd),
	.combout(\Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~5 .lut_mask = 16'hAF8F;
defparam \Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = state[2] $ (((!state[0] & state[1])))

	.dataa(state[2]),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hA5AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = (\state[1]~8_combout  & (((\Add0~0_combout )))) # (!\state[1]~8_combout  & (\Mux53~5_combout  & (!state[3])))

	.dataa(\Mux53~5_combout ),
	.datab(state[3]),
	.datac(\Add0~0_combout ),
	.datad(\state[1]~8_combout ),
	.cin(gnd),
	.combout(\Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~4 .lut_mask = 16'hF022;
defparam \Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \state[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = (state[0] & (!state[2] & ((!state[1])))) # (!state[0] & (!state[3] & (state[2] $ (!state[1]))))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr26~0 .lut_mask = 16'h0521;
defparam \WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \seg[6]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[6]~reg0 .is_wysiwyg = "true";
defparam \seg[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = (!state[3] & ((state[1] & ((!state[0]) # (!state[2]))) # (!state[1] & (!state[2] & !state[0]))))

	.dataa(state[1]),
	.datab(state[2]),
	.datac(state[0]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr25~0 .lut_mask = 16'h002B;
defparam \WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \seg[5]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[5]~reg0 .is_wysiwyg = "true";
defparam \seg[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = ((state[1] & ((state[3]))) # (!state[1] & (state[2]))) # (!state[0])

	.dataa(state[1]),
	.datab(state[2]),
	.datac(state[0]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr24~0 .lut_mask = 16'hEF4F;
defparam \WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \seg[4]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[4]~reg0 .is_wysiwyg = "true";
defparam \seg[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (state[2] & (!state[3] & (state[1] $ (state[0])))) # (!state[2] & (!state[1] & (!state[0])))

	.dataa(state[1]),
	.datab(state[2]),
	.datac(state[0]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = 16'h0149;
defparam \WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \seg[3]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[3]~reg0 .is_wysiwyg = "true";
defparam \seg[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = (state[2] & (state[3])) # (!state[2] & (state[1] & ((state[3]) # (state[0]))))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr22~0 .lut_mask = 16'hD8C8;
defparam \WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N23
dffeas \seg[2]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[2]~reg0 .is_wysiwyg = "true";
defparam \seg[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \seg~0 (
// Equation(s):
// \seg~0_combout  = (state[2] & (!state[3] & (state[1] $ (!state[0]))))

	.dataa(state[1]),
	.datab(state[2]),
	.datac(state[0]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg~0 .lut_mask = 16'h0084;
defparam \seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \seg[1]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[1]~reg0 .is_wysiwyg = "true";
defparam \seg[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (state[1] & (((state[3])))) # (!state[1] & (state[2] $ (((!state[3] & !state[0])))))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = 16'hCAC9;
defparam \WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \seg[0]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg[0]~reg0 .is_wysiwyg = "true";
defparam \seg[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \mn.0000~feeder (
// Equation(s):
// \mn.0000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mn.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mn.0000~feeder .lut_mask = 16'hFFFF;
defparam \mn.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \mn~30 (
// Equation(s):
// \mn~30_combout  = ((state[3]) # ((state[0] & !state[1]))) # (!state[2])

	.dataa(state[0]),
	.datab(state[2]),
	.datac(state[1]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\mn~30_combout ),
	.cout());
// synopsys translate_off
defparam \mn~30 .lut_mask = 16'hFF3B;
defparam \mn~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \mn~31 (
// Equation(s):
// \mn~31_combout  = (\mn~30_combout ) # ((!state[0] & ((state[1]) # (!\Equal2~10_combout ))))

	.dataa(\Equal2~10_combout ),
	.datab(\mn~30_combout ),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\mn~31_combout ),
	.cout());
// synopsys translate_off
defparam \mn~31 .lut_mask = 16'hCFCD;
defparam \mn~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \mn~32 (
// Equation(s):
// \mn~32_combout  = (\pll_on~q  & ((!\mn~31_combout ) # (!\tx_key~input_o )))

	.dataa(gnd),
	.datab(\tx_key~input_o ),
	.datac(\pll_on~q ),
	.datad(\mn~31_combout ),
	.cin(gnd),
	.combout(\mn~32_combout ),
	.cout());
// synopsys translate_off
defparam \mn~32 .lut_mask = 16'h30F0;
defparam \mn~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \mn.0000 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mn.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mn~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mn.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mn.0000 .is_wysiwyg = "true";
defparam \mn.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \mn~33 (
// Equation(s):
// \mn~33_combout  = (!\mn~30_combout  & (!state[1] & ((\Equal2~10_combout ) # (state[0]))))

	.dataa(\Equal2~10_combout ),
	.datab(\mn~30_combout ),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\mn~33_combout ),
	.cout());
// synopsys translate_off
defparam \mn~33 .lut_mask = 16'h0032;
defparam \mn~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \mn.0001 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mn~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mn~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mn.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mn.0001 .is_wysiwyg = "true";
defparam \mn.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \mn~35 (
// Equation(s):
// \mn~35_combout  = (\TX_EN~q  & (state[1] & (!\tt1|TX_FLG~q  & !\mn~31_combout )))

	.dataa(\TX_EN~q ),
	.datab(state[1]),
	.datac(\tt1|TX_FLG~q ),
	.datad(\mn~31_combout ),
	.cin(gnd),
	.combout(\mn~35_combout ),
	.cout());
// synopsys translate_off
defparam \mn~35 .lut_mask = 16'h0008;
defparam \mn~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \mn.0111 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mn~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mn~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mn.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mn.0111 .is_wysiwyg = "true";
defparam \mn.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \mn~34 (
// Equation(s):
// \mn~34_combout  = (state[1] & (!\mn~31_combout  & ((\tt1|TX_FLG~q ) # (!\TX_EN~q ))))

	.dataa(\TX_EN~q ),
	.datab(state[1]),
	.datac(\tt1|TX_FLG~q ),
	.datad(\mn~31_combout ),
	.cin(gnd),
	.combout(\mn~34_combout ),
	.cout());
// synopsys translate_off
defparam \mn~34 .lut_mask = 16'h00C4;
defparam \mn~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \mn.1000 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mn~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mn~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mn.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mn.1000 .is_wysiwyg = "true";
defparam \mn.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb WideOr30(
// Equation(s):
// \WideOr30~combout  = ((\mn.0001~q ) # ((\mn.0111~q ) # (\mn.1000~q ))) # (!\mn.0000~q )

	.dataa(\mn.0000~q ),
	.datab(\mn.0001~q ),
	.datac(\mn.0111~q ),
	.datad(\mn.1000~q ),
	.cin(gnd),
	.combout(\WideOr30~combout ),
	.cout());
// synopsys translate_off
defparam WideOr30.lut_mask = 16'hFFFD;
defparam WideOr30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \seg1[6]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr30~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[6]~reg0 .is_wysiwyg = "true";
defparam \seg1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \WideOr29~0 (
// Equation(s):
// \WideOr29~0_combout  = (\mn.0111~q ) # (\mn.0001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mn.0111~q ),
	.datad(\mn.0001~q ),
	.cin(gnd),
	.combout(\WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr29~0 .lut_mask = 16'hFFF0;
defparam \WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \seg1[5]~reg0feeder (
// Equation(s):
// \seg1[5]~reg0feeder_combout  = \WideOr29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideOr29~0_combout ),
	.cin(gnd),
	.combout(\seg1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \seg1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \seg1[5]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[5]~reg0 .is_wysiwyg = "true";
defparam \seg1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \mn.0110 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mn~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mn~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mn.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mn.0110 .is_wysiwyg = "true";
defparam \mn.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb WideOr28(
// Equation(s):
// \WideOr28~combout  = (!\mn.0110~q  & (\mn.0000~q  & !\mn.1000~q ))

	.dataa(\mn.0110~q ),
	.datab(gnd),
	.datac(\mn.0000~q ),
	.datad(\mn.1000~q ),
	.cin(gnd),
	.combout(\WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam WideOr28.lut_mask = 16'h0050;
defparam WideOr28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \seg1[4]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr28~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[4]~reg0 .is_wysiwyg = "true";
defparam \seg1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \seg1[3]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[3]~reg0 .is_wysiwyg = "true";
defparam \seg1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \seg1[1]~reg0feeder (
// Equation(s):
// \seg1[1]~reg0feeder_combout  = \mn.0110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mn.0110~q ),
	.cin(gnd),
	.combout(\seg1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \seg1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \seg1[1]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[1]~reg0 .is_wysiwyg = "true";
defparam \seg1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \seg1[0]~reg0feeder (
// Equation(s):
// \seg1[0]~reg0feeder_combout  = \mn.0001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mn.0001~q ),
	.cin(gnd),
	.combout(\seg1[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \seg1[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \seg1[0]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[0]~reg0 .is_wysiwyg = "true";
defparam \seg1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \WideOr37~0 (
// Equation(s):
// \WideOr37~0_combout  = (\sending_state.1000~q ) # ((\sending_state.0111~q ) # ((\sending_state.0001~q ) # (!\sending_state.0000~q )))

	.dataa(\sending_state.1000~q ),
	.datab(\sending_state.0111~q ),
	.datac(\sending_state.0001~q ),
	.datad(\sending_state.0000~q ),
	.cin(gnd),
	.combout(\WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr37~0 .lut_mask = 16'hFEFF;
defparam \WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \seg2[6]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[6]~reg0 .is_wysiwyg = "true";
defparam \seg2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \WideOr36~0 (
// Equation(s):
// \WideOr36~0_combout  = (\sending_state.0001~q ) # ((\sending_state.0011~q ) # ((\sending_state.0010~q ) # (\sending_state.0111~q )))

	.dataa(\sending_state.0001~q ),
	.datab(\sending_state.0011~q ),
	.datac(\sending_state.0010~q ),
	.datad(\sending_state.0111~q ),
	.cin(gnd),
	.combout(\WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr36~0 .lut_mask = 16'hFFFE;
defparam \WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \seg2[5]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[5]~reg0 .is_wysiwyg = "true";
defparam \seg2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb WideOr35(
// Equation(s):
// \WideOr35~combout  = (\sending_state.0100~q ) # (!\data_in[7]~0_combout )

	.dataa(gnd),
	.datab(\data_in[7]~0_combout ),
	.datac(gnd),
	.datad(\sending_state.0100~q ),
	.cin(gnd),
	.combout(\WideOr35~combout ),
	.cout());
// synopsys translate_off
defparam WideOr35.lut_mask = 16'hFF33;
defparam WideOr35.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \seg2[4]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr35~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[4]~reg0 .is_wysiwyg = "true";
defparam \seg2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb WideOr34(
// Equation(s):
// \WideOr34~combout  = (\sending_state.0100~q ) # ((\sending_state.1010~q ) # ((\sending_state.1001~q ) # (!\WideOr34~0_combout )))

	.dataa(\sending_state.0100~q ),
	.datab(\sending_state.1010~q ),
	.datac(\WideOr34~0_combout ),
	.datad(\sending_state.1001~q ),
	.cin(gnd),
	.combout(\WideOr34~combout ),
	.cout());
// synopsys translate_off
defparam WideOr34.lut_mask = 16'hFFEF;
defparam WideOr34.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \seg2[3]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr34~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[3]~reg0 .is_wysiwyg = "true";
defparam \seg2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \seg2[2]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sending_state.0010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[2]~reg0 .is_wysiwyg = "true";
defparam \seg2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \WideOr32~0 (
// Equation(s):
// \WideOr32~0_combout  = (\sending_state.0101~q ) # ((\sending_state.1011~q ) # (\sending_state.0110~q ))

	.dataa(\sending_state.0101~q ),
	.datab(gnd),
	.datac(\sending_state.1011~q ),
	.datad(\sending_state.0110~q ),
	.cin(gnd),
	.combout(\WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr32~0 .lut_mask = 16'hFFFA;
defparam \WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \seg2[1]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[1]~reg0 .is_wysiwyg = "true";
defparam \seg2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = (\sending_state.0001~q ) # ((\sending_state.1011~q ) # (\sending_state.0100~q ))

	.dataa(\sending_state.0001~q ),
	.datab(gnd),
	.datac(\sending_state.1011~q ),
	.datad(\sending_state.0100~q ),
	.cin(gnd),
	.combout(\WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr31~0 .lut_mask = 16'hFFFA;
defparam \WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \seg2[0]~reg0 (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_on~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg2[0]~reg0 .is_wysiwyg = "true";
defparam \seg2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \sum_write_en~0 (
// Equation(s):
// \sum_write_en~0_combout  = (!\Equal2~10_combout  & ((\sum_write_en~q ) # (s[3])))

	.dataa(\Equal2~10_combout ),
	.datab(gnd),
	.datac(\sum_write_en~q ),
	.datad(s[3]),
	.cin(gnd),
	.combout(\sum_write_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_en~0 .lut_mask = 16'h5550;
defparam \sum_write_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas sum_write_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam sum_write_en.is_wysiwyg = "true";
defparam sum_write_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \sum_read_en~0 (
// Equation(s):
// \sum_read_en~0_combout  = (\sum_read_en~q ) # ((!state[0] & (\Equal2~10_combout  & \output_write_en~0_combout )))

	.dataa(state[0]),
	.datab(\Equal2~10_combout ),
	.datac(\sum_read_en~q ),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\sum_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum_read_en~0 .lut_mask = 16'hF4F0;
defparam \sum_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas sum_read_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_read_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum_read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam sum_read_en.is_wysiwyg = "true";
defparam sum_read_en.power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \rr6|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sum_read_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr6|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr6|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \rr6|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\sum_read_en~q ) # (\rr6|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\sum_read_en~q ),
	.datab(gnd),
	.datac(\rr6|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \output_write_en~1 (
// Equation(s):
// \output_write_en~1_combout  = (\output_write_en~0_combout  & ((state[0] & ((\internal_state.101~q ))) # (!state[0] & (!s[3]))))

	.dataa(s[3]),
	.datab(\internal_state.101~q ),
	.datac(state[0]),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\output_write_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_en~1 .lut_mask = 16'hC500;
defparam \output_write_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas output_write_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(state[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_en~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam output_write_en.is_wysiwyg = "true";
defparam output_write_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \output_read_en~0 (
// Equation(s):
// \output_read_en~0_combout  = !state[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_en~0 .lut_mask = 16'h0F0F;
defparam \output_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas output_read_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_en~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam output_read_en.is_wysiwyg = "true";
defparam output_read_en.power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \rr5|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\output_read_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr5|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr5|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \rr5|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\output_read_en~q ) # (\rr5|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(gnd),
	.datab(\output_read_en~q ),
	.datac(\rr5|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFCFC;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \proc_write_en~4 (
// Equation(s):
// \proc_write_en~4_combout  = !state[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state[2]),
	.cin(gnd),
	.combout(\proc_write_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_en~4 .lut_mask = 16'h00FF;
defparam \proc_write_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \proc_write_en~1 (
// Equation(s):
// \proc_write_en~1_combout  = (state[0] & (state[2] & (\internal_state.011~q  & !state[1])))

	.dataa(state[0]),
	.datab(state[2]),
	.datac(\internal_state.011~q ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\proc_write_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_en~1 .lut_mask = 16'h0080;
defparam \proc_write_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\Selector41~0_combout  & (q[1] $ (((!q[2] & q[0])))))

	.dataa(\Selector41~0_combout ),
	.datab(q[2]),
	.datac(q[1]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'h82A0;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = j[0] $ (VCC)
// \Add1~1  = CARRY(j[0])

	.dataa(j[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \i[0]~32 (
// Equation(s):
// \i[0]~32_combout  = i[0] $ (VCC)
// \i[0]~33  = CARRY(i[0])

	.dataa(gnd),
	.datab(i[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i[0]~32_combout ),
	.cout(\i[0]~33 ));
// synopsys translate_off
defparam \i[0]~32 .lut_mask = 16'h33CC;
defparam \i[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \i[1]~34 (
// Equation(s):
// \i[1]~34_combout  = (i[1] & (!\i[0]~33 )) # (!i[1] & ((\i[0]~33 ) # (GND)))
// \i[1]~35  = CARRY((!\i[0]~33 ) # (!i[1]))

	.dataa(gnd),
	.datab(i[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[0]~33 ),
	.combout(\i[1]~34_combout ),
	.cout(\i[1]~35 ));
// synopsys translate_off
defparam \i[1]~34 .lut_mask = 16'h3C3F;
defparam \i[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \i[2]~36 (
// Equation(s):
// \i[2]~36_combout  = (i[2] & (\i[1]~35  $ (GND))) # (!i[2] & (!\i[1]~35  & VCC))
// \i[2]~37  = CARRY((i[2] & !\i[1]~35 ))

	.dataa(gnd),
	.datab(i[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[1]~35 ),
	.combout(\i[2]~36_combout ),
	.cout(\i[2]~37 ));
// synopsys translate_off
defparam \i[2]~36 .lut_mask = 16'hC30C;
defparam \i[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \i[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \i[3]~38 (
// Equation(s):
// \i[3]~38_combout  = (i[3] & (!\i[2]~37 )) # (!i[3] & ((\i[2]~37 ) # (GND)))
// \i[3]~39  = CARRY((!\i[2]~37 ) # (!i[3]))

	.dataa(i[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[2]~37 ),
	.combout(\i[3]~38_combout ),
	.cout(\i[3]~39 ));
// synopsys translate_off
defparam \i[3]~38 .lut_mask = 16'h5A5F;
defparam \i[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \i[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \i[4]~40 (
// Equation(s):
// \i[4]~40_combout  = (i[4] & (\i[3]~39  $ (GND))) # (!i[4] & (!\i[3]~39  & VCC))
// \i[4]~41  = CARRY((i[4] & !\i[3]~39 ))

	.dataa(gnd),
	.datab(i[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[3]~39 ),
	.combout(\i[4]~40_combout ),
	.cout(\i[4]~41 ));
// synopsys translate_off
defparam \i[4]~40 .lut_mask = 16'hC30C;
defparam \i[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \i[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \i[5]~42 (
// Equation(s):
// \i[5]~42_combout  = (i[5] & (!\i[4]~41 )) # (!i[5] & ((\i[4]~41 ) # (GND)))
// \i[5]~43  = CARRY((!\i[4]~41 ) # (!i[5]))

	.dataa(i[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[4]~41 ),
	.combout(\i[5]~42_combout ),
	.cout(\i[5]~43 ));
// synopsys translate_off
defparam \i[5]~42 .lut_mask = 16'h5A5F;
defparam \i[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \i[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \i[6]~44 (
// Equation(s):
// \i[6]~44_combout  = (i[6] & (\i[5]~43  $ (GND))) # (!i[6] & (!\i[5]~43  & VCC))
// \i[6]~45  = CARRY((i[6] & !\i[5]~43 ))

	.dataa(i[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[5]~43 ),
	.combout(\i[6]~44_combout ),
	.cout(\i[6]~45 ));
// synopsys translate_off
defparam \i[6]~44 .lut_mask = 16'hA50A;
defparam \i[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \i[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \i[7]~46 (
// Equation(s):
// \i[7]~46_combout  = (i[7] & (!\i[6]~45 )) # (!i[7] & ((\i[6]~45 ) # (GND)))
// \i[7]~47  = CARRY((!\i[6]~45 ) # (!i[7]))

	.dataa(gnd),
	.datab(i[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[6]~45 ),
	.combout(\i[7]~46_combout ),
	.cout(\i[7]~47 ));
// synopsys translate_off
defparam \i[7]~46 .lut_mask = 16'h3C3F;
defparam \i[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \i[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \i[8]~48 (
// Equation(s):
// \i[8]~48_combout  = (i[8] & (\i[7]~47  $ (GND))) # (!i[8] & (!\i[7]~47  & VCC))
// \i[8]~49  = CARRY((i[8] & !\i[7]~47 ))

	.dataa(gnd),
	.datab(i[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[7]~47 ),
	.combout(\i[8]~48_combout ),
	.cout(\i[8]~49 ));
// synopsys translate_off
defparam \i[8]~48 .lut_mask = 16'hC30C;
defparam \i[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \i[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i[8] .is_wysiwyg = "true";
defparam \i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \i[9]~50 (
// Equation(s):
// \i[9]~50_combout  = (i[9] & (!\i[8]~49 )) # (!i[9] & ((\i[8]~49 ) # (GND)))
// \i[9]~51  = CARRY((!\i[8]~49 ) # (!i[9]))

	.dataa(gnd),
	.datab(i[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[8]~49 ),
	.combout(\i[9]~50_combout ),
	.cout(\i[9]~51 ));
// synopsys translate_off
defparam \i[9]~50 .lut_mask = 16'h3C3F;
defparam \i[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \i[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i[9] .is_wysiwyg = "true";
defparam \i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \i[10]~52 (
// Equation(s):
// \i[10]~52_combout  = (i[10] & (\i[9]~51  $ (GND))) # (!i[10] & (!\i[9]~51  & VCC))
// \i[10]~53  = CARRY((i[10] & !\i[9]~51 ))

	.dataa(gnd),
	.datab(i[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[9]~51 ),
	.combout(\i[10]~52_combout ),
	.cout(\i[10]~53 ));
// synopsys translate_off
defparam \i[10]~52 .lut_mask = 16'hC30C;
defparam \i[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \i[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[10]),
	.prn(vcc));
// synopsys translate_off
defparam \i[10] .is_wysiwyg = "true";
defparam \i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \i[11]~54 (
// Equation(s):
// \i[11]~54_combout  = (i[11] & (!\i[10]~53 )) # (!i[11] & ((\i[10]~53 ) # (GND)))
// \i[11]~55  = CARRY((!\i[10]~53 ) # (!i[11]))

	.dataa(i[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[10]~53 ),
	.combout(\i[11]~54_combout ),
	.cout(\i[11]~55 ));
// synopsys translate_off
defparam \i[11]~54 .lut_mask = 16'h5A5F;
defparam \i[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \i[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i[11] .is_wysiwyg = "true";
defparam \i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \i[12]~56 (
// Equation(s):
// \i[12]~56_combout  = (i[12] & (\i[11]~55  $ (GND))) # (!i[12] & (!\i[11]~55  & VCC))
// \i[12]~57  = CARRY((i[12] & !\i[11]~55 ))

	.dataa(gnd),
	.datab(i[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[11]~55 ),
	.combout(\i[12]~56_combout ),
	.cout(\i[12]~57 ));
// synopsys translate_off
defparam \i[12]~56 .lut_mask = 16'hC30C;
defparam \i[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \i[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[12]),
	.prn(vcc));
// synopsys translate_off
defparam \i[12] .is_wysiwyg = "true";
defparam \i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \i[13]~58 (
// Equation(s):
// \i[13]~58_combout  = (i[13] & (!\i[12]~57 )) # (!i[13] & ((\i[12]~57 ) # (GND)))
// \i[13]~59  = CARRY((!\i[12]~57 ) # (!i[13]))

	.dataa(i[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[12]~57 ),
	.combout(\i[13]~58_combout ),
	.cout(\i[13]~59 ));
// synopsys translate_off
defparam \i[13]~58 .lut_mask = 16'h5A5F;
defparam \i[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \i[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[13]),
	.prn(vcc));
// synopsys translate_off
defparam \i[13] .is_wysiwyg = "true";
defparam \i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \i[14]~60 (
// Equation(s):
// \i[14]~60_combout  = (i[14] & (\i[13]~59  $ (GND))) # (!i[14] & (!\i[13]~59  & VCC))
// \i[14]~61  = CARRY((i[14] & !\i[13]~59 ))

	.dataa(gnd),
	.datab(i[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[13]~59 ),
	.combout(\i[14]~60_combout ),
	.cout(\i[14]~61 ));
// synopsys translate_off
defparam \i[14]~60 .lut_mask = 16'hC30C;
defparam \i[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \i[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[14]),
	.prn(vcc));
// synopsys translate_off
defparam \i[14] .is_wysiwyg = "true";
defparam \i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \i[15]~62 (
// Equation(s):
// \i[15]~62_combout  = (i[15] & (!\i[14]~61 )) # (!i[15] & ((\i[14]~61 ) # (GND)))
// \i[15]~63  = CARRY((!\i[14]~61 ) # (!i[15]))

	.dataa(i[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[14]~61 ),
	.combout(\i[15]~62_combout ),
	.cout(\i[15]~63 ));
// synopsys translate_off
defparam \i[15]~62 .lut_mask = 16'h5A5F;
defparam \i[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \i[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[15]),
	.prn(vcc));
// synopsys translate_off
defparam \i[15] .is_wysiwyg = "true";
defparam \i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \i[16]~64 (
// Equation(s):
// \i[16]~64_combout  = (i[16] & (\i[15]~63  $ (GND))) # (!i[16] & (!\i[15]~63  & VCC))
// \i[16]~65  = CARRY((i[16] & !\i[15]~63 ))

	.dataa(gnd),
	.datab(i[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[15]~63 ),
	.combout(\i[16]~64_combout ),
	.cout(\i[16]~65 ));
// synopsys translate_off
defparam \i[16]~64 .lut_mask = 16'hC30C;
defparam \i[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \i[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[16]),
	.prn(vcc));
// synopsys translate_off
defparam \i[16] .is_wysiwyg = "true";
defparam \i[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \i[17]~66 (
// Equation(s):
// \i[17]~66_combout  = (i[17] & (!\i[16]~65 )) # (!i[17] & ((\i[16]~65 ) # (GND)))
// \i[17]~67  = CARRY((!\i[16]~65 ) # (!i[17]))

	.dataa(gnd),
	.datab(i[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[16]~65 ),
	.combout(\i[17]~66_combout ),
	.cout(\i[17]~67 ));
// synopsys translate_off
defparam \i[17]~66 .lut_mask = 16'h3C3F;
defparam \i[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \i[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[17]),
	.prn(vcc));
// synopsys translate_off
defparam \i[17] .is_wysiwyg = "true";
defparam \i[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \i[18]~68 (
// Equation(s):
// \i[18]~68_combout  = (i[18] & (\i[17]~67  $ (GND))) # (!i[18] & (!\i[17]~67  & VCC))
// \i[18]~69  = CARRY((i[18] & !\i[17]~67 ))

	.dataa(gnd),
	.datab(i[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[17]~67 ),
	.combout(\i[18]~68_combout ),
	.cout(\i[18]~69 ));
// synopsys translate_off
defparam \i[18]~68 .lut_mask = 16'hC30C;
defparam \i[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \i[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[18]),
	.prn(vcc));
// synopsys translate_off
defparam \i[18] .is_wysiwyg = "true";
defparam \i[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \i[19]~70 (
// Equation(s):
// \i[19]~70_combout  = (i[19] & (!\i[18]~69 )) # (!i[19] & ((\i[18]~69 ) # (GND)))
// \i[19]~71  = CARRY((!\i[18]~69 ) # (!i[19]))

	.dataa(i[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[18]~69 ),
	.combout(\i[19]~70_combout ),
	.cout(\i[19]~71 ));
// synopsys translate_off
defparam \i[19]~70 .lut_mask = 16'h5A5F;
defparam \i[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \i[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[19]),
	.prn(vcc));
// synopsys translate_off
defparam \i[19] .is_wysiwyg = "true";
defparam \i[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \i[20]~72 (
// Equation(s):
// \i[20]~72_combout  = (i[20] & (\i[19]~71  $ (GND))) # (!i[20] & (!\i[19]~71  & VCC))
// \i[20]~73  = CARRY((i[20] & !\i[19]~71 ))

	.dataa(gnd),
	.datab(i[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[19]~71 ),
	.combout(\i[20]~72_combout ),
	.cout(\i[20]~73 ));
// synopsys translate_off
defparam \i[20]~72 .lut_mask = 16'hC30C;
defparam \i[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \i[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[20]),
	.prn(vcc));
// synopsys translate_off
defparam \i[20] .is_wysiwyg = "true";
defparam \i[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \i[21]~74 (
// Equation(s):
// \i[21]~74_combout  = (i[21] & (!\i[20]~73 )) # (!i[21] & ((\i[20]~73 ) # (GND)))
// \i[21]~75  = CARRY((!\i[20]~73 ) # (!i[21]))

	.dataa(i[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[20]~73 ),
	.combout(\i[21]~74_combout ),
	.cout(\i[21]~75 ));
// synopsys translate_off
defparam \i[21]~74 .lut_mask = 16'h5A5F;
defparam \i[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \i[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[21]),
	.prn(vcc));
// synopsys translate_off
defparam \i[21] .is_wysiwyg = "true";
defparam \i[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \i[22]~76 (
// Equation(s):
// \i[22]~76_combout  = (i[22] & (\i[21]~75  $ (GND))) # (!i[22] & (!\i[21]~75  & VCC))
// \i[22]~77  = CARRY((i[22] & !\i[21]~75 ))

	.dataa(i[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[21]~75 ),
	.combout(\i[22]~76_combout ),
	.cout(\i[22]~77 ));
// synopsys translate_off
defparam \i[22]~76 .lut_mask = 16'hA50A;
defparam \i[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \i[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[22]),
	.prn(vcc));
// synopsys translate_off
defparam \i[22] .is_wysiwyg = "true";
defparam \i[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \i[23]~78 (
// Equation(s):
// \i[23]~78_combout  = (i[23] & (!\i[22]~77 )) # (!i[23] & ((\i[22]~77 ) # (GND)))
// \i[23]~79  = CARRY((!\i[22]~77 ) # (!i[23]))

	.dataa(gnd),
	.datab(i[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[22]~77 ),
	.combout(\i[23]~78_combout ),
	.cout(\i[23]~79 ));
// synopsys translate_off
defparam \i[23]~78 .lut_mask = 16'h3C3F;
defparam \i[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \i[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[23]),
	.prn(vcc));
// synopsys translate_off
defparam \i[23] .is_wysiwyg = "true";
defparam \i[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \i[24]~80 (
// Equation(s):
// \i[24]~80_combout  = (i[24] & (\i[23]~79  $ (GND))) # (!i[24] & (!\i[23]~79  & VCC))
// \i[24]~81  = CARRY((i[24] & !\i[23]~79 ))

	.dataa(gnd),
	.datab(i[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[23]~79 ),
	.combout(\i[24]~80_combout ),
	.cout(\i[24]~81 ));
// synopsys translate_off
defparam \i[24]~80 .lut_mask = 16'hC30C;
defparam \i[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \i[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[24]),
	.prn(vcc));
// synopsys translate_off
defparam \i[24] .is_wysiwyg = "true";
defparam \i[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \i[25]~82 (
// Equation(s):
// \i[25]~82_combout  = (i[25] & (!\i[24]~81 )) # (!i[25] & ((\i[24]~81 ) # (GND)))
// \i[25]~83  = CARRY((!\i[24]~81 ) # (!i[25]))

	.dataa(gnd),
	.datab(i[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[24]~81 ),
	.combout(\i[25]~82_combout ),
	.cout(\i[25]~83 ));
// synopsys translate_off
defparam \i[25]~82 .lut_mask = 16'h3C3F;
defparam \i[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \i[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[25]),
	.prn(vcc));
// synopsys translate_off
defparam \i[25] .is_wysiwyg = "true";
defparam \i[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \i[26]~84 (
// Equation(s):
// \i[26]~84_combout  = (i[26] & (\i[25]~83  $ (GND))) # (!i[26] & (!\i[25]~83  & VCC))
// \i[26]~85  = CARRY((i[26] & !\i[25]~83 ))

	.dataa(gnd),
	.datab(i[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[25]~83 ),
	.combout(\i[26]~84_combout ),
	.cout(\i[26]~85 ));
// synopsys translate_off
defparam \i[26]~84 .lut_mask = 16'hC30C;
defparam \i[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \i[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[26]),
	.prn(vcc));
// synopsys translate_off
defparam \i[26] .is_wysiwyg = "true";
defparam \i[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \i[27]~86 (
// Equation(s):
// \i[27]~86_combout  = (i[27] & (!\i[26]~85 )) # (!i[27] & ((\i[26]~85 ) # (GND)))
// \i[27]~87  = CARRY((!\i[26]~85 ) # (!i[27]))

	.dataa(i[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[26]~85 ),
	.combout(\i[27]~86_combout ),
	.cout(\i[27]~87 ));
// synopsys translate_off
defparam \i[27]~86 .lut_mask = 16'h5A5F;
defparam \i[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \i[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[27]),
	.prn(vcc));
// synopsys translate_off
defparam \i[27] .is_wysiwyg = "true";
defparam \i[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \i[28]~88 (
// Equation(s):
// \i[28]~88_combout  = (i[28] & (\i[27]~87  $ (GND))) # (!i[28] & (!\i[27]~87  & VCC))
// \i[28]~89  = CARRY((i[28] & !\i[27]~87 ))

	.dataa(gnd),
	.datab(i[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[27]~87 ),
	.combout(\i[28]~88_combout ),
	.cout(\i[28]~89 ));
// synopsys translate_off
defparam \i[28]~88 .lut_mask = 16'hC30C;
defparam \i[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \i[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[28]),
	.prn(vcc));
// synopsys translate_off
defparam \i[28] .is_wysiwyg = "true";
defparam \i[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \i[29]~90 (
// Equation(s):
// \i[29]~90_combout  = (i[29] & (!\i[28]~89 )) # (!i[29] & ((\i[28]~89 ) # (GND)))
// \i[29]~91  = CARRY((!\i[28]~89 ) # (!i[29]))

	.dataa(i[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[28]~89 ),
	.combout(\i[29]~90_combout ),
	.cout(\i[29]~91 ));
// synopsys translate_off
defparam \i[29]~90 .lut_mask = 16'h5A5F;
defparam \i[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \i[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[29]),
	.prn(vcc));
// synopsys translate_off
defparam \i[29] .is_wysiwyg = "true";
defparam \i[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \i[30]~92 (
// Equation(s):
// \i[30]~92_combout  = (i[30] & (\i[29]~91  $ (GND))) # (!i[30] & (!\i[29]~91  & VCC))
// \i[30]~93  = CARRY((i[30] & !\i[29]~91 ))

	.dataa(gnd),
	.datab(i[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[29]~91 ),
	.combout(\i[30]~92_combout ),
	.cout(\i[30]~93 ));
// synopsys translate_off
defparam \i[30]~92 .lut_mask = 16'hC30C;
defparam \i[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \i[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[30]),
	.prn(vcc));
// synopsys translate_off
defparam \i[30] .is_wysiwyg = "true";
defparam \i[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \i[31]~94 (
// Equation(s):
// \i[31]~94_combout  = i[31] $ (\i[30]~93 )

	.dataa(i[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i[30]~93 ),
	.combout(\i[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~94 .lut_mask = 16'h5A5A;
defparam \i[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \i[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[31]),
	.prn(vcc));
// synopsys translate_off
defparam \i[31] .is_wysiwyg = "true";
defparam \i[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (!i[28] & (!i[27] & (!i[29] & !i[26])))

	.dataa(i[28]),
	.datab(i[27]),
	.datac(i[29]),
	.datad(i[26]),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h0001;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!i[15] & !i[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(i[15]),
	.datad(i[14]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h000F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!i[20] & (!i[19] & (!i[18] & !i[21])))

	.dataa(i[20]),
	.datab(i[19]),
	.datac(i[18]),
	.datad(i[21]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!i[17] & (\LessThan1~0_combout  & (!i[16] & \LessThan1~1_combout )))

	.dataa(i[17]),
	.datab(\LessThan1~0_combout ),
	.datac(i[16]),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0400;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!i[23] & (!i[25] & (!i[24] & !i[22])))

	.dataa(i[23]),
	.datab(i[25]),
	.datac(i[24]),
	.datad(i[22]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (\LessThan1~4_combout  & (!i[30] & (\LessThan1~2_combout  & \LessThan1~3_combout )))

	.dataa(\LessThan1~4_combout ),
	.datab(i[30]),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h2000;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \i[31]~100 (
// Equation(s):
// \i[31]~100_combout  = (((!i[11]) # (!i[8])) # (!i[10])) # (!i[9])

	.dataa(i[9]),
	.datab(i[10]),
	.datac(i[8]),
	.datad(i[11]),
	.cin(gnd),
	.combout(\i[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~100 .lut_mask = 16'h7FFF;
defparam \i[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (i[3] & i[2])

	.dataa(gnd),
	.datab(i[3]),
	.datac(i[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'hC0C0;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \i[31]~98 (
// Equation(s):
// \i[31]~98_combout  = (((!i[4]) # (!i[7])) # (!i[6])) # (!i[5])

	.dataa(i[5]),
	.datab(i[6]),
	.datac(i[7]),
	.datad(i[4]),
	.cin(gnd),
	.combout(\i[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~98 .lut_mask = 16'h7FFF;
defparam \i[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \i[31]~99 (
// Equation(s):
// \i[31]~99_combout  = (((\i[31]~98_combout ) # (!i[0])) # (!\LessThan1~7_combout )) # (!i[1])

	.dataa(i[1]),
	.datab(\LessThan1~7_combout ),
	.datac(i[0]),
	.datad(\i[31]~98_combout ),
	.cin(gnd),
	.combout(\i[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~99 .lut_mask = 16'hFF7F;
defparam \i[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \i[31]~101 (
// Equation(s):
// \i[31]~101_combout  = (\i[31]~100_combout ) # (((\i[31]~99_combout ) # (!i[13])) # (!i[12]))

	.dataa(\i[31]~100_combout ),
	.datab(i[12]),
	.datac(i[13]),
	.datad(\i[31]~99_combout ),
	.cin(gnd),
	.combout(\i[31]~101_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~101 .lut_mask = 16'hFFBF;
defparam \i[31]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \i[31]~102 (
// Equation(s):
// \i[31]~102_combout  = (state[0] & ((i[31]) # ((\LessThan1~5_combout  & \i[31]~101_combout ))))

	.dataa(i[31]),
	.datab(\LessThan1~5_combout ),
	.datac(state[0]),
	.datad(\i[31]~101_combout ),
	.cin(gnd),
	.combout(\i[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~102 .lut_mask = 16'hE0A0;
defparam \i[31]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \i[31]~103 (
// Equation(s):
// \i[31]~103_combout  = (state[1] & (((state[2]) # (\i[31]~102_combout )))) # (!state[1] & ((\Equal2~10_combout ) # ((!state[2]))))

	.dataa(state[1]),
	.datab(\Equal2~10_combout ),
	.datac(state[2]),
	.datad(\i[31]~102_combout ),
	.cin(gnd),
	.combout(\i[31]~103_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~103 .lut_mask = 16'hEFE5;
defparam \i[31]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \i[31]~96 (
// Equation(s):
// \i[31]~96_combout  = (!\LessThan4~4_combout ) # (!\LessThan4~9_combout )

	.dataa(gnd),
	.datab(\LessThan4~9_combout ),
	.datac(gnd),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\i[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~96 .lut_mask = 16'h33FF;
defparam \i[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \i[31]~97 (
// Equation(s):
// \i[31]~97_combout  = (\Equal1~10_combout  & (\sum_read_addr[9]~5_combout  & (\i[31]~96_combout  & !\Add10~62_combout )))

	.dataa(\Equal1~10_combout ),
	.datab(\sum_read_addr[9]~5_combout ),
	.datac(\i[31]~96_combout ),
	.datad(\Add10~62_combout ),
	.cin(gnd),
	.combout(\i[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~97 .lut_mask = 16'h0080;
defparam \i[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \i[31]~104 (
// Equation(s):
// \i[31]~104_combout  = (\i[31]~97_combout ) # ((\i[31]~103_combout  & ((state[1]) # (!state[0]))))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(\i[31]~103_combout ),
	.datad(\i[31]~97_combout ),
	.cin(gnd),
	.combout(\i[31]~104_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~104 .lut_mask = 16'hFFB0;
defparam \i[31]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \i[31]~105 (
// Equation(s):
// \i[31]~105_combout  = (\i[31]~104_combout  & (\proc_write_en~0_combout  & ((!state[1]) # (!state[2]))))

	.dataa(state[2]),
	.datab(\i[31]~104_combout ),
	.datac(state[1]),
	.datad(\proc_write_en~0_combout ),
	.cin(gnd),
	.combout(\i[31]~105_combout ),
	.cout());
// synopsys translate_off
defparam \i[31]~105 .lut_mask = 16'h4C00;
defparam \i[31]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \i[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \i[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[1]),
	.sload(gnd),
	.ena(\i[31]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (!i[5] & (!i[6] & (!i[7] & !i[4])))

	.dataa(i[5]),
	.datab(i[6]),
	.datac(i[7]),
	.datad(i[4]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0001;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (\LessThan1~6_combout  & (((!i[1] & !i[0])) # (!\LessThan1~7_combout )))

	.dataa(i[1]),
	.datab(\LessThan1~7_combout ),
	.datac(i[0]),
	.datad(\LessThan1~6_combout ),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h3700;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (!i[9] & (!i[10] & (!i[8] & !i[11])))

	.dataa(i[9]),
	.datab(i[10]),
	.datac(i[8]),
	.datad(i[11]),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h0001;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = (\LessThan1~8_combout  & (!i[12] & (!i[13] & \LessThan1~9_combout )))

	.dataa(\LessThan1~8_combout ),
	.datab(i[12]),
	.datac(i[13]),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = 16'h0200;
defparam \LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = (i[31]) # ((\LessThan1~10_combout  & \LessThan1~5_combout ))

	.dataa(\LessThan1~10_combout ),
	.datab(gnd),
	.datac(i[31]),
	.datad(\LessThan1~5_combout ),
	.cin(gnd),
	.combout(\LessThan1~11_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = 16'hFAF0;
defparam \LessThan1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \j[31]~0 (
// Equation(s):
// \j[31]~0_combout  = (!state[2] & (!state[3] & (state[1] & \pll_on~q )))

	.dataa(state[2]),
	.datab(state[3]),
	.datac(state[1]),
	.datad(\pll_on~q ),
	.cin(gnd),
	.combout(\j[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \j[31]~0 .lut_mask = 16'h1000;
defparam \j[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
cycloneive_lcell_comb \j[31]~1 (
// Equation(s):
// \j[31]~1_combout  = (state[0] & (\j[31]~0_combout  & ((!\Equal0~10_combout ) # (!\LessThan1~11_combout ))))

	.dataa(\LessThan1~11_combout ),
	.datab(\Equal0~10_combout ),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\j[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \j[31]~1 .lut_mask = 16'h7000;
defparam \j[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N30
cycloneive_lcell_comb \j[0]~3 (
// Equation(s):
// \j[0]~3_combout  = (\j[31]~1_combout  & (\Equal0~10_combout  & (\Add1~0_combout ))) # (!\j[31]~1_combout  & (((j[0]))))

	.dataa(\Equal0~10_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[0]),
	.datad(\j[31]~1_combout ),
	.cin(gnd),
	.combout(\j[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \j[0]~3 .lut_mask = 16'h88F0;
defparam \j[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N31
dffeas \j[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\j[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (j[1] & (!\Add1~1 )) # (!j[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!j[1]))

	.dataa(gnd),
	.datab(j[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N3
dffeas \j[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (j[2] & (\Add1~3  $ (GND))) # (!j[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((j[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(j[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N5
dffeas \j[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (j[3] & (!\Add1~5 )) # (!j[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!j[3]))

	.dataa(j[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N7
dffeas \j[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (j[4] & (\Add1~7  $ (GND))) # (!j[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((j[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(j[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N9
dffeas \j[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (j[5] & (!\Add1~9 )) # (!j[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!j[5]))

	.dataa(j[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N11
dffeas \j[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (j[6] & (\Add1~11  $ (GND))) # (!j[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((j[6] & !\Add1~11 ))

	.dataa(j[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N13
dffeas \j[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (j[7] & (!\Add1~13 )) # (!j[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!j[7]))

	.dataa(gnd),
	.datab(j[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N15
dffeas \j[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \j[7] .is_wysiwyg = "true";
defparam \j[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (j[8] & (\Add1~15  $ (GND))) # (!j[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((j[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(j[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N17
dffeas \j[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[8]),
	.prn(vcc));
// synopsys translate_off
defparam \j[8] .is_wysiwyg = "true";
defparam \j[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (j[9] & (!\Add1~17 )) # (!j[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!j[9]))

	.dataa(gnd),
	.datab(j[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N19
dffeas \j[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[9]),
	.prn(vcc));
// synopsys translate_off
defparam \j[9] .is_wysiwyg = "true";
defparam \j[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (j[10] & (\Add1~19  $ (GND))) # (!j[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((j[10] & !\Add1~19 ))

	.dataa(gnd),
	.datab(j[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N21
dffeas \j[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[10]),
	.prn(vcc));
// synopsys translate_off
defparam \j[10] .is_wysiwyg = "true";
defparam \j[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (j[11] & (!\Add1~21 )) # (!j[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!j[11]))

	.dataa(gnd),
	.datab(j[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N10
cycloneive_lcell_comb \j[11]~2 (
// Equation(s):
// \j[11]~2_combout  = (\j[31]~1_combout  & (\Equal0~10_combout  & (\Add1~22_combout ))) # (!\j[31]~1_combout  & (((j[11]))))

	.dataa(\Equal0~10_combout ),
	.datab(\Add1~22_combout ),
	.datac(j[11]),
	.datad(\j[31]~1_combout ),
	.cin(gnd),
	.combout(\j[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \j[11]~2 .lut_mask = 16'h88F0;
defparam \j[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N11
dffeas \j[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\j[11]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[11]),
	.prn(vcc));
// synopsys translate_off
defparam \j[11] .is_wysiwyg = "true";
defparam \j[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (j[12] & (\Add1~23  $ (GND))) # (!j[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((j[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(j[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N25
dffeas \j[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[12]),
	.prn(vcc));
// synopsys translate_off
defparam \j[12] .is_wysiwyg = "true";
defparam \j[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (j[13] & (!\Add1~25 )) # (!j[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!j[13]))

	.dataa(j[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N27
dffeas \j[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[13]),
	.prn(vcc));
// synopsys translate_off
defparam \j[13] .is_wysiwyg = "true";
defparam \j[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (j[14] & (\Add1~27  $ (GND))) # (!j[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((j[14] & !\Add1~27 ))

	.dataa(gnd),
	.datab(j[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N29
dffeas \j[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[14]),
	.prn(vcc));
// synopsys translate_off
defparam \j[14] .is_wysiwyg = "true";
defparam \j[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y54_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (j[15] & (!\Add1~29 )) # (!j[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!j[15]))

	.dataa(j[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y54_N31
dffeas \j[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[15]),
	.prn(vcc));
// synopsys translate_off
defparam \j[15] .is_wysiwyg = "true";
defparam \j[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N0
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (j[16] & (\Add1~31  $ (GND))) # (!j[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((j[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(j[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N1
dffeas \j[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[16]),
	.prn(vcc));
// synopsys translate_off
defparam \j[16] .is_wysiwyg = "true";
defparam \j[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N2
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (j[17] & (!\Add1~33 )) # (!j[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!j[17]))

	.dataa(gnd),
	.datab(j[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N3
dffeas \j[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[17]),
	.prn(vcc));
// synopsys translate_off
defparam \j[17] .is_wysiwyg = "true";
defparam \j[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (j[18] & (\Add1~35  $ (GND))) # (!j[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((j[18] & !\Add1~35 ))

	.dataa(gnd),
	.datab(j[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hC30C;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N5
dffeas \j[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[18]),
	.prn(vcc));
// synopsys translate_off
defparam \j[18] .is_wysiwyg = "true";
defparam \j[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N6
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (j[19] & (!\Add1~37 )) # (!j[19] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!j[19]))

	.dataa(j[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N7
dffeas \j[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[19]),
	.prn(vcc));
// synopsys translate_off
defparam \j[19] .is_wysiwyg = "true";
defparam \j[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N8
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (j[20] & (\Add1~39  $ (GND))) # (!j[20] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((j[20] & !\Add1~39 ))

	.dataa(gnd),
	.datab(j[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N9
dffeas \j[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[20]),
	.prn(vcc));
// synopsys translate_off
defparam \j[20] .is_wysiwyg = "true";
defparam \j[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (j[21] & (!\Add1~41 )) # (!j[21] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!j[21]))

	.dataa(j[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N11
dffeas \j[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[21]),
	.prn(vcc));
// synopsys translate_off
defparam \j[21] .is_wysiwyg = "true";
defparam \j[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (j[22] & (\Add1~43  $ (GND))) # (!j[22] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((j[22] & !\Add1~43 ))

	.dataa(j[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hA50A;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N13
dffeas \j[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[22]),
	.prn(vcc));
// synopsys translate_off
defparam \j[22] .is_wysiwyg = "true";
defparam \j[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N14
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (j[23] & (!\Add1~45 )) # (!j[23] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!j[23]))

	.dataa(gnd),
	.datab(j[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N15
dffeas \j[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[23]),
	.prn(vcc));
// synopsys translate_off
defparam \j[23] .is_wysiwyg = "true";
defparam \j[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N16
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (j[24] & (\Add1~47  $ (GND))) # (!j[24] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((j[24] & !\Add1~47 ))

	.dataa(gnd),
	.datab(j[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N17
dffeas \j[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[24]),
	.prn(vcc));
// synopsys translate_off
defparam \j[24] .is_wysiwyg = "true";
defparam \j[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N18
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (j[25] & (!\Add1~49 )) # (!j[25] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!j[25]))

	.dataa(gnd),
	.datab(j[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N19
dffeas \j[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[25]),
	.prn(vcc));
// synopsys translate_off
defparam \j[25] .is_wysiwyg = "true";
defparam \j[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N20
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (j[26] & (\Add1~51  $ (GND))) # (!j[26] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((j[26] & !\Add1~51 ))

	.dataa(gnd),
	.datab(j[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hC30C;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N21
dffeas \j[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[26]),
	.prn(vcc));
// synopsys translate_off
defparam \j[26] .is_wysiwyg = "true";
defparam \j[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (j[27] & (!\Add1~53 )) # (!j[27] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!j[27]))

	.dataa(j[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5A5F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N23
dffeas \j[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[27]),
	.prn(vcc));
// synopsys translate_off
defparam \j[27] .is_wysiwyg = "true";
defparam \j[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N24
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (j[28] & (\Add1~55  $ (GND))) # (!j[28] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((j[28] & !\Add1~55 ))

	.dataa(gnd),
	.datab(j[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hC30C;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N25
dffeas \j[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[28]),
	.prn(vcc));
// synopsys translate_off
defparam \j[28] .is_wysiwyg = "true";
defparam \j[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (j[29] & (!\Add1~57 )) # (!j[29] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!j[29]))

	.dataa(j[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h5A5F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N27
dffeas \j[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[29]),
	.prn(vcc));
// synopsys translate_off
defparam \j[29] .is_wysiwyg = "true";
defparam \j[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N28
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (j[30] & (\Add1~59  $ (GND))) # (!j[30] & (!\Add1~59  & VCC))
// \Add1~61  = CARRY((j[30] & !\Add1~59 ))

	.dataa(gnd),
	.datab(j[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hC30C;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N29
dffeas \j[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[30]),
	.prn(vcc));
// synopsys translate_off
defparam \j[30] .is_wysiwyg = "true";
defparam \j[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = j[31] $ (\Add1~61 )

	.dataa(j[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h5A5A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y53_N31
dffeas \j[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[31]),
	.prn(vcc));
// synopsys translate_off
defparam \j[31] .is_wysiwyg = "true";
defparam \j[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N12
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (j[29]) # ((j[30]) # ((j[31]) # (j[28])))

	.dataa(j[29]),
	.datab(j[30]),
	.datac(j[31]),
	.datad(j[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFFFE;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N28
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (j[22]) # ((j[21]) # ((j[20]) # (j[23])))

	.dataa(j[22]),
	.datab(j[21]),
	.datac(j[20]),
	.datad(j[23]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hFFFE;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N30
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (j[18]) # ((j[19]) # ((j[16]) # (j[17])))

	.dataa(j[18]),
	.datab(j[19]),
	.datac(j[16]),
	.datad(j[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hFFFE;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (j[27]) # ((j[25]) # ((j[26]) # (j[24])))

	.dataa(j[27]),
	.datab(j[25]),
	.datac(j[26]),
	.datad(j[24]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hFFFE;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout ) # ((\Equal0~2_combout ) # ((\Equal0~3_combout ) # (\Equal0~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'hFFFE;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N20
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (j[12]) # ((j[14]) # ((j[13]) # (j[15])))

	.dataa(j[12]),
	.datab(j[14]),
	.datac(j[13]),
	.datad(j[15]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'hFFFE;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N8
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (j[3]) # (j[2])

	.dataa(gnd),
	.datab(j[3]),
	.datac(gnd),
	.datad(j[2]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'hFFCC;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N6
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (j[5]) # ((j[6]) # ((j[7]) # (j[4])))

	.dataa(j[5]),
	.datab(j[6]),
	.datac(j[7]),
	.datad(j[4]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hFFFE;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N4
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (j[1]) # ((\Equal0~8_combout ) # ((j[0]) # (\Equal0~7_combout )))

	.dataa(j[1]),
	.datab(\Equal0~8_combout ),
	.datac(j[0]),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'hFFFE;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ((j[9]) # ((j[8]) # (j[10]))) # (!j[11])

	.dataa(j[11]),
	.datab(j[9]),
	.datac(j[8]),
	.datad(j[10]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'hFFFD;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N26
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout ) # ((\Equal0~5_combout ) # ((\Equal0~9_combout ) # (\Equal0~6_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'hFFFE;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N6
cycloneive_lcell_comb \q[0]~0 (
// Equation(s):
// \q[0]~0_combout  = (\j[31]~0_combout  & ((!state[0]) # (!\Equal0~10_combout )))

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \q[0]~0 .lut_mask = 16'h3F00;
defparam \q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N15
dffeas \q[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q[1]),
	.prn(vcc));
// synopsys translate_off
defparam \q[1] .is_wysiwyg = "true";
defparam \q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\Selector41~0_combout  & (q[0] $ (((!q[2]) # (!q[1])))))

	.dataa(\Selector41~0_combout ),
	.datab(q[1]),
	.datac(q[0]),
	.datad(q[2]),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'h820A;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N19
dffeas \q[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q[0]),
	.prn(vcc));
// synopsys translate_off
defparam \q[0] .is_wysiwyg = "true";
defparam \q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
cycloneive_lcell_comb \p[0]~0 (
// Equation(s):
// \p[0]~0_combout  = (q[0] & (!q[1] & q[2]))

	.dataa(gnd),
	.datab(q[0]),
	.datac(q[1]),
	.datad(q[2]),
	.cin(gnd),
	.combout(\p[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p[0]~0 .lut_mask = 16'h0C00;
defparam \p[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
cycloneive_lcell_comb \p[30]~2 (
// Equation(s):
// \p[30]~2_combout  = (\p[0]~0_combout  & (\LessThan3~6_combout  & (!state[0] & \j[31]~0_combout )))

	.dataa(\p[0]~0_combout ),
	.datab(\LessThan3~6_combout ),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\p[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p[30]~2 .lut_mask = 16'h0800;
defparam \p[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
cycloneive_lcell_comb \Add6~65 (
// Equation(s):
// \Add6~65_combout  = (p[27] & (!\Add6~64 )) # (!p[27] & ((\Add6~64 ) # (GND)))
// \Add6~66  = CARRY((!\Add6~64 ) # (!p[27]))

	.dataa(gnd),
	.datab(p[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~64 ),
	.combout(\Add6~65_combout ),
	.cout(\Add6~66 ));
// synopsys translate_off
defparam \Add6~65 .lut_mask = 16'h3C3F;
defparam \Add6~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
cycloneive_lcell_comb \Add6~67 (
// Equation(s):
// \Add6~67_combout  = (p[28] & (\Add6~66  $ (GND))) # (!p[28] & (!\Add6~66  & VCC))
// \Add6~68  = CARRY((p[28] & !\Add6~66 ))

	.dataa(gnd),
	.datab(p[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~66 ),
	.combout(\Add6~67_combout ),
	.cout(\Add6~68 ));
// synopsys translate_off
defparam \Add6~67 .lut_mask = 16'hC30C;
defparam \Add6~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
cycloneive_lcell_comb \p[28]~8 (
// Equation(s):
// \p[28]~8_combout  = (\p[0]~1_combout  & (\p[30]~2_combout  & ((\Add6~67_combout )))) # (!\p[0]~1_combout  & ((p[28]) # ((\p[30]~2_combout  & \Add6~67_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[28]),
	.datad(\Add6~67_combout ),
	.cin(gnd),
	.combout(\p[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p[28]~8 .lut_mask = 16'hDC50;
defparam \p[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N29
dffeas \p[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[28]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[28]),
	.prn(vcc));
// synopsys translate_off
defparam \p[28] .is_wysiwyg = "true";
defparam \p[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
cycloneive_lcell_comb \Add6~69 (
// Equation(s):
// \Add6~69_combout  = (p[29] & (!\Add6~68 )) # (!p[29] & ((\Add6~68 ) # (GND)))
// \Add6~70  = CARRY((!\Add6~68 ) # (!p[29]))

	.dataa(gnd),
	.datab(p[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~68 ),
	.combout(\Add6~69_combout ),
	.cout(\Add6~70 ));
// synopsys translate_off
defparam \Add6~69 .lut_mask = 16'h3C3F;
defparam \Add6~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N0
cycloneive_lcell_comb \p[29]~6 (
// Equation(s):
// \p[29]~6_combout  = (\p[30]~2_combout  & ((\Add6~69_combout ) # ((p[29] & !\p[0]~1_combout )))) # (!\p[30]~2_combout  & (((p[29] & !\p[0]~1_combout ))))

	.dataa(\p[30]~2_combout ),
	.datab(\Add6~69_combout ),
	.datac(p[29]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p[29]~6 .lut_mask = 16'h88F8;
defparam \p[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N1
dffeas \p[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[29]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[29]),
	.prn(vcc));
// synopsys translate_off
defparam \p[29] .is_wysiwyg = "true";
defparam \p[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
cycloneive_lcell_comb \Add6~71 (
// Equation(s):
// \Add6~71_combout  = (p[30] & (\Add6~70  $ (GND))) # (!p[30] & (!\Add6~70  & VCC))
// \Add6~72  = CARRY((p[30] & !\Add6~70 ))

	.dataa(p[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~70 ),
	.combout(\Add6~71_combout ),
	.cout(\Add6~72 ));
// synopsys translate_off
defparam \Add6~71 .lut_mask = 16'hA50A;
defparam \Add6~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
cycloneive_lcell_comb \p[30]~7 (
// Equation(s):
// \p[30]~7_combout  = (\p[30]~2_combout  & ((\Add6~71_combout ) # ((p[30] & !\p[0]~1_combout )))) # (!\p[30]~2_combout  & (((p[30] & !\p[0]~1_combout ))))

	.dataa(\p[30]~2_combout ),
	.datab(\Add6~71_combout ),
	.datac(p[30]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p[30]~7 .lut_mask = 16'h88F8;
defparam \p[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N27
dffeas \p[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[30]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[30]),
	.prn(vcc));
// synopsys translate_off
defparam \p[30] .is_wysiwyg = "true";
defparam \p[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
cycloneive_lcell_comb \Add6~73 (
// Equation(s):
// \Add6~73_combout  = \Add6~72  $ (p[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[31]),
	.cin(\Add6~72 ),
	.combout(\Add6~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~73 .lut_mask = 16'h0FF0;
defparam \Add6~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N24
cycloneive_lcell_comb \p[31]~5 (
// Equation(s):
// \p[31]~5_combout  = (\p[0]~1_combout  & (\Add6~73_combout  & ((\p[30]~2_combout )))) # (!\p[0]~1_combout  & ((p[31]) # ((\Add6~73_combout  & \p[30]~2_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\Add6~73_combout ),
	.datac(p[31]),
	.datad(\p[30]~2_combout ),
	.cin(gnd),
	.combout(\p[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p[31]~5 .lut_mask = 16'hDC50;
defparam \p[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N25
dffeas \p[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[31]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[31]),
	.prn(vcc));
// synopsys translate_off
defparam \p[31] .is_wysiwyg = "true";
defparam \p[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = p[0] $ (VCC)
// \Add6~1  = CARRY(p[0])

	.dataa(gnd),
	.datab(p[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h33CC;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N14
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\Add6~0_combout  & ((p[31]) # ((\LessThan3~5_combout  & \LessThan3~0_combout ))))

	.dataa(\Add6~0_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'hAA80;
defparam \Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N1
dffeas \p[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[0]),
	.prn(vcc));
// synopsys translate_off
defparam \p[0] .is_wysiwyg = "true";
defparam \p[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N2
cycloneive_lcell_comb \Add6~3 (
// Equation(s):
// \Add6~3_combout  = (p[1] & (!\Add6~1 )) # (!p[1] & ((\Add6~1 ) # (GND)))
// \Add6~4  = CARRY((!\Add6~1 ) # (!p[1]))

	.dataa(gnd),
	.datab(p[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~3_combout ),
	.cout(\Add6~4 ));
// synopsys translate_off
defparam \Add6~3 .lut_mask = 16'h3C3F;
defparam \Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N26
cycloneive_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_combout  = (\Add6~3_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\Add6~3_combout ),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\Add6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~5 .lut_mask = 16'hA888;
defparam \Add6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N3
dffeas \p[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[1]),
	.prn(vcc));
// synopsys translate_off
defparam \p[1] .is_wysiwyg = "true";
defparam \p[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N4
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (p[2] & (\Add6~4  $ (GND))) # (!p[2] & (!\Add6~4  & VCC))
// \Add6~7  = CARRY((p[2] & !\Add6~4 ))

	.dataa(gnd),
	.datab(p[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~4 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'hC30C;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N0
cycloneive_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (\Add6~6_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\LessThan3~0_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\Add6~6_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'hF080;
defparam \Add6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N5
dffeas \p[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[2]),
	.prn(vcc));
// synopsys translate_off
defparam \p[2] .is_wysiwyg = "true";
defparam \p[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
cycloneive_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_combout  = (p[3] & (!\Add6~7 )) # (!p[3] & ((\Add6~7 ) # (GND)))
// \Add6~10  = CARRY((!\Add6~7 ) # (!p[3]))

	.dataa(p[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~9_combout ),
	.cout(\Add6~10 ));
// synopsys translate_off
defparam \Add6~9 .lut_mask = 16'h5A5F;
defparam \Add6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N2
cycloneive_lcell_comb \Add6~11 (
// Equation(s):
// \Add6~11_combout  = (\Add6~9_combout  & ((p[31]) # ((\LessThan3~5_combout  & \LessThan3~0_combout ))))

	.dataa(\Add6~9_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~11 .lut_mask = 16'hAA80;
defparam \Add6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N7
dffeas \p[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[3]),
	.prn(vcc));
// synopsys translate_off
defparam \p[3] .is_wysiwyg = "true";
defparam \p[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N8
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (p[4] & (\Add6~10  $ (GND))) # (!p[4] & (!\Add6~10  & VCC))
// \Add6~13  = CARRY((p[4] & !\Add6~10 ))

	.dataa(gnd),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~10 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'hC30C;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N12
cycloneive_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Add6~12_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'hA888;
defparam \Add6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N9
dffeas \p[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[4]),
	.prn(vcc));
// synopsys translate_off
defparam \p[4] .is_wysiwyg = "true";
defparam \p[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N10
cycloneive_lcell_comb \Add6~15 (
// Equation(s):
// \Add6~15_combout  = (p[5] & (!\Add6~13 )) # (!p[5] & ((\Add6~13 ) # (GND)))
// \Add6~16  = CARRY((!\Add6~13 ) # (!p[5]))

	.dataa(p[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~15_combout ),
	.cout(\Add6~16 ));
// synopsys translate_off
defparam \Add6~15 .lut_mask = 16'h5A5F;
defparam \Add6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N30
cycloneive_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_combout  = (\Add6~15_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\Add6~15_combout ),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\Add6~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~17 .lut_mask = 16'hA888;
defparam \Add6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N11
dffeas \p[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[5]),
	.prn(vcc));
// synopsys translate_off
defparam \p[5] .is_wysiwyg = "true";
defparam \p[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N12
cycloneive_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = (p[6] & (\Add6~16  $ (GND))) # (!p[6] & (!\Add6~16  & VCC))
// \Add6~19  = CARRY((p[6] & !\Add6~16 ))

	.dataa(p[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~16 ),
	.combout(\Add6~18_combout ),
	.cout(\Add6~19 ));
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'hA50A;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N4
cycloneive_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = (\Add6~18_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\Add6~18_combout ),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\Add6~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'hA888;
defparam \Add6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N13
dffeas \p[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[6]),
	.prn(vcc));
// synopsys translate_off
defparam \p[6] .is_wysiwyg = "true";
defparam \p[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N14
cycloneive_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_combout  = (p[7] & (!\Add6~19 )) # (!p[7] & ((\Add6~19 ) # (GND)))
// \Add6~22  = CARRY((!\Add6~19 ) # (!p[7]))

	.dataa(gnd),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~19 ),
	.combout(\Add6~21_combout ),
	.cout(\Add6~22 ));
// synopsys translate_off
defparam \Add6~21 .lut_mask = 16'h3C3F;
defparam \Add6~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N18
cycloneive_lcell_comb \Add6~23 (
// Equation(s):
// \Add6~23_combout  = (\Add6~21_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\Add6~21_combout ),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\Add6~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~23 .lut_mask = 16'hA888;
defparam \Add6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N15
dffeas \p[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[7]),
	.prn(vcc));
// synopsys translate_off
defparam \p[7] .is_wysiwyg = "true";
defparam \p[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
cycloneive_lcell_comb \Add6~24 (
// Equation(s):
// \Add6~24_combout  = (p[8] & (\Add6~22  $ (GND))) # (!p[8] & (!\Add6~22  & VCC))
// \Add6~25  = CARRY((p[8] & !\Add6~22 ))

	.dataa(gnd),
	.datab(p[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~22 ),
	.combout(\Add6~24_combout ),
	.cout(\Add6~25 ));
// synopsys translate_off
defparam \Add6~24 .lut_mask = 16'hC30C;
defparam \Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N20
cycloneive_lcell_comb \Add6~26 (
// Equation(s):
// \Add6~26_combout  = (\Add6~24_combout  & ((p[31]) # ((\LessThan3~5_combout  & \LessThan3~0_combout ))))

	.dataa(\Add6~24_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~26 .lut_mask = 16'hAA80;
defparam \Add6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N17
dffeas \p[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[8]),
	.prn(vcc));
// synopsys translate_off
defparam \p[8] .is_wysiwyg = "true";
defparam \p[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N18
cycloneive_lcell_comb \Add6~27 (
// Equation(s):
// \Add6~27_combout  = (p[9] & (!\Add6~25 )) # (!p[9] & ((\Add6~25 ) # (GND)))
// \Add6~28  = CARRY((!\Add6~25 ) # (!p[9]))

	.dataa(gnd),
	.datab(p[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~25 ),
	.combout(\Add6~27_combout ),
	.cout(\Add6~28 ));
// synopsys translate_off
defparam \Add6~27 .lut_mask = 16'h3C3F;
defparam \Add6~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N22
cycloneive_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_combout  = (\Add6~27_combout  & ((p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))))

	.dataa(\LessThan3~0_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\Add6~27_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add6~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~29 .lut_mask = 16'hF080;
defparam \Add6~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N19
dffeas \p[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[9]),
	.prn(vcc));
// synopsys translate_off
defparam \p[9] .is_wysiwyg = "true";
defparam \p[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N20
cycloneive_lcell_comb \Add6~30 (
// Equation(s):
// \Add6~30_combout  = (p[10] & (\Add6~28  $ (GND))) # (!p[10] & (!\Add6~28  & VCC))
// \Add6~31  = CARRY((p[10] & !\Add6~28 ))

	.dataa(gnd),
	.datab(p[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~28 ),
	.combout(\Add6~30_combout ),
	.cout(\Add6~31 ));
// synopsys translate_off
defparam \Add6~30 .lut_mask = 16'hC30C;
defparam \Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N8
cycloneive_lcell_comb \Add6~32 (
// Equation(s):
// \Add6~32_combout  = (\Add6~30_combout  & ((p[31]) # ((\LessThan3~5_combout  & \LessThan3~0_combout ))))

	.dataa(p[31]),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(\Add6~30_combout ),
	.cin(gnd),
	.combout(\Add6~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~32 .lut_mask = 16'hEA00;
defparam \Add6~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N21
dffeas \p[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add6~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[10]),
	.prn(vcc));
// synopsys translate_off
defparam \p[10] .is_wysiwyg = "true";
defparam \p[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N22
cycloneive_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_combout  = (p[11] & (!\Add6~31 )) # (!p[11] & ((\Add6~31 ) # (GND)))
// \Add6~34  = CARRY((!\Add6~31 ) # (!p[11]))

	.dataa(p[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~31 ),
	.combout(\Add6~33_combout ),
	.cout(\Add6~34 ));
// synopsys translate_off
defparam \Add6~33 .lut_mask = 16'h5A5F;
defparam \Add6~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
cycloneive_lcell_comb \p[11]~3 (
// Equation(s):
// \p[11]~3_combout  = (\p[30]~2_combout  & ((\Add6~33_combout ) # ((p[11] & !\p[0]~1_combout )))) # (!\p[30]~2_combout  & (((p[11] & !\p[0]~1_combout ))))

	.dataa(\p[30]~2_combout ),
	.datab(\Add6~33_combout ),
	.datac(p[11]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p[11]~3 .lut_mask = 16'h88F8;
defparam \p[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N21
dffeas \p[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[11]),
	.prn(vcc));
// synopsys translate_off
defparam \p[11] .is_wysiwyg = "true";
defparam \p[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N24
cycloneive_lcell_comb \Add6~35 (
// Equation(s):
// \Add6~35_combout  = (p[12] & (\Add6~34  $ (GND))) # (!p[12] & (!\Add6~34  & VCC))
// \Add6~36  = CARRY((p[12] & !\Add6~34 ))

	.dataa(gnd),
	.datab(p[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~34 ),
	.combout(\Add6~35_combout ),
	.cout(\Add6~36 ));
// synopsys translate_off
defparam \Add6~35 .lut_mask = 16'hC30C;
defparam \Add6~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
cycloneive_lcell_comb \p[12]~4 (
// Equation(s):
// \p[12]~4_combout  = (\p[30]~2_combout  & ((\Add6~35_combout ) # ((p[12] & !\p[0]~1_combout )))) # (!\p[30]~2_combout  & (((p[12] & !\p[0]~1_combout ))))

	.dataa(\p[30]~2_combout ),
	.datab(\Add6~35_combout ),
	.datac(p[12]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p[12]~4 .lut_mask = 16'h88F8;
defparam \p[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N3
dffeas \p[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[12]),
	.prn(vcc));
// synopsys translate_off
defparam \p[12] .is_wysiwyg = "true";
defparam \p[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!p[30] & (!p[11] & (!p[12] & !p[29])))

	.dataa(p[30]),
	.datab(p[11]),
	.datac(p[12]),
	.datad(p[29]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h0001;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N28
cycloneive_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = (p[31]) # ((\LessThan3~0_combout  & \LessThan3~5_combout ))

	.dataa(gnd),
	.datab(p[31]),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.cin(gnd),
	.combout(\LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = 16'hFCCC;
defparam \LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
cycloneive_lcell_comb \p[0]~1 (
// Equation(s):
// \p[0]~1_combout  = (!state[0] & (\j[31]~0_combout  & ((\p[0]~0_combout ) # (!\LessThan3~6_combout ))))

	.dataa(\p[0]~0_combout ),
	.datab(\LessThan3~6_combout ),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\p[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p[0]~1 .lut_mask = 16'h0B00;
defparam \p[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N26
cycloneive_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_combout  = (p[13] & (!\Add6~36 )) # (!p[13] & ((\Add6~36 ) # (GND)))
// \Add6~38  = CARRY((!\Add6~36 ) # (!p[13]))

	.dataa(p[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~36 ),
	.combout(\Add6~37_combout ),
	.cout(\Add6~38 ));
// synopsys translate_off
defparam \Add6~37 .lut_mask = 16'h5A5F;
defparam \Add6~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N6
cycloneive_lcell_comb \p[13]~23 (
// Equation(s):
// \p[13]~23_combout  = (\p[0]~1_combout  & (\Add6~37_combout  & ((\p[30]~2_combout )))) # (!\p[0]~1_combout  & ((p[13]) # ((\Add6~37_combout  & \p[30]~2_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\Add6~37_combout ),
	.datac(p[13]),
	.datad(\p[30]~2_combout ),
	.cin(gnd),
	.combout(\p[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p[13]~23 .lut_mask = 16'hDC50;
defparam \p[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N7
dffeas \p[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[13]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[13]),
	.prn(vcc));
// synopsys translate_off
defparam \p[13] .is_wysiwyg = "true";
defparam \p[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
cycloneive_lcell_comb \Add6~39 (
// Equation(s):
// \Add6~39_combout  = (p[14] & (\Add6~38  $ (GND))) # (!p[14] & (!\Add6~38  & VCC))
// \Add6~40  = CARRY((p[14] & !\Add6~38 ))

	.dataa(gnd),
	.datab(p[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~38 ),
	.combout(\Add6~39_combout ),
	.cout(\Add6~40 ));
// synopsys translate_off
defparam \Add6~39 .lut_mask = 16'hC30C;
defparam \Add6~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
cycloneive_lcell_comb \p[14]~22 (
// Equation(s):
// \p[14]~22_combout  = (\p[30]~2_combout  & ((\Add6~39_combout ) # ((!\p[0]~1_combout  & p[14])))) # (!\p[30]~2_combout  & (!\p[0]~1_combout  & (p[14])))

	.dataa(\p[30]~2_combout ),
	.datab(\p[0]~1_combout ),
	.datac(p[14]),
	.datad(\Add6~39_combout ),
	.cin(gnd),
	.combout(\p[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p[14]~22 .lut_mask = 16'hBA30;
defparam \p[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N9
dffeas \p[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[14]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[14]),
	.prn(vcc));
// synopsys translate_off
defparam \p[14] .is_wysiwyg = "true";
defparam \p[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N30
cycloneive_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_combout  = (p[15] & (!\Add6~40 )) # (!p[15] & ((\Add6~40 ) # (GND)))
// \Add6~42  = CARRY((!\Add6~40 ) # (!p[15]))

	.dataa(gnd),
	.datab(p[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~40 ),
	.combout(\Add6~41_combout ),
	.cout(\Add6~42 ));
// synopsys translate_off
defparam \Add6~41 .lut_mask = 16'h3C3F;
defparam \Add6~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N10
cycloneive_lcell_comb \p[15]~21 (
// Equation(s):
// \p[15]~21_combout  = (p[15] & (((\Add6~41_combout  & \p[30]~2_combout )) # (!\p[0]~1_combout ))) # (!p[15] & (\Add6~41_combout  & ((\p[30]~2_combout ))))

	.dataa(p[15]),
	.datab(\Add6~41_combout ),
	.datac(\p[0]~1_combout ),
	.datad(\p[30]~2_combout ),
	.cin(gnd),
	.combout(\p[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \p[15]~21 .lut_mask = 16'hCE0A;
defparam \p[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N29
dffeas \p[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[15]),
	.prn(vcc));
// synopsys translate_off
defparam \p[15] .is_wysiwyg = "true";
defparam \p[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
cycloneive_lcell_comb \Add6~43 (
// Equation(s):
// \Add6~43_combout  = (p[16] & (\Add6~42  $ (GND))) # (!p[16] & (!\Add6~42  & VCC))
// \Add6~44  = CARRY((p[16] & !\Add6~42 ))

	.dataa(gnd),
	.datab(p[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~42 ),
	.combout(\Add6~43_combout ),
	.cout(\Add6~44 ));
// synopsys translate_off
defparam \Add6~43 .lut_mask = 16'hC30C;
defparam \Add6~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N18
cycloneive_lcell_comb \p[16]~20 (
// Equation(s):
// \p[16]~20_combout  = (\p[30]~2_combout  & ((\Add6~43_combout ) # ((p[16] & !\p[0]~1_combout )))) # (!\p[30]~2_combout  & (((p[16] & !\p[0]~1_combout ))))

	.dataa(\p[30]~2_combout ),
	.datab(\Add6~43_combout ),
	.datac(p[16]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \p[16]~20 .lut_mask = 16'h88F8;
defparam \p[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N19
dffeas \p[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[16]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[16]),
	.prn(vcc));
// synopsys translate_off
defparam \p[16] .is_wysiwyg = "true";
defparam \p[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
cycloneive_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_combout  = (p[17] & (!\Add6~44 )) # (!p[17] & ((\Add6~44 ) # (GND)))
// \Add6~46  = CARRY((!\Add6~44 ) # (!p[17]))

	.dataa(gnd),
	.datab(p[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~44 ),
	.combout(\Add6~45_combout ),
	.cout(\Add6~46 ));
// synopsys translate_off
defparam \Add6~45 .lut_mask = 16'h3C3F;
defparam \Add6~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
cycloneive_lcell_comb \p[17]~19 (
// Equation(s):
// \p[17]~19_combout  = (\p[0]~1_combout  & (\p[30]~2_combout  & ((\Add6~45_combout )))) # (!\p[0]~1_combout  & ((p[17]) # ((\p[30]~2_combout  & \Add6~45_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[17]),
	.datad(\Add6~45_combout ),
	.cin(gnd),
	.combout(\p[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \p[17]~19 .lut_mask = 16'hDC50;
defparam \p[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N1
dffeas \p[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[17]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[17]),
	.prn(vcc));
// synopsys translate_off
defparam \p[17] .is_wysiwyg = "true";
defparam \p[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
cycloneive_lcell_comb \Add6~47 (
// Equation(s):
// \Add6~47_combout  = (p[18] & (\Add6~46  $ (GND))) # (!p[18] & (!\Add6~46  & VCC))
// \Add6~48  = CARRY((p[18] & !\Add6~46 ))

	.dataa(gnd),
	.datab(p[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~46 ),
	.combout(\Add6~47_combout ),
	.cout(\Add6~48 ));
// synopsys translate_off
defparam \Add6~47 .lut_mask = 16'hC30C;
defparam \Add6~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
cycloneive_lcell_comb \p[18]~18 (
// Equation(s):
// \p[18]~18_combout  = (\Add6~47_combout  & ((\p[30]~2_combout ) # ((p[18] & !\p[0]~1_combout )))) # (!\Add6~47_combout  & (((p[18] & !\p[0]~1_combout ))))

	.dataa(\Add6~47_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[18]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \p[18]~18 .lut_mask = 16'h88F8;
defparam \p[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N19
dffeas \p[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[18]),
	.prn(vcc));
// synopsys translate_off
defparam \p[18] .is_wysiwyg = "true";
defparam \p[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
cycloneive_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_combout  = (p[19] & (!\Add6~48 )) # (!p[19] & ((\Add6~48 ) # (GND)))
// \Add6~50  = CARRY((!\Add6~48 ) # (!p[19]))

	.dataa(gnd),
	.datab(p[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~48 ),
	.combout(\Add6~49_combout ),
	.cout(\Add6~50 ));
// synopsys translate_off
defparam \Add6~49 .lut_mask = 16'h3C3F;
defparam \Add6~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
cycloneive_lcell_comb \p[19]~17 (
// Equation(s):
// \p[19]~17_combout  = (\Add6~49_combout  & ((\p[30]~2_combout ) # ((p[19] & !\p[0]~1_combout )))) # (!\Add6~49_combout  & (((p[19] & !\p[0]~1_combout ))))

	.dataa(\Add6~49_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[19]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p[19]~17 .lut_mask = 16'h88F8;
defparam \p[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N9
dffeas \p[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[19]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[19]),
	.prn(vcc));
// synopsys translate_off
defparam \p[19] .is_wysiwyg = "true";
defparam \p[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
cycloneive_lcell_comb \Add6~51 (
// Equation(s):
// \Add6~51_combout  = (p[20] & (\Add6~50  $ (GND))) # (!p[20] & (!\Add6~50  & VCC))
// \Add6~52  = CARRY((p[20] & !\Add6~50 ))

	.dataa(gnd),
	.datab(p[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~50 ),
	.combout(\Add6~51_combout ),
	.cout(\Add6~52 ));
// synopsys translate_off
defparam \Add6~51 .lut_mask = 16'hC30C;
defparam \Add6~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
cycloneive_lcell_comb \p[20]~16 (
// Equation(s):
// \p[20]~16_combout  = (\p[0]~1_combout  & (((\p[30]~2_combout  & \Add6~51_combout )))) # (!\p[0]~1_combout  & ((p[20]) # ((\p[30]~2_combout  & \Add6~51_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(p[20]),
	.datac(\p[30]~2_combout ),
	.datad(\Add6~51_combout ),
	.cin(gnd),
	.combout(\p[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p[20]~16 .lut_mask = 16'hF444;
defparam \p[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N21
dffeas \p[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[20]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[20]),
	.prn(vcc));
// synopsys translate_off
defparam \p[20] .is_wysiwyg = "true";
defparam \p[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
cycloneive_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_combout  = (p[21] & (!\Add6~52 )) # (!p[21] & ((\Add6~52 ) # (GND)))
// \Add6~54  = CARRY((!\Add6~52 ) # (!p[21]))

	.dataa(gnd),
	.datab(p[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~52 ),
	.combout(\Add6~53_combout ),
	.cout(\Add6~54 ));
// synopsys translate_off
defparam \Add6~53 .lut_mask = 16'h3C3F;
defparam \Add6~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
cycloneive_lcell_comb \p[21]~15 (
// Equation(s):
// \p[21]~15_combout  = (p[21] & (((\Add6~53_combout  & \p[30]~2_combout )) # (!\p[0]~1_combout ))) # (!p[21] & (\Add6~53_combout  & (\p[30]~2_combout )))

	.dataa(p[21]),
	.datab(\Add6~53_combout ),
	.datac(\p[30]~2_combout ),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[21]~15_combout ),
	.cout());
// synopsys translate_off
defparam \p[21]~15 .lut_mask = 16'hC0EA;
defparam \p[21]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \p[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[21]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[21]),
	.prn(vcc));
// synopsys translate_off
defparam \p[21] .is_wysiwyg = "true";
defparam \p[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
cycloneive_lcell_comb \Add6~55 (
// Equation(s):
// \Add6~55_combout  = (p[22] & (\Add6~54  $ (GND))) # (!p[22] & (!\Add6~54  & VCC))
// \Add6~56  = CARRY((p[22] & !\Add6~54 ))

	.dataa(gnd),
	.datab(p[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~54 ),
	.combout(\Add6~55_combout ),
	.cout(\Add6~56 ));
// synopsys translate_off
defparam \Add6~55 .lut_mask = 16'hC30C;
defparam \Add6~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
cycloneive_lcell_comb \p[22]~14 (
// Equation(s):
// \p[22]~14_combout  = (p[22] & (((\Add6~55_combout  & \p[30]~2_combout )) # (!\p[0]~1_combout ))) # (!p[22] & (\Add6~55_combout  & (\p[30]~2_combout )))

	.dataa(p[22]),
	.datab(\Add6~55_combout ),
	.datac(\p[30]~2_combout ),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \p[22]~14 .lut_mask = 16'hC0EA;
defparam \p[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N15
dffeas \p[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[22]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[22]),
	.prn(vcc));
// synopsys translate_off
defparam \p[22] .is_wysiwyg = "true";
defparam \p[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
cycloneive_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_combout  = (p[23] & (!\Add6~56 )) # (!p[23] & ((\Add6~56 ) # (GND)))
// \Add6~58  = CARRY((!\Add6~56 ) # (!p[23]))

	.dataa(p[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~56 ),
	.combout(\Add6~57_combout ),
	.cout(\Add6~58 ));
// synopsys translate_off
defparam \Add6~57 .lut_mask = 16'h5A5F;
defparam \Add6~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
cycloneive_lcell_comb \p[23]~13 (
// Equation(s):
// \p[23]~13_combout  = (p[23] & (((\Add6~57_combout  & \p[30]~2_combout )) # (!\p[0]~1_combout ))) # (!p[23] & (\Add6~57_combout  & (\p[30]~2_combout )))

	.dataa(p[23]),
	.datab(\Add6~57_combout ),
	.datac(\p[30]~2_combout ),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \p[23]~13 .lut_mask = 16'hC0EA;
defparam \p[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \p[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[23]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[23]),
	.prn(vcc));
// synopsys translate_off
defparam \p[23] .is_wysiwyg = "true";
defparam \p[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
cycloneive_lcell_comb \Add6~59 (
// Equation(s):
// \Add6~59_combout  = (p[24] & (\Add6~58  $ (GND))) # (!p[24] & (!\Add6~58  & VCC))
// \Add6~60  = CARRY((p[24] & !\Add6~58 ))

	.dataa(gnd),
	.datab(p[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~58 ),
	.combout(\Add6~59_combout ),
	.cout(\Add6~60 ));
// synopsys translate_off
defparam \Add6~59 .lut_mask = 16'hC30C;
defparam \Add6~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
cycloneive_lcell_comb \p[24]~12 (
// Equation(s):
// \p[24]~12_combout  = (\Add6~59_combout  & ((\p[30]~2_combout ) # ((p[24] & !\p[0]~1_combout )))) # (!\Add6~59_combout  & (((p[24] & !\p[0]~1_combout ))))

	.dataa(\Add6~59_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[24]),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \p[24]~12 .lut_mask = 16'h88F8;
defparam \p[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N25
dffeas \p[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[24]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[24]),
	.prn(vcc));
// synopsys translate_off
defparam \p[24] .is_wysiwyg = "true";
defparam \p[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
cycloneive_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_combout  = (p[25] & (!\Add6~60 )) # (!p[25] & ((\Add6~60 ) # (GND)))
// \Add6~62  = CARRY((!\Add6~60 ) # (!p[25]))

	.dataa(gnd),
	.datab(p[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~60 ),
	.combout(\Add6~61_combout ),
	.cout(\Add6~62 ));
// synopsys translate_off
defparam \Add6~61 .lut_mask = 16'h3C3F;
defparam \Add6~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
cycloneive_lcell_comb \p[25]~11 (
// Equation(s):
// \p[25]~11_combout  = (\p[0]~1_combout  & (\p[30]~2_combout  & ((\Add6~61_combout )))) # (!\p[0]~1_combout  & ((p[25]) # ((\p[30]~2_combout  & \Add6~61_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[25]),
	.datad(\Add6~61_combout ),
	.cin(gnd),
	.combout(\p[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \p[25]~11 .lut_mask = 16'hDC50;
defparam \p[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N17
dffeas \p[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[25]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[25]),
	.prn(vcc));
// synopsys translate_off
defparam \p[25] .is_wysiwyg = "true";
defparam \p[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
cycloneive_lcell_comb \Add6~63 (
// Equation(s):
// \Add6~63_combout  = (p[26] & (\Add6~62  $ (GND))) # (!p[26] & (!\Add6~62  & VCC))
// \Add6~64  = CARRY((p[26] & !\Add6~62 ))

	.dataa(gnd),
	.datab(p[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~62 ),
	.combout(\Add6~63_combout ),
	.cout(\Add6~64 ));
// synopsys translate_off
defparam \Add6~63 .lut_mask = 16'hC30C;
defparam \Add6~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
cycloneive_lcell_comb \p[26]~10 (
// Equation(s):
// \p[26]~10_combout  = (\p[0]~1_combout  & (\p[30]~2_combout  & ((\Add6~63_combout )))) # (!\p[0]~1_combout  & ((p[26]) # ((\p[30]~2_combout  & \Add6~63_combout ))))

	.dataa(\p[0]~1_combout ),
	.datab(\p[30]~2_combout ),
	.datac(p[26]),
	.datad(\Add6~63_combout ),
	.cin(gnd),
	.combout(\p[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \p[26]~10 .lut_mask = 16'hDC50;
defparam \p[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N27
dffeas \p[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\p[26]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[26]),
	.prn(vcc));
// synopsys translate_off
defparam \p[26] .is_wysiwyg = "true";
defparam \p[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
cycloneive_lcell_comb \p[27]~9 (
// Equation(s):
// \p[27]~9_combout  = (p[27] & (((\Add6~65_combout  & \p[30]~2_combout )) # (!\p[0]~1_combout ))) # (!p[27] & (\Add6~65_combout  & (\p[30]~2_combout )))

	.dataa(p[27]),
	.datab(\Add6~65_combout ),
	.datac(\p[30]~2_combout ),
	.datad(\p[0]~1_combout ),
	.cin(gnd),
	.combout(\p[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \p[27]~9 .lut_mask = 16'hC0EA;
defparam \p[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \p[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\p[27]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p[27]),
	.prn(vcc));
// synopsys translate_off
defparam \p[27] .is_wysiwyg = "true";
defparam \p[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (!p[27] & (!p[25] & (!p[26] & !p[28])))

	.dataa(p[27]),
	.datab(p[25]),
	.datac(p[26]),
	.datad(p[28]),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0001;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N30
cycloneive_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (!p[15] & (!p[16] & (!p[14] & !p[13])))

	.dataa(p[15]),
	.datab(p[16]),
	.datac(p[14]),
	.datad(p[13]),
	.cin(gnd),
	.combout(\LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = 16'h0001;
defparam \LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (!p[17] & (!p[18] & (!p[19] & !p[20])))

	.dataa(p[17]),
	.datab(p[18]),
	.datac(p[19]),
	.datad(p[20]),
	.cin(gnd),
	.combout(\LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h0001;
defparam \LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
cycloneive_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (!p[22] & (!p[24] & (!p[21] & !p[23])))

	.dataa(p[22]),
	.datab(p[24]),
	.datac(p[21]),
	.datad(p[23]),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'h0001;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (\LessThan3~1_combout  & (\LessThan3~4_combout  & (\LessThan3~3_combout  & \LessThan3~2_combout )))

	.dataa(\LessThan3~1_combout ),
	.datab(\LessThan3~4_combout ),
	.datac(\LessThan3~3_combout ),
	.datad(\LessThan3~2_combout ),
	.cin(gnd),
	.combout(\LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h8000;
defparam \LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N16
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (!state[0] & ((p[31]) # ((\LessThan3~5_combout  & \LessThan3~0_combout ))))

	.dataa(state[0]),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h5540;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
cycloneive_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\Selector41~0_combout  & ((q[0] & (q[1])) # (!q[0] & ((q[2])))))

	.dataa(\Selector41~0_combout ),
	.datab(q[1]),
	.datac(q[2]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = 16'h88A0;
defparam \Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N1
dffeas \q[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q[2]),
	.prn(vcc));
// synopsys translate_off
defparam \q[2] .is_wysiwyg = "true";
defparam \q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneive_lcell_comb \proc_write_en~2 (
// Equation(s):
// \proc_write_en~2_combout  = (!state[2] & ((q[2] & ((!q[1]))) # (!q[2] & (q[0] & q[1]))))

	.dataa(q[2]),
	.datab(q[0]),
	.datac(state[2]),
	.datad(q[1]),
	.cin(gnd),
	.combout(\proc_write_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_en~2 .lut_mask = 16'h040A;
defparam \proc_write_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \proc_write_en~3 (
// Equation(s):
// \proc_write_en~3_combout  = (\proc_write_en~0_combout  & ((\proc_write_en~1_combout ) # ((\proc_write_en~2_combout  & \Mux55~7_combout ))))

	.dataa(\proc_write_en~1_combout ),
	.datab(\proc_write_en~2_combout ),
	.datac(\Mux55~7_combout ),
	.datad(\proc_write_en~0_combout ),
	.cin(gnd),
	.combout(\proc_write_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_en~3 .lut_mask = 16'hEA00;
defparam \proc_write_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas proc_write_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_en~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_write_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam proc_write_en.is_wysiwyg = "true";
defparam proc_write_en.power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas proc_read_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(state[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc_write_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc_read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam proc_read_en.is_wysiwyg = "true";
defparam proc_read_en.power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N17
dffeas \rr3|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proc_read_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr3|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr3|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N16
cycloneive_lcell_comb \rr3|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\proc_read_en~q ) # (\rr3|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\proc_read_en~q ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N0
cycloneive_lcell_comb \filt_read_en~feeder (
// Equation(s):
// \filt_read_en~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\filt_read_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_en~feeder .lut_mask = 16'hFFFF;
defparam \filt_read_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
cycloneive_lcell_comb \proc_ram_data_in[31]~0 (
// Equation(s):
// \proc_ram_data_in[31]~0_combout  = (!state[0] & \j[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\proc_ram_data_in[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[31]~0 .lut_mask = 16'h0F00;
defparam \proc_ram_data_in[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
cycloneive_lcell_comb \filt_read_en~0 (
// Equation(s):
// \filt_read_en~0_combout  = (!q[0] & (!q[2] & (!q[1] & \proc_ram_data_in[31]~0_combout )))

	.dataa(q[0]),
	.datab(q[2]),
	.datac(q[1]),
	.datad(\proc_ram_data_in[31]~0_combout ),
	.cin(gnd),
	.combout(\filt_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_en~0 .lut_mask = 16'h0100;
defparam \filt_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N1
dffeas filt_read_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\filt_read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam filt_read_en.is_wysiwyg = "true";
defparam filt_read_en.power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y51_N7
dffeas \rr2|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\filt_read_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr2|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr2|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N6
cycloneive_lcell_comb \rr2|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\rr2|altsyncram_component|auto_generated|rden_b_store~q ) # (\filt_read_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\filt_read_en~q ),
	.cin(gnd),
	.combout(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
cycloneive_lcell_comb \j[31]~4 (
// Equation(s):
// \j[31]~4_combout  = (state[0] & \j[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\j[31]~0_combout ),
	.cin(gnd),
	.combout(\j[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \j[31]~4 .lut_mask = 16'hF000;
defparam \j[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
cycloneive_lcell_comb \filtering[0]~0 (
// Equation(s):
// \filtering[0]~0_combout  = (\j[31]~4_combout  & (\Equal0~10_combout  & ((filtering[0]) # (!\LessThan1~11_combout )))) # (!\j[31]~4_combout  & (((filtering[0]))))

	.dataa(\LessThan1~11_combout ),
	.datab(\j[31]~4_combout ),
	.datac(filtering[0]),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\filtering[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \filtering[0]~0 .lut_mask = 16'hF430;
defparam \filtering[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N31
dffeas \filtering[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filtering[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filtering[0]),
	.prn(vcc));
// synopsys translate_off
defparam \filtering[0] .is_wysiwyg = "true";
defparam \filtering[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
cycloneive_lcell_comb \filt_write_addr[0]~0 (
// Equation(s):
// \filt_write_addr[0]~0_combout  = (filtering[0] & \pll_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(filtering[0]),
	.datad(\pll_on~q ),
	.cin(gnd),
	.combout(\filt_write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[0]~0 .lut_mask = 16'hF000;
defparam \filt_write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y54_N1
dffeas \filt_write_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[0] .is_wysiwyg = "true";
defparam \filt_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N24
cycloneive_lcell_comb \filt_write_addr[1]~feeder (
// Equation(s):
// \filt_write_addr[1]~feeder_combout  = j[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[1]),
	.cin(gnd),
	.combout(\filt_write_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N25
dffeas \filt_write_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[1] .is_wysiwyg = "true";
defparam \filt_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N16
cycloneive_lcell_comb \filt_write_addr[2]~feeder (
// Equation(s):
// \filt_write_addr[2]~feeder_combout  = j[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[2]),
	.cin(gnd),
	.combout(\filt_write_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N17
dffeas \filt_write_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[2] .is_wysiwyg = "true";
defparam \filt_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y54_N23
dffeas \filt_write_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[3] .is_wysiwyg = "true";
defparam \filt_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N12
cycloneive_lcell_comb \filt_write_addr[4]~feeder (
// Equation(s):
// \filt_write_addr[4]~feeder_combout  = j[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[4]),
	.cin(gnd),
	.combout(\filt_write_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N13
dffeas \filt_write_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[4] .is_wysiwyg = "true";
defparam \filt_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N2
cycloneive_lcell_comb \filt_write_addr[5]~feeder (
// Equation(s):
// \filt_write_addr[5]~feeder_combout  = j[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[5]),
	.cin(gnd),
	.combout(\filt_write_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N3
dffeas \filt_write_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[5] .is_wysiwyg = "true";
defparam \filt_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N28
cycloneive_lcell_comb \filt_write_addr[6]~feeder (
// Equation(s):
// \filt_write_addr[6]~feeder_combout  = j[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[6]),
	.cin(gnd),
	.combout(\filt_write_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N29
dffeas \filt_write_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[6] .is_wysiwyg = "true";
defparam \filt_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y54_N9
dffeas \filt_write_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[7] .is_wysiwyg = "true";
defparam \filt_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y54_N15
dffeas \filt_write_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[8] .is_wysiwyg = "true";
defparam \filt_write_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N16
cycloneive_lcell_comb \filt_write_addr[9]~feeder (
// Equation(s):
// \filt_write_addr[9]~feeder_combout  = j[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[9]),
	.cin(gnd),
	.combout(\filt_write_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N17
dffeas \filt_write_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[9] .is_wysiwyg = "true";
defparam \filt_write_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y54_N18
cycloneive_lcell_comb \filt_write_addr[10]~feeder (
// Equation(s):
// \filt_write_addr[10]~feeder_combout  = j[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[10]),
	.cin(gnd),
	.combout(\filt_write_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_write_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \filt_write_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y54_N19
dffeas \filt_write_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_write_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[10] .is_wysiwyg = "true";
defparam \filt_write_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y51_N29
dffeas \filt_read_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(p[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[0] .is_wysiwyg = "true";
defparam \filt_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N26
cycloneive_lcell_comb \filt_read_addr[1]~feeder (
// Equation(s):
// \filt_read_addr[1]~feeder_combout  = p[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[1]),
	.cin(gnd),
	.combout(\filt_read_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N27
dffeas \filt_read_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[1] .is_wysiwyg = "true";
defparam \filt_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N24
cycloneive_lcell_comb \filt_read_addr[2]~feeder (
// Equation(s):
// \filt_read_addr[2]~feeder_combout  = p[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[2]),
	.cin(gnd),
	.combout(\filt_read_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N25
dffeas \filt_read_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[2] .is_wysiwyg = "true";
defparam \filt_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N2
cycloneive_lcell_comb \filt_read_addr[3]~feeder (
// Equation(s):
// \filt_read_addr[3]~feeder_combout  = p[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[3]),
	.cin(gnd),
	.combout(\filt_read_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N3
dffeas \filt_read_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[3] .is_wysiwyg = "true";
defparam \filt_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y51_N9
dffeas \filt_read_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(p[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[4] .is_wysiwyg = "true";
defparam \filt_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N18
cycloneive_lcell_comb \filt_read_addr[5]~feeder (
// Equation(s):
// \filt_read_addr[5]~feeder_combout  = p[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[5]),
	.cin(gnd),
	.combout(\filt_read_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N19
dffeas \filt_read_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[5] .is_wysiwyg = "true";
defparam \filt_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N16
cycloneive_lcell_comb \filt_read_addr[6]~feeder (
// Equation(s):
// \filt_read_addr[6]~feeder_combout  = p[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[6]),
	.cin(gnd),
	.combout(\filt_read_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N17
dffeas \filt_read_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[6] .is_wysiwyg = "true";
defparam \filt_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N14
cycloneive_lcell_comb \filt_read_addr[7]~feeder (
// Equation(s):
// \filt_read_addr[7]~feeder_combout  = p[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[7]),
	.cin(gnd),
	.combout(\filt_read_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N15
dffeas \filt_read_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[7] .is_wysiwyg = "true";
defparam \filt_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N12
cycloneive_lcell_comb \filt_read_addr[8]~feeder (
// Equation(s):
// \filt_read_addr[8]~feeder_combout  = p[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[8]),
	.cin(gnd),
	.combout(\filt_read_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N13
dffeas \filt_read_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[8] .is_wysiwyg = "true";
defparam \filt_read_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N10
cycloneive_lcell_comb \filt_read_addr[9]~feeder (
// Equation(s):
// \filt_read_addr[9]~feeder_combout  = p[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[9]),
	.cin(gnd),
	.combout(\filt_read_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \filt_read_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N11
dffeas \filt_read_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\filt_read_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[9] .is_wysiwyg = "true";
defparam \filt_read_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y51_N5
dffeas \filt_read_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(p[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\filt_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_read_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_read_addr[10] .is_wysiwyg = "true";
defparam \filt_read_addr[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [65]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [33]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [33]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [65]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hCCAA;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
cycloneive_lcell_comb \proc_ram_data_in[31]~1 (
// Equation(s):
// \proc_ram_data_in[31]~1_combout  = (\proc_ram_data_in[31]~0_combout  & ((q[2] & ((!q[1]))) # (!q[2] & (q[0] & q[1]))))

	.dataa(q[2]),
	.datab(q[0]),
	.datac(q[1]),
	.datad(\proc_ram_data_in[31]~0_combout ),
	.cin(gnd),
	.combout(\proc_ram_data_in[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[31]~1 .lut_mask = 16'h4A00;
defparam \proc_ram_data_in[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N23
dffeas \proc_ram_data_in[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux30~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[1] .is_wysiwyg = "true";
defparam \proc_ram_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
cycloneive_lcell_comb \proc_write_addr[0]~12 (
// Equation(s):
// \proc_write_addr[0]~12_combout  = (\proc_ram_data_in[31]~0_combout  & ((q[2] & ((!q[1]))) # (!q[2] & (q[0] & q[1]))))

	.dataa(q[0]),
	.datab(q[2]),
	.datac(q[1]),
	.datad(\proc_ram_data_in[31]~0_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[0]~12 .lut_mask = 16'h2C00;
defparam \proc_write_addr[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
cycloneive_lcell_comb \proc_write_addr[0]~13 (
// Equation(s):
// \proc_write_addr[0]~13_combout  = (\proc_write_addr[0]~12_combout  & (p[0] $ ((!q[0])))) # (!\proc_write_addr[0]~12_combout  & (((proc_write_addr[0]))))

	.dataa(p[0]),
	.datab(q[0]),
	.datac(proc_write_addr[0]),
	.datad(\proc_write_addr[0]~12_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[0]~13 .lut_mask = 16'h99F0;
defparam \proc_write_addr[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N25
dffeas \proc_write_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[0] .is_wysiwyg = "true";
defparam \proc_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (p[0] & (p[1] $ (VCC))) # (!p[0] & (p[1] & VCC))
// \Add3~1  = CARRY((p[0] & p[1]))

	.dataa(p[0]),
	.datab(p[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = \Add3~0_combout  $ (VCC)
// \Add5~1  = CARRY(\Add3~0_combout )

	.dataa(\Add3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N24
cycloneive_lcell_comb \proc_write_addr[1]~0 (
// Equation(s):
// \proc_write_addr[1]~0_combout  = (q[0] & ((\Add5~0_combout ))) # (!q[0] & (p[1]))

	.dataa(p[1]),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\proc_write_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[1]~0 .lut_mask = 16'hCCAA;
defparam \proc_write_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N25
dffeas \proc_write_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[1]~0_combout ),
	.asdata(\Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[1] .is_wysiwyg = "true";
defparam \proc_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (p[2] & ((p[1] & (\Add3~1  & VCC)) # (!p[1] & (!\Add3~1 )))) # (!p[2] & ((p[1] & (!\Add3~1 )) # (!p[1] & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((p[2] & (!p[1] & !\Add3~1 )) # (!p[2] & ((!\Add3~1 ) # (!p[1]))))

	.dataa(p[2]),
	.datab(p[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N2
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (\Add3~2_combout  & (!\Add5~1 )) # (!\Add3~2_combout  & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!\Add3~2_combout ))

	.dataa(\Add3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h5A5F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N8
cycloneive_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_cout  = CARRY((\Add3~0_combout  & p[0]))

	.dataa(\Add3~0_combout ),
	.datab(p[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add4~1_cout ));
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h0088;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N10
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\Add3~2_combout  & (!\Add4~1_cout )) # (!\Add3~2_combout  & ((\Add4~1_cout ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1_cout ) # (!\Add3~2_combout ))

	.dataa(gnd),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1_cout ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N30
cycloneive_lcell_comb \proc_write_addr[2]~1 (
// Equation(s):
// \proc_write_addr[2]~1_combout  = (q[0] & (\Add5~2_combout )) # (!q[0] & ((\Add4~2_combout )))

	.dataa(\Add5~2_combout ),
	.datab(q[0]),
	.datac(gnd),
	.datad(\Add4~2_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[2]~1 .lut_mask = 16'hBB88;
defparam \proc_write_addr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N31
dffeas \proc_write_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[2]~1_combout ),
	.asdata(\Add3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[2] .is_wysiwyg = "true";
defparam \proc_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((p[2] $ (p[3] $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((p[2] & ((p[3]) # (!\Add3~3 ))) # (!p[2] & (p[3] & !\Add3~3 )))

	.dataa(p[2]),
	.datab(p[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N4
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (\Add3~4_combout  & (\Add5~3  $ (GND))) # (!\Add3~4_combout  & (!\Add5~3  & VCC))
// \Add5~5  = CARRY((\Add3~4_combout  & !\Add5~3 ))

	.dataa(gnd),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'hC30C;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N12
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (\Add3~4_combout  & (\Add4~3  $ (GND))) # (!\Add3~4_combout  & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((\Add3~4_combout  & !\Add4~3 ))

	.dataa(gnd),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hC30C;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N28
cycloneive_lcell_comb \proc_write_addr[3]~2 (
// Equation(s):
// \proc_write_addr[3]~2_combout  = (q[0] & (\Add5~4_combout )) # (!q[0] & ((\Add4~4_combout )))

	.dataa(\Add5~4_combout ),
	.datab(q[0]),
	.datac(gnd),
	.datad(\Add4~4_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[3]~2 .lut_mask = 16'hBB88;
defparam \proc_write_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N29
dffeas \proc_write_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[3]~2_combout ),
	.asdata(\Add3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[3] .is_wysiwyg = "true";
defparam \proc_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (p[3] & ((p[4] & (\Add3~5  & VCC)) # (!p[4] & (!\Add3~5 )))) # (!p[3] & ((p[4] & (!\Add3~5 )) # (!p[4] & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((p[3] & (!p[4] & !\Add3~5 )) # (!p[3] & ((!\Add3~5 ) # (!p[4]))))

	.dataa(p[3]),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N6
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (\Add3~6_combout  & (!\Add5~5 )) # (!\Add3~6_combout  & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!\Add3~6_combout ))

	.dataa(gnd),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h3C3F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N14
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\Add3~6_combout  & (!\Add4~5 )) # (!\Add3~6_combout  & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!\Add3~6_combout ))

	.dataa(\Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N4
cycloneive_lcell_comb \proc_write_addr[4]~3 (
// Equation(s):
// \proc_write_addr[4]~3_combout  = (q[0] & (\Add5~6_combout )) # (!q[0] & ((\Add4~6_combout )))

	.dataa(\Add5~6_combout ),
	.datab(\Add4~6_combout ),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\proc_write_addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[4]~3 .lut_mask = 16'hAACC;
defparam \proc_write_addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N5
dffeas \proc_write_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[4]~3_combout ),
	.asdata(\Add3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[4] .is_wysiwyg = "true";
defparam \proc_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((p[5] $ (p[4] $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((p[5] & ((p[4]) # (!\Add3~7 ))) # (!p[5] & (p[4] & !\Add3~7 )))

	.dataa(p[5]),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N8
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (\Add3~8_combout  & (\Add5~7  $ (GND))) # (!\Add3~8_combout  & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((\Add3~8_combout  & !\Add5~7 ))

	.dataa(gnd),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hC30C;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N16
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (\Add3~8_combout  & (\Add4~7  $ (GND))) # (!\Add3~8_combout  & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((\Add3~8_combout  & !\Add4~7 ))

	.dataa(gnd),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N24
cycloneive_lcell_comb \proc_write_addr[5]~4 (
// Equation(s):
// \proc_write_addr[5]~4_combout  = (q[0] & (\Add5~8_combout )) # (!q[0] & ((\Add4~8_combout )))

	.dataa(q[0]),
	.datab(\Add5~8_combout ),
	.datac(gnd),
	.datad(\Add4~8_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[5]~4 .lut_mask = 16'hDD88;
defparam \proc_write_addr[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N25
dffeas \proc_write_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[5]~4_combout ),
	.asdata(\Add3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[5] .is_wysiwyg = "true";
defparam \proc_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (p[6] & ((p[5] & (\Add3~9  & VCC)) # (!p[5] & (!\Add3~9 )))) # (!p[6] & ((p[5] & (!\Add3~9 )) # (!p[5] & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((p[6] & (!p[5] & !\Add3~9 )) # (!p[6] & ((!\Add3~9 ) # (!p[5]))))

	.dataa(p[6]),
	.datab(p[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N10
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\Add3~10_combout  & (!\Add5~9 )) # (!\Add3~10_combout  & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!\Add3~10_combout ))

	.dataa(\Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h5A5F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N18
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\Add3~10_combout  & (!\Add4~9 )) # (!\Add3~10_combout  & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!\Add3~10_combout ))

	.dataa(\Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h5A5F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N2
cycloneive_lcell_comb \proc_write_addr[6]~5 (
// Equation(s):
// \proc_write_addr[6]~5_combout  = (q[0] & (\Add5~10_combout )) # (!q[0] & ((\Add4~10_combout )))

	.dataa(\Add5~10_combout ),
	.datab(q[0]),
	.datac(gnd),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[6]~5 .lut_mask = 16'hBB88;
defparam \proc_write_addr[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N3
dffeas \proc_write_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[6]~5_combout ),
	.asdata(\Add3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[6] .is_wysiwyg = "true";
defparam \proc_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((p[6] $ (p[7] $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((p[6] & ((p[7]) # (!\Add3~11 ))) # (!p[6] & (p[7] & !\Add3~11 )))

	.dataa(p[6]),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N20
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (\Add3~12_combout  & (\Add4~11  $ (GND))) # (!\Add3~12_combout  & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((\Add3~12_combout  & !\Add4~11 ))

	.dataa(gnd),
	.datab(\Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hC30C;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N12
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (\Add3~12_combout  & (\Add5~11  $ (GND))) # (!\Add3~12_combout  & (!\Add5~11  & VCC))
// \Add5~13  = CARRY((\Add3~12_combout  & !\Add5~11 ))

	.dataa(gnd),
	.datab(\Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30C;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N26
cycloneive_lcell_comb \proc_write_addr[7]~6 (
// Equation(s):
// \proc_write_addr[7]~6_combout  = (q[0] & ((\Add5~12_combout ))) # (!q[0] & (\Add4~12_combout ))

	.dataa(\Add4~12_combout ),
	.datab(\Add5~12_combout ),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\proc_write_addr[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[7]~6 .lut_mask = 16'hCCAA;
defparam \proc_write_addr[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N27
dffeas \proc_write_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[7]~6_combout ),
	.asdata(\Add3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[7] .is_wysiwyg = "true";
defparam \proc_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N14
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (p[8] & ((p[7] & (\Add3~13  & VCC)) # (!p[7] & (!\Add3~13 )))) # (!p[8] & ((p[7] & (!\Add3~13 )) # (!p[7] & ((\Add3~13 ) # (GND)))))
// \Add3~15  = CARRY((p[8] & (!p[7] & !\Add3~13 )) # (!p[8] & ((!\Add3~13 ) # (!p[7]))))

	.dataa(p[8]),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h9617;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N22
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\Add3~14_combout  & (!\Add4~13 )) # (!\Add3~14_combout  & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!\Add3~14_combout ))

	.dataa(\Add3~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5A5F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N14
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (\Add3~14_combout  & (!\Add5~13 )) # (!\Add3~14_combout  & ((\Add5~13 ) # (GND)))
// \Add5~15  = CARRY((!\Add5~13 ) # (!\Add3~14_combout ))

	.dataa(\Add3~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h5A5F;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N0
cycloneive_lcell_comb \proc_write_addr[8]~7 (
// Equation(s):
// \proc_write_addr[8]~7_combout  = (q[0] & ((\Add5~14_combout ))) # (!q[0] & (\Add4~14_combout ))

	.dataa(\Add4~14_combout ),
	.datab(q[0]),
	.datac(gnd),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[8]~7 .lut_mask = 16'hEE22;
defparam \proc_write_addr[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N1
dffeas \proc_write_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[8]~7_combout ),
	.asdata(\Add3~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[8] .is_wysiwyg = "true";
defparam \proc_write_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N16
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((p[8] $ (p[9] $ (!\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((p[8] & ((p[9]) # (!\Add3~15 ))) # (!p[8] & (p[9] & !\Add3~15 )))

	.dataa(p[8]),
	.datab(p[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h698E;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N16
cycloneive_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (\Add3~16_combout  & (\Add5~15  $ (GND))) # (!\Add3~16_combout  & (!\Add5~15  & VCC))
// \Add5~17  = CARRY((\Add3~16_combout  & !\Add5~15 ))

	.dataa(\Add3~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'hA50A;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N24
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (\Add3~16_combout  & (\Add4~15  $ (GND))) # (!\Add3~16_combout  & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((\Add3~16_combout  & !\Add4~15 ))

	.dataa(\Add3~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hA50A;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N26
cycloneive_lcell_comb \proc_write_addr[9]~8 (
// Equation(s):
// \proc_write_addr[9]~8_combout  = (q[0] & (\Add5~16_combout )) # (!q[0] & ((\Add4~16_combout )))

	.dataa(q[0]),
	.datab(\Add5~16_combout ),
	.datac(gnd),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[9]~8 .lut_mask = 16'hDD88;
defparam \proc_write_addr[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N27
dffeas \proc_write_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[9]~8_combout ),
	.asdata(\Add3~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[9] .is_wysiwyg = "true";
defparam \proc_write_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N18
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (p[10] & ((p[9] & (\Add3~17  & VCC)) # (!p[9] & (!\Add3~17 )))) # (!p[10] & ((p[9] & (!\Add3~17 )) # (!p[9] & ((\Add3~17 ) # (GND)))))
// \Add3~19  = CARRY((p[10] & (!p[9] & !\Add3~17 )) # (!p[10] & ((!\Add3~17 ) # (!p[9]))))

	.dataa(p[10]),
	.datab(p[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h9617;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N18
cycloneive_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (\Add3~18_combout  & (!\Add5~17 )) # (!\Add3~18_combout  & ((\Add5~17 ) # (GND)))
// \Add5~19  = CARRY((!\Add5~17 ) # (!\Add3~18_combout ))

	.dataa(gnd),
	.datab(\Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h3C3F;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N26
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (\Add3~18_combout  & (!\Add4~17 )) # (!\Add3~18_combout  & ((\Add4~17 ) # (GND)))
// \Add4~19  = CARRY((!\Add4~17 ) # (!\Add3~18_combout ))

	.dataa(gnd),
	.datab(\Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h3C3F;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N28
cycloneive_lcell_comb \proc_write_addr[10]~9 (
// Equation(s):
// \proc_write_addr[10]~9_combout  = (q[0] & (\Add5~18_combout )) # (!q[0] & ((\Add4~18_combout )))

	.dataa(q[0]),
	.datab(\Add5~18_combout ),
	.datac(gnd),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[10]~9 .lut_mask = 16'hDD88;
defparam \proc_write_addr[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N29
dffeas \proc_write_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[10]~9_combout ),
	.asdata(\Add3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[10] .is_wysiwyg = "true";
defparam \proc_write_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N20
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((p[10] $ (p[11] $ (!\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((p[10] & ((p[11]) # (!\Add3~19 ))) # (!p[10] & (p[11] & !\Add3~19 )))

	.dataa(p[10]),
	.datab(p[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h698E;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N20
cycloneive_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = (\Add3~20_combout  & (\Add5~19  $ (GND))) # (!\Add3~20_combout  & (!\Add5~19  & VCC))
// \Add5~21  = CARRY((\Add3~20_combout  & !\Add5~19 ))

	.dataa(gnd),
	.datab(\Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'hC30C;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N28
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = (\Add3~20_combout  & (\Add4~19  $ (GND))) # (!\Add3~20_combout  & (!\Add4~19  & VCC))
// \Add4~21  = CARRY((\Add3~20_combout  & !\Add4~19 ))

	.dataa(\Add3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'hA50A;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N6
cycloneive_lcell_comb \proc_write_addr[11]~10 (
// Equation(s):
// \proc_write_addr[11]~10_combout  = (q[0] & (\Add5~20_combout )) # (!q[0] & ((\Add4~20_combout )))

	.dataa(\Add5~20_combout ),
	.datab(q[0]),
	.datac(gnd),
	.datad(\Add4~20_combout ),
	.cin(gnd),
	.combout(\proc_write_addr[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[11]~10 .lut_mask = 16'hBB88;
defparam \proc_write_addr[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N7
dffeas \proc_write_addr[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[11]~10_combout ),
	.asdata(\Add3~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[11] .is_wysiwyg = "true";
defparam \proc_write_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N22
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = p[11] $ (\Add3~21  $ (p[12]))

	.dataa(gnd),
	.datab(p[11]),
	.datac(gnd),
	.datad(p[12]),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'hC33C;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N30
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = \Add4~21  $ (\Add3~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~22_combout ),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h0FF0;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N22
cycloneive_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = \Add3~22_combout  $ (\Add5~21 )

	.dataa(\Add3~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'h5A5A;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N30
cycloneive_lcell_comb \proc_write_addr[12]~11 (
// Equation(s):
// \proc_write_addr[12]~11_combout  = (q[0] & ((\Add5~22_combout ))) # (!q[0] & (\Add4~22_combout ))

	.dataa(\Add4~22_combout ),
	.datab(\Add5~22_combout ),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\proc_write_addr[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[12]~11 .lut_mask = 16'hCCAA;
defparam \proc_write_addr[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N31
dffeas \proc_write_addr[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_write_addr[12]~11_combout ),
	.asdata(\Add3~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_write_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_write_addr[12] .is_wysiwyg = "true";
defparam \proc_write_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \delay_read_en~feeder (
// Equation(s):
// \delay_read_en~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\delay_read_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delay_read_en~feeder .lut_mask = 16'hFFFF;
defparam \delay_read_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \delay_read_en~0 (
// Equation(s):
// \delay_read_en~0_combout  = (state[0] & (\output_write_en~0_combout  & !\internal_state.000~q ))

	.dataa(gnd),
	.datab(state[0]),
	.datac(\output_write_en~0_combout ),
	.datad(\internal_state.000~q ),
	.cin(gnd),
	.combout(\delay_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \delay_read_en~0 .lut_mask = 16'h00C0;
defparam \delay_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N17
dffeas delay_read_en(
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\delay_read_en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay_read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam delay_read_en.is_wysiwyg = "true";
defparam delay_read_en.power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N27
dffeas \rr4|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delay_read_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr4|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr4|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \rr4|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\rr4|altsyncram_component|auto_generated|rden_b_store~q ) # (\delay_read_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr4|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\delay_read_en~q ),
	.cin(gnd),
	.combout(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N21
dffeas \delay_read_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[0] .is_wysiwyg = "true";
defparam \delay_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N1
dffeas \delay_read_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[1] .is_wysiwyg = "true";
defparam \delay_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \delay_read_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[2] .is_wysiwyg = "true";
defparam \delay_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \delay_read_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[3] .is_wysiwyg = "true";
defparam \delay_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \delay_read_addr[4]~feeder (
// Equation(s):
// \delay_read_addr[4]~feeder_combout  = k[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[4]),
	.cin(gnd),
	.combout(\delay_read_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \delay_read_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N7
dffeas \delay_read_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\delay_read_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[4] .is_wysiwyg = "true";
defparam \delay_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N25
dffeas \delay_read_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[5] .is_wysiwyg = "true";
defparam \delay_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N23
dffeas \delay_read_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[6] .is_wysiwyg = "true";
defparam \delay_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \delay_read_addr[7]~feeder (
// Equation(s):
// \delay_read_addr[7]~feeder_combout  = k[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[7]),
	.cin(gnd),
	.combout(\delay_read_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \delay_read_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \delay_read_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\delay_read_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[7] .is_wysiwyg = "true";
defparam \delay_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = (k[8] & (l[0] $ (VCC))) # (!k[8] & (l[0] & VCC))
// \Add8~1  = CARRY((k[8] & l[0]))

	.dataa(k[8]),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h6688;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N15
dffeas \delay_read_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[8] .is_wysiwyg = "true";
defparam \delay_read_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (l[1] & (l[0] $ (VCC))) # (!l[1] & (l[0] & VCC))
// \Add7~1  = CARRY((l[1] & l[0]))

	.dataa(l[1]),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h6688;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (\Add7~0_combout  & ((k[9] & (\Add8~1  & VCC)) # (!k[9] & (!\Add8~1 )))) # (!\Add7~0_combout  & ((k[9] & (!\Add8~1 )) # (!k[9] & ((\Add8~1 ) # (GND)))))
// \Add8~3  = CARRY((\Add7~0_combout  & (!k[9] & !\Add8~1 )) # (!\Add7~0_combout  & ((!\Add8~1 ) # (!k[9]))))

	.dataa(\Add7~0_combout ),
	.datab(k[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h9617;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N17
dffeas \delay_read_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[9] .is_wysiwyg = "true";
defparam \delay_read_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (l[1] & ((l[2] & (\Add7~1  & VCC)) # (!l[2] & (!\Add7~1 )))) # (!l[1] & ((l[2] & (!\Add7~1 )) # (!l[2] & ((\Add7~1 ) # (GND)))))
// \Add7~3  = CARRY((l[1] & (!l[2] & !\Add7~1 )) # (!l[1] & ((!\Add7~1 ) # (!l[2]))))

	.dataa(l[1]),
	.datab(l[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h9617;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = ((\Add7~2_combout  $ (k[10] $ (!\Add8~3 )))) # (GND)
// \Add8~5  = CARRY((\Add7~2_combout  & ((k[10]) # (!\Add8~3 ))) # (!\Add7~2_combout  & (k[10] & !\Add8~3 )))

	.dataa(\Add7~2_combout ),
	.datab(k[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'h698E;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \delay_read_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[10] .is_wysiwyg = "true";
defparam \delay_read_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = ((l[3] $ (l[2] $ (!\Add7~3 )))) # (GND)
// \Add7~5  = CARRY((l[3] & ((l[2]) # (!\Add7~3 ))) # (!l[3] & (l[2] & !\Add7~3 )))

	.dataa(l[3]),
	.datab(l[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h698E;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (k[11] & ((\Add7~4_combout  & (\Add8~5  & VCC)) # (!\Add7~4_combout  & (!\Add8~5 )))) # (!k[11] & ((\Add7~4_combout  & (!\Add8~5 )) # (!\Add7~4_combout  & ((\Add8~5 ) # (GND)))))
// \Add8~7  = CARRY((k[11] & (!\Add7~4_combout  & !\Add8~5 )) # (!k[11] & ((!\Add8~5 ) # (!\Add7~4_combout ))))

	.dataa(k[11]),
	.datab(\Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h9617;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N21
dffeas \delay_read_addr[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[11] .is_wysiwyg = "true";
defparam \delay_read_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = l[3] $ (\Add7~5  $ (l[4]))

	.dataa(l[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(l[4]),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'hA55A;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = \Add7~6_combout  $ (k[12] $ (!\Add8~7 ))

	.dataa(\Add7~6_combout ),
	.datab(k[12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'h6969;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N23
dffeas \delay_read_addr[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_read_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_read_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_read_addr[12] .is_wysiwyg = "true";
defparam \delay_read_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D296969696969696969696969696969696B4B4B4B4B4B4B5A5A5A52D2D696B0000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2969696969696969694B4B4B500000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D200000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A00000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A00000000000000000000000000000000000000000000000000000000025A5A5A;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D20000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2969696969696969694B4B4B50000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D296969696969696969696969696969696B4B4B4B4B4B4B5A5A5A52D2D696B;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \proc_read_addr[0]~feeder (
// Equation(s):
// \proc_read_addr[0]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\proc_read_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \proc_read_addr[0]~1 (
// Equation(s):
// \proc_read_addr[0]~1_combout  = (\internal_state.011~q  & (\output_write_en~0_combout  & state[0]))

	.dataa(gnd),
	.datab(\internal_state.011~q ),
	.datac(\output_write_en~0_combout ),
	.datad(state[0]),
	.cin(gnd),
	.combout(\proc_read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[0]~1 .lut_mask = 16'hC000;
defparam \proc_read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \proc_read_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[0] .is_wysiwyg = "true";
defparam \proc_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718E718E718E718E718C738C738C738C639C631CE318E7000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718C738C73000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hC639C639C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639000000000000000000000000000000000000000000000000000000000239C639;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718C738C73000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718E718E718E718E718C738C738C738C639C631CE318E7;
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \proc_read_addr[1]~feeder (
// Equation(s):
// \proc_read_addr[1]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\proc_read_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \proc_read_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[1] .is_wysiwyg = "true";
defparam \proc_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A52B5AD4A52B5AD4A52B5AD4A52B5AD4A5295AD6A5295AD6B5294A56B5AD4A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5AD4A52B5AD4A52B5AD6A5295A0000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B52;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h94AD6B5294AD6B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A0000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B520000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B520000000000000000000000000000000000000000000000000000000000AD6B52;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h94AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5AD4A52B5AD4A52B5AD6A5295A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A52B5AD4A52B5AD4A52B5AD4A52B5AD4A5295AD6A5295AD6B5294A56B5AD4A;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \proc_read_addr[2]~feeder (
// Equation(s):
// \proc_read_addr[2]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\proc_read_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N29
dffeas \proc_read_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[2] .is_wysiwyg = "true";
defparam \proc_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9366C9B26C99364D9366C9B26C99364D9364C9B26C9B364D9364D9326C9B2600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26C99364D9366C9B26C9B36000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h4D9B26C9B264D9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD936000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936000000000000000000000000000000000000000000000000000000000264D936;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h4D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD93600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26C99364D9366C9B26C9B3600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9366C9B26C99364D9366C9B26C99364D9364C9B26C9B364D9364D9326C9B26;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
cycloneive_lcell_comb \proc_read_addr[3]~feeder (
// Equation(s):
// \proc_read_addr[3]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\proc_read_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N31
dffeas \proc_read_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[3] .is_wysiwyg = "true";
defparam \proc_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA496DA496D24B6D25B6925B6925B492DB40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h96D24B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA40000000000000000000000000000000000000000000000000000000003496DA4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h96D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA496DA496D24B6D25B6925B6925B492DB4;
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \proc_read_addr[4]~feeder (
// Equation(s):
// \proc_read_addr[4]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\proc_read_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \proc_read_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[4] .is_wysiwyg = "true";
defparam \proc_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C71CE38E71C718E38C71C638E39C71C638E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h18E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h18E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C71CE38E71C718E38C71C638E39C71C638E31C7;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
cycloneive_lcell_comb \proc_read_addr[5]~feeder (
// Equation(s):
// \proc_read_addr[5]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\proc_read_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N5
dffeas \proc_read_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[5] .is_wysiwyg = "true";
defparam \proc_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h1F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hE0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \proc_read_addr[6]~feeder (
// Equation(s):
// \proc_read_addr[6]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\proc_read_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N23
dffeas \proc_read_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[6] .is_wysiwyg = "true";
defparam \proc_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE001FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE001FFC007FF800FFE001FFC003FF8;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \proc_read_addr[7]~feeder (
// Equation(s):
// \proc_read_addr[7]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\proc_read_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N1
dffeas \proc_read_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[7] .is_wysiwyg = "true";
defparam \proc_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFFC000;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \proc_read_addr[8]~feeder (
// Equation(s):
// \proc_read_addr[8]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\proc_read_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N11
dffeas \proc_read_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[8] .is_wysiwyg = "true";
defparam \proc_read_addr[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \proc_read_addr[9]~feeder (
// Equation(s):
// \proc_read_addr[9]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\proc_read_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N1
dffeas \proc_read_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[9] .is_wysiwyg = "true";
defparam \proc_read_addr[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \proc_read_addr[10]~feeder (
// Equation(s):
// \proc_read_addr[10]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\proc_read_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N15
dffeas \proc_read_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[10] .is_wysiwyg = "true";
defparam \proc_read_addr[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \proc_read_addr[11]~feeder (
// Equation(s):
// \proc_read_addr[11]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\proc_read_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \proc_read_addr[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[11] .is_wysiwyg = "true";
defparam \proc_read_addr[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\delay_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr4|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \proc_read_addr[12]~feeder (
// Equation(s):
// \proc_read_addr[12]~feeder_combout  = \rr4|altsyncram_component|auto_generated|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\proc_read_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \proc_read_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N21
dffeas \proc_read_addr[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_read_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc_read_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_read_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_read_addr[12] .is_wysiwyg = "true";
defparam \proc_read_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[1]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \output_ram_data_in[1]~feeder (
// Equation(s):
// \output_ram_data_in[1]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\output_ram_data_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[1]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \output_ram_data_in[31]~1 (
// Equation(s):
// \output_ram_data_in[31]~1_combout  = (state[0] & (\output_write_en~0_combout  & \internal_state.100~q ))

	.dataa(gnd),
	.datab(state[0]),
	.datac(\output_write_en~0_combout ),
	.datad(\internal_state.100~q ),
	.cin(gnd),
	.combout(\output_ram_data_in[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[31]~1 .lut_mask = 16'hC000;
defparam \output_ram_data_in[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \output_ram_data_in[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[1] .is_wysiwyg = "true";
defparam \output_ram_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \output_write_addr[0]~feeder (
// Equation(s):
// \output_write_addr[0]~feeder_combout  = k[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[0]),
	.cin(gnd),
	.combout(\output_write_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \output_write_addr[0]~1 (
// Equation(s):
// \output_write_addr[0]~1_combout  = (state[0] & (\internal_state.101~q  & \output_write_en~0_combout ))

	.dataa(state[0]),
	.datab(\internal_state.101~q ),
	.datac(\output_write_en~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_write_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[0]~1 .lut_mask = 16'h8080;
defparam \output_write_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N17
dffeas \output_write_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[0] .is_wysiwyg = "true";
defparam \output_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N11
dffeas \output_write_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[1] .is_wysiwyg = "true";
defparam \output_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \output_write_addr[2]~feeder (
// Equation(s):
// \output_write_addr[2]~feeder_combout  = k[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[2]),
	.cin(gnd),
	.combout(\output_write_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N13
dffeas \output_write_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[2] .is_wysiwyg = "true";
defparam \output_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \output_write_addr[3]~feeder (
// Equation(s):
// \output_write_addr[3]~feeder_combout  = k[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[3]),
	.cin(gnd),
	.combout(\output_write_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N15
dffeas \output_write_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[3] .is_wysiwyg = "true";
defparam \output_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N13
dffeas \output_write_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[4] .is_wysiwyg = "true";
defparam \output_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N21
dffeas \output_write_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[5] .is_wysiwyg = "true";
defparam \output_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
cycloneive_lcell_comb \output_write_addr[6]~feeder (
// Equation(s):
// \output_write_addr[6]~feeder_combout  = k[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(k[6]),
	.cin(gnd),
	.combout(\output_write_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N7
dffeas \output_write_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[6] .is_wysiwyg = "true";
defparam \output_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N1
dffeas \output_write_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(k[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[7] .is_wysiwyg = "true";
defparam \output_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N25
dffeas \output_write_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[8] .is_wysiwyg = "true";
defparam \output_write_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N31
dffeas \output_write_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[9] .is_wysiwyg = "true";
defparam \output_write_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \output_write_addr[10]~feeder (
// Equation(s):
// \output_write_addr[10]~feeder_combout  = \Add8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add8~4_combout ),
	.cin(gnd),
	.combout(\output_write_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N11
dffeas \output_write_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[10] .is_wysiwyg = "true";
defparam \output_write_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \output_write_addr[11]~feeder (
// Equation(s):
// \output_write_addr[11]~feeder_combout  = \Add8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add8~6_combout ),
	.cin(gnd),
	.combout(\output_write_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \output_write_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N1
dffeas \output_write_addr[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[11] .is_wysiwyg = "true";
defparam \output_write_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \output_write_addr[12]~feeder (
// Equation(s):
// \output_write_addr[12]~feeder_combout  = \Add8~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_write_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_write_addr[12]~feeder .lut_mask = 16'hF0F0;
defparam \output_write_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N3
dffeas \output_write_addr[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_write_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_write_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_write_addr[12] .is_wysiwyg = "true";
defparam \output_write_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = (!s[3] & (!state[0] & \output_write_en~0_combout ))

	.dataa(gnd),
	.datab(s[3]),
	.datac(state[0]),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~5 .lut_mask = 16'h0300;
defparam \Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \output_read_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(t[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[0] .is_wysiwyg = "true";
defparam \output_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \output_read_addr[1]~feeder (
// Equation(s):
// \output_read_addr[1]~feeder_combout  = t[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[1]),
	.cin(gnd),
	.combout(\output_read_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \output_read_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[1] .is_wysiwyg = "true";
defparam \output_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \output_read_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(t[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[2] .is_wysiwyg = "true";
defparam \output_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \output_read_addr[3]~feeder (
// Equation(s):
// \output_read_addr[3]~feeder_combout  = t[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[3]),
	.cin(gnd),
	.combout(\output_read_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \output_read_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[3] .is_wysiwyg = "true";
defparam \output_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \output_read_addr[4]~feeder (
// Equation(s):
// \output_read_addr[4]~feeder_combout  = t[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[4]),
	.cin(gnd),
	.combout(\output_read_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \output_read_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[4] .is_wysiwyg = "true";
defparam \output_read_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \output_read_addr[5]~feeder (
// Equation(s):
// \output_read_addr[5]~feeder_combout  = t[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[5]),
	.cin(gnd),
	.combout(\output_read_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \output_read_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[5] .is_wysiwyg = "true";
defparam \output_read_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \output_read_addr[6]~feeder (
// Equation(s):
// \output_read_addr[6]~feeder_combout  = t[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[6]),
	.cin(gnd),
	.combout(\output_read_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \output_read_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[6] .is_wysiwyg = "true";
defparam \output_read_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \output_read_addr[7]~feeder (
// Equation(s):
// \output_read_addr[7]~feeder_combout  = t[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[7]),
	.cin(gnd),
	.combout(\output_read_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \output_read_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \output_read_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[7] .is_wysiwyg = "true";
defparam \output_read_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \output_read_addr[8]~5 (
// Equation(s):
// \output_read_addr[8]~5_combout  = (s[0] & (t[8] $ (VCC))) # (!s[0] & (t[8] & VCC))
// \output_read_addr[8]~6  = CARRY((s[0] & t[8]))

	.dataa(s[0]),
	.datab(t[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_read_addr[8]~5_combout ),
	.cout(\output_read_addr[8]~6 ));
// synopsys translate_off
defparam \output_read_addr[8]~5 .lut_mask = 16'h6688;
defparam \output_read_addr[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \output_read_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[8] .is_wysiwyg = "true";
defparam \output_read_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \Add11~0 (
// Equation(s):
// \Add11~0_combout  = s[1] $ (s[0])

	.dataa(gnd),
	.datab(s[1]),
	.datac(s[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~0 .lut_mask = 16'h3C3C;
defparam \Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \output_read_addr[9]~7 (
// Equation(s):
// \output_read_addr[9]~7_combout  = (\Add11~0_combout  & ((t[9] & (\output_read_addr[8]~6  & VCC)) # (!t[9] & (!\output_read_addr[8]~6 )))) # (!\Add11~0_combout  & ((t[9] & (!\output_read_addr[8]~6 )) # (!t[9] & ((\output_read_addr[8]~6 ) # (GND)))))
// \output_read_addr[9]~8  = CARRY((\Add11~0_combout  & (!t[9] & !\output_read_addr[8]~6 )) # (!\Add11~0_combout  & ((!\output_read_addr[8]~6 ) # (!t[9]))))

	.dataa(\Add11~0_combout ),
	.datab(t[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_read_addr[8]~6 ),
	.combout(\output_read_addr[9]~7_combout ),
	.cout(\output_read_addr[9]~8 ));
// synopsys translate_off
defparam \output_read_addr[9]~7 .lut_mask = 16'h9617;
defparam \output_read_addr[9]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \output_read_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[9] .is_wysiwyg = "true";
defparam \output_read_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \Add11~1 (
// Equation(s):
// \Add11~1_combout  = s[2] $ (((!s[0] & s[1])))

	.dataa(s[2]),
	.datab(gnd),
	.datac(s[0]),
	.datad(s[1]),
	.cin(gnd),
	.combout(\Add11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~1 .lut_mask = 16'hA5AA;
defparam \Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \output_read_addr[10]~9 (
// Equation(s):
// \output_read_addr[10]~9_combout  = ((t[10] $ (\Add11~1_combout  $ (!\output_read_addr[9]~8 )))) # (GND)
// \output_read_addr[10]~10  = CARRY((t[10] & ((\Add11~1_combout ) # (!\output_read_addr[9]~8 ))) # (!t[10] & (\Add11~1_combout  & !\output_read_addr[9]~8 )))

	.dataa(t[10]),
	.datab(\Add11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_read_addr[9]~8 ),
	.combout(\output_read_addr[10]~9_combout ),
	.cout(\output_read_addr[10]~10 ));
// synopsys translate_off
defparam \output_read_addr[10]~9 .lut_mask = 16'h698E;
defparam \output_read_addr[10]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \output_read_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[10] .is_wysiwyg = "true";
defparam \output_read_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \Add11~2 (
// Equation(s):
// \Add11~2_combout  = s[3] $ (((s[1] & (!s[2] & s[0])) # (!s[1] & (s[2]))))

	.dataa(s[1]),
	.datab(s[2]),
	.datac(s[3]),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Add11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~2 .lut_mask = 16'h96B4;
defparam \Add11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \output_read_addr[11]~11 (
// Equation(s):
// \output_read_addr[11]~11_combout  = (\Add11~2_combout  & ((t[11] & (\output_read_addr[10]~10  & VCC)) # (!t[11] & (!\output_read_addr[10]~10 )))) # (!\Add11~2_combout  & ((t[11] & (!\output_read_addr[10]~10 )) # (!t[11] & ((\output_read_addr[10]~10 ) # 
// (GND)))))
// \output_read_addr[11]~12  = CARRY((\Add11~2_combout  & (!t[11] & !\output_read_addr[10]~10 )) # (!\Add11~2_combout  & ((!\output_read_addr[10]~10 ) # (!t[11]))))

	.dataa(\Add11~2_combout ),
	.datab(t[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_read_addr[10]~10 ),
	.combout(\output_read_addr[11]~11_combout ),
	.cout(\output_read_addr[11]~12 ));
// synopsys translate_off
defparam \output_read_addr[11]~11 .lut_mask = 16'h9617;
defparam \output_read_addr[11]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \output_read_addr[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[11] .is_wysiwyg = "true";
defparam \output_read_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \Add11~3 (
// Equation(s):
// \Add11~3_combout  = (s[3] & (!s[2] & ((!s[1]) # (!s[0])))) # (!s[3] & (((s[1] & s[2]))))

	.dataa(s[0]),
	.datab(s[1]),
	.datac(s[3]),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Add11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~3 .lut_mask = 16'h0C70;
defparam \Add11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \output_read_addr[12]~13 (
// Equation(s):
// \output_read_addr[12]~13_combout  = \Add11~3_combout  $ (\output_read_addr[11]~12  $ (!t[12]))

	.dataa(gnd),
	.datab(\Add11~3_combout ),
	.datac(gnd),
	.datad(t[12]),
	.cin(\output_read_addr[11]~12 ),
	.combout(\output_read_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[12]~13 .lut_mask = 16'h3CC3;
defparam \output_read_addr[12]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \output_read_addr[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_addr[12]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_read_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_read_addr[12] .is_wysiwyg = "true";
defparam \output_read_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[1]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = (s[1] & (!s[3] & (!state[0] & \output_write_en~0_combout )))

	.dataa(s[1]),
	.datab(s[3]),
	.datac(state[0]),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~2 .lut_mask = 16'h0200;
defparam \Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = (s[0] & (s[2] & \Decoder2~2_combout ))

	.dataa(s[0]),
	.datab(s[2]),
	.datac(gnd),
	.datad(\Decoder2~2_combout ),
	.cin(gnd),
	.combout(\Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~3 .lut_mask = 16'h8800;
defparam \Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \data_7[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[1] .is_wysiwyg = "true";
defparam \data_7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \Decoder2~9 (
// Equation(s):
// \Decoder2~9_combout  = (!s[2] & (\Decoder2~2_combout  & s[0]))

	.dataa(s[2]),
	.datab(\Decoder2~2_combout ),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Decoder2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~9 .lut_mask = 16'h4400;
defparam \Decoder2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \data_3[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[1] .is_wysiwyg = "true";
defparam \data_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \Decoder2~10 (
// Equation(s):
// \Decoder2~10_combout  = (!s[2] & (\Decoder2~2_combout  & !s[0]))

	.dataa(s[2]),
	.datab(\Decoder2~2_combout ),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Decoder2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~10 .lut_mask = 16'h0044;
defparam \Decoder2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \data_2[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[1] .is_wysiwyg = "true";
defparam \data_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = (!s[3] & (s[0] & (!s[1] & \Decoder2~5_combout )))

	.dataa(s[3]),
	.datab(s[0]),
	.datac(s[1]),
	.datad(\Decoder2~5_combout ),
	.cin(gnd),
	.combout(\Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~6 .lut_mask = 16'h0400;
defparam \Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \Decoder2~11 (
// Equation(s):
// \Decoder2~11_combout  = (!s[2] & \Decoder2~6_combout )

	.dataa(s[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder2~6_combout ),
	.cin(gnd),
	.combout(\Decoder2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~11 .lut_mask = 16'h5500;
defparam \Decoder2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \data_1[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[1] .is_wysiwyg = "true";
defparam \data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [64]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [32]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [32]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [64]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hCCAA;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N7
dffeas \proc_ram_data_in[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux31~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[0] .is_wysiwyg = "true";
defparam \proc_ram_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[0]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \output_ram_data_in[0]~feeder (
// Equation(s):
// \output_ram_data_in[0]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\output_ram_data_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[0]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N25
dffeas \output_ram_data_in[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[0] .is_wysiwyg = "true";
defparam \output_ram_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[0]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \data_2[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[0] .is_wysiwyg = "true";
defparam \data_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \data_1[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[0] .is_wysiwyg = "true";
defparam \data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \Add13~0 (
// Equation(s):
// \Add13~0_combout  = (data_2[0] & (data_1[0] $ (VCC))) # (!data_2[0] & (data_1[0] & VCC))
// \Add13~1  = CARRY((data_2[0] & data_1[0]))

	.dataa(data_2[0]),
	.datab(data_1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add13~0_combout ),
	.cout(\Add13~1 ));
// synopsys translate_off
defparam \Add13~0 .lut_mask = 16'h6688;
defparam \Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \Add13~2 (
// Equation(s):
// \Add13~2_combout  = (data_2[1] & ((data_1[1] & (\Add13~1  & VCC)) # (!data_1[1] & (!\Add13~1 )))) # (!data_2[1] & ((data_1[1] & (!\Add13~1 )) # (!data_1[1] & ((\Add13~1 ) # (GND)))))
// \Add13~3  = CARRY((data_2[1] & (!data_1[1] & !\Add13~1 )) # (!data_2[1] & ((!\Add13~1 ) # (!data_1[1]))))

	.dataa(data_2[1]),
	.datab(data_1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~1 ),
	.combout(\Add13~2_combout ),
	.cout(\Add13~3 ));
// synopsys translate_off
defparam \Add13~2 .lut_mask = 16'h9617;
defparam \Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \data_3[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[0] .is_wysiwyg = "true";
defparam \data_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \Add14~0 (
// Equation(s):
// \Add14~0_combout  = (\Add13~0_combout  & (data_3[0] $ (VCC))) # (!\Add13~0_combout  & (data_3[0] & VCC))
// \Add14~1  = CARRY((\Add13~0_combout  & data_3[0]))

	.dataa(\Add13~0_combout ),
	.datab(data_3[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add14~0_combout ),
	.cout(\Add14~1 ));
// synopsys translate_off
defparam \Add14~0 .lut_mask = 16'h6688;
defparam \Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \Add14~2 (
// Equation(s):
// \Add14~2_combout  = (data_3[1] & ((\Add13~2_combout  & (\Add14~1  & VCC)) # (!\Add13~2_combout  & (!\Add14~1 )))) # (!data_3[1] & ((\Add13~2_combout  & (!\Add14~1 )) # (!\Add13~2_combout  & ((\Add14~1 ) # (GND)))))
// \Add14~3  = CARRY((data_3[1] & (!\Add13~2_combout  & !\Add14~1 )) # (!data_3[1] & ((!\Add14~1 ) # (!\Add13~2_combout ))))

	.dataa(data_3[1]),
	.datab(\Add13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~1 ),
	.combout(\Add14~2_combout ),
	.cout(\Add14~3 ));
// synopsys translate_off
defparam \Add14~2 .lut_mask = 16'h9617;
defparam \Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = (s[2] & !s[0])

	.dataa(gnd),
	.datab(s[2]),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~4 .lut_mask = 16'h00CC;
defparam \Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = (\Decoder2~4_combout  & (!s[3] & (!s[1] & \Decoder2~5_combout )))

	.dataa(\Decoder2~4_combout ),
	.datab(s[3]),
	.datac(s[1]),
	.datad(\Decoder2~5_combout ),
	.cin(gnd),
	.combout(\Decoder2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~8 .lut_mask = 16'h0200;
defparam \Decoder2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \data_4[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[1] .is_wysiwyg = "true";
defparam \data_4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \data_4[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[0] .is_wysiwyg = "true";
defparam \data_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \Add15~0 (
// Equation(s):
// \Add15~0_combout  = (\Add14~0_combout  & (data_4[0] $ (VCC))) # (!\Add14~0_combout  & (data_4[0] & VCC))
// \Add15~1  = CARRY((\Add14~0_combout  & data_4[0]))

	.dataa(\Add14~0_combout ),
	.datab(data_4[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add15~0_combout ),
	.cout(\Add15~1 ));
// synopsys translate_off
defparam \Add15~0 .lut_mask = 16'h6688;
defparam \Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \Add15~2 (
// Equation(s):
// \Add15~2_combout  = (\Add14~2_combout  & ((data_4[1] & (\Add15~1  & VCC)) # (!data_4[1] & (!\Add15~1 )))) # (!\Add14~2_combout  & ((data_4[1] & (!\Add15~1 )) # (!data_4[1] & ((\Add15~1 ) # (GND)))))
// \Add15~3  = CARRY((\Add14~2_combout  & (!data_4[1] & !\Add15~1 )) # (!\Add14~2_combout  & ((!\Add15~1 ) # (!data_4[1]))))

	.dataa(\Add14~2_combout ),
	.datab(data_4[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~1 ),
	.combout(\Add15~2_combout ),
	.cout(\Add15~3 ));
// synopsys translate_off
defparam \Add15~2 .lut_mask = 16'h9617;
defparam \Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = (s[2] & \Decoder2~6_combout )

	.dataa(s[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder2~6_combout ),
	.cin(gnd),
	.combout(\Decoder2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~7 .lut_mask = 16'hAA00;
defparam \Decoder2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \data_5[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[1] .is_wysiwyg = "true";
defparam \data_5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \data_5[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[0] .is_wysiwyg = "true";
defparam \data_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \Add16~0 (
// Equation(s):
// \Add16~0_combout  = (data_5[0] & (\Add15~0_combout  $ (VCC))) # (!data_5[0] & (\Add15~0_combout  & VCC))
// \Add16~1  = CARRY((data_5[0] & \Add15~0_combout ))

	.dataa(data_5[0]),
	.datab(\Add15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add16~0_combout ),
	.cout(\Add16~1 ));
// synopsys translate_off
defparam \Add16~0 .lut_mask = 16'h6688;
defparam \Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \Add16~2 (
// Equation(s):
// \Add16~2_combout  = (\Add15~2_combout  & ((data_5[1] & (\Add16~1  & VCC)) # (!data_5[1] & (!\Add16~1 )))) # (!\Add15~2_combout  & ((data_5[1] & (!\Add16~1 )) # (!data_5[1] & ((\Add16~1 ) # (GND)))))
// \Add16~3  = CARRY((\Add15~2_combout  & (!data_5[1] & !\Add16~1 )) # (!\Add15~2_combout  & ((!\Add16~1 ) # (!data_5[1]))))

	.dataa(\Add15~2_combout ),
	.datab(data_5[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~1 ),
	.combout(\Add16~2_combout ),
	.cout(\Add16~3 ));
// synopsys translate_off
defparam \Add16~2 .lut_mask = 16'h9617;
defparam \Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \Decoder2~12 (
// Equation(s):
// \Decoder2~12_combout  = (s[2] & (\Decoder2~2_combout  & !s[0]))

	.dataa(s[2]),
	.datab(\Decoder2~2_combout ),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Decoder2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~12 .lut_mask = 16'h0088;
defparam \Decoder2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \data_6[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[1] .is_wysiwyg = "true";
defparam \data_6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \data_6[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[0] .is_wysiwyg = "true";
defparam \data_6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \Add17~0 (
// Equation(s):
// \Add17~0_combout  = (data_6[0] & (\Add16~0_combout  $ (VCC))) # (!data_6[0] & (\Add16~0_combout  & VCC))
// \Add17~1  = CARRY((data_6[0] & \Add16~0_combout ))

	.dataa(data_6[0]),
	.datab(\Add16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add17~0_combout ),
	.cout(\Add17~1 ));
// synopsys translate_off
defparam \Add17~0 .lut_mask = 16'h6688;
defparam \Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \Add17~2 (
// Equation(s):
// \Add17~2_combout  = (\Add16~2_combout  & ((data_6[1] & (\Add17~1  & VCC)) # (!data_6[1] & (!\Add17~1 )))) # (!\Add16~2_combout  & ((data_6[1] & (!\Add17~1 )) # (!data_6[1] & ((\Add17~1 ) # (GND)))))
// \Add17~3  = CARRY((\Add16~2_combout  & (!data_6[1] & !\Add17~1 )) # (!\Add16~2_combout  & ((!\Add17~1 ) # (!data_6[1]))))

	.dataa(\Add16~2_combout ),
	.datab(data_6[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~1 ),
	.combout(\Add17~2_combout ),
	.cout(\Add17~3 ));
// synopsys translate_off
defparam \Add17~2 .lut_mask = 16'h9617;
defparam \Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \data_7[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[0] .is_wysiwyg = "true";
defparam \data_7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \Add18~0 (
// Equation(s):
// \Add18~0_combout  = (data_7[0] & (\Add17~0_combout  $ (VCC))) # (!data_7[0] & (\Add17~0_combout  & VCC))
// \Add18~1  = CARRY((data_7[0] & \Add17~0_combout ))

	.dataa(data_7[0]),
	.datab(\Add17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add18~0_combout ),
	.cout(\Add18~1 ));
// synopsys translate_off
defparam \Add18~0 .lut_mask = 16'h6688;
defparam \Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \Add18~2 (
// Equation(s):
// \Add18~2_combout  = (data_7[1] & ((\Add17~2_combout  & (\Add18~1  & VCC)) # (!\Add17~2_combout  & (!\Add18~1 )))) # (!data_7[1] & ((\Add17~2_combout  & (!\Add18~1 )) # (!\Add17~2_combout  & ((\Add18~1 ) # (GND)))))
// \Add18~3  = CARRY((data_7[1] & (!\Add17~2_combout  & !\Add18~1 )) # (!data_7[1] & ((!\Add18~1 ) # (!\Add17~2_combout ))))

	.dataa(data_7[1]),
	.datab(\Add17~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~1 ),
	.combout(\Add18~2_combout ),
	.cout(\Add18~3 ));
// synopsys translate_off
defparam \Add18~2 .lut_mask = 16'h9617;
defparam \Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \data_8[1]~feeder (
// Equation(s):
// \data_8[1]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[1]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \sum_write_addr[0]~0 (
// Equation(s):
// \sum_write_addr[0]~0_combout  = (s[3] & (!state[0] & \output_write_en~0_combout ))

	.dataa(gnd),
	.datab(s[3]),
	.datac(state[0]),
	.datad(\output_write_en~0_combout ),
	.cin(gnd),
	.combout(\sum_write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[0]~0 .lut_mask = 16'h0C00;
defparam \sum_write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \data_8[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[1] .is_wysiwyg = "true";
defparam \data_8[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \data_8[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[0] .is_wysiwyg = "true";
defparam \data_8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \sum[0]~39 (
// Equation(s):
// \sum[0]~39_combout  = (\Add18~0_combout  & (data_8[0] $ (VCC))) # (!\Add18~0_combout  & (data_8[0] & VCC))
// \sum[0]~40  = CARRY((\Add18~0_combout  & data_8[0]))

	.dataa(\Add18~0_combout ),
	.datab(data_8[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sum[0]~39_combout ),
	.cout(\sum[0]~40 ));
// synopsys translate_off
defparam \sum[0]~39 .lut_mask = 16'h6688;
defparam \sum[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \sum[1]~41 (
// Equation(s):
// \sum[1]~41_combout  = (\Add18~2_combout  & ((data_8[1] & (\sum[0]~40  & VCC)) # (!data_8[1] & (!\sum[0]~40 )))) # (!\Add18~2_combout  & ((data_8[1] & (!\sum[0]~40 )) # (!data_8[1] & ((\sum[0]~40 ) # (GND)))))
// \sum[1]~42  = CARRY((\Add18~2_combout  & (!data_8[1] & !\sum[0]~40 )) # (!\Add18~2_combout  & ((!\sum[0]~40 ) # (!data_8[1]))))

	.dataa(\Add18~2_combout ),
	.datab(data_8[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[0]~40 ),
	.combout(\sum[1]~41_combout ),
	.cout(\sum[1]~42 ));
// synopsys translate_off
defparam \sum[1]~41 .lut_mask = 16'h9617;
defparam \sum[1]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \sum[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[1]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[1] .is_wysiwyg = "true";
defparam \sum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \sum_ram_data_in[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[1] .is_wysiwyg = "true";
defparam \sum_ram_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \sum_write_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(t[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[0] .is_wysiwyg = "true";
defparam \sum_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \sum_write_addr[1]~feeder (
// Equation(s):
// \sum_write_addr[1]~feeder_combout  = t[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[1]),
	.cin(gnd),
	.combout(\sum_write_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \sum_write_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[1] .is_wysiwyg = "true";
defparam \sum_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \sum_write_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(t[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[2] .is_wysiwyg = "true";
defparam \sum_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \sum_write_addr[3]~feeder (
// Equation(s):
// \sum_write_addr[3]~feeder_combout  = t[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[3]),
	.cin(gnd),
	.combout(\sum_write_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \sum_write_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[3] .is_wysiwyg = "true";
defparam \sum_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \sum_write_addr[4]~feeder (
// Equation(s):
// \sum_write_addr[4]~feeder_combout  = t[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[4]),
	.cin(gnd),
	.combout(\sum_write_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \sum_write_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[4] .is_wysiwyg = "true";
defparam \sum_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \sum_write_addr[5]~feeder (
// Equation(s):
// \sum_write_addr[5]~feeder_combout  = t[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[5]),
	.cin(gnd),
	.combout(\sum_write_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \sum_write_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[5] .is_wysiwyg = "true";
defparam \sum_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \sum_write_addr[6]~feeder (
// Equation(s):
// \sum_write_addr[6]~feeder_combout  = t[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[6]),
	.cin(gnd),
	.combout(\sum_write_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \sum_write_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[6] .is_wysiwyg = "true";
defparam \sum_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \sum_write_addr[7]~feeder (
// Equation(s):
// \sum_write_addr[7]~feeder_combout  = t[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[7]),
	.cin(gnd),
	.combout(\sum_write_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \sum_write_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[7] .is_wysiwyg = "true";
defparam \sum_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \sum_write_addr[8]~feeder (
// Equation(s):
// \sum_write_addr[8]~feeder_combout  = t[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[8]),
	.cin(gnd),
	.combout(\sum_write_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \sum_write_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[8] .is_wysiwyg = "true";
defparam \sum_write_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \sum_write_addr[9]~feeder (
// Equation(s):
// \sum_write_addr[9]~feeder_combout  = t[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[9]),
	.cin(gnd),
	.combout(\sum_write_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \sum_write_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \sum_write_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_write_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_write_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_write_addr[9] .is_wysiwyg = "true";
defparam \sum_write_addr[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [66]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [34]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [34]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [66]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hCCAA;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N29
dffeas \proc_ram_data_in[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[2] .is_wysiwyg = "true";
defparam \proc_ram_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[2]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \output_ram_data_in[2]~feeder (
// Equation(s):
// \output_ram_data_in[2]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\output_ram_data_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[2]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \output_ram_data_in[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[2] .is_wysiwyg = "true";
defparam \output_ram_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[2]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \data_5[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[2] .is_wysiwyg = "true";
defparam \data_5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \data_4[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[2] .is_wysiwyg = "true";
defparam \data_4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \data_3[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[2] .is_wysiwyg = "true";
defparam \data_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \data_1[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[2] .is_wysiwyg = "true";
defparam \data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \data_2[2]~feeder (
// Equation(s):
// \data_2[2]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[2]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \data_2[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[2] .is_wysiwyg = "true";
defparam \data_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \Add13~4 (
// Equation(s):
// \Add13~4_combout  = ((data_1[2] $ (data_2[2] $ (!\Add13~3 )))) # (GND)
// \Add13~5  = CARRY((data_1[2] & ((data_2[2]) # (!\Add13~3 ))) # (!data_1[2] & (data_2[2] & !\Add13~3 )))

	.dataa(data_1[2]),
	.datab(data_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~3 ),
	.combout(\Add13~4_combout ),
	.cout(\Add13~5 ));
// synopsys translate_off
defparam \Add13~4 .lut_mask = 16'h698E;
defparam \Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \Add14~4 (
// Equation(s):
// \Add14~4_combout  = ((data_3[2] $ (\Add13~4_combout  $ (!\Add14~3 )))) # (GND)
// \Add14~5  = CARRY((data_3[2] & ((\Add13~4_combout ) # (!\Add14~3 ))) # (!data_3[2] & (\Add13~4_combout  & !\Add14~3 )))

	.dataa(data_3[2]),
	.datab(\Add13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~3 ),
	.combout(\Add14~4_combout ),
	.cout(\Add14~5 ));
// synopsys translate_off
defparam \Add14~4 .lut_mask = 16'h698E;
defparam \Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \Add15~4 (
// Equation(s):
// \Add15~4_combout  = ((data_4[2] $ (\Add14~4_combout  $ (!\Add15~3 )))) # (GND)
// \Add15~5  = CARRY((data_4[2] & ((\Add14~4_combout ) # (!\Add15~3 ))) # (!data_4[2] & (\Add14~4_combout  & !\Add15~3 )))

	.dataa(data_4[2]),
	.datab(\Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~3 ),
	.combout(\Add15~4_combout ),
	.cout(\Add15~5 ));
// synopsys translate_off
defparam \Add15~4 .lut_mask = 16'h698E;
defparam \Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \Add16~4 (
// Equation(s):
// \Add16~4_combout  = ((data_5[2] $ (\Add15~4_combout  $ (!\Add16~3 )))) # (GND)
// \Add16~5  = CARRY((data_5[2] & ((\Add15~4_combout ) # (!\Add16~3 ))) # (!data_5[2] & (\Add15~4_combout  & !\Add16~3 )))

	.dataa(data_5[2]),
	.datab(\Add15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~3 ),
	.combout(\Add16~4_combout ),
	.cout(\Add16~5 ));
// synopsys translate_off
defparam \Add16~4 .lut_mask = 16'h698E;
defparam \Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \data_6[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[2] .is_wysiwyg = "true";
defparam \data_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \Add17~4 (
// Equation(s):
// \Add17~4_combout  = ((\Add16~4_combout  $ (data_6[2] $ (!\Add17~3 )))) # (GND)
// \Add17~5  = CARRY((\Add16~4_combout  & ((data_6[2]) # (!\Add17~3 ))) # (!\Add16~4_combout  & (data_6[2] & !\Add17~3 )))

	.dataa(\Add16~4_combout ),
	.datab(data_6[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~3 ),
	.combout(\Add17~4_combout ),
	.cout(\Add17~5 ));
// synopsys translate_off
defparam \Add17~4 .lut_mask = 16'h698E;
defparam \Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \data_7[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[2] .is_wysiwyg = "true";
defparam \data_7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \Add18~4 (
// Equation(s):
// \Add18~4_combout  = ((\Add17~4_combout  $ (data_7[2] $ (!\Add18~3 )))) # (GND)
// \Add18~5  = CARRY((\Add17~4_combout  & ((data_7[2]) # (!\Add18~3 ))) # (!\Add17~4_combout  & (data_7[2] & !\Add18~3 )))

	.dataa(\Add17~4_combout ),
	.datab(data_7[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~3 ),
	.combout(\Add18~4_combout ),
	.cout(\Add18~5 ));
// synopsys translate_off
defparam \Add18~4 .lut_mask = 16'h698E;
defparam \Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \data_8[2]~feeder (
// Equation(s):
// \data_8[2]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[2]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \data_8[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[2] .is_wysiwyg = "true";
defparam \data_8[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \sum[2]~43 (
// Equation(s):
// \sum[2]~43_combout  = ((\Add18~4_combout  $ (data_8[2] $ (!\sum[1]~42 )))) # (GND)
// \sum[2]~44  = CARRY((\Add18~4_combout  & ((data_8[2]) # (!\sum[1]~42 ))) # (!\Add18~4_combout  & (data_8[2] & !\sum[1]~42 )))

	.dataa(\Add18~4_combout ),
	.datab(data_8[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[1]~42 ),
	.combout(\sum[2]~43_combout ),
	.cout(\sum[2]~44 ));
// synopsys translate_off
defparam \sum[2]~43 .lut_mask = 16'h698E;
defparam \sum[2]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \sum[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[2]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[2] .is_wysiwyg = "true";
defparam \sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \sum_ram_data_in[2]~feeder (
// Equation(s):
// \sum_ram_data_in[2]~feeder_combout  = sum[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[2]),
	.cin(gnd),
	.combout(\sum_ram_data_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[2]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \sum_ram_data_in[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[2] .is_wysiwyg = "true";
defparam \sum_ram_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N28
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [73]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [41]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [41]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [73]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hEE22;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y57_N29
dffeas \proc_ram_data_in[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux22~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[9]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[9] .is_wysiwyg = "true";
defparam \proc_ram_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[9]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \output_ram_data_in[9]~feeder (
// Equation(s):
// \output_ram_data_in[9]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_ram_data_in[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[9]~feeder .lut_mask = 16'hF0F0;
defparam \output_ram_data_in[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \output_ram_data_in[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[9] .is_wysiwyg = "true";
defparam \output_ram_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[9]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \data_8[9]~feeder (
// Equation(s):
// \data_8[9]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[9]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \data_8[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[9] .is_wysiwyg = "true";
defparam \data_8[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \data_7[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[9] .is_wysiwyg = "true";
defparam \data_7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \data_6[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[9] .is_wysiwyg = "true";
defparam \data_6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \data_2[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[9] .is_wysiwyg = "true";
defparam \data_2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \data_1[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[9] .is_wysiwyg = "true";
defparam \data_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N6
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [72]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [40]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [40]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [72]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hEE22;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N7
dffeas \proc_ram_data_in[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[8] .is_wysiwyg = "true";
defparam \proc_ram_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[8]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \output_ram_data_in[8]~feeder (
// Equation(s):
// \output_ram_data_in[8]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\output_ram_data_in[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[8]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \output_ram_data_in[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[8] .is_wysiwyg = "true";
defparam \output_ram_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[8]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \data_2[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[8] .is_wysiwyg = "true";
defparam \data_2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \data_1[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[8] .is_wysiwyg = "true";
defparam \data_1[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y52_N12
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [71]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [39]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [39]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [71]),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hEE22;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y52_N13
dffeas \proc_ram_data_in[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux24~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[7] .is_wysiwyg = "true";
defparam \proc_ram_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[7]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \output_ram_data_in[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr3|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[7] .is_wysiwyg = "true";
defparam \output_ram_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[7]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \data_1[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[7] .is_wysiwyg = "true";
defparam \data_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \data_2[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[7] .is_wysiwyg = "true";
defparam \data_2[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y52_N2
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [70])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [38])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [70]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [38]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hAACC;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y52_N3
dffeas \proc_ram_data_in[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[6] .is_wysiwyg = "true";
defparam \proc_ram_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[6]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \output_ram_data_in[6]~feeder (
// Equation(s):
// \output_ram_data_in[6]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\output_ram_data_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[6]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \output_ram_data_in[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[6] .is_wysiwyg = "true";
defparam \output_ram_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[6]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \data_2[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[6] .is_wysiwyg = "true";
defparam \data_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \data_1[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[6] .is_wysiwyg = "true";
defparam \data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [69])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [37])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [69]),
	.datab(gnd),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [37]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hAAF0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y52_N12
cycloneive_lcell_comb \proc_ram_data_in[5]~feeder (
// Equation(s):
// \proc_ram_data_in[5]~feeder_combout  = \Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\proc_ram_data_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[5]~feeder .lut_mask = 16'hFF00;
defparam \proc_ram_data_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X70_Y52_N13
dffeas \proc_ram_data_in[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_ram_data_in[5]~feeder_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[5] .is_wysiwyg = "true";
defparam \proc_ram_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[5]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X77_Y37_N31
dffeas \output_ram_data_in[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr3|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[5] .is_wysiwyg = "true";
defparam \output_ram_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[5]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \data_1[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[5] .is_wysiwyg = "true";
defparam \data_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \data_2[5]~feeder (
// Equation(s):
// \data_2[5]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[5]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \data_2[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[5] .is_wysiwyg = "true";
defparam \data_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N0
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [68]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [36]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [36]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [68]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hEE22;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y56_N1
dffeas \proc_ram_data_in[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[4] .is_wysiwyg = "true";
defparam \proc_ram_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[4]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \output_ram_data_in[4]~feeder (
// Equation(s):
// \output_ram_data_in[4]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_ram_data_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[4]~feeder .lut_mask = 16'hF0F0;
defparam \output_ram_data_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \output_ram_data_in[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[4] .is_wysiwyg = "true";
defparam \output_ram_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[4]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \data_1[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[4] .is_wysiwyg = "true";
defparam \data_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \data_2[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[4] .is_wysiwyg = "true";
defparam \data_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [67])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [35])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [67]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [35]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hAACC;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N13
dffeas \proc_ram_data_in[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[3] .is_wysiwyg = "true";
defparam \proc_ram_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[3]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \output_ram_data_in[3]~feeder (
// Equation(s):
// \output_ram_data_in[3]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\output_ram_data_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[3]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \output_ram_data_in[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[3] .is_wysiwyg = "true";
defparam \output_ram_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[3]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \data_1[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[3] .is_wysiwyg = "true";
defparam \data_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \data_2[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[3] .is_wysiwyg = "true";
defparam \data_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \Add13~6 (
// Equation(s):
// \Add13~6_combout  = (data_1[3] & ((data_2[3] & (\Add13~5  & VCC)) # (!data_2[3] & (!\Add13~5 )))) # (!data_1[3] & ((data_2[3] & (!\Add13~5 )) # (!data_2[3] & ((\Add13~5 ) # (GND)))))
// \Add13~7  = CARRY((data_1[3] & (!data_2[3] & !\Add13~5 )) # (!data_1[3] & ((!\Add13~5 ) # (!data_2[3]))))

	.dataa(data_1[3]),
	.datab(data_2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~5 ),
	.combout(\Add13~6_combout ),
	.cout(\Add13~7 ));
// synopsys translate_off
defparam \Add13~6 .lut_mask = 16'h9617;
defparam \Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \Add13~8 (
// Equation(s):
// \Add13~8_combout  = ((data_1[4] $ (data_2[4] $ (!\Add13~7 )))) # (GND)
// \Add13~9  = CARRY((data_1[4] & ((data_2[4]) # (!\Add13~7 ))) # (!data_1[4] & (data_2[4] & !\Add13~7 )))

	.dataa(data_1[4]),
	.datab(data_2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~7 ),
	.combout(\Add13~8_combout ),
	.cout(\Add13~9 ));
// synopsys translate_off
defparam \Add13~8 .lut_mask = 16'h698E;
defparam \Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \Add13~10 (
// Equation(s):
// \Add13~10_combout  = (data_1[5] & ((data_2[5] & (\Add13~9  & VCC)) # (!data_2[5] & (!\Add13~9 )))) # (!data_1[5] & ((data_2[5] & (!\Add13~9 )) # (!data_2[5] & ((\Add13~9 ) # (GND)))))
// \Add13~11  = CARRY((data_1[5] & (!data_2[5] & !\Add13~9 )) # (!data_1[5] & ((!\Add13~9 ) # (!data_2[5]))))

	.dataa(data_1[5]),
	.datab(data_2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~9 ),
	.combout(\Add13~10_combout ),
	.cout(\Add13~11 ));
// synopsys translate_off
defparam \Add13~10 .lut_mask = 16'h9617;
defparam \Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \Add13~12 (
// Equation(s):
// \Add13~12_combout  = ((data_2[6] $ (data_1[6] $ (!\Add13~11 )))) # (GND)
// \Add13~13  = CARRY((data_2[6] & ((data_1[6]) # (!\Add13~11 ))) # (!data_2[6] & (data_1[6] & !\Add13~11 )))

	.dataa(data_2[6]),
	.datab(data_1[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~11 ),
	.combout(\Add13~12_combout ),
	.cout(\Add13~13 ));
// synopsys translate_off
defparam \Add13~12 .lut_mask = 16'h698E;
defparam \Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \Add13~14 (
// Equation(s):
// \Add13~14_combout  = (data_1[7] & ((data_2[7] & (\Add13~13  & VCC)) # (!data_2[7] & (!\Add13~13 )))) # (!data_1[7] & ((data_2[7] & (!\Add13~13 )) # (!data_2[7] & ((\Add13~13 ) # (GND)))))
// \Add13~15  = CARRY((data_1[7] & (!data_2[7] & !\Add13~13 )) # (!data_1[7] & ((!\Add13~13 ) # (!data_2[7]))))

	.dataa(data_1[7]),
	.datab(data_2[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~13 ),
	.combout(\Add13~14_combout ),
	.cout(\Add13~15 ));
// synopsys translate_off
defparam \Add13~14 .lut_mask = 16'h9617;
defparam \Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \Add13~16 (
// Equation(s):
// \Add13~16_combout  = ((data_2[8] $ (data_1[8] $ (!\Add13~15 )))) # (GND)
// \Add13~17  = CARRY((data_2[8] & ((data_1[8]) # (!\Add13~15 ))) # (!data_2[8] & (data_1[8] & !\Add13~15 )))

	.dataa(data_2[8]),
	.datab(data_1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~15 ),
	.combout(\Add13~16_combout ),
	.cout(\Add13~17 ));
// synopsys translate_off
defparam \Add13~16 .lut_mask = 16'h698E;
defparam \Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \Add13~18 (
// Equation(s):
// \Add13~18_combout  = (data_2[9] & ((data_1[9] & (\Add13~17  & VCC)) # (!data_1[9] & (!\Add13~17 )))) # (!data_2[9] & ((data_1[9] & (!\Add13~17 )) # (!data_1[9] & ((\Add13~17 ) # (GND)))))
// \Add13~19  = CARRY((data_2[9] & (!data_1[9] & !\Add13~17 )) # (!data_2[9] & ((!\Add13~17 ) # (!data_1[9]))))

	.dataa(data_2[9]),
	.datab(data_1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~17 ),
	.combout(\Add13~18_combout ),
	.cout(\Add13~19 ));
// synopsys translate_off
defparam \Add13~18 .lut_mask = 16'h9617;
defparam \Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \data_3[9]~feeder (
// Equation(s):
// \data_3[9]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\data_3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[9]~feeder .lut_mask = 16'hFF00;
defparam \data_3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \data_3[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[9] .is_wysiwyg = "true";
defparam \data_3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \data_3[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[8] .is_wysiwyg = "true";
defparam \data_3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \data_3[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[7] .is_wysiwyg = "true";
defparam \data_3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \data_3[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[6] .is_wysiwyg = "true";
defparam \data_3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \data_3[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[5] .is_wysiwyg = "true";
defparam \data_3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \data_3[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[4] .is_wysiwyg = "true";
defparam \data_3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \data_3[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[3] .is_wysiwyg = "true";
defparam \data_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \Add14~6 (
// Equation(s):
// \Add14~6_combout  = (data_3[3] & ((\Add13~6_combout  & (\Add14~5  & VCC)) # (!\Add13~6_combout  & (!\Add14~5 )))) # (!data_3[3] & ((\Add13~6_combout  & (!\Add14~5 )) # (!\Add13~6_combout  & ((\Add14~5 ) # (GND)))))
// \Add14~7  = CARRY((data_3[3] & (!\Add13~6_combout  & !\Add14~5 )) # (!data_3[3] & ((!\Add14~5 ) # (!\Add13~6_combout ))))

	.dataa(data_3[3]),
	.datab(\Add13~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~5 ),
	.combout(\Add14~6_combout ),
	.cout(\Add14~7 ));
// synopsys translate_off
defparam \Add14~6 .lut_mask = 16'h9617;
defparam \Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \Add14~8 (
// Equation(s):
// \Add14~8_combout  = ((data_3[4] $ (\Add13~8_combout  $ (!\Add14~7 )))) # (GND)
// \Add14~9  = CARRY((data_3[4] & ((\Add13~8_combout ) # (!\Add14~7 ))) # (!data_3[4] & (\Add13~8_combout  & !\Add14~7 )))

	.dataa(data_3[4]),
	.datab(\Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~7 ),
	.combout(\Add14~8_combout ),
	.cout(\Add14~9 ));
// synopsys translate_off
defparam \Add14~8 .lut_mask = 16'h698E;
defparam \Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \Add14~10 (
// Equation(s):
// \Add14~10_combout  = (\Add13~10_combout  & ((data_3[5] & (\Add14~9  & VCC)) # (!data_3[5] & (!\Add14~9 )))) # (!\Add13~10_combout  & ((data_3[5] & (!\Add14~9 )) # (!data_3[5] & ((\Add14~9 ) # (GND)))))
// \Add14~11  = CARRY((\Add13~10_combout  & (!data_3[5] & !\Add14~9 )) # (!\Add13~10_combout  & ((!\Add14~9 ) # (!data_3[5]))))

	.dataa(\Add13~10_combout ),
	.datab(data_3[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~9 ),
	.combout(\Add14~10_combout ),
	.cout(\Add14~11 ));
// synopsys translate_off
defparam \Add14~10 .lut_mask = 16'h9617;
defparam \Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \Add14~12 (
// Equation(s):
// \Add14~12_combout  = ((data_3[6] $ (\Add13~12_combout  $ (!\Add14~11 )))) # (GND)
// \Add14~13  = CARRY((data_3[6] & ((\Add13~12_combout ) # (!\Add14~11 ))) # (!data_3[6] & (\Add13~12_combout  & !\Add14~11 )))

	.dataa(data_3[6]),
	.datab(\Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~11 ),
	.combout(\Add14~12_combout ),
	.cout(\Add14~13 ));
// synopsys translate_off
defparam \Add14~12 .lut_mask = 16'h698E;
defparam \Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \Add14~14 (
// Equation(s):
// \Add14~14_combout  = (data_3[7] & ((\Add13~14_combout  & (\Add14~13  & VCC)) # (!\Add13~14_combout  & (!\Add14~13 )))) # (!data_3[7] & ((\Add13~14_combout  & (!\Add14~13 )) # (!\Add13~14_combout  & ((\Add14~13 ) # (GND)))))
// \Add14~15  = CARRY((data_3[7] & (!\Add13~14_combout  & !\Add14~13 )) # (!data_3[7] & ((!\Add14~13 ) # (!\Add13~14_combout ))))

	.dataa(data_3[7]),
	.datab(\Add13~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~13 ),
	.combout(\Add14~14_combout ),
	.cout(\Add14~15 ));
// synopsys translate_off
defparam \Add14~14 .lut_mask = 16'h9617;
defparam \Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \Add14~16 (
// Equation(s):
// \Add14~16_combout  = ((\Add13~16_combout  $ (data_3[8] $ (!\Add14~15 )))) # (GND)
// \Add14~17  = CARRY((\Add13~16_combout  & ((data_3[8]) # (!\Add14~15 ))) # (!\Add13~16_combout  & (data_3[8] & !\Add14~15 )))

	.dataa(\Add13~16_combout ),
	.datab(data_3[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~15 ),
	.combout(\Add14~16_combout ),
	.cout(\Add14~17 ));
// synopsys translate_off
defparam \Add14~16 .lut_mask = 16'h698E;
defparam \Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \Add14~18 (
// Equation(s):
// \Add14~18_combout  = (\Add13~18_combout  & ((data_3[9] & (\Add14~17  & VCC)) # (!data_3[9] & (!\Add14~17 )))) # (!\Add13~18_combout  & ((data_3[9] & (!\Add14~17 )) # (!data_3[9] & ((\Add14~17 ) # (GND)))))
// \Add14~19  = CARRY((\Add13~18_combout  & (!data_3[9] & !\Add14~17 )) # (!\Add13~18_combout  & ((!\Add14~17 ) # (!data_3[9]))))

	.dataa(\Add13~18_combout ),
	.datab(data_3[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~17 ),
	.combout(\Add14~18_combout ),
	.cout(\Add14~19 ));
// synopsys translate_off
defparam \Add14~18 .lut_mask = 16'h9617;
defparam \Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \data_4[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[9] .is_wysiwyg = "true";
defparam \data_4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \data_4[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[8] .is_wysiwyg = "true";
defparam \data_4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \data_4[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[7] .is_wysiwyg = "true";
defparam \data_4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \data_4[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[6] .is_wysiwyg = "true";
defparam \data_4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \data_4[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[5] .is_wysiwyg = "true";
defparam \data_4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \data_4[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[4] .is_wysiwyg = "true";
defparam \data_4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \data_4[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[3] .is_wysiwyg = "true";
defparam \data_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \Add15~6 (
// Equation(s):
// \Add15~6_combout  = (data_4[3] & ((\Add14~6_combout  & (\Add15~5  & VCC)) # (!\Add14~6_combout  & (!\Add15~5 )))) # (!data_4[3] & ((\Add14~6_combout  & (!\Add15~5 )) # (!\Add14~6_combout  & ((\Add15~5 ) # (GND)))))
// \Add15~7  = CARRY((data_4[3] & (!\Add14~6_combout  & !\Add15~5 )) # (!data_4[3] & ((!\Add15~5 ) # (!\Add14~6_combout ))))

	.dataa(data_4[3]),
	.datab(\Add14~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~5 ),
	.combout(\Add15~6_combout ),
	.cout(\Add15~7 ));
// synopsys translate_off
defparam \Add15~6 .lut_mask = 16'h9617;
defparam \Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \Add15~8 (
// Equation(s):
// \Add15~8_combout  = ((data_4[4] $ (\Add14~8_combout  $ (!\Add15~7 )))) # (GND)
// \Add15~9  = CARRY((data_4[4] & ((\Add14~8_combout ) # (!\Add15~7 ))) # (!data_4[4] & (\Add14~8_combout  & !\Add15~7 )))

	.dataa(data_4[4]),
	.datab(\Add14~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~7 ),
	.combout(\Add15~8_combout ),
	.cout(\Add15~9 ));
// synopsys translate_off
defparam \Add15~8 .lut_mask = 16'h698E;
defparam \Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \Add15~10 (
// Equation(s):
// \Add15~10_combout  = (data_4[5] & ((\Add14~10_combout  & (\Add15~9  & VCC)) # (!\Add14~10_combout  & (!\Add15~9 )))) # (!data_4[5] & ((\Add14~10_combout  & (!\Add15~9 )) # (!\Add14~10_combout  & ((\Add15~9 ) # (GND)))))
// \Add15~11  = CARRY((data_4[5] & (!\Add14~10_combout  & !\Add15~9 )) # (!data_4[5] & ((!\Add15~9 ) # (!\Add14~10_combout ))))

	.dataa(data_4[5]),
	.datab(\Add14~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~9 ),
	.combout(\Add15~10_combout ),
	.cout(\Add15~11 ));
// synopsys translate_off
defparam \Add15~10 .lut_mask = 16'h9617;
defparam \Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \Add15~12 (
// Equation(s):
// \Add15~12_combout  = ((\Add14~12_combout  $ (data_4[6] $ (!\Add15~11 )))) # (GND)
// \Add15~13  = CARRY((\Add14~12_combout  & ((data_4[6]) # (!\Add15~11 ))) # (!\Add14~12_combout  & (data_4[6] & !\Add15~11 )))

	.dataa(\Add14~12_combout ),
	.datab(data_4[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~11 ),
	.combout(\Add15~12_combout ),
	.cout(\Add15~13 ));
// synopsys translate_off
defparam \Add15~12 .lut_mask = 16'h698E;
defparam \Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \Add15~14 (
// Equation(s):
// \Add15~14_combout  = (data_4[7] & ((\Add14~14_combout  & (\Add15~13  & VCC)) # (!\Add14~14_combout  & (!\Add15~13 )))) # (!data_4[7] & ((\Add14~14_combout  & (!\Add15~13 )) # (!\Add14~14_combout  & ((\Add15~13 ) # (GND)))))
// \Add15~15  = CARRY((data_4[7] & (!\Add14~14_combout  & !\Add15~13 )) # (!data_4[7] & ((!\Add15~13 ) # (!\Add14~14_combout ))))

	.dataa(data_4[7]),
	.datab(\Add14~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~13 ),
	.combout(\Add15~14_combout ),
	.cout(\Add15~15 ));
// synopsys translate_off
defparam \Add15~14 .lut_mask = 16'h9617;
defparam \Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \Add15~16 (
// Equation(s):
// \Add15~16_combout  = ((data_4[8] $ (\Add14~16_combout  $ (!\Add15~15 )))) # (GND)
// \Add15~17  = CARRY((data_4[8] & ((\Add14~16_combout ) # (!\Add15~15 ))) # (!data_4[8] & (\Add14~16_combout  & !\Add15~15 )))

	.dataa(data_4[8]),
	.datab(\Add14~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~15 ),
	.combout(\Add15~16_combout ),
	.cout(\Add15~17 ));
// synopsys translate_off
defparam \Add15~16 .lut_mask = 16'h698E;
defparam \Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \Add15~18 (
// Equation(s):
// \Add15~18_combout  = (\Add14~18_combout  & ((data_4[9] & (\Add15~17  & VCC)) # (!data_4[9] & (!\Add15~17 )))) # (!\Add14~18_combout  & ((data_4[9] & (!\Add15~17 )) # (!data_4[9] & ((\Add15~17 ) # (GND)))))
// \Add15~19  = CARRY((\Add14~18_combout  & (!data_4[9] & !\Add15~17 )) # (!\Add14~18_combout  & ((!\Add15~17 ) # (!data_4[9]))))

	.dataa(\Add14~18_combout ),
	.datab(data_4[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~17 ),
	.combout(\Add15~18_combout ),
	.cout(\Add15~19 ));
// synopsys translate_off
defparam \Add15~18 .lut_mask = 16'h9617;
defparam \Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \data_5[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[9] .is_wysiwyg = "true";
defparam \data_5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \data_5[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[8] .is_wysiwyg = "true";
defparam \data_5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \data_5[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[7] .is_wysiwyg = "true";
defparam \data_5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \data_5[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[6] .is_wysiwyg = "true";
defparam \data_5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \data_5[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[5] .is_wysiwyg = "true";
defparam \data_5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \data_5[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[4] .is_wysiwyg = "true";
defparam \data_5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \data_5[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[3] .is_wysiwyg = "true";
defparam \data_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \Add16~6 (
// Equation(s):
// \Add16~6_combout  = (data_5[3] & ((\Add15~6_combout  & (\Add16~5  & VCC)) # (!\Add15~6_combout  & (!\Add16~5 )))) # (!data_5[3] & ((\Add15~6_combout  & (!\Add16~5 )) # (!\Add15~6_combout  & ((\Add16~5 ) # (GND)))))
// \Add16~7  = CARRY((data_5[3] & (!\Add15~6_combout  & !\Add16~5 )) # (!data_5[3] & ((!\Add16~5 ) # (!\Add15~6_combout ))))

	.dataa(data_5[3]),
	.datab(\Add15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~5 ),
	.combout(\Add16~6_combout ),
	.cout(\Add16~7 ));
// synopsys translate_off
defparam \Add16~6 .lut_mask = 16'h9617;
defparam \Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \Add16~8 (
// Equation(s):
// \Add16~8_combout  = ((data_5[4] $ (\Add15~8_combout  $ (!\Add16~7 )))) # (GND)
// \Add16~9  = CARRY((data_5[4] & ((\Add15~8_combout ) # (!\Add16~7 ))) # (!data_5[4] & (\Add15~8_combout  & !\Add16~7 )))

	.dataa(data_5[4]),
	.datab(\Add15~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~7 ),
	.combout(\Add16~8_combout ),
	.cout(\Add16~9 ));
// synopsys translate_off
defparam \Add16~8 .lut_mask = 16'h698E;
defparam \Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \Add16~10 (
// Equation(s):
// \Add16~10_combout  = (data_5[5] & ((\Add15~10_combout  & (\Add16~9  & VCC)) # (!\Add15~10_combout  & (!\Add16~9 )))) # (!data_5[5] & ((\Add15~10_combout  & (!\Add16~9 )) # (!\Add15~10_combout  & ((\Add16~9 ) # (GND)))))
// \Add16~11  = CARRY((data_5[5] & (!\Add15~10_combout  & !\Add16~9 )) # (!data_5[5] & ((!\Add16~9 ) # (!\Add15~10_combout ))))

	.dataa(data_5[5]),
	.datab(\Add15~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~9 ),
	.combout(\Add16~10_combout ),
	.cout(\Add16~11 ));
// synopsys translate_off
defparam \Add16~10 .lut_mask = 16'h9617;
defparam \Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \Add16~12 (
// Equation(s):
// \Add16~12_combout  = ((\Add15~12_combout  $ (data_5[6] $ (!\Add16~11 )))) # (GND)
// \Add16~13  = CARRY((\Add15~12_combout  & ((data_5[6]) # (!\Add16~11 ))) # (!\Add15~12_combout  & (data_5[6] & !\Add16~11 )))

	.dataa(\Add15~12_combout ),
	.datab(data_5[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~11 ),
	.combout(\Add16~12_combout ),
	.cout(\Add16~13 ));
// synopsys translate_off
defparam \Add16~12 .lut_mask = 16'h698E;
defparam \Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \Add16~14 (
// Equation(s):
// \Add16~14_combout  = (data_5[7] & ((\Add15~14_combout  & (\Add16~13  & VCC)) # (!\Add15~14_combout  & (!\Add16~13 )))) # (!data_5[7] & ((\Add15~14_combout  & (!\Add16~13 )) # (!\Add15~14_combout  & ((\Add16~13 ) # (GND)))))
// \Add16~15  = CARRY((data_5[7] & (!\Add15~14_combout  & !\Add16~13 )) # (!data_5[7] & ((!\Add16~13 ) # (!\Add15~14_combout ))))

	.dataa(data_5[7]),
	.datab(\Add15~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~13 ),
	.combout(\Add16~14_combout ),
	.cout(\Add16~15 ));
// synopsys translate_off
defparam \Add16~14 .lut_mask = 16'h9617;
defparam \Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \Add16~16 (
// Equation(s):
// \Add16~16_combout  = ((data_5[8] $ (\Add15~16_combout  $ (!\Add16~15 )))) # (GND)
// \Add16~17  = CARRY((data_5[8] & ((\Add15~16_combout ) # (!\Add16~15 ))) # (!data_5[8] & (\Add15~16_combout  & !\Add16~15 )))

	.dataa(data_5[8]),
	.datab(\Add15~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~15 ),
	.combout(\Add16~16_combout ),
	.cout(\Add16~17 ));
// synopsys translate_off
defparam \Add16~16 .lut_mask = 16'h698E;
defparam \Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \Add16~18 (
// Equation(s):
// \Add16~18_combout  = (\Add15~18_combout  & ((data_5[9] & (\Add16~17  & VCC)) # (!data_5[9] & (!\Add16~17 )))) # (!\Add15~18_combout  & ((data_5[9] & (!\Add16~17 )) # (!data_5[9] & ((\Add16~17 ) # (GND)))))
// \Add16~19  = CARRY((\Add15~18_combout  & (!data_5[9] & !\Add16~17 )) # (!\Add15~18_combout  & ((!\Add16~17 ) # (!data_5[9]))))

	.dataa(\Add15~18_combout ),
	.datab(data_5[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~17 ),
	.combout(\Add16~18_combout ),
	.cout(\Add16~19 ));
// synopsys translate_off
defparam \Add16~18 .lut_mask = 16'h9617;
defparam \Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \data_6[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[8] .is_wysiwyg = "true";
defparam \data_6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \data_6[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[7] .is_wysiwyg = "true";
defparam \data_6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \data_6[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[6] .is_wysiwyg = "true";
defparam \data_6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \data_6[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[5] .is_wysiwyg = "true";
defparam \data_6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \data_6[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[4] .is_wysiwyg = "true";
defparam \data_6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \data_6[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[3] .is_wysiwyg = "true";
defparam \data_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \Add17~6 (
// Equation(s):
// \Add17~6_combout  = (data_6[3] & ((\Add16~6_combout  & (\Add17~5  & VCC)) # (!\Add16~6_combout  & (!\Add17~5 )))) # (!data_6[3] & ((\Add16~6_combout  & (!\Add17~5 )) # (!\Add16~6_combout  & ((\Add17~5 ) # (GND)))))
// \Add17~7  = CARRY((data_6[3] & (!\Add16~6_combout  & !\Add17~5 )) # (!data_6[3] & ((!\Add17~5 ) # (!\Add16~6_combout ))))

	.dataa(data_6[3]),
	.datab(\Add16~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~5 ),
	.combout(\Add17~6_combout ),
	.cout(\Add17~7 ));
// synopsys translate_off
defparam \Add17~6 .lut_mask = 16'h9617;
defparam \Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \Add17~8 (
// Equation(s):
// \Add17~8_combout  = ((data_6[4] $ (\Add16~8_combout  $ (!\Add17~7 )))) # (GND)
// \Add17~9  = CARRY((data_6[4] & ((\Add16~8_combout ) # (!\Add17~7 ))) # (!data_6[4] & (\Add16~8_combout  & !\Add17~7 )))

	.dataa(data_6[4]),
	.datab(\Add16~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~7 ),
	.combout(\Add17~8_combout ),
	.cout(\Add17~9 ));
// synopsys translate_off
defparam \Add17~8 .lut_mask = 16'h698E;
defparam \Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \Add17~10 (
// Equation(s):
// \Add17~10_combout  = (data_6[5] & ((\Add16~10_combout  & (\Add17~9  & VCC)) # (!\Add16~10_combout  & (!\Add17~9 )))) # (!data_6[5] & ((\Add16~10_combout  & (!\Add17~9 )) # (!\Add16~10_combout  & ((\Add17~9 ) # (GND)))))
// \Add17~11  = CARRY((data_6[5] & (!\Add16~10_combout  & !\Add17~9 )) # (!data_6[5] & ((!\Add17~9 ) # (!\Add16~10_combout ))))

	.dataa(data_6[5]),
	.datab(\Add16~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~9 ),
	.combout(\Add17~10_combout ),
	.cout(\Add17~11 ));
// synopsys translate_off
defparam \Add17~10 .lut_mask = 16'h9617;
defparam \Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \Add17~12 (
// Equation(s):
// \Add17~12_combout  = ((data_6[6] $ (\Add16~12_combout  $ (!\Add17~11 )))) # (GND)
// \Add17~13  = CARRY((data_6[6] & ((\Add16~12_combout ) # (!\Add17~11 ))) # (!data_6[6] & (\Add16~12_combout  & !\Add17~11 )))

	.dataa(data_6[6]),
	.datab(\Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~11 ),
	.combout(\Add17~12_combout ),
	.cout(\Add17~13 ));
// synopsys translate_off
defparam \Add17~12 .lut_mask = 16'h698E;
defparam \Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \Add17~14 (
// Equation(s):
// \Add17~14_combout  = (\Add16~14_combout  & ((data_6[7] & (\Add17~13  & VCC)) # (!data_6[7] & (!\Add17~13 )))) # (!\Add16~14_combout  & ((data_6[7] & (!\Add17~13 )) # (!data_6[7] & ((\Add17~13 ) # (GND)))))
// \Add17~15  = CARRY((\Add16~14_combout  & (!data_6[7] & !\Add17~13 )) # (!\Add16~14_combout  & ((!\Add17~13 ) # (!data_6[7]))))

	.dataa(\Add16~14_combout ),
	.datab(data_6[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~13 ),
	.combout(\Add17~14_combout ),
	.cout(\Add17~15 ));
// synopsys translate_off
defparam \Add17~14 .lut_mask = 16'h9617;
defparam \Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \Add17~16 (
// Equation(s):
// \Add17~16_combout  = ((data_6[8] $ (\Add16~16_combout  $ (!\Add17~15 )))) # (GND)
// \Add17~17  = CARRY((data_6[8] & ((\Add16~16_combout ) # (!\Add17~15 ))) # (!data_6[8] & (\Add16~16_combout  & !\Add17~15 )))

	.dataa(data_6[8]),
	.datab(\Add16~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~15 ),
	.combout(\Add17~16_combout ),
	.cout(\Add17~17 ));
// synopsys translate_off
defparam \Add17~16 .lut_mask = 16'h698E;
defparam \Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \Add17~18 (
// Equation(s):
// \Add17~18_combout  = (data_6[9] & ((\Add16~18_combout  & (\Add17~17  & VCC)) # (!\Add16~18_combout  & (!\Add17~17 )))) # (!data_6[9] & ((\Add16~18_combout  & (!\Add17~17 )) # (!\Add16~18_combout  & ((\Add17~17 ) # (GND)))))
// \Add17~19  = CARRY((data_6[9] & (!\Add16~18_combout  & !\Add17~17 )) # (!data_6[9] & ((!\Add17~17 ) # (!\Add16~18_combout ))))

	.dataa(data_6[9]),
	.datab(\Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~17 ),
	.combout(\Add17~18_combout ),
	.cout(\Add17~19 ));
// synopsys translate_off
defparam \Add17~18 .lut_mask = 16'h9617;
defparam \Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \data_7[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[8] .is_wysiwyg = "true";
defparam \data_7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \data_7[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[7] .is_wysiwyg = "true";
defparam \data_7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \data_7[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[6] .is_wysiwyg = "true";
defparam \data_7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \data_7[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[5] .is_wysiwyg = "true";
defparam \data_7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \data_7[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[4] .is_wysiwyg = "true";
defparam \data_7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \data_7[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[3] .is_wysiwyg = "true";
defparam \data_7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \Add18~6 (
// Equation(s):
// \Add18~6_combout  = (\Add17~6_combout  & ((data_7[3] & (\Add18~5  & VCC)) # (!data_7[3] & (!\Add18~5 )))) # (!\Add17~6_combout  & ((data_7[3] & (!\Add18~5 )) # (!data_7[3] & ((\Add18~5 ) # (GND)))))
// \Add18~7  = CARRY((\Add17~6_combout  & (!data_7[3] & !\Add18~5 )) # (!\Add17~6_combout  & ((!\Add18~5 ) # (!data_7[3]))))

	.dataa(\Add17~6_combout ),
	.datab(data_7[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~5 ),
	.combout(\Add18~6_combout ),
	.cout(\Add18~7 ));
// synopsys translate_off
defparam \Add18~6 .lut_mask = 16'h9617;
defparam \Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \Add18~8 (
// Equation(s):
// \Add18~8_combout  = ((data_7[4] $ (\Add17~8_combout  $ (!\Add18~7 )))) # (GND)
// \Add18~9  = CARRY((data_7[4] & ((\Add17~8_combout ) # (!\Add18~7 ))) # (!data_7[4] & (\Add17~8_combout  & !\Add18~7 )))

	.dataa(data_7[4]),
	.datab(\Add17~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~7 ),
	.combout(\Add18~8_combout ),
	.cout(\Add18~9 ));
// synopsys translate_off
defparam \Add18~8 .lut_mask = 16'h698E;
defparam \Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \Add18~10 (
// Equation(s):
// \Add18~10_combout  = (data_7[5] & ((\Add17~10_combout  & (\Add18~9  & VCC)) # (!\Add17~10_combout  & (!\Add18~9 )))) # (!data_7[5] & ((\Add17~10_combout  & (!\Add18~9 )) # (!\Add17~10_combout  & ((\Add18~9 ) # (GND)))))
// \Add18~11  = CARRY((data_7[5] & (!\Add17~10_combout  & !\Add18~9 )) # (!data_7[5] & ((!\Add18~9 ) # (!\Add17~10_combout ))))

	.dataa(data_7[5]),
	.datab(\Add17~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~9 ),
	.combout(\Add18~10_combout ),
	.cout(\Add18~11 ));
// synopsys translate_off
defparam \Add18~10 .lut_mask = 16'h9617;
defparam \Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \Add18~12 (
// Equation(s):
// \Add18~12_combout  = ((data_7[6] $ (\Add17~12_combout  $ (!\Add18~11 )))) # (GND)
// \Add18~13  = CARRY((data_7[6] & ((\Add17~12_combout ) # (!\Add18~11 ))) # (!data_7[6] & (\Add17~12_combout  & !\Add18~11 )))

	.dataa(data_7[6]),
	.datab(\Add17~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~11 ),
	.combout(\Add18~12_combout ),
	.cout(\Add18~13 ));
// synopsys translate_off
defparam \Add18~12 .lut_mask = 16'h698E;
defparam \Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \Add18~14 (
// Equation(s):
// \Add18~14_combout  = (\Add17~14_combout  & ((data_7[7] & (\Add18~13  & VCC)) # (!data_7[7] & (!\Add18~13 )))) # (!\Add17~14_combout  & ((data_7[7] & (!\Add18~13 )) # (!data_7[7] & ((\Add18~13 ) # (GND)))))
// \Add18~15  = CARRY((\Add17~14_combout  & (!data_7[7] & !\Add18~13 )) # (!\Add17~14_combout  & ((!\Add18~13 ) # (!data_7[7]))))

	.dataa(\Add17~14_combout ),
	.datab(data_7[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~13 ),
	.combout(\Add18~14_combout ),
	.cout(\Add18~15 ));
// synopsys translate_off
defparam \Add18~14 .lut_mask = 16'h9617;
defparam \Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \Add18~16 (
// Equation(s):
// \Add18~16_combout  = ((data_7[8] $ (\Add17~16_combout  $ (!\Add18~15 )))) # (GND)
// \Add18~17  = CARRY((data_7[8] & ((\Add17~16_combout ) # (!\Add18~15 ))) # (!data_7[8] & (\Add17~16_combout  & !\Add18~15 )))

	.dataa(data_7[8]),
	.datab(\Add17~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~15 ),
	.combout(\Add18~16_combout ),
	.cout(\Add18~17 ));
// synopsys translate_off
defparam \Add18~16 .lut_mask = 16'h698E;
defparam \Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \Add18~18 (
// Equation(s):
// \Add18~18_combout  = (data_7[9] & ((\Add17~18_combout  & (\Add18~17  & VCC)) # (!\Add17~18_combout  & (!\Add18~17 )))) # (!data_7[9] & ((\Add17~18_combout  & (!\Add18~17 )) # (!\Add17~18_combout  & ((\Add18~17 ) # (GND)))))
// \Add18~19  = CARRY((data_7[9] & (!\Add17~18_combout  & !\Add18~17 )) # (!data_7[9] & ((!\Add18~17 ) # (!\Add17~18_combout ))))

	.dataa(data_7[9]),
	.datab(\Add17~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~17 ),
	.combout(\Add18~18_combout ),
	.cout(\Add18~19 ));
// synopsys translate_off
defparam \Add18~18 .lut_mask = 16'h9617;
defparam \Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \data_8[8]~feeder (
// Equation(s):
// \data_8[8]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[8]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \data_8[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[8] .is_wysiwyg = "true";
defparam \data_8[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \data_8[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[7] .is_wysiwyg = "true";
defparam \data_8[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \data_8[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[6] .is_wysiwyg = "true";
defparam \data_8[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \data_8[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[5] .is_wysiwyg = "true";
defparam \data_8[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \data_8[4]~feeder (
// Equation(s):
// \data_8[4]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[4]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \data_8[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[4] .is_wysiwyg = "true";
defparam \data_8[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \data_8[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[3] .is_wysiwyg = "true";
defparam \data_8[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \sum[3]~45 (
// Equation(s):
// \sum[3]~45_combout  = (\Add18~6_combout  & ((data_8[3] & (\sum[2]~44  & VCC)) # (!data_8[3] & (!\sum[2]~44 )))) # (!\Add18~6_combout  & ((data_8[3] & (!\sum[2]~44 )) # (!data_8[3] & ((\sum[2]~44 ) # (GND)))))
// \sum[3]~46  = CARRY((\Add18~6_combout  & (!data_8[3] & !\sum[2]~44 )) # (!\Add18~6_combout  & ((!\sum[2]~44 ) # (!data_8[3]))))

	.dataa(\Add18~6_combout ),
	.datab(data_8[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[2]~44 ),
	.combout(\sum[3]~45_combout ),
	.cout(\sum[3]~46 ));
// synopsys translate_off
defparam \sum[3]~45 .lut_mask = 16'h9617;
defparam \sum[3]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \sum[4]~47 (
// Equation(s):
// \sum[4]~47_combout  = ((data_8[4] $ (\Add18~8_combout  $ (!\sum[3]~46 )))) # (GND)
// \sum[4]~48  = CARRY((data_8[4] & ((\Add18~8_combout ) # (!\sum[3]~46 ))) # (!data_8[4] & (\Add18~8_combout  & !\sum[3]~46 )))

	.dataa(data_8[4]),
	.datab(\Add18~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[3]~46 ),
	.combout(\sum[4]~47_combout ),
	.cout(\sum[4]~48 ));
// synopsys translate_off
defparam \sum[4]~47 .lut_mask = 16'h698E;
defparam \sum[4]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \sum[5]~49 (
// Equation(s):
// \sum[5]~49_combout  = (data_8[5] & ((\Add18~10_combout  & (\sum[4]~48  & VCC)) # (!\Add18~10_combout  & (!\sum[4]~48 )))) # (!data_8[5] & ((\Add18~10_combout  & (!\sum[4]~48 )) # (!\Add18~10_combout  & ((\sum[4]~48 ) # (GND)))))
// \sum[5]~50  = CARRY((data_8[5] & (!\Add18~10_combout  & !\sum[4]~48 )) # (!data_8[5] & ((!\sum[4]~48 ) # (!\Add18~10_combout ))))

	.dataa(data_8[5]),
	.datab(\Add18~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[4]~48 ),
	.combout(\sum[5]~49_combout ),
	.cout(\sum[5]~50 ));
// synopsys translate_off
defparam \sum[5]~49 .lut_mask = 16'h9617;
defparam \sum[5]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \sum[6]~51 (
// Equation(s):
// \sum[6]~51_combout  = ((data_8[6] $ (\Add18~12_combout  $ (!\sum[5]~50 )))) # (GND)
// \sum[6]~52  = CARRY((data_8[6] & ((\Add18~12_combout ) # (!\sum[5]~50 ))) # (!data_8[6] & (\Add18~12_combout  & !\sum[5]~50 )))

	.dataa(data_8[6]),
	.datab(\Add18~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[5]~50 ),
	.combout(\sum[6]~51_combout ),
	.cout(\sum[6]~52 ));
// synopsys translate_off
defparam \sum[6]~51 .lut_mask = 16'h698E;
defparam \sum[6]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \sum[7]~53 (
// Equation(s):
// \sum[7]~53_combout  = (data_8[7] & ((\Add18~14_combout  & (\sum[6]~52  & VCC)) # (!\Add18~14_combout  & (!\sum[6]~52 )))) # (!data_8[7] & ((\Add18~14_combout  & (!\sum[6]~52 )) # (!\Add18~14_combout  & ((\sum[6]~52 ) # (GND)))))
// \sum[7]~54  = CARRY((data_8[7] & (!\Add18~14_combout  & !\sum[6]~52 )) # (!data_8[7] & ((!\sum[6]~52 ) # (!\Add18~14_combout ))))

	.dataa(data_8[7]),
	.datab(\Add18~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[6]~52 ),
	.combout(\sum[7]~53_combout ),
	.cout(\sum[7]~54 ));
// synopsys translate_off
defparam \sum[7]~53 .lut_mask = 16'h9617;
defparam \sum[7]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \sum[8]~55 (
// Equation(s):
// \sum[8]~55_combout  = ((\Add18~16_combout  $ (data_8[8] $ (!\sum[7]~54 )))) # (GND)
// \sum[8]~56  = CARRY((\Add18~16_combout  & ((data_8[8]) # (!\sum[7]~54 ))) # (!\Add18~16_combout  & (data_8[8] & !\sum[7]~54 )))

	.dataa(\Add18~16_combout ),
	.datab(data_8[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[7]~54 ),
	.combout(\sum[8]~55_combout ),
	.cout(\sum[8]~56 ));
// synopsys translate_off
defparam \sum[8]~55 .lut_mask = 16'h698E;
defparam \sum[8]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \sum[9]~57 (
// Equation(s):
// \sum[9]~57_combout  = (data_8[9] & ((\Add18~18_combout  & (\sum[8]~56  & VCC)) # (!\Add18~18_combout  & (!\sum[8]~56 )))) # (!data_8[9] & ((\Add18~18_combout  & (!\sum[8]~56 )) # (!\Add18~18_combout  & ((\sum[8]~56 ) # (GND)))))
// \sum[9]~58  = CARRY((data_8[9] & (!\Add18~18_combout  & !\sum[8]~56 )) # (!data_8[9] & ((!\sum[8]~56 ) # (!\Add18~18_combout ))))

	.dataa(data_8[9]),
	.datab(\Add18~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[8]~56 ),
	.combout(\sum[9]~57_combout ),
	.cout(\sum[9]~58 ));
// synopsys translate_off
defparam \sum[9]~57 .lut_mask = 16'h9617;
defparam \sum[9]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \sum[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[9]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[9] .is_wysiwyg = "true";
defparam \sum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \sum_ram_data_in[9]~feeder (
// Equation(s):
// \sum_ram_data_in[9]~feeder_combout  = sum[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[9]),
	.cin(gnd),
	.combout(\sum_ram_data_in[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[9]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \sum_ram_data_in[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[9] .is_wysiwyg = "true";
defparam \sum_ram_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [74]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [42]))

	.dataa(q[0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [42]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [74]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hEE44;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N21
dffeas \proc_ram_data_in[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[10]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[10] .is_wysiwyg = "true";
defparam \proc_ram_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[10]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \output_ram_data_in[10]~feeder (
// Equation(s):
// \output_ram_data_in[10]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\output_ram_data_in[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[10]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \output_ram_data_in[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[10] .is_wysiwyg = "true";
defparam \output_ram_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[10]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \data_8[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[10] .is_wysiwyg = "true";
defparam \data_8[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \data_7[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[10] .is_wysiwyg = "true";
defparam \data_7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \data_3[10]~feeder (
// Equation(s):
// \data_3[10]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\data_3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[10]~feeder .lut_mask = 16'hFF00;
defparam \data_3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \data_3[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[10] .is_wysiwyg = "true";
defparam \data_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \data_2[10]~feeder (
// Equation(s):
// \data_2[10]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\data_2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[10]~feeder .lut_mask = 16'hFF00;
defparam \data_2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \data_2[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[10] .is_wysiwyg = "true";
defparam \data_2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \data_1[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[10] .is_wysiwyg = "true";
defparam \data_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \Add13~20 (
// Equation(s):
// \Add13~20_combout  = ((data_2[10] $ (data_1[10] $ (!\Add13~19 )))) # (GND)
// \Add13~21  = CARRY((data_2[10] & ((data_1[10]) # (!\Add13~19 ))) # (!data_2[10] & (data_1[10] & !\Add13~19 )))

	.dataa(data_2[10]),
	.datab(data_1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~19 ),
	.combout(\Add13~20_combout ),
	.cout(\Add13~21 ));
// synopsys translate_off
defparam \Add13~20 .lut_mask = 16'h698E;
defparam \Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \Add14~20 (
// Equation(s):
// \Add14~20_combout  = ((data_3[10] $ (\Add13~20_combout  $ (!\Add14~19 )))) # (GND)
// \Add14~21  = CARRY((data_3[10] & ((\Add13~20_combout ) # (!\Add14~19 ))) # (!data_3[10] & (\Add13~20_combout  & !\Add14~19 )))

	.dataa(data_3[10]),
	.datab(\Add13~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~19 ),
	.combout(\Add14~20_combout ),
	.cout(\Add14~21 ));
// synopsys translate_off
defparam \Add14~20 .lut_mask = 16'h698E;
defparam \Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \data_4[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[10] .is_wysiwyg = "true";
defparam \data_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \Add15~20 (
// Equation(s):
// \Add15~20_combout  = ((\Add14~20_combout  $ (data_4[10] $ (!\Add15~19 )))) # (GND)
// \Add15~21  = CARRY((\Add14~20_combout  & ((data_4[10]) # (!\Add15~19 ))) # (!\Add14~20_combout  & (data_4[10] & !\Add15~19 )))

	.dataa(\Add14~20_combout ),
	.datab(data_4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~19 ),
	.combout(\Add15~20_combout ),
	.cout(\Add15~21 ));
// synopsys translate_off
defparam \Add15~20 .lut_mask = 16'h698E;
defparam \Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \data_5[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[10] .is_wysiwyg = "true";
defparam \data_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \Add16~20 (
// Equation(s):
// \Add16~20_combout  = ((\Add15~20_combout  $ (data_5[10] $ (!\Add16~19 )))) # (GND)
// \Add16~21  = CARRY((\Add15~20_combout  & ((data_5[10]) # (!\Add16~19 ))) # (!\Add15~20_combout  & (data_5[10] & !\Add16~19 )))

	.dataa(\Add15~20_combout ),
	.datab(data_5[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~19 ),
	.combout(\Add16~20_combout ),
	.cout(\Add16~21 ));
// synopsys translate_off
defparam \Add16~20 .lut_mask = 16'h698E;
defparam \Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \data_6[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[10] .is_wysiwyg = "true";
defparam \data_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \Add17~20 (
// Equation(s):
// \Add17~20_combout  = ((\Add16~20_combout  $ (data_6[10] $ (!\Add17~19 )))) # (GND)
// \Add17~21  = CARRY((\Add16~20_combout  & ((data_6[10]) # (!\Add17~19 ))) # (!\Add16~20_combout  & (data_6[10] & !\Add17~19 )))

	.dataa(\Add16~20_combout ),
	.datab(data_6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~19 ),
	.combout(\Add17~20_combout ),
	.cout(\Add17~21 ));
// synopsys translate_off
defparam \Add17~20 .lut_mask = 16'h698E;
defparam \Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \Add18~20 (
// Equation(s):
// \Add18~20_combout  = ((data_7[10] $ (\Add17~20_combout  $ (!\Add18~19 )))) # (GND)
// \Add18~21  = CARRY((data_7[10] & ((\Add17~20_combout ) # (!\Add18~19 ))) # (!data_7[10] & (\Add17~20_combout  & !\Add18~19 )))

	.dataa(data_7[10]),
	.datab(\Add17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~19 ),
	.combout(\Add18~20_combout ),
	.cout(\Add18~21 ));
// synopsys translate_off
defparam \Add18~20 .lut_mask = 16'h698E;
defparam \Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \sum[10]~59 (
// Equation(s):
// \sum[10]~59_combout  = ((data_8[10] $ (\Add18~20_combout  $ (!\sum[9]~58 )))) # (GND)
// \sum[10]~60  = CARRY((data_8[10] & ((\Add18~20_combout ) # (!\sum[9]~58 ))) # (!data_8[10] & (\Add18~20_combout  & !\sum[9]~58 )))

	.dataa(data_8[10]),
	.datab(\Add18~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[9]~58 ),
	.combout(\sum[10]~59_combout ),
	.cout(\sum[10]~60 ));
// synopsys translate_off
defparam \sum[10]~59 .lut_mask = 16'h698E;
defparam \sum[10]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \sum[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[10]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[10] .is_wysiwyg = "true";
defparam \sum[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \sum_ram_data_in[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[10] .is_wysiwyg = "true";
defparam \sum_ram_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [81]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [49]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [49]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [81]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hCCAA;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X63_Y51_N9
dffeas \proc_ram_data_in[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[17]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[17] .is_wysiwyg = "true";
defparam \proc_ram_data_in[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[17]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \output_ram_data_in[17]~feeder (
// Equation(s):
// \output_ram_data_in[17]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_ram_data_in[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[17]~feeder .lut_mask = 16'hF0F0;
defparam \output_ram_data_in[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N1
dffeas \output_ram_data_in[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[17] .is_wysiwyg = "true";
defparam \output_ram_data_in[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[17]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \data_3[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[17] .is_wysiwyg = "true";
defparam \data_3[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \data_1[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[17] .is_wysiwyg = "true";
defparam \data_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \data_2[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[17] .is_wysiwyg = "true";
defparam \data_2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N24
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [80]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [48]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [48]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [80]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hEE22;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y55_N25
dffeas \proc_ram_data_in[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[16]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[16] .is_wysiwyg = "true";
defparam \proc_ram_data_in[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[16]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \output_ram_data_in[16]~feeder (
// Equation(s):
// \output_ram_data_in[16]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\output_ram_data_in[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[16]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N11
dffeas \output_ram_data_in[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[16] .is_wysiwyg = "true";
defparam \output_ram_data_in[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[16]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \data_2[16]~feeder (
// Equation(s):
// \data_2[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[16]~feeder .lut_mask = 16'hFF00;
defparam \data_2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \data_2[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[16] .is_wysiwyg = "true";
defparam \data_2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \data_1[16]~feeder (
// Equation(s):
// \data_1[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[16]~feeder .lut_mask = 16'hFF00;
defparam \data_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \data_1[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[16] .is_wysiwyg = "true";
defparam \data_1[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N28
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [79]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [47]))

	.dataa(q[0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [47]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [79]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hEE44;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N29
dffeas \proc_ram_data_in[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux16~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[15]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[15] .is_wysiwyg = "true";
defparam \proc_ram_data_in[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[15]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \output_ram_data_in[15]~feeder (
// Equation(s):
// \output_ram_data_in[15]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\output_ram_data_in[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[15]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \output_ram_data_in[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[15] .is_wysiwyg = "true";
defparam \output_ram_data_in[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[15]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \data_1[15]~feeder (
// Equation(s):
// \data_1[15]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[15]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \data_1[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[15] .is_wysiwyg = "true";
defparam \data_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \data_2[15]~feeder (
// Equation(s):
// \data_2[15]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[15]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N29
dffeas \data_2[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[15] .is_wysiwyg = "true";
defparam \data_2[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [78]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [46]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [46]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [78]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hEE22;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \proc_ram_data_in[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux17~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[14]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[14] .is_wysiwyg = "true";
defparam \proc_ram_data_in[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[14]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \output_ram_data_in[14]~feeder (
// Equation(s):
// \output_ram_data_in[14]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\output_ram_data_in[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[14]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \output_ram_data_in[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[14] .is_wysiwyg = "true";
defparam \output_ram_data_in[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[14]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \data_2[14]~feeder (
// Equation(s):
// \data_2[14]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\data_2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[14]~feeder .lut_mask = 16'hFF00;
defparam \data_2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \data_2[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[14] .is_wysiwyg = "true";
defparam \data_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \data_1[14]~feeder (
// Equation(s):
// \data_1[14]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\data_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[14]~feeder .lut_mask = 16'hFF00;
defparam \data_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \data_1[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[14] .is_wysiwyg = "true";
defparam \data_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [77]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [45]))

	.dataa(q[0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [45]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [77]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hEE44;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y52_N23
dffeas \proc_ram_data_in[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[13]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[13] .is_wysiwyg = "true";
defparam \proc_ram_data_in[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[13]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \output_ram_data_in[13]~feeder (
// Equation(s):
// \output_ram_data_in[13]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\output_ram_data_in[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[13]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N15
dffeas \output_ram_data_in[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[13] .is_wysiwyg = "true";
defparam \output_ram_data_in[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[13]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \data_2[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[13] .is_wysiwyg = "true";
defparam \data_2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \data_1[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[13] .is_wysiwyg = "true";
defparam \data_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [76]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [44]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [44]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [76]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hCCAA;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N1
dffeas \proc_ram_data_in[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[12]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[12] .is_wysiwyg = "true";
defparam \proc_ram_data_in[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[12]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \output_ram_data_in[12]~feeder (
// Equation(s):
// \output_ram_data_in[12]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\output_ram_data_in[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[12]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \output_ram_data_in[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[12] .is_wysiwyg = "true";
defparam \output_ram_data_in[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[12]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \data_2[12]~feeder (
// Equation(s):
// \data_2[12]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\data_2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[12]~feeder .lut_mask = 16'hFF00;
defparam \data_2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \data_2[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[12] .is_wysiwyg = "true";
defparam \data_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \data_1[12]~feeder (
// Equation(s):
// \data_1[12]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\data_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[12]~feeder .lut_mask = 16'hFF00;
defparam \data_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \data_1[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[12] .is_wysiwyg = "true";
defparam \data_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N8
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [75]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [43]))

	.dataa(q[0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [43]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [75]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hEE44;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y50_N9
dffeas \proc_ram_data_in[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[11]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[11] .is_wysiwyg = "true";
defparam \proc_ram_data_in[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[11]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \output_ram_data_in[11]~feeder (
// Equation(s):
// \output_ram_data_in[11]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\output_ram_data_in[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[11]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \output_ram_data_in[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[11] .is_wysiwyg = "true";
defparam \output_ram_data_in[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[11]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \data_1[11]~feeder (
// Equation(s):
// \data_1[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[11]~feeder .lut_mask = 16'hFF00;
defparam \data_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \data_1[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[11] .is_wysiwyg = "true";
defparam \data_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \data_2[11]~feeder (
// Equation(s):
// \data_2[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[11]~feeder .lut_mask = 16'hFF00;
defparam \data_2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \data_2[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[11] .is_wysiwyg = "true";
defparam \data_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \Add13~22 (
// Equation(s):
// \Add13~22_combout  = (data_1[11] & ((data_2[11] & (\Add13~21  & VCC)) # (!data_2[11] & (!\Add13~21 )))) # (!data_1[11] & ((data_2[11] & (!\Add13~21 )) # (!data_2[11] & ((\Add13~21 ) # (GND)))))
// \Add13~23  = CARRY((data_1[11] & (!data_2[11] & !\Add13~21 )) # (!data_1[11] & ((!\Add13~21 ) # (!data_2[11]))))

	.dataa(data_1[11]),
	.datab(data_2[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~21 ),
	.combout(\Add13~22_combout ),
	.cout(\Add13~23 ));
// synopsys translate_off
defparam \Add13~22 .lut_mask = 16'h9617;
defparam \Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \Add13~24 (
// Equation(s):
// \Add13~24_combout  = ((data_2[12] $ (data_1[12] $ (!\Add13~23 )))) # (GND)
// \Add13~25  = CARRY((data_2[12] & ((data_1[12]) # (!\Add13~23 ))) # (!data_2[12] & (data_1[12] & !\Add13~23 )))

	.dataa(data_2[12]),
	.datab(data_1[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~23 ),
	.combout(\Add13~24_combout ),
	.cout(\Add13~25 ));
// synopsys translate_off
defparam \Add13~24 .lut_mask = 16'h698E;
defparam \Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \Add13~26 (
// Equation(s):
// \Add13~26_combout  = (data_2[13] & ((data_1[13] & (\Add13~25  & VCC)) # (!data_1[13] & (!\Add13~25 )))) # (!data_2[13] & ((data_1[13] & (!\Add13~25 )) # (!data_1[13] & ((\Add13~25 ) # (GND)))))
// \Add13~27  = CARRY((data_2[13] & (!data_1[13] & !\Add13~25 )) # (!data_2[13] & ((!\Add13~25 ) # (!data_1[13]))))

	.dataa(data_2[13]),
	.datab(data_1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~25 ),
	.combout(\Add13~26_combout ),
	.cout(\Add13~27 ));
// synopsys translate_off
defparam \Add13~26 .lut_mask = 16'h9617;
defparam \Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \Add13~28 (
// Equation(s):
// \Add13~28_combout  = ((data_2[14] $ (data_1[14] $ (!\Add13~27 )))) # (GND)
// \Add13~29  = CARRY((data_2[14] & ((data_1[14]) # (!\Add13~27 ))) # (!data_2[14] & (data_1[14] & !\Add13~27 )))

	.dataa(data_2[14]),
	.datab(data_1[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~27 ),
	.combout(\Add13~28_combout ),
	.cout(\Add13~29 ));
// synopsys translate_off
defparam \Add13~28 .lut_mask = 16'h698E;
defparam \Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \Add13~30 (
// Equation(s):
// \Add13~30_combout  = (data_1[15] & ((data_2[15] & (\Add13~29  & VCC)) # (!data_2[15] & (!\Add13~29 )))) # (!data_1[15] & ((data_2[15] & (!\Add13~29 )) # (!data_2[15] & ((\Add13~29 ) # (GND)))))
// \Add13~31  = CARRY((data_1[15] & (!data_2[15] & !\Add13~29 )) # (!data_1[15] & ((!\Add13~29 ) # (!data_2[15]))))

	.dataa(data_1[15]),
	.datab(data_2[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~29 ),
	.combout(\Add13~30_combout ),
	.cout(\Add13~31 ));
// synopsys translate_off
defparam \Add13~30 .lut_mask = 16'h9617;
defparam \Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \Add13~32 (
// Equation(s):
// \Add13~32_combout  = ((data_2[16] $ (data_1[16] $ (!\Add13~31 )))) # (GND)
// \Add13~33  = CARRY((data_2[16] & ((data_1[16]) # (!\Add13~31 ))) # (!data_2[16] & (data_1[16] & !\Add13~31 )))

	.dataa(data_2[16]),
	.datab(data_1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~31 ),
	.combout(\Add13~32_combout ),
	.cout(\Add13~33 ));
// synopsys translate_off
defparam \Add13~32 .lut_mask = 16'h698E;
defparam \Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \Add13~34 (
// Equation(s):
// \Add13~34_combout  = (data_1[17] & ((data_2[17] & (\Add13~33  & VCC)) # (!data_2[17] & (!\Add13~33 )))) # (!data_1[17] & ((data_2[17] & (!\Add13~33 )) # (!data_2[17] & ((\Add13~33 ) # (GND)))))
// \Add13~35  = CARRY((data_1[17] & (!data_2[17] & !\Add13~33 )) # (!data_1[17] & ((!\Add13~33 ) # (!data_2[17]))))

	.dataa(data_1[17]),
	.datab(data_2[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~33 ),
	.combout(\Add13~34_combout ),
	.cout(\Add13~35 ));
// synopsys translate_off
defparam \Add13~34 .lut_mask = 16'h9617;
defparam \Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \data_3[16]~feeder (
// Equation(s):
// \data_3[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[16]~feeder .lut_mask = 16'hFF00;
defparam \data_3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \data_3[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[16] .is_wysiwyg = "true";
defparam \data_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \data_3[15]~feeder (
// Equation(s):
// \data_3[15]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\data_3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[15]~feeder .lut_mask = 16'hFF00;
defparam \data_3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \data_3[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[15] .is_wysiwyg = "true";
defparam \data_3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \data_3[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[14] .is_wysiwyg = "true";
defparam \data_3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \data_3[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[13] .is_wysiwyg = "true";
defparam \data_3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \data_3[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[12] .is_wysiwyg = "true";
defparam \data_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \data_3[11]~feeder (
// Equation(s):
// \data_3[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[11]~feeder .lut_mask = 16'hFF00;
defparam \data_3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \data_3[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[11] .is_wysiwyg = "true";
defparam \data_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \Add14~22 (
// Equation(s):
// \Add14~22_combout  = (data_3[11] & ((\Add13~22_combout  & (\Add14~21  & VCC)) # (!\Add13~22_combout  & (!\Add14~21 )))) # (!data_3[11] & ((\Add13~22_combout  & (!\Add14~21 )) # (!\Add13~22_combout  & ((\Add14~21 ) # (GND)))))
// \Add14~23  = CARRY((data_3[11] & (!\Add13~22_combout  & !\Add14~21 )) # (!data_3[11] & ((!\Add14~21 ) # (!\Add13~22_combout ))))

	.dataa(data_3[11]),
	.datab(\Add13~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~21 ),
	.combout(\Add14~22_combout ),
	.cout(\Add14~23 ));
// synopsys translate_off
defparam \Add14~22 .lut_mask = 16'h9617;
defparam \Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \Add14~24 (
// Equation(s):
// \Add14~24_combout  = ((\Add13~24_combout  $ (data_3[12] $ (!\Add14~23 )))) # (GND)
// \Add14~25  = CARRY((\Add13~24_combout  & ((data_3[12]) # (!\Add14~23 ))) # (!\Add13~24_combout  & (data_3[12] & !\Add14~23 )))

	.dataa(\Add13~24_combout ),
	.datab(data_3[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~23 ),
	.combout(\Add14~24_combout ),
	.cout(\Add14~25 ));
// synopsys translate_off
defparam \Add14~24 .lut_mask = 16'h698E;
defparam \Add14~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \Add14~26 (
// Equation(s):
// \Add14~26_combout  = (\Add13~26_combout  & ((data_3[13] & (\Add14~25  & VCC)) # (!data_3[13] & (!\Add14~25 )))) # (!\Add13~26_combout  & ((data_3[13] & (!\Add14~25 )) # (!data_3[13] & ((\Add14~25 ) # (GND)))))
// \Add14~27  = CARRY((\Add13~26_combout  & (!data_3[13] & !\Add14~25 )) # (!\Add13~26_combout  & ((!\Add14~25 ) # (!data_3[13]))))

	.dataa(\Add13~26_combout ),
	.datab(data_3[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~25 ),
	.combout(\Add14~26_combout ),
	.cout(\Add14~27 ));
// synopsys translate_off
defparam \Add14~26 .lut_mask = 16'h9617;
defparam \Add14~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \Add14~28 (
// Equation(s):
// \Add14~28_combout  = ((\Add13~28_combout  $ (data_3[14] $ (!\Add14~27 )))) # (GND)
// \Add14~29  = CARRY((\Add13~28_combout  & ((data_3[14]) # (!\Add14~27 ))) # (!\Add13~28_combout  & (data_3[14] & !\Add14~27 )))

	.dataa(\Add13~28_combout ),
	.datab(data_3[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~27 ),
	.combout(\Add14~28_combout ),
	.cout(\Add14~29 ));
// synopsys translate_off
defparam \Add14~28 .lut_mask = 16'h698E;
defparam \Add14~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \Add14~30 (
// Equation(s):
// \Add14~30_combout  = (\Add13~30_combout  & ((data_3[15] & (\Add14~29  & VCC)) # (!data_3[15] & (!\Add14~29 )))) # (!\Add13~30_combout  & ((data_3[15] & (!\Add14~29 )) # (!data_3[15] & ((\Add14~29 ) # (GND)))))
// \Add14~31  = CARRY((\Add13~30_combout  & (!data_3[15] & !\Add14~29 )) # (!\Add13~30_combout  & ((!\Add14~29 ) # (!data_3[15]))))

	.dataa(\Add13~30_combout ),
	.datab(data_3[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~29 ),
	.combout(\Add14~30_combout ),
	.cout(\Add14~31 ));
// synopsys translate_off
defparam \Add14~30 .lut_mask = 16'h9617;
defparam \Add14~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \Add14~32 (
// Equation(s):
// \Add14~32_combout  = ((\Add13~32_combout  $ (data_3[16] $ (!\Add14~31 )))) # (GND)
// \Add14~33  = CARRY((\Add13~32_combout  & ((data_3[16]) # (!\Add14~31 ))) # (!\Add13~32_combout  & (data_3[16] & !\Add14~31 )))

	.dataa(\Add13~32_combout ),
	.datab(data_3[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~31 ),
	.combout(\Add14~32_combout ),
	.cout(\Add14~33 ));
// synopsys translate_off
defparam \Add14~32 .lut_mask = 16'h698E;
defparam \Add14~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \Add14~34 (
// Equation(s):
// \Add14~34_combout  = (data_3[17] & ((\Add13~34_combout  & (\Add14~33  & VCC)) # (!\Add13~34_combout  & (!\Add14~33 )))) # (!data_3[17] & ((\Add13~34_combout  & (!\Add14~33 )) # (!\Add13~34_combout  & ((\Add14~33 ) # (GND)))))
// \Add14~35  = CARRY((data_3[17] & (!\Add13~34_combout  & !\Add14~33 )) # (!data_3[17] & ((!\Add14~33 ) # (!\Add13~34_combout ))))

	.dataa(data_3[17]),
	.datab(\Add13~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~33 ),
	.combout(\Add14~34_combout ),
	.cout(\Add14~35 ));
// synopsys translate_off
defparam \Add14~34 .lut_mask = 16'h9617;
defparam \Add14~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \data_4[17]~feeder (
// Equation(s):
// \data_4[17]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\data_4[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[17]~feeder .lut_mask = 16'hFF00;
defparam \data_4[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \data_4[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_4[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[17] .is_wysiwyg = "true";
defparam \data_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \data_4[16]~feeder (
// Equation(s):
// \data_4[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_4[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[16]~feeder .lut_mask = 16'hFF00;
defparam \data_4[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \data_4[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_4[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[16] .is_wysiwyg = "true";
defparam \data_4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \data_4[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[15] .is_wysiwyg = "true";
defparam \data_4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \data_4[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[14] .is_wysiwyg = "true";
defparam \data_4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \data_4[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[13] .is_wysiwyg = "true";
defparam \data_4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \data_4[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[12] .is_wysiwyg = "true";
defparam \data_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \data_4[11]~feeder (
// Equation(s):
// \data_4[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[11]~feeder .lut_mask = 16'hFF00;
defparam \data_4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \data_4[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[11] .is_wysiwyg = "true";
defparam \data_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \Add15~22 (
// Equation(s):
// \Add15~22_combout  = (data_4[11] & ((\Add14~22_combout  & (\Add15~21  & VCC)) # (!\Add14~22_combout  & (!\Add15~21 )))) # (!data_4[11] & ((\Add14~22_combout  & (!\Add15~21 )) # (!\Add14~22_combout  & ((\Add15~21 ) # (GND)))))
// \Add15~23  = CARRY((data_4[11] & (!\Add14~22_combout  & !\Add15~21 )) # (!data_4[11] & ((!\Add15~21 ) # (!\Add14~22_combout ))))

	.dataa(data_4[11]),
	.datab(\Add14~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~21 ),
	.combout(\Add15~22_combout ),
	.cout(\Add15~23 ));
// synopsys translate_off
defparam \Add15~22 .lut_mask = 16'h9617;
defparam \Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \Add15~24 (
// Equation(s):
// \Add15~24_combout  = ((data_4[12] $ (\Add14~24_combout  $ (!\Add15~23 )))) # (GND)
// \Add15~25  = CARRY((data_4[12] & ((\Add14~24_combout ) # (!\Add15~23 ))) # (!data_4[12] & (\Add14~24_combout  & !\Add15~23 )))

	.dataa(data_4[12]),
	.datab(\Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~23 ),
	.combout(\Add15~24_combout ),
	.cout(\Add15~25 ));
// synopsys translate_off
defparam \Add15~24 .lut_mask = 16'h698E;
defparam \Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \Add15~26 (
// Equation(s):
// \Add15~26_combout  = (\Add14~26_combout  & ((data_4[13] & (\Add15~25  & VCC)) # (!data_4[13] & (!\Add15~25 )))) # (!\Add14~26_combout  & ((data_4[13] & (!\Add15~25 )) # (!data_4[13] & ((\Add15~25 ) # (GND)))))
// \Add15~27  = CARRY((\Add14~26_combout  & (!data_4[13] & !\Add15~25 )) # (!\Add14~26_combout  & ((!\Add15~25 ) # (!data_4[13]))))

	.dataa(\Add14~26_combout ),
	.datab(data_4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~25 ),
	.combout(\Add15~26_combout ),
	.cout(\Add15~27 ));
// synopsys translate_off
defparam \Add15~26 .lut_mask = 16'h9617;
defparam \Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \Add15~28 (
// Equation(s):
// \Add15~28_combout  = ((\Add14~28_combout  $ (data_4[14] $ (!\Add15~27 )))) # (GND)
// \Add15~29  = CARRY((\Add14~28_combout  & ((data_4[14]) # (!\Add15~27 ))) # (!\Add14~28_combout  & (data_4[14] & !\Add15~27 )))

	.dataa(\Add14~28_combout ),
	.datab(data_4[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~27 ),
	.combout(\Add15~28_combout ),
	.cout(\Add15~29 ));
// synopsys translate_off
defparam \Add15~28 .lut_mask = 16'h698E;
defparam \Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \Add15~30 (
// Equation(s):
// \Add15~30_combout  = (\Add14~30_combout  & ((data_4[15] & (\Add15~29  & VCC)) # (!data_4[15] & (!\Add15~29 )))) # (!\Add14~30_combout  & ((data_4[15] & (!\Add15~29 )) # (!data_4[15] & ((\Add15~29 ) # (GND)))))
// \Add15~31  = CARRY((\Add14~30_combout  & (!data_4[15] & !\Add15~29 )) # (!\Add14~30_combout  & ((!\Add15~29 ) # (!data_4[15]))))

	.dataa(\Add14~30_combout ),
	.datab(data_4[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~29 ),
	.combout(\Add15~30_combout ),
	.cout(\Add15~31 ));
// synopsys translate_off
defparam \Add15~30 .lut_mask = 16'h9617;
defparam \Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \Add15~32 (
// Equation(s):
// \Add15~32_combout  = ((\Add14~32_combout  $ (data_4[16] $ (!\Add15~31 )))) # (GND)
// \Add15~33  = CARRY((\Add14~32_combout  & ((data_4[16]) # (!\Add15~31 ))) # (!\Add14~32_combout  & (data_4[16] & !\Add15~31 )))

	.dataa(\Add14~32_combout ),
	.datab(data_4[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~31 ),
	.combout(\Add15~32_combout ),
	.cout(\Add15~33 ));
// synopsys translate_off
defparam \Add15~32 .lut_mask = 16'h698E;
defparam \Add15~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \Add15~34 (
// Equation(s):
// \Add15~34_combout  = (\Add14~34_combout  & ((data_4[17] & (\Add15~33  & VCC)) # (!data_4[17] & (!\Add15~33 )))) # (!\Add14~34_combout  & ((data_4[17] & (!\Add15~33 )) # (!data_4[17] & ((\Add15~33 ) # (GND)))))
// \Add15~35  = CARRY((\Add14~34_combout  & (!data_4[17] & !\Add15~33 )) # (!\Add14~34_combout  & ((!\Add15~33 ) # (!data_4[17]))))

	.dataa(\Add14~34_combout ),
	.datab(data_4[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~33 ),
	.combout(\Add15~34_combout ),
	.cout(\Add15~35 ));
// synopsys translate_off
defparam \Add15~34 .lut_mask = 16'h9617;
defparam \Add15~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \data_5[17]~feeder (
// Equation(s):
// \data_5[17]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\data_5[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[17]~feeder .lut_mask = 16'hFF00;
defparam \data_5[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \data_5[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_5[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[17] .is_wysiwyg = "true";
defparam \data_5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \data_5[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[16] .is_wysiwyg = "true";
defparam \data_5[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \data_5[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[15] .is_wysiwyg = "true";
defparam \data_5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \data_5[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[14] .is_wysiwyg = "true";
defparam \data_5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \data_5[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[13] .is_wysiwyg = "true";
defparam \data_5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \data_5[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[12] .is_wysiwyg = "true";
defparam \data_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \data_5[11]~feeder (
// Equation(s):
// \data_5[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_5[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[11]~feeder .lut_mask = 16'hFF00;
defparam \data_5[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \data_5[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_5[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[11] .is_wysiwyg = "true";
defparam \data_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \Add16~22 (
// Equation(s):
// \Add16~22_combout  = (data_5[11] & ((\Add15~22_combout  & (\Add16~21  & VCC)) # (!\Add15~22_combout  & (!\Add16~21 )))) # (!data_5[11] & ((\Add15~22_combout  & (!\Add16~21 )) # (!\Add15~22_combout  & ((\Add16~21 ) # (GND)))))
// \Add16~23  = CARRY((data_5[11] & (!\Add15~22_combout  & !\Add16~21 )) # (!data_5[11] & ((!\Add16~21 ) # (!\Add15~22_combout ))))

	.dataa(data_5[11]),
	.datab(\Add15~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~21 ),
	.combout(\Add16~22_combout ),
	.cout(\Add16~23 ));
// synopsys translate_off
defparam \Add16~22 .lut_mask = 16'h9617;
defparam \Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \Add16~24 (
// Equation(s):
// \Add16~24_combout  = ((data_5[12] $ (\Add15~24_combout  $ (!\Add16~23 )))) # (GND)
// \Add16~25  = CARRY((data_5[12] & ((\Add15~24_combout ) # (!\Add16~23 ))) # (!data_5[12] & (\Add15~24_combout  & !\Add16~23 )))

	.dataa(data_5[12]),
	.datab(\Add15~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~23 ),
	.combout(\Add16~24_combout ),
	.cout(\Add16~25 ));
// synopsys translate_off
defparam \Add16~24 .lut_mask = 16'h698E;
defparam \Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \Add16~26 (
// Equation(s):
// \Add16~26_combout  = (\Add15~26_combout  & ((data_5[13] & (\Add16~25  & VCC)) # (!data_5[13] & (!\Add16~25 )))) # (!\Add15~26_combout  & ((data_5[13] & (!\Add16~25 )) # (!data_5[13] & ((\Add16~25 ) # (GND)))))
// \Add16~27  = CARRY((\Add15~26_combout  & (!data_5[13] & !\Add16~25 )) # (!\Add15~26_combout  & ((!\Add16~25 ) # (!data_5[13]))))

	.dataa(\Add15~26_combout ),
	.datab(data_5[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~25 ),
	.combout(\Add16~26_combout ),
	.cout(\Add16~27 ));
// synopsys translate_off
defparam \Add16~26 .lut_mask = 16'h9617;
defparam \Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \Add16~28 (
// Equation(s):
// \Add16~28_combout  = ((\Add15~28_combout  $ (data_5[14] $ (!\Add16~27 )))) # (GND)
// \Add16~29  = CARRY((\Add15~28_combout  & ((data_5[14]) # (!\Add16~27 ))) # (!\Add15~28_combout  & (data_5[14] & !\Add16~27 )))

	.dataa(\Add15~28_combout ),
	.datab(data_5[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~27 ),
	.combout(\Add16~28_combout ),
	.cout(\Add16~29 ));
// synopsys translate_off
defparam \Add16~28 .lut_mask = 16'h698E;
defparam \Add16~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \Add16~30 (
// Equation(s):
// \Add16~30_combout  = (\Add15~30_combout  & ((data_5[15] & (\Add16~29  & VCC)) # (!data_5[15] & (!\Add16~29 )))) # (!\Add15~30_combout  & ((data_5[15] & (!\Add16~29 )) # (!data_5[15] & ((\Add16~29 ) # (GND)))))
// \Add16~31  = CARRY((\Add15~30_combout  & (!data_5[15] & !\Add16~29 )) # (!\Add15~30_combout  & ((!\Add16~29 ) # (!data_5[15]))))

	.dataa(\Add15~30_combout ),
	.datab(data_5[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~29 ),
	.combout(\Add16~30_combout ),
	.cout(\Add16~31 ));
// synopsys translate_off
defparam \Add16~30 .lut_mask = 16'h9617;
defparam \Add16~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \Add16~32 (
// Equation(s):
// \Add16~32_combout  = ((\Add15~32_combout  $ (data_5[16] $ (!\Add16~31 )))) # (GND)
// \Add16~33  = CARRY((\Add15~32_combout  & ((data_5[16]) # (!\Add16~31 ))) # (!\Add15~32_combout  & (data_5[16] & !\Add16~31 )))

	.dataa(\Add15~32_combout ),
	.datab(data_5[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~31 ),
	.combout(\Add16~32_combout ),
	.cout(\Add16~33 ));
// synopsys translate_off
defparam \Add16~32 .lut_mask = 16'h698E;
defparam \Add16~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \Add16~34 (
// Equation(s):
// \Add16~34_combout  = (\Add15~34_combout  & ((data_5[17] & (\Add16~33  & VCC)) # (!data_5[17] & (!\Add16~33 )))) # (!\Add15~34_combout  & ((data_5[17] & (!\Add16~33 )) # (!data_5[17] & ((\Add16~33 ) # (GND)))))
// \Add16~35  = CARRY((\Add15~34_combout  & (!data_5[17] & !\Add16~33 )) # (!\Add15~34_combout  & ((!\Add16~33 ) # (!data_5[17]))))

	.dataa(\Add15~34_combout ),
	.datab(data_5[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~33 ),
	.combout(\Add16~34_combout ),
	.cout(\Add16~35 ));
// synopsys translate_off
defparam \Add16~34 .lut_mask = 16'h9617;
defparam \Add16~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \data_6[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[17] .is_wysiwyg = "true";
defparam \data_6[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \data_6[16]~feeder (
// Equation(s):
// \data_6[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_6[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[16]~feeder .lut_mask = 16'hFF00;
defparam \data_6[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \data_6[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[16] .is_wysiwyg = "true";
defparam \data_6[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \data_6[15]~feeder (
// Equation(s):
// \data_6[15]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\data_6[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[15]~feeder .lut_mask = 16'hFF00;
defparam \data_6[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \data_6[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[15] .is_wysiwyg = "true";
defparam \data_6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \data_6[14]~feeder (
// Equation(s):
// \data_6[14]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\data_6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[14]~feeder .lut_mask = 16'hFF00;
defparam \data_6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \data_6[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[14] .is_wysiwyg = "true";
defparam \data_6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \data_6[13]~feeder (
// Equation(s):
// \data_6[13]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\data_6[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[13]~feeder .lut_mask = 16'hFF00;
defparam \data_6[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \data_6[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[13] .is_wysiwyg = "true";
defparam \data_6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \data_6[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[12] .is_wysiwyg = "true";
defparam \data_6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \data_6[11]~feeder (
// Equation(s):
// \data_6[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[11]~feeder .lut_mask = 16'hF0F0;
defparam \data_6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \data_6[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[11] .is_wysiwyg = "true";
defparam \data_6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \Add17~22 (
// Equation(s):
// \Add17~22_combout  = (\Add16~22_combout  & ((data_6[11] & (\Add17~21  & VCC)) # (!data_6[11] & (!\Add17~21 )))) # (!\Add16~22_combout  & ((data_6[11] & (!\Add17~21 )) # (!data_6[11] & ((\Add17~21 ) # (GND)))))
// \Add17~23  = CARRY((\Add16~22_combout  & (!data_6[11] & !\Add17~21 )) # (!\Add16~22_combout  & ((!\Add17~21 ) # (!data_6[11]))))

	.dataa(\Add16~22_combout ),
	.datab(data_6[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~21 ),
	.combout(\Add17~22_combout ),
	.cout(\Add17~23 ));
// synopsys translate_off
defparam \Add17~22 .lut_mask = 16'h9617;
defparam \Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \Add17~24 (
// Equation(s):
// \Add17~24_combout  = ((data_6[12] $ (\Add16~24_combout  $ (!\Add17~23 )))) # (GND)
// \Add17~25  = CARRY((data_6[12] & ((\Add16~24_combout ) # (!\Add17~23 ))) # (!data_6[12] & (\Add16~24_combout  & !\Add17~23 )))

	.dataa(data_6[12]),
	.datab(\Add16~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~23 ),
	.combout(\Add17~24_combout ),
	.cout(\Add17~25 ));
// synopsys translate_off
defparam \Add17~24 .lut_mask = 16'h698E;
defparam \Add17~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \Add17~26 (
// Equation(s):
// \Add17~26_combout  = (data_6[13] & ((\Add16~26_combout  & (\Add17~25  & VCC)) # (!\Add16~26_combout  & (!\Add17~25 )))) # (!data_6[13] & ((\Add16~26_combout  & (!\Add17~25 )) # (!\Add16~26_combout  & ((\Add17~25 ) # (GND)))))
// \Add17~27  = CARRY((data_6[13] & (!\Add16~26_combout  & !\Add17~25 )) # (!data_6[13] & ((!\Add17~25 ) # (!\Add16~26_combout ))))

	.dataa(data_6[13]),
	.datab(\Add16~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~25 ),
	.combout(\Add17~26_combout ),
	.cout(\Add17~27 ));
// synopsys translate_off
defparam \Add17~26 .lut_mask = 16'h9617;
defparam \Add17~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \Add17~28 (
// Equation(s):
// \Add17~28_combout  = ((\Add16~28_combout  $ (data_6[14] $ (!\Add17~27 )))) # (GND)
// \Add17~29  = CARRY((\Add16~28_combout  & ((data_6[14]) # (!\Add17~27 ))) # (!\Add16~28_combout  & (data_6[14] & !\Add17~27 )))

	.dataa(\Add16~28_combout ),
	.datab(data_6[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~27 ),
	.combout(\Add17~28_combout ),
	.cout(\Add17~29 ));
// synopsys translate_off
defparam \Add17~28 .lut_mask = 16'h698E;
defparam \Add17~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \Add17~30 (
// Equation(s):
// \Add17~30_combout  = (\Add16~30_combout  & ((data_6[15] & (\Add17~29  & VCC)) # (!data_6[15] & (!\Add17~29 )))) # (!\Add16~30_combout  & ((data_6[15] & (!\Add17~29 )) # (!data_6[15] & ((\Add17~29 ) # (GND)))))
// \Add17~31  = CARRY((\Add16~30_combout  & (!data_6[15] & !\Add17~29 )) # (!\Add16~30_combout  & ((!\Add17~29 ) # (!data_6[15]))))

	.dataa(\Add16~30_combout ),
	.datab(data_6[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~29 ),
	.combout(\Add17~30_combout ),
	.cout(\Add17~31 ));
// synopsys translate_off
defparam \Add17~30 .lut_mask = 16'h9617;
defparam \Add17~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \Add17~32 (
// Equation(s):
// \Add17~32_combout  = ((\Add16~32_combout  $ (data_6[16] $ (!\Add17~31 )))) # (GND)
// \Add17~33  = CARRY((\Add16~32_combout  & ((data_6[16]) # (!\Add17~31 ))) # (!\Add16~32_combout  & (data_6[16] & !\Add17~31 )))

	.dataa(\Add16~32_combout ),
	.datab(data_6[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~31 ),
	.combout(\Add17~32_combout ),
	.cout(\Add17~33 ));
// synopsys translate_off
defparam \Add17~32 .lut_mask = 16'h698E;
defparam \Add17~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \Add17~34 (
// Equation(s):
// \Add17~34_combout  = (\Add16~34_combout  & ((data_6[17] & (\Add17~33  & VCC)) # (!data_6[17] & (!\Add17~33 )))) # (!\Add16~34_combout  & ((data_6[17] & (!\Add17~33 )) # (!data_6[17] & ((\Add17~33 ) # (GND)))))
// \Add17~35  = CARRY((\Add16~34_combout  & (!data_6[17] & !\Add17~33 )) # (!\Add16~34_combout  & ((!\Add17~33 ) # (!data_6[17]))))

	.dataa(\Add16~34_combout ),
	.datab(data_6[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~33 ),
	.combout(\Add17~34_combout ),
	.cout(\Add17~35 ));
// synopsys translate_off
defparam \Add17~34 .lut_mask = 16'h9617;
defparam \Add17~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \data_7[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[17] .is_wysiwyg = "true";
defparam \data_7[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \data_7[16]~feeder (
// Equation(s):
// \data_7[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_7[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[16]~feeder .lut_mask = 16'hFF00;
defparam \data_7[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \data_7[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[16] .is_wysiwyg = "true";
defparam \data_7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \data_7[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[15] .is_wysiwyg = "true";
defparam \data_7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \data_7[14]~feeder (
// Equation(s):
// \data_7[14]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\data_7[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[14]~feeder .lut_mask = 16'hFF00;
defparam \data_7[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \data_7[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[14] .is_wysiwyg = "true";
defparam \data_7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \data_7[13]~feeder (
// Equation(s):
// \data_7[13]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\data_7[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[13]~feeder .lut_mask = 16'hFF00;
defparam \data_7[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \data_7[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[13] .is_wysiwyg = "true";
defparam \data_7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \data_7[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[12] .is_wysiwyg = "true";
defparam \data_7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \data_7[11]~feeder (
// Equation(s):
// \data_7[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_7[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[11]~feeder .lut_mask = 16'hF0F0;
defparam \data_7[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \data_7[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[11] .is_wysiwyg = "true";
defparam \data_7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \Add18~22 (
// Equation(s):
// \Add18~22_combout  = (\Add17~22_combout  & ((data_7[11] & (\Add18~21  & VCC)) # (!data_7[11] & (!\Add18~21 )))) # (!\Add17~22_combout  & ((data_7[11] & (!\Add18~21 )) # (!data_7[11] & ((\Add18~21 ) # (GND)))))
// \Add18~23  = CARRY((\Add17~22_combout  & (!data_7[11] & !\Add18~21 )) # (!\Add17~22_combout  & ((!\Add18~21 ) # (!data_7[11]))))

	.dataa(\Add17~22_combout ),
	.datab(data_7[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~21 ),
	.combout(\Add18~22_combout ),
	.cout(\Add18~23 ));
// synopsys translate_off
defparam \Add18~22 .lut_mask = 16'h9617;
defparam \Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \Add18~24 (
// Equation(s):
// \Add18~24_combout  = ((data_7[12] $ (\Add17~24_combout  $ (!\Add18~23 )))) # (GND)
// \Add18~25  = CARRY((data_7[12] & ((\Add17~24_combout ) # (!\Add18~23 ))) # (!data_7[12] & (\Add17~24_combout  & !\Add18~23 )))

	.dataa(data_7[12]),
	.datab(\Add17~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~23 ),
	.combout(\Add18~24_combout ),
	.cout(\Add18~25 ));
// synopsys translate_off
defparam \Add18~24 .lut_mask = 16'h698E;
defparam \Add18~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \Add18~26 (
// Equation(s):
// \Add18~26_combout  = (data_7[13] & ((\Add17~26_combout  & (\Add18~25  & VCC)) # (!\Add17~26_combout  & (!\Add18~25 )))) # (!data_7[13] & ((\Add17~26_combout  & (!\Add18~25 )) # (!\Add17~26_combout  & ((\Add18~25 ) # (GND)))))
// \Add18~27  = CARRY((data_7[13] & (!\Add17~26_combout  & !\Add18~25 )) # (!data_7[13] & ((!\Add18~25 ) # (!\Add17~26_combout ))))

	.dataa(data_7[13]),
	.datab(\Add17~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~25 ),
	.combout(\Add18~26_combout ),
	.cout(\Add18~27 ));
// synopsys translate_off
defparam \Add18~26 .lut_mask = 16'h9617;
defparam \Add18~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \Add18~28 (
// Equation(s):
// \Add18~28_combout  = ((\Add17~28_combout  $ (data_7[14] $ (!\Add18~27 )))) # (GND)
// \Add18~29  = CARRY((\Add17~28_combout  & ((data_7[14]) # (!\Add18~27 ))) # (!\Add17~28_combout  & (data_7[14] & !\Add18~27 )))

	.dataa(\Add17~28_combout ),
	.datab(data_7[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~27 ),
	.combout(\Add18~28_combout ),
	.cout(\Add18~29 ));
// synopsys translate_off
defparam \Add18~28 .lut_mask = 16'h698E;
defparam \Add18~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \Add18~30 (
// Equation(s):
// \Add18~30_combout  = (\Add17~30_combout  & ((data_7[15] & (\Add18~29  & VCC)) # (!data_7[15] & (!\Add18~29 )))) # (!\Add17~30_combout  & ((data_7[15] & (!\Add18~29 )) # (!data_7[15] & ((\Add18~29 ) # (GND)))))
// \Add18~31  = CARRY((\Add17~30_combout  & (!data_7[15] & !\Add18~29 )) # (!\Add17~30_combout  & ((!\Add18~29 ) # (!data_7[15]))))

	.dataa(\Add17~30_combout ),
	.datab(data_7[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~29 ),
	.combout(\Add18~30_combout ),
	.cout(\Add18~31 ));
// synopsys translate_off
defparam \Add18~30 .lut_mask = 16'h9617;
defparam \Add18~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \Add18~32 (
// Equation(s):
// \Add18~32_combout  = ((\Add17~32_combout  $ (data_7[16] $ (!\Add18~31 )))) # (GND)
// \Add18~33  = CARRY((\Add17~32_combout  & ((data_7[16]) # (!\Add18~31 ))) # (!\Add17~32_combout  & (data_7[16] & !\Add18~31 )))

	.dataa(\Add17~32_combout ),
	.datab(data_7[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~31 ),
	.combout(\Add18~32_combout ),
	.cout(\Add18~33 ));
// synopsys translate_off
defparam \Add18~32 .lut_mask = 16'h698E;
defparam \Add18~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \Add18~34 (
// Equation(s):
// \Add18~34_combout  = (\Add17~34_combout  & ((data_7[17] & (\Add18~33  & VCC)) # (!data_7[17] & (!\Add18~33 )))) # (!\Add17~34_combout  & ((data_7[17] & (!\Add18~33 )) # (!data_7[17] & ((\Add18~33 ) # (GND)))))
// \Add18~35  = CARRY((\Add17~34_combout  & (!data_7[17] & !\Add18~33 )) # (!\Add17~34_combout  & ((!\Add18~33 ) # (!data_7[17]))))

	.dataa(\Add17~34_combout ),
	.datab(data_7[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~33 ),
	.combout(\Add18~34_combout ),
	.cout(\Add18~35 ));
// synopsys translate_off
defparam \Add18~34 .lut_mask = 16'h9617;
defparam \Add18~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \data_8[17]~feeder (
// Equation(s):
// \data_8[17]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[17]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \data_8[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[17] .is_wysiwyg = "true";
defparam \data_8[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \data_8[16]~feeder (
// Equation(s):
// \data_8[16]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\data_8[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[16]~feeder .lut_mask = 16'hFF00;
defparam \data_8[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \data_8[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[16] .is_wysiwyg = "true";
defparam \data_8[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \data_8[15]~feeder (
// Equation(s):
// \data_8[15]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[15]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \data_8[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[15] .is_wysiwyg = "true";
defparam \data_8[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \data_8[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[14] .is_wysiwyg = "true";
defparam \data_8[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \data_8[13]~feeder (
// Equation(s):
// \data_8[13]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\data_8[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[13]~feeder .lut_mask = 16'hFF00;
defparam \data_8[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \data_8[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[13] .is_wysiwyg = "true";
defparam \data_8[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \data_8[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[12] .is_wysiwyg = "true";
defparam \data_8[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \data_8[11]~feeder (
// Equation(s):
// \data_8[11]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\data_8[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[11]~feeder .lut_mask = 16'hFF00;
defparam \data_8[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \data_8[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[11] .is_wysiwyg = "true";
defparam \data_8[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \sum[11]~61 (
// Equation(s):
// \sum[11]~61_combout  = (\Add18~22_combout  & ((data_8[11] & (\sum[10]~60  & VCC)) # (!data_8[11] & (!\sum[10]~60 )))) # (!\Add18~22_combout  & ((data_8[11] & (!\sum[10]~60 )) # (!data_8[11] & ((\sum[10]~60 ) # (GND)))))
// \sum[11]~62  = CARRY((\Add18~22_combout  & (!data_8[11] & !\sum[10]~60 )) # (!\Add18~22_combout  & ((!\sum[10]~60 ) # (!data_8[11]))))

	.dataa(\Add18~22_combout ),
	.datab(data_8[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[10]~60 ),
	.combout(\sum[11]~61_combout ),
	.cout(\sum[11]~62 ));
// synopsys translate_off
defparam \sum[11]~61 .lut_mask = 16'h9617;
defparam \sum[11]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \sum[12]~63 (
// Equation(s):
// \sum[12]~63_combout  = ((\Add18~24_combout  $ (data_8[12] $ (!\sum[11]~62 )))) # (GND)
// \sum[12]~64  = CARRY((\Add18~24_combout  & ((data_8[12]) # (!\sum[11]~62 ))) # (!\Add18~24_combout  & (data_8[12] & !\sum[11]~62 )))

	.dataa(\Add18~24_combout ),
	.datab(data_8[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[11]~62 ),
	.combout(\sum[12]~63_combout ),
	.cout(\sum[12]~64 ));
// synopsys translate_off
defparam \sum[12]~63 .lut_mask = 16'h698E;
defparam \sum[12]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \sum[13]~65 (
// Equation(s):
// \sum[13]~65_combout  = (data_8[13] & ((\Add18~26_combout  & (\sum[12]~64  & VCC)) # (!\Add18~26_combout  & (!\sum[12]~64 )))) # (!data_8[13] & ((\Add18~26_combout  & (!\sum[12]~64 )) # (!\Add18~26_combout  & ((\sum[12]~64 ) # (GND)))))
// \sum[13]~66  = CARRY((data_8[13] & (!\Add18~26_combout  & !\sum[12]~64 )) # (!data_8[13] & ((!\sum[12]~64 ) # (!\Add18~26_combout ))))

	.dataa(data_8[13]),
	.datab(\Add18~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[12]~64 ),
	.combout(\sum[13]~65_combout ),
	.cout(\sum[13]~66 ));
// synopsys translate_off
defparam \sum[13]~65 .lut_mask = 16'h9617;
defparam \sum[13]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \sum[14]~67 (
// Equation(s):
// \sum[14]~67_combout  = ((data_8[14] $ (\Add18~28_combout  $ (!\sum[13]~66 )))) # (GND)
// \sum[14]~68  = CARRY((data_8[14] & ((\Add18~28_combout ) # (!\sum[13]~66 ))) # (!data_8[14] & (\Add18~28_combout  & !\sum[13]~66 )))

	.dataa(data_8[14]),
	.datab(\Add18~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[13]~66 ),
	.combout(\sum[14]~67_combout ),
	.cout(\sum[14]~68 ));
// synopsys translate_off
defparam \sum[14]~67 .lut_mask = 16'h698E;
defparam \sum[14]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \sum[15]~69 (
// Equation(s):
// \sum[15]~69_combout  = (\Add18~30_combout  & ((data_8[15] & (\sum[14]~68  & VCC)) # (!data_8[15] & (!\sum[14]~68 )))) # (!\Add18~30_combout  & ((data_8[15] & (!\sum[14]~68 )) # (!data_8[15] & ((\sum[14]~68 ) # (GND)))))
// \sum[15]~70  = CARRY((\Add18~30_combout  & (!data_8[15] & !\sum[14]~68 )) # (!\Add18~30_combout  & ((!\sum[14]~68 ) # (!data_8[15]))))

	.dataa(\Add18~30_combout ),
	.datab(data_8[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[14]~68 ),
	.combout(\sum[15]~69_combout ),
	.cout(\sum[15]~70 ));
// synopsys translate_off
defparam \sum[15]~69 .lut_mask = 16'h9617;
defparam \sum[15]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \sum[16]~71 (
// Equation(s):
// \sum[16]~71_combout  = ((\Add18~32_combout  $ (data_8[16] $ (!\sum[15]~70 )))) # (GND)
// \sum[16]~72  = CARRY((\Add18~32_combout  & ((data_8[16]) # (!\sum[15]~70 ))) # (!\Add18~32_combout  & (data_8[16] & !\sum[15]~70 )))

	.dataa(\Add18~32_combout ),
	.datab(data_8[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[15]~70 ),
	.combout(\sum[16]~71_combout ),
	.cout(\sum[16]~72 ));
// synopsys translate_off
defparam \sum[16]~71 .lut_mask = 16'h698E;
defparam \sum[16]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \sum[17]~73 (
// Equation(s):
// \sum[17]~73_combout  = (\Add18~34_combout  & ((data_8[17] & (\sum[16]~72  & VCC)) # (!data_8[17] & (!\sum[16]~72 )))) # (!\Add18~34_combout  & ((data_8[17] & (!\sum[16]~72 )) # (!data_8[17] & ((\sum[16]~72 ) # (GND)))))
// \sum[17]~74  = CARRY((\Add18~34_combout  & (!data_8[17] & !\sum[16]~72 )) # (!\Add18~34_combout  & ((!\sum[16]~72 ) # (!data_8[17]))))

	.dataa(\Add18~34_combout ),
	.datab(data_8[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[16]~72 ),
	.combout(\sum[17]~73_combout ),
	.cout(\sum[17]~74 ));
// synopsys translate_off
defparam \sum[17]~73 .lut_mask = 16'h9617;
defparam \sum[17]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \sum[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[17]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[17]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[17] .is_wysiwyg = "true";
defparam \sum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \sum_ram_data_in[17]~feeder (
// Equation(s):
// \sum_ram_data_in[17]~feeder_combout  = sum[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[17]),
	.cin(gnd),
	.combout(\sum_ram_data_in[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[17]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \sum_ram_data_in[17] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[17]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[17] .is_wysiwyg = "true";
defparam \sum_ram_data_in[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [82]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [50]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [50]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [82]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hEE22;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N21
dffeas \proc_ram_data_in[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[18]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[18] .is_wysiwyg = "true";
defparam \proc_ram_data_in[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[18]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \output_ram_data_in[18]~feeder (
// Equation(s):
// \output_ram_data_in[18]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\output_ram_data_in[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[18]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \output_ram_data_in[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[18] .is_wysiwyg = "true";
defparam \output_ram_data_in[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[18]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \data_5[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[18] .is_wysiwyg = "true";
defparam \data_5[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \data_4[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[18] .is_wysiwyg = "true";
defparam \data_4[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \data_3[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[18] .is_wysiwyg = "true";
defparam \data_3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \data_1[18]~feeder (
// Equation(s):
// \data_1[18]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\data_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[18]~feeder .lut_mask = 16'hFF00;
defparam \data_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \data_1[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[18] .is_wysiwyg = "true";
defparam \data_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \data_2[18]~feeder (
// Equation(s):
// \data_2[18]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\data_2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[18]~feeder .lut_mask = 16'hFF00;
defparam \data_2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \data_2[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[18] .is_wysiwyg = "true";
defparam \data_2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \Add13~36 (
// Equation(s):
// \Add13~36_combout  = ((data_1[18] $ (data_2[18] $ (!\Add13~35 )))) # (GND)
// \Add13~37  = CARRY((data_1[18] & ((data_2[18]) # (!\Add13~35 ))) # (!data_1[18] & (data_2[18] & !\Add13~35 )))

	.dataa(data_1[18]),
	.datab(data_2[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~35 ),
	.combout(\Add13~36_combout ),
	.cout(\Add13~37 ));
// synopsys translate_off
defparam \Add13~36 .lut_mask = 16'h698E;
defparam \Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \Add14~36 (
// Equation(s):
// \Add14~36_combout  = ((data_3[18] $ (\Add13~36_combout  $ (!\Add14~35 )))) # (GND)
// \Add14~37  = CARRY((data_3[18] & ((\Add13~36_combout ) # (!\Add14~35 ))) # (!data_3[18] & (\Add13~36_combout  & !\Add14~35 )))

	.dataa(data_3[18]),
	.datab(\Add13~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~35 ),
	.combout(\Add14~36_combout ),
	.cout(\Add14~37 ));
// synopsys translate_off
defparam \Add14~36 .lut_mask = 16'h698E;
defparam \Add14~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \Add15~36 (
// Equation(s):
// \Add15~36_combout  = ((data_4[18] $ (\Add14~36_combout  $ (!\Add15~35 )))) # (GND)
// \Add15~37  = CARRY((data_4[18] & ((\Add14~36_combout ) # (!\Add15~35 ))) # (!data_4[18] & (\Add14~36_combout  & !\Add15~35 )))

	.dataa(data_4[18]),
	.datab(\Add14~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~35 ),
	.combout(\Add15~36_combout ),
	.cout(\Add15~37 ));
// synopsys translate_off
defparam \Add15~36 .lut_mask = 16'h698E;
defparam \Add15~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \Add16~36 (
// Equation(s):
// \Add16~36_combout  = ((data_5[18] $ (\Add15~36_combout  $ (!\Add16~35 )))) # (GND)
// \Add16~37  = CARRY((data_5[18] & ((\Add15~36_combout ) # (!\Add16~35 ))) # (!data_5[18] & (\Add15~36_combout  & !\Add16~35 )))

	.dataa(data_5[18]),
	.datab(\Add15~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~35 ),
	.combout(\Add16~36_combout ),
	.cout(\Add16~37 ));
// synopsys translate_off
defparam \Add16~36 .lut_mask = 16'h698E;
defparam \Add16~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \data_6[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[18] .is_wysiwyg = "true";
defparam \data_6[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \Add17~36 (
// Equation(s):
// \Add17~36_combout  = ((\Add16~36_combout  $ (data_6[18] $ (!\Add17~35 )))) # (GND)
// \Add17~37  = CARRY((\Add16~36_combout  & ((data_6[18]) # (!\Add17~35 ))) # (!\Add16~36_combout  & (data_6[18] & !\Add17~35 )))

	.dataa(\Add16~36_combout ),
	.datab(data_6[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~35 ),
	.combout(\Add17~36_combout ),
	.cout(\Add17~37 ));
// synopsys translate_off
defparam \Add17~36 .lut_mask = 16'h698E;
defparam \Add17~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \data_7[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[18] .is_wysiwyg = "true";
defparam \data_7[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \Add18~36 (
// Equation(s):
// \Add18~36_combout  = ((\Add17~36_combout  $ (data_7[18] $ (!\Add18~35 )))) # (GND)
// \Add18~37  = CARRY((\Add17~36_combout  & ((data_7[18]) # (!\Add18~35 ))) # (!\Add17~36_combout  & (data_7[18] & !\Add18~35 )))

	.dataa(\Add17~36_combout ),
	.datab(data_7[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~35 ),
	.combout(\Add18~36_combout ),
	.cout(\Add18~37 ));
// synopsys translate_off
defparam \Add18~36 .lut_mask = 16'h698E;
defparam \Add18~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \data_8[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[18] .is_wysiwyg = "true";
defparam \data_8[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \sum[18]~75 (
// Equation(s):
// \sum[18]~75_combout  = ((\Add18~36_combout  $ (data_8[18] $ (!\sum[17]~74 )))) # (GND)
// \sum[18]~76  = CARRY((\Add18~36_combout  & ((data_8[18]) # (!\sum[17]~74 ))) # (!\Add18~36_combout  & (data_8[18] & !\sum[17]~74 )))

	.dataa(\Add18~36_combout ),
	.datab(data_8[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[17]~74 ),
	.combout(\sum[18]~75_combout ),
	.cout(\sum[18]~76 ));
// synopsys translate_off
defparam \sum[18]~75 .lut_mask = 16'h698E;
defparam \sum[18]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \sum[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[18]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[18]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[18] .is_wysiwyg = "true";
defparam \sum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \sum_ram_data_in[18]~feeder (
// Equation(s):
// \sum_ram_data_in[18]~feeder_combout  = sum[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[18]),
	.cin(gnd),
	.combout(\sum_ram_data_in[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[18]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \sum_ram_data_in[18] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[18]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[18] .is_wysiwyg = "true";
defparam \sum_ram_data_in[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [90]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [58]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [58]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [90]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hEE22;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N25
dffeas \proc_ram_data_in[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[26]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[26] .is_wysiwyg = "true";
defparam \proc_ram_data_in[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[26]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \output_ram_data_in[26]~feeder (
// Equation(s):
// \output_ram_data_in[26]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\output_ram_data_in[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[26]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N3
dffeas \output_ram_data_in[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[26]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[26] .is_wysiwyg = "true";
defparam \output_ram_data_in[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[26]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \data_8[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[26] .is_wysiwyg = "true";
defparam \data_8[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \data_3[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[26] .is_wysiwyg = "true";
defparam \data_3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \data_2[26]~feeder (
// Equation(s):
// \data_2[26]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[26]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \data_2[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[26] .is_wysiwyg = "true";
defparam \data_2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \data_1[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[26] .is_wysiwyg = "true";
defparam \data_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N8
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [89])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [57])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [89]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [57]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hAACC;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X63_Y54_N9
dffeas \proc_ram_data_in[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[25]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[25] .is_wysiwyg = "true";
defparam \proc_ram_data_in[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[25]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \output_ram_data_in[25]~feeder (
// Equation(s):
// \output_ram_data_in[25]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_ram_data_in[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[25]~feeder .lut_mask = 16'hF0F0;
defparam \output_ram_data_in[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N29
dffeas \output_ram_data_in[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[25]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[25] .is_wysiwyg = "true";
defparam \output_ram_data_in[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[25]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \data_2[25]~feeder (
// Equation(s):
// \data_2[25]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[25]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \data_2[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[25] .is_wysiwyg = "true";
defparam \data_2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \data_1[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[25] .is_wysiwyg = "true";
defparam \data_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [88])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [56])))

	.dataa(q[0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [88]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [56]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hDD88;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N15
dffeas \proc_ram_data_in[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[24]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[24] .is_wysiwyg = "true";
defparam \proc_ram_data_in[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[24]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \output_ram_data_in[24]~feeder (
// Equation(s):
// \output_ram_data_in[24]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\output_ram_data_in[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[24]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \output_ram_data_in[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[24]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[24] .is_wysiwyg = "true";
defparam \output_ram_data_in[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[24]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \data_2[24]~feeder (
// Equation(s):
// \data_2[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[24]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \data_2[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[24] .is_wysiwyg = "true";
defparam \data_2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \data_1[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[24] .is_wysiwyg = "true";
defparam \data_1[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N16
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [87]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [55]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [55]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [87]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hCCAA;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N17
dffeas \proc_ram_data_in[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[23]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[23] .is_wysiwyg = "true";
defparam \proc_ram_data_in[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[23]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \output_ram_data_in[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr3|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[23]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[23] .is_wysiwyg = "true";
defparam \output_ram_data_in[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[23]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \data_2[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[23] .is_wysiwyg = "true";
defparam \data_2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \data_1[23]~feeder (
// Equation(s):
// \data_1[23]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\data_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[23]~feeder .lut_mask = 16'hFF00;
defparam \data_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \data_1[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[23] .is_wysiwyg = "true";
defparam \data_1[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [86]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [54]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [54]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [86]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hCCAA;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N13
dffeas \proc_ram_data_in[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[22]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[22] .is_wysiwyg = "true";
defparam \proc_ram_data_in[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[22]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \output_ram_data_in[22]~feeder (
// Equation(s):
// \output_ram_data_in[22]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\output_ram_data_in[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[22]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \output_ram_data_in[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[22]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[22] .is_wysiwyg = "true";
defparam \output_ram_data_in[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[22]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \data_1[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[22] .is_wysiwyg = "true";
defparam \data_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \data_2[22]~feeder (
// Equation(s):
// \data_2[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\data_2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[22]~feeder .lut_mask = 16'hFF00;
defparam \data_2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \data_2[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[22] .is_wysiwyg = "true";
defparam \data_2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N4
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [85])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [53])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [85]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [53]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hAACC;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X67_Y50_N5
dffeas \proc_ram_data_in[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[21]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[21] .is_wysiwyg = "true";
defparam \proc_ram_data_in[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[21]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \output_ram_data_in[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr3|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[21]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[21] .is_wysiwyg = "true";
defparam \output_ram_data_in[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[21]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \data_2[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[21] .is_wysiwyg = "true";
defparam \data_2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \data_1[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[21] .is_wysiwyg = "true";
defparam \data_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y57_N4
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [84]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [52]))

	.dataa(gnd),
	.datab(q[0]),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [52]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [84]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hFC30;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N4
cycloneive_lcell_comb \proc_ram_data_in[20]~feeder (
// Equation(s):
// \proc_ram_data_in[20]~feeder_combout  = \Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\proc_ram_data_in[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[20]~feeder .lut_mask = 16'hFF00;
defparam \proc_ram_data_in[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N5
dffeas \proc_ram_data_in[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proc_ram_data_in[20]~feeder_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[20]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[20] .is_wysiwyg = "true";
defparam \proc_ram_data_in[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[20]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \output_ram_data_in[20]~feeder (
// Equation(s):
// \output_ram_data_in[20]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\output_ram_data_in[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[20]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \output_ram_data_in[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[20]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[20] .is_wysiwyg = "true";
defparam \output_ram_data_in[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[20]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \data_1[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[20] .is_wysiwyg = "true";
defparam \data_1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \data_2[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[20] .is_wysiwyg = "true";
defparam \data_2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N4
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (q[0] & (\rr2|altsyncram_component|auto_generated|q_b [83])) # (!q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [51])))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [83]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [51]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hAACC;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N5
dffeas \proc_ram_data_in[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[19]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[19] .is_wysiwyg = "true";
defparam \proc_ram_data_in[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[19]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \output_ram_data_in[19]~feeder (
// Equation(s):
// \output_ram_data_in[19]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\output_ram_data_in[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[19]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \output_ram_data_in[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[19] .is_wysiwyg = "true";
defparam \output_ram_data_in[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[19]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \data_2[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[19] .is_wysiwyg = "true";
defparam \data_2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \data_1[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[19] .is_wysiwyg = "true";
defparam \data_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \Add13~38 (
// Equation(s):
// \Add13~38_combout  = (data_2[19] & ((data_1[19] & (\Add13~37  & VCC)) # (!data_1[19] & (!\Add13~37 )))) # (!data_2[19] & ((data_1[19] & (!\Add13~37 )) # (!data_1[19] & ((\Add13~37 ) # (GND)))))
// \Add13~39  = CARRY((data_2[19] & (!data_1[19] & !\Add13~37 )) # (!data_2[19] & ((!\Add13~37 ) # (!data_1[19]))))

	.dataa(data_2[19]),
	.datab(data_1[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~37 ),
	.combout(\Add13~38_combout ),
	.cout(\Add13~39 ));
// synopsys translate_off
defparam \Add13~38 .lut_mask = 16'h9617;
defparam \Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \Add13~40 (
// Equation(s):
// \Add13~40_combout  = ((data_1[20] $ (data_2[20] $ (!\Add13~39 )))) # (GND)
// \Add13~41  = CARRY((data_1[20] & ((data_2[20]) # (!\Add13~39 ))) # (!data_1[20] & (data_2[20] & !\Add13~39 )))

	.dataa(data_1[20]),
	.datab(data_2[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~39 ),
	.combout(\Add13~40_combout ),
	.cout(\Add13~41 ));
// synopsys translate_off
defparam \Add13~40 .lut_mask = 16'h698E;
defparam \Add13~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \Add13~42 (
// Equation(s):
// \Add13~42_combout  = (data_2[21] & ((data_1[21] & (\Add13~41  & VCC)) # (!data_1[21] & (!\Add13~41 )))) # (!data_2[21] & ((data_1[21] & (!\Add13~41 )) # (!data_1[21] & ((\Add13~41 ) # (GND)))))
// \Add13~43  = CARRY((data_2[21] & (!data_1[21] & !\Add13~41 )) # (!data_2[21] & ((!\Add13~41 ) # (!data_1[21]))))

	.dataa(data_2[21]),
	.datab(data_1[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~41 ),
	.combout(\Add13~42_combout ),
	.cout(\Add13~43 ));
// synopsys translate_off
defparam \Add13~42 .lut_mask = 16'h9617;
defparam \Add13~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \Add13~44 (
// Equation(s):
// \Add13~44_combout  = ((data_1[22] $ (data_2[22] $ (!\Add13~43 )))) # (GND)
// \Add13~45  = CARRY((data_1[22] & ((data_2[22]) # (!\Add13~43 ))) # (!data_1[22] & (data_2[22] & !\Add13~43 )))

	.dataa(data_1[22]),
	.datab(data_2[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~43 ),
	.combout(\Add13~44_combout ),
	.cout(\Add13~45 ));
// synopsys translate_off
defparam \Add13~44 .lut_mask = 16'h698E;
defparam \Add13~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \Add13~46 (
// Equation(s):
// \Add13~46_combout  = (data_2[23] & ((data_1[23] & (\Add13~45  & VCC)) # (!data_1[23] & (!\Add13~45 )))) # (!data_2[23] & ((data_1[23] & (!\Add13~45 )) # (!data_1[23] & ((\Add13~45 ) # (GND)))))
// \Add13~47  = CARRY((data_2[23] & (!data_1[23] & !\Add13~45 )) # (!data_2[23] & ((!\Add13~45 ) # (!data_1[23]))))

	.dataa(data_2[23]),
	.datab(data_1[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~45 ),
	.combout(\Add13~46_combout ),
	.cout(\Add13~47 ));
// synopsys translate_off
defparam \Add13~46 .lut_mask = 16'h9617;
defparam \Add13~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \Add13~48 (
// Equation(s):
// \Add13~48_combout  = ((data_2[24] $ (data_1[24] $ (!\Add13~47 )))) # (GND)
// \Add13~49  = CARRY((data_2[24] & ((data_1[24]) # (!\Add13~47 ))) # (!data_2[24] & (data_1[24] & !\Add13~47 )))

	.dataa(data_2[24]),
	.datab(data_1[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~47 ),
	.combout(\Add13~48_combout ),
	.cout(\Add13~49 ));
// synopsys translate_off
defparam \Add13~48 .lut_mask = 16'h698E;
defparam \Add13~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \Add13~50 (
// Equation(s):
// \Add13~50_combout  = (data_2[25] & ((data_1[25] & (\Add13~49  & VCC)) # (!data_1[25] & (!\Add13~49 )))) # (!data_2[25] & ((data_1[25] & (!\Add13~49 )) # (!data_1[25] & ((\Add13~49 ) # (GND)))))
// \Add13~51  = CARRY((data_2[25] & (!data_1[25] & !\Add13~49 )) # (!data_2[25] & ((!\Add13~49 ) # (!data_1[25]))))

	.dataa(data_2[25]),
	.datab(data_1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~49 ),
	.combout(\Add13~50_combout ),
	.cout(\Add13~51 ));
// synopsys translate_off
defparam \Add13~50 .lut_mask = 16'h9617;
defparam \Add13~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \Add13~52 (
// Equation(s):
// \Add13~52_combout  = ((data_2[26] $ (data_1[26] $ (!\Add13~51 )))) # (GND)
// \Add13~53  = CARRY((data_2[26] & ((data_1[26]) # (!\Add13~51 ))) # (!data_2[26] & (data_1[26] & !\Add13~51 )))

	.dataa(data_2[26]),
	.datab(data_1[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~51 ),
	.combout(\Add13~52_combout ),
	.cout(\Add13~53 ));
// synopsys translate_off
defparam \Add13~52 .lut_mask = 16'h698E;
defparam \Add13~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \data_3[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[25] .is_wysiwyg = "true";
defparam \data_3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \data_3[24]~feeder (
// Equation(s):
// \data_3[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_3[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[24]~feeder .lut_mask = 16'hF0F0;
defparam \data_3[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \data_3[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[24] .is_wysiwyg = "true";
defparam \data_3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \data_3[23]~feeder (
// Equation(s):
// \data_3[23]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\data_3[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[23]~feeder .lut_mask = 16'hFF00;
defparam \data_3[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \data_3[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[23] .is_wysiwyg = "true";
defparam \data_3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \data_3[22]~feeder (
// Equation(s):
// \data_3[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\data_3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[22]~feeder .lut_mask = 16'hFF00;
defparam \data_3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \data_3[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[22] .is_wysiwyg = "true";
defparam \data_3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \data_3[21]~feeder (
// Equation(s):
// \data_3[21]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\data_3[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[21]~feeder .lut_mask = 16'hFF00;
defparam \data_3[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \data_3[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_3[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[21] .is_wysiwyg = "true";
defparam \data_3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \data_3[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[20] .is_wysiwyg = "true";
defparam \data_3[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \data_3[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[19] .is_wysiwyg = "true";
defparam \data_3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \Add14~38 (
// Equation(s):
// \Add14~38_combout  = (data_3[19] & ((\Add13~38_combout  & (\Add14~37  & VCC)) # (!\Add13~38_combout  & (!\Add14~37 )))) # (!data_3[19] & ((\Add13~38_combout  & (!\Add14~37 )) # (!\Add13~38_combout  & ((\Add14~37 ) # (GND)))))
// \Add14~39  = CARRY((data_3[19] & (!\Add13~38_combout  & !\Add14~37 )) # (!data_3[19] & ((!\Add14~37 ) # (!\Add13~38_combout ))))

	.dataa(data_3[19]),
	.datab(\Add13~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~37 ),
	.combout(\Add14~38_combout ),
	.cout(\Add14~39 ));
// synopsys translate_off
defparam \Add14~38 .lut_mask = 16'h9617;
defparam \Add14~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \Add14~40 (
// Equation(s):
// \Add14~40_combout  = ((data_3[20] $ (\Add13~40_combout  $ (!\Add14~39 )))) # (GND)
// \Add14~41  = CARRY((data_3[20] & ((\Add13~40_combout ) # (!\Add14~39 ))) # (!data_3[20] & (\Add13~40_combout  & !\Add14~39 )))

	.dataa(data_3[20]),
	.datab(\Add13~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~39 ),
	.combout(\Add14~40_combout ),
	.cout(\Add14~41 ));
// synopsys translate_off
defparam \Add14~40 .lut_mask = 16'h698E;
defparam \Add14~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \Add14~42 (
// Equation(s):
// \Add14~42_combout  = (\Add13~42_combout  & ((data_3[21] & (\Add14~41  & VCC)) # (!data_3[21] & (!\Add14~41 )))) # (!\Add13~42_combout  & ((data_3[21] & (!\Add14~41 )) # (!data_3[21] & ((\Add14~41 ) # (GND)))))
// \Add14~43  = CARRY((\Add13~42_combout  & (!data_3[21] & !\Add14~41 )) # (!\Add13~42_combout  & ((!\Add14~41 ) # (!data_3[21]))))

	.dataa(\Add13~42_combout ),
	.datab(data_3[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~41 ),
	.combout(\Add14~42_combout ),
	.cout(\Add14~43 ));
// synopsys translate_off
defparam \Add14~42 .lut_mask = 16'h9617;
defparam \Add14~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \Add14~44 (
// Equation(s):
// \Add14~44_combout  = ((data_3[22] $ (\Add13~44_combout  $ (!\Add14~43 )))) # (GND)
// \Add14~45  = CARRY((data_3[22] & ((\Add13~44_combout ) # (!\Add14~43 ))) # (!data_3[22] & (\Add13~44_combout  & !\Add14~43 )))

	.dataa(data_3[22]),
	.datab(\Add13~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~43 ),
	.combout(\Add14~44_combout ),
	.cout(\Add14~45 ));
// synopsys translate_off
defparam \Add14~44 .lut_mask = 16'h698E;
defparam \Add14~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \Add14~46 (
// Equation(s):
// \Add14~46_combout  = (data_3[23] & ((\Add13~46_combout  & (\Add14~45  & VCC)) # (!\Add13~46_combout  & (!\Add14~45 )))) # (!data_3[23] & ((\Add13~46_combout  & (!\Add14~45 )) # (!\Add13~46_combout  & ((\Add14~45 ) # (GND)))))
// \Add14~47  = CARRY((data_3[23] & (!\Add13~46_combout  & !\Add14~45 )) # (!data_3[23] & ((!\Add14~45 ) # (!\Add13~46_combout ))))

	.dataa(data_3[23]),
	.datab(\Add13~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~45 ),
	.combout(\Add14~46_combout ),
	.cout(\Add14~47 ));
// synopsys translate_off
defparam \Add14~46 .lut_mask = 16'h9617;
defparam \Add14~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \Add14~48 (
// Equation(s):
// \Add14~48_combout  = ((\Add13~48_combout  $ (data_3[24] $ (!\Add14~47 )))) # (GND)
// \Add14~49  = CARRY((\Add13~48_combout  & ((data_3[24]) # (!\Add14~47 ))) # (!\Add13~48_combout  & (data_3[24] & !\Add14~47 )))

	.dataa(\Add13~48_combout ),
	.datab(data_3[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~47 ),
	.combout(\Add14~48_combout ),
	.cout(\Add14~49 ));
// synopsys translate_off
defparam \Add14~48 .lut_mask = 16'h698E;
defparam \Add14~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \Add14~50 (
// Equation(s):
// \Add14~50_combout  = (\Add13~50_combout  & ((data_3[25] & (\Add14~49  & VCC)) # (!data_3[25] & (!\Add14~49 )))) # (!\Add13~50_combout  & ((data_3[25] & (!\Add14~49 )) # (!data_3[25] & ((\Add14~49 ) # (GND)))))
// \Add14~51  = CARRY((\Add13~50_combout  & (!data_3[25] & !\Add14~49 )) # (!\Add13~50_combout  & ((!\Add14~49 ) # (!data_3[25]))))

	.dataa(\Add13~50_combout ),
	.datab(data_3[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~49 ),
	.combout(\Add14~50_combout ),
	.cout(\Add14~51 ));
// synopsys translate_off
defparam \Add14~50 .lut_mask = 16'h9617;
defparam \Add14~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \Add14~52 (
// Equation(s):
// \Add14~52_combout  = ((data_3[26] $ (\Add13~52_combout  $ (!\Add14~51 )))) # (GND)
// \Add14~53  = CARRY((data_3[26] & ((\Add13~52_combout ) # (!\Add14~51 ))) # (!data_3[26] & (\Add13~52_combout  & !\Add14~51 )))

	.dataa(data_3[26]),
	.datab(\Add13~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~51 ),
	.combout(\Add14~52_combout ),
	.cout(\Add14~53 ));
// synopsys translate_off
defparam \Add14~52 .lut_mask = 16'h698E;
defparam \Add14~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \data_4[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[26] .is_wysiwyg = "true";
defparam \data_4[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \data_4[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[25] .is_wysiwyg = "true";
defparam \data_4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \data_4[24]~feeder (
// Equation(s):
// \data_4[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\data_4[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[24]~feeder .lut_mask = 16'hFF00;
defparam \data_4[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \data_4[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_4[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[24] .is_wysiwyg = "true";
defparam \data_4[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \data_4[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[23] .is_wysiwyg = "true";
defparam \data_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \data_4[22]~feeder (
// Equation(s):
// \data_4[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\data_4[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[22]~feeder .lut_mask = 16'hFF00;
defparam \data_4[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \data_4[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_4[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[22] .is_wysiwyg = "true";
defparam \data_4[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \data_4[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[21] .is_wysiwyg = "true";
defparam \data_4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \data_4[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[20] .is_wysiwyg = "true";
defparam \data_4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \data_4[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[19] .is_wysiwyg = "true";
defparam \data_4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \Add15~38 (
// Equation(s):
// \Add15~38_combout  = (data_4[19] & ((\Add14~38_combout  & (\Add15~37  & VCC)) # (!\Add14~38_combout  & (!\Add15~37 )))) # (!data_4[19] & ((\Add14~38_combout  & (!\Add15~37 )) # (!\Add14~38_combout  & ((\Add15~37 ) # (GND)))))
// \Add15~39  = CARRY((data_4[19] & (!\Add14~38_combout  & !\Add15~37 )) # (!data_4[19] & ((!\Add15~37 ) # (!\Add14~38_combout ))))

	.dataa(data_4[19]),
	.datab(\Add14~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~37 ),
	.combout(\Add15~38_combout ),
	.cout(\Add15~39 ));
// synopsys translate_off
defparam \Add15~38 .lut_mask = 16'h9617;
defparam \Add15~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \Add15~40 (
// Equation(s):
// \Add15~40_combout  = ((data_4[20] $ (\Add14~40_combout  $ (!\Add15~39 )))) # (GND)
// \Add15~41  = CARRY((data_4[20] & ((\Add14~40_combout ) # (!\Add15~39 ))) # (!data_4[20] & (\Add14~40_combout  & !\Add15~39 )))

	.dataa(data_4[20]),
	.datab(\Add14~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~39 ),
	.combout(\Add15~40_combout ),
	.cout(\Add15~41 ));
// synopsys translate_off
defparam \Add15~40 .lut_mask = 16'h698E;
defparam \Add15~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \Add15~42 (
// Equation(s):
// \Add15~42_combout  = (data_4[21] & ((\Add14~42_combout  & (\Add15~41  & VCC)) # (!\Add14~42_combout  & (!\Add15~41 )))) # (!data_4[21] & ((\Add14~42_combout  & (!\Add15~41 )) # (!\Add14~42_combout  & ((\Add15~41 ) # (GND)))))
// \Add15~43  = CARRY((data_4[21] & (!\Add14~42_combout  & !\Add15~41 )) # (!data_4[21] & ((!\Add15~41 ) # (!\Add14~42_combout ))))

	.dataa(data_4[21]),
	.datab(\Add14~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~41 ),
	.combout(\Add15~42_combout ),
	.cout(\Add15~43 ));
// synopsys translate_off
defparam \Add15~42 .lut_mask = 16'h9617;
defparam \Add15~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \Add15~44 (
// Equation(s):
// \Add15~44_combout  = ((\Add14~44_combout  $ (data_4[22] $ (!\Add15~43 )))) # (GND)
// \Add15~45  = CARRY((\Add14~44_combout  & ((data_4[22]) # (!\Add15~43 ))) # (!\Add14~44_combout  & (data_4[22] & !\Add15~43 )))

	.dataa(\Add14~44_combout ),
	.datab(data_4[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~43 ),
	.combout(\Add15~44_combout ),
	.cout(\Add15~45 ));
// synopsys translate_off
defparam \Add15~44 .lut_mask = 16'h698E;
defparam \Add15~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \Add15~46 (
// Equation(s):
// \Add15~46_combout  = (data_4[23] & ((\Add14~46_combout  & (\Add15~45  & VCC)) # (!\Add14~46_combout  & (!\Add15~45 )))) # (!data_4[23] & ((\Add14~46_combout  & (!\Add15~45 )) # (!\Add14~46_combout  & ((\Add15~45 ) # (GND)))))
// \Add15~47  = CARRY((data_4[23] & (!\Add14~46_combout  & !\Add15~45 )) # (!data_4[23] & ((!\Add15~45 ) # (!\Add14~46_combout ))))

	.dataa(data_4[23]),
	.datab(\Add14~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~45 ),
	.combout(\Add15~46_combout ),
	.cout(\Add15~47 ));
// synopsys translate_off
defparam \Add15~46 .lut_mask = 16'h9617;
defparam \Add15~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \Add15~48 (
// Equation(s):
// \Add15~48_combout  = ((data_4[24] $ (\Add14~48_combout  $ (!\Add15~47 )))) # (GND)
// \Add15~49  = CARRY((data_4[24] & ((\Add14~48_combout ) # (!\Add15~47 ))) # (!data_4[24] & (\Add14~48_combout  & !\Add15~47 )))

	.dataa(data_4[24]),
	.datab(\Add14~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~47 ),
	.combout(\Add15~48_combout ),
	.cout(\Add15~49 ));
// synopsys translate_off
defparam \Add15~48 .lut_mask = 16'h698E;
defparam \Add15~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \Add15~50 (
// Equation(s):
// \Add15~50_combout  = (\Add14~50_combout  & ((data_4[25] & (\Add15~49  & VCC)) # (!data_4[25] & (!\Add15~49 )))) # (!\Add14~50_combout  & ((data_4[25] & (!\Add15~49 )) # (!data_4[25] & ((\Add15~49 ) # (GND)))))
// \Add15~51  = CARRY((\Add14~50_combout  & (!data_4[25] & !\Add15~49 )) # (!\Add14~50_combout  & ((!\Add15~49 ) # (!data_4[25]))))

	.dataa(\Add14~50_combout ),
	.datab(data_4[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~49 ),
	.combout(\Add15~50_combout ),
	.cout(\Add15~51 ));
// synopsys translate_off
defparam \Add15~50 .lut_mask = 16'h9617;
defparam \Add15~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \Add15~52 (
// Equation(s):
// \Add15~52_combout  = ((\Add14~52_combout  $ (data_4[26] $ (!\Add15~51 )))) # (GND)
// \Add15~53  = CARRY((\Add14~52_combout  & ((data_4[26]) # (!\Add15~51 ))) # (!\Add14~52_combout  & (data_4[26] & !\Add15~51 )))

	.dataa(\Add14~52_combout ),
	.datab(data_4[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~51 ),
	.combout(\Add15~52_combout ),
	.cout(\Add15~53 ));
// synopsys translate_off
defparam \Add15~52 .lut_mask = 16'h698E;
defparam \Add15~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \data_5[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[26] .is_wysiwyg = "true";
defparam \data_5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \data_5[25]~feeder (
// Equation(s):
// \data_5[25]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_5[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[25]~feeder .lut_mask = 16'hF0F0;
defparam \data_5[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \data_5[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_5[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[25] .is_wysiwyg = "true";
defparam \data_5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \data_5[24]~feeder (
// Equation(s):
// \data_5[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\data_5[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[24]~feeder .lut_mask = 16'hFF00;
defparam \data_5[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \data_5[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_5[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[24] .is_wysiwyg = "true";
defparam \data_5[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \data_5[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[23] .is_wysiwyg = "true";
defparam \data_5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \data_5[22]~feeder (
// Equation(s):
// \data_5[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\data_5[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[22]~feeder .lut_mask = 16'hFF00;
defparam \data_5[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \data_5[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_5[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[22] .is_wysiwyg = "true";
defparam \data_5[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \data_5[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[21] .is_wysiwyg = "true";
defparam \data_5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \data_5[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[20] .is_wysiwyg = "true";
defparam \data_5[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \data_5[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[19] .is_wysiwyg = "true";
defparam \data_5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \Add16~38 (
// Equation(s):
// \Add16~38_combout  = (data_5[19] & ((\Add15~38_combout  & (\Add16~37  & VCC)) # (!\Add15~38_combout  & (!\Add16~37 )))) # (!data_5[19] & ((\Add15~38_combout  & (!\Add16~37 )) # (!\Add15~38_combout  & ((\Add16~37 ) # (GND)))))
// \Add16~39  = CARRY((data_5[19] & (!\Add15~38_combout  & !\Add16~37 )) # (!data_5[19] & ((!\Add16~37 ) # (!\Add15~38_combout ))))

	.dataa(data_5[19]),
	.datab(\Add15~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~37 ),
	.combout(\Add16~38_combout ),
	.cout(\Add16~39 ));
// synopsys translate_off
defparam \Add16~38 .lut_mask = 16'h9617;
defparam \Add16~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \Add16~40 (
// Equation(s):
// \Add16~40_combout  = ((data_5[20] $ (\Add15~40_combout  $ (!\Add16~39 )))) # (GND)
// \Add16~41  = CARRY((data_5[20] & ((\Add15~40_combout ) # (!\Add16~39 ))) # (!data_5[20] & (\Add15~40_combout  & !\Add16~39 )))

	.dataa(data_5[20]),
	.datab(\Add15~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~39 ),
	.combout(\Add16~40_combout ),
	.cout(\Add16~41 ));
// synopsys translate_off
defparam \Add16~40 .lut_mask = 16'h698E;
defparam \Add16~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \Add16~42 (
// Equation(s):
// \Add16~42_combout  = (data_5[21] & ((\Add15~42_combout  & (\Add16~41  & VCC)) # (!\Add15~42_combout  & (!\Add16~41 )))) # (!data_5[21] & ((\Add15~42_combout  & (!\Add16~41 )) # (!\Add15~42_combout  & ((\Add16~41 ) # (GND)))))
// \Add16~43  = CARRY((data_5[21] & (!\Add15~42_combout  & !\Add16~41 )) # (!data_5[21] & ((!\Add16~41 ) # (!\Add15~42_combout ))))

	.dataa(data_5[21]),
	.datab(\Add15~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~41 ),
	.combout(\Add16~42_combout ),
	.cout(\Add16~43 ));
// synopsys translate_off
defparam \Add16~42 .lut_mask = 16'h9617;
defparam \Add16~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \Add16~44 (
// Equation(s):
// \Add16~44_combout  = ((\Add15~44_combout  $ (data_5[22] $ (!\Add16~43 )))) # (GND)
// \Add16~45  = CARRY((\Add15~44_combout  & ((data_5[22]) # (!\Add16~43 ))) # (!\Add15~44_combout  & (data_5[22] & !\Add16~43 )))

	.dataa(\Add15~44_combout ),
	.datab(data_5[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~43 ),
	.combout(\Add16~44_combout ),
	.cout(\Add16~45 ));
// synopsys translate_off
defparam \Add16~44 .lut_mask = 16'h698E;
defparam \Add16~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \Add16~46 (
// Equation(s):
// \Add16~46_combout  = (data_5[23] & ((\Add15~46_combout  & (\Add16~45  & VCC)) # (!\Add15~46_combout  & (!\Add16~45 )))) # (!data_5[23] & ((\Add15~46_combout  & (!\Add16~45 )) # (!\Add15~46_combout  & ((\Add16~45 ) # (GND)))))
// \Add16~47  = CARRY((data_5[23] & (!\Add15~46_combout  & !\Add16~45 )) # (!data_5[23] & ((!\Add16~45 ) # (!\Add15~46_combout ))))

	.dataa(data_5[23]),
	.datab(\Add15~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~45 ),
	.combout(\Add16~46_combout ),
	.cout(\Add16~47 ));
// synopsys translate_off
defparam \Add16~46 .lut_mask = 16'h9617;
defparam \Add16~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \Add16~48 (
// Equation(s):
// \Add16~48_combout  = ((data_5[24] $ (\Add15~48_combout  $ (!\Add16~47 )))) # (GND)
// \Add16~49  = CARRY((data_5[24] & ((\Add15~48_combout ) # (!\Add16~47 ))) # (!data_5[24] & (\Add15~48_combout  & !\Add16~47 )))

	.dataa(data_5[24]),
	.datab(\Add15~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~47 ),
	.combout(\Add16~48_combout ),
	.cout(\Add16~49 ));
// synopsys translate_off
defparam \Add16~48 .lut_mask = 16'h698E;
defparam \Add16~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \Add16~50 (
// Equation(s):
// \Add16~50_combout  = (\Add15~50_combout  & ((data_5[25] & (\Add16~49  & VCC)) # (!data_5[25] & (!\Add16~49 )))) # (!\Add15~50_combout  & ((data_5[25] & (!\Add16~49 )) # (!data_5[25] & ((\Add16~49 ) # (GND)))))
// \Add16~51  = CARRY((\Add15~50_combout  & (!data_5[25] & !\Add16~49 )) # (!\Add15~50_combout  & ((!\Add16~49 ) # (!data_5[25]))))

	.dataa(\Add15~50_combout ),
	.datab(data_5[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~49 ),
	.combout(\Add16~50_combout ),
	.cout(\Add16~51 ));
// synopsys translate_off
defparam \Add16~50 .lut_mask = 16'h9617;
defparam \Add16~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \Add16~52 (
// Equation(s):
// \Add16~52_combout  = ((\Add15~52_combout  $ (data_5[26] $ (!\Add16~51 )))) # (GND)
// \Add16~53  = CARRY((\Add15~52_combout  & ((data_5[26]) # (!\Add16~51 ))) # (!\Add15~52_combout  & (data_5[26] & !\Add16~51 )))

	.dataa(\Add15~52_combout ),
	.datab(data_5[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~51 ),
	.combout(\Add16~52_combout ),
	.cout(\Add16~53 ));
// synopsys translate_off
defparam \Add16~52 .lut_mask = 16'h698E;
defparam \Add16~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \data_6[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[26] .is_wysiwyg = "true";
defparam \data_6[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \data_6[25]~feeder (
// Equation(s):
// \data_6[25]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\data_6[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[25]~feeder .lut_mask = 16'hFF00;
defparam \data_6[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \data_6[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[25] .is_wysiwyg = "true";
defparam \data_6[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \data_6[24]~feeder (
// Equation(s):
// \data_6[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\data_6[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[24]~feeder .lut_mask = 16'hFF00;
defparam \data_6[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \data_6[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[24] .is_wysiwyg = "true";
defparam \data_6[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \data_6[23]~feeder (
// Equation(s):
// \data_6[23]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\data_6[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[23]~feeder .lut_mask = 16'hFF00;
defparam \data_6[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \data_6[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[23] .is_wysiwyg = "true";
defparam \data_6[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \data_6[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[22] .is_wysiwyg = "true";
defparam \data_6[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \data_6[21]~feeder (
// Equation(s):
// \data_6[21]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\data_6[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[21]~feeder .lut_mask = 16'hFF00;
defparam \data_6[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \data_6[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_6[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[21] .is_wysiwyg = "true";
defparam \data_6[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N3
dffeas \data_6[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[20] .is_wysiwyg = "true";
defparam \data_6[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \data_6[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[19] .is_wysiwyg = "true";
defparam \data_6[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \Add17~38 (
// Equation(s):
// \Add17~38_combout  = (data_6[19] & ((\Add16~38_combout  & (\Add17~37  & VCC)) # (!\Add16~38_combout  & (!\Add17~37 )))) # (!data_6[19] & ((\Add16~38_combout  & (!\Add17~37 )) # (!\Add16~38_combout  & ((\Add17~37 ) # (GND)))))
// \Add17~39  = CARRY((data_6[19] & (!\Add16~38_combout  & !\Add17~37 )) # (!data_6[19] & ((!\Add17~37 ) # (!\Add16~38_combout ))))

	.dataa(data_6[19]),
	.datab(\Add16~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~37 ),
	.combout(\Add17~38_combout ),
	.cout(\Add17~39 ));
// synopsys translate_off
defparam \Add17~38 .lut_mask = 16'h9617;
defparam \Add17~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \Add17~40 (
// Equation(s):
// \Add17~40_combout  = ((data_6[20] $ (\Add16~40_combout  $ (!\Add17~39 )))) # (GND)
// \Add17~41  = CARRY((data_6[20] & ((\Add16~40_combout ) # (!\Add17~39 ))) # (!data_6[20] & (\Add16~40_combout  & !\Add17~39 )))

	.dataa(data_6[20]),
	.datab(\Add16~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~39 ),
	.combout(\Add17~40_combout ),
	.cout(\Add17~41 ));
// synopsys translate_off
defparam \Add17~40 .lut_mask = 16'h698E;
defparam \Add17~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \Add17~42 (
// Equation(s):
// \Add17~42_combout  = (data_6[21] & ((\Add16~42_combout  & (\Add17~41  & VCC)) # (!\Add16~42_combout  & (!\Add17~41 )))) # (!data_6[21] & ((\Add16~42_combout  & (!\Add17~41 )) # (!\Add16~42_combout  & ((\Add17~41 ) # (GND)))))
// \Add17~43  = CARRY((data_6[21] & (!\Add16~42_combout  & !\Add17~41 )) # (!data_6[21] & ((!\Add17~41 ) # (!\Add16~42_combout ))))

	.dataa(data_6[21]),
	.datab(\Add16~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~41 ),
	.combout(\Add17~42_combout ),
	.cout(\Add17~43 ));
// synopsys translate_off
defparam \Add17~42 .lut_mask = 16'h9617;
defparam \Add17~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \Add17~44 (
// Equation(s):
// \Add17~44_combout  = ((data_6[22] $ (\Add16~44_combout  $ (!\Add17~43 )))) # (GND)
// \Add17~45  = CARRY((data_6[22] & ((\Add16~44_combout ) # (!\Add17~43 ))) # (!data_6[22] & (\Add16~44_combout  & !\Add17~43 )))

	.dataa(data_6[22]),
	.datab(\Add16~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~43 ),
	.combout(\Add17~44_combout ),
	.cout(\Add17~45 ));
// synopsys translate_off
defparam \Add17~44 .lut_mask = 16'h698E;
defparam \Add17~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \Add17~46 (
// Equation(s):
// \Add17~46_combout  = (\Add16~46_combout  & ((data_6[23] & (\Add17~45  & VCC)) # (!data_6[23] & (!\Add17~45 )))) # (!\Add16~46_combout  & ((data_6[23] & (!\Add17~45 )) # (!data_6[23] & ((\Add17~45 ) # (GND)))))
// \Add17~47  = CARRY((\Add16~46_combout  & (!data_6[23] & !\Add17~45 )) # (!\Add16~46_combout  & ((!\Add17~45 ) # (!data_6[23]))))

	.dataa(\Add16~46_combout ),
	.datab(data_6[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~45 ),
	.combout(\Add17~46_combout ),
	.cout(\Add17~47 ));
// synopsys translate_off
defparam \Add17~46 .lut_mask = 16'h9617;
defparam \Add17~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \Add17~48 (
// Equation(s):
// \Add17~48_combout  = ((data_6[24] $ (\Add16~48_combout  $ (!\Add17~47 )))) # (GND)
// \Add17~49  = CARRY((data_6[24] & ((\Add16~48_combout ) # (!\Add17~47 ))) # (!data_6[24] & (\Add16~48_combout  & !\Add17~47 )))

	.dataa(data_6[24]),
	.datab(\Add16~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~47 ),
	.combout(\Add17~48_combout ),
	.cout(\Add17~49 ));
// synopsys translate_off
defparam \Add17~48 .lut_mask = 16'h698E;
defparam \Add17~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \Add17~50 (
// Equation(s):
// \Add17~50_combout  = (data_6[25] & ((\Add16~50_combout  & (\Add17~49  & VCC)) # (!\Add16~50_combout  & (!\Add17~49 )))) # (!data_6[25] & ((\Add16~50_combout  & (!\Add17~49 )) # (!\Add16~50_combout  & ((\Add17~49 ) # (GND)))))
// \Add17~51  = CARRY((data_6[25] & (!\Add16~50_combout  & !\Add17~49 )) # (!data_6[25] & ((!\Add17~49 ) # (!\Add16~50_combout ))))

	.dataa(data_6[25]),
	.datab(\Add16~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~49 ),
	.combout(\Add17~50_combout ),
	.cout(\Add17~51 ));
// synopsys translate_off
defparam \Add17~50 .lut_mask = 16'h9617;
defparam \Add17~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \Add17~52 (
// Equation(s):
// \Add17~52_combout  = ((\Add16~52_combout  $ (data_6[26] $ (!\Add17~51 )))) # (GND)
// \Add17~53  = CARRY((\Add16~52_combout  & ((data_6[26]) # (!\Add17~51 ))) # (!\Add16~52_combout  & (data_6[26] & !\Add17~51 )))

	.dataa(\Add16~52_combout ),
	.datab(data_6[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~51 ),
	.combout(\Add17~52_combout ),
	.cout(\Add17~53 ));
// synopsys translate_off
defparam \Add17~52 .lut_mask = 16'h698E;
defparam \Add17~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \data_7[26]~feeder (
// Equation(s):
// \data_7[26]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_7[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[26]~feeder .lut_mask = 16'hF0F0;
defparam \data_7[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \data_7[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[26] .is_wysiwyg = "true";
defparam \data_7[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \data_7[25]~feeder (
// Equation(s):
// \data_7[25]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_7[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[25]~feeder .lut_mask = 16'hF0F0;
defparam \data_7[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \data_7[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[25] .is_wysiwyg = "true";
defparam \data_7[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \data_7[24]~feeder (
// Equation(s):
// \data_7[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_7[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[24]~feeder .lut_mask = 16'hF0F0;
defparam \data_7[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \data_7[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[24] .is_wysiwyg = "true";
defparam \data_7[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \data_7[23]~feeder (
// Equation(s):
// \data_7[23]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\data_7[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[23]~feeder .lut_mask = 16'hFF00;
defparam \data_7[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \data_7[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[23] .is_wysiwyg = "true";
defparam \data_7[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \data_7[22]~feeder (
// Equation(s):
// \data_7[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_7[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[22]~feeder .lut_mask = 16'hF0F0;
defparam \data_7[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \data_7[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_7[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[22] .is_wysiwyg = "true";
defparam \data_7[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \data_7[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[21] .is_wysiwyg = "true";
defparam \data_7[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \data_7[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[20] .is_wysiwyg = "true";
defparam \data_7[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \data_7[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[19] .is_wysiwyg = "true";
defparam \data_7[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \Add18~38 (
// Equation(s):
// \Add18~38_combout  = (data_7[19] & ((\Add17~38_combout  & (\Add18~37  & VCC)) # (!\Add17~38_combout  & (!\Add18~37 )))) # (!data_7[19] & ((\Add17~38_combout  & (!\Add18~37 )) # (!\Add17~38_combout  & ((\Add18~37 ) # (GND)))))
// \Add18~39  = CARRY((data_7[19] & (!\Add17~38_combout  & !\Add18~37 )) # (!data_7[19] & ((!\Add18~37 ) # (!\Add17~38_combout ))))

	.dataa(data_7[19]),
	.datab(\Add17~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~37 ),
	.combout(\Add18~38_combout ),
	.cout(\Add18~39 ));
// synopsys translate_off
defparam \Add18~38 .lut_mask = 16'h9617;
defparam \Add18~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \Add18~40 (
// Equation(s):
// \Add18~40_combout  = ((data_7[20] $ (\Add17~40_combout  $ (!\Add18~39 )))) # (GND)
// \Add18~41  = CARRY((data_7[20] & ((\Add17~40_combout ) # (!\Add18~39 ))) # (!data_7[20] & (\Add17~40_combout  & !\Add18~39 )))

	.dataa(data_7[20]),
	.datab(\Add17~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~39 ),
	.combout(\Add18~40_combout ),
	.cout(\Add18~41 ));
// synopsys translate_off
defparam \Add18~40 .lut_mask = 16'h698E;
defparam \Add18~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \Add18~42 (
// Equation(s):
// \Add18~42_combout  = (data_7[21] & ((\Add17~42_combout  & (\Add18~41  & VCC)) # (!\Add17~42_combout  & (!\Add18~41 )))) # (!data_7[21] & ((\Add17~42_combout  & (!\Add18~41 )) # (!\Add17~42_combout  & ((\Add18~41 ) # (GND)))))
// \Add18~43  = CARRY((data_7[21] & (!\Add17~42_combout  & !\Add18~41 )) # (!data_7[21] & ((!\Add18~41 ) # (!\Add17~42_combout ))))

	.dataa(data_7[21]),
	.datab(\Add17~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~41 ),
	.combout(\Add18~42_combout ),
	.cout(\Add18~43 ));
// synopsys translate_off
defparam \Add18~42 .lut_mask = 16'h9617;
defparam \Add18~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \Add18~44 (
// Equation(s):
// \Add18~44_combout  = ((data_7[22] $ (\Add17~44_combout  $ (!\Add18~43 )))) # (GND)
// \Add18~45  = CARRY((data_7[22] & ((\Add17~44_combout ) # (!\Add18~43 ))) # (!data_7[22] & (\Add17~44_combout  & !\Add18~43 )))

	.dataa(data_7[22]),
	.datab(\Add17~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~43 ),
	.combout(\Add18~44_combout ),
	.cout(\Add18~45 ));
// synopsys translate_off
defparam \Add18~44 .lut_mask = 16'h698E;
defparam \Add18~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \Add18~46 (
// Equation(s):
// \Add18~46_combout  = (\Add17~46_combout  & ((data_7[23] & (\Add18~45  & VCC)) # (!data_7[23] & (!\Add18~45 )))) # (!\Add17~46_combout  & ((data_7[23] & (!\Add18~45 )) # (!data_7[23] & ((\Add18~45 ) # (GND)))))
// \Add18~47  = CARRY((\Add17~46_combout  & (!data_7[23] & !\Add18~45 )) # (!\Add17~46_combout  & ((!\Add18~45 ) # (!data_7[23]))))

	.dataa(\Add17~46_combout ),
	.datab(data_7[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~45 ),
	.combout(\Add18~46_combout ),
	.cout(\Add18~47 ));
// synopsys translate_off
defparam \Add18~46 .lut_mask = 16'h9617;
defparam \Add18~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \Add18~48 (
// Equation(s):
// \Add18~48_combout  = ((data_7[24] $ (\Add17~48_combout  $ (!\Add18~47 )))) # (GND)
// \Add18~49  = CARRY((data_7[24] & ((\Add17~48_combout ) # (!\Add18~47 ))) # (!data_7[24] & (\Add17~48_combout  & !\Add18~47 )))

	.dataa(data_7[24]),
	.datab(\Add17~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~47 ),
	.combout(\Add18~48_combout ),
	.cout(\Add18~49 ));
// synopsys translate_off
defparam \Add18~48 .lut_mask = 16'h698E;
defparam \Add18~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \Add18~50 (
// Equation(s):
// \Add18~50_combout  = (data_7[25] & ((\Add17~50_combout  & (\Add18~49  & VCC)) # (!\Add17~50_combout  & (!\Add18~49 )))) # (!data_7[25] & ((\Add17~50_combout  & (!\Add18~49 )) # (!\Add17~50_combout  & ((\Add18~49 ) # (GND)))))
// \Add18~51  = CARRY((data_7[25] & (!\Add17~50_combout  & !\Add18~49 )) # (!data_7[25] & ((!\Add18~49 ) # (!\Add17~50_combout ))))

	.dataa(data_7[25]),
	.datab(\Add17~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~49 ),
	.combout(\Add18~50_combout ),
	.cout(\Add18~51 ));
// synopsys translate_off
defparam \Add18~50 .lut_mask = 16'h9617;
defparam \Add18~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \Add18~52 (
// Equation(s):
// \Add18~52_combout  = ((\Add17~52_combout  $ (data_7[26] $ (!\Add18~51 )))) # (GND)
// \Add18~53  = CARRY((\Add17~52_combout  & ((data_7[26]) # (!\Add18~51 ))) # (!\Add17~52_combout  & (data_7[26] & !\Add18~51 )))

	.dataa(\Add17~52_combout ),
	.datab(data_7[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~51 ),
	.combout(\Add18~52_combout ),
	.cout(\Add18~53 ));
// synopsys translate_off
defparam \Add18~52 .lut_mask = 16'h698E;
defparam \Add18~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \data_8[25]~feeder (
// Equation(s):
// \data_8[25]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[25]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \data_8[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[25] .is_wysiwyg = "true";
defparam \data_8[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \data_8[24]~feeder (
// Equation(s):
// \data_8[24]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[24]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \data_8[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[24] .is_wysiwyg = "true";
defparam \data_8[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \data_8[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[23] .is_wysiwyg = "true";
defparam \data_8[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \data_8[22]~feeder (
// Equation(s):
// \data_8[22]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\data_8[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[22]~feeder .lut_mask = 16'hFF00;
defparam \data_8[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \data_8[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[22] .is_wysiwyg = "true";
defparam \data_8[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \data_8[21]~feeder (
// Equation(s):
// \data_8[21]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[21]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \data_8[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[21] .is_wysiwyg = "true";
defparam \data_8[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \data_8[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[20] .is_wysiwyg = "true";
defparam \data_8[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \data_8[19]~feeder (
// Equation(s):
// \data_8[19]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\data_8[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[19]~feeder .lut_mask = 16'hFF00;
defparam \data_8[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \data_8[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[19] .is_wysiwyg = "true";
defparam \data_8[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \sum[19]~77 (
// Equation(s):
// \sum[19]~77_combout  = (\Add18~38_combout  & ((data_8[19] & (\sum[18]~76  & VCC)) # (!data_8[19] & (!\sum[18]~76 )))) # (!\Add18~38_combout  & ((data_8[19] & (!\sum[18]~76 )) # (!data_8[19] & ((\sum[18]~76 ) # (GND)))))
// \sum[19]~78  = CARRY((\Add18~38_combout  & (!data_8[19] & !\sum[18]~76 )) # (!\Add18~38_combout  & ((!\sum[18]~76 ) # (!data_8[19]))))

	.dataa(\Add18~38_combout ),
	.datab(data_8[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[18]~76 ),
	.combout(\sum[19]~77_combout ),
	.cout(\sum[19]~78 ));
// synopsys translate_off
defparam \sum[19]~77 .lut_mask = 16'h9617;
defparam \sum[19]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \sum[20]~79 (
// Equation(s):
// \sum[20]~79_combout  = ((data_8[20] $ (\Add18~40_combout  $ (!\sum[19]~78 )))) # (GND)
// \sum[20]~80  = CARRY((data_8[20] & ((\Add18~40_combout ) # (!\sum[19]~78 ))) # (!data_8[20] & (\Add18~40_combout  & !\sum[19]~78 )))

	.dataa(data_8[20]),
	.datab(\Add18~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[19]~78 ),
	.combout(\sum[20]~79_combout ),
	.cout(\sum[20]~80 ));
// synopsys translate_off
defparam \sum[20]~79 .lut_mask = 16'h698E;
defparam \sum[20]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \sum[21]~81 (
// Equation(s):
// \sum[21]~81_combout  = (data_8[21] & ((\Add18~42_combout  & (\sum[20]~80  & VCC)) # (!\Add18~42_combout  & (!\sum[20]~80 )))) # (!data_8[21] & ((\Add18~42_combout  & (!\sum[20]~80 )) # (!\Add18~42_combout  & ((\sum[20]~80 ) # (GND)))))
// \sum[21]~82  = CARRY((data_8[21] & (!\Add18~42_combout  & !\sum[20]~80 )) # (!data_8[21] & ((!\sum[20]~80 ) # (!\Add18~42_combout ))))

	.dataa(data_8[21]),
	.datab(\Add18~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[20]~80 ),
	.combout(\sum[21]~81_combout ),
	.cout(\sum[21]~82 ));
// synopsys translate_off
defparam \sum[21]~81 .lut_mask = 16'h9617;
defparam \sum[21]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \sum[22]~83 (
// Equation(s):
// \sum[22]~83_combout  = ((data_8[22] $ (\Add18~44_combout  $ (!\sum[21]~82 )))) # (GND)
// \sum[22]~84  = CARRY((data_8[22] & ((\Add18~44_combout ) # (!\sum[21]~82 ))) # (!data_8[22] & (\Add18~44_combout  & !\sum[21]~82 )))

	.dataa(data_8[22]),
	.datab(\Add18~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[21]~82 ),
	.combout(\sum[22]~83_combout ),
	.cout(\sum[22]~84 ));
// synopsys translate_off
defparam \sum[22]~83 .lut_mask = 16'h698E;
defparam \sum[22]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \sum[23]~85 (
// Equation(s):
// \sum[23]~85_combout  = (data_8[23] & ((\Add18~46_combout  & (\sum[22]~84  & VCC)) # (!\Add18~46_combout  & (!\sum[22]~84 )))) # (!data_8[23] & ((\Add18~46_combout  & (!\sum[22]~84 )) # (!\Add18~46_combout  & ((\sum[22]~84 ) # (GND)))))
// \sum[23]~86  = CARRY((data_8[23] & (!\Add18~46_combout  & !\sum[22]~84 )) # (!data_8[23] & ((!\sum[22]~84 ) # (!\Add18~46_combout ))))

	.dataa(data_8[23]),
	.datab(\Add18~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[22]~84 ),
	.combout(\sum[23]~85_combout ),
	.cout(\sum[23]~86 ));
// synopsys translate_off
defparam \sum[23]~85 .lut_mask = 16'h9617;
defparam \sum[23]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \sum[24]~87 (
// Equation(s):
// \sum[24]~87_combout  = ((\Add18~48_combout  $ (data_8[24] $ (!\sum[23]~86 )))) # (GND)
// \sum[24]~88  = CARRY((\Add18~48_combout  & ((data_8[24]) # (!\sum[23]~86 ))) # (!\Add18~48_combout  & (data_8[24] & !\sum[23]~86 )))

	.dataa(\Add18~48_combout ),
	.datab(data_8[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[23]~86 ),
	.combout(\sum[24]~87_combout ),
	.cout(\sum[24]~88 ));
// synopsys translate_off
defparam \sum[24]~87 .lut_mask = 16'h698E;
defparam \sum[24]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \sum[25]~89 (
// Equation(s):
// \sum[25]~89_combout  = (data_8[25] & ((\Add18~50_combout  & (\sum[24]~88  & VCC)) # (!\Add18~50_combout  & (!\sum[24]~88 )))) # (!data_8[25] & ((\Add18~50_combout  & (!\sum[24]~88 )) # (!\Add18~50_combout  & ((\sum[24]~88 ) # (GND)))))
// \sum[25]~90  = CARRY((data_8[25] & (!\Add18~50_combout  & !\sum[24]~88 )) # (!data_8[25] & ((!\sum[24]~88 ) # (!\Add18~50_combout ))))

	.dataa(data_8[25]),
	.datab(\Add18~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[24]~88 ),
	.combout(\sum[25]~89_combout ),
	.cout(\sum[25]~90 ));
// synopsys translate_off
defparam \sum[25]~89 .lut_mask = 16'h9617;
defparam \sum[25]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \sum[26]~91 (
// Equation(s):
// \sum[26]~91_combout  = ((data_8[26] $ (\Add18~52_combout  $ (!\sum[25]~90 )))) # (GND)
// \sum[26]~92  = CARRY((data_8[26] & ((\Add18~52_combout ) # (!\sum[25]~90 ))) # (!data_8[26] & (\Add18~52_combout  & !\sum[25]~90 )))

	.dataa(data_8[26]),
	.datab(\Add18~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[25]~90 ),
	.combout(\sum[26]~91_combout ),
	.cout(\sum[26]~92 ));
// synopsys translate_off
defparam \sum[26]~91 .lut_mask = 16'h698E;
defparam \sum[26]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \sum[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[26]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[26]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[26] .is_wysiwyg = "true";
defparam \sum[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \sum_ram_data_in[26] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[26]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[26] .is_wysiwyg = "true";
defparam \sum_ram_data_in[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [95]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [63]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [63]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [95]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hEE22;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y54_N23
dffeas \proc_ram_data_in[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[31]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[31] .is_wysiwyg = "true";
defparam \proc_ram_data_in[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[31]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \output_ram_data_in[31]~feeder (
// Equation(s):
// \output_ram_data_in[31]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_ram_data_in[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[31]~feeder .lut_mask = 16'hF0F0;
defparam \output_ram_data_in[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \output_ram_data_in[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[31]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[31] .is_wysiwyg = "true";
defparam \output_ram_data_in[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[31]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \data_2[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[31] .is_wysiwyg = "true";
defparam \data_2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \data_1[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[31] .is_wysiwyg = "true";
defparam \data_1[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [94]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [62]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [62]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [94]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hEE22;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \proc_ram_data_in[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[30]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[30] .is_wysiwyg = "true";
defparam \proc_ram_data_in[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[30]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \output_ram_data_in[30]~feeder (
// Equation(s):
// \output_ram_data_in[30]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\output_ram_data_in[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[30]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \output_ram_data_in[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[30]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[30] .is_wysiwyg = "true";
defparam \output_ram_data_in[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[30]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \data_1[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[30] .is_wysiwyg = "true";
defparam \data_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \data_2[30]~feeder (
// Equation(s):
// \data_2[30]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[30]~feeder .lut_mask = 16'hF0F0;
defparam \data_2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \data_2[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[30] .is_wysiwyg = "true";
defparam \data_2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [93]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [61]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [61]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [93]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hCCAA;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\filt_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\rr2|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \proc_ram_data_in[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[29]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[29] .is_wysiwyg = "true";
defparam \proc_ram_data_in[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[29]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \output_ram_data_in[29]~feeder (
// Equation(s):
// \output_ram_data_in[29]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\output_ram_data_in[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[29]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \output_ram_data_in[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[29]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[29] .is_wysiwyg = "true";
defparam \output_ram_data_in[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[29]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \data_1[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[29] .is_wysiwyg = "true";
defparam \data_1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \data_2[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[29] .is_wysiwyg = "true";
defparam \data_2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y51_N8
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [92]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [60]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [60]),
	.datab(q[0]),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [92]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEE22;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y51_N9
dffeas \proc_ram_data_in[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[28]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[28] .is_wysiwyg = "true";
defparam \proc_ram_data_in[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[28]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \output_ram_data_in[28]~feeder (
// Equation(s):
// \output_ram_data_in[28]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\output_ram_data_in[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[28]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \output_ram_data_in[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[28]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[28] .is_wysiwyg = "true";
defparam \output_ram_data_in[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[28]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \data_2[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[28] .is_wysiwyg = "true";
defparam \data_2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \data_1[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[28] .is_wysiwyg = "true";
defparam \data_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (q[0] & ((\rr2|altsyncram_component|auto_generated|q_b [91]))) # (!q[0] & (\rr2|altsyncram_component|auto_generated|q_b [59]))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [59]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [91]),
	.datac(gnd),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hCCAA;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \proc_ram_data_in[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(\rr2|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(q[1]),
	.ena(\proc_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(proc_ram_data_in[27]),
	.prn(vcc));
// synopsys translate_off
defparam \proc_ram_data_in[27] .is_wysiwyg = "true";
defparam \proc_ram_data_in[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\proc_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~q ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[27]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \output_ram_data_in[27]~feeder (
// Equation(s):
// \output_ram_data_in[27]~feeder_combout  = \rr3|altsyncram_component|auto_generated|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\output_ram_data_in[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[27]~feeder .lut_mask = 16'hFF00;
defparam \output_ram_data_in[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \output_ram_data_in[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_ram_data_in[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_ram_data_in[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(output_ram_data_in[27]),
	.prn(vcc));
// synopsys translate_off
defparam \output_ram_data_in[27] .is_wysiwyg = "true";
defparam \output_ram_data_in[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\output_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~q ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[27]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \data_1[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[27] .is_wysiwyg = "true";
defparam \data_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \data_2[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[27] .is_wysiwyg = "true";
defparam \data_2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \Add13~54 (
// Equation(s):
// \Add13~54_combout  = (data_1[27] & ((data_2[27] & (\Add13~53  & VCC)) # (!data_2[27] & (!\Add13~53 )))) # (!data_1[27] & ((data_2[27] & (!\Add13~53 )) # (!data_2[27] & ((\Add13~53 ) # (GND)))))
// \Add13~55  = CARRY((data_1[27] & (!data_2[27] & !\Add13~53 )) # (!data_1[27] & ((!\Add13~53 ) # (!data_2[27]))))

	.dataa(data_1[27]),
	.datab(data_2[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~53 ),
	.combout(\Add13~54_combout ),
	.cout(\Add13~55 ));
// synopsys translate_off
defparam \Add13~54 .lut_mask = 16'h9617;
defparam \Add13~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \Add13~56 (
// Equation(s):
// \Add13~56_combout  = ((data_2[28] $ (data_1[28] $ (!\Add13~55 )))) # (GND)
// \Add13~57  = CARRY((data_2[28] & ((data_1[28]) # (!\Add13~55 ))) # (!data_2[28] & (data_1[28] & !\Add13~55 )))

	.dataa(data_2[28]),
	.datab(data_1[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~55 ),
	.combout(\Add13~56_combout ),
	.cout(\Add13~57 ));
// synopsys translate_off
defparam \Add13~56 .lut_mask = 16'h698E;
defparam \Add13~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \Add13~58 (
// Equation(s):
// \Add13~58_combout  = (data_1[29] & ((data_2[29] & (\Add13~57  & VCC)) # (!data_2[29] & (!\Add13~57 )))) # (!data_1[29] & ((data_2[29] & (!\Add13~57 )) # (!data_2[29] & ((\Add13~57 ) # (GND)))))
// \Add13~59  = CARRY((data_1[29] & (!data_2[29] & !\Add13~57 )) # (!data_1[29] & ((!\Add13~57 ) # (!data_2[29]))))

	.dataa(data_1[29]),
	.datab(data_2[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~57 ),
	.combout(\Add13~58_combout ),
	.cout(\Add13~59 ));
// synopsys translate_off
defparam \Add13~58 .lut_mask = 16'h9617;
defparam \Add13~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \Add13~60 (
// Equation(s):
// \Add13~60_combout  = ((data_1[30] $ (data_2[30] $ (!\Add13~59 )))) # (GND)
// \Add13~61  = CARRY((data_1[30] & ((data_2[30]) # (!\Add13~59 ))) # (!data_1[30] & (data_2[30] & !\Add13~59 )))

	.dataa(data_1[30]),
	.datab(data_2[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~59 ),
	.combout(\Add13~60_combout ),
	.cout(\Add13~61 ));
// synopsys translate_off
defparam \Add13~60 .lut_mask = 16'h698E;
defparam \Add13~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \Add13~62 (
// Equation(s):
// \Add13~62_combout  = (data_2[31] & ((data_1[31] & (\Add13~61  & VCC)) # (!data_1[31] & (!\Add13~61 )))) # (!data_2[31] & ((data_1[31] & (!\Add13~61 )) # (!data_1[31] & ((\Add13~61 ) # (GND)))))
// \Add13~63  = CARRY((data_2[31] & (!data_1[31] & !\Add13~61 )) # (!data_2[31] & ((!\Add13~61 ) # (!data_1[31]))))

	.dataa(data_2[31]),
	.datab(data_1[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~61 ),
	.combout(\Add13~62_combout ),
	.cout(\Add13~63 ));
// synopsys translate_off
defparam \Add13~62 .lut_mask = 16'h9617;
defparam \Add13~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \Add13~64 (
// Equation(s):
// \Add13~64_combout  = !\Add13~63 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add13~63 ),
	.combout(\Add13~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~64 .lut_mask = 16'h0F0F;
defparam \Add13~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \data_3[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[31] .is_wysiwyg = "true";
defparam \data_3[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \data_3[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[30] .is_wysiwyg = "true";
defparam \data_3[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \data_3[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[29] .is_wysiwyg = "true";
defparam \data_3[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \data_3[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[28] .is_wysiwyg = "true";
defparam \data_3[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \data_3[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_3[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_3[27] .is_wysiwyg = "true";
defparam \data_3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \Add14~54 (
// Equation(s):
// \Add14~54_combout  = (data_3[27] & ((\Add13~54_combout  & (\Add14~53  & VCC)) # (!\Add13~54_combout  & (!\Add14~53 )))) # (!data_3[27] & ((\Add13~54_combout  & (!\Add14~53 )) # (!\Add13~54_combout  & ((\Add14~53 ) # (GND)))))
// \Add14~55  = CARRY((data_3[27] & (!\Add13~54_combout  & !\Add14~53 )) # (!data_3[27] & ((!\Add14~53 ) # (!\Add13~54_combout ))))

	.dataa(data_3[27]),
	.datab(\Add13~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~53 ),
	.combout(\Add14~54_combout ),
	.cout(\Add14~55 ));
// synopsys translate_off
defparam \Add14~54 .lut_mask = 16'h9617;
defparam \Add14~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \Add14~56 (
// Equation(s):
// \Add14~56_combout  = ((\Add13~56_combout  $ (data_3[28] $ (!\Add14~55 )))) # (GND)
// \Add14~57  = CARRY((\Add13~56_combout  & ((data_3[28]) # (!\Add14~55 ))) # (!\Add13~56_combout  & (data_3[28] & !\Add14~55 )))

	.dataa(\Add13~56_combout ),
	.datab(data_3[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~55 ),
	.combout(\Add14~56_combout ),
	.cout(\Add14~57 ));
// synopsys translate_off
defparam \Add14~56 .lut_mask = 16'h698E;
defparam \Add14~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \Add14~58 (
// Equation(s):
// \Add14~58_combout  = (\Add13~58_combout  & ((data_3[29] & (\Add14~57  & VCC)) # (!data_3[29] & (!\Add14~57 )))) # (!\Add13~58_combout  & ((data_3[29] & (!\Add14~57 )) # (!data_3[29] & ((\Add14~57 ) # (GND)))))
// \Add14~59  = CARRY((\Add13~58_combout  & (!data_3[29] & !\Add14~57 )) # (!\Add13~58_combout  & ((!\Add14~57 ) # (!data_3[29]))))

	.dataa(\Add13~58_combout ),
	.datab(data_3[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~57 ),
	.combout(\Add14~58_combout ),
	.cout(\Add14~59 ));
// synopsys translate_off
defparam \Add14~58 .lut_mask = 16'h9617;
defparam \Add14~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \Add14~60 (
// Equation(s):
// \Add14~60_combout  = ((\Add13~60_combout  $ (data_3[30] $ (!\Add14~59 )))) # (GND)
// \Add14~61  = CARRY((\Add13~60_combout  & ((data_3[30]) # (!\Add14~59 ))) # (!\Add13~60_combout  & (data_3[30] & !\Add14~59 )))

	.dataa(\Add13~60_combout ),
	.datab(data_3[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~59 ),
	.combout(\Add14~60_combout ),
	.cout(\Add14~61 ));
// synopsys translate_off
defparam \Add14~60 .lut_mask = 16'h698E;
defparam \Add14~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \Add14~62 (
// Equation(s):
// \Add14~62_combout  = (\Add13~62_combout  & ((data_3[31] & (\Add14~61  & VCC)) # (!data_3[31] & (!\Add14~61 )))) # (!\Add13~62_combout  & ((data_3[31] & (!\Add14~61 )) # (!data_3[31] & ((\Add14~61 ) # (GND)))))
// \Add14~63  = CARRY((\Add13~62_combout  & (!data_3[31] & !\Add14~61 )) # (!\Add13~62_combout  & ((!\Add14~61 ) # (!data_3[31]))))

	.dataa(\Add13~62_combout ),
	.datab(data_3[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~61 ),
	.combout(\Add14~62_combout ),
	.cout(\Add14~63 ));
// synopsys translate_off
defparam \Add14~62 .lut_mask = 16'h9617;
defparam \Add14~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \Add14~64 (
// Equation(s):
// \Add14~64_combout  = (\Add13~64_combout  & (\Add14~63  $ (GND))) # (!\Add13~64_combout  & (!\Add14~63  & VCC))
// \Add14~65  = CARRY((\Add13~64_combout  & !\Add14~63 ))

	.dataa(\Add13~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~63 ),
	.combout(\Add14~64_combout ),
	.cout(\Add14~65 ));
// synopsys translate_off
defparam \Add14~64 .lut_mask = 16'hA50A;
defparam \Add14~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \data_4[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[31] .is_wysiwyg = "true";
defparam \data_4[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \data_4[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[30] .is_wysiwyg = "true";
defparam \data_4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \data_4[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[29] .is_wysiwyg = "true";
defparam \data_4[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \data_4[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[28] .is_wysiwyg = "true";
defparam \data_4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \data_4[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_4[27] .is_wysiwyg = "true";
defparam \data_4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \Add15~54 (
// Equation(s):
// \Add15~54_combout  = (data_4[27] & ((\Add14~54_combout  & (\Add15~53  & VCC)) # (!\Add14~54_combout  & (!\Add15~53 )))) # (!data_4[27] & ((\Add14~54_combout  & (!\Add15~53 )) # (!\Add14~54_combout  & ((\Add15~53 ) # (GND)))))
// \Add15~55  = CARRY((data_4[27] & (!\Add14~54_combout  & !\Add15~53 )) # (!data_4[27] & ((!\Add15~53 ) # (!\Add14~54_combout ))))

	.dataa(data_4[27]),
	.datab(\Add14~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~53 ),
	.combout(\Add15~54_combout ),
	.cout(\Add15~55 ));
// synopsys translate_off
defparam \Add15~54 .lut_mask = 16'h9617;
defparam \Add15~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \Add15~56 (
// Equation(s):
// \Add15~56_combout  = ((data_4[28] $ (\Add14~56_combout  $ (!\Add15~55 )))) # (GND)
// \Add15~57  = CARRY((data_4[28] & ((\Add14~56_combout ) # (!\Add15~55 ))) # (!data_4[28] & (\Add14~56_combout  & !\Add15~55 )))

	.dataa(data_4[28]),
	.datab(\Add14~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~55 ),
	.combout(\Add15~56_combout ),
	.cout(\Add15~57 ));
// synopsys translate_off
defparam \Add15~56 .lut_mask = 16'h698E;
defparam \Add15~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \Add15~58 (
// Equation(s):
// \Add15~58_combout  = (\Add14~58_combout  & ((data_4[29] & (\Add15~57  & VCC)) # (!data_4[29] & (!\Add15~57 )))) # (!\Add14~58_combout  & ((data_4[29] & (!\Add15~57 )) # (!data_4[29] & ((\Add15~57 ) # (GND)))))
// \Add15~59  = CARRY((\Add14~58_combout  & (!data_4[29] & !\Add15~57 )) # (!\Add14~58_combout  & ((!\Add15~57 ) # (!data_4[29]))))

	.dataa(\Add14~58_combout ),
	.datab(data_4[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~57 ),
	.combout(\Add15~58_combout ),
	.cout(\Add15~59 ));
// synopsys translate_off
defparam \Add15~58 .lut_mask = 16'h9617;
defparam \Add15~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \Add15~60 (
// Equation(s):
// \Add15~60_combout  = ((\Add14~60_combout  $ (data_4[30] $ (!\Add15~59 )))) # (GND)
// \Add15~61  = CARRY((\Add14~60_combout  & ((data_4[30]) # (!\Add15~59 ))) # (!\Add14~60_combout  & (data_4[30] & !\Add15~59 )))

	.dataa(\Add14~60_combout ),
	.datab(data_4[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~59 ),
	.combout(\Add15~60_combout ),
	.cout(\Add15~61 ));
// synopsys translate_off
defparam \Add15~60 .lut_mask = 16'h698E;
defparam \Add15~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \Add15~62 (
// Equation(s):
// \Add15~62_combout  = (\Add14~62_combout  & ((data_4[31] & (\Add15~61  & VCC)) # (!data_4[31] & (!\Add15~61 )))) # (!\Add14~62_combout  & ((data_4[31] & (!\Add15~61 )) # (!data_4[31] & ((\Add15~61 ) # (GND)))))
// \Add15~63  = CARRY((\Add14~62_combout  & (!data_4[31] & !\Add15~61 )) # (!\Add14~62_combout  & ((!\Add15~61 ) # (!data_4[31]))))

	.dataa(\Add14~62_combout ),
	.datab(data_4[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~61 ),
	.combout(\Add15~62_combout ),
	.cout(\Add15~63 ));
// synopsys translate_off
defparam \Add15~62 .lut_mask = 16'h9617;
defparam \Add15~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \Add15~64 (
// Equation(s):
// \Add15~64_combout  = (\Add14~64_combout  & (\Add15~63  $ (GND))) # (!\Add14~64_combout  & (!\Add15~63  & VCC))
// \Add15~65  = CARRY((\Add14~64_combout  & !\Add15~63 ))

	.dataa(\Add14~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~63 ),
	.combout(\Add15~64_combout ),
	.cout(\Add15~65 ));
// synopsys translate_off
defparam \Add15~64 .lut_mask = 16'hA50A;
defparam \Add15~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \data_5[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[31] .is_wysiwyg = "true";
defparam \data_5[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \data_5[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[30] .is_wysiwyg = "true";
defparam \data_5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \data_5[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[29] .is_wysiwyg = "true";
defparam \data_5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \data_5[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[28] .is_wysiwyg = "true";
defparam \data_5[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \data_5[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_5[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_5[27] .is_wysiwyg = "true";
defparam \data_5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \Add16~54 (
// Equation(s):
// \Add16~54_combout  = (data_5[27] & ((\Add15~54_combout  & (\Add16~53  & VCC)) # (!\Add15~54_combout  & (!\Add16~53 )))) # (!data_5[27] & ((\Add15~54_combout  & (!\Add16~53 )) # (!\Add15~54_combout  & ((\Add16~53 ) # (GND)))))
// \Add16~55  = CARRY((data_5[27] & (!\Add15~54_combout  & !\Add16~53 )) # (!data_5[27] & ((!\Add16~53 ) # (!\Add15~54_combout ))))

	.dataa(data_5[27]),
	.datab(\Add15~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~53 ),
	.combout(\Add16~54_combout ),
	.cout(\Add16~55 ));
// synopsys translate_off
defparam \Add16~54 .lut_mask = 16'h9617;
defparam \Add16~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \Add16~56 (
// Equation(s):
// \Add16~56_combout  = ((data_5[28] $ (\Add15~56_combout  $ (!\Add16~55 )))) # (GND)
// \Add16~57  = CARRY((data_5[28] & ((\Add15~56_combout ) # (!\Add16~55 ))) # (!data_5[28] & (\Add15~56_combout  & !\Add16~55 )))

	.dataa(data_5[28]),
	.datab(\Add15~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~55 ),
	.combout(\Add16~56_combout ),
	.cout(\Add16~57 ));
// synopsys translate_off
defparam \Add16~56 .lut_mask = 16'h698E;
defparam \Add16~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \Add16~58 (
// Equation(s):
// \Add16~58_combout  = (\Add15~58_combout  & ((data_5[29] & (\Add16~57  & VCC)) # (!data_5[29] & (!\Add16~57 )))) # (!\Add15~58_combout  & ((data_5[29] & (!\Add16~57 )) # (!data_5[29] & ((\Add16~57 ) # (GND)))))
// \Add16~59  = CARRY((\Add15~58_combout  & (!data_5[29] & !\Add16~57 )) # (!\Add15~58_combout  & ((!\Add16~57 ) # (!data_5[29]))))

	.dataa(\Add15~58_combout ),
	.datab(data_5[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~57 ),
	.combout(\Add16~58_combout ),
	.cout(\Add16~59 ));
// synopsys translate_off
defparam \Add16~58 .lut_mask = 16'h9617;
defparam \Add16~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \Add16~60 (
// Equation(s):
// \Add16~60_combout  = ((\Add15~60_combout  $ (data_5[30] $ (!\Add16~59 )))) # (GND)
// \Add16~61  = CARRY((\Add15~60_combout  & ((data_5[30]) # (!\Add16~59 ))) # (!\Add15~60_combout  & (data_5[30] & !\Add16~59 )))

	.dataa(\Add15~60_combout ),
	.datab(data_5[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~59 ),
	.combout(\Add16~60_combout ),
	.cout(\Add16~61 ));
// synopsys translate_off
defparam \Add16~60 .lut_mask = 16'h698E;
defparam \Add16~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \Add16~62 (
// Equation(s):
// \Add16~62_combout  = (\Add15~62_combout  & ((data_5[31] & (\Add16~61  & VCC)) # (!data_5[31] & (!\Add16~61 )))) # (!\Add15~62_combout  & ((data_5[31] & (!\Add16~61 )) # (!data_5[31] & ((\Add16~61 ) # (GND)))))
// \Add16~63  = CARRY((\Add15~62_combout  & (!data_5[31] & !\Add16~61 )) # (!\Add15~62_combout  & ((!\Add16~61 ) # (!data_5[31]))))

	.dataa(\Add15~62_combout ),
	.datab(data_5[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~61 ),
	.combout(\Add16~62_combout ),
	.cout(\Add16~63 ));
// synopsys translate_off
defparam \Add16~62 .lut_mask = 16'h9617;
defparam \Add16~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \Add16~64 (
// Equation(s):
// \Add16~64_combout  = (\Add15~64_combout  & (\Add16~63  $ (GND))) # (!\Add15~64_combout  & (!\Add16~63  & VCC))
// \Add16~65  = CARRY((\Add15~64_combout  & !\Add16~63 ))

	.dataa(\Add15~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~63 ),
	.combout(\Add16~64_combout ),
	.cout(\Add16~65 ));
// synopsys translate_off
defparam \Add16~64 .lut_mask = 16'hA50A;
defparam \Add16~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \data_6[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[31] .is_wysiwyg = "true";
defparam \data_6[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \data_6[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[30] .is_wysiwyg = "true";
defparam \data_6[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \data_6[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[29] .is_wysiwyg = "true";
defparam \data_6[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \data_6[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[28] .is_wysiwyg = "true";
defparam \data_6[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \data_6[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_6[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_6[27] .is_wysiwyg = "true";
defparam \data_6[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \Add17~54 (
// Equation(s):
// \Add17~54_combout  = (\Add16~54_combout  & ((data_6[27] & (\Add17~53  & VCC)) # (!data_6[27] & (!\Add17~53 )))) # (!\Add16~54_combout  & ((data_6[27] & (!\Add17~53 )) # (!data_6[27] & ((\Add17~53 ) # (GND)))))
// \Add17~55  = CARRY((\Add16~54_combout  & (!data_6[27] & !\Add17~53 )) # (!\Add16~54_combout  & ((!\Add17~53 ) # (!data_6[27]))))

	.dataa(\Add16~54_combout ),
	.datab(data_6[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~53 ),
	.combout(\Add17~54_combout ),
	.cout(\Add17~55 ));
// synopsys translate_off
defparam \Add17~54 .lut_mask = 16'h9617;
defparam \Add17~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \Add17~56 (
// Equation(s):
// \Add17~56_combout  = ((data_6[28] $ (\Add16~56_combout  $ (!\Add17~55 )))) # (GND)
// \Add17~57  = CARRY((data_6[28] & ((\Add16~56_combout ) # (!\Add17~55 ))) # (!data_6[28] & (\Add16~56_combout  & !\Add17~55 )))

	.dataa(data_6[28]),
	.datab(\Add16~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~55 ),
	.combout(\Add17~56_combout ),
	.cout(\Add17~57 ));
// synopsys translate_off
defparam \Add17~56 .lut_mask = 16'h698E;
defparam \Add17~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \Add17~58 (
// Equation(s):
// \Add17~58_combout  = (data_6[29] & ((\Add16~58_combout  & (\Add17~57  & VCC)) # (!\Add16~58_combout  & (!\Add17~57 )))) # (!data_6[29] & ((\Add16~58_combout  & (!\Add17~57 )) # (!\Add16~58_combout  & ((\Add17~57 ) # (GND)))))
// \Add17~59  = CARRY((data_6[29] & (!\Add16~58_combout  & !\Add17~57 )) # (!data_6[29] & ((!\Add17~57 ) # (!\Add16~58_combout ))))

	.dataa(data_6[29]),
	.datab(\Add16~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~57 ),
	.combout(\Add17~58_combout ),
	.cout(\Add17~59 ));
// synopsys translate_off
defparam \Add17~58 .lut_mask = 16'h9617;
defparam \Add17~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \Add17~60 (
// Equation(s):
// \Add17~60_combout  = ((\Add16~60_combout  $ (data_6[30] $ (!\Add17~59 )))) # (GND)
// \Add17~61  = CARRY((\Add16~60_combout  & ((data_6[30]) # (!\Add17~59 ))) # (!\Add16~60_combout  & (data_6[30] & !\Add17~59 )))

	.dataa(\Add16~60_combout ),
	.datab(data_6[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~59 ),
	.combout(\Add17~60_combout ),
	.cout(\Add17~61 ));
// synopsys translate_off
defparam \Add17~60 .lut_mask = 16'h698E;
defparam \Add17~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \Add17~62 (
// Equation(s):
// \Add17~62_combout  = (\Add16~62_combout  & ((data_6[31] & (\Add17~61  & VCC)) # (!data_6[31] & (!\Add17~61 )))) # (!\Add16~62_combout  & ((data_6[31] & (!\Add17~61 )) # (!data_6[31] & ((\Add17~61 ) # (GND)))))
// \Add17~63  = CARRY((\Add16~62_combout  & (!data_6[31] & !\Add17~61 )) # (!\Add16~62_combout  & ((!\Add17~61 ) # (!data_6[31]))))

	.dataa(\Add16~62_combout ),
	.datab(data_6[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~61 ),
	.combout(\Add17~62_combout ),
	.cout(\Add17~63 ));
// synopsys translate_off
defparam \Add17~62 .lut_mask = 16'h9617;
defparam \Add17~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \Add17~64 (
// Equation(s):
// \Add17~64_combout  = (\Add16~64_combout  & (\Add17~63  $ (GND))) # (!\Add16~64_combout  & (!\Add17~63  & VCC))
// \Add17~65  = CARRY((\Add16~64_combout  & !\Add17~63 ))

	.dataa(\Add16~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~63 ),
	.combout(\Add17~64_combout ),
	.cout(\Add17~65 ));
// synopsys translate_off
defparam \Add17~64 .lut_mask = 16'hA50A;
defparam \Add17~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \data_7[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[31] .is_wysiwyg = "true";
defparam \data_7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \data_7[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[30] .is_wysiwyg = "true";
defparam \data_7[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \data_7[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[29] .is_wysiwyg = "true";
defparam \data_7[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \data_7[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[28] .is_wysiwyg = "true";
defparam \data_7[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \data_7[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_7[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_7[27] .is_wysiwyg = "true";
defparam \data_7[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \Add18~54 (
// Equation(s):
// \Add18~54_combout  = (\Add17~54_combout  & ((data_7[27] & (\Add18~53  & VCC)) # (!data_7[27] & (!\Add18~53 )))) # (!\Add17~54_combout  & ((data_7[27] & (!\Add18~53 )) # (!data_7[27] & ((\Add18~53 ) # (GND)))))
// \Add18~55  = CARRY((\Add17~54_combout  & (!data_7[27] & !\Add18~53 )) # (!\Add17~54_combout  & ((!\Add18~53 ) # (!data_7[27]))))

	.dataa(\Add17~54_combout ),
	.datab(data_7[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~53 ),
	.combout(\Add18~54_combout ),
	.cout(\Add18~55 ));
// synopsys translate_off
defparam \Add18~54 .lut_mask = 16'h9617;
defparam \Add18~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \Add18~56 (
// Equation(s):
// \Add18~56_combout  = ((data_7[28] $ (\Add17~56_combout  $ (!\Add18~55 )))) # (GND)
// \Add18~57  = CARRY((data_7[28] & ((\Add17~56_combout ) # (!\Add18~55 ))) # (!data_7[28] & (\Add17~56_combout  & !\Add18~55 )))

	.dataa(data_7[28]),
	.datab(\Add17~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~55 ),
	.combout(\Add18~56_combout ),
	.cout(\Add18~57 ));
// synopsys translate_off
defparam \Add18~56 .lut_mask = 16'h698E;
defparam \Add18~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \Add18~58 (
// Equation(s):
// \Add18~58_combout  = (data_7[29] & ((\Add17~58_combout  & (\Add18~57  & VCC)) # (!\Add17~58_combout  & (!\Add18~57 )))) # (!data_7[29] & ((\Add17~58_combout  & (!\Add18~57 )) # (!\Add17~58_combout  & ((\Add18~57 ) # (GND)))))
// \Add18~59  = CARRY((data_7[29] & (!\Add17~58_combout  & !\Add18~57 )) # (!data_7[29] & ((!\Add18~57 ) # (!\Add17~58_combout ))))

	.dataa(data_7[29]),
	.datab(\Add17~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~57 ),
	.combout(\Add18~58_combout ),
	.cout(\Add18~59 ));
// synopsys translate_off
defparam \Add18~58 .lut_mask = 16'h9617;
defparam \Add18~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \Add18~60 (
// Equation(s):
// \Add18~60_combout  = ((\Add17~60_combout  $ (data_7[30] $ (!\Add18~59 )))) # (GND)
// \Add18~61  = CARRY((\Add17~60_combout  & ((data_7[30]) # (!\Add18~59 ))) # (!\Add17~60_combout  & (data_7[30] & !\Add18~59 )))

	.dataa(\Add17~60_combout ),
	.datab(data_7[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~59 ),
	.combout(\Add18~60_combout ),
	.cout(\Add18~61 ));
// synopsys translate_off
defparam \Add18~60 .lut_mask = 16'h698E;
defparam \Add18~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \Add18~62 (
// Equation(s):
// \Add18~62_combout  = (\Add17~62_combout  & ((data_7[31] & (\Add18~61  & VCC)) # (!data_7[31] & (!\Add18~61 )))) # (!\Add17~62_combout  & ((data_7[31] & (!\Add18~61 )) # (!data_7[31] & ((\Add18~61 ) # (GND)))))
// \Add18~63  = CARRY((\Add17~62_combout  & (!data_7[31] & !\Add18~61 )) # (!\Add17~62_combout  & ((!\Add18~61 ) # (!data_7[31]))))

	.dataa(\Add17~62_combout ),
	.datab(data_7[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~61 ),
	.combout(\Add18~62_combout ),
	.cout(\Add18~63 ));
// synopsys translate_off
defparam \Add18~62 .lut_mask = 16'h9617;
defparam \Add18~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \Add18~64 (
// Equation(s):
// \Add18~64_combout  = (\Add17~64_combout  & (\Add18~63  $ (GND))) # (!\Add17~64_combout  & (!\Add18~63  & VCC))
// \Add18~65  = CARRY((\Add17~64_combout  & !\Add18~63 ))

	.dataa(\Add17~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~63 ),
	.combout(\Add18~64_combout ),
	.cout(\Add18~65 ));
// synopsys translate_off
defparam \Add18~64 .lut_mask = 16'hA50A;
defparam \Add18~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \data_8[31]~feeder (
// Equation(s):
// \data_8[31]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[31]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \data_8[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[31] .is_wysiwyg = "true";
defparam \data_8[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \data_8[30]~feeder (
// Equation(s):
// \data_8[30]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[30]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \data_8[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[30] .is_wysiwyg = "true";
defparam \data_8[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \data_8[29]~feeder (
// Equation(s):
// \data_8[29]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\data_8[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[29]~feeder .lut_mask = 16'hFF00;
defparam \data_8[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \data_8[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[29] .is_wysiwyg = "true";
defparam \data_8[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \data_8[28]~feeder (
// Equation(s):
// \data_8[28]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[28]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \data_8[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[28] .is_wysiwyg = "true";
defparam \data_8[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \data_8[27]~feeder (
// Equation(s):
// \data_8[27]~feeder_combout  = \rr5|altsyncram_component|auto_generated|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_8[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[27]~feeder .lut_mask = 16'hF0F0;
defparam \data_8[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \data_8[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_8[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_8[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_8[27] .is_wysiwyg = "true";
defparam \data_8[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \sum[27]~93 (
// Equation(s):
// \sum[27]~93_combout  = (\Add18~54_combout  & ((data_8[27] & (\sum[26]~92  & VCC)) # (!data_8[27] & (!\sum[26]~92 )))) # (!\Add18~54_combout  & ((data_8[27] & (!\sum[26]~92 )) # (!data_8[27] & ((\sum[26]~92 ) # (GND)))))
// \sum[27]~94  = CARRY((\Add18~54_combout  & (!data_8[27] & !\sum[26]~92 )) # (!\Add18~54_combout  & ((!\sum[26]~92 ) # (!data_8[27]))))

	.dataa(\Add18~54_combout ),
	.datab(data_8[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[26]~92 ),
	.combout(\sum[27]~93_combout ),
	.cout(\sum[27]~94 ));
// synopsys translate_off
defparam \sum[27]~93 .lut_mask = 16'h9617;
defparam \sum[27]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \sum[28]~95 (
// Equation(s):
// \sum[28]~95_combout  = ((\Add18~56_combout  $ (data_8[28] $ (!\sum[27]~94 )))) # (GND)
// \sum[28]~96  = CARRY((\Add18~56_combout  & ((data_8[28]) # (!\sum[27]~94 ))) # (!\Add18~56_combout  & (data_8[28] & !\sum[27]~94 )))

	.dataa(\Add18~56_combout ),
	.datab(data_8[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[27]~94 ),
	.combout(\sum[28]~95_combout ),
	.cout(\sum[28]~96 ));
// synopsys translate_off
defparam \sum[28]~95 .lut_mask = 16'h698E;
defparam \sum[28]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \sum[29]~97 (
// Equation(s):
// \sum[29]~97_combout  = (data_8[29] & ((\Add18~58_combout  & (\sum[28]~96  & VCC)) # (!\Add18~58_combout  & (!\sum[28]~96 )))) # (!data_8[29] & ((\Add18~58_combout  & (!\sum[28]~96 )) # (!\Add18~58_combout  & ((\sum[28]~96 ) # (GND)))))
// \sum[29]~98  = CARRY((data_8[29] & (!\Add18~58_combout  & !\sum[28]~96 )) # (!data_8[29] & ((!\sum[28]~96 ) # (!\Add18~58_combout ))))

	.dataa(data_8[29]),
	.datab(\Add18~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[28]~96 ),
	.combout(\sum[29]~97_combout ),
	.cout(\sum[29]~98 ));
// synopsys translate_off
defparam \sum[29]~97 .lut_mask = 16'h9617;
defparam \sum[29]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \sum[30]~99 (
// Equation(s):
// \sum[30]~99_combout  = ((data_8[30] $ (\Add18~60_combout  $ (!\sum[29]~98 )))) # (GND)
// \sum[30]~100  = CARRY((data_8[30] & ((\Add18~60_combout ) # (!\sum[29]~98 ))) # (!data_8[30] & (\Add18~60_combout  & !\sum[29]~98 )))

	.dataa(data_8[30]),
	.datab(\Add18~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[29]~98 ),
	.combout(\sum[30]~99_combout ),
	.cout(\sum[30]~100 ));
// synopsys translate_off
defparam \sum[30]~99 .lut_mask = 16'h698E;
defparam \sum[30]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \sum[31]~101 (
// Equation(s):
// \sum[31]~101_combout  = (\Add18~62_combout  & ((data_8[31] & (\sum[30]~100  & VCC)) # (!data_8[31] & (!\sum[30]~100 )))) # (!\Add18~62_combout  & ((data_8[31] & (!\sum[30]~100 )) # (!data_8[31] & ((\sum[30]~100 ) # (GND)))))
// \sum[31]~102  = CARRY((\Add18~62_combout  & (!data_8[31] & !\sum[30]~100 )) # (!\Add18~62_combout  & ((!\sum[30]~100 ) # (!data_8[31]))))

	.dataa(\Add18~62_combout ),
	.datab(data_8[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[30]~100 ),
	.combout(\sum[31]~101_combout ),
	.cout(\sum[31]~102 ));
// synopsys translate_off
defparam \sum[31]~101 .lut_mask = 16'h9617;
defparam \sum[31]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \sum[32]~103 (
// Equation(s):
// \sum[32]~103_combout  = (\Add18~64_combout  & (\sum[31]~102  $ (GND))) # (!\Add18~64_combout  & (!\sum[31]~102  & VCC))
// \sum[32]~104  = CARRY((\Add18~64_combout  & !\sum[31]~102 ))

	.dataa(\Add18~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[31]~102 ),
	.combout(\sum[32]~103_combout ),
	.cout(\sum[32]~104 ));
// synopsys translate_off
defparam \sum[32]~103 .lut_mask = 16'hA50A;
defparam \sum[32]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \sum[32] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[32]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[32]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[32] .is_wysiwyg = "true";
defparam \sum[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \sum_ram_data_in[32]~feeder (
// Equation(s):
// \sum_ram_data_in[32]~feeder_combout  = sum[32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[32]),
	.cin(gnd),
	.combout(\sum_ram_data_in[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[32]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \sum_ram_data_in[32] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[32]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[32] .is_wysiwyg = "true";
defparam \sum_ram_data_in[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \Add14~66 (
// Equation(s):
// \Add14~66_combout  = \Add14~65 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add14~65 ),
	.combout(\Add14~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add14~66 .lut_mask = 16'hF0F0;
defparam \Add14~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \Add15~66 (
// Equation(s):
// \Add15~66_combout  = (\Add14~66_combout  & (!\Add15~65 )) # (!\Add14~66_combout  & ((\Add15~65 ) # (GND)))
// \Add15~67  = CARRY((!\Add15~65 ) # (!\Add14~66_combout ))

	.dataa(\Add14~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~65 ),
	.combout(\Add15~66_combout ),
	.cout(\Add15~67 ));
// synopsys translate_off
defparam \Add15~66 .lut_mask = 16'h5A5F;
defparam \Add15~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \Add15~68 (
// Equation(s):
// \Add15~68_combout  = !\Add15~67 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add15~67 ),
	.combout(\Add15~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add15~68 .lut_mask = 16'h0F0F;
defparam \Add15~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \Add16~66 (
// Equation(s):
// \Add16~66_combout  = (\Add15~66_combout  & (!\Add16~65 )) # (!\Add15~66_combout  & ((\Add16~65 ) # (GND)))
// \Add16~67  = CARRY((!\Add16~65 ) # (!\Add15~66_combout ))

	.dataa(\Add15~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~65 ),
	.combout(\Add16~66_combout ),
	.cout(\Add16~67 ));
// synopsys translate_off
defparam \Add16~66 .lut_mask = 16'h5A5F;
defparam \Add16~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \Add16~68 (
// Equation(s):
// \Add16~68_combout  = (\Add15~68_combout  & (\Add16~67  $ (GND))) # (!\Add15~68_combout  & (!\Add16~67  & VCC))
// \Add16~69  = CARRY((\Add15~68_combout  & !\Add16~67 ))

	.dataa(gnd),
	.datab(\Add15~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~67 ),
	.combout(\Add16~68_combout ),
	.cout(\Add16~69 ));
// synopsys translate_off
defparam \Add16~68 .lut_mask = 16'hC30C;
defparam \Add16~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \Add17~66 (
// Equation(s):
// \Add17~66_combout  = (\Add16~66_combout  & (!\Add17~65 )) # (!\Add16~66_combout  & ((\Add17~65 ) # (GND)))
// \Add17~67  = CARRY((!\Add17~65 ) # (!\Add16~66_combout ))

	.dataa(\Add16~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~65 ),
	.combout(\Add17~66_combout ),
	.cout(\Add17~67 ));
// synopsys translate_off
defparam \Add17~66 .lut_mask = 16'h5A5F;
defparam \Add17~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \Add17~68 (
// Equation(s):
// \Add17~68_combout  = (\Add16~68_combout  & (\Add17~67  $ (GND))) # (!\Add16~68_combout  & (!\Add17~67  & VCC))
// \Add17~69  = CARRY((\Add16~68_combout  & !\Add17~67 ))

	.dataa(\Add16~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~67 ),
	.combout(\Add17~68_combout ),
	.cout(\Add17~69 ));
// synopsys translate_off
defparam \Add17~68 .lut_mask = 16'hA50A;
defparam \Add17~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \Add18~66 (
// Equation(s):
// \Add18~66_combout  = (\Add17~66_combout  & (!\Add18~65 )) # (!\Add17~66_combout  & ((\Add18~65 ) # (GND)))
// \Add18~67  = CARRY((!\Add18~65 ) # (!\Add17~66_combout ))

	.dataa(\Add17~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~65 ),
	.combout(\Add18~66_combout ),
	.cout(\Add18~67 ));
// synopsys translate_off
defparam \Add18~66 .lut_mask = 16'h5A5F;
defparam \Add18~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \Add18~68 (
// Equation(s):
// \Add18~68_combout  = (\Add17~68_combout  & (\Add18~67  $ (GND))) # (!\Add17~68_combout  & (!\Add18~67  & VCC))
// \Add18~69  = CARRY((\Add17~68_combout  & !\Add18~67 ))

	.dataa(\Add17~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~67 ),
	.combout(\Add18~68_combout ),
	.cout(\Add18~69 ));
// synopsys translate_off
defparam \Add18~68 .lut_mask = 16'hA50A;
defparam \Add18~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \sum[33]~105 (
// Equation(s):
// \sum[33]~105_combout  = (\Add18~66_combout  & (!\sum[32]~104 )) # (!\Add18~66_combout  & ((\sum[32]~104 ) # (GND)))
// \sum[33]~106  = CARRY((!\sum[32]~104 ) # (!\Add18~66_combout ))

	.dataa(\Add18~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[32]~104 ),
	.combout(\sum[33]~105_combout ),
	.cout(\sum[33]~106 ));
// synopsys translate_off
defparam \sum[33]~105 .lut_mask = 16'h5A5F;
defparam \sum[33]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \sum[34]~107 (
// Equation(s):
// \sum[34]~107_combout  = (\Add18~68_combout  & (\sum[33]~106  $ (GND))) # (!\Add18~68_combout  & (!\sum[33]~106  & VCC))
// \sum[34]~108  = CARRY((\Add18~68_combout  & !\sum[33]~106 ))

	.dataa(\Add18~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[33]~106 ),
	.combout(\sum[34]~107_combout ),
	.cout(\sum[34]~108 ));
// synopsys translate_off
defparam \sum[34]~107 .lut_mask = 16'hA50A;
defparam \sum[34]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \sum[34] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[34]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[34]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[34] .is_wysiwyg = "true";
defparam \sum[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \sum_ram_data_in[34]~feeder (
// Equation(s):
// \sum_ram_data_in[34]~feeder_combout  = sum[34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[34]),
	.cin(gnd),
	.combout(\sum_ram_data_in[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[34]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \sum_ram_data_in[34] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[34]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[34] .is_wysiwyg = "true";
defparam \sum_ram_data_in[34] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\sum_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~q ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[34],sum_ram_data_in[32],sum_ram_data_in[26],sum_ram_data_in[18],sum_ram_data_in[17],sum_ram_data_in[10],sum_ram_data_in[9],sum_ram_data_in[2],sum_ram_data_in[1]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \sum[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[0]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[0] .is_wysiwyg = "true";
defparam \sum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \sum_ram_data_in[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[0] .is_wysiwyg = "true";
defparam \sum_ram_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \sum[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[7] .is_wysiwyg = "true";
defparam \sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \sum_ram_data_in[7]~feeder (
// Equation(s):
// \sum_ram_data_in[7]~feeder_combout  = sum[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[7]),
	.cin(gnd),
	.combout(\sum_ram_data_in[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[7]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \sum_ram_data_in[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[7] .is_wysiwyg = "true";
defparam \sum_ram_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \sum[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[8]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[8] .is_wysiwyg = "true";
defparam \sum[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \sum_ram_data_in[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[8] .is_wysiwyg = "true";
defparam \sum_ram_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \sum[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[15]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[15] .is_wysiwyg = "true";
defparam \sum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \sum_ram_data_in[15]~feeder (
// Equation(s):
// \sum_ram_data_in[15]~feeder_combout  = sum[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[15]),
	.cin(gnd),
	.combout(\sum_ram_data_in[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[15]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \sum_ram_data_in[15] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[15] .is_wysiwyg = "true";
defparam \sum_ram_data_in[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \sum[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[16]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[16] .is_wysiwyg = "true";
defparam \sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \sum_ram_data_in[16] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[16] .is_wysiwyg = "true";
defparam \sum_ram_data_in[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \sum[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[23]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[23]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[23] .is_wysiwyg = "true";
defparam \sum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \sum_ram_data_in[23]~feeder (
// Equation(s):
// \sum_ram_data_in[23]~feeder_combout  = sum[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[23]),
	.cin(gnd),
	.combout(\sum_ram_data_in[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[23]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \sum_ram_data_in[23] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[23]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[23] .is_wysiwyg = "true";
defparam \sum_ram_data_in[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \sum[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[24]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[24]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[24] .is_wysiwyg = "true";
defparam \sum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \sum_ram_data_in[24]~feeder (
// Equation(s):
// \sum_ram_data_in[24]~feeder_combout  = sum[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[24]),
	.cin(gnd),
	.combout(\sum_ram_data_in[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[24]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \sum_ram_data_in[24] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[24]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[24] .is_wysiwyg = "true";
defparam \sum_ram_data_in[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \sum[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[31]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[31]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[31] .is_wysiwyg = "true";
defparam \sum[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \sum_ram_data_in[31] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[31]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[31] .is_wysiwyg = "true";
defparam \sum_ram_data_in[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\sum_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~q ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,sum_ram_data_in[31],sum_ram_data_in[24],sum_ram_data_in[23],sum_ram_data_in[16],sum_ram_data_in[15],sum_ram_data_in[8],sum_ram_data_in[7],sum_ram_data_in[0]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\rr6|altsyncram_component|auto_generated|q_b [8] & ((\sending_state.1000~q ) # ((\sending_state.1010~q  & \rr6|altsyncram_component|auto_generated|q_b [0])))) # (!\rr6|altsyncram_component|auto_generated|q_b [8] & 
// (((\sending_state.1010~q  & \rr6|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [8]),
	.datab(\sending_state.1000~q ),
	.datac(\sending_state.1010~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF888;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\sending_state.0110~q  & ((\rr6|altsyncram_component|auto_generated|q_b [16]) # ((\sending_state.0100~q  & \rr6|altsyncram_component|auto_generated|q_b [24])))) # (!\sending_state.0110~q  & (((\sending_state.0100~q  & 
// \rr6|altsyncram_component|auto_generated|q_b [24]))))

	.dataa(\sending_state.0110~q ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [16]),
	.datac(\sending_state.0100~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hF888;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\Selector7~0_combout ) # ((\Selector7~1_combout ) # ((\rr6|altsyncram_component|auto_generated|q_b [32] & \sending_state.0010~q )))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [32]),
	.datab(\Selector7~0_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\sending_state.0010~q ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hFEFC;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \data_in[7]~1 (
// Equation(s):
// \data_in[7]~1_combout  = (\sum_read_addr~2_combout  & (!\sending_state.1011~q  & (\data_in[7]~0_combout  & \sum_read_addr[9]~6_combout )))

	.dataa(\sum_read_addr~2_combout ),
	.datab(\sending_state.1011~q ),
	.datac(\data_in[7]~0_combout ),
	.datad(\sum_read_addr[9]~6_combout ),
	.cin(gnd),
	.combout(\data_in[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[7]~1 .lut_mask = 16'h2000;
defparam \data_in[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \data_in[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[0] .is_wysiwyg = "true";
defparam \data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \tt1|DATAFLL[1]~feeder (
// Equation(s):
// \tt1|DATAFLL[1]~feeder_combout  = data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_in[0]),
	.cin(gnd),
	.combout(\tt1|DATAFLL[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|DATAFLL[1]~feeder .lut_mask = 16'hFF00;
defparam \tt1|DATAFLL[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \tt1|always0~0 (
// Equation(s):
// \tt1|always0~0_combout  = (!\tt1|TX_FLG~q  & \TX_START~q )

	.dataa(gnd),
	.datab(\tt1|TX_FLG~q ),
	.datac(gnd),
	.datad(\TX_START~q ),
	.cin(gnd),
	.combout(\tt1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|always0~0 .lut_mask = 16'h3300;
defparam \tt1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \tt1|DATAFLL[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|DATAFLL[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[1] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\rr6|altsyncram_component|auto_generated|q_b [15] & ((\sending_state.1000~q ) # ((\sending_state.1010~q  & \rr6|altsyncram_component|auto_generated|q_b [7])))) # (!\rr6|altsyncram_component|auto_generated|q_b [15] & 
// (\sending_state.1010~q  & (\rr6|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [15]),
	.datab(\sending_state.1010~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [7]),
	.datad(\sending_state.1000~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hEAC0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\rr6|altsyncram_component|auto_generated|q_b [31] & ((\sending_state.0100~q ) # ((\sending_state.0110~q  & \rr6|altsyncram_component|auto_generated|q_b [23])))) # (!\rr6|altsyncram_component|auto_generated|q_b [31] & 
// (((\sending_state.0110~q  & \rr6|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [31]),
	.datab(\sending_state.0100~q ),
	.datac(\sending_state.0110~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hF888;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Selector0~0_combout ) # ((\Selector0~1_combout ) # ((\rr6|altsyncram_component|auto_generated|q_b [39] & \sending_state.0010~q )))

	.dataa(\Selector0~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [39]),
	.datac(\Selector0~1_combout ),
	.datad(\sending_state.0010~q ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hFEFA;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \data_in[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[7] .is_wysiwyg = "true";
defparam \data_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \tt1|DATAFLL[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(data_in[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[8] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \tt1|Mux0~0 (
// Equation(s):
// \tt1|Mux0~0_combout  = (\tt1|INDEX [0] & ((\tt1|DATAFLL [1]) # ((\tt1|INDEX [3])))) # (!\tt1|INDEX [0] & (((\tt1|DATAFLL [8] & \tt1|INDEX [3]))))

	.dataa(\tt1|DATAFLL [1]),
	.datab(\tt1|INDEX [0]),
	.datac(\tt1|DATAFLL [8]),
	.datad(\tt1|INDEX [3]),
	.cin(gnd),
	.combout(\tt1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~0 .lut_mask = 16'hFC88;
defparam \tt1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\rr6|altsyncram_component|auto_generated|q_b [18] & ((\sending_state.0110~q ) # ((\sending_state.0100~q  & \rr6|altsyncram_component|auto_generated|q_b [26])))) # (!\rr6|altsyncram_component|auto_generated|q_b [18] & 
// (\sending_state.0100~q  & ((\rr6|altsyncram_component|auto_generated|q_b [26]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [18]),
	.datab(\sending_state.0100~q ),
	.datac(\sending_state.0110~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hECA0;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\sending_state.1010~q  & ((\rr6|altsyncram_component|auto_generated|q_b [2]) # ((\sending_state.1000~q  & \rr6|altsyncram_component|auto_generated|q_b [10])))) # (!\sending_state.1010~q  & (((\sending_state.1000~q  & 
// \rr6|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\sending_state.1010~q ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [2]),
	.datac(\sending_state.1000~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF888;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Selector5~1_combout ) # ((\Selector5~0_combout ) # ((\sending_state.0010~q  & \rr6|altsyncram_component|auto_generated|q_b [34])))

	.dataa(\Selector5~1_combout ),
	.datab(\sending_state.0010~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [34]),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hFFEA;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \data_in[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[2] .is_wysiwyg = "true";
defparam \data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \tt1|DATAFLL[3]~feeder (
// Equation(s):
// \tt1|DATAFLL[3]~feeder_combout  = data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_in[2]),
	.cin(gnd),
	.combout(\tt1|DATAFLL[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|DATAFLL[3]~feeder .lut_mask = 16'hFF00;
defparam \tt1|DATAFLL[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \tt1|DATAFLL[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|DATAFLL[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[3] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \sum[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[4]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[4] .is_wysiwyg = "true";
defparam \sum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \sum_ram_data_in[4]~feeder (
// Equation(s):
// \sum_ram_data_in[4]~feeder_combout  = sum[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[4]),
	.cin(gnd),
	.combout(\sum_ram_data_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[4]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \sum_ram_data_in[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[4] .is_wysiwyg = "true";
defparam \sum_ram_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \sum[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[5]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[5] .is_wysiwyg = "true";
defparam \sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \sum_ram_data_in[5]~feeder (
// Equation(s):
// \sum_ram_data_in[5]~feeder_combout  = sum[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[5]),
	.cin(gnd),
	.combout(\sum_ram_data_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[5]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \sum_ram_data_in[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[5] .is_wysiwyg = "true";
defparam \sum_ram_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \sum[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[12]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[12] .is_wysiwyg = "true";
defparam \sum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \sum_ram_data_in[12]~feeder (
// Equation(s):
// \sum_ram_data_in[12]~feeder_combout  = sum[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[12]),
	.cin(gnd),
	.combout(\sum_ram_data_in[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[12]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \sum_ram_data_in[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[12] .is_wysiwyg = "true";
defparam \sum_ram_data_in[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \sum[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[13]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[13] .is_wysiwyg = "true";
defparam \sum[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \sum_ram_data_in[13] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[13] .is_wysiwyg = "true";
defparam \sum_ram_data_in[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \sum[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[21]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[21]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[21] .is_wysiwyg = "true";
defparam \sum[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \sum_ram_data_in[21] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[21]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[21] .is_wysiwyg = "true";
defparam \sum_ram_data_in[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \sum[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[25]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[25]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[25] .is_wysiwyg = "true";
defparam \sum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \sum_ram_data_in[25] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[25]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[25] .is_wysiwyg = "true";
defparam \sum_ram_data_in[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \sum[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[29]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[29]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[29] .is_wysiwyg = "true";
defparam \sum[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \sum_ram_data_in[29] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[29]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[29] .is_wysiwyg = "true";
defparam \sum_ram_data_in[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \sum[33] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[33]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[33]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[33] .is_wysiwyg = "true";
defparam \sum[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \sum_ram_data_in[33]~feeder (
// Equation(s):
// \sum_ram_data_in[33]~feeder_combout  = sum[33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[33]),
	.cin(gnd),
	.combout(\sum_ram_data_in[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[33]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \sum_ram_data_in[33] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[33]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[33] .is_wysiwyg = "true";
defparam \sum_ram_data_in[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \Add16~70 (
// Equation(s):
// \Add16~70_combout  = \Add16~69 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add16~69 ),
	.combout(\Add16~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add16~70 .lut_mask = 16'hF0F0;
defparam \Add16~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \Add17~70 (
// Equation(s):
// \Add17~70_combout  = (\Add16~70_combout  & (!\Add17~69 )) # (!\Add16~70_combout  & ((\Add17~69 ) # (GND)))
// \Add17~71  = CARRY((!\Add17~69 ) # (!\Add16~70_combout ))

	.dataa(gnd),
	.datab(\Add16~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~69 ),
	.combout(\Add17~70_combout ),
	.cout(\Add17~71 ));
// synopsys translate_off
defparam \Add17~70 .lut_mask = 16'h3C3F;
defparam \Add17~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \Add17~72 (
// Equation(s):
// \Add17~72_combout  = !\Add17~71 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add17~71 ),
	.combout(\Add17~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add17~72 .lut_mask = 16'h0F0F;
defparam \Add17~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \Add18~70 (
// Equation(s):
// \Add18~70_combout  = (\Add17~70_combout  & (!\Add18~69 )) # (!\Add17~70_combout  & ((\Add18~69 ) # (GND)))
// \Add18~71  = CARRY((!\Add18~69 ) # (!\Add17~70_combout ))

	.dataa(gnd),
	.datab(\Add17~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~69 ),
	.combout(\Add18~70_combout ),
	.cout(\Add18~71 ));
// synopsys translate_off
defparam \Add18~70 .lut_mask = 16'h3C3F;
defparam \Add18~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \Add18~72 (
// Equation(s):
// \Add18~72_combout  = (\Add17~72_combout  & (\Add18~71  $ (GND))) # (!\Add17~72_combout  & (!\Add18~71  & VCC))
// \Add18~73  = CARRY((\Add17~72_combout  & !\Add18~71 ))

	.dataa(gnd),
	.datab(\Add17~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~71 ),
	.combout(\Add18~72_combout ),
	.cout(\Add18~73 ));
// synopsys translate_off
defparam \Add18~72 .lut_mask = 16'hC30C;
defparam \Add18~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \Add18~74 (
// Equation(s):
// \Add18~74_combout  = \Add18~73 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add18~73 ),
	.combout(\Add18~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add18~74 .lut_mask = 16'hF0F0;
defparam \Add18~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \sum[35]~109 (
// Equation(s):
// \sum[35]~109_combout  = (\Add18~70_combout  & (!\sum[34]~108 )) # (!\Add18~70_combout  & ((\sum[34]~108 ) # (GND)))
// \sum[35]~110  = CARRY((!\sum[34]~108 ) # (!\Add18~70_combout ))

	.dataa(\Add18~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[34]~108 ),
	.combout(\sum[35]~109_combout ),
	.cout(\sum[35]~110 ));
// synopsys translate_off
defparam \sum[35]~109 .lut_mask = 16'h5A5F;
defparam \sum[35]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \sum[36]~111 (
// Equation(s):
// \sum[36]~111_combout  = (\Add18~72_combout  & (\sum[35]~110  $ (GND))) # (!\Add18~72_combout  & (!\sum[35]~110  & VCC))
// \sum[36]~112  = CARRY((\Add18~72_combout  & !\sum[35]~110 ))

	.dataa(gnd),
	.datab(\Add18~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[35]~110 ),
	.combout(\sum[36]~111_combout ),
	.cout(\sum[36]~112 ));
// synopsys translate_off
defparam \sum[36]~111 .lut_mask = 16'hC30C;
defparam \sum[36]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \sum[37]~113 (
// Equation(s):
// \sum[37]~113_combout  = (\Add18~74_combout  & (!\sum[36]~112 )) # (!\Add18~74_combout  & ((\sum[36]~112 ) # (GND)))
// \sum[37]~114  = CARRY((!\sum[36]~112 ) # (!\Add18~74_combout ))

	.dataa(gnd),
	.datab(\Add18~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[36]~112 ),
	.combout(\sum[37]~113_combout ),
	.cout(\sum[37]~114 ));
// synopsys translate_off
defparam \sum[37]~113 .lut_mask = 16'h3C3F;
defparam \sum[37]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \sum[37] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[37]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[37]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[37] .is_wysiwyg = "true";
defparam \sum[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \sum_ram_data_in[37]~feeder (
// Equation(s):
// \sum_ram_data_in[37]~feeder_combout  = sum[37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[37]),
	.cin(gnd),
	.combout(\sum_ram_data_in[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[37]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \sum_ram_data_in[37] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[37]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[37] .is_wysiwyg = "true";
defparam \sum_ram_data_in[37] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\sum_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~q ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[37],sum_ram_data_in[33],sum_ram_data_in[29],sum_ram_data_in[25],sum_ram_data_in[21],sum_ram_data_in[13],sum_ram_data_in[12],sum_ram_data_in[5],sum_ram_data_in[4]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\rr6|altsyncram_component|auto_generated|q_b [17] & ((\sending_state.0110~q ) # ((\rr6|altsyncram_component|auto_generated|q_b [25] & \sending_state.0100~q )))) # (!\rr6|altsyncram_component|auto_generated|q_b [17] & 
// (((\rr6|altsyncram_component|auto_generated|q_b [25] & \sending_state.0100~q ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [17]),
	.datab(\sending_state.0110~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [25]),
	.datad(\sending_state.0100~q ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hF888;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\rr6|altsyncram_component|auto_generated|q_b [9] & ((\sending_state.1000~q ) # ((\rr6|altsyncram_component|auto_generated|q_b [1] & \sending_state.1010~q )))) # (!\rr6|altsyncram_component|auto_generated|q_b [9] & 
// (\rr6|altsyncram_component|auto_generated|q_b [1] & ((\sending_state.1010~q ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [9]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [1]),
	.datac(\sending_state.1000~q ),
	.datad(\sending_state.1010~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hECA0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector6~1_combout ) # ((\Selector6~0_combout ) # ((\sending_state.0010~q  & \rr6|altsyncram_component|auto_generated|q_b [33])))

	.dataa(\sending_state.0010~q ),
	.datab(\Selector6~1_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [33]),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hFFEC;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \data_in[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[1] .is_wysiwyg = "true";
defparam \data_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \tt1|DATAFLL[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(data_in[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[2] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \tt1|Mux0~1 (
// Equation(s):
// \tt1|Mux0~1_combout  = (\tt1|INDEX [1] & ((\tt1|INDEX [0] & (\tt1|DATAFLL [3])) # (!\tt1|INDEX [0] & ((\tt1|DATAFLL [2])))))

	.dataa(\tt1|INDEX [1]),
	.datab(\tt1|DATAFLL [3]),
	.datac(\tt1|DATAFLL [2]),
	.datad(\tt1|INDEX [0]),
	.cin(gnd),
	.combout(\tt1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~1 .lut_mask = 16'h88A0;
defparam \tt1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \tt1|Mux0~2 (
// Equation(s):
// \tt1|Mux0~2_combout  = (\tt1|INDEX [1] & (((\tt1|Mux0~1_combout  & !\tt1|INDEX [3])))) # (!\tt1|INDEX [1] & ((\tt1|Mux0~0_combout ) # ((\tt1|Mux0~1_combout  & !\tt1|INDEX [3]))))

	.dataa(\tt1|INDEX [1]),
	.datab(\tt1|Mux0~0_combout ),
	.datac(\tt1|Mux0~1_combout ),
	.datad(\tt1|INDEX [3]),
	.cin(gnd),
	.combout(\tt1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~2 .lut_mask = 16'h44F4;
defparam \tt1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\sending_state.0100~q  & ((\rr6|altsyncram_component|auto_generated|q_b [29]) # ((\sending_state.0110~q  & \rr6|altsyncram_component|auto_generated|q_b [21])))) # (!\sending_state.0100~q  & (\sending_state.0110~q  & 
// (\rr6|altsyncram_component|auto_generated|q_b [21])))

	.dataa(\sending_state.0100~q ),
	.datab(\sending_state.0110~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [21]),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hEAC0;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\rr6|altsyncram_component|auto_generated|q_b [5] & ((\sending_state.1010~q ) # ((\rr6|altsyncram_component|auto_generated|q_b [13] & \sending_state.1000~q )))) # (!\rr6|altsyncram_component|auto_generated|q_b [5] & 
// (\rr6|altsyncram_component|auto_generated|q_b [13] & ((\sending_state.1000~q ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [5]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [13]),
	.datac(\sending_state.1010~q ),
	.datad(\sending_state.1000~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hECA0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Selector2~1_combout ) # ((\Selector2~0_combout ) # ((\sending_state.0010~q  & \rr6|altsyncram_component|auto_generated|q_b [37])))

	.dataa(\Selector2~1_combout ),
	.datab(\Selector2~0_combout ),
	.datac(\sending_state.0010~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [37]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hFEEE;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \data_in[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[5] .is_wysiwyg = "true";
defparam \data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \tt1|DATAFLL[6]~feeder (
// Equation(s):
// \tt1|DATAFLL[6]~feeder_combout  = data_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_in[5]),
	.cin(gnd),
	.combout(\tt1|DATAFLL[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|DATAFLL[6]~feeder .lut_mask = 16'hFF00;
defparam \tt1|DATAFLL[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \tt1|DATAFLL[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|DATAFLL[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[6] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\rr6|altsyncram_component|auto_generated|q_b [4] & ((\sending_state.1010~q ) # ((\rr6|altsyncram_component|auto_generated|q_b [12] & \sending_state.1000~q )))) # (!\rr6|altsyncram_component|auto_generated|q_b [4] & 
// (((\rr6|altsyncram_component|auto_generated|q_b [12] & \sending_state.1000~q ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [4]),
	.datab(\sending_state.1010~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [12]),
	.datad(\sending_state.1000~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF888;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \sum[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[3]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[3] .is_wysiwyg = "true";
defparam \sum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \sum_ram_data_in[3]~feeder (
// Equation(s):
// \sum_ram_data_in[3]~feeder_combout  = sum[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[3]),
	.cin(gnd),
	.combout(\sum_ram_data_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[3]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \sum_ram_data_in[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[3] .is_wysiwyg = "true";
defparam \sum_ram_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \sum[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[6]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[6] .is_wysiwyg = "true";
defparam \sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \sum_ram_data_in[6]~feeder (
// Equation(s):
// \sum_ram_data_in[6]~feeder_combout  = sum[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[6]),
	.cin(gnd),
	.combout(\sum_ram_data_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[6]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \sum_ram_data_in[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[6] .is_wysiwyg = "true";
defparam \sum_ram_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \sum[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[11]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[11] .is_wysiwyg = "true";
defparam \sum[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \sum_ram_data_in[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[11] .is_wysiwyg = "true";
defparam \sum_ram_data_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \sum[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[19]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[19]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[19] .is_wysiwyg = "true";
defparam \sum[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \sum_ram_data_in[19] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[19]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[19] .is_wysiwyg = "true";
defparam \sum_ram_data_in[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \sum[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[20]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[20]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[20] .is_wysiwyg = "true";
defparam \sum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \sum_ram_data_in[20]~feeder (
// Equation(s):
// \sum_ram_data_in[20]~feeder_combout  = sum[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[20]),
	.cin(gnd),
	.combout(\sum_ram_data_in[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[20]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \sum_ram_data_in[20] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[20]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[20] .is_wysiwyg = "true";
defparam \sum_ram_data_in[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \sum[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[27]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[27]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[27] .is_wysiwyg = "true";
defparam \sum[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \sum_ram_data_in[27] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[27]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[27] .is_wysiwyg = "true";
defparam \sum_ram_data_in[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \sum[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[28]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[28]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[28] .is_wysiwyg = "true";
defparam \sum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \sum_ram_data_in[28]~feeder (
// Equation(s):
// \sum_ram_data_in[28]~feeder_combout  = sum[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[28]),
	.cin(gnd),
	.combout(\sum_ram_data_in[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[28]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \sum_ram_data_in[28] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[28]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[28] .is_wysiwyg = "true";
defparam \sum_ram_data_in[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \sum[35] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[35]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[35]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[35] .is_wysiwyg = "true";
defparam \sum[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \sum_ram_data_in[35] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sum[35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[35]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[35] .is_wysiwyg = "true";
defparam \sum_ram_data_in[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \sum[36] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[36]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[36]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[36] .is_wysiwyg = "true";
defparam \sum[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \sum_ram_data_in[36]~feeder (
// Equation(s):
// \sum_ram_data_in[36]~feeder_combout  = sum[36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[36]),
	.cin(gnd),
	.combout(\sum_ram_data_in[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[36]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \sum_ram_data_in[36] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[36]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[36] .is_wysiwyg = "true";
defparam \sum_ram_data_in[36] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\sum_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~q ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[36],sum_ram_data_in[35],sum_ram_data_in[28],sum_ram_data_in[27],sum_ram_data_in[20],sum_ram_data_in[19],sum_ram_data_in[11],sum_ram_data_in[6],sum_ram_data_in[3]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\sending_state.0100~q  & ((\rr6|altsyncram_component|auto_generated|q_b [28]) # ((\sending_state.0110~q  & \rr6|altsyncram_component|auto_generated|q_b [20])))) # (!\sending_state.0100~q  & (\sending_state.0110~q  & 
// ((\rr6|altsyncram_component|auto_generated|q_b [20]))))

	.dataa(\sending_state.0100~q ),
	.datab(\sending_state.0110~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [28]),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hECA0;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~0_combout ) # ((\Selector3~1_combout ) # ((\rr6|altsyncram_component|auto_generated|q_b [36] & \sending_state.0010~q )))

	.dataa(\Selector3~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [36]),
	.datac(\Selector3~1_combout ),
	.datad(\sending_state.0010~q ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hFEFA;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \data_in[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[4] .is_wysiwyg = "true";
defparam \data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \tt1|DATAFLL[5]~feeder (
// Equation(s):
// \tt1|DATAFLL[5]~feeder_combout  = data_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_in[4]),
	.cin(gnd),
	.combout(\tt1|DATAFLL[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|DATAFLL[5]~feeder .lut_mask = 16'hFF00;
defparam \tt1|DATAFLL[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \tt1|DATAFLL[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|DATAFLL[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[5] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\rr6|altsyncram_component|auto_generated|q_b [27] & ((\sending_state.0100~q ) # ((\sending_state.0110~q  & \rr6|altsyncram_component|auto_generated|q_b [19])))) # (!\rr6|altsyncram_component|auto_generated|q_b [27] & 
// (\sending_state.0110~q  & ((\rr6|altsyncram_component|auto_generated|q_b [19]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [27]),
	.datab(\sending_state.0110~q ),
	.datac(\sending_state.0100~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hECA0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\sending_state.1010~q  & ((\rr6|altsyncram_component|auto_generated|q_b [3]) # ((\rr6|altsyncram_component|auto_generated|q_b [11] & \sending_state.1000~q )))) # (!\sending_state.1010~q  & 
// (((\rr6|altsyncram_component|auto_generated|q_b [11] & \sending_state.1000~q ))))

	.dataa(\sending_state.1010~q ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [3]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [11]),
	.datad(\sending_state.1000~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF888;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Selector4~1_combout ) # ((\Selector4~0_combout ) # ((\rr6|altsyncram_component|auto_generated|q_b [35] & \sending_state.0010~q )))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [35]),
	.datab(\Selector4~1_combout ),
	.datac(\Selector4~0_combout ),
	.datad(\sending_state.0010~q ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFEFC;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \data_in[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[3] .is_wysiwyg = "true";
defparam \data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \tt1|DATAFLL[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(data_in[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[4] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \tt1|Mux0~3 (
// Equation(s):
// \tt1|Mux0~3_combout  = (\tt1|INDEX [1] & (((\tt1|INDEX [0])))) # (!\tt1|INDEX [1] & ((\tt1|INDEX [0] & (\tt1|DATAFLL [5])) # (!\tt1|INDEX [0] & ((\tt1|DATAFLL [4])))))

	.dataa(\tt1|INDEX [1]),
	.datab(\tt1|DATAFLL [5]),
	.datac(\tt1|DATAFLL [4]),
	.datad(\tt1|INDEX [0]),
	.cin(gnd),
	.combout(\tt1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~3 .lut_mask = 16'hEE50;
defparam \tt1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \sum[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[14]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[14] .is_wysiwyg = "true";
defparam \sum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \sum_ram_data_in[14]~feeder (
// Equation(s):
// \sum_ram_data_in[14]~feeder_combout  = sum[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[14]),
	.cin(gnd),
	.combout(\sum_ram_data_in[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[14]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \sum_ram_data_in[14] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[14] .is_wysiwyg = "true";
defparam \sum_ram_data_in[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \sum[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[22]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[22]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[22] .is_wysiwyg = "true";
defparam \sum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \sum_ram_data_in[22]~feeder (
// Equation(s):
// \sum_ram_data_in[22]~feeder_combout  = sum[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[22]),
	.cin(gnd),
	.combout(\sum_ram_data_in[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[22]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \sum_ram_data_in[22] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[22]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[22] .is_wysiwyg = "true";
defparam \sum_ram_data_in[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \sum[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[30]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[30]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[30] .is_wysiwyg = "true";
defparam \sum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \sum_ram_data_in[30]~feeder (
// Equation(s):
// \sum_ram_data_in[30]~feeder_combout  = sum[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[30]),
	.cin(gnd),
	.combout(\sum_ram_data_in[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[30]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \sum_ram_data_in[30] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[30]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[30] .is_wysiwyg = "true";
defparam \sum_ram_data_in[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \sum[38]~115 (
// Equation(s):
// \sum[38]~115_combout  = !\sum[37]~114 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sum[37]~114 ),
	.combout(\sum[38]~115_combout ),
	.cout());
// synopsys translate_off
defparam \sum[38]~115 .lut_mask = 16'h0F0F;
defparam \sum[38]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \sum[38] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum[38]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[38]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[38] .is_wysiwyg = "true";
defparam \sum[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \sum_ram_data_in[38]~feeder (
// Equation(s):
// \sum_ram_data_in[38]~feeder_combout  = sum[38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sum[38]),
	.cin(gnd),
	.combout(\sum_ram_data_in[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[38]~feeder .lut_mask = 16'hFF00;
defparam \sum_ram_data_in[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \sum_ram_data_in[38] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_ram_data_in[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sum_write_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum_ram_data_in[38]),
	.prn(vcc));
// synopsys translate_off
defparam \sum_ram_data_in[38] .is_wysiwyg = "true";
defparam \sum_ram_data_in[38] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\sum_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~q ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~q ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,sum_ram_data_in[38],sum_ram_data_in[30],sum_ram_data_in[22],sum_ram_data_in[14]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\sending_state.0100~q  & ((\rr6|altsyncram_component|auto_generated|q_b [30]) # ((\rr6|altsyncram_component|auto_generated|q_b [22] & \sending_state.0110~q )))) # (!\sending_state.0100~q  & 
// (\rr6|altsyncram_component|auto_generated|q_b [22] & ((\sending_state.0110~q ))))

	.dataa(\sending_state.0100~q ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [22]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [30]),
	.datad(\sending_state.0110~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hECA0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\sending_state.1010~q  & ((\rr6|altsyncram_component|auto_generated|q_b [6]) # ((\sending_state.1000~q  & \rr6|altsyncram_component|auto_generated|q_b [14])))) # (!\sending_state.1010~q  & (((\sending_state.1000~q  & 
// \rr6|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\sending_state.1010~q ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [6]),
	.datac(\sending_state.1000~q ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF888;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Selector1~1_combout ) # ((\Selector1~0_combout ) # ((\sending_state.0010~q  & \rr6|altsyncram_component|auto_generated|q_b [38])))

	.dataa(\Selector1~1_combout ),
	.datab(\sending_state.0010~q ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [38]),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hFFEA;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \data_in[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[6] .is_wysiwyg = "true";
defparam \data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \tt1|DATAFLL[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(data_in[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tt1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|DATAFLL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|DATAFLL[7] .is_wysiwyg = "true";
defparam \tt1|DATAFLL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \tt1|Mux0~4 (
// Equation(s):
// \tt1|Mux0~4_combout  = (\tt1|Mux0~3_combout  & (((\tt1|DATAFLL [7]) # (!\tt1|INDEX [1])))) # (!\tt1|Mux0~3_combout  & (\tt1|DATAFLL [6] & ((\tt1|INDEX [1]))))

	.dataa(\tt1|DATAFLL [6]),
	.datab(\tt1|Mux0~3_combout ),
	.datac(\tt1|DATAFLL [7]),
	.datad(\tt1|INDEX [1]),
	.cin(gnd),
	.combout(\tt1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~4 .lut_mask = 16'hE2CC;
defparam \tt1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \tt1|Mux0~5 (
// Equation(s):
// \tt1|Mux0~5_combout  = (\tt1|INDEX [2] & (((\tt1|Mux0~4_combout  & !\tt1|INDEX [3])))) # (!\tt1|INDEX [2] & (\tt1|Mux0~2_combout ))

	.dataa(\tt1|Mux0~2_combout ),
	.datab(\tt1|Mux0~4_combout ),
	.datac(\tt1|INDEX [3]),
	.datad(\tt1|INDEX [2]),
	.cin(gnd),
	.combout(\tt1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tt1|Mux0~5 .lut_mask = 16'h0CAA;
defparam \tt1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \tt1|TX_LINE (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tt1|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tt1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tt1|TX_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tt1|TX_LINE .is_wysiwyg = "true";
defparam \tt1|TX_LINE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \com_UART_RXD~input (
	.i(com_UART_RXD),
	.ibar(gnd),
	.o(\com_UART_RXD~input_o ));
// synopsys translate_off
defparam \com_UART_RXD~input .bus_hold = "false";
defparam \com_UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
