m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/azwad/OneDrive/Documents/FPGA
Eshameem_azwad_mux_2_1
Z0 w1644970788
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
Z3 dC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad__Feb_13_2022_mux_2_1
Z4 8C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad__Feb_13_2022_mux_2_1/Shameem_Azwad_mux_2_1.vhd
Z5 FC:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad__Feb_13_2022_mux_2_1/Shameem_Azwad_mux_2_1.vhd
l0
L4 1
V760<<G^_HO5Jk_SgOQ;KG0
!s100 ]6MEMA=6eX]WNKjf:aSfK1
Z6 OV;C;2020.1;71
32
Z7 !s110 1644970824
!i10b 1
Z8 !s108 1644970824.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad__Feb_13_2022_mux_2_1/Shameem_Azwad_mux_2_1.vhd|
Z10 !s107 C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad__Feb_13_2022_mux_2_1/Shameem_Azwad_mux_2_1.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Alogicfunction
R1
R2
DEx4 work 21 shameem_azwad_mux_2_1 0 22 760<<G^_HO5Jk_SgOQ;KG0
!i122 1
l10
L9 4
Z13 V[1Ma5m9GW[EFCP>8AdKlH2
Z14 !s100 Pk^XQV4VcO?5VbJm;dhHi2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
