/* Generated by Yosys 0.18+10 (git sha1 20709fee6, gcc 11.2.0 -fPIC -Os) */

module asym_ram_sdp_read_wider_dc_post_synth(clkA, clkB, enaA, weA, enaB, addrB, diA, doB, addrA);
  input [9:0] addrA;
  input [7:0] addrB;
  input clkA;
  input clkB;
  input [3:0] diA;
  output [15:0] doB;
  input enaA;
  input enaB;
  input weA;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_03_2023_12_30_59/bin/../share/yosys/techmap.v:614.34-614.35" *)
  wire [3:0] \$auto$memory_libmap.cc:1477:generate_demux$58.Y ;
  (* unused_bits = "4 5 6 7 8 13 14 15 16 17" *)
  wire [17:0] \$auto$memory_libmap.cc:1786:emit_port$56 ;
  (* unused_bits = "4 5 6 7 8 13 14 15 16 17" *)
  wire [17:0] \$auto$memory_libmap.cc:1786:emit_port$57 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_03_2023_12_30_59/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v:345.14-345.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\bram_RAM.0.1_RAM.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_03_2023_12_30_59/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v:347.14-347.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\bram_RAM.0.1_RAM.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:18" *)
  wire [9:0] addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:19" *)
  wire [7:0] addrB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:14" *)
  wire clkA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:15" *)
  wire clkB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:20" *)
  wire [3:0] diA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:21" *)
  wire [15:0] doB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:17" *)
  wire enaA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:17" *)
  wire enaB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/fixxxx/Compiler_Validation/RTL_testcases/Memory_Designs/asym_ram_sdp_read_wider_dc/results_dir/.././rtl/asym_ram_sdp_read_wider_dc.v:16" *)
  wire weA;
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$800$auto$blifparse.cc:515:parse_blif$801  (
    .A({ addrA[0], addrA[1], weA, enaA }),
    .Y(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [3])
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$800$auto$blifparse.cc:515:parse_blif$802  (
    .A({ enaA, addrA[1], weA, addrA[0] }),
    .Y(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [2])
  );
  \$lut  #(
    .LUT(16'h1000),
    .WIDTH(32'h00000004)
  ) \$abc$800$auto$blifparse.cc:515:parse_blif$803  (
    .A({ weA, enaA, addrA[0], addrA[1] }),
    .Y(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [0])
  );
  \$lut  #(
    .LUT(16'h4000),
    .WIDTH(32'h00000004)
  ) \$abc$800$auto$blifparse.cc:515:parse_blif$804  (
    .A({ addrA[0], enaA, weA, addrA[1] }),
    .Y(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_03_2023_12_30_59/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v:399.3-434.3" *)
  RS_TDP36K #(
    .INIT_i(36864'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .MODE_BITS(81'h049205005002490280501)
  ) \bram_RAM.0.1_RAM.0.0  (
    .ADDR_A1({ 3'h0, addrB, 4'h0 }),
    .ADDR_A2({ 2'h0, addrB, 4'h0 }),
    .ADDR_B1({ 3'h0, addrA[9:2], 4'h0 }),
    .ADDR_B2({ 2'h0, addrA[9:2], 4'h0 }),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [3:2]),
    .BE_B2(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [1:0]),
    .CLK_A1(clkB),
    .CLK_A2(clkB),
    .CLK_B1(clkA),
    .CLK_B2(clkA),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ \$auto$memory_libmap.cc:1786:emit_port$57 [17:13], doB[15:12], \$auto$memory_libmap.cc:1786:emit_port$57 [8:4], doB[11:8] }),
    .RDATA_A2({ \$auto$memory_libmap.cc:1786:emit_port$56 [17:13], doB[7:4], \$auto$memory_libmap.cc:1786:emit_port$56 [8:4], doB[3:0] }),
    .RDATA_B1(\$techmap76\bram_RAM.0.1_RAM.0.0.PORT_B1_RDATA ),
    .RDATA_B2(\$techmap76\bram_RAM.0.1_RAM.0.0.PORT_B2_RDATA ),
    .REN_A1(enaB),
    .REN_A2(enaB),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'h3ffff),
    .WDATA_A2(18'h3ffff),
    .WDATA_B1({ 5'hxx, diA, 5'hxx, diA }),
    .WDATA_B2({ 5'hxx, diA, 5'hxx, diA }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [2]),
    .WEN_B2(\$auto$memory_libmap.cc:1477:generate_demux$58.Y [0])
  );
  assign { \$auto$memory_libmap.cc:1786:emit_port$56 [12:9], \$auto$memory_libmap.cc:1786:emit_port$56 [3:0] } = doB[7:0];
  assign { \$auto$memory_libmap.cc:1786:emit_port$57 [12:9], \$auto$memory_libmap.cc:1786:emit_port$57 [3:0] } = doB[15:8];
endmodule
