{
    "code": "```verilog\nmodule TopModule (\n  input wire in,  // 1-bit unsigned input signal\n  output wire out // 1-bit unsigned output signal\n);\n\n  assign out = ~in;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}