<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>CSR: Medium: Collaborative Research: Providing Predictable Timing for Task Migration in Embedded Multi-Core Environments (TiME-ME)</AwardTitle>
    <AwardEffectiveDate>09/01/2009</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2015</AwardExpirationDate>
    <AwardAmount>305000</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05050000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division Of Computer and Network Systems</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>M. Mimi McClure</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Assuring deadlines of embedded tasks for contemporary multicore architectures is becoming increasingly difficult. Real-time scheduling relies on task migration to exploit multicores, yet migration actually reduces timing predictability due to cache warm-up overheads and increased interconnect traffic.&lt;br/&gt;&lt;br/&gt;This work promotes a fundamentally new approach to increase the timing predictability of multicore architectures aimed at task migration in embedded environments making three major contributions:&lt;br/&gt;&lt;br/&gt;1. The development of novel strategies to guide migration based on cost/benefit tradeoffs exploiting both static and dynamic analyses.&lt;br/&gt;&lt;br/&gt;2. The devising of mechanisms to increase timing predictability under task migration providing explicit support for proactive and reactive real-time data movement across cores and their caches.&lt;br/&gt;&lt;br/&gt;3. The promotion of rate- and bandwidth-adaptive mechanisms as well as monitoring capabilities to increase predictability under task migration.&lt;br/&gt;&lt;br/&gt;The work aims at initiating a novel research direction investigating the benefits of interactions between hardware and software for embedded multicores with respect to timing predictability. This project fundamentally contributes to the research and educational infrastructure for the design and development of safety- and mission-critical embedded systems.</AbstractNarration>
    <MinAmdLetterDate>08/06/2009</MinAmdLetterDate>
    <MaxAmdLetterDate>02/26/2015</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0905212</AwardID>
    <Investigator>
      <FirstName>Spyros</FirstName>
      <LastName>Tragoudas</LastName>
      <EmailAddress>spyros@engr.siu.edu</EmailAddress>
      <StartDate>02/26/2015</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Harini</FirstName>
      <LastName>Ramaprasad</LastName>
      <EmailAddress>hramapra@uncc.edu</EmailAddress>
      <StartDate>02/26/2015</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Harini</FirstName>
      <LastName>Ramaprasad</LastName>
      <EmailAddress>hramapra@uncc.edu</EmailAddress>
      <StartDate>08/06/2009</StartDate>
      <EndDate>02/26/2015</EndDate>
      <RoleCode>Former Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Southern Illinois University at Carbondale</Name>
      <CityName>Carbondale</CityName>
      <ZipCode>629014308</ZipCode>
      <PhoneNumber>6184534540</PhoneNumber>
      <StreetAddress>Ofc. of Sponsored Projects Admin</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Illinois</StateName>
      <StateCode>IL</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
  </Award>
</rootTag>
