{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600567559863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600567559863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 10:05:59 2020 " "Processing started: Sun Sep 20 10:05:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600567559863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600567559863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TSL2561_test -c TSL2561_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TSL2561_test -c TSL2561_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600567559863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1600567560388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsl2561_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tsl2561_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561_test-main " "Found design unit 1: TSL2561_test-main" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561027 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561_test " "Found entity 1: TSL2561_test" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567561027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TSL2561_test " "Elaborating entity \"TSL2561_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600567561118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567561143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:U0 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:U0\"" {  } { { "TSL2561_test.vhd" "U0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561143 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(33) " "VHDL Process Statement warning at seven_seg_display.vhd(33): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(26) " "VHDL Process Statement warning at seven_seg_display.vhd(26): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567561143 "|TSL2561_test|seven_seg_display:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561167 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567561167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:U1 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:U1\"" {  } { { "TSL2561_test.vhd" "U1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1600567561180 "|TSL2561_test|TSL2561:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561251 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567561251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:U1\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:U1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561253 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561719 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1600567561719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Mod5\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567561799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Mod5 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567561799 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567561799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567561865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567561890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567561921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567561996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567561996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567562072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562072 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567562072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567562225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562225 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567562225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567562374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562374 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567562374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567562521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567562521 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567562521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567562637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567562637 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSLSCL " "Inserted always-enabled tri-state buffer between \"TSLSCL\" and its non-tri-state driver." {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1600567563105 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1600567563105 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSLSCL " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSLSCL\" is moved to its source" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1600567563115 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1600567563115 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 50 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 65 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 113 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1600567563125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1600567563125 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "TSLSCL~synth " "Node \"TSLSCL~synth\"" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567563795 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1600567563795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1600567563956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1600567564408 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564419 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1600567564419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600567564712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567564712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1507 " "Implemented 1507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600567564864 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600567564864 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1600567564864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1476 " "Implemented 1476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600567564864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600567564864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600567564900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 10:06:04 2020 " "Processing ended: Sun Sep 20 10:06:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600567564900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600567564900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600567564900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600567564900 ""}
