#-----------------------------------------------------------
# xsim v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Dec 17 22:20:45 2024
# Process ID: 22212
# Current directory: E:/vivado/conv2d/conv2d/solution7/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/conv2d/xsim_script.tcl}
# Log file: E:/vivado/conv2d/conv2d/solution7/sim/verilog/xsim.log
# Journal file: E:/vivado/conv2d/conv2d/solution7/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.1
Time resolution is 1 ps
source conv2d.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "3365000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3405 ns : File "E:/vivado/conv2d/conv2d/solution7/sim/verilog/conv2d.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 17 22:20:51 2024...
