// Seed: 1080605733
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_4), .id_1()
  );
  wire id_5;
  final $display;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  generate
    assign id_1[1 : 1'h0] = 1;
  endgenerate
endmodule
module module_2;
  reg id_1 = 1;
  always @(posedge 1 - 1 or 1) id_1 <= id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
