

================================================================
== Vitis HLS Report for 'udivrem_by2'
================================================================
* Date:           Mon Aug 23 09:42:19 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       44|  0.200 us|  0.440 us|   20|   44|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_571_1  |        3|       27|         4|          4|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 15 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5"   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %p_read"   --->   Operation 23 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_read, i32 55, i32 62" [./intx/int128.hpp:608->./intx/int128.hpp:627]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 25 'zext' 'zext_ln609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 26 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 27 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %p_read, i32 24, i32 63" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 28 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %p_read, i32 1, i32 63" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 30 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln609_4 = zext i11 %v0" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 31 'zext' 'zext_ln609_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 32 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 33 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 33 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 34 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 34 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln8" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 35 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 36 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln611_8 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 37 'zext' 'zext_ln611_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 39 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 40 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (4.00ns)   --->   "%mul_ln612_4 = mul i62 %zext_ln611_8, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 41 'mul' 'mul_ln612_4' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_4, i32 40, i32 61" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln612_10 = zext i22 %tmp" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 43 'zext' 'zext_ln612_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln, i22 4194303" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 44 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln612_11 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 45 'zext' 'zext_ln612_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_11, i23 %zext_ln612_10" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 46 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln611_7 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 47 'zext' 'zext_ln611_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 48 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln612_12 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 49 'zext' 'zext_ln612_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_7, i64 %zext_ln612_12" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 50 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.83>
ST_7 : Operation 51 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 51 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (5.47ns)   --->   "%mul_ln614_4 = mul i64 %sub_ln614, i64 %zext_ln612_12" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 52 'mul' 'mul_ln614_4' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_4, i32 47, i32 63" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 53 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_s" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 55 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 56 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln614_7 = zext i17 %trunc_ln9" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 57 'zext' 'zext_ln614_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_7, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 58 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln614_8 = zext i46 %v2" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 59 'zext' 'zext_ln614_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i1 %d0" [./intx/int128.hpp:616->./intx/int128.hpp:627]   --->   Operation 60 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 61 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 62 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_8, i64 %d63" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 63 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 64 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.83>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%trunc_ln10 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 65 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 66 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%and_ln618 = and i45 %trunc_ln10, i45 %select_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 67 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 68 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.36ns) (out node of the LUT)   --->   "%e = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 69 'sub' 'e' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln397_25 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 70 'zext' 'zext_ln397_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln397_26 = zext i64 %e" [./intx/int128.hpp:397]   --->   Operation 71 'zext' 'zext_ln397_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (5.47ns)   --->   "%x_22 = mul i110 %zext_ln397_26, i110 %zext_ln397_25" [./intx/int128.hpp:397]   --->   Operation 72 'mul' 'x_22' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_22, i32 65, i32 109" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 73 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.83>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 74 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%len_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %len"   --->   Operation 75 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln11" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 76 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 77 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln4, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 78 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln397_27 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 79 'zext' 'zext_ln397_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln397_28 = zext i64 %p_read" [./intx/int128.hpp:397]   --->   Operation 80 'zext' 'zext_ln397_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (5.47ns)   --->   "%x_24 = mul i128 %zext_ln397_27, i128 %zext_ln397_28" [./intx/int128.hpp:397]   --->   Operation 81 'mul' 'x_24' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 82 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 6.52>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge" [./intx/int128.hpp:177]   --->   Operation 83 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i2 %i_6, void %.split.i, i2 0, void %._crit_edge"   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i1 %k_4, void %.split.i, i1 0, void %._crit_edge"   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.62ns)   --->   "%i_6 = add i2 %i, i2 1" [./intx/int128.hpp:173]   --->   Operation 86 'add' 'i_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i, i2 2" [./intx/int128.hpp:173]   --->   Operation 87 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit_ifconv" [./intx/int128.hpp:173]   --->   Operation 89 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i" [./intx/int128.hpp:117]   --->   Operation 90 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_24, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 91 'partselect' 'tmp_2' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_24" [./intx/int128.hpp:175]   --->   Operation 92 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_2, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 93 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_4 = select i1 %trunc_ln117, i64 0, i64 %p_read" [./intx/int128.hpp:175]   --->   Operation 94 'select' 'select_ln175_4' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_4, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 95 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 96 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 97 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 98 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 99 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 100 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.14ns)   --->   "%k_4 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 101 'or' 'k_4' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %p_read" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 103 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 104 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 104 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 105 [1/1] (5.47ns)   --->   "%p = mul i64 %v4, i64 %p_read" [./intx/int128.hpp:628]   --->   Operation 105 'mul' 'p' <Predicate = (icmp_ln173)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 106 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>
ST_11 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 107 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 12 <SV = 11> <Delay = 4.45>
ST_12 : Operation 108 [1/1] (1.36ns)   --->   "%p_19 = add i64 %p, i64 %p_read_2" [./intx/int128.hpp:629]   --->   Operation 108 'add' 'p_19' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (1.14ns)   --->   "%icmp_ln630 = icmp_ult  i64 %p_19, i64 %p_read_2" [./intx/int128.hpp:630]   --->   Operation 109 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (1.14ns)   --->   "%icmp_ln633 = icmp_ult  i64 %p_19, i64 %p_read" [./intx/int128.hpp:633]   --->   Operation 110 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.14ns)   --->   "%xor_ln633 = xor i1 %icmp_ln633, i1 1" [./intx/int128.hpp:633]   --->   Operation 111 'xor' 'xor_ln633' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node v_20)   --->   "%select_ln633_4 = select i1 %xor_ln633, i64 18446744073709551614, i64 18446744073709551615" [./intx/int128.hpp:633]   --->   Operation 112 'select' 'select_ln633_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (1.36ns) (out node of the LUT)   --->   "%v_20 = add i64 %select_ln633_4, i64 %v4" [./intx/int128.hpp:633]   --->   Operation 113 'add' 'v_20' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.43ns)   --->   "%v_24 = select i1 %icmp_ln630, i64 %v_20, i64 %v4" [./intx/int128.hpp:630]   --->   Operation 114 'select' 'v_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 115 [1/1] (1.36ns)   --->   "%p_20 = sub i64 %p_19, i64 %p_read" [./intx/int128.hpp:636]   --->   Operation 115 'sub' 'p_20' <Predicate = (xor_ln633 & icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_22)   --->   "%p_21 = select i1 %xor_ln633, i64 %p_20, i64 %p_19" [./intx/int128.hpp:633]   --->   Operation 116 'select' 'p_21' <Predicate = (icmp_ln630)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_22 = sub i64 %p_21, i64 %p_read" [./intx/int128.hpp:638]   --->   Operation 117 'sub' 'p_22' <Predicate = (icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_24)   --->   "%p_23 = select i1 %icmp_ln630, i64 %p_22, i64 %p_19" [./intx/int128.hpp:630]   --->   Operation 118 'select' 'p_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %v_24" [./intx/int128.hpp:397]   --->   Operation 119 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln397_11 = zext i64 %p_read_2" [./intx/int128.hpp:397]   --->   Operation 120 'zext' 'zext_ln397_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (5.47ns)   --->   "%x_26 = mul i128 %zext_ln397, i128 %zext_ln397_11" [./intx/int128.hpp:397]   --->   Operation 121 'mul' 'x_26' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%t_words_s = trunc i128 %x_26" [./intx/int128.hpp:107]   --->   Operation 122 'trunc' 't_words_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_26, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 123 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_24 = add i64 %trunc_ln12, i64 %p_23" [./intx/int128.hpp:643]   --->   Operation 124 'add' 'p_24' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.14ns)   --->   "%icmp_ln649_4 = icmp_ult  i64 %t_words_s, i64 %p_read_2" [./intx/int128.hpp:649]   --->   Operation 125 'icmp' 'icmp_ln649_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.71ns)   --->   "%add_ln567 = add i3 %len_read, i3 6" [./intx/intx.hpp:567]   --->   Operation 126 'add' 'add_ln567' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln567 = zext i3 %add_ln567" [./intx/intx.hpp:567]   --->   Operation 127 'zext' 'zext_ln567' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln567" [./intx/intx.hpp:567]   --->   Operation 128 'getelementptr' 'u_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (0.73ns)   --->   "%u_load = load i3 %u_addr" [./intx/intx.hpp:567]   --->   Operation 129 'load' 'u_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 130 [1/1] (0.71ns)   --->   "%add_ln567_1 = add i3 %len_read, i3 7" [./intx/intx.hpp:567]   --->   Operation 130 'add' 'add_ln567_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln567_2 = zext i3 %add_ln567_1" [./intx/intx.hpp:567]   --->   Operation 131 'zext' 'zext_ln567_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%u_addr_9 = getelementptr i64 %u, i64 0, i64 %zext_ln567_2" [./intx/intx.hpp:567]   --->   Operation 132 'getelementptr' 'u_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.73ns)   --->   "%u_load_10 = load i3 %u_addr_9" [./intx/intx.hpp:567]   --->   Operation 133 'load' 'u_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 134 [1/1] (0.73ns)   --->   "%store_ln568 = store i64 0, i3 %u_addr" [./intx/intx.hpp:568]   --->   Operation 134 'store' 'store_ln568' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 135 [1/1] (0.73ns)   --->   "%store_ln568 = store i64 0, i3 %u_addr_9" [./intx/intx.hpp:568]   --->   Operation 135 'store' 'store_ln568' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 2.23>
ST_14 : Operation 136 [1/1] (1.14ns)   --->   "%icmp_ln644 = icmp_ult  i64 %p_24, i64 %trunc_ln12" [./intx/int128.hpp:644]   --->   Operation 136 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (1.36ns)   --->   "%v = add i64 %v_24, i64 18446744073709551615" [./intx/int128.hpp:646]   --->   Operation 137 'add' 'v' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (1.14ns)   --->   "%icmp_ln647 = icmp_ult  i64 %p_24, i64 %p_read" [./intx/int128.hpp:647]   --->   Operation 138 'icmp' 'icmp_ln647' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (1.14ns)   --->   "%icmp_ln649 = icmp_ugt  i64 %p_24, i64 %p_read" [./intx/int128.hpp:649]   --->   Operation 139 'icmp' 'icmp_ln649' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%xor_ln649 = xor i1 %icmp_ln649_4, i1 1" [./intx/int128.hpp:649]   --->   Operation 140 'xor' 'xor_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%or_ln649 = or i1 %icmp_ln649, i1 %xor_ln649" [./intx/int128.hpp:649]   --->   Operation 141 'or' 'or_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.36ns)   --->   "%add_ln650 = add i64 %v_24, i64 18446744073709551614" [./intx/int128.hpp:650]   --->   Operation 142 'add' 'add_ln650' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%select_ln649 = select i1 %or_ln649, i64 %add_ln650, i64 %v" [./intx/int128.hpp:649]   --->   Operation 143 'select' 'select_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln644 = select i1 %icmp_ln644, i64 %select_ln649, i64 %v_24" [./intx/int128.hpp:644]   --->   Operation 144 'select' 'select_ln644' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node v_23)   --->   "%and_ln647 = and i1 %icmp_ln644, i1 %icmp_ln647" [./intx/int128.hpp:647]   --->   Operation 145 'and' 'and_ln647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.43ns) (out node of the LUT)   --->   "%v_23 = select i1 %and_ln647, i64 %v, i64 %select_ln644" [./intx/int128.hpp:647]   --->   Operation 146 'select' 'v_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 147 [1/2] (0.73ns)   --->   "%u_load = load i3 %u_addr" [./intx/intx.hpp:567]   --->   Operation 147 'load' 'u_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 148 [1/2] (0.73ns)   --->   "%u_load_10 = load i3 %u_addr_9" [./intx/intx.hpp:567]   --->   Operation 148 'load' 'u_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 149 [1/1] (0.71ns)   --->   "%add_ln570 = add i3 %len_read, i3 5" [./intx/intx.hpp:570]   --->   Operation 149 'add' 'add_ln570' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln397_29 = zext i3 %add_ln570" [./intx/int128.hpp:397]   --->   Operation 150 'zext' 'zext_ln397_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln397_30 = zext i64 %v_23" [./intx/int128.hpp:397]   --->   Operation 151 'zext' 'zext_ln397_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.46ns)   --->   "%br_ln571 = br void %_ifconv" [./intx/intx.hpp:571]   --->   Operation 152 'br' 'br_ln571' <Predicate = true> <Delay = 0.46>

State 15 <SV = 14> <Delay = 5.47>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%u2 = phi i64 %u_load_10, void %reciprocal_2by1.exit_ifconv, i64 %r_43, void %_ifconv"   --->   Operation 153 'phi' 'u2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%idx = phi i4 0, void %reciprocal_2by1.exit_ifconv, i4 %add_ln574, void %_ifconv" [./intx/intx.hpp:574]   --->   Operation 154 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.80ns)   --->   "%add_ln570_2 = add i4 %idx, i4 %zext_ln397_29" [./intx/intx.hpp:570]   --->   Operation 155 'add' 'add_ln570_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln570 = zext i4 %add_ln570_2" [./intx/intx.hpp:570]   --->   Operation 156 'zext' 'zext_ln570' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%it = getelementptr i64 %u, i64 0, i64 %zext_ln570" [./intx/intx.hpp:570]   --->   Operation 157 'getelementptr' 'it' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 158 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [2/2] (0.73ns)   --->   "%it_load = load i3 %it" [./intx/intx.hpp:573]   --->   Operation 159 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 160 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln570" [./intx/intx.hpp:570]   --->   Operation 160 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln397_31 = zext i64 %u2" [./intx/int128.hpp:397]   --->   Operation 161 'zext' 'zext_ln397_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_30, i128 %zext_ln397_31" [./intx/int128.hpp:397]   --->   Operation 162 'mul' 'mul_ln397' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%q = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 163 'trunc' 'q' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%q_17 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 164 'partselect' 'q_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.46ns)   --->   "%store_ln570 = store i64 %zext_ln570, i64 %reuse_addr_reg" [./intx/intx.hpp:570]   --->   Operation 165 'store' 'store_ln570' <Predicate = true> <Delay = 0.46>
ST_15 : Operation 166 [1/1] (0.72ns)   --->   "%icmp_ln574 = icmp_eq  i4 %add_ln570_2, i4 0" [./intx/intx.hpp:574]   --->   Operation 166 'icmp' 'icmp_ln574' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%u1 = phi i64 %u_load, void %reciprocal_2by1.exit_ifconv, i64 %r_42, void %_ifconv"   --->   Operation 167 'phi' 'u1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 168 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_16 : Operation 169 [1/2] (0.73ns)   --->   "%it_load = load i3 %it" [./intx/intx.hpp:573]   --->   Operation 169 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 170 [1/1] (0.43ns)   --->   "%u0 = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load" [./intx/intx.hpp:570]   --->   Operation 170 'select' 'u0' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (1.36ns)   --->   "%q_18 = add i64 %q, i64 %u1" [./intx/int128.hpp:175]   --->   Operation 171 'add' 'q_18' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_18, i64 %q" [./intx/int128.hpp:176]   --->   Operation 172 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 173 'zext' 'zext_ln177_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_13 = add i64 %u2, i64 %zext_ln177_7" [./intx/int128.hpp:177]   --->   Operation 174 'add' 'add_ln177_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 175 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%q_19 = add i64 %add_ln177_13, i64 %q_17" [./intx/int128.hpp:177]   --->   Operation 175 'add' 'q_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 176 [1/1] (5.47ns)   --->   "%mul_ln686 = mul i64 %q_19, i64 %p_read" [./intx/int128.hpp:686->./intx/intx.hpp:573]   --->   Operation 176 'mul' 'mul_ln686' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (1.36ns)   --->   "%r1 = sub i64 %u1, i64 %mul_ln686" [./intx/int128.hpp:686->./intx/intx.hpp:573]   --->   Operation 177 'sub' 'r1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln397_32 = zext i64 %q_19" [./intx/int128.hpp:397]   --->   Operation 178 'zext' 'zext_ln397_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (5.47ns)   --->   "%mul_ln397_4 = mul i128 %zext_ln397_11, i128 %zext_ln397_32" [./intx/int128.hpp:397]   --->   Operation 179 'mul' 'mul_ln397_4' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%t = trunc i128 %mul_ln397_4" [./intx/int128.hpp:107]   --->   Operation 180 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%t_6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_4, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 181 'partselect' 't_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (1.36ns)   --->   "%r_36 = sub i64 %u0, i64 %t" [./intx/int128.hpp:213]   --->   Operation 182 'sub' 'r_36' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (1.14ns)   --->   "%icmp_ln214 = icmp_ugt  i64 %t, i64 %u0" [./intx/int128.hpp:214]   --->   Operation 183 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.45>
ST_18 : Operation 184 [1/1] (0.80ns)   --->   "%add_ln574 = add i4 %idx, i4 15" [./intx/intx.hpp:574]   --->   Operation 184 'add' 'add_ln574' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./intx/intx.hpp:570]   --->   Operation 186 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_13 = sub i64 %r1, i64 %t_6" [./intx/int128.hpp:213]   --->   Operation 187 'sub' 'sub_ln213_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %icmp_ln214" [./intx/int128.hpp:215]   --->   Operation 188 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln216 = sub i64 %sub_ln213_13, i64 %zext_ln215" [./intx/int128.hpp:216]   --->   Operation 189 'sub' 'sub_ln216' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 190 [1/1] (1.36ns)   --->   "%r = sub i64 %r_36, i64 %p_read_2" [./intx/int128.hpp:213]   --->   Operation 190 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (1.14ns)   --->   "%icmp_ln214_4 = icmp_ult  i64 %r_36, i64 %p_read_2" [./intx/int128.hpp:214]   --->   Operation 191 'icmp' 'icmp_ln214_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_15 = sub i64 %sub_ln216, i64 %p_read" [./intx/int128.hpp:213]   --->   Operation 192 'sub' 'sub_ln213_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i1 %icmp_ln214_4" [./intx/int128.hpp:215]   --->   Operation 193 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_44 = sub i64 %sub_ln213_15, i64 %zext_ln215_7" [./intx/int128.hpp:216]   --->   Operation 194 'sub' 'r_44' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 195 [1/1] (1.36ns)   --->   "%q_20 = add i64 %q_19, i64 1" [./intx/int128.hpp:693->./intx/intx.hpp:573]   --->   Operation 195 'add' 'q_20' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (1.14ns)   --->   "%icmp_ln695 = icmp_ult  i64 %r_44, i64 %q_18" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 196 'icmp' 'icmp_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 0"   --->   Operation 197 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (1.14ns)   --->   "%icmp_ln176_8 = icmp_ult  i64 %r_36, i64 %r" [./intx/int128.hpp:176]   --->   Operation 198 'icmp' 'icmp_ln176_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln177_8 = zext i1 %icmp_ln176_8" [./intx/int128.hpp:177]   --->   Operation 199 'zext' 'zext_ln177_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_15 = add i64 %zext_ln177_8, i64 %p_read" [./intx/int128.hpp:177]   --->   Operation 200 'add' 'add_ln177_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 201 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_37 = add i64 %add_ln177_15, i64 %r_44" [./intx/int128.hpp:177]   --->   Operation 201 'add' 'r_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 202 [1/1] (0.43ns)   --->   "%r_38 = select i1 %icmp_ln695, i64 %r, i64 %r_36" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 202 'select' 'r_38' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.43ns)   --->   "%r_39 = select i1 %icmp_ln695, i64 %r_44, i64 %r_37" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 203 'select' 'r_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.43ns)   --->   "%q_21 = select i1 %icmp_ln695, i64 %q_20, i64 %q_19" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 204 'select' 'q_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (1.14ns)   --->   "%icmp_ln302 = icmp_ult  i64 %r_39, i64 %p_read" [./intx/int128.hpp:302]   --->   Operation 205 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.14ns)   --->   "%icmp_ln302_7 = icmp_eq  i64 %r_39, i64 %p_read" [./intx/int128.hpp:302]   --->   Operation 206 'icmp' 'icmp_ln302_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (1.14ns)   --->   "%icmp_ln302_8 = icmp_ult  i64 %r_38, i64 %p_read_2" [./intx/int128.hpp:302]   --->   Operation 207 'icmp' 'icmp_ln302_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln302 = and i1 %icmp_ln302_7, i1 %icmp_ln302_8" [./intx/int128.hpp:302]   --->   Operation 208 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %icmp_ln302, i1 %and_ln302" [./intx/int128.hpp:302]   --->   Operation 209 'or' 'or_ln302' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (1.36ns)   --->   "%r_40 = sub i64 %r_38, i64 %p_read_2" [./intx/int128.hpp:213]   --->   Operation 210 'sub' 'r_40' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_16 = sub i64 %r_39, i64 %p_read" [./intx/int128.hpp:213]   --->   Operation 211 'sub' 'sub_ln213_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i1 %icmp_ln302_8" [./intx/int128.hpp:215]   --->   Operation 212 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_41 = sub i64 %sub_ln213_16, i64 %zext_ln215_8" [./intx/int128.hpp:216]   --->   Operation 213 'sub' 'r_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 214 [1/1] (1.36ns)   --->   "%add_ln703 = add i64 %q_21, i64 1" [./intx/int128.hpp:703->./intx/intx.hpp:573]   --->   Operation 214 'add' 'add_ln703' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.43ns)   --->   "%r_42 = select i1 %or_ln302, i64 %r_38, i64 %r_40" [./intx/int128.hpp:302]   --->   Operation 215 'select' 'r_42' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.43ns)   --->   "%r_43 = select i1 %or_ln302, i64 %r_39, i64 %r_41" [./intx/int128.hpp:302]   --->   Operation 216 'select' 'r_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.43ns)   --->   "%select_ln302 = select i1 %or_ln302, i64 %q_21, i64 %add_ln703" [./intx/int128.hpp:302]   --->   Operation 217 'select' 'select_ln302' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %select_ln302, i3 %it" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 218 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 219 [1/1] (0.46ns)   --->   "%store_ln302 = store i64 %select_ln302, i64 %reuse_reg" [./intx/int128.hpp:302]   --->   Operation 219 'store' 'store_ln302' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln574 = br i1 %icmp_ln574, void %_ifconv, void" [./intx/intx.hpp:574]   --->   Operation 220 'br' 'br_ln574' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %r_42" [./intx/intx.hpp:576]   --->   Operation 221 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %r_43" [./intx/intx.hpp:576]   --->   Operation 222 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln576 = ret i128 %mrv_1" [./intx/intx.hpp:576]   --->   Operation 223 'ret' 'ret_ln576' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intx_internal_reciprocal_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg                      (alloca           ) [ 00111111111111111110]
reuse_reg                           (alloca           ) [ 00111111111111111110]
p_read                              (read             ) [ 00111111111111111110]
d0                                  (trunc            ) [ 00111111110000000000]
trunc_ln                            (partselect       ) [ 00000000000000000000]
zext_ln609                          (zext             ) [ 00000000000000000000]
intx_internal_reciprocal_table_addr (getelementptr    ) [ 00100000000000000000]
trunc_ln8                           (partselect       ) [ 00111100000000000000]
lshr_ln                             (partselect       ) [ 00111111100000000000]
v0                                  (load             ) [ 00011100000000000000]
zext_ln609_4                        (zext             ) [ 00011100000000000000]
zext_ln611                          (zext             ) [ 00000000000000000000]
d40                                 (add              ) [ 00000010000000000000]
zext_ln611_8                        (zext             ) [ 00000000000000000000]
shl_ln                              (bitconcatenate   ) [ 00000000000000000000]
mul_ln612                           (mul              ) [ 00000000000000000000]
zext_ln612                          (zext             ) [ 00000000000000000000]
mul_ln612_4                         (mul              ) [ 00000000000000000000]
tmp                                 (partselect       ) [ 00000000000000000000]
zext_ln612_10                       (zext             ) [ 00000000000000000000]
add_ln612                           (add              ) [ 00000000000000000000]
zext_ln612_11                       (zext             ) [ 00000000000000000000]
v1                                  (sub              ) [ 00000011100000000000]
zext_ln611_7                        (zext             ) [ 00000000000000000000]
sext_ln612                          (sext             ) [ 00000000000000000000]
zext_ln612_12                       (zext             ) [ 00000001000000000000]
mul_ln614                           (mul              ) [ 00000001000000000000]
sub_ln614                           (sub              ) [ 00000000000000000000]
mul_ln614_4                         (mul              ) [ 00000000000000000000]
trunc_ln9                           (partselect       ) [ 00000000100000000000]
tmp_s                               (bitconcatenate   ) [ 00000000000000000000]
sext_ln614                          (sext             ) [ 00000000000000000000]
zext_ln614                          (zext             ) [ 00000000000000000000]
zext_ln614_7                        (zext             ) [ 00000000000000000000]
v2                                  (add              ) [ 00000000010000000000]
zext_ln614_8                        (zext             ) [ 00000000000000000000]
zext_ln616                          (zext             ) [ 00000000000000000000]
zext_ln617                          (zext             ) [ 00000000000000000000]
d63                                 (add              ) [ 00000000000000000000]
mul_ln618                           (mul              ) [ 00000000010000000000]
trunc_ln619                         (trunc            ) [ 00000000011000000000]
trunc_ln10                          (partselect       ) [ 00000000000000000000]
select_ln618                        (select           ) [ 00000000000000000000]
and_ln618                           (and              ) [ 00000000000000000000]
zext_ln618                          (zext             ) [ 00000000000000000000]
e                                   (sub              ) [ 00000000000000000000]
zext_ln397_25                       (zext             ) [ 00000000000000000000]
zext_ln397_26                       (zext             ) [ 00000000000000000000]
x_22                                (mul              ) [ 00000000000000000000]
trunc_ln11                          (partselect       ) [ 00000000001000000000]
p_read_2                            (read             ) [ 00000000000111111110]
len_read                            (read             ) [ 00000000000111100000]
zext_ln619                          (zext             ) [ 00000000000000000000]
shl_ln4                             (bitconcatenate   ) [ 00000000000000000000]
v3                                  (add              ) [ 00000000000100000000]
zext_ln397_27                       (zext             ) [ 00000000000000000000]
zext_ln397_28                       (zext             ) [ 00000000000000000000]
x_24                                (mul              ) [ 00000000000100000000]
br_ln173                            (br               ) [ 00000000001100000000]
s_word_num_bits_1_2_i               (phi              ) [ 00000000000100000000]
i                                   (phi              ) [ 00000000000100000000]
k                                   (phi              ) [ 00000000000100000000]
i_6                                 (add              ) [ 00000000001100000000]
icmp_ln173                          (icmp             ) [ 00000000000100000000]
empty                               (speclooptripcount) [ 00000000000000000000]
br_ln173                            (br               ) [ 00000000000000000000]
trunc_ln117                         (trunc            ) [ 00000000000000000000]
tmp_2                               (partselect       ) [ 00000000000000000000]
trunc_ln175                         (trunc            ) [ 00000000000000000000]
select_ln175                        (select           ) [ 00000000000000000000]
select_ln175_4                      (select           ) [ 00000000000000000000]
add_ln175                           (add              ) [ 00000000000000000000]
k1                                  (icmp             ) [ 00000000000000000000]
zext_ln177                          (zext             ) [ 00000000000000000000]
add_ln177                           (add              ) [ 00000000000000000000]
select_ln177                        (select           ) [ 00000000001100000000]
icmp_ln178                          (icmp             ) [ 00000000000000000000]
k_4                                 (or               ) [ 00000000001100000000]
br_ln0                              (br               ) [ 00000000001100000000]
sub_ln621                           (sub              ) [ 00000000000000000000]
v4                                  (sub              ) [ 00000000000010000000]
p                                   (mul              ) [ 00000000000010000000]
store_ln0                           (store            ) [ 00000000000000000000]
store_ln0                           (store            ) [ 00000000000000000000]
p_19                                (add              ) [ 00000000000001000000]
icmp_ln630                          (icmp             ) [ 00000000000001000000]
icmp_ln633                          (icmp             ) [ 00000000000000000000]
xor_ln633                           (xor              ) [ 00000000000001000000]
select_ln633_4                      (select           ) [ 00000000000000000000]
v_20                                (add              ) [ 00000000000000000000]
v_24                                (select           ) [ 00000000000001100000]
p_20                                (sub              ) [ 00000000000000000000]
p_21                                (select           ) [ 00000000000000000000]
p_22                                (sub              ) [ 00000000000000000000]
p_23                                (select           ) [ 00000000000000000000]
zext_ln397                          (zext             ) [ 00000000000000000000]
zext_ln397_11                       (zext             ) [ 00000000000000111110]
x_26                                (mul              ) [ 00000000000000000000]
t_words_s                           (trunc            ) [ 00000000000000000000]
trunc_ln12                          (partselect       ) [ 00000000000000100000]
p_24                                (add              ) [ 00000000000000100000]
icmp_ln649_4                        (icmp             ) [ 00000000000000100000]
add_ln567                           (add              ) [ 00000000000000000000]
zext_ln567                          (zext             ) [ 00000000000000000000]
u_addr                              (getelementptr    ) [ 00000000000000100000]
add_ln567_1                         (add              ) [ 00000000000000000000]
zext_ln567_2                        (zext             ) [ 00000000000000000000]
u_addr_9                            (getelementptr    ) [ 00000000000000100000]
store_ln568                         (store            ) [ 00000000000000000000]
store_ln568                         (store            ) [ 00000000000000000000]
icmp_ln644                          (icmp             ) [ 00000000000000000000]
v                                   (add              ) [ 00000000000000000000]
icmp_ln647                          (icmp             ) [ 00000000000000000000]
icmp_ln649                          (icmp             ) [ 00000000000000000000]
xor_ln649                           (xor              ) [ 00000000000000000000]
or_ln649                            (or               ) [ 00000000000000000000]
add_ln650                           (add              ) [ 00000000000000000000]
select_ln649                        (select           ) [ 00000000000000000000]
select_ln644                        (select           ) [ 00000000000000000000]
and_ln647                           (and              ) [ 00000000000000000000]
v_23                                (select           ) [ 00000000000000000000]
u_load                              (load             ) [ 00000000000000111110]
u_load_10                           (load             ) [ 00000000000000111110]
add_ln570                           (add              ) [ 00000000000000000000]
zext_ln397_29                       (zext             ) [ 00000000000000011110]
zext_ln397_30                       (zext             ) [ 00000000000000011110]
br_ln571                            (br               ) [ 00000000000000111110]
u2                                  (phi              ) [ 00000000000000011000]
idx                                 (phi              ) [ 00000000000000011110]
add_ln570_2                         (add              ) [ 00000000000000000000]
zext_ln570                          (zext             ) [ 00000000000000000000]
it                                  (getelementptr    ) [ 00000000000000001110]
reuse_addr_reg_load                 (load             ) [ 00000000000000000000]
addr_cmp                            (icmp             ) [ 00000000000000001000]
zext_ln397_31                       (zext             ) [ 00000000000000000000]
mul_ln397                           (mul              ) [ 00000000000000000000]
q                                   (trunc            ) [ 00000000000000001000]
q_17                                (partselect       ) [ 00000000000000001000]
store_ln570                         (store            ) [ 00000000000000000000]
icmp_ln574                          (icmp             ) [ 00000000000000001110]
u1                                  (phi              ) [ 00000000000000011100]
reuse_reg_load                      (load             ) [ 00000000000000000000]
it_load                             (load             ) [ 00000000000000000000]
u0                                  (select           ) [ 00000000000000000100]
q_18                                (add              ) [ 00000000000000000110]
icmp_ln176                          (icmp             ) [ 00000000000000000000]
zext_ln177_7                        (zext             ) [ 00000000000000000000]
add_ln177_13                        (add              ) [ 00000000000000000000]
q_19                                (add              ) [ 00000000000000000110]
mul_ln686                           (mul              ) [ 00000000000000000000]
r1                                  (sub              ) [ 00000000000000000010]
zext_ln397_32                       (zext             ) [ 00000000000000000000]
mul_ln397_4                         (mul              ) [ 00000000000000000000]
t                                   (trunc            ) [ 00000000000000000000]
t_6                                 (partselect       ) [ 00000000000000000010]
r_36                                (sub              ) [ 00000000000000000010]
icmp_ln214                          (icmp             ) [ 00000000000000000010]
add_ln574                           (add              ) [ 00000000000000111110]
specpipeline_ln0                    (specpipeline     ) [ 00000000000000000000]
specloopname_ln570                  (specloopname     ) [ 00000000000000000000]
sub_ln213_13                        (sub              ) [ 00000000000000000000]
zext_ln215                          (zext             ) [ 00000000000000000000]
sub_ln216                           (sub              ) [ 00000000000000000000]
r                                   (sub              ) [ 00000000000000000000]
icmp_ln214_4                        (icmp             ) [ 00000000000000000000]
sub_ln213_15                        (sub              ) [ 00000000000000000000]
zext_ln215_7                        (zext             ) [ 00000000000000000000]
r_44                                (sub              ) [ 00000000000000000000]
q_20                                (add              ) [ 00000000000000000000]
icmp_ln695                          (icmp             ) [ 00000000000000000000]
empty_72                            (speclooptripcount) [ 00000000000000000000]
icmp_ln176_8                        (icmp             ) [ 00000000000000000000]
zext_ln177_8                        (zext             ) [ 00000000000000000000]
add_ln177_15                        (add              ) [ 00000000000000000000]
r_37                                (add              ) [ 00000000000000000000]
r_38                                (select           ) [ 00000000000000000000]
r_39                                (select           ) [ 00000000000000000000]
q_21                                (select           ) [ 00000000000000000000]
icmp_ln302                          (icmp             ) [ 00000000000000000000]
icmp_ln302_7                        (icmp             ) [ 00000000000000000000]
icmp_ln302_8                        (icmp             ) [ 00000000000000000000]
and_ln302                           (and              ) [ 00000000000000000000]
or_ln302                            (or               ) [ 00000000000000000000]
r_40                                (sub              ) [ 00000000000000000000]
sub_ln213_16                        (sub              ) [ 00000000000000000000]
zext_ln215_8                        (zext             ) [ 00000000000000000000]
r_41                                (sub              ) [ 00000000000000000000]
add_ln703                           (add              ) [ 00000000000000000000]
r_42                                (select           ) [ 00000000000000111111]
r_43                                (select           ) [ 00000000000000111111]
select_ln302                        (select           ) [ 00000000000000000000]
store_ln299                         (store            ) [ 00000000000000000000]
store_ln302                         (store            ) [ 00000000000000000000]
br_ln574                            (br               ) [ 00000000000000111110]
mrv                                 (insertvalue      ) [ 00000000000000000000]
mrv_1                               (insertvalue      ) [ 00000000000000000000]
ret_ln576                           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="intx_internal_reciprocal_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i23.i13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i33.i31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="reuse_addr_reg_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reuse_reg_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_2_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="len_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="intx_internal_reciprocal_table_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intx_internal_reciprocal_table_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="u_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="3" slack="0"/>
<pin id="178" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="0"/>
<pin id="180" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="u_load/13 u_load_10/13 store_ln568/13 store_ln568/13 it_load/15 store_ln299/18 "/>
</bind>
</comp>

<comp id="182" class="1004" name="u_addr_9_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_9/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="it_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="it/15 "/>
</bind>
</comp>

<comp id="200" class="1005" name="s_word_num_bits_1_2_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_2_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="s_word_num_bits_1_2_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_word_num_bits_1_2_i/11 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="222" class="1005" name="k_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="k_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="233" class="1005" name="u2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u2 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="u2_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="64" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u2/15 "/>
</bind>
</comp>

<comp id="243" class="1005" name="idx_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="idx_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/15 "/>
</bind>
</comp>

<comp id="255" class="1005" name="u1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="u1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="2"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="64" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u1/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="d0_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln609_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="40" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="lshr_ln_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="63" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln609_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609_4/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln611_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="40" slack="4"/>
<pin id="310" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="d40_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="40" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d40/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln611_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="41" slack="0"/>
<pin id="319" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_8/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="22" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="3"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln612_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="22" slack="0"/>
<pin id="330" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln612_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="41" slack="0"/>
<pin id="333" dir="0" index="1" bw="22" slack="0"/>
<pin id="334" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612_4/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="0"/>
<pin id="339" dir="0" index="1" bw="62" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln612_10_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="22" slack="0"/>
<pin id="349" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_10/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln612_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln612_11_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="22" slack="0"/>
<pin id="359" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_11/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="v1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="22" slack="0"/>
<pin id="363" dir="0" index="1" bw="22" slack="0"/>
<pin id="364" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln611_7_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="41" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_7/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln612_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="23" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln612/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln612_12_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="23" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_12/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln614_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="41" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln614_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="1"/>
<pin id="386" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln614/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln614_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614_4/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="36" slack="0"/>
<pin id="405" dir="0" index="1" bw="23" slack="3"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln614_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="36" slack="0"/>
<pin id="412" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln614/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln614_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="36" slack="0"/>
<pin id="416" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln614_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="17" slack="1"/>
<pin id="420" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_7/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="v2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="17" slack="0"/>
<pin id="423" dir="0" index="1" bw="45" slack="0"/>
<pin id="424" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v2/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln614_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="46" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_8/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln616_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="7"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln617_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="7"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln617/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="d63_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="63" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d63/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="mul_ln618_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="46" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln618/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln619_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="46" slack="0"/>
<pin id="451" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln619/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln10_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="45" slack="0"/>
<pin id="455" dir="0" index="1" bw="46" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln618_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="8"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln618/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln618_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="45" slack="0"/>
<pin id="471" dir="0" index="1" bw="45" slack="0"/>
<pin id="472" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln618/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln618_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="45" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln618/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="e_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="45" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="1"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln397_25_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="46" slack="1"/>
<pin id="486" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_25/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln397_26_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_26/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="x_22_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="46" slack="0"/>
<pin id="494" dir="1" index="2" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_22/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln11_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="45" slack="0"/>
<pin id="499" dir="0" index="1" bw="110" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="0" index="3" bw="8" slack="0"/>
<pin id="502" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln619_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="45" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="33" slack="2"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="v3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="45" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v3/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln397_27_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_27/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln397_28_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="9"/>
<pin id="529" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_28/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="x_24_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_24/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln173_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln117_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="128" slack="1"/>
<pin id="555" dir="0" index="2" bw="8" slack="0"/>
<pin id="556" dir="0" index="3" bw="8" slack="0"/>
<pin id="557" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln175_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="128" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln175_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="64" slack="0"/>
<pin id="568" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln175_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="64" slack="10"/>
<pin id="576" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175_4/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln175_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="k1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln177_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln177_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln177_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="64" slack="0"/>
<pin id="605" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln178_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="k_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_4/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln621_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="0" index="1" bw="64" slack="10"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln621/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="v4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v4/11 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="10"/>
<pin id="634" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln0_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="10"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln0_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="10"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_19_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="0" index="1" bw="64" slack="2"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_19/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln630_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="2"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln633_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="11"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln633/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln633_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln633/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln633_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="2" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln633_4/12 "/>
</bind>
</comp>

<comp id="674" class="1004" name="v_20_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="1"/>
<pin id="677" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_20/12 "/>
</bind>
</comp>

<comp id="679" class="1004" name="v_24_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="64" slack="1"/>
<pin id="683" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_24/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_20_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="0" index="1" bw="64" slack="12"/>
<pin id="689" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_20/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_21_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="0" index="2" bw="64" slack="1"/>
<pin id="694" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_21/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_22_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="0" index="1" bw="64" slack="12"/>
<pin id="699" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_22/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_23_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="64" slack="0"/>
<pin id="704" dir="0" index="2" bw="64" slack="1"/>
<pin id="705" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_23/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln397_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="1"/>
<pin id="709" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln397_11_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="3"/>
<pin id="712" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_11/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="x_26_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="0" index="1" bw="64" slack="0"/>
<pin id="716" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_26/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="t_words_s_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="128" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_words_s/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="128" slack="0"/>
<pin id="726" dir="0" index="2" bw="8" slack="0"/>
<pin id="727" dir="0" index="3" bw="8" slack="0"/>
<pin id="728" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_24_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="0" index="1" bw="64" slack="0"/>
<pin id="736" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_24/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln649_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="0" index="1" bw="64" slack="3"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649_4/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln567_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="3"/>
<pin id="746" dir="0" index="1" bw="2" slack="0"/>
<pin id="747" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln567/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln567_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln567/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln567_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="3"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln567_1/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln567_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln567_2/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln644_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="0" index="1" bw="64" slack="1"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln644/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="v_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="2"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="icmp_ln647_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="1"/>
<pin id="775" dir="0" index="1" bw="64" slack="13"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln649_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="0" index="1" bw="64" slack="13"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln649_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln649/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln649_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln649/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln650_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="2"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln650/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln649_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="0" index="2" bw="64" slack="0"/>
<pin id="801" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln649/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="select_ln644_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="64" slack="0"/>
<pin id="808" dir="0" index="2" bw="64" slack="2"/>
<pin id="809" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln644/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="and_ln647_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln647/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="v_23_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="64" slack="0"/>
<pin id="821" dir="0" index="2" bw="64" slack="0"/>
<pin id="822" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_23/14 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln570_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="4"/>
<pin id="828" dir="0" index="1" bw="3" slack="0"/>
<pin id="829" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln570/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln397_29_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="3" slack="0"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_29/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln397_30_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="0"/>
<pin id="837" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_30/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln570_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="0"/>
<pin id="841" dir="0" index="1" bw="3" slack="1"/>
<pin id="842" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln570_2/15 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln570_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln570/15 "/>
</bind>
</comp>

<comp id="849" class="1004" name="reuse_addr_reg_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="14"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/15 "/>
</bind>
</comp>

<comp id="852" class="1004" name="addr_cmp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="0"/>
<pin id="854" dir="0" index="1" bw="4" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln397_31_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="0"/>
<pin id="860" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_31/15 "/>
</bind>
</comp>

<comp id="862" class="1004" name="mul_ln397_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="0" index="1" bw="64" slack="0"/>
<pin id="865" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="q_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="128" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="q/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="q_17_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="0" index="1" bw="128" slack="0"/>
<pin id="874" dir="0" index="2" bw="8" slack="0"/>
<pin id="875" dir="0" index="3" bw="8" slack="0"/>
<pin id="876" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_17/15 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln570_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="0"/>
<pin id="883" dir="0" index="1" bw="64" slack="14"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln570/15 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln574_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln574/15 "/>
</bind>
</comp>

<comp id="892" class="1004" name="reuse_reg_load_load_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="15"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/16 "/>
</bind>
</comp>

<comp id="895" class="1004" name="u0_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="0" index="1" bw="64" slack="0"/>
<pin id="898" dir="0" index="2" bw="64" slack="0"/>
<pin id="899" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u0/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="q_18_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="0" index="1" bw="64" slack="0"/>
<pin id="905" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_18/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln176_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="0" index="1" bw="64" slack="1"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/16 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln177_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_7/16 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln177_13_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="1"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_13/16 "/>
</bind>
</comp>

<comp id="922" class="1004" name="q_19_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="1"/>
<pin id="925" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_19/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="mul_ln686_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="1"/>
<pin id="929" dir="0" index="1" bw="64" slack="16"/>
<pin id="930" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln686/17 "/>
</bind>
</comp>

<comp id="931" class="1004" name="r1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="1"/>
<pin id="933" dir="0" index="1" bw="64" slack="0"/>
<pin id="934" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r1/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln397_32_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="1"/>
<pin id="939" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_32/17 "/>
</bind>
</comp>

<comp id="940" class="1004" name="mul_ln397_4_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="4"/>
<pin id="942" dir="0" index="1" bw="64" slack="0"/>
<pin id="943" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_4/17 "/>
</bind>
</comp>

<comp id="945" class="1004" name="t_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="128" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/17 "/>
</bind>
</comp>

<comp id="949" class="1004" name="t_6_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="0" index="1" bw="128" slack="0"/>
<pin id="952" dir="0" index="2" bw="8" slack="0"/>
<pin id="953" dir="0" index="3" bw="8" slack="0"/>
<pin id="954" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_6/17 "/>
</bind>
</comp>

<comp id="959" class="1004" name="r_36_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="64" slack="1"/>
<pin id="961" dir="0" index="1" bw="64" slack="0"/>
<pin id="962" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_36/17 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln214_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="0" index="1" bw="64" slack="1"/>
<pin id="967" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/17 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln574_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="3"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln574/18 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sub_ln213_13_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="1"/>
<pin id="977" dir="0" index="1" bw="64" slack="1"/>
<pin id="978" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_13/18 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln215_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/18 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sub_ln216_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/18 "/>
</bind>
</comp>

<comp id="988" class="1004" name="r_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="0" index="1" bw="64" slack="8"/>
<pin id="991" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln214_4_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="0" index="1" bw="64" slack="8"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_4/18 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sub_ln213_15_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="0"/>
<pin id="998" dir="0" index="1" bw="64" slack="17"/>
<pin id="999" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_15/18 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln215_7_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/18 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_44_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_44/18 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="q_20_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="2"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_20/18 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="icmp_ln695_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="0"/>
<pin id="1018" dir="0" index="1" bw="64" slack="2"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln695/18 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln176_8_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="1"/>
<pin id="1023" dir="0" index="1" bw="64" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_8/18 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln177_8_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_8/18 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln177_15_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="64" slack="17"/>
<pin id="1033" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_15/18 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="r_37_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="0"/>
<pin id="1037" dir="0" index="1" bw="64" slack="0"/>
<pin id="1038" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_37/18 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="r_38_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="64" slack="0"/>
<pin id="1044" dir="0" index="2" bw="64" slack="1"/>
<pin id="1045" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_38/18 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="r_39_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="64" slack="0"/>
<pin id="1051" dir="0" index="2" bw="64" slack="0"/>
<pin id="1052" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_39/18 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="q_21_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="64" slack="0"/>
<pin id="1059" dir="0" index="2" bw="64" slack="2"/>
<pin id="1060" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_21/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="icmp_ln302_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="64" slack="0"/>
<pin id="1065" dir="0" index="1" bw="64" slack="17"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/18 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln302_7_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="0"/>
<pin id="1070" dir="0" index="1" bw="64" slack="17"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_7/18 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="icmp_ln302_8_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="0"/>
<pin id="1075" dir="0" index="1" bw="64" slack="8"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_8/18 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="and_ln302_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln302/18 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="or_ln302_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln302/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="r_40_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="64" slack="0"/>
<pin id="1092" dir="0" index="1" bw="64" slack="8"/>
<pin id="1093" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_40/18 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sub_ln213_16_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="64" slack="0"/>
<pin id="1097" dir="0" index="1" bw="64" slack="17"/>
<pin id="1098" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_16/18 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln215_8_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/18 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="r_41_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_41/18 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln703_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="64" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/18 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="r_42_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="64" slack="0"/>
<pin id="1119" dir="0" index="2" bw="64" slack="0"/>
<pin id="1120" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_42/18 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="r_43_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="64" slack="0"/>
<pin id="1127" dir="0" index="2" bw="64" slack="0"/>
<pin id="1128" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_43/18 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="select_ln302_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="64" slack="0"/>
<pin id="1135" dir="0" index="2" bw="64" slack="0"/>
<pin id="1136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/18 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="store_ln302_store_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="64" slack="0"/>
<pin id="1143" dir="0" index="1" bw="64" slack="17"/>
<pin id="1144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/18 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="mrv_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="128" slack="0"/>
<pin id="1148" dir="0" index="1" bw="64" slack="1"/>
<pin id="1149" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="mrv_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="128" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="1"/>
<pin id="1154" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="1156" class="1007" name="grp_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="11" slack="0"/>
<pin id="1158" dir="0" index="1" bw="11" slack="0"/>
<pin id="1159" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612/2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="reuse_addr_reg_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="64" slack="10"/>
<pin id="1165" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1170" class="1005" name="reuse_reg_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="64" slack="10"/>
<pin id="1172" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1177" class="1005" name="p_read_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="9"/>
<pin id="1179" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1196" class="1005" name="d0_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="7"/>
<pin id="1198" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="intx_internal_reciprocal_table_addr_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="1"/>
<pin id="1204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="intx_internal_reciprocal_table_addr "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln8_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="40" slack="4"/>
<pin id="1209" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="lshr_ln_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="63" slack="7"/>
<pin id="1214" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1217" class="1005" name="v0_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="11" slack="3"/>
<pin id="1219" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zext_ln609_4_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="22" slack="1"/>
<pin id="1224" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln609_4 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="d40_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="41" slack="1"/>
<pin id="1230" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="d40 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="v1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="23" slack="1"/>
<pin id="1235" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="zext_ln612_12_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="1"/>
<pin id="1241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln612_12 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="mul_ln614_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="1"/>
<pin id="1246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln614 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="trunc_ln9_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="17" slack="1"/>
<pin id="1251" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="v2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="46" slack="1"/>
<pin id="1256" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="mul_ln618_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="64" slack="1"/>
<pin id="1262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln618 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="trunc_ln619_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="33" slack="2"/>
<pin id="1267" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln619 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="trunc_ln11_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="45" slack="1"/>
<pin id="1272" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_read_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="64" slack="2"/>
<pin id="1277" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="len_read_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="3" slack="3"/>
<pin id="1289" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="1294" class="1005" name="v3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="x_24_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="128" slack="1"/>
<pin id="1301" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="x_24 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="i_6_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="0"/>
<pin id="1307" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="select_ln177_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="64" slack="0"/>
<pin id="1315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="select_ln177 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="k_4_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="v4_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="1"/>
<pin id="1325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="p_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="64" slack="1"/>
<pin id="1331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1334" class="1005" name="p_19_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="64" slack="1"/>
<pin id="1336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_19 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="icmp_ln630_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="xor_ln633_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln633 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="v_24_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="64" slack="1"/>
<pin id="1353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_24 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="zext_ln397_11_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="128" slack="4"/>
<pin id="1361" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln397_11 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="trunc_ln12_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="64" slack="1"/>
<pin id="1366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="p_24_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="64" slack="1"/>
<pin id="1371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_24 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="icmp_ln649_4_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln649_4 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="u_addr_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="3" slack="1"/>
<pin id="1383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="1386" class="1005" name="u_addr_9_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="3" slack="1"/>
<pin id="1388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_9 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="u_load_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="64" slack="2"/>
<pin id="1393" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_load "/>
</bind>
</comp>

<comp id="1396" class="1005" name="u_load_10_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="64" slack="1"/>
<pin id="1398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_load_10 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="zext_ln397_29_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="4" slack="1"/>
<pin id="1403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397_29 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="zext_ln397_30_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="128" slack="1"/>
<pin id="1408" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397_30 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="it_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="3" slack="1"/>
<pin id="1413" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="it "/>
</bind>
</comp>

<comp id="1417" class="1005" name="addr_cmp_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="1"/>
<pin id="1419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="1422" class="1005" name="q_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="64" slack="1"/>
<pin id="1424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="1428" class="1005" name="q_17_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="1"/>
<pin id="1430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_17 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln574_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="3"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln574 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="u0_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="64" slack="1"/>
<pin id="1439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u0 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="q_18_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="64" slack="2"/>
<pin id="1445" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="q_18 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="q_19_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="64" slack="1"/>
<pin id="1450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_19 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="r1_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="64" slack="1"/>
<pin id="1458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="t_6_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="64" slack="1"/>
<pin id="1463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_6 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="r_36_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="64" slack="1"/>
<pin id="1468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_36 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="icmp_ln214_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="add_ln574_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="4" slack="1"/>
<pin id="1481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln574 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="r_42_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="64" slack="1"/>
<pin id="1486" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_42 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="r_43_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="64" slack="1"/>
<pin id="1492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="236" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="104" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="264"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="134" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="134" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="134" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="134" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="159" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="317" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="337" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="321" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="347" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="367" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="414" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="427" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="421" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="10" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="453" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="484" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="72" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="507" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="523" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="215" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="215" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="215" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="569"><net_src comp="548" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="552" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="548" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="20" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="564" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="564" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="226" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="579" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="548" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="204" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="595" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="591" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="585" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="204" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="20" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="654"><net_src comp="646" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="646" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="96" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="650" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="86" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="713" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="88" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="90" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="737"><net_src comp="723" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="701" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="719" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="98" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="758"><net_src comp="100" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="772"><net_src comp="92" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="785"><net_src comp="94" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="96" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="786" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="768" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="764" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="797" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="764" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="773" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="768" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="805" pin="3"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="102" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="818" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="247" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="844" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="236" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="86" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="862" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="88" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="90" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="885"><net_src comp="844" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="839" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="104" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="172" pin="3"/><net_sink comp="895" pin=2"/></net>

<net id="906"><net_src comp="258" pin="4"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="233" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="935"><net_src comp="255" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="955"><net_src comp="86" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="940" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="957"><net_src comp="88" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="958"><net_src comp="90" pin="0"/><net_sink comp="949" pin=3"/></net>

<net id="963"><net_src comp="945" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="945" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="243" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="106" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="986"><net_src comp="975" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="979" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1000"><net_src comp="982" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="992" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="996" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="120" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1005" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="988" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1029"><net_src comp="1021" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1005" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="1016" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="988" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1053"><net_src comp="1016" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1005" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="1035" pin="2"/><net_sink comp="1048" pin=2"/></net>

<net id="1061"><net_src comp="1016" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="1011" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1067"><net_src comp="1048" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="1048" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="1041" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="1068" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1063" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1041" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="1048" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1073" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1095" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1056" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="120" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="1084" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1041" pin="3"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="1090" pin="2"/><net_sink comp="1116" pin=2"/></net>

<net id="1129"><net_src comp="1084" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="1048" pin="3"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="1104" pin="2"/><net_sink comp="1124" pin=2"/></net>

<net id="1137"><net_src comp="1084" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1056" pin="3"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="1110" pin="2"/><net_sink comp="1132" pin=2"/></net>

<net id="1140"><net_src comp="1132" pin="3"/><net_sink comp="172" pin=4"/></net>

<net id="1145"><net_src comp="1132" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1150"><net_src comp="124" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1160"><net_src comp="304" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="304" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1162"><net_src comp="1156" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="1166"><net_src comp="126" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1169"><net_src comp="1163" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1173"><net_src comp="130" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1176"><net_src comp="1170" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1180"><net_src comp="134" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1184"><net_src comp="1177" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1187"><net_src comp="1177" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1188"><net_src comp="1177" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1189"><net_src comp="1177" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1190"><net_src comp="1177" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1191"><net_src comp="1177" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1192"><net_src comp="1177" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1193"><net_src comp="1177" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1194"><net_src comp="1177" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1195"><net_src comp="1177" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1199"><net_src comp="265" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1205"><net_src comp="152" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1210"><net_src comp="284" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1215"><net_src comp="294" pin="4"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1220"><net_src comp="159" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1225"><net_src comp="304" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1231"><net_src comp="311" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1236"><net_src comp="361" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1242"><net_src comp="373" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1247"><net_src comp="377" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1252"><net_src comp="393" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1257"><net_src comp="421" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1263"><net_src comp="443" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1268"><net_src comp="449" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1273"><net_src comp="497" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1278"><net_src comp="140" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1284"><net_src comp="1275" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1285"><net_src comp="1275" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1286"><net_src comp="1275" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1290"><net_src comp="146" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1293"><net_src comp="1287" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1297"><net_src comp="517" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1302"><net_src comp="530" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1308"><net_src comp="536" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1316"><net_src comp="601" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1321"><net_src comp="615" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1326"><net_src comp="625" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1332"><net_src comp="631" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1337"><net_src comp="646" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1344"><net_src comp="650" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1349"><net_src comp="660" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1354"><net_src comp="679" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1358"><net_src comp="1351" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1362"><net_src comp="710" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1367"><net_src comp="723" pin="4"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1372"><net_src comp="733" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1379"><net_src comp="739" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1384"><net_src comp="165" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1389"><net_src comp="182" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1394"><net_src comp="172" pin="7"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1399"><net_src comp="172" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1404"><net_src comp="831" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1409"><net_src comp="835" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1414"><net_src comp="192" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1420"><net_src comp="852" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1425"><net_src comp="867" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1431"><net_src comp="871" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1436"><net_src comp="886" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="895" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1446"><net_src comp="902" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1451"><net_src comp="922" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1455"><net_src comp="1448" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="1459"><net_src comp="931" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1464"><net_src comp="949" pin="4"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1469"><net_src comp="959" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1473"><net_src comp="1466" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="1477"><net_src comp="964" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1482"><net_src comp="969" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1487"><net_src comp="1116" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1493"><net_src comp="1124" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {13 18 }
 - Input state : 
	Port: udivrem_by2 : u | {13 14 15 16 }
	Port: udivrem_by2 : len | {10 }
	Port: udivrem_by2 : p_read2 | {10 }
	Port: udivrem_by2 : p_read5 | {1 }
	Port: udivrem_by2 : intx_internal_reciprocal_table | {1 2 }
  - Chain level:
	State 1
		zext_ln609 : 1
		intx_internal_reciprocal_table_addr : 2
		v0 : 3
	State 2
		zext_ln609_4 : 1
		mul_ln612 : 2
	State 3
	State 4
	State 5
		d40 : 1
		zext_ln611_8 : 2
		zext_ln612 : 1
		mul_ln612_4 : 3
		tmp : 4
		zext_ln612_10 : 5
		add_ln612 : 1
		zext_ln612_11 : 2
		v1 : 6
	State 6
		zext_ln612_12 : 1
		mul_ln614 : 2
	State 7
		mul_ln614_4 : 1
		trunc_ln9 : 2
	State 8
		sext_ln614 : 1
		zext_ln614 : 2
		v2 : 3
		zext_ln614_8 : 4
		d63 : 1
		mul_ln618 : 5
		trunc_ln619 : 4
	State 9
		and_ln618 : 1
		zext_ln618 : 1
		e : 2
		zext_ln397_26 : 3
		x_22 : 4
		trunc_ln11 : 5
	State 10
		v3 : 1
		zext_ln397_27 : 2
		x_24 : 3
	State 11
		i_6 : 1
		icmp_ln173 : 1
		br_ln173 : 2
		trunc_ln117 : 1
		select_ln175 : 2
		select_ln175_4 : 2
		add_ln175 : 3
		k1 : 4
		zext_ln177 : 1
		add_ln177 : 4
		select_ln177 : 5
		icmp_ln178 : 5
		k_4 : 6
		v4 : 1
		p : 2
	State 12
		icmp_ln630 : 1
		icmp_ln633 : 1
		xor_ln633 : 2
		select_ln633_4 : 2
		v_20 : 3
		v_24 : 4
	State 13
		p_21 : 1
		p_22 : 2
		p_23 : 3
		x_26 : 1
		t_words_s : 2
		trunc_ln12 : 2
		p_24 : 4
		icmp_ln649_4 : 3
		zext_ln567 : 1
		u_addr : 2
		u_load : 3
		zext_ln567_2 : 1
		u_addr_9 : 2
		u_load_10 : 3
		store_ln568 : 3
		store_ln568 : 3
	State 14
		select_ln644 : 1
		and_ln647 : 1
		v_23 : 2
		zext_ln397_29 : 1
		zext_ln397_30 : 3
	State 15
		add_ln570_2 : 1
		zext_ln570 : 2
		it : 3
		it_load : 4
		addr_cmp : 3
		zext_ln397_31 : 1
		mul_ln397 : 2
		q : 3
		q_17 : 3
		store_ln570 : 3
		icmp_ln574 : 2
	State 16
		u0 : 1
		q_18 : 1
		icmp_ln176 : 2
		zext_ln177_7 : 3
		add_ln177_13 : 4
		q_19 : 5
	State 17
		r1 : 1
		mul_ln397_4 : 1
		t : 2
		t_6 : 2
		r_36 : 3
		icmp_ln214 : 3
	State 18
		sub_ln216 : 1
		sub_ln213_15 : 2
		zext_ln215_7 : 1
		r_44 : 3
		icmp_ln695 : 4
		icmp_ln176_8 : 1
		zext_ln177_8 : 2
		add_ln177_15 : 3
		r_37 : 4
		r_38 : 5
		r_39 : 5
		q_21 : 5
		icmp_ln302 : 6
		icmp_ln302_7 : 6
		icmp_ln302_8 : 6
		and_ln302 : 7
		or_ln302 : 7
		r_40 : 6
		sub_ln213_16 : 6
		zext_ln215_8 : 7
		r_41 : 8
		add_ln703 : 6
		r_42 : 7
		r_43 : 7
		select_ln302 : 7
		store_ln299 : 8
		store_ln302 : 8
	State 19
		mrv_1 : 1
		ret_ln576 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       d40_fu_311      |    0    |    0    |    47   |
|          |    add_ln612_fu_351   |    0    |    0    |    29   |
|          |       v2_fu_421       |    0    |    0    |    52   |
|          |       d63_fu_437      |    0    |    0    |    70   |
|          |       v3_fu_517       |    0    |    0    |    71   |
|          |       i_6_fu_536      |    0    |    0    |    9    |
|          |    add_ln175_fu_579   |    0    |    0    |    71   |
|          |    add_ln177_fu_595   |    0    |    0    |    71   |
|          |      p_19_fu_646      |    0    |    0    |    71   |
|          |      v_20_fu_674      |    0    |    0    |    71   |
|          |      p_24_fu_733      |    0    |    0    |    71   |
|          |    add_ln567_fu_744   |    0    |    0    |    10   |
|    add   |   add_ln567_1_fu_754  |    0    |    0    |    10   |
|          |        v_fu_768       |    0    |    0    |    71   |
|          |    add_ln650_fu_792   |    0    |    0    |    71   |
|          |    add_ln570_fu_826   |    0    |    0    |    10   |
|          |   add_ln570_2_fu_839  |    0    |    0    |    12   |
|          |      q_18_fu_902      |    0    |    0    |    71   |
|          |  add_ln177_13_fu_916  |    0    |    0    |    64   |
|          |      q_19_fu_922      |    0    |    0    |    64   |
|          |    add_ln574_fu_969   |    0    |    0    |    12   |
|          |      q_20_fu_1011     |    0    |    0    |    71   |
|          |  add_ln177_15_fu_1030 |    0    |    0    |    64   |
|          |      r_37_fu_1035     |    0    |    0    |    64   |
|          |   add_ln703_fu_1110   |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|
|          |       v1_fu_361       |    0    |    0    |    29   |
|          |    sub_ln614_fu_383   |    0    |    0    |    71   |
|          |        e_fu_479       |    0    |    0    |    71   |
|          |    sub_ln621_fu_621   |    0    |    0    |    64   |
|          |       v4_fu_625       |    0    |    0    |    64   |
|          |      p_20_fu_686      |    0    |    0    |    71   |
|          |      p_22_fu_696      |    0    |    0    |    71   |
|          |       r1_fu_931       |    0    |    0    |    71   |
|    sub   |      r_36_fu_959      |    0    |    0    |    71   |
|          |  sub_ln213_13_fu_975  |    0    |    0    |    64   |
|          |    sub_ln216_fu_982   |    0    |    0    |    64   |
|          |        r_fu_988       |    0    |    0    |    71   |
|          |  sub_ln213_15_fu_996  |    0    |    0    |    64   |
|          |      r_44_fu_1005     |    0    |    0    |    64   |
|          |      r_40_fu_1090     |    0    |    0    |    71   |
|          |  sub_ln213_16_fu_1095 |    0    |    0    |    64   |
|          |      r_41_fu_1104     |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln618_fu_462  |    0    |    0    |    2    |
|          |  select_ln175_fu_564  |    0    |    0    |    64   |
|          | select_ln175_4_fu_572 |    0    |    0    |    64   |
|          |  select_ln177_fu_601  |    0    |    0    |    64   |
|          | select_ln633_4_fu_666 |    0    |    0    |    2    |
|          |      v_24_fu_679      |    0    |    0    |    64   |
|          |      p_21_fu_690      |    0    |    0    |    64   |
|          |      p_23_fu_701      |    0    |    0    |    64   |
|  select  |  select_ln649_fu_797  |    0    |    0    |    64   |
|          |  select_ln644_fu_805  |    0    |    0    |    64   |
|          |      v_23_fu_818      |    0    |    0    |    64   |
|          |       u0_fu_895       |    0    |    0    |    64   |
|          |      r_38_fu_1041     |    0    |    0    |    64   |
|          |      r_39_fu_1048     |    0    |    0    |    64   |
|          |      q_21_fu_1056     |    0    |    0    |    64   |
|          |      r_42_fu_1116     |    0    |    0    |    64   |
|          |      r_43_fu_1124     |    0    |    0    |    64   |
|          |  select_ln302_fu_1132 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln612_4_fu_331  |    1    |    0    |    25   |
|          |    mul_ln614_fu_377   |    1    |    0    |    25   |
|          |   mul_ln614_4_fu_388  |    2    |    0    |    45   |
|          |    mul_ln618_fu_443   |    5    |    0    |    45   |
|          |      x_22_fu_491      |    5    |    0    |    45   |
|    mul   |      x_24_fu_530      |    8    |    0    |    45   |
|          |        p_fu_631       |    8    |    0    |    45   |
|          |      x_26_fu_713      |    8    |    0    |    45   |
|          |    mul_ln397_fu_862   |    8    |    0    |    45   |
|          |    mul_ln686_fu_927   |    8    |    0    |    45   |
|          |   mul_ln397_4_fu_940  |    8    |    0    |    45   |
|          |      grp_fu_1156      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln173_fu_542   |    0    |    0    |    8    |
|          |       k1_fu_585       |    0    |    0    |    29   |
|          |   icmp_ln178_fu_609   |    0    |    0    |    29   |
|          |   icmp_ln630_fu_650   |    0    |    0    |    29   |
|          |   icmp_ln633_fu_655   |    0    |    0    |    29   |
|          |  icmp_ln649_4_fu_739  |    0    |    0    |    29   |
|          |   icmp_ln644_fu_764   |    0    |    0    |    29   |
|          |   icmp_ln647_fu_773   |    0    |    0    |    29   |
|          |   icmp_ln649_fu_777   |    0    |    0    |    29   |
|   icmp   |    addr_cmp_fu_852    |    0    |    0    |    29   |
|          |   icmp_ln574_fu_886   |    0    |    0    |    9    |
|          |   icmp_ln176_fu_907   |    0    |    0    |    29   |
|          |   icmp_ln214_fu_964   |    0    |    0    |    29   |
|          |  icmp_ln214_4_fu_992  |    0    |    0    |    29   |
|          |   icmp_ln695_fu_1016  |    0    |    0    |    29   |
|          |  icmp_ln176_8_fu_1021 |    0    |    0    |    29   |
|          |   icmp_ln302_fu_1063  |    0    |    0    |    29   |
|          |  icmp_ln302_7_fu_1068 |    0    |    0    |    29   |
|          |  icmp_ln302_8_fu_1073 |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln618_fu_469   |    0    |    0    |    45   |
|    and   |    and_ln647_fu_812   |    0    |    0    |    2    |
|          |   and_ln302_fu_1078   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       k_4_fu_615      |    0    |    0    |    2    |
|    or    |    or_ln649_fu_786    |    0    |    0    |    2    |
|          |    or_ln302_fu_1084   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln633_fu_660   |    0    |    0    |    2    |
|          |    xor_ln649_fu_781   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_read_read_fu_134  |    0    |    0    |    0    |
|   read   |  p_read_2_read_fu_140 |    0    |    0    |    0    |
|          |  len_read_read_fu_146 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       d0_fu_265       |    0    |    0    |    0    |
|          |   trunc_ln619_fu_449  |    0    |    0    |    0    |
|          |   trunc_ln117_fu_548  |    0    |    0    |    0    |
|   trunc  |   trunc_ln175_fu_561  |    0    |    0    |    0    |
|          |    t_words_s_fu_719   |    0    |    0    |    0    |
|          |        q_fu_867       |    0    |    0    |    0    |
|          |        t_fu_945       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    trunc_ln_fu_269    |    0    |    0    |    0    |
|          |    trunc_ln8_fu_284   |    0    |    0    |    0    |
|          |     lshr_ln_fu_294    |    0    |    0    |    0    |
|          |       tmp_fu_337      |    0    |    0    |    0    |
|          |    trunc_ln9_fu_393   |    0    |    0    |    0    |
|partselect|   trunc_ln10_fu_453   |    0    |    0    |    0    |
|          |   trunc_ln11_fu_497   |    0    |    0    |    0    |
|          |      tmp_2_fu_552     |    0    |    0    |    0    |
|          |   trunc_ln12_fu_723   |    0    |    0    |    0    |
|          |      q_17_fu_871      |    0    |    0    |    0    |
|          |       t_6_fu_949      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln609_fu_279   |    0    |    0    |    0    |
|          |  zext_ln609_4_fu_304  |    0    |    0    |    0    |
|          |   zext_ln611_fu_308   |    0    |    0    |    0    |
|          |  zext_ln611_8_fu_317  |    0    |    0    |    0    |
|          |   zext_ln612_fu_328   |    0    |    0    |    0    |
|          |  zext_ln612_10_fu_347 |    0    |    0    |    0    |
|          |  zext_ln612_11_fu_357 |    0    |    0    |    0    |
|          |  zext_ln611_7_fu_367  |    0    |    0    |    0    |
|          |  zext_ln612_12_fu_373 |    0    |    0    |    0    |
|          |   zext_ln614_fu_414   |    0    |    0    |    0    |
|          |  zext_ln614_7_fu_418  |    0    |    0    |    0    |
|          |  zext_ln614_8_fu_427  |    0    |    0    |    0    |
|          |   zext_ln616_fu_431   |    0    |    0    |    0    |
|          |   zext_ln617_fu_434   |    0    |    0    |    0    |
|          |   zext_ln618_fu_475   |    0    |    0    |    0    |
|          |  zext_ln397_25_fu_484 |    0    |    0    |    0    |
|          |  zext_ln397_26_fu_487 |    0    |    0    |    0    |
|   zext   |   zext_ln619_fu_507   |    0    |    0    |    0    |
|          |  zext_ln397_27_fu_523 |    0    |    0    |    0    |
|          |  zext_ln397_28_fu_527 |    0    |    0    |    0    |
|          |   zext_ln177_fu_591   |    0    |    0    |    0    |
|          |   zext_ln397_fu_707   |    0    |    0    |    0    |
|          |  zext_ln397_11_fu_710 |    0    |    0    |    0    |
|          |   zext_ln567_fu_749   |    0    |    0    |    0    |
|          |  zext_ln567_2_fu_759  |    0    |    0    |    0    |
|          |  zext_ln397_29_fu_831 |    0    |    0    |    0    |
|          |  zext_ln397_30_fu_835 |    0    |    0    |    0    |
|          |   zext_ln570_fu_844   |    0    |    0    |    0    |
|          |  zext_ln397_31_fu_858 |    0    |    0    |    0    |
|          |  zext_ln177_7_fu_912  |    0    |    0    |    0    |
|          |  zext_ln397_32_fu_937 |    0    |    0    |    0    |
|          |   zext_ln215_fu_979   |    0    |    0    |    0    |
|          |  zext_ln215_7_fu_1001 |    0    |    0    |    0    |
|          |  zext_ln177_8_fu_1026 |    0    |    0    |    0    |
|          |  zext_ln215_8_fu_1100 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_321     |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_403     |    0    |    0    |    0    |
|          |     shl_ln4_fu_510    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln612_fu_370   |    0    |    0    |    0    |
|          |   sext_ln614_fu_410   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_1146      |    0    |    0    |    0    |
|          |     mrv_1_fu_1151     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    63   |    0    |   4459  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|             add_ln574_reg_1479             |    4   |
|              addr_cmp_reg_1417             |    1   |
|                 d0_reg_1196                |    1   |
|                d40_reg_1228                |   41   |
|                i_6_reg_1305                |    2   |
|                  i_reg_211                 |    2   |
|             icmp_ln214_reg_1474            |    1   |
|             icmp_ln574_reg_1433            |    1   |
|             icmp_ln630_reg_1341            |    1   |
|            icmp_ln649_4_reg_1376           |    1   |
|                 idx_reg_243                |    4   |
|intx_internal_reciprocal_table_addr_reg_1202|    8   |
|                 it_reg_1411                |    3   |
|                k_4_reg_1318                |    1   |
|                  k_reg_222                 |    1   |
|              len_read_reg_1287             |    3   |
|              lshr_ln_reg_1212              |   63   |
|             mul_ln614_reg_1244             |   64   |
|             mul_ln618_reg_1260             |   64   |
|                p_19_reg_1334               |   64   |
|                p_24_reg_1369               |   64   |
|              p_read_2_reg_1275             |   64   |
|               p_read_reg_1177              |   64   |
|                 p_reg_1329                 |   64   |
|                q_17_reg_1428               |   64   |
|                q_18_reg_1443               |   64   |
|                q_19_reg_1448               |   64   |
|                 q_reg_1422                 |   64   |
|                 r1_reg_1456                |   64   |
|                r_36_reg_1466               |   64   |
|                r_42_reg_1484               |   64   |
|                r_43_reg_1490               |   64   |
|           reuse_addr_reg_reg_1163          |   64   |
|             reuse_reg_reg_1170             |   64   |
|        s_word_num_bits_1_2_i_reg_200       |   64   |
|            select_ln177_reg_1313           |   64   |
|                t_6_reg_1461                |   64   |
|             trunc_ln11_reg_1270            |   45   |
|             trunc_ln12_reg_1364            |   64   |
|            trunc_ln619_reg_1265            |   33   |
|             trunc_ln8_reg_1207             |   40   |
|             trunc_ln9_reg_1249             |   17   |
|                 u0_reg_1437                |   64   |
|                 u1_reg_255                 |   64   |
|                 u2_reg_233                 |   64   |
|              u_addr_9_reg_1386             |    3   |
|               u_addr_reg_1381              |    3   |
|             u_load_10_reg_1396             |   64   |
|               u_load_reg_1391              |   64   |
|                 v0_reg_1217                |   11   |
|                 v1_reg_1233                |   23   |
|                 v2_reg_1254                |   46   |
|                 v3_reg_1294                |   64   |
|                 v4_reg_1323                |   64   |
|                v_24_reg_1351               |   64   |
|                x_24_reg_1299               |   128  |
|             xor_ln633_reg_1346             |    1   |
|           zext_ln397_11_reg_1359           |   128  |
|           zext_ln397_29_reg_1401           |    4   |
|           zext_ln397_30_reg_1406           |   128  |
|            zext_ln609_4_reg_1222           |   22   |
|           zext_ln612_12_reg_1239           |   64   |
+--------------------------------------------+--------+
|                    Total                   |  2690  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_172 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_172 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_172 |  p4  |   2  |   3  |    6   ||    9    |
|    idx_reg_243    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_1156    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1156    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   || 3.34643 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   63   |    -   |    0   |  4459  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   79   |
|  Register |    -   |    -   |  2690  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   63   |    3   |  2690  |  4538  |
+-----------+--------+--------+--------+--------+
