{
  "module_name": "hdmi.xml.h",
  "hash_id": "fd9038459765d226f91f81a825a92a64ffcc2ffec6fc1ead5281c898a092340e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/hdmi/hdmi.xml.h",
  "human_readable_source": "#ifndef HDMI_XML\n#define HDMI_XML\n\n \n\n\nenum hdmi_hdcp_key_state {\n\tHDCP_KEYS_STATE_NO_KEYS = 0,\n\tHDCP_KEYS_STATE_NOT_CHECKED = 1,\n\tHDCP_KEYS_STATE_CHECKING = 2,\n\tHDCP_KEYS_STATE_VALID = 3,\n\tHDCP_KEYS_STATE_AKSV_NOT_VALID = 4,\n\tHDCP_KEYS_STATE_CHKSUM_MISMATCH = 5,\n\tHDCP_KEYS_STATE_PROD_AKSV = 6,\n\tHDCP_KEYS_STATE_RESERVED = 7,\n};\n\nenum hdmi_ddc_read_write {\n\tDDC_WRITE = 0,\n\tDDC_READ = 1,\n};\n\nenum hdmi_acr_cts {\n\tACR_NONE = 0,\n\tACR_32 = 1,\n\tACR_44 = 2,\n\tACR_48 = 3,\n};\n\n#define REG_HDMI_CTRL\t\t\t\t\t\t0x00000000\n#define HDMI_CTRL_ENABLE\t\t\t\t\t0x00000001\n#define HDMI_CTRL_HDMI\t\t\t\t\t\t0x00000002\n#define HDMI_CTRL_ENCRYPTED\t\t\t\t\t0x00000004\n\n#define REG_HDMI_AUDIO_PKT_CTRL1\t\t\t\t0x00000020\n#define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND\t\t\t0x00000001\n\n#define REG_HDMI_ACR_PKT_CTRL\t\t\t\t\t0x00000024\n#define HDMI_ACR_PKT_CTRL_CONT\t\t\t\t\t0x00000001\n#define HDMI_ACR_PKT_CTRL_SEND\t\t\t\t\t0x00000002\n#define HDMI_ACR_PKT_CTRL_SELECT__MASK\t\t\t\t0x00000030\n#define HDMI_ACR_PKT_CTRL_SELECT__SHIFT\t\t\t\t4\nstatic inline uint32_t HDMI_ACR_PKT_CTRL_SELECT(enum hdmi_acr_cts val)\n{\n\treturn ((val) << HDMI_ACR_PKT_CTRL_SELECT__SHIFT) & HDMI_ACR_PKT_CTRL_SELECT__MASK;\n}\n#define HDMI_ACR_PKT_CTRL_SOURCE\t\t\t\t0x00000100\n#define HDMI_ACR_PKT_CTRL_N_MULTIPLIER__MASK\t\t\t0x00070000\n#define HDMI_ACR_PKT_CTRL_N_MULTIPLIER__SHIFT\t\t\t16\nstatic inline uint32_t HDMI_ACR_PKT_CTRL_N_MULTIPLIER(uint32_t val)\n{\n\treturn ((val) << HDMI_ACR_PKT_CTRL_N_MULTIPLIER__SHIFT) & HDMI_ACR_PKT_CTRL_N_MULTIPLIER__MASK;\n}\n#define HDMI_ACR_PKT_CTRL_AUDIO_PRIORITY\t\t\t0x80000000\n\n#define REG_HDMI_VBI_PKT_CTRL\t\t\t\t\t0x00000028\n#define HDMI_VBI_PKT_CTRL_GC_ENABLE\t\t\t\t0x00000010\n#define HDMI_VBI_PKT_CTRL_GC_EVERY_FRAME\t\t\t0x00000020\n#define HDMI_VBI_PKT_CTRL_ISRC_SEND\t\t\t\t0x00000100\n#define HDMI_VBI_PKT_CTRL_ISRC_CONTINUOUS\t\t\t0x00000200\n#define HDMI_VBI_PKT_CTRL_ACP_SEND\t\t\t\t0x00001000\n#define HDMI_VBI_PKT_CTRL_ACP_SRC_SW\t\t\t\t0x00002000\n\n#define REG_HDMI_INFOFRAME_CTRL0\t\t\t\t0x0000002c\n#define HDMI_INFOFRAME_CTRL0_AVI_SEND\t\t\t\t0x00000001\n#define HDMI_INFOFRAME_CTRL0_AVI_CONT\t\t\t\t0x00000002\n#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SEND\t\t\t0x00000010\n#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_CONT\t\t\t0x00000020\n#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_SOURCE\t\t\t0x00000040\n#define HDMI_INFOFRAME_CTRL0_AUDIO_INFO_UPDATE\t\t\t0x00000080\n\n#define REG_HDMI_INFOFRAME_CTRL1\t\t\t\t0x00000030\n#define HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__MASK\t\t0x0000003f\n#define HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__SHIFT\t\t0\nstatic inline uint32_t HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_AVI_INFO_LINE__MASK;\n}\n#define HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__MASK\t\t0x00003f00\n#define HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__SHIFT\t\t8\nstatic inline uint32_t HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_AUDIO_INFO_LINE__MASK;\n}\n#define HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__MASK\t\t0x003f0000\n#define HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__SHIFT\t\t16\nstatic inline uint32_t HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_MPEG_INFO_LINE__MASK;\n}\n#define HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__MASK\t\t0x3f000000\n#define HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__SHIFT\t\t24\nstatic inline uint32_t HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__SHIFT) & HDMI_INFOFRAME_CTRL1_VENSPEC_INFO_LINE__MASK;\n}\n\n#define REG_HDMI_GEN_PKT_CTRL\t\t\t\t\t0x00000034\n#define HDMI_GEN_PKT_CTRL_GENERIC0_SEND\t\t\t\t0x00000001\n#define HDMI_GEN_PKT_CTRL_GENERIC0_CONT\t\t\t\t0x00000002\n#define HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__MASK\t\t\t0x0000000c\n#define HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__SHIFT\t\t2\nstatic inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE(uint32_t val)\n{\n\treturn ((val) << HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC0_UPDATE__MASK;\n}\n#define HDMI_GEN_PKT_CTRL_GENERIC1_SEND\t\t\t\t0x00000010\n#define HDMI_GEN_PKT_CTRL_GENERIC1_CONT\t\t\t\t0x00000020\n#define HDMI_GEN_PKT_CTRL_GENERIC0_LINE__MASK\t\t\t0x003f0000\n#define HDMI_GEN_PKT_CTRL_GENERIC0_LINE__SHIFT\t\t\t16\nstatic inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC0_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_GEN_PKT_CTRL_GENERIC0_LINE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC0_LINE__MASK;\n}\n#define HDMI_GEN_PKT_CTRL_GENERIC1_LINE__MASK\t\t\t0x3f000000\n#define HDMI_GEN_PKT_CTRL_GENERIC1_LINE__SHIFT\t\t\t24\nstatic inline uint32_t HDMI_GEN_PKT_CTRL_GENERIC1_LINE(uint32_t val)\n{\n\treturn ((val) << HDMI_GEN_PKT_CTRL_GENERIC1_LINE__SHIFT) & HDMI_GEN_PKT_CTRL_GENERIC1_LINE__MASK;\n}\n\n#define REG_HDMI_GC\t\t\t\t\t\t0x00000040\n#define HDMI_GC_MUTE\t\t\t\t\t\t0x00000001\n\n#define REG_HDMI_AUDIO_PKT_CTRL2\t\t\t\t0x00000044\n#define HDMI_AUDIO_PKT_CTRL2_OVERRIDE\t\t\t\t0x00000001\n#define HDMI_AUDIO_PKT_CTRL2_LAYOUT\t\t\t\t0x00000002\n\nstatic inline uint32_t REG_HDMI_AVI_INFO(uint32_t i0) { return 0x0000006c + 0x4*i0; }\n\n#define REG_HDMI_GENERIC0_HDR\t\t\t\t\t0x00000084\n\nstatic inline uint32_t REG_HDMI_GENERIC0(uint32_t i0) { return 0x00000088 + 0x4*i0; }\n\n#define REG_HDMI_GENERIC1_HDR\t\t\t\t\t0x000000a4\n\nstatic inline uint32_t REG_HDMI_GENERIC1(uint32_t i0) { return 0x000000a8 + 0x4*i0; }\n\nstatic inline uint32_t REG_HDMI_ACR(enum hdmi_acr_cts i0) { return 0x000000c4 + 0x8*i0; }\n\nstatic inline uint32_t REG_HDMI_ACR_0(enum hdmi_acr_cts i0) { return 0x000000c4 + 0x8*i0; }\n#define HDMI_ACR_0_CTS__MASK\t\t\t\t\t0xfffff000\n#define HDMI_ACR_0_CTS__SHIFT\t\t\t\t\t12\nstatic inline uint32_t HDMI_ACR_0_CTS(uint32_t val)\n{\n\treturn ((val) << HDMI_ACR_0_CTS__SHIFT) & HDMI_ACR_0_CTS__MASK;\n}\n\nstatic inline uint32_t REG_HDMI_ACR_1(enum hdmi_acr_cts i0) { return 0x000000c8 + 0x8*i0; }\n#define HDMI_ACR_1_N__MASK\t\t\t\t\t0xffffffff\n#define HDMI_ACR_1_N__SHIFT\t\t\t\t\t0\nstatic inline uint32_t HDMI_ACR_1_N(uint32_t val)\n{\n\treturn ((val) << HDMI_ACR_1_N__SHIFT) & HDMI_ACR_1_N__MASK;\n}\n\n#define REG_HDMI_AUDIO_INFO0\t\t\t\t\t0x000000e4\n#define HDMI_AUDIO_INFO0_CHECKSUM__MASK\t\t\t\t0x000000ff\n#define HDMI_AUDIO_INFO0_CHECKSUM__SHIFT\t\t\t0\nstatic inline uint32_t HDMI_AUDIO_INFO0_CHECKSUM(uint32_t val)\n{\n\treturn ((val) << HDMI_AUDIO_INFO0_CHECKSUM__SHIFT) & HDMI_AUDIO_INFO0_CHECKSUM__MASK;\n}\n#define HDMI_AUDIO_INFO0_CC__MASK\t\t\t\t0x00000700\n#define HDMI_AUDIO_INFO0_CC__SHIFT\t\t\t\t8\nstatic inline uint32_t HDMI_AUDIO_INFO0_CC(uint32_t val)\n{\n\treturn ((val) << HDMI_AUDIO_INFO0_CC__SHIFT) & HDMI_AUDIO_INFO0_CC__MASK;\n}\n\n#define REG_HDMI_AUDIO_INFO1\t\t\t\t\t0x000000e8\n#define HDMI_AUDIO_INFO1_CA__MASK\t\t\t\t0x000000ff\n#define HDMI_AUDIO_INFO1_CA__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_AUDIO_INFO1_CA(uint32_t val)\n{\n\treturn ((val) << HDMI_AUDIO_INFO1_CA__SHIFT) & HDMI_AUDIO_INFO1_CA__MASK;\n}\n#define HDMI_AUDIO_INFO1_LSV__MASK\t\t\t\t0x00007800\n#define HDMI_AUDIO_INFO1_LSV__SHIFT\t\t\t\t11\nstatic inline uint32_t HDMI_AUDIO_INFO1_LSV(uint32_t val)\n{\n\treturn ((val) << HDMI_AUDIO_INFO1_LSV__SHIFT) & HDMI_AUDIO_INFO1_LSV__MASK;\n}\n#define HDMI_AUDIO_INFO1_DM_INH\t\t\t\t\t0x00008000\n\n#define REG_HDMI_HDCP_CTRL\t\t\t\t\t0x00000110\n#define HDMI_HDCP_CTRL_ENABLE\t\t\t\t\t0x00000001\n#define HDMI_HDCP_CTRL_ENCRYPTION_ENABLE\t\t\t0x00000100\n\n#define REG_HDMI_HDCP_DEBUG_CTRL\t\t\t\t0x00000114\n#define HDMI_HDCP_DEBUG_CTRL_RNG_CIPHER\t\t\t\t0x00000004\n\n#define REG_HDMI_HDCP_INT_CTRL\t\t\t\t\t0x00000118\n#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_INT\t\t\t0x00000001\n#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_ACK\t\t\t0x00000002\n#define HDMI_HDCP_INT_CTRL_AUTH_SUCCESS_MASK\t\t\t0x00000004\n#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_INT\t\t\t0x00000010\n#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_ACK\t\t\t0x00000020\n#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_MASK\t\t\t0x00000040\n#define HDMI_HDCP_INT_CTRL_AUTH_FAIL_INFO_ACK\t\t\t0x00000080\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_INT\t\t\t0x00000100\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_ACK\t\t\t0x00000200\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_REQ_MASK\t\t\t0x00000400\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_INT\t\t\t0x00001000\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_ACK\t\t\t0x00002000\n#define HDMI_HDCP_INT_CTRL_AUTH_XFER_DONE_MASK\t\t\t0x00004000\n\n#define REG_HDMI_HDCP_LINK0_STATUS\t\t\t\t0x0000011c\n#define HDMI_HDCP_LINK0_STATUS_AN_0_READY\t\t\t0x00000100\n#define HDMI_HDCP_LINK0_STATUS_AN_1_READY\t\t\t0x00000200\n#define HDMI_HDCP_LINK0_STATUS_RI_MATCHES\t\t\t0x00001000\n#define HDMI_HDCP_LINK0_STATUS_V_MATCHES\t\t\t0x00100000\n#define HDMI_HDCP_LINK0_STATUS_KEY_STATE__MASK\t\t\t0x70000000\n#define HDMI_HDCP_LINK0_STATUS_KEY_STATE__SHIFT\t\t\t28\nstatic inline uint32_t HDMI_HDCP_LINK0_STATUS_KEY_STATE(enum hdmi_hdcp_key_state val)\n{\n\treturn ((val) << HDMI_HDCP_LINK0_STATUS_KEY_STATE__SHIFT) & HDMI_HDCP_LINK0_STATUS_KEY_STATE__MASK;\n}\n\n#define REG_HDMI_HDCP_DDC_CTRL_0\t\t\t\t0x00000120\n#define HDMI_HDCP_DDC_CTRL_0_DISABLE\t\t\t\t0x00000001\n\n#define REG_HDMI_HDCP_DDC_CTRL_1\t\t\t\t0x00000124\n#define HDMI_HDCP_DDC_CTRL_1_FAILED_ACK\t\t\t\t0x00000001\n\n#define REG_HDMI_HDCP_DDC_STATUS\t\t\t\t0x00000128\n#define HDMI_HDCP_DDC_STATUS_XFER_REQ\t\t\t\t0x00000010\n#define HDMI_HDCP_DDC_STATUS_XFER_DONE\t\t\t\t0x00000400\n#define HDMI_HDCP_DDC_STATUS_ABORTED\t\t\t\t0x00001000\n#define HDMI_HDCP_DDC_STATUS_TIMEOUT\t\t\t\t0x00002000\n#define HDMI_HDCP_DDC_STATUS_NACK0\t\t\t\t0x00004000\n#define HDMI_HDCP_DDC_STATUS_NACK1\t\t\t\t0x00008000\n#define HDMI_HDCP_DDC_STATUS_FAILED\t\t\t\t0x00010000\n\n#define REG_HDMI_HDCP_ENTROPY_CTRL0\t\t\t\t0x0000012c\n\n#define REG_HDMI_HDCP_ENTROPY_CTRL1\t\t\t\t0x0000025c\n\n#define REG_HDMI_HDCP_RESET\t\t\t\t\t0x00000130\n#define HDMI_HDCP_RESET_LINK0_DEAUTHENTICATE\t\t\t0x00000001\n\n#define REG_HDMI_HDCP_RCVPORT_DATA0\t\t\t\t0x00000134\n\n#define REG_HDMI_HDCP_RCVPORT_DATA1\t\t\t\t0x00000138\n\n#define REG_HDMI_HDCP_RCVPORT_DATA2_0\t\t\t\t0x0000013c\n\n#define REG_HDMI_HDCP_RCVPORT_DATA2_1\t\t\t\t0x00000140\n\n#define REG_HDMI_HDCP_RCVPORT_DATA3\t\t\t\t0x00000144\n\n#define REG_HDMI_HDCP_RCVPORT_DATA4\t\t\t\t0x00000148\n\n#define REG_HDMI_HDCP_RCVPORT_DATA5\t\t\t\t0x0000014c\n\n#define REG_HDMI_HDCP_RCVPORT_DATA6\t\t\t\t0x00000150\n\n#define REG_HDMI_HDCP_RCVPORT_DATA7\t\t\t\t0x00000154\n\n#define REG_HDMI_HDCP_RCVPORT_DATA8\t\t\t\t0x00000158\n\n#define REG_HDMI_HDCP_RCVPORT_DATA9\t\t\t\t0x0000015c\n\n#define REG_HDMI_HDCP_RCVPORT_DATA10\t\t\t\t0x00000160\n\n#define REG_HDMI_HDCP_RCVPORT_DATA11\t\t\t\t0x00000164\n\n#define REG_HDMI_HDCP_RCVPORT_DATA12\t\t\t\t0x00000168\n\n#define REG_HDMI_VENSPEC_INFO0\t\t\t\t\t0x0000016c\n\n#define REG_HDMI_VENSPEC_INFO1\t\t\t\t\t0x00000170\n\n#define REG_HDMI_VENSPEC_INFO2\t\t\t\t\t0x00000174\n\n#define REG_HDMI_VENSPEC_INFO3\t\t\t\t\t0x00000178\n\n#define REG_HDMI_VENSPEC_INFO4\t\t\t\t\t0x0000017c\n\n#define REG_HDMI_VENSPEC_INFO5\t\t\t\t\t0x00000180\n\n#define REG_HDMI_VENSPEC_INFO6\t\t\t\t\t0x00000184\n\n#define REG_HDMI_AUDIO_CFG\t\t\t\t\t0x000001d0\n#define HDMI_AUDIO_CFG_ENGINE_ENABLE\t\t\t\t0x00000001\n#define HDMI_AUDIO_CFG_FIFO_WATERMARK__MASK\t\t\t0x000000f0\n#define HDMI_AUDIO_CFG_FIFO_WATERMARK__SHIFT\t\t\t4\nstatic inline uint32_t HDMI_AUDIO_CFG_FIFO_WATERMARK(uint32_t val)\n{\n\treturn ((val) << HDMI_AUDIO_CFG_FIFO_WATERMARK__SHIFT) & HDMI_AUDIO_CFG_FIFO_WATERMARK__MASK;\n}\n\n#define REG_HDMI_USEC_REFTIMER\t\t\t\t\t0x00000208\n\n#define REG_HDMI_DDC_CTRL\t\t\t\t\t0x0000020c\n#define HDMI_DDC_CTRL_GO\t\t\t\t\t0x00000001\n#define HDMI_DDC_CTRL_SOFT_RESET\t\t\t\t0x00000002\n#define HDMI_DDC_CTRL_SEND_RESET\t\t\t\t0x00000004\n#define HDMI_DDC_CTRL_SW_STATUS_RESET\t\t\t\t0x00000008\n#define HDMI_DDC_CTRL_TRANSACTION_CNT__MASK\t\t\t0x00300000\n#define HDMI_DDC_CTRL_TRANSACTION_CNT__SHIFT\t\t\t20\nstatic inline uint32_t HDMI_DDC_CTRL_TRANSACTION_CNT(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_CTRL_TRANSACTION_CNT__SHIFT) & HDMI_DDC_CTRL_TRANSACTION_CNT__MASK;\n}\n\n#define REG_HDMI_DDC_ARBITRATION\t\t\t\t0x00000210\n#define HDMI_DDC_ARBITRATION_HW_ARBITRATION\t\t\t0x00000010\n\n#define REG_HDMI_DDC_INT_CTRL\t\t\t\t\t0x00000214\n#define HDMI_DDC_INT_CTRL_SW_DONE_INT\t\t\t\t0x00000001\n#define HDMI_DDC_INT_CTRL_SW_DONE_ACK\t\t\t\t0x00000002\n#define HDMI_DDC_INT_CTRL_SW_DONE_MASK\t\t\t\t0x00000004\n\n#define REG_HDMI_DDC_SW_STATUS\t\t\t\t\t0x00000218\n#define HDMI_DDC_SW_STATUS_NACK0\t\t\t\t0x00001000\n#define HDMI_DDC_SW_STATUS_NACK1\t\t\t\t0x00002000\n#define HDMI_DDC_SW_STATUS_NACK2\t\t\t\t0x00004000\n#define HDMI_DDC_SW_STATUS_NACK3\t\t\t\t0x00008000\n\n#define REG_HDMI_DDC_HW_STATUS\t\t\t\t\t0x0000021c\n#define HDMI_DDC_HW_STATUS_DONE\t\t\t\t\t0x00000008\n\n#define REG_HDMI_DDC_SPEED\t\t\t\t\t0x00000220\n#define HDMI_DDC_SPEED_THRESHOLD__MASK\t\t\t\t0x00000003\n#define HDMI_DDC_SPEED_THRESHOLD__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_DDC_SPEED_THRESHOLD(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_SPEED_THRESHOLD__SHIFT) & HDMI_DDC_SPEED_THRESHOLD__MASK;\n}\n#define HDMI_DDC_SPEED_PRESCALE__MASK\t\t\t\t0xffff0000\n#define HDMI_DDC_SPEED_PRESCALE__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_DDC_SPEED_PRESCALE(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_SPEED_PRESCALE__SHIFT) & HDMI_DDC_SPEED_PRESCALE__MASK;\n}\n\n#define REG_HDMI_DDC_SETUP\t\t\t\t\t0x00000224\n#define HDMI_DDC_SETUP_TIMEOUT__MASK\t\t\t\t0xff000000\n#define HDMI_DDC_SETUP_TIMEOUT__SHIFT\t\t\t\t24\nstatic inline uint32_t HDMI_DDC_SETUP_TIMEOUT(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_SETUP_TIMEOUT__SHIFT) & HDMI_DDC_SETUP_TIMEOUT__MASK;\n}\n\nstatic inline uint32_t REG_HDMI_I2C_TRANSACTION(uint32_t i0) { return 0x00000228 + 0x4*i0; }\n\nstatic inline uint32_t REG_HDMI_I2C_TRANSACTION_REG(uint32_t i0) { return 0x00000228 + 0x4*i0; }\n#define HDMI_I2C_TRANSACTION_REG_RW__MASK\t\t\t0x00000001\n#define HDMI_I2C_TRANSACTION_REG_RW__SHIFT\t\t\t0\nstatic inline uint32_t HDMI_I2C_TRANSACTION_REG_RW(enum hdmi_ddc_read_write val)\n{\n\treturn ((val) << HDMI_I2C_TRANSACTION_REG_RW__SHIFT) & HDMI_I2C_TRANSACTION_REG_RW__MASK;\n}\n#define HDMI_I2C_TRANSACTION_REG_STOP_ON_NACK\t\t\t0x00000100\n#define HDMI_I2C_TRANSACTION_REG_START\t\t\t\t0x00001000\n#define HDMI_I2C_TRANSACTION_REG_STOP\t\t\t\t0x00002000\n#define HDMI_I2C_TRANSACTION_REG_CNT__MASK\t\t\t0x00ff0000\n#define HDMI_I2C_TRANSACTION_REG_CNT__SHIFT\t\t\t16\nstatic inline uint32_t HDMI_I2C_TRANSACTION_REG_CNT(uint32_t val)\n{\n\treturn ((val) << HDMI_I2C_TRANSACTION_REG_CNT__SHIFT) & HDMI_I2C_TRANSACTION_REG_CNT__MASK;\n}\n\n#define REG_HDMI_DDC_DATA\t\t\t\t\t0x00000238\n#define HDMI_DDC_DATA_DATA_RW__MASK\t\t\t\t0x00000001\n#define HDMI_DDC_DATA_DATA_RW__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_DDC_DATA_DATA_RW(enum hdmi_ddc_read_write val)\n{\n\treturn ((val) << HDMI_DDC_DATA_DATA_RW__SHIFT) & HDMI_DDC_DATA_DATA_RW__MASK;\n}\n#define HDMI_DDC_DATA_DATA__MASK\t\t\t\t0x0000ff00\n#define HDMI_DDC_DATA_DATA__SHIFT\t\t\t\t8\nstatic inline uint32_t HDMI_DDC_DATA_DATA(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_DATA_DATA__SHIFT) & HDMI_DDC_DATA_DATA__MASK;\n}\n#define HDMI_DDC_DATA_INDEX__MASK\t\t\t\t0x00ff0000\n#define HDMI_DDC_DATA_INDEX__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_DDC_DATA_INDEX(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_DATA_INDEX__SHIFT) & HDMI_DDC_DATA_INDEX__MASK;\n}\n#define HDMI_DDC_DATA_INDEX_WRITE\t\t\t\t0x80000000\n\n#define REG_HDMI_HDCP_SHA_CTRL\t\t\t\t\t0x0000023c\n\n#define REG_HDMI_HDCP_SHA_STATUS\t\t\t\t0x00000240\n#define HDMI_HDCP_SHA_STATUS_BLOCK_DONE\t\t\t\t0x00000001\n#define HDMI_HDCP_SHA_STATUS_COMP_DONE\t\t\t\t0x00000010\n\n#define REG_HDMI_HDCP_SHA_DATA\t\t\t\t\t0x00000244\n#define HDMI_HDCP_SHA_DATA_DONE\t\t\t\t\t0x00000001\n\n#define REG_HDMI_HPD_INT_STATUS\t\t\t\t\t0x00000250\n#define HDMI_HPD_INT_STATUS_INT\t\t\t\t\t0x00000001\n#define HDMI_HPD_INT_STATUS_CABLE_DETECTED\t\t\t0x00000002\n\n#define REG_HDMI_HPD_INT_CTRL\t\t\t\t\t0x00000254\n#define HDMI_HPD_INT_CTRL_INT_ACK\t\t\t\t0x00000001\n#define HDMI_HPD_INT_CTRL_INT_CONNECT\t\t\t\t0x00000002\n#define HDMI_HPD_INT_CTRL_INT_EN\t\t\t\t0x00000004\n#define HDMI_HPD_INT_CTRL_RX_INT_ACK\t\t\t\t0x00000010\n#define HDMI_HPD_INT_CTRL_RX_INT_EN\t\t\t\t0x00000020\n#define HDMI_HPD_INT_CTRL_RCV_PLUGIN_DET_MASK\t\t\t0x00000200\n\n#define REG_HDMI_HPD_CTRL\t\t\t\t\t0x00000258\n#define HDMI_HPD_CTRL_TIMEOUT__MASK\t\t\t\t0x00001fff\n#define HDMI_HPD_CTRL_TIMEOUT__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_HPD_CTRL_TIMEOUT(uint32_t val)\n{\n\treturn ((val) << HDMI_HPD_CTRL_TIMEOUT__SHIFT) & HDMI_HPD_CTRL_TIMEOUT__MASK;\n}\n#define HDMI_HPD_CTRL_ENABLE\t\t\t\t\t0x10000000\n\n#define REG_HDMI_DDC_REF\t\t\t\t\t0x0000027c\n#define HDMI_DDC_REF_REFTIMER_ENABLE\t\t\t\t0x00010000\n#define HDMI_DDC_REF_REFTIMER__MASK\t\t\t\t0x0000ffff\n#define HDMI_DDC_REF_REFTIMER__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_DDC_REF_REFTIMER(uint32_t val)\n{\n\treturn ((val) << HDMI_DDC_REF_REFTIMER__SHIFT) & HDMI_DDC_REF_REFTIMER__MASK;\n}\n\n#define REG_HDMI_HDCP_SW_UPPER_AKSV\t\t\t\t0x00000284\n\n#define REG_HDMI_HDCP_SW_LOWER_AKSV\t\t\t\t0x00000288\n\n#define REG_HDMI_CEC_CTRL\t\t\t\t\t0x0000028c\n\n#define REG_HDMI_CEC_WR_DATA\t\t\t\t\t0x00000290\n\n#define REG_HDMI_CEC_CEC_RETRANSMIT\t\t\t\t0x00000294\n\n#define REG_HDMI_CEC_STATUS\t\t\t\t\t0x00000298\n\n#define REG_HDMI_CEC_INT\t\t\t\t\t0x0000029c\n\n#define REG_HDMI_CEC_ADDR\t\t\t\t\t0x000002a0\n\n#define REG_HDMI_CEC_TIME\t\t\t\t\t0x000002a4\n\n#define REG_HDMI_CEC_REFTIMER\t\t\t\t\t0x000002a8\n\n#define REG_HDMI_CEC_RD_DATA\t\t\t\t\t0x000002ac\n\n#define REG_HDMI_CEC_RD_FILTER\t\t\t\t\t0x000002b0\n\n#define REG_HDMI_ACTIVE_HSYNC\t\t\t\t\t0x000002b4\n#define HDMI_ACTIVE_HSYNC_START__MASK\t\t\t\t0x00001fff\n#define HDMI_ACTIVE_HSYNC_START__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_ACTIVE_HSYNC_START(uint32_t val)\n{\n\treturn ((val) << HDMI_ACTIVE_HSYNC_START__SHIFT) & HDMI_ACTIVE_HSYNC_START__MASK;\n}\n#define HDMI_ACTIVE_HSYNC_END__MASK\t\t\t\t0x0fff0000\n#define HDMI_ACTIVE_HSYNC_END__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_ACTIVE_HSYNC_END(uint32_t val)\n{\n\treturn ((val) << HDMI_ACTIVE_HSYNC_END__SHIFT) & HDMI_ACTIVE_HSYNC_END__MASK;\n}\n\n#define REG_HDMI_ACTIVE_VSYNC\t\t\t\t\t0x000002b8\n#define HDMI_ACTIVE_VSYNC_START__MASK\t\t\t\t0x00001fff\n#define HDMI_ACTIVE_VSYNC_START__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_ACTIVE_VSYNC_START(uint32_t val)\n{\n\treturn ((val) << HDMI_ACTIVE_VSYNC_START__SHIFT) & HDMI_ACTIVE_VSYNC_START__MASK;\n}\n#define HDMI_ACTIVE_VSYNC_END__MASK\t\t\t\t0x1fff0000\n#define HDMI_ACTIVE_VSYNC_END__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_ACTIVE_VSYNC_END(uint32_t val)\n{\n\treturn ((val) << HDMI_ACTIVE_VSYNC_END__SHIFT) & HDMI_ACTIVE_VSYNC_END__MASK;\n}\n\n#define REG_HDMI_VSYNC_ACTIVE_F2\t\t\t\t0x000002bc\n#define HDMI_VSYNC_ACTIVE_F2_START__MASK\t\t\t0x00001fff\n#define HDMI_VSYNC_ACTIVE_F2_START__SHIFT\t\t\t0\nstatic inline uint32_t HDMI_VSYNC_ACTIVE_F2_START(uint32_t val)\n{\n\treturn ((val) << HDMI_VSYNC_ACTIVE_F2_START__SHIFT) & HDMI_VSYNC_ACTIVE_F2_START__MASK;\n}\n#define HDMI_VSYNC_ACTIVE_F2_END__MASK\t\t\t\t0x1fff0000\n#define HDMI_VSYNC_ACTIVE_F2_END__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_VSYNC_ACTIVE_F2_END(uint32_t val)\n{\n\treturn ((val) << HDMI_VSYNC_ACTIVE_F2_END__SHIFT) & HDMI_VSYNC_ACTIVE_F2_END__MASK;\n}\n\n#define REG_HDMI_TOTAL\t\t\t\t\t\t0x000002c0\n#define HDMI_TOTAL_H_TOTAL__MASK\t\t\t\t0x00001fff\n#define HDMI_TOTAL_H_TOTAL__SHIFT\t\t\t\t0\nstatic inline uint32_t HDMI_TOTAL_H_TOTAL(uint32_t val)\n{\n\treturn ((val) << HDMI_TOTAL_H_TOTAL__SHIFT) & HDMI_TOTAL_H_TOTAL__MASK;\n}\n#define HDMI_TOTAL_V_TOTAL__MASK\t\t\t\t0x1fff0000\n#define HDMI_TOTAL_V_TOTAL__SHIFT\t\t\t\t16\nstatic inline uint32_t HDMI_TOTAL_V_TOTAL(uint32_t val)\n{\n\treturn ((val) << HDMI_TOTAL_V_TOTAL__SHIFT) & HDMI_TOTAL_V_TOTAL__MASK;\n}\n\n#define REG_HDMI_VSYNC_TOTAL_F2\t\t\t\t\t0x000002c4\n#define HDMI_VSYNC_TOTAL_F2_V_TOTAL__MASK\t\t\t0x00001fff\n#define HDMI_VSYNC_TOTAL_F2_V_TOTAL__SHIFT\t\t\t0\nstatic inline uint32_t HDMI_VSYNC_TOTAL_F2_V_TOTAL(uint32_t val)\n{\n\treturn ((val) << HDMI_VSYNC_TOTAL_F2_V_TOTAL__SHIFT) & HDMI_VSYNC_TOTAL_F2_V_TOTAL__MASK;\n}\n\n#define REG_HDMI_FRAME_CTRL\t\t\t\t\t0x000002c8\n#define HDMI_FRAME_CTRL_RGB_MUX_SEL_BGR\t\t\t\t0x00001000\n#define HDMI_FRAME_CTRL_VSYNC_LOW\t\t\t\t0x10000000\n#define HDMI_FRAME_CTRL_HSYNC_LOW\t\t\t\t0x20000000\n#define HDMI_FRAME_CTRL_INTERLACED_EN\t\t\t\t0x80000000\n\n#define REG_HDMI_AUD_INT\t\t\t\t\t0x000002cc\n#define HDMI_AUD_INT_AUD_FIFO_URUN_INT\t\t\t\t0x00000001\n#define HDMI_AUD_INT_AUD_FIFO_URAN_MASK\t\t\t\t0x00000002\n#define HDMI_AUD_INT_AUD_SAM_DROP_INT\t\t\t\t0x00000004\n#define HDMI_AUD_INT_AUD_SAM_DROP_MASK\t\t\t\t0x00000008\n\n#define REG_HDMI_PHY_CTRL\t\t\t\t\t0x000002d4\n#define HDMI_PHY_CTRL_SW_RESET_PLL\t\t\t\t0x00000001\n#define HDMI_PHY_CTRL_SW_RESET_PLL_LOW\t\t\t\t0x00000002\n#define HDMI_PHY_CTRL_SW_RESET\t\t\t\t\t0x00000004\n#define HDMI_PHY_CTRL_SW_RESET_LOW\t\t\t\t0x00000008\n\n#define REG_HDMI_CEC_WR_RANGE\t\t\t\t\t0x000002dc\n\n#define REG_HDMI_CEC_RD_RANGE\t\t\t\t\t0x000002e0\n\n#define REG_HDMI_VERSION\t\t\t\t\t0x000002e4\n\n#define REG_HDMI_CEC_COMPL_CTL\t\t\t\t\t0x00000360\n\n#define REG_HDMI_CEC_RD_START_RANGE\t\t\t\t0x00000364\n\n#define REG_HDMI_CEC_RD_TOTAL_RANGE\t\t\t\t0x00000368\n\n#define REG_HDMI_CEC_RD_ERR_RESP_LO\t\t\t\t0x0000036c\n\n#define REG_HDMI_CEC_WR_CHECK_CONFIG\t\t\t\t0x00000370\n\n#define REG_HDMI_8x60_PHY_REG0\t\t\t\t\t0x00000000\n#define HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__MASK\t\t\t0x0000001c\n#define HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__SHIFT\t\t2\nstatic inline uint32_t HDMI_8x60_PHY_REG0_DESER_DEL_CTRL(uint32_t val)\n{\n\treturn ((val) << HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__SHIFT) & HDMI_8x60_PHY_REG0_DESER_DEL_CTRL__MASK;\n}\n\n#define REG_HDMI_8x60_PHY_REG1\t\t\t\t\t0x00000004\n#define HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__MASK\t\t\t0x000000f0\n#define HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__SHIFT\t\t\t4\nstatic inline uint32_t HDMI_8x60_PHY_REG1_DTEST_MUX_SEL(uint32_t val)\n{\n\treturn ((val) << HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__SHIFT) & HDMI_8x60_PHY_REG1_DTEST_MUX_SEL__MASK;\n}\n#define HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__MASK\t\t0x0000000f\n#define HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__SHIFT\t\t0\nstatic inline uint32_t HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL(uint32_t val)\n{\n\treturn ((val) << HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__SHIFT) & HDMI_8x60_PHY_REG1_OUTVOL_SWING_CTRL__MASK;\n}\n\n#define REG_HDMI_8x60_PHY_REG2\t\t\t\t\t0x00000008\n#define HDMI_8x60_PHY_REG2_PD_DESER\t\t\t\t0x00000001\n#define HDMI_8x60_PHY_REG2_PD_DRIVE_1\t\t\t\t0x00000002\n#define HDMI_8x60_PHY_REG2_PD_DRIVE_2\t\t\t\t0x00000004\n#define HDMI_8x60_PHY_REG2_PD_DRIVE_3\t\t\t\t0x00000008\n#define HDMI_8x60_PHY_REG2_PD_DRIVE_4\t\t\t\t0x00000010\n#define HDMI_8x60_PHY_REG2_PD_PLL\t\t\t\t0x00000020\n#define HDMI_8x60_PHY_REG2_PD_PWRGEN\t\t\t\t0x00000040\n#define HDMI_8x60_PHY_REG2_RCV_SENSE_EN\t\t\t\t0x00000080\n\n#define REG_HDMI_8x60_PHY_REG3\t\t\t\t\t0x0000000c\n#define HDMI_8x60_PHY_REG3_PLL_ENABLE\t\t\t\t0x00000001\n\n#define REG_HDMI_8x60_PHY_REG4\t\t\t\t\t0x00000010\n\n#define REG_HDMI_8x60_PHY_REG5\t\t\t\t\t0x00000014\n\n#define REG_HDMI_8x60_PHY_REG6\t\t\t\t\t0x00000018\n\n#define REG_HDMI_8x60_PHY_REG7\t\t\t\t\t0x0000001c\n\n#define REG_HDMI_8x60_PHY_REG8\t\t\t\t\t0x00000020\n\n#define REG_HDMI_8x60_PHY_REG9\t\t\t\t\t0x00000024\n\n#define REG_HDMI_8x60_PHY_REG10\t\t\t\t\t0x00000028\n\n#define REG_HDMI_8x60_PHY_REG11\t\t\t\t\t0x0000002c\n\n#define REG_HDMI_8x60_PHY_REG12\t\t\t\t\t0x00000030\n#define HDMI_8x60_PHY_REG12_RETIMING_EN\t\t\t\t0x00000001\n#define HDMI_8x60_PHY_REG12_PLL_LOCK_DETECT_EN\t\t\t0x00000002\n#define HDMI_8x60_PHY_REG12_FORCE_LOCK\t\t\t\t0x00000010\n\n#define REG_HDMI_8960_PHY_REG0\t\t\t\t\t0x00000000\n\n#define REG_HDMI_8960_PHY_REG1\t\t\t\t\t0x00000004\n\n#define REG_HDMI_8960_PHY_REG2\t\t\t\t\t0x00000008\n\n#define REG_HDMI_8960_PHY_REG3\t\t\t\t\t0x0000000c\n\n#define REG_HDMI_8960_PHY_REG4\t\t\t\t\t0x00000010\n\n#define REG_HDMI_8960_PHY_REG5\t\t\t\t\t0x00000014\n\n#define REG_HDMI_8960_PHY_REG6\t\t\t\t\t0x00000018\n\n#define REG_HDMI_8960_PHY_REG7\t\t\t\t\t0x0000001c\n\n#define REG_HDMI_8960_PHY_REG8\t\t\t\t\t0x00000020\n\n#define REG_HDMI_8960_PHY_REG9\t\t\t\t\t0x00000024\n\n#define REG_HDMI_8960_PHY_REG10\t\t\t\t\t0x00000028\n\n#define REG_HDMI_8960_PHY_REG11\t\t\t\t\t0x0000002c\n\n#define REG_HDMI_8960_PHY_REG12\t\t\t\t\t0x00000030\n#define HDMI_8960_PHY_REG12_SW_RESET\t\t\t\t0x00000020\n#define HDMI_8960_PHY_REG12_PWRDN_B\t\t\t\t0x00000080\n\n#define REG_HDMI_8960_PHY_REG_BIST_CFG\t\t\t\t0x00000034\n\n#define REG_HDMI_8960_PHY_DEBUG_BUS_SEL\t\t\t\t0x00000038\n\n#define REG_HDMI_8960_PHY_REG_MISC0\t\t\t\t0x0000003c\n\n#define REG_HDMI_8960_PHY_REG13\t\t\t\t\t0x00000040\n\n#define REG_HDMI_8960_PHY_REG14\t\t\t\t\t0x00000044\n\n#define REG_HDMI_8960_PHY_REG15\t\t\t\t\t0x00000048\n\n#define REG_HDMI_8960_PHY_PLL_REFCLK_CFG\t\t\t0x00000000\n\n#define REG_HDMI_8960_PHY_PLL_CHRG_PUMP_CFG\t\t\t0x00000004\n\n#define REG_HDMI_8960_PHY_PLL_LOOP_FLT_CFG0\t\t\t0x00000008\n\n#define REG_HDMI_8960_PHY_PLL_LOOP_FLT_CFG1\t\t\t0x0000000c\n\n#define REG_HDMI_8960_PHY_PLL_IDAC_ADJ_CFG\t\t\t0x00000010\n\n#define REG_HDMI_8960_PHY_PLL_I_VI_KVCO_CFG\t\t\t0x00000014\n\n#define REG_HDMI_8960_PHY_PLL_PWRDN_B\t\t\t\t0x00000018\n#define HDMI_8960_PHY_PLL_PWRDN_B_PD_PLL\t\t\t0x00000002\n#define HDMI_8960_PHY_PLL_PWRDN_B_PLL_PWRDN_B\t\t\t0x00000008\n\n#define REG_HDMI_8960_PHY_PLL_SDM_CFG0\t\t\t\t0x0000001c\n\n#define REG_HDMI_8960_PHY_PLL_SDM_CFG1\t\t\t\t0x00000020\n\n#define REG_HDMI_8960_PHY_PLL_SDM_CFG2\t\t\t\t0x00000024\n\n#define REG_HDMI_8960_PHY_PLL_SDM_CFG3\t\t\t\t0x00000028\n\n#define REG_HDMI_8960_PHY_PLL_SDM_CFG4\t\t\t\t0x0000002c\n\n#define REG_HDMI_8960_PHY_PLL_SSC_CFG0\t\t\t\t0x00000030\n\n#define REG_HDMI_8960_PHY_PLL_SSC_CFG1\t\t\t\t0x00000034\n\n#define REG_HDMI_8960_PHY_PLL_SSC_CFG2\t\t\t\t0x00000038\n\n#define REG_HDMI_8960_PHY_PLL_SSC_CFG3\t\t\t\t0x0000003c\n\n#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG0\t\t\t0x00000040\n\n#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG1\t\t\t0x00000044\n\n#define REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2\t\t\t0x00000048\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG0\t\t\t0x0000004c\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG1\t\t\t0x00000050\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG2\t\t\t0x00000054\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG3\t\t\t0x00000058\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG4\t\t\t0x0000005c\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG5\t\t\t0x00000060\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG6\t\t\t0x00000064\n\n#define REG_HDMI_8960_PHY_PLL_VCOCAL_CFG7\t\t\t0x00000068\n\n#define REG_HDMI_8960_PHY_PLL_DEBUG_SEL\t\t\t\t0x0000006c\n\n#define REG_HDMI_8960_PHY_PLL_MISC0\t\t\t\t0x00000070\n\n#define REG_HDMI_8960_PHY_PLL_MISC1\t\t\t\t0x00000074\n\n#define REG_HDMI_8960_PHY_PLL_MISC2\t\t\t\t0x00000078\n\n#define REG_HDMI_8960_PHY_PLL_MISC3\t\t\t\t0x0000007c\n\n#define REG_HDMI_8960_PHY_PLL_MISC4\t\t\t\t0x00000080\n\n#define REG_HDMI_8960_PHY_PLL_MISC5\t\t\t\t0x00000084\n\n#define REG_HDMI_8960_PHY_PLL_MISC6\t\t\t\t0x00000088\n\n#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS0\t\t\t0x0000008c\n\n#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS1\t\t\t0x00000090\n\n#define REG_HDMI_8960_PHY_PLL_DEBUG_BUS2\t\t\t0x00000094\n\n#define REG_HDMI_8960_PHY_PLL_STATUS0\t\t\t\t0x00000098\n#define HDMI_8960_PHY_PLL_STATUS0_PLL_LOCK\t\t\t0x00000001\n\n#define REG_HDMI_8960_PHY_PLL_STATUS1\t\t\t\t0x0000009c\n\n#define REG_HDMI_8x74_ANA_CFG0\t\t\t\t\t0x00000000\n\n#define REG_HDMI_8x74_ANA_CFG1\t\t\t\t\t0x00000004\n\n#define REG_HDMI_8x74_ANA_CFG2\t\t\t\t\t0x00000008\n\n#define REG_HDMI_8x74_ANA_CFG3\t\t\t\t\t0x0000000c\n\n#define REG_HDMI_8x74_PD_CTRL0\t\t\t\t\t0x00000010\n\n#define REG_HDMI_8x74_PD_CTRL1\t\t\t\t\t0x00000014\n\n#define REG_HDMI_8x74_GLB_CFG\t\t\t\t\t0x00000018\n\n#define REG_HDMI_8x74_DCC_CFG0\t\t\t\t\t0x0000001c\n\n#define REG_HDMI_8x74_DCC_CFG1\t\t\t\t\t0x00000020\n\n#define REG_HDMI_8x74_TXCAL_CFG0\t\t\t\t0x00000024\n\n#define REG_HDMI_8x74_TXCAL_CFG1\t\t\t\t0x00000028\n\n#define REG_HDMI_8x74_TXCAL_CFG2\t\t\t\t0x0000002c\n\n#define REG_HDMI_8x74_TXCAL_CFG3\t\t\t\t0x00000030\n\n#define REG_HDMI_8x74_BIST_CFG0\t\t\t\t\t0x00000034\n\n#define REG_HDMI_8x74_BIST_PATN0\t\t\t\t0x0000003c\n\n#define REG_HDMI_8x74_BIST_PATN1\t\t\t\t0x00000040\n\n#define REG_HDMI_8x74_BIST_PATN2\t\t\t\t0x00000044\n\n#define REG_HDMI_8x74_BIST_PATN3\t\t\t\t0x00000048\n\n#define REG_HDMI_8x74_STATUS\t\t\t\t\t0x0000005c\n\n#define REG_HDMI_28nm_PHY_PLL_REFCLK_CFG\t\t\t0x00000000\n\n#define REG_HDMI_28nm_PHY_PLL_POSTDIV1_CFG\t\t\t0x00000004\n\n#define REG_HDMI_28nm_PHY_PLL_CHGPUMP_CFG\t\t\t0x00000008\n\n#define REG_HDMI_28nm_PHY_PLL_VCOLPF_CFG\t\t\t0x0000000c\n\n#define REG_HDMI_28nm_PHY_PLL_VREG_CFG\t\t\t\t0x00000010\n\n#define REG_HDMI_28nm_PHY_PLL_PWRGEN_CFG\t\t\t0x00000014\n\n#define REG_HDMI_28nm_PHY_PLL_DMUX_CFG\t\t\t\t0x00000018\n\n#define REG_HDMI_28nm_PHY_PLL_AMUX_CFG\t\t\t\t0x0000001c\n\n#define REG_HDMI_28nm_PHY_PLL_GLB_CFG\t\t\t\t0x00000020\n#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_PWRDN_B\t\t\t0x00000001\n#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_LDO_PWRDN_B\t\t0x00000002\n#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_PWRGEN_PWRDN_B\t\t0x00000004\n#define HDMI_28nm_PHY_PLL_GLB_CFG_PLL_ENABLE\t\t\t0x00000008\n\n#define REG_HDMI_28nm_PHY_PLL_POSTDIV2_CFG\t\t\t0x00000024\n\n#define REG_HDMI_28nm_PHY_PLL_POSTDIV3_CFG\t\t\t0x00000028\n\n#define REG_HDMI_28nm_PHY_PLL_LPFR_CFG\t\t\t\t0x0000002c\n\n#define REG_HDMI_28nm_PHY_PLL_LPFC1_CFG\t\t\t\t0x00000030\n\n#define REG_HDMI_28nm_PHY_PLL_LPFC2_CFG\t\t\t\t0x00000034\n\n#define REG_HDMI_28nm_PHY_PLL_SDM_CFG0\t\t\t\t0x00000038\n\n#define REG_HDMI_28nm_PHY_PLL_SDM_CFG1\t\t\t\t0x0000003c\n\n#define REG_HDMI_28nm_PHY_PLL_SDM_CFG2\t\t\t\t0x00000040\n\n#define REG_HDMI_28nm_PHY_PLL_SDM_CFG3\t\t\t\t0x00000044\n\n#define REG_HDMI_28nm_PHY_PLL_SDM_CFG4\t\t\t\t0x00000048\n\n#define REG_HDMI_28nm_PHY_PLL_SSC_CFG0\t\t\t\t0x0000004c\n\n#define REG_HDMI_28nm_PHY_PLL_SSC_CFG1\t\t\t\t0x00000050\n\n#define REG_HDMI_28nm_PHY_PLL_SSC_CFG2\t\t\t\t0x00000054\n\n#define REG_HDMI_28nm_PHY_PLL_SSC_CFG3\t\t\t\t0x00000058\n\n#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG0\t\t\t0x0000005c\n\n#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG1\t\t\t0x00000060\n\n#define REG_HDMI_28nm_PHY_PLL_LKDET_CFG2\t\t\t0x00000064\n\n#define REG_HDMI_28nm_PHY_PLL_TEST_CFG\t\t\t\t0x00000068\n#define HDMI_28nm_PHY_PLL_TEST_CFG_PLL_SW_RESET\t\t\t0x00000001\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG0\t\t\t\t0x0000006c\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG1\t\t\t\t0x00000070\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG2\t\t\t\t0x00000074\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG3\t\t\t\t0x00000078\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG4\t\t\t\t0x0000007c\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG5\t\t\t\t0x00000080\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG6\t\t\t\t0x00000084\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG7\t\t\t\t0x00000088\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG8\t\t\t\t0x0000008c\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG9\t\t\t\t0x00000090\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG10\t\t\t\t0x00000094\n\n#define REG_HDMI_28nm_PHY_PLL_CAL_CFG11\t\t\t\t0x00000098\n\n#define REG_HDMI_28nm_PHY_PLL_EFUSE_CFG\t\t\t\t0x0000009c\n\n#define REG_HDMI_28nm_PHY_PLL_DEBUG_BUS_SEL\t\t\t0x000000a0\n\n#define REG_HDMI_28nm_PHY_PLL_STATUS\t\t\t\t0x000000c0\n\n#define REG_HDMI_8996_PHY_CFG\t\t\t\t\t0x00000000\n\n#define REG_HDMI_8996_PHY_PD_CTL\t\t\t\t0x00000004\n\n#define REG_HDMI_8996_PHY_MODE\t\t\t\t\t0x00000008\n\n#define REG_HDMI_8996_PHY_MISR_CLEAR\t\t\t\t0x0000000c\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_CFG0\t\t\t0x00000010\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_CFG1\t\t\t0x00000014\n\n#define REG_HDMI_8996_PHY_TX0_TX1_PRBS_SEED_BYTE0\t\t0x00000018\n\n#define REG_HDMI_8996_PHY_TX0_TX1_PRBS_SEED_BYTE1\t\t0x0000001c\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_PATTERN0\t\t\t0x00000020\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_PATTERN1\t\t\t0x00000024\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_CFG0\t\t\t0x00000028\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_CFG1\t\t\t0x0000002c\n\n#define REG_HDMI_8996_PHY_TX2_TX3_PRBS_SEED_BYTE0\t\t0x00000030\n\n#define REG_HDMI_8996_PHY_TX2_TX3_PRBS_SEED_BYTE1\t\t0x00000034\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_PATTERN0\t\t\t0x00000038\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_PATTERN1\t\t\t0x0000003c\n\n#define REG_HDMI_8996_PHY_DEBUG_BUS_SEL\t\t\t\t0x00000040\n\n#define REG_HDMI_8996_PHY_TXCAL_CFG0\t\t\t\t0x00000044\n\n#define REG_HDMI_8996_PHY_TXCAL_CFG1\t\t\t\t0x00000048\n\n#define REG_HDMI_8996_PHY_TX0_TX1_LANE_CTL\t\t\t0x0000004c\n\n#define REG_HDMI_8996_PHY_TX2_TX3_LANE_CTL\t\t\t0x00000050\n\n#define REG_HDMI_8996_PHY_LANE_BIST_CONFIG\t\t\t0x00000054\n\n#define REG_HDMI_8996_PHY_CLOCK\t\t\t\t\t0x00000058\n\n#define REG_HDMI_8996_PHY_MISC1\t\t\t\t\t0x0000005c\n\n#define REG_HDMI_8996_PHY_MISC2\t\t\t\t\t0x00000060\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS0\t\t\t0x00000064\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS1\t\t\t0x00000068\n\n#define REG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS2\t\t\t0x0000006c\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS0\t\t\t0x00000070\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS1\t\t\t0x00000074\n\n#define REG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS2\t\t\t0x00000078\n\n#define REG_HDMI_8996_PHY_PRE_MISR_STATUS0\t\t\t0x0000007c\n\n#define REG_HDMI_8996_PHY_PRE_MISR_STATUS1\t\t\t0x00000080\n\n#define REG_HDMI_8996_PHY_PRE_MISR_STATUS2\t\t\t0x00000084\n\n#define REG_HDMI_8996_PHY_PRE_MISR_STATUS3\t\t\t0x00000088\n\n#define REG_HDMI_8996_PHY_POST_MISR_STATUS0\t\t\t0x0000008c\n\n#define REG_HDMI_8996_PHY_POST_MISR_STATUS1\t\t\t0x00000090\n\n#define REG_HDMI_8996_PHY_POST_MISR_STATUS2\t\t\t0x00000094\n\n#define REG_HDMI_8996_PHY_POST_MISR_STATUS3\t\t\t0x00000098\n\n#define REG_HDMI_8996_PHY_STATUS\t\t\t\t0x0000009c\n\n#define REG_HDMI_8996_PHY_MISC3_STATUS\t\t\t\t0x000000a0\n\n#define REG_HDMI_8996_PHY_MISC4_STATUS\t\t\t\t0x000000a4\n\n#define REG_HDMI_8996_PHY_DEBUG_BUS0\t\t\t\t0x000000a8\n\n#define REG_HDMI_8996_PHY_DEBUG_BUS1\t\t\t\t0x000000ac\n\n#define REG_HDMI_8996_PHY_DEBUG_BUS2\t\t\t\t0x000000b0\n\n#define REG_HDMI_8996_PHY_DEBUG_BUS3\t\t\t\t0x000000b4\n\n#define REG_HDMI_8996_PHY_PHY_REVISION_ID0\t\t\t0x000000b8\n\n#define REG_HDMI_8996_PHY_PHY_REVISION_ID1\t\t\t0x000000bc\n\n#define REG_HDMI_8996_PHY_PHY_REVISION_ID2\t\t\t0x000000c0\n\n#define REG_HDMI_8996_PHY_PHY_REVISION_ID3\t\t\t0x000000c4\n\n#define REG_HDMI_PHY_QSERDES_COM_ATB_SEL1\t\t\t0x00000000\n\n#define REG_HDMI_PHY_QSERDES_COM_ATB_SEL2\t\t\t0x00000004\n\n#define REG_HDMI_PHY_QSERDES_COM_FREQ_UPDATE\t\t\t0x00000008\n\n#define REG_HDMI_PHY_QSERDES_COM_BG_TIMER\t\t\t0x0000000c\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_EN_CENTER\t\t\t0x00000010\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_ADJ_PER1\t\t\t0x00000014\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_ADJ_PER2\t\t\t0x00000018\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_PER1\t\t\t0x0000001c\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_PER2\t\t\t0x00000020\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE1\t\t\t0x00000024\n\n#define REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE2\t\t\t0x00000028\n\n#define REG_HDMI_PHY_QSERDES_COM_POST_DIV\t\t\t0x0000002c\n\n#define REG_HDMI_PHY_QSERDES_COM_POST_DIV_MUX\t\t\t0x00000030\n\n#define REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CLKBUFLR_EN\t\t0x00000034\n\n#define REG_HDMI_PHY_QSERDES_COM_CLK_ENABLE1\t\t\t0x00000038\n\n#define REG_HDMI_PHY_QSERDES_COM_SYS_CLK_CTRL\t\t\t0x0000003c\n\n#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_BUF_ENABLE\t\t0x00000040\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_EN\t\t\t\t0x00000044\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_IVCO\t\t\t0x00000048\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE0\t\t0x0000004c\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE0\t\t0x00000050\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE0\t\t0x00000054\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE1\t\t0x00000058\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE1\t\t0x0000005c\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE1\t\t0x00000060\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE2\t\t0x00000064\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD0\t\t\t0x00000064\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE2\t\t0x00000068\n\n#define REG_HDMI_PHY_QSERDES_COM_EP_CLOCK_DETECT_CTRL\t\t0x00000068\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE2\t\t0x0000006c\n\n#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_DET_COMP_STATUS\t\t0x0000006c\n\n#define REG_HDMI_PHY_QSERDES_COM_BG_TRIM\t\t\t0x00000070\n\n#define REG_HDMI_PHY_QSERDES_COM_CLK_EP_DIV\t\t\t0x00000074\n\n#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE0\t\t\t0x00000078\n\n#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE1\t\t\t0x0000007c\n\n#define REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE2\t\t\t0x00000080\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD1\t\t\t0x00000080\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE0\t\t0x00000084\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE1\t\t0x00000088\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE2\t\t0x0000008c\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD2\t\t\t0x0000008c\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE0\t\t0x00000090\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE1\t\t0x00000094\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE2\t\t0x00000098\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD3\t\t\t0x00000098\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_CNTRL\t\t\t0x0000009c\n\n#define REG_HDMI_PHY_QSERDES_COM_PHASE_SEL_CTRL\t\t\t0x000000a0\n\n#define REG_HDMI_PHY_QSERDES_COM_PHASE_SEL_DC\t\t\t0x000000a4\n\n#define REG_HDMI_PHY_QSERDES_COM_CORE_CLK_IN_SYNC_SEL\t\t0x000000a8\n\n#define REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CTRL_BY_PSM\t\t0x000000a8\n\n#define REG_HDMI_PHY_QSERDES_COM_SYSCLK_EN_SEL\t\t\t0x000000ac\n\n#define REG_HDMI_PHY_QSERDES_COM_CML_SYSCLK_SEL\t\t\t0x000000b0\n\n#define REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL\t\t\t0x000000b4\n\n#define REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL2\t\t\t0x000000b8\n\n#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CTRL\t\t\t0x000000bc\n\n#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CTRL2\t\t\t0x000000c0\n\n#define REG_HDMI_PHY_QSERDES_COM_RESCODE_DIV_NUM\t\t0x000000c4\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_EN\t\t\t0x000000c8\n\n#define REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_CFG\t\t\t0x000000cc\n\n#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE0\t\t0x000000d0\n\n#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE1\t\t0x000000d4\n\n#define REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE2\t\t0x000000d8\n\n#define REG_HDMI_PHY_QSERDES_COM_VCOCAL_DEADMAN_CTRL\t\t0x000000d8\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE0\t\t0x000000dc\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE0\t\t0x000000e0\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE0\t\t0x000000e4\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE1\t\t0x000000e8\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE1\t\t0x000000ec\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE1\t\t0x000000f0\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE2\t\t0x000000f4\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MINVAL1\t\t0x000000f4\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE2\t\t0x000000f8\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MINVAL2\t\t0x000000f8\n\n#define REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE2\t\t0x000000fc\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD4\t\t\t0x000000fc\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_INITVAL\t\t0x00000100\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_EN\t\t\t0x00000104\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE0\t\t0x00000108\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE0\t\t0x0000010c\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE1\t\t0x00000110\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE1\t\t0x00000114\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE2\t\t0x00000118\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAXVAL1\t\t0x00000118\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE2\t\t0x0000011c\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAXVAL2\t\t0x0000011c\n\n#define REG_HDMI_PHY_QSERDES_COM_RES_TRIM_CONTROL2\t\t0x00000120\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_CTRL\t\t\t0x00000124\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAP\t\t\t0x00000128\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE0\t\t0x0000012c\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE0\t\t0x00000130\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE1\t\t0x00000134\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE1\t\t0x00000138\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE1_MODE2\t\t0x0000013c\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_INITVAL1\t\t0x0000013c\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE2_MODE2\t\t0x00000140\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_INITVAL2\t\t0x00000140\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_TIMER1\t\t0x00000144\n\n#define REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_TIMER2\t\t0x00000148\n\n#define REG_HDMI_PHY_QSERDES_COM_SAR\t\t\t\t0x0000014c\n\n#define REG_HDMI_PHY_QSERDES_COM_SAR_CLK\t\t\t0x00000150\n\n#define REG_HDMI_PHY_QSERDES_COM_SAR_CODE_OUT_STATUS\t\t0x00000154\n\n#define REG_HDMI_PHY_QSERDES_COM_SAR_CODE_READY_STATUS\t\t0x00000158\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_STATUS\t\t\t0x0000015c\n\n#define REG_HDMI_PHY_QSERDES_COM_RESET_SM_STATUS\t\t0x00000160\n\n#define REG_HDMI_PHY_QSERDES_COM_RESTRIM_CODE_STATUS\t\t0x00000164\n\n#define REG_HDMI_PHY_QSERDES_COM_PLLCAL_CODE1_STATUS\t\t0x00000168\n\n#define REG_HDMI_PHY_QSERDES_COM_PLLCAL_CODE2_STATUS\t\t0x0000016c\n\n#define REG_HDMI_PHY_QSERDES_COM_BG_CTRL\t\t\t0x00000170\n\n#define REG_HDMI_PHY_QSERDES_COM_CLK_SELECT\t\t\t0x00000174\n\n#define REG_HDMI_PHY_QSERDES_COM_HSCLK_SEL\t\t\t0x00000178\n\n#define REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_BINCODE_STATUS\t0x0000017c\n\n#define REG_HDMI_PHY_QSERDES_COM_PLL_ANALOG\t\t\t0x00000180\n\n#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV\t\t\t0x00000184\n\n#define REG_HDMI_PHY_QSERDES_COM_SW_RESET\t\t\t0x00000188\n\n#define REG_HDMI_PHY_QSERDES_COM_CORE_CLK_EN\t\t\t0x0000018c\n\n#define REG_HDMI_PHY_QSERDES_COM_C_READY_STATUS\t\t\t0x00000190\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_CONFIG\t\t\t0x00000194\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RATE_OVERRIDE\t\t0x00000198\n\n#define REG_HDMI_PHY_QSERDES_COM_SVS_MODE_CLK_SEL\t\t0x0000019c\n\n#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS0\t\t\t0x000001a0\n\n#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS1\t\t\t0x000001a4\n\n#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS2\t\t\t0x000001a8\n\n#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS3\t\t\t0x000001ac\n\n#define REG_HDMI_PHY_QSERDES_COM_DEBUG_BUS_SEL\t\t\t0x000001b0\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_MISC1\t\t\t0x000001b4\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_MISC2\t\t\t0x000001b8\n\n#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV_MODE1\t\t0x000001bc\n\n#define REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV_MODE2\t\t0x000001c0\n\n#define REG_HDMI_PHY_QSERDES_COM_CMN_RSVD5\t\t\t0x000001c4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_MODE_LANENO\t\t0x00000000\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_INVERT\t\t\t0x00000004\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_CLKBUF_ENABLE\t\t0x00000008\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_ONE\t\t0x0000000c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_TWO\t\t0x00000010\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_CMN_CONTROL_THREE\t\t0x00000014\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_EMP_POST1_LVL\t\t0x00000018\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_POST2_EMPH\t\t0x0000001c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_BOOST_LVL_UP_DN\t\t0x00000020\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_HP_PD_ENABLES\t\t0x00000024\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_IDLE_LVL_LARGE_AMP\t0x00000028\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL\t\t\t0x0000002c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL_OFFSET\t\t0x00000030\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_TSYNC_EN\t\t0x00000034\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PRE_STALL_LDO_BOOST_EN\t0x00000038\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_BAND\t\t\t0x0000003c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_SLEW_CNTL\t\t\t0x00000040\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_INTERFACE_SELECT\t\t0x00000044\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_LPB_EN\t\t\t0x00000048\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_TX\t\t0x0000004c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_RX\t\t0x00000050\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_OFFSET\t\t0x00000054\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PERL_LENGTH1\t\t\t0x00000058\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PERL_LENGTH2\t\t\t0x0000005c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_SERDES_BYP_EN_OUT\t\t0x00000060\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_DEBUG_BUS_SEL\t\t0x00000064\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN\t0x00000068\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_POL_INV\t\t\t0x0000006c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PARRATE_REC_DETECT_IDLE_EN\t0x00000070\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN1\t\t0x00000074\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN2\t\t0x00000078\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN3\t\t0x0000007c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN4\t\t0x00000080\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN5\t\t0x00000084\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN6\t\t0x00000088\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN7\t\t0x0000008c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_PATTERN8\t\t0x00000090\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_LANE_MODE\t\t\t0x00000094\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_IDAC_CAL_LANE_MODE\t\t0x00000098\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_IDAC_CAL_LANE_MODE_CONFIGURATION\t0x0000009c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_ATB_SEL1\t\t\t0x000000a0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_ATB_SEL2\t\t\t0x000000a4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RCV_DETECT_LVL\t\t0x000000a8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RCV_DETECT_LVL_2\t\t0x000000ac\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED1\t\t\t0x000000b0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED2\t\t\t0x000000b4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED3\t\t\t0x000000b8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PRBS_SEED4\t\t\t0x000000bc\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_GEN\t\t\t0x000000c0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_RESET_GEN_MUXES\t\t0x000000c4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TRAN_DRVR_EMP_EN\t\t0x000000c8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_INTERFACE_MODE\t\t0x000000cc\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_CTRL\t\t\t0x000000d0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_ENCODED_OR_DATA\t\t0x000000d4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_1_DIVIDER_BAND2\t0x000000d8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_2_DIVIDER_BAND2\t0x000000dc\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_3_DIVIDER_BAND2\t0x000000e0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_4_DIVIDER_BAND2\t0x000000e4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_1_DIVIDER_BAND0_1\t0x000000e8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_2_DIVIDER_BAND0_1\t0x000000ec\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_3_DIVIDER_BAND0_1\t0x000000f0\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_PWM_GEAR_4_DIVIDER_BAND0_1\t0x000000f4\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL1\t\t\t0x000000f8\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL2\t\t\t0x000000fc\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_ALOG_INTF_OBSV_CNTL\t0x00000100\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_STATUS\t\t\t0x00000104\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_ERROR_COUNT1\t\t0x00000108\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_BIST_ERROR_COUNT2\t\t0x0000010c\n\n#define REG_HDMI_PHY_QSERDES_TX_LX_TX_ALOG_INTF_OBSV\t\t0x00000110\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}