# Generated by Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os) 


.model paj_boundtop_hierarchy_no_mem 

.inputs resultready brdatain~25 tm3_sram_data_in~1 wanttriID resultdata~2 resultdata~4 resultdata~7 pglobalreset data2in~63 \
 data2in~62 data2in~61 tm3_sram_data_in~0 tm3_clk_v0 tm3_sram_data_in~7 tm3_sram_data_in~8 tm3_sram_data_in~9 \
 tm3_sram_data_in~5 tm3_sram_data_in~6 tm3_sram_data_in~4 resultdata~0 resultdata~8 brdatain~26 brdatain~27 brdatain~28 \
 brdatain~29 brdatain~30 brdatain~31 addr2_ready addr2in~0 addr2in~1 addr2in~2 addr2in~3 addr2in~4 addr2in~5 addr2in~6 \
 addr2in~7 addr2in~8 addr2in~9 addr2in~10 addr2in~11 addr2in~12 addr2in~13 addr2in~14 addr2in~15 addr2in~16 addr2in~17 \
 data2_ready data2in~0 data2in~1 data2in~2 data2in~3 data2in~4 data2in~5 data2in~6 data2in~7 data2in~8 data2in~9 data2in~10 \
 data2in~11 data2in~12 data2in~13 data2in~14 data2in~15 data2in~16 data2in~17 data2in~18 data2in~19 data2in~20 data2in~21 \
 data2in~22 data2in~23 data2in~24 data2in~25 data2in~26 data2in~27 data2in~28 data2in~29 data2in~30 data2in~31 data2in~32 \
 data2in~33 data2in~34 data2in~35 data2in~36 data2in~37 data2in~38 data2in~39 data2in~40 data2in~41 data2in~42 data2in~43 \
 data2in~44 data2in~45 data2in~46 data2in~47 data2in~48 data2in~49 data2in~50 data2in~51 data2in~52 data2in~53 data2in~54 \
 tm3_sram_data_in~10 tm3_sram_data_in~11 tm3_sram_data_in~12 resultdata~9 resultdata~10 resultdata~11 tm3_sram_data_in~13 \
 tm3_sram_data_in~14 tm3_sram_data_in~15 tm3_sram_data_in~16 tm3_sram_data_in~17 tm3_sram_data_in~18 tm3_sram_data_in~19 \
 tm3_sram_data_in~20 tm3_sram_data_in~21 tm3_sram_data_in~22 tm3_sram_data_in~23 tm3_sram_data_in~24 tm3_sram_data_in~25 \
 tm3_sram_data_in~26 tm3_sram_data_in~27 tm3_sram_data_in~28 tm3_sram_data_in~29 tm3_sram_data_in~30 tm3_sram_data_in~31 \
 tm3_sram_data_in~32 tm3_sram_data_in~33 tm3_sram_data_in~34 tm3_sram_data_in~35 tm3_sram_data_in~36 tm3_sram_data_in~37 \
 tm3_sram_data_in~38 tm3_sram_data_in~39 tm3_sram_data_in~40 tm3_sram_data_in~41 tm3_sram_data_in~42 tm3_sram_data_in~43 \
 tm3_sram_data_in~44 tm3_sram_data_in~45 tm3_sram_data_in~46 tm3_sram_data_in~47 tm3_sram_data_in~48 tm3_sram_data_in~49 \
 tm3_sram_data_in~50 tm3_sram_data_in~51 tm3_sram_data_in~52 tm3_sram_data_in~53 tm3_sram_data_in~54 tm3_sram_data_in~55 \
 tm3_sram_data_in~56 tm3_sram_data_in~57 tm3_sram_data_in~58 tm3_sram_data_in~59 tm3_sram_data_in~60 tm3_sram_data_in~61 \
 tm3_sram_data_in~62 tm3_sram_data_in~63 raygroup01~0 raygroup01~1 raygroupvalid01 raygroup10~0 raygroup10~1 raygroupvalid10 \
 rgData~0 rgData~1 rgData~2 rgData~3 rgData~4 rgData~5 rgData~6 rgData~7 rgData~8 rgData~9 rgData~10 rgData~11 rgData~12 \
 rgData~13 rgData~14 rgData~15 rgData~16 rgData~17 rgData~18 rgData~19 rgData~20 rgData~21 rgData~22 rgData~23 rgData~24 \
 rgData~25 rgData~26 rgData~27 rgData~28 rgData~29 rgData~30 rgData~31 rgAddr~0 rgAddr~1 rgAddr~2 rgAddr~3 rgWE~0 rgWE~1 \
 rgWE~2 rgAddrValid input1 brdatain~24 brdatain~23 brdatain~22 brdatain~21 brdatain~20 brdatain~19 brdatain~18 brdatain~17 \
 brdatain~16 brdatain~15 brdatain~14 brdatain~13 brdatain~12 brdatain~11 brdatain~10 brdatain~9 brdatain~8 brdatain~7 \
 brdatain~6 brdatain~5 brdatain~4 brdatain~3 brdatain~2 brdatain~1 brdatain~0 brdata_ready braddrin~9 braddrin~8 braddrin~7 \
 braddrin~6 braddrin~5 braddrin~4 braddrin~3 braddrin~2 braddrin~1 braddrin~0 braddr_ready resultdata~31 resultdata~30 \
 resultdata~29 resultdata~28 resultdata~27 resultdata~26 resultdata~25 resultdata~24 resultdata~23 resultdata~22 resultdata~21 \
 resultdata~20 resultdata~19 resultdata~18 resultdata~17 resultdata~16 resultdata~15 resultdata~14 resultdata~13 resultdata~12 \
 data2in~60 data2in~59 data2in~58 data2in~57 data2in~56 data2in~55 resultdata~1 resultdata~6 resultdata~5 tm3_sram_data_in~2 \
 tm3_sram_data_in~3 resultdata~3 

.outputs tm3_sram_data_out~33 tm3_sram_data_out~32 rgResultData~10 tm3_sram_addr~3 tm3_sram_data_out~26 tm3_sram_data_out~39 \
 tm3_sram_we~0 tm3_sram_data_out~38 rgResultData~20 rgResultData~26 tm3_sram_addr~13 tm3_sram_addr~17 tm3_sram_addr~18 \
 tm3_sram_addr~12 tm3_sram_addr~15 tm3_sram_addr~14 tm3_sram_addr~16 rgResultData~3 rgResultData~2 rgResultData~1 \
 tm3_sram_data_out~23 busy10 busy01 tm3_sram_adsp tm3_sram_oe~1 want_data2 tm3_sram_data_out~6 tm3_sram_data_out~7 want_addr2 \
 tm3_sram_data_out~0 tm3_sram_data_out~1 tm3_sram_data_out~2 tm3_sram_data_out~3 tm3_sram_data_out~4 tm3_sram_data_out~5 \
 rgResultData~15 rgResultData~19 rgResultData~16 rgResultData~17 rgResultData~18 rgResultData~25 rgResultData~22 \
 rgResultData~23 rgResultData~24 rgResultData~28 rgResultData~29 rgResultData~30 rgResultSource~0 rgResultSource~1 \
 rgResultData~31 rgResultData~21 rgResultData~27 rgResultReady rgResultData~11 rgResultData~13 rgResultData~12 rgResultData~14 \
 globalreset want_braddr tm3_sram_data_out~37 tm3_sram_addr~11 tm3_sram_addr~10 tm3_sram_addr~9 tm3_sram_addr~8 \
 tm3_sram_addr~7 tm3_sram_addr~6 tm3_sram_addr~5 tm3_sram_addr~4 tm3_sram_data_out~24 rgResultData~4 tm3_sram_data_out~47 \
 tm3_sram_data_out~48 tm3_sram_data_out~49 tm3_sram_data_out~50 tm3_sram_data_out~51 tm3_sram_data_out~52 tm3_sram_data_out~53 \
 tm3_sram_data_out~54 tm3_sram_data_out~55 tm3_sram_data_out~56 tm3_sram_data_out~57 tm3_sram_data_out~58 tm3_sram_data_out~59 \
 tm3_sram_data_out~60 tm3_sram_data_out~61 tm3_sram_data_out~62 tm3_sram_data_out~63 tm3_sram_addr~0 triIDvalid triID~0 \
 triID~1 triID~2 tm3_sram_addr~1 triID~3 triID~4 triID~5 triID~6 triID~7 triID~8 tm3_sram_addr~2 tm3_sram_we~4 tm3_sram_we~3 \
 tm3_sram_we~2 tm3_sram_we~1 tm3_sram_data_out~43 tm3_sram_data_out~35 tm3_sram_data_out~44 tm3_sram_data_out~45 \
 tm3_sram_data_out~36 tm3_sram_data_out~34 tm3_sram_data_out~46 raydata~26 raydata~25 raydata~24 raydata~23 raydata~22 \
 raydata~21 raydata~20 raydata~19 raydata~18 raydata~17 raydata~16 raydata~15 triID~13 triID~14 triID~15 raydata~0 raydata~1 \
 raydata~2 raydata~3 raydata~4 raydata~5 raydata~6 raydata~7 raydata~8 raydata~9 raydata~10 raydata~11 raydata~12 raydata~13 \
 raydata~14 tm3_sram_data_out~8 tm3_sram_data_out~9 tm3_sram_data_out~10 tm3_sram_data_out~11 tm3_sram_data_out~12 \
 tm3_sram_data_out~13 tm3_sram_data_out~14 tm3_sram_data_out~40 tm3_sram_data_out~15 tm3_sram_data_out~16 tm3_sram_data_out~41 \
 triID~12 tm3_sram_data_out~42 tm3_sram_data_out~25 triID~11 tm3_sram_we~6 rgResultData~0 tm3_sram_we~5 triID~10 triID~9 \
 rgDone want_brdata raywe~2 tm3_sram_oe~0 tm3_sram_we~7 rgResultData~8 rgResultData~9 rgResultData~5 raydata~27 raydata~28 \
 raydata~29 raydata~30 raydata~31 rayaddr~0 rgResultData~6 rayaddr~1 rayaddr~2 rayaddr~3 raywe~0 raywe~1 tm3_sram_data_out~31 \
 tm3_sram_data_out~30 tm3_sram_data_out~22 tm3_sram_data_out~21 tm3_sram_data_out~20 tm3_sram_data_out~19 tm3_sram_data_out~18 \
 tm3_sram_data_out~17 rgResultData~7 tm3_sram_data_out~27 tm3_sram_data_out~28 tm3_sram_data_out~29 

.names gnd 

.names vcc 
1 

.names unconn 

.subckt adder a=$sdff~239^Q~0 b=gnd cin=$sub~393^MIN~0-0[0] cout=$sub~393^MIN~0-1[0] sumout=$sub~393^MIN~0-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[1] b=unconn cin=$sub~393^MIN~0-1[0] cout=$sub~393^MIN~0-2[0] \
 sumout=$sub~393^MIN~0-2[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[2] b=unconn cin=$sub~393^MIN~0-2[0] cout=$sub~393^MIN~0-3[0] \
 sumout=$sub~393^MIN~0-3[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[3] b=unconn cin=$sub~393^MIN~0-3[0] cout=$sub~393^MIN~0-4[0] \
 sumout=$sub~393^MIN~0-4[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[4] b=unconn cin=$sub~393^MIN~0-4[0] cout=$sub~393^MIN~0-5[0] \
 sumout=$sub~393^MIN~0-5[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[5] b=unconn cin=$sub~393^MIN~0-5[0] cout=$sub~393^MIN~0-6[0] \
 sumout=$sub~393^MIN~0-6[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[6] b=unconn cin=$sub~393^MIN~0-6[0] cout=$sub~393^MIN~0-7[0] \
 sumout=$sub~393^MIN~0-7[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[7] b=unconn cin=$sub~393^MIN~0-7[0] cout=$sub~393^MIN~0-8[0] \
 sumout=$sub~393^MIN~0-8[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[8] b=unconn cin=$sub~393^MIN~0-8[0] cout=$sub~393^MIN~0-9[0] \
 sumout=$sub~393^MIN~0-9[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[9] b=unconn cin=$sub~393^MIN~0-9[0] cout=$sub~393^MIN~0-10[0] \
 sumout=$sub~393^MIN~0-10[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[10] b=unconn cin=$sub~393^MIN~0-10[0] cout=$sub~393^MIN~0-11[0] \
 sumout=$sub~393^MIN~0-11[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[11] b=unconn cin=$sub~393^MIN~0-11[0] cout=$sub~393^MIN~0-12[0] \
 sumout=$sub~393^MIN~0-12[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[12] b=unconn cin=$sub~393^MIN~0-12[0] cout=$sub~393^MIN~0-13[0] \
 sumout=$sub~393^MIN~0-13[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$8461[13] b=unconn cin=$sub~393^MIN~0-13[0] \
 cout=$sub~393^MIN~0-14~dummy_output~14~0 sumout=$sub~393^MIN~0-14[1] 

.subckt adder a=$sdff~445^Q~0 b=vcc cin=$add~439^ADD~1-0[0] cout=$add~439^ADD~1-1[0] sumout=$add~439^ADD~1-1[1] 

.subckt adder a=$sdff~445^Q~1 b=unconn cin=$add~439^ADD~1-1[0] cout=$add~439^ADD~1-2[0] sumout=$add~439^ADD~1-2[1] 

.subckt adder a=$sdff~445^Q~2 b=unconn cin=$add~439^ADD~1-2[0] cout=$add~439^ADD~1-3[0] sumout=$add~439^ADD~1-3[1] 

.subckt adder a=$sdff~446^Q~0 b=vcc cin=$add~440^ADD~2-0[0] cout=$add~440^ADD~2-1[0] sumout=$add~440^ADD~2-1[1] 

.subckt adder a=$sdff~446^Q~1 b=unconn cin=$add~440^ADD~2-1[0] cout=$add~440^ADD~2-2[0] sumout=$add~440^ADD~2-2[1] 

.subckt adder a=$sdff~446^Q~2 b=unconn cin=$add~440^ADD~2-2[0] cout=$add~440^ADD~2-3[0] sumout=$add~440^ADD~2-3[1] 

.subckt adder a=$sdff~69^Q~0 b=vcc cin=$add~32^ADD~3-0[0] cout=$add~32^ADD~3-1[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[18] 

.subckt adder a=$sdff~69^Q~1 b=unconn cin=$add~32^ADD~3-1[0] cout=$add~32^ADD~3-2[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[19] 

.subckt adder a=$sdff~69^Q~2 b=unconn cin=$add~32^ADD~3-2[0] cout=$add~32^ADD~3-3[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[20] 

.subckt adder a=$sdff~69^Q~3 b=unconn cin=$add~32^ADD~3-3[0] cout=$add~32^ADD~3-4[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[21] 

.subckt adder a=$sdff~69^Q~4 b=unconn cin=$add~32^ADD~3-4[0] cout=$add~32^ADD~3-5[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[22] 

.subckt adder a=$sdff~69^Q~5 b=unconn cin=$add~32^ADD~3-5[0] cout=$add~32^ADD~3-6[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[23] 

.subckt adder a=$sdff~69^Q~6 b=unconn cin=$add~32^ADD~3-6[0] cout=$add~32^ADD~3-7[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[24] 

.subckt adder a=$sdff~69^Q~7 b=unconn cin=$add~32^ADD~3-7[0] cout=$add~32^ADD~3-8[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[25] 

.subckt adder a=$sdff~69^Q~8 b=unconn cin=$add~32^ADD~3-8[0] cout=$add~32^ADD~3-9[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[26] 

.subckt adder a=$sdff~69^Q~9 b=unconn cin=$add~32^ADD~3-9[0] cout=$add~32^ADD~3-10[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[27] 

.subckt adder a=$sdff~69^Q~10 b=unconn cin=$add~32^ADD~3-10[0] cout=$add~32^ADD~3-11[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[28] 

.subckt adder a=$sdff~69^Q~11 b=unconn cin=$add~32^ADD~3-11[0] cout=$add~32^ADD~3-12[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[29] 

.subckt adder a=$sdff~69^Q~12 b=unconn cin=$add~32^ADD~3-12[0] cout=$add~32^ADD~3-13[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[30] 

.subckt adder a=$sdff~69^Q~13 b=unconn cin=$add~32^ADD~3-13[0] cout=$add~32^ADD~3-14[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[31] 

.subckt adder a=$sdff~69^Q~14 b=unconn cin=$add~32^ADD~3-14[0] cout=$add~32^ADD~3-15[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[32] 

.subckt adder a=$sdff~69^Q~15 b=unconn cin=$add~32^ADD~3-15[0] cout=$add~32^ADD~3-16[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[33] 

.subckt adder a=$sdff~69^Q~16 b=unconn cin=$add~32^ADD~3-16[0] cout=$add~32^ADD~3-17[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[34] 

.subckt adder a=$sdff~69^Q~17 b=unconn cin=$add~32^ADD~3-17[0] cout=$add~32^ADD~3-18[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7582.B[35] 

.subckt adder a=$sdff~248^Q~0 b=vcc cin=$add~217^ADD~4-0[0] cout=$add~217^ADD~4-1[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[18] 

.subckt adder a=$sdff~248^Q~1 b=unconn cin=$add~217^ADD~4-1[0] cout=$add~217^ADD~4-2[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[19] 

.subckt adder a=$sdff~248^Q~2 b=unconn cin=$add~217^ADD~4-2[0] cout=$add~217^ADD~4-3[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[20] 

.subckt adder a=$sdff~248^Q~3 b=unconn cin=$add~217^ADD~4-3[0] cout=$add~217^ADD~4-4[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[21] 

.subckt adder a=$sdff~248^Q~4 b=unconn cin=$add~217^ADD~4-4[0] cout=$add~217^ADD~4-5[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[22] 

.subckt adder a=$sdff~248^Q~5 b=unconn cin=$add~217^ADD~4-5[0] cout=$add~217^ADD~4-6[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[23] 

.subckt adder a=$sdff~248^Q~6 b=unconn cin=$add~217^ADD~4-6[0] cout=$add~217^ADD~4-7[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[24] 

.subckt adder a=$sdff~248^Q~7 b=unconn cin=$add~217^ADD~4-7[0] cout=$add~217^ADD~4-8[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[25] 

.subckt adder a=$sdff~248^Q~8 b=unconn cin=$add~217^ADD~4-8[0] cout=$add~217^ADD~4-9[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[26] 

.subckt adder a=$sdff~248^Q~9 b=unconn cin=$add~217^ADD~4-9[0] cout=$add~217^ADD~4-10[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[27] 

.subckt adder a=$sdff~248^Q~10 b=unconn cin=$add~217^ADD~4-10[0] cout=$add~217^ADD~4-11[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[28] 

.subckt adder a=$sdff~248^Q~11 b=unconn cin=$add~217^ADD~4-11[0] cout=$add~217^ADD~4-12[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[29] 

.subckt adder a=$sdff~248^Q~12 b=unconn cin=$add~217^ADD~4-12[0] cout=$add~217^ADD~4-13[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[30] 

.subckt adder a=$sdff~248^Q~13 b=unconn cin=$add~217^ADD~4-13[0] cout=$add~217^ADD~4-14[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[31] 

.subckt adder a=$sdff~248^Q~14 b=unconn cin=$add~217^ADD~4-14[0] cout=$add~217^ADD~4-15[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[32] 

.subckt adder a=$sdff~248^Q~15 b=unconn cin=$add~217^ADD~4-15[0] cout=$add~217^ADD~4-16[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[33] 

.subckt adder a=$sdff~248^Q~16 b=unconn cin=$add~217^ADD~4-16[0] cout=$add~217^ADD~4-17[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[34] 

.subckt adder a=$sdff~248^Q~17 b=unconn cin=$add~217^ADD~4-17[0] cout=$add~217^ADD~4-18[0] \
 sumout=$auto$hard_block.cc:122:cell_hard_block$7604.B[35] 

.subckt adder a=$sdff~57^Q~0 b=gnd cin=$sub~215^MIN~5-0[0] cout=$sub~215^MIN~5-1[0] sumout=$sub~215^MIN~5-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[1] b=unconn cin=$sub~215^MIN~5-1[0] cout=$sub~215^MIN~5-2[0] \
 sumout=$sub~215^MIN~5-2[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[2] b=unconn cin=$sub~215^MIN~5-2[0] cout=$sub~215^MIN~5-3[0] \
 sumout=$sub~215^MIN~5-3[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[3] b=unconn cin=$sub~215^MIN~5-3[0] cout=$sub~215^MIN~5-4[0] \
 sumout=$sub~215^MIN~5-4[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[4] b=unconn cin=$sub~215^MIN~5-4[0] cout=$sub~215^MIN~5-5[0] \
 sumout=$sub~215^MIN~5-5[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[5] b=unconn cin=$sub~215^MIN~5-5[0] cout=$sub~215^MIN~5-6[0] \
 sumout=$sub~215^MIN~5-6[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[6] b=unconn cin=$sub~215^MIN~5-6[0] cout=$sub~215^MIN~5-7[0] \
 sumout=$sub~215^MIN~5-7[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[7] b=unconn cin=$sub~215^MIN~5-7[0] cout=$sub~215^MIN~5-8[0] \
 sumout=$sub~215^MIN~5-8[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[8] b=unconn cin=$sub~215^MIN~5-8[0] cout=$sub~215^MIN~5-9[0] \
 sumout=$sub~215^MIN~5-9[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[9] b=unconn cin=$sub~215^MIN~5-9[0] cout=$sub~215^MIN~5-10[0] \
 sumout=$sub~215^MIN~5-10[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[10] b=unconn cin=$sub~215^MIN~5-10[0] cout=$sub~215^MIN~5-11[0] \
 sumout=$sub~215^MIN~5-11[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[11] b=unconn cin=$sub~215^MIN~5-11[0] cout=$sub~215^MIN~5-12[0] \
 sumout=$sub~215^MIN~5-12[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[12] b=unconn cin=$sub~215^MIN~5-12[0] cout=$sub~215^MIN~5-13[0] \
 sumout=$sub~215^MIN~5-13[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$11245[13] b=unconn cin=$sub~215^MIN~5-13[0] \
 cout=$sub~215^MIN~5-14~dummy_output~14~0 sumout=$sub~215^MIN~5-14[1] 

.subckt adder a=$sdff~486^Q~0 b=vcc cin=$add~482^ADD~7-0[0] cout=$add~482^ADD~7-1[0] sumout=$add~482^ADD~7-1[1] 

.subckt adder a=$sdff~486^Q~1 b=unconn cin=$add~482^ADD~7-1[0] cout=$add~482^ADD~7-2[0] sumout=$add~482^ADD~7-2[1] 

.subckt adder a=$sdff~486^Q~2 b=unconn cin=$add~482^ADD~7-2[0] cout=$add~482^ADD~7-3[0] sumout=$add~482^ADD~7-3[1] 

.subckt adder a=$sdff~486^Q~3 b=unconn cin=$add~482^ADD~7-3[0] cout=$add~482^ADD~7-4[0] sumout=$add~482^ADD~7-4[1] 

.subckt adder a=$sdff~486^Q~4 b=unconn cin=$add~482^ADD~7-4[0] cout=$add~482^ADD~7-5[0] sumout=$add~482^ADD~7-5[1] 

.subckt adder a=$sdff~486^Q~5 b=unconn cin=$add~482^ADD~7-5[0] cout=$add~482^ADD~7-6[0] sumout=$add~482^ADD~7-6[1] 

.subckt adder a=$sdff~486^Q~6 b=unconn cin=$add~482^ADD~7-6[0] cout=$add~482^ADD~7-7[0] sumout=$add~482^ADD~7-7[1] 

.subckt adder a=$sdff~486^Q~7 b=unconn cin=$add~482^ADD~7-7[0] cout=$add~482^ADD~7-8[0] sumout=$add~482^ADD~7-8[1] 

.subckt adder a=$sdff~486^Q~8 b=unconn cin=$add~482^ADD~7-8[0] cout=$add~482^ADD~7-9[0] sumout=$add~482^ADD~7-9[1] 

.subckt adder a=$sdff~486^Q~9 b=unconn cin=$add~482^ADD~7-9[0] cout=$add~482^ADD~7-10[0] sumout=$add~482^ADD~7-10[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9025[0] b=vcc cin=$add~218^ADD~8-0[0] cout=$add~218^ADD~8-1[0] \
 sumout=$add~218^ADD~8-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$10932[1] b=unconn cin=$add~218^ADD~8-1[0] cout=$add~218^ADD~8-2[0] \
 sumout=$add~218^ADD~8-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[18] b=vcc cin=$add~727^ADD~9-0[0] cout=$add~727^ADD~9-1[0] \
 sumout=$add~727^ADD~9-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[19] b=unconn cin=$add~727^ADD~9-1[0] cout=$add~727^ADD~9-2[0] \
 sumout=$add~727^ADD~9-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[20] b=unconn cin=$add~727^ADD~9-2[0] cout=$add~727^ADD~9-3[0] \
 sumout=$add~727^ADD~9-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[21] b=unconn cin=$add~727^ADD~9-3[0] cout=$add~727^ADD~9-4[0] \
 sumout=$add~727^ADD~9-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[22] b=unconn cin=$add~727^ADD~9-4[0] cout=$add~727^ADD~9-5[0] \
 sumout=$add~727^ADD~9-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[23] b=unconn cin=$add~727^ADD~9-5[0] cout=$add~727^ADD~9-6[0] \
 sumout=$add~727^ADD~9-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[24] b=unconn cin=$add~727^ADD~9-6[0] cout=$add~727^ADD~9-7[0] \
 sumout=$add~727^ADD~9-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[25] b=unconn cin=$add~727^ADD~9-7[0] cout=$add~727^ADD~9-8[0] \
 sumout=$add~727^ADD~9-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[26] b=unconn cin=$add~727^ADD~9-8[0] cout=$add~727^ADD~9-9[0] \
 sumout=$add~727^ADD~9-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[27] b=unconn cin=$add~727^ADD~9-9[0] cout=$add~727^ADD~9-10[0] \
 sumout=$add~727^ADD~9-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[28] b=unconn cin=$add~727^ADD~9-10[0] \
 cout=$add~727^ADD~9-11[0] sumout=$add~727^ADD~9-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[29] b=unconn cin=$add~727^ADD~9-11[0] \
 cout=$add~727^ADD~9-12[0] sumout=$add~727^ADD~9-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[30] b=unconn cin=$add~727^ADD~9-12[0] \
 cout=$add~727^ADD~9-13[0] sumout=$add~727^ADD~9-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[31] b=unconn cin=$add~727^ADD~9-13[0] \
 cout=$add~727^ADD~9-14[0] sumout=$add~727^ADD~9-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[32] b=unconn cin=$add~727^ADD~9-14[0] \
 cout=$add~727^ADD~9-15[0] sumout=$add~727^ADD~9-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[33] b=unconn cin=$add~727^ADD~9-15[0] \
 cout=$add~727^ADD~9-16[0] sumout=$add~727^ADD~9-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[34] b=unconn cin=$add~727^ADD~9-16[0] \
 cout=$add~727^ADD~9-17[0] sumout=$add~727^ADD~9-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7603.B[35] b=unconn cin=$add~727^ADD~9-17[0] \
 cout=$add~727^ADD~9-18[0] sumout=$add~727^ADD~9-18[1] 

.subckt adder a=$sdff~5^Q~0 b=vcc cin=$add~219^ADD~10-0[0] cout=$add~219^ADD~10-1[0] sumout=$add~219^ADD~10-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[1] b=unconn cin=$add~219^ADD~10-1[0] cout=$add~219^ADD~10-2[0] \
 sumout=$add~219^ADD~10-2[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[2] b=unconn cin=$add~219^ADD~10-2[0] cout=$add~219^ADD~10-3[0] \
 sumout=$add~219^ADD~10-3[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[3] b=unconn cin=$add~219^ADD~10-3[0] cout=$add~219^ADD~10-4[0] \
 sumout=$add~219^ADD~10-4[1] 

.subckt adder a=$sdff~5^Q~4 b=unconn cin=$add~219^ADD~10-4[0] cout=$add~219^ADD~10-5[0] sumout=$add~219^ADD~10-5[1] 

.subckt adder a=$sdff~5^Q~5 b=unconn cin=$add~219^ADD~10-5[0] cout=$add~219^ADD~10-6[0] sumout=$add~219^ADD~10-6[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[6] b=unconn cin=$add~219^ADD~10-6[0] cout=$add~219^ADD~10-7[0] \
 sumout=$add~219^ADD~10-7[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[7] b=unconn cin=$add~219^ADD~10-7[0] cout=$add~219^ADD~10-8[0] \
 sumout=$add~219^ADD~10-8[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[8] b=unconn cin=$add~219^ADD~10-8[0] cout=$add~219^ADD~10-9[0] \
 sumout=$add~219^ADD~10-9[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[9] b=unconn cin=$add~219^ADD~10-9[0] cout=$add~219^ADD~10-10[0] \
 sumout=$add~219^ADD~10-10[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[10] b=unconn cin=$add~219^ADD~10-10[0] cout=$add~219^ADD~10-11[0] \
 sumout=$add~219^ADD~10-11[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9606[11] b=unconn cin=$add~219^ADD~10-11[0] cout=$add~219^ADD~10-12[0] \
 sumout=$add~219^ADD~10-12[1] 

.subckt adder a=$sdff~401^Q~0 b=vcc cin=$add~395^ADD~11-0[0] cout=$add~395^ADD~11-1[0] sumout=$add~395^ADD~11-1[1] 

.subckt adder a=$sdff~401^Q~1 b=unconn cin=$add~395^ADD~11-1[0] cout=$add~395^ADD~11-2[0] sumout=$add~395^ADD~11-2[1] 

.subckt adder a=$sdff~401^Q~2 b=unconn cin=$add~395^ADD~11-2[0] cout=$add~395^ADD~11-3[0] sumout=$add~395^ADD~11-3[1] 

.subckt adder a=$sdff~402^Q~0 b=vcc cin=$add~396^ADD~12-0[0] cout=$add~396^ADD~12-1[0] sumout=$add~396^ADD~12-1[1] 

.subckt adder a=$sdff~402^Q~1 b=unconn cin=$add~396^ADD~12-1[0] cout=$add~396^ADD~12-2[0] sumout=$add~396^ADD~12-2[1] 

.subckt adder a=$sdff~402^Q~2 b=unconn cin=$add~396^ADD~12-2[0] cout=$add~396^ADD~12-3[0] sumout=$add~396^ADD~12-3[1] 

.subckt adder a=$sdffe~531^Q~0 b=gnd cin=$sub~535^MIN~13-0[0] cout=$sub~535^MIN~13-1[0] sumout=$sub~535^MIN~13-1[1] 

.subckt adder a=$sdffe~531^Q~1 b=unconn cin=$sub~535^MIN~13-1[0] cout=$sub~535^MIN~13-2[0] sumout=$sub~535^MIN~13-2[1] 

.subckt adder a=$sdffe~531^Q~2 b=unconn cin=$sub~535^MIN~13-2[0] cout=$sub~535^MIN~13-3[0] sumout=$sub~535^MIN~13-3[1] 

.subckt adder a=$sdffe~531^Q~3 b=unconn cin=$sub~535^MIN~13-3[0] cout=$sub~535^MIN~13-4~dummy_output~4~0 \
 sumout=$sub~535^MIN~13-4[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$12565[0] b=vcc cin=$add~33^ADD~14-0[0] cout=$add~33^ADD~14-1[0] \
 sumout=$add~33^ADD~14-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$12018[1] b=unconn cin=$add~33^ADD~14-1[0] cout=$add~33^ADD~14-2[0] \
 sumout=$add~33^ADD~14-2[1] 

.subckt adder a=$sdff~6^Q~0 b=vcc cin=$add~34^ADD~15-0[0] cout=$add~34^ADD~15-1[0] sumout=$add~34^ADD~15-1[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[1] b=unconn cin=$add~34^ADD~15-1[0] cout=$add~34^ADD~15-2[0] \
 sumout=$add~34^ADD~15-2[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[2] b=unconn cin=$add~34^ADD~15-2[0] cout=$add~34^ADD~15-3[0] \
 sumout=$add~34^ADD~15-3[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[3] b=unconn cin=$add~34^ADD~15-3[0] cout=$add~34^ADD~15-4[0] \
 sumout=$add~34^ADD~15-4[1] 

.subckt adder a=$sdff~6^Q~4 b=unconn cin=$add~34^ADD~15-4[0] cout=$add~34^ADD~15-5[0] sumout=$add~34^ADD~15-5[1] 

.subckt adder a=$sdff~6^Q~5 b=unconn cin=$add~34^ADD~15-5[0] cout=$add~34^ADD~15-6[0] sumout=$add~34^ADD~15-6[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[6] b=unconn cin=$add~34^ADD~15-6[0] cout=$add~34^ADD~15-7[0] \
 sumout=$add~34^ADD~15-7[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[7] b=unconn cin=$add~34^ADD~15-7[0] cout=$add~34^ADD~15-8[0] \
 sumout=$add~34^ADD~15-8[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[8] b=unconn cin=$add~34^ADD~15-8[0] cout=$add~34^ADD~15-9[0] \
 sumout=$add~34^ADD~15-9[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[9] b=unconn cin=$add~34^ADD~15-9[0] cout=$add~34^ADD~15-10[0] \
 sumout=$add~34^ADD~15-10[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[10] b=unconn cin=$add~34^ADD~15-10[0] cout=$add~34^ADD~15-11[0] \
 sumout=$add~34^ADD~15-11[1] 

.subckt adder a=$auto$simplemap.cc:240:simplemap_eqne$9848[11] b=unconn cin=$add~34^ADD~15-11[0] cout=$add~34^ADD~15-12[0] \
 sumout=$add~34^ADD~15-12[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~439^ADD~1-0[0] sumout=$add~439^ADD~1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~440^ADD~2-0[0] sumout=$add~440^ADD~2-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~32^ADD~3-0[0] sumout=$add~32^ADD~3-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~217^ADD~4-0[0] sumout=$add~217^ADD~4-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~482^ADD~7-0[0] sumout=$add~482^ADD~7-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~218^ADD~8-0[0] sumout=$add~218^ADD~8-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~727^ADD~9-0[0] sumout=$add~727^ADD~9-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~219^ADD~10-0[0] sumout=$add~219^ADD~10-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~395^ADD~11-0[0] sumout=$add~395^ADD~11-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~396^ADD~12-0[0] sumout=$add~396^ADD~12-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~33^ADD~14-0[0] sumout=$add~33^ADD~14-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~34^ADD~15-0[0] sumout=$add~34^ADD~15-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~535^MIN~13-0[0] sumout=$sub~535^MIN~13-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~215^MIN~5-0[0] sumout=$sub~215^MIN~5-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~393^MIN~0-0[0] sumout=$sub~393^MIN~0-0~dummy_output~0~1 

.latch $reduce_or~453^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] re tm3_clk_v0 0 

.latch $and~451^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16064 $sdff~3^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16068 $sdffce~9^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16070 $dffe~19^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16072 $sdff~241^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16074 rgResultReady re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16076 rgResultSource~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16078 rgResultSource~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16080 $auto$hard_block.cc:122:cell_hard_block$7436.B[82] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16082 $sdff~239^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16084 $auto$simplemap.cc:240:simplemap_eqne$8461[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16086 $auto$simplemap.cc:240:simplemap_eqne$8461[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16088 $auto$simplemap.cc:240:simplemap_eqne$8461[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16090 $auto$simplemap.cc:240:simplemap_eqne$8461[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16092 $auto$simplemap.cc:240:simplemap_eqne$8461[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16094 $auto$simplemap.cc:240:simplemap_eqne$8461[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16096 $auto$simplemap.cc:240:simplemap_eqne$8461[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16098 $auto$simplemap.cc:240:simplemap_eqne$8461[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16100 $auto$simplemap.cc:240:simplemap_eqne$8461[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16102 $auto$simplemap.cc:240:simplemap_eqne$8461[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16104 $auto$simplemap.cc:240:simplemap_eqne$8461[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16106 $auto$simplemap.cc:240:simplemap_eqne$8461[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16108 $auto$simplemap.cc:240:simplemap_eqne$8461[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16110 $sdff~250^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16112 $sdff~250^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16114 $sdff~250^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16116 $sdff~250^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16118 $sdff~250^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16120 $sdff~250^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16122 $sdff~250^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16124 $sdff~250^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16126 $sdff~250^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16128 $sdff~250^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16130 $sdff~250^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16132 $sdff~250^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16136 raydata~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16138 $dffe~537^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16140 rgResultData~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16142 rgResultData~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16144 rgResultData~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16146 rgResultData~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16148 rgResultData~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16150 rgResultData~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16152 rgResultData~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16154 rgResultData~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16156 rgResultData~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16158 rgResultData~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16160 rgResultData~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16162 rgResultData~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16164 rgResultData~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16166 rgResultData~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16168 rgResultData~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16170 rgResultData~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16172 rgResultData~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16174 rgResultData~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16176 rgResultData~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16178 rgResultData~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16180 rgResultData~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16182 rgResultData~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16184 rgResultData~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16186 rgResultData~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16188 rgResultData~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16190 rgResultData~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16192 rgResultData~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16194 rgResultData~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16196 rgResultData~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16198 rgResultData~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16200 rgResultData~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16202 rgResultData~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16206 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16210 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16214 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16218 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16222 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16226 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16230 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16234 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16238 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16242 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16246 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16250 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16254 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16258 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16262 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16266 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16270 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16274 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16278 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16282 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16286 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16290 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16294 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16298 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16302 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16306 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16310 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16314 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16318 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16322 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16326 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16330 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16332 $sdff~486^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16334 $sdff~486^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16336 $sdff~486^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16338 $sdff~486^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16340 $sdff~486^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16342 $sdff~486^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16344 $sdff~486^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16346 $sdff~486^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16348 $sdff~486^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16350 $sdff~486^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16352 $sdff~73^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16354 $sdff~61^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16356 busy10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16358 $sdff~242^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16360 $sdff~731^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16362 $sdff~731^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16364 $sdff~731^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16366 $sdff~731^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16368 $sdff~731^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16370 $sdff~731^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16372 $sdff~731^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16374 $sdff~731^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16376 $sdff~731^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16378 $sdff~731^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16380 $sdff~731^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16382 $sdff~731^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16384 $sdff~731^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16386 $sdff~731^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16388 $sdff~731^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16390 $sdff~731^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16392 $sdff~731^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16394 $sdff~731^Q~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16396 $sdff~731^Q~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16398 $sdff~731^Q~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16400 $sdff~731^Q~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16402 $sdff~731^Q~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16404 $sdff~731^Q~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16406 $sdff~731^Q~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16408 $sdff~731^Q~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16410 $sdff~731^Q~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16412 $sdff~731^Q~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16414 $sdff~731^Q~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16416 $sdff~731^Q~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16418 $sdff~731^Q~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16420 $sdff~731^Q~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16422 $sdff~731^Q~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16424 $sdff~731^Q~32 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16426 $sdff~731^Q~33 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16428 $sdff~731^Q~34 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16430 $sdff~731^Q~35 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16432 $sdff~731^Q~36 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16434 $sdff~731^Q~37 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16436 $sdff~731^Q~38 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16438 $sdff~731^Q~39 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16440 $sdff~731^Q~40 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16442 $sdff~731^Q~41 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16444 $sdff~731^Q~42 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16446 $sdff~731^Q~43 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16448 $sdff~731^Q~44 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16450 $sdff~731^Q~45 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16452 $sdff~731^Q~46 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16454 $sdff~731^Q~47 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16456 $sdff~731^Q~48 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16458 $sdff~731^Q~49 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16460 $sdff~731^Q~50 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16462 $sdff~731^Q~51 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16464 $sdff~731^Q~52 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16466 $sdff~731^Q~53 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16468 $sdff~731^Q~54 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16470 $sdff~731^Q~55 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16472 $sdff~731^Q~56 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16474 $sdff~731^Q~57 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16476 $sdff~731^Q~58 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16478 $sdff~731^Q~59 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16480 $sdff~731^Q~60 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16482 $sdff~731^Q~61 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16484 $sdff~731^Q~62 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16486 $sdff~731^Q~63 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16488 $sdff~512^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16490 $sdff~512^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16492 $sdff~512^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16494 $sdff~512^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16496 $sdff~512^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16498 $sdff~512^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16500 $sdff~512^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16502 $sdff~512^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16504 $sdff~512^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16506 $sdff~512^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16508 $sdff~512^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16510 $sdff~512^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16512 $sdff~512^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16514 $sdff~512^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16516 $sdff~512^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16518 $sdff~512^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16520 $sdff~512^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16522 $sdff~512^Q~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16524 $sdff~512^Q~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16526 $sdff~512^Q~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16528 $sdff~512^Q~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16530 $sdff~512^Q~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16532 $sdff~512^Q~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16534 $sdff~512^Q~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16536 $sdff~512^Q~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16538 $sdff~512^Q~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16540 $sdff~512^Q~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16542 $sdff~512^Q~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16544 $sdff~512^Q~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16546 $sdff~512^Q~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16548 $sdff~512^Q~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16550 $sdff~512^Q~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16552 $sdff~511^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16554 $sdff~511^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16556 $sdff~511^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16558 $sdff~511^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16560 $sdff~510^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16562 $sdff~510^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16564 $sdff~510^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16566 $sdff~509^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16568 $sdff~240^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16570 $sdff~240^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16572 $auto$simplemap.cc:240:simplemap_eqne$9025[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16574 $auto$simplemap.cc:240:simplemap_eqne$10932[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16576 $sdff~58^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16578 $sdff~58^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16580 $auto$hard_block.cc:122:cell_hard_block$7436.A[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16582 $auto$hard_block.cc:122:cell_hard_block$7436.A[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16584 $auto$hard_block.cc:122:cell_hard_block$7436.A[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16586 $auto$hard_block.cc:122:cell_hard_block$7436.A[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16588 $auto$hard_block.cc:122:cell_hard_block$7436.A[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16590 $auto$hard_block.cc:122:cell_hard_block$7436.A[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16592 $auto$hard_block.cc:122:cell_hard_block$7436.A[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16594 $auto$hard_block.cc:122:cell_hard_block$7436.A[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16596 $auto$hard_block.cc:122:cell_hard_block$7436.A[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16598 $auto$hard_block.cc:122:cell_hard_block$7436.A[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16600 $auto$hard_block.cc:122:cell_hard_block$7436.A[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16602 $auto$hard_block.cc:122:cell_hard_block$7436.A[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16604 $auto$hard_block.cc:122:cell_hard_block$7436.A[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16606 $auto$hard_block.cc:122:cell_hard_block$7436.A[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16608 $auto$hard_block.cc:122:cell_hard_block$7436.A[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16610 $auto$hard_block.cc:122:cell_hard_block$7436.A[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16612 $sdff~445^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16614 $sdff~445^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16616 $sdff~445^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16618 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16620 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16622 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16624 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16626 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16628 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16630 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16632 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16634 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16636 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16638 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16640 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16642 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16644 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16646 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16648 $sdff~56^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16650 $sdff~56^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16652 $sdff~56^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16654 $sdff~56^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16656 $sdff~56^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16658 $sdff~56^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16660 $sdff~56^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16662 $sdff~56^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16664 $sdff~56^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16666 $sdff~56^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16668 $sdff~56^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16670 $sdff~56^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16672 $sdff~56^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16674 $sdff~56^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16676 $sdff~56^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16678 $sdff~56^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16680 $sdff~56^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16682 $sdff~56^Q~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16684 $sdff~56^Q~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16686 $sdff~56^Q~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16688 $sdff~56^Q~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16690 $sdff~56^Q~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16692 $sdff~56^Q~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16694 $sdff~56^Q~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16696 $sdff~56^Q~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16698 $sdff~56^Q~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16700 $sdff~56^Q~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16702 $sdff~56^Q~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16704 $sdff~56^Q~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16706 $sdff~56^Q~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16708 $sdff~56^Q~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16710 $sdff~56^Q~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16712 $sdff~56^Q~32 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16714 $sdff~56^Q~33 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16716 $sdff~56^Q~34 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16718 $sdff~56^Q~35 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16720 $sdff~56^Q~36 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16722 $sdff~56^Q~37 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16724 $sdff~56^Q~38 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16726 $sdff~56^Q~39 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16728 $sdff~56^Q~40 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16730 $sdff~56^Q~41 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16732 $sdff~56^Q~42 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16734 $sdff~56^Q~43 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16736 $sdff~56^Q~44 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16738 $sdff~56^Q~45 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16740 $sdff~56^Q~46 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16742 $sdff~56^Q~47 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16744 $sdff~56^Q~48 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16746 $sdff~56^Q~49 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16748 $sdff~56^Q~50 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16750 $sdff~56^Q~51 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16752 $sdff~56^Q~52 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16754 $sdff~56^Q~53 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16756 $sdff~56^Q~54 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16758 $sdff~56^Q~55 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16760 $sdff~56^Q~56 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16762 $sdff~56^Q~57 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16764 $sdff~56^Q~58 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16766 $sdff~56^Q~59 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16768 $sdff~56^Q~60 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16770 $sdff~56^Q~61 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16772 $sdff~56^Q~62 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16774 $sdff~56^Q~63 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16776 $sdff~1^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16778 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16780 $sdff~64^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16782 $sdff~2^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16784 $sdff~2^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16786 $sdff~64^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16788 $sdff~64^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16790 $sdff~64^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16792 $sdff~64^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16794 $sdff~64^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16796 $auto$hard_block.cc:122:cell_hard_block$7436.B[48] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16798 $auto$hard_block.cc:122:cell_hard_block$7436.B[49] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16800 $auto$hard_block.cc:122:cell_hard_block$7436.B[50] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16802 $auto$hard_block.cc:122:cell_hard_block$7436.B[51] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16804 $auto$hard_block.cc:122:cell_hard_block$7436.B[52] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16806 $auto$hard_block.cc:122:cell_hard_block$7436.B[53] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16808 $auto$hard_block.cc:122:cell_hard_block$7436.B[54] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16810 $auto$hard_block.cc:122:cell_hard_block$7436.B[55] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16812 triIDvalid re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16814 raywe~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16816 raywe~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16818 raywe~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16822 $sdffce~10^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16826 raydata~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16830 raydata~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16834 raydata~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16838 raydata~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16842 raydata~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16846 raydata~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16850 raydata~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16854 raydata~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16858 raydata~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16862 raydata~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16866 raydata~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16870 raydata~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16874 raydata~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16878 raydata~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16882 raydata~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16886 raydata~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16890 raydata~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16894 raydata~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16898 raydata~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16902 raydata~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16906 raydata~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16910 raydata~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16914 raydata~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16918 raydata~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16922 raydata~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16926 raydata~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16930 raydata~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16934 raydata~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16938 raydata~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16942 raydata~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16946 raydata~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16948 $dffe~18^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16950 $sdff~247^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16952 $sdff~730^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~409^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] re tm3_clk_v0 0 

.latch $and~407^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16956 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16960 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16964 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16968 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16972 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16976 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16980 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16984 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16988 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16992 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$16996 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17000 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17004 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17008 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17012 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17016 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17020 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17024 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17028 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17032 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17036 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17040 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17044 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17048 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17052 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17056 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17060 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17064 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17068 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17072 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17076 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17078 $sdff~5^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17080 $auto$simplemap.cc:240:simplemap_eqne$9606[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17082 $auto$simplemap.cc:240:simplemap_eqne$9606[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17084 $auto$simplemap.cc:240:simplemap_eqne$9606[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17086 $sdff~5^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17088 $sdff~5^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17090 $auto$simplemap.cc:240:simplemap_eqne$9606[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17092 $auto$simplemap.cc:240:simplemap_eqne$9606[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17094 $auto$simplemap.cc:240:simplemap_eqne$9606[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17096 $auto$simplemap.cc:240:simplemap_eqne$9606[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17098 $auto$simplemap.cc:240:simplemap_eqne$9606[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17100 $auto$simplemap.cc:240:simplemap_eqne$9606[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17104 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17106 $sdff~4^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17108 $sdff~245^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17110 $sdff~70^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17112 $sdff~70^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17114 $sdff~70^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17116 $sdff~70^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17120 $auto$simplemap.cc:240:simplemap_eqne$10167[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17122 $auto$hard_block.cc:122:cell_hard_block$7436.B[114] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17124 $sdff~62^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17128 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17132 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17136 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17140 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17144 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17148 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17152 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17156 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17160 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17164 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17168 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17172 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17176 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17180 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17184 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17188 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17192 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17196 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17200 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17204 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17208 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17212 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17216 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17220 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17224 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17228 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17232 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17236 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17240 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17244 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17248 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17250 $sdff~71^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17252 $sdff~71^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17254 $sdff~71^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17256 $sdff~71^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17258 $sdff~71^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17260 $sdff~71^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17262 $sdff~71^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17264 $sdff~71^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17266 $sdff~71^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17268 $sdff~71^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17270 $sdff~71^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17272 $sdff~71^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17276 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17280 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17284 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17288 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17292 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17296 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17300 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17304 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17308 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17312 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17316 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17320 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17324 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17328 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17332 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17336 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17340 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17344 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17348 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17352 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17356 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17360 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17364 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17368 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17372 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17376 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17380 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17384 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17388 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17392 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17396 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17400 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17404 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17408 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17412 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17416 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17420 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17424 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17428 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17432 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17436 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17440 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17444 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17448 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17452 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17456 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17460 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17464 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17468 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17472 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17476 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17480 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17484 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17488 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17492 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17496 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17500 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17504 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17508 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17512 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17516 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17520 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17524 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17528 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17530 $sdff~6^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17532 $auto$simplemap.cc:240:simplemap_eqne$9848[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17534 $auto$simplemap.cc:240:simplemap_eqne$9848[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17536 $auto$simplemap.cc:240:simplemap_eqne$9848[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17538 $sdff~6^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17540 $sdff~6^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17542 $auto$simplemap.cc:240:simplemap_eqne$9848[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17544 $auto$simplemap.cc:240:simplemap_eqne$9848[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17546 $auto$simplemap.cc:240:simplemap_eqne$9848[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17548 $auto$simplemap.cc:240:simplemap_eqne$9848[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17550 $auto$simplemap.cc:240:simplemap_eqne$9848[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17552 $auto$simplemap.cc:240:simplemap_eqne$9848[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17554 $sdff~444^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17556 $sdff~444^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17560 $sdffe~602^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17564 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17566 $sdff~487^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17568 $sdff~244^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17572 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17576 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17580 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17584 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17588 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17592 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17596 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17600 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17604 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17608 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17612 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17616 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17620 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17624 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17628 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17632 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17636 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17640 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17644 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17648 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17652 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17656 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17660 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17664 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17668 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17672 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17676 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17680 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17684 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17688 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17692 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17696 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17698 $auto$hard_block.cc:122:cell_hard_block$7582.A[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17700 $auto$hard_block.cc:122:cell_hard_block$7582.A[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17702 $auto$hard_block.cc:122:cell_hard_block$7582.A[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17704 $auto$hard_block.cc:122:cell_hard_block$7582.A[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17706 $auto$hard_block.cc:122:cell_hard_block$7582.A[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17708 $auto$hard_block.cc:122:cell_hard_block$7582.A[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17710 $auto$hard_block.cc:122:cell_hard_block$7582.A[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17712 $auto$hard_block.cc:122:cell_hard_block$7582.A[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17714 $auto$hard_block.cc:122:cell_hard_block$7582.A[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17716 $auto$hard_block.cc:122:cell_hard_block$7582.A[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17718 $auto$hard_block.cc:122:cell_hard_block$7582.A[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17720 $auto$hard_block.cc:122:cell_hard_block$7582.A[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17722 $auto$hard_block.cc:122:cell_hard_block$7582.A[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17724 $auto$hard_block.cc:122:cell_hard_block$7582.A[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17726 $auto$hard_block.cc:122:cell_hard_block$7582.A[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17728 $auto$hard_block.cc:122:cell_hard_block$7582.A[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17730 $auto$hard_block.cc:122:cell_hard_block$7582.A[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17732 $auto$hard_block.cc:122:cell_hard_block$7582.A[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17734 $sdff~485^Q~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17736 $sdff~485^Q~19 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17738 $sdff~485^Q~20 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17740 $sdff~485^Q~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17742 $sdff~485^Q~22 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17744 $sdff~485^Q~23 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17746 $sdff~485^Q~24 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17748 $sdff~485^Q~25 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17750 $sdff~485^Q~26 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17752 $sdff~485^Q~27 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17754 $sdff~485^Q~28 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17756 $sdff~485^Q~29 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17758 $sdff~485^Q~30 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17760 $sdff~485^Q~31 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17764 $sdffe~604^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17768 $sdffe~605^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17770 $sdff~400^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17772 $sdff~400^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17776 $sdffe~531^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17780 $sdffe~531^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17784 $sdffe~531^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17788 $sdffe~531^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17792 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17796 $sdffe~530^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17800 $sdffe~530^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17802 $sdff~243^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17804 $sdff~584^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~594^Y~0 $dff~595^Q~0 re tm3_clk_v0 0 

.latch $and~586^Y~0 $dff~595^Q~1 re tm3_clk_v0 0 

.latch $and~587^Y~0 $dff~595^Q~2 re tm3_clk_v0 0 

.latch $and~588^Y~0 $dff~595^Q~3 re tm3_clk_v0 0 

.latch $and~589^Y~0 $dff~595^Q~4 re tm3_clk_v0 0 

.latch $and~590^Y~0 $dff~595^Q~5 re tm3_clk_v0 0 

.latch $and~591^Y~0 $dff~595^Q~6 re tm3_clk_v0 0 

.latch $and~592^Y~0 $dff~595^Q~7 re tm3_clk_v0 0 

.latch $and~593^Y~0 $dff~595^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17808 $sdffe~609^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17812 $sdffe~603^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~555^Y~0 $dff~556^Q~0 re tm3_clk_v0 0 

.latch $and~547^Y~0 $dff~556^Q~1 re tm3_clk_v0 0 

.latch $and~548^Y~0 $dff~556^Q~2 re tm3_clk_v0 0 

.latch $and~549^Y~0 $auto$hard_block.cc:122:cell_hard_block$7436.S[3] re tm3_clk_v0 0 

.latch $and~550^Y~0 $auto$hard_block.cc:122:cell_hard_block$7436.S[2] re tm3_clk_v0 0 

.latch $and~551^Y~0 $dff~556^Q~5 re tm3_clk_v0 0 

.latch $and~552^Y~0 $dff~556^Q~6 re tm3_clk_v0 0 

.latch $and~553^Y~0 $dff~556^Q~7 re tm3_clk_v0 0 

.latch $and~554^Y~0 $dff~556^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17814 $sdff~60^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17816 $sdff~59^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17820 rgDone re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17824 rayaddr~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17828 rayaddr~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17832 rayaddr~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17836 rayaddr~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17838 $sdff~249^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17840 $sdff~249^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17842 $sdff~249^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17844 $sdff~249^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17846 $sdff~248^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17848 $sdff~248^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17850 $sdff~248^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17852 $sdff~248^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17854 $sdff~248^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17856 $sdff~248^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17858 $sdff~248^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17860 $sdff~248^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17862 $sdff~248^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17864 $sdff~248^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17866 $sdff~248^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17868 $sdff~248^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17870 $sdff~248^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17872 $sdff~248^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17874 $sdff~248^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17876 $sdff~248^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17878 $sdff~248^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17880 $sdff~248^Q~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17882 busy01 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17884 $sdff~401^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17886 $sdff~401^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17888 $sdff~401^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17890 $sdff~402^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17892 $sdff~402^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17894 $sdff~402^Q~2 re tm3_clk_v0 0 

.latch $reduce_or~744^Y~0 $dff~747^Q~0 re tm3_clk_v0 0 

.latch $and~736^Y~0 $dff~747^Q~1 re tm3_clk_v0 0 

.latch $reduce_or~745^Y~0 $auto$hard_block.cc:122:cell_hard_block$7603.S[1] re tm3_clk_v0 0 

.latch $and~740^Y~0 $dff~747^Q~3 re tm3_clk_v0 0 

.latch $and~741^Y~0 $dff~747^Q~4 re tm3_clk_v0 0 

.latch $reduce_or~746^Y~0 $dff~747^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17896 $auto$simplemap.cc:240:simplemap_eqne$11460[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17898 $auto$simplemap.cc:240:simplemap_eqne$11460[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17900 $auto$simplemap.cc:240:simplemap_eqne$12001[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17902 $sdff~65^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17906 $sdffe~608^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17910 $sdffe~607^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17914 $sdffe~606^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17916 $sdff~69^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17918 $sdff~69^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17920 $sdff~69^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17922 $sdff~69^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17924 $sdff~69^Q~4 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17926 $sdff~69^Q~5 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17928 $sdff~69^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17930 $sdff~69^Q~7 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17932 $sdff~69^Q~8 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17934 $sdff~69^Q~9 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17936 $sdff~69^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17938 $sdff~69^Q~11 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17940 $sdff~69^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17942 $sdff~69^Q~13 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17944 $sdff~69^Q~14 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17946 $sdff~69^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17948 $sdff~69^Q~16 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17950 $sdff~69^Q~17 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17954 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17958 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17962 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17966 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17970 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17974 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17978 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17982 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17986 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17990 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17994 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$17998 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18002 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18006 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18010 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[14] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18014 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18018 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[17] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18022 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18026 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18030 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18034 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18038 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18042 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18046 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18050 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18054 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18058 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18062 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18066 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18070 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18074 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18076 $sdff~68^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18078 $dffe~538^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18080 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18082 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18084 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18086 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18088 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18090 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18092 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18094 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18096 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18098 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18100 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18102 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18104 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18106 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18108 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18110 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18112 $sdff~446^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18114 $sdff~446^Q~1 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18116 $sdff~446^Q~2 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18120 $sdffe~17^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18124 $sdffe~17^Q~3 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18128 $sdffe~17^Q~6 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18132 $sdffe~17^Q~10 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18136 $sdffe~17^Q~12 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18140 $sdffe~17^Q~15 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18144 $sdffe~17^Q~18 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18148 $sdffe~17^Q~21 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18150 $sdff~57^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18152 $auto$simplemap.cc:240:simplemap_eqne$11245[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18154 $auto$simplemap.cc:240:simplemap_eqne$11245[2] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18156 $auto$simplemap.cc:240:simplemap_eqne$11245[3] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18158 $auto$simplemap.cc:240:simplemap_eqne$11245[4] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18160 $auto$simplemap.cc:240:simplemap_eqne$11245[5] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18162 $auto$simplemap.cc:240:simplemap_eqne$11245[6] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18164 $auto$simplemap.cc:240:simplemap_eqne$11245[7] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18166 $auto$simplemap.cc:240:simplemap_eqne$11245[8] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18168 $auto$simplemap.cc:240:simplemap_eqne$11245[9] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18170 $auto$simplemap.cc:240:simplemap_eqne$11245[10] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18172 $auto$simplemap.cc:240:simplemap_eqne$11245[11] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18174 $auto$simplemap.cc:240:simplemap_eqne$11245[12] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18176 $auto$simplemap.cc:240:simplemap_eqne$11245[13] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18178 $auto$hard_block.cc:122:cell_hard_block$7603.B[18] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18180 $auto$hard_block.cc:122:cell_hard_block$7603.B[19] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18182 $auto$hard_block.cc:122:cell_hard_block$7603.B[20] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18184 $auto$hard_block.cc:122:cell_hard_block$7603.B[21] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18186 $auto$hard_block.cc:122:cell_hard_block$7603.B[22] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18188 $auto$hard_block.cc:122:cell_hard_block$7603.B[23] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18190 $auto$hard_block.cc:122:cell_hard_block$7603.B[24] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18192 $auto$hard_block.cc:122:cell_hard_block$7603.B[25] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18194 $auto$hard_block.cc:122:cell_hard_block$7603.B[26] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18196 $auto$hard_block.cc:122:cell_hard_block$7603.B[27] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18198 $auto$hard_block.cc:122:cell_hard_block$7603.B[28] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18200 $auto$hard_block.cc:122:cell_hard_block$7603.B[29] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18202 $auto$hard_block.cc:122:cell_hard_block$7603.B[30] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18204 $auto$hard_block.cc:122:cell_hard_block$7603.B[31] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18206 $auto$hard_block.cc:122:cell_hard_block$7603.B[32] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18208 $auto$hard_block.cc:122:cell_hard_block$7603.B[33] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18210 $auto$hard_block.cc:122:cell_hard_block$7603.B[34] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18212 $auto$hard_block.cc:122:cell_hard_block$7603.B[35] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18216 $sdffe~16^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~119^Y~0 $dff~137^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~120^Y~0 $dff~137^Q~1 re tm3_clk_v0 0 

.latch $reduce_or~121^Y~0 $dff~137^Q~2 re tm3_clk_v0 0 

.latch $and~82^Y~0 $dff~137^Q~3 re tm3_clk_v0 0 

.latch $reduce_or~122^Y~0 $dff~137^Q~4 re tm3_clk_v0 0 

.latch $reduce_or~123^Y~0 $dff~137^Q~5 re tm3_clk_v0 0 

.latch $reduce_or~124^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[1] re tm3_clk_v0 0 

.latch $and~90^Y~0 $dff~137^Q~7 re tm3_clk_v0 0 

.latch $reduce_or~125^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] re tm3_clk_v0 0 

.latch $and~94^Y~0 $dff~137^Q~9 re tm3_clk_v0 0 

.latch $reduce_or~126^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[3] re tm3_clk_v0 0 

.latch $reduce_or~127^Y~0 $dff~137^Q~11 re tm3_clk_v0 0 

.latch $reduce_or~128^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[2] re tm3_clk_v0 0 

.latch $and~105^Y~0 $dff~137^Q~13 re tm3_clk_v0 0 

.latch $and~106^Y~0 $dff~137^Q~14 re tm3_clk_v0 0 

.latch $reduce_or~129^Y~0 $dff~137^Q~15 re tm3_clk_v0 0 

.latch $reduce_or~130^Y~0 $dff~137^Q~16 re tm3_clk_v0 0 

.latch $reduce_or~131^Y~0 $dff~137^Q~17 re tm3_clk_v0 0 

.latch $reduce_or~132^Y~0 $dff~137^Q~18 re tm3_clk_v0 0 

.latch $reduce_or~133^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18218 $auto$simplemap.cc:240:simplemap_eqne$12565[0] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18220 $auto$simplemap.cc:240:simplemap_eqne$12018[1] re tm3_clk_v0 0 

.latch $reduce_or~298^Y~0 $dff~316^Q~0 re tm3_clk_v0 0 

.latch $reduce_or~299^Y~0 $dff~316^Q~1 re tm3_clk_v0 0 

.latch $reduce_or~300^Y~0 $dff~316^Q~2 re tm3_clk_v0 0 

.latch $and~261^Y~0 $dff~316^Q~3 re tm3_clk_v0 0 

.latch $reduce_or~301^Y~0 $dff~316^Q~4 re tm3_clk_v0 0 

.latch $reduce_or~302^Y~0 $dff~316^Q~5 re tm3_clk_v0 0 

.latch $reduce_or~303^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[1] re tm3_clk_v0 0 

.latch $and~269^Y~0 $dff~316^Q~7 re tm3_clk_v0 0 

.latch $reduce_or~304^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] re tm3_clk_v0 0 

.latch $and~273^Y~0 $dff~316^Q~9 re tm3_clk_v0 0 

.latch $reduce_or~305^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[3] re tm3_clk_v0 0 

.latch $reduce_or~306^Y~0 $dff~316^Q~11 re tm3_clk_v0 0 

.latch $reduce_or~307^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[2] re tm3_clk_v0 0 

.latch $and~284^Y~0 $dff~316^Q~13 re tm3_clk_v0 0 

.latch $and~285^Y~0 $dff~316^Q~14 re tm3_clk_v0 0 

.latch $reduce_or~308^Y~0 $dff~316^Q~15 re tm3_clk_v0 0 

.latch $reduce_or~309^Y~0 $dff~316^Q~16 re tm3_clk_v0 0 

.latch $reduce_or~310^Y~0 $dff~316^Q~17 re tm3_clk_v0 0 

.latch $reduce_or~311^Y~0 $dff~316^Q~18 re tm3_clk_v0 0 

.latch $reduce_or~312^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[1] re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18224 $sdffe~539^Q~0 re tm3_clk_v0 0 

.latch $auto$rtlil.cc:2607:MuxGate$18226 $sdff~252^Q~0 re tm3_clk_v0 0 

.names $sdffce~9^Q~0 $auto$rtlil.cc:2607:MuxGate$16066 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] \
 $auto$rtlil.cc:2607:MuxGate$16068 
1-0 1 
-11 1 

.names $dffe~19^Q~0 $sdffce~9^Q~0 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] $auto$rtlil.cc:2607:MuxGate$16070 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[82] $sdff~244^Q~0 $reduce_and~560^Y~0 $auto$rtlil.cc:2607:MuxGate$16080 
1-0 1 
-11 1 

.names raydata~0 $mux~523^Y~0 $reduce_bool~518^Y~0 $auto$rtlil.cc:2607:MuxGate$16134 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[0] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16204 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[1] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16208 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[2] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16212 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[3] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16216 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[4] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16220 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[5] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16224 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[6] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16228 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[7] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16232 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[8] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16236 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[9] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16240 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[10] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16244 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[11] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16248 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[12] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16252 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[13] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16256 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[14] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16260 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[15] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16264 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[16] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16268 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[17] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16272 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[18] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16276 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[19] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16280 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[20] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16284 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[21] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16288 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[22] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16292 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[23] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16296 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[24] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16300 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[25] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16304 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[26] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16308 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[27] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16312 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[28] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16316 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[29] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16320 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[30] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16324 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[31] $reduce_and~619^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16328 
1-0 1 
-11 1 

.names $sdffce~10^Q~0 $auto$rtlil.cc:2607:MuxGate$16820 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] \
 $auto$rtlil.cc:2607:MuxGate$16822 
1-0 1 
-11 1 

.names raydata~1 $sdff~512^Q~1 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16824 
1-0 1 
-11 1 

.names raydata~2 $sdff~512^Q~2 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16828 
1-0 1 
-11 1 

.names raydata~3 $sdff~512^Q~3 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16832 
1-0 1 
-11 1 

.names raydata~4 $sdff~512^Q~4 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16836 
1-0 1 
-11 1 

.names raydata~5 $sdff~512^Q~5 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16840 
1-0 1 
-11 1 

.names raydata~6 $sdff~512^Q~6 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16844 
1-0 1 
-11 1 

.names raydata~7 $sdff~512^Q~7 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16848 
1-0 1 
-11 1 

.names raydata~8 $sdff~512^Q~8 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16852 
1-0 1 
-11 1 

.names raydata~9 $sdff~512^Q~9 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16856 
1-0 1 
-11 1 

.names raydata~10 $sdff~512^Q~10 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16860 
1-0 1 
-11 1 

.names raydata~11 $sdff~512^Q~11 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16864 
1-0 1 
-11 1 

.names raydata~12 $sdff~512^Q~12 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16868 
1-0 1 
-11 1 

.names raydata~13 $sdff~512^Q~13 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16872 
1-0 1 
-11 1 

.names raydata~14 $sdff~512^Q~14 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16876 
1-0 1 
-11 1 

.names raydata~15 $sdff~512^Q~15 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16880 
1-0 1 
-11 1 

.names raydata~16 $sdff~512^Q~16 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16884 
1-0 1 
-11 1 

.names raydata~17 $sdff~512^Q~17 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16888 
1-0 1 
-11 1 

.names raydata~18 $sdff~512^Q~18 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16892 
1-0 1 
-11 1 

.names raydata~19 $sdff~512^Q~19 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16896 
1-0 1 
-11 1 

.names raydata~20 $sdff~512^Q~20 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16900 
1-0 1 
-11 1 

.names raydata~21 $sdff~512^Q~21 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16904 
1-0 1 
-11 1 

.names raydata~22 $sdff~512^Q~22 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16908 
1-0 1 
-11 1 

.names raydata~23 $sdff~512^Q~23 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16912 
1-0 1 
-11 1 

.names raydata~24 $sdff~512^Q~24 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16916 
1-0 1 
-11 1 

.names raydata~25 $sdff~512^Q~25 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16920 
1-0 1 
-11 1 

.names raydata~26 $sdff~512^Q~26 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16924 
1-0 1 
-11 1 

.names raydata~27 $sdff~512^Q~27 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16928 
1-0 1 
-11 1 

.names raydata~28 $sdff~512^Q~28 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16932 
1-0 1 
-11 1 

.names raydata~29 $sdff~512^Q~29 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16936 
1-0 1 
-11 1 

.names raydata~30 $sdff~512^Q~30 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16940 
1-0 1 
-11 1 

.names raydata~31 $sdff~512^Q~31 $and~508^Y~0 $auto$rtlil.cc:2607:MuxGate$16944 
1-0 1 
-11 1 

.names $dffe~18^Q~0 $sdffce~10^Q~0 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] $auto$rtlil.cc:2607:MuxGate$16948 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16954 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16958 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16962 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16966 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16970 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16974 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16978 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16982 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16986 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16990 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16994 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$16998 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17002 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17006 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17010 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17014 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17018 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17022 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17026 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17030 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17034 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17038 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17042 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17046 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17050 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17054 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17058 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17062 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17066 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17070 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17074 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~714^Y~16 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17102 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10167[1] vcc $reduce_or~182^Y~0 $auto$rtlil.cc:2607:MuxGate$17118 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[114] $sdff~62^Q~0 $reduce_and~561^Y~0 $auto$rtlil.cc:2607:MuxGate$17122 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~715^Y~0 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17126 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~715^Y~1 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17130 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~715^Y~2 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17134 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~715^Y~3 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17138 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~715^Y~4 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17142 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~715^Y~5 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17146 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~715^Y~6 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17150 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~715^Y~7 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17154 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~715^Y~8 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17158 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~715^Y~9 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17162 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~715^Y~10 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17166 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~715^Y~11 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17170 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~715^Y~12 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17174 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~715^Y~13 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17178 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~715^Y~14 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17182 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~715^Y~15 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17186 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~715^Y~17 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17190 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~715^Y~18 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17194 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~715^Y~19 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17198 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~715^Y~20 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17202 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~715^Y~21 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17206 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~715^Y~22 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17210 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~715^Y~23 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17214 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~715^Y~24 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17218 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~715^Y~25 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17222 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~715^Y~26 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17226 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~715^Y~27 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17230 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~715^Y~28 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17234 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~715^Y~29 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17238 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~715^Y~30 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17242 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~715^Y~31 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17246 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~705^Y~0 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17274 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~705^Y~1 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17278 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~705^Y~2 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17282 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~705^Y~3 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17286 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~705^Y~4 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17290 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~705^Y~5 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17294 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~705^Y~6 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17298 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~705^Y~7 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17302 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~705^Y~8 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17306 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~705^Y~9 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17310 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~705^Y~10 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17314 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~705^Y~11 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17318 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~705^Y~12 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17322 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~705^Y~13 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17326 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~705^Y~14 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17330 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~705^Y~15 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17334 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~705^Y~17 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17338 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~705^Y~18 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17342 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~705^Y~19 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17346 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~705^Y~20 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17350 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~705^Y~21 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17354 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~705^Y~22 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17358 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~705^Y~23 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17362 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~705^Y~24 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17366 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~705^Y~25 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17370 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~705^Y~26 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17374 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~705^Y~27 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17378 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~705^Y~28 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17382 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~705^Y~29 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17386 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~705^Y~30 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17390 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~705^Y~31 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17394 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~715^Y~16 \
 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17398 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~712^Y~0 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17402 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~712^Y~1 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17406 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~712^Y~2 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17410 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~712^Y~3 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17414 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~712^Y~4 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17418 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~712^Y~5 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17422 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~712^Y~6 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17426 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~712^Y~7 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17430 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~712^Y~8 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17434 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~712^Y~9 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17438 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~712^Y~10 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17442 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~712^Y~11 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17446 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~712^Y~12 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17450 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~712^Y~13 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17454 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~712^Y~14 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17458 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~712^Y~15 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17462 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~700^Y~0 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17466 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~712^Y~17 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17470 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~712^Y~18 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17474 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~712^Y~19 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17478 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~712^Y~20 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17482 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~712^Y~21 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17486 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~712^Y~22 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17490 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~712^Y~23 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17494 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~712^Y~24 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17498 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~712^Y~25 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17502 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~712^Y~26 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17506 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~712^Y~27 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17510 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~712^Y~28 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17514 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~712^Y~29 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17518 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~712^Y~30 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17522 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~712^Y~31 \
 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17526 
1-0 1 
-11 1 

.names $sdffe~602^Q~0 $mux~667^Y~0 $reduce_and~622^Y~0 $auto$rtlil.cc:2607:MuxGate$17558 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~693^Y~0 \
 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17562 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~709^Y~0 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17570 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~709^Y~1 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17574 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~709^Y~2 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17578 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~709^Y~3 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17582 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~709^Y~4 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17586 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~709^Y~5 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17590 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~709^Y~6 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17594 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~709^Y~7 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17598 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~709^Y~8 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17602 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~709^Y~9 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17606 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~709^Y~10 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17610 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~709^Y~11 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17614 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~709^Y~12 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17618 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~709^Y~13 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17622 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~709^Y~14 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17626 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~709^Y~15 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17630 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~697^Y~0 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17634 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~709^Y~17 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17638 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~709^Y~18 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17642 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~709^Y~19 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17646 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~709^Y~20 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17650 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~709^Y~21 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17654 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~709^Y~22 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17658 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~709^Y~23 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17662 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~709^Y~24 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17666 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~709^Y~25 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17670 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~709^Y~26 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17674 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~709^Y~27 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17678 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~709^Y~28 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17682 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~709^Y~29 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17686 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~709^Y~30 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17690 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~709^Y~31 \
 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17694 
1-0 1 
-11 1 

.names $sdffe~604^Q~0 $mux~676^Y~0 $reduce_and~624^Y~0 $auto$rtlil.cc:2607:MuxGate$17762 
1-0 1 
-11 1 

.names $sdffe~605^Q~0 $mux~679^Y~0 $reduce_and~625^Y~0 $auto$rtlil.cc:2607:MuxGate$17766 
1-0 1 
-11 1 

.names $sdffe~531^Q~0 $sub~535^MIN~13-1[1] $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17774 
1-0 1 
-11 1 

.names $sdffe~531^Q~1 $sub~535^MIN~13-2[1] $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17778 
1-0 1 
-11 1 

.names $sdffe~531^Q~2 $sub~535^MIN~13-3[1] $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17782 
1-0 1 
-11 1 

.names $sdffe~531^Q~3 $sub~535^MIN~13-4[1] $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17786 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] $reduce_and~621^Y~0 \
 $auto$rtlil.cc:2607:MuxGate$17790 
1-0 1 
-11 1 

.names $sdffe~530^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17794 
1-0 1 
-11 1 

.names $sdffe~530^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $and~529^Y~0 $auto$rtlil.cc:2607:MuxGate$17798 
1-0 1 
-11 1 

.names $sdffe~609^Q~0 vcc $reduce_and~621^Y~0 $auto$rtlil.cc:2607:MuxGate$17806 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~672^Y~0 $reduce_and~623^Y~0 $auto$rtlil.cc:2607:MuxGate$17810 
1-0 1 
-11 1 

.names rgDone $auto$rtlil.cc:2598:NotGate$15972 $reduce_and~520^Y~0 $auto$rtlil.cc:2607:MuxGate$17818 
1-0 1 
-11 1 

.names rayaddr~0 $mux~527^Y~0 $reduce_bool~518^Y~0 $auto$rtlil.cc:2607:MuxGate$17822 
1-0 1 
-11 1 

.names rayaddr~1 $mux~527^Y~1 $reduce_bool~518^Y~0 $auto$rtlil.cc:2607:MuxGate$17826 
1-0 1 
-11 1 

.names rayaddr~2 $mux~527^Y~2 $reduce_bool~518^Y~0 $auto$rtlil.cc:2607:MuxGate$17830 
1-0 1 
-11 1 

.names rayaddr~3 $mux~527^Y~3 $reduce_bool~518^Y~0 $auto$rtlil.cc:2607:MuxGate$17834 
1-0 1 
-11 1 

.names $sdffe~608^Q~0 $mux~682^Y~0 $reduce_and~620^Y~0 $auto$rtlil.cc:2607:MuxGate$17904 
1-0 1 
-11 1 

.names $sdffe~607^Q~0 $mux~681^Y~0 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17908 
1-0 1 
-11 1 

.names $sdffe~606^Q~0 $sdffe~607^Q~0 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17912 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~714^Y~0 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17952 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~714^Y~1 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17956 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~714^Y~2 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17960 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~714^Y~3 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17964 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~714^Y~4 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17968 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~714^Y~5 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17972 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~714^Y~6 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17976 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~714^Y~7 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17980 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~714^Y~8 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17984 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~714^Y~9 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17988 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~714^Y~10 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17992 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~714^Y~11 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$17996 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~714^Y~12 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18000 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~714^Y~13 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18004 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~714^Y~14 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18008 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~714^Y~15 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18012 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~714^Y~17 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18016 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~714^Y~18 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18020 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~714^Y~19 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18024 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~714^Y~20 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18028 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~714^Y~21 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18032 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~714^Y~22 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18036 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~714^Y~23 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18040 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~714^Y~24 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18044 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~714^Y~25 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18048 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~714^Y~26 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18052 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~714^Y~27 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18056 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~714^Y~28 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18060 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~714^Y~29 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18064 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~714^Y~30 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18068 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~714^Y~31 \
 $reduce_and~619^Y~0 $auto$rtlil.cc:2607:MuxGate$18072 
1-0 1 
-11 1 

.names $sdffe~17^Q~0 $mux~719^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18118 
1-0 1 
-11 1 

.names $sdffe~17^Q~3 $mux~720^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18122 
1-0 1 
-11 1 

.names $sdffe~17^Q~6 $mux~721^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18126 
1-0 1 
-11 1 

.names $sdffe~17^Q~10 $mux~722^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18130 
1-0 1 
-11 1 

.names $sdffe~17^Q~12 $mux~723^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18134 
1-0 1 
-11 1 

.names $sdffe~17^Q~15 $mux~724^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18138 
1-0 1 
-11 1 

.names $sdffe~17^Q~18 $mux~725^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18142 
1-0 1 
-11 1 

.names $sdffe~17^Q~21 $mux~726^Y~0 $auto$simplemap.cc:158:logic_reduce$10720 $auto$rtlil.cc:2607:MuxGate$18146 
1-0 1 
-11 1 

.names $sdffe~16^Q~0 $mux~688^Y~0 $reduce_and~622^Y~0 $auto$rtlil.cc:2607:MuxGate$18214 
1-0 1 
-11 1 

.names $sdffe~539^Q~0 vcc $reduce_or~357^Y~0 $auto$rtlil.cc:2607:MuxGate$18222 
1-0 1 
-11 1 

.names $reduce_or~357^Y~0 $dffe~537^Q~0 pglobalreset $auto$rtlil.cc:2607:MuxGate$16138 
1-0 1 
-11 1 

.names $reduce_or~182^Y~0 $dffe~538^Q~0 pglobalreset $auto$rtlil.cc:2607:MuxGate$18078 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2598:NotGate$15922 gnd $reduce_or~25^Y~0 $auto$rtlil.cc:2607:MuxGate$16064 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.Y gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16072 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7457.Y gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16074 
1-0 1 
-11 1 

.names $mux~576^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16076 
1-0 1 
-11 1 

.names $mux~576^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16078 
1-0 1 
-11 1 

.names $mux~386^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16082 
1-0 1 
-11 1 

.names $mux~386^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16084 
1-0 1 
-11 1 

.names $mux~386^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16086 
1-0 1 
-11 1 

.names $mux~386^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16088 
1-0 1 
-11 1 

.names $mux~386^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16090 
1-0 1 
-11 1 

.names $mux~386^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16092 
1-0 1 
-11 1 

.names $mux~386^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16094 
1-0 1 
-11 1 

.names $mux~386^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16096 
1-0 1 
-11 1 

.names $mux~386^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16098 
1-0 1 
-11 1 

.names $mux~386^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16100 
1-0 1 
-11 1 

.names $mux~386^Y~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16102 
1-0 1 
-11 1 

.names $mux~386^Y~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16104 
1-0 1 
-11 1 

.names $mux~386^Y~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16106 
1-0 1 
-11 1 

.names $mux~386^Y~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16108 
1-0 1 
-11 1 

.names $mux~390^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16110 
1-0 1 
-11 1 

.names $mux~390^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16112 
1-0 1 
-11 1 

.names $mux~390^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16114 
1-0 1 
-11 1 

.names $mux~390^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16116 
1-0 1 
-11 1 

.names $mux~390^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16118 
1-0 1 
-11 1 

.names $mux~390^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16120 
1-0 1 
-11 1 

.names $mux~390^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16122 
1-0 1 
-11 1 

.names $mux~390^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16124 
1-0 1 
-11 1 

.names $mux~390^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16126 
1-0 1 
-11 1 

.names $mux~390^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16128 
1-0 1 
-11 1 

.names $mux~390^Y~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16130 
1-0 1 
-11 1 

.names $mux~390^Y~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16132 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16134 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16136 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[0] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16140 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16142 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[2] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16144 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[3] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16146 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[4] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16148 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[5] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16150 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[6] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16152 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[7] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16154 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[8] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16156 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[9] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16158 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[10] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16160 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[11] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16162 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[12] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16164 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[13] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16166 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[14] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16168 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[15] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16170 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[16] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16172 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[17] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16174 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[18] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16176 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[19] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16178 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[20] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16180 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[21] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16182 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[22] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16184 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[23] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16186 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[24] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16188 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[25] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16190 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[26] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16192 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[27] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16194 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[28] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16196 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[29] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16198 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[30] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16200 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y[31] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16202 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16204 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16206 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16208 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16210 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16212 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16214 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16216 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16218 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16220 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16222 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16224 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16226 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16228 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16230 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16232 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16234 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16236 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16238 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16240 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16242 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16244 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16246 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16248 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16250 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16252 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16254 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16256 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16258 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16260 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16262 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16264 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16266 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16268 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16270 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16272 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16274 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16276 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16278 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16280 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16282 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16284 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16286 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16288 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16290 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16292 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16294 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16296 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16298 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16300 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16302 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16304 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16306 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16308 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16310 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16312 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16314 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16316 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16318 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16320 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16322 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16324 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16326 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16328 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16330 
1-0 1 
-11 1 

.names $mux~502^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16332 
1-0 1 
-11 1 

.names $mux~502^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16334 
1-0 1 
-11 1 

.names $mux~502^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16336 
1-0 1 
-11 1 

.names $mux~502^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16338 
1-0 1 
-11 1 

.names $mux~502^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16340 
1-0 1 
-11 1 

.names $mux~502^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16342 
1-0 1 
-11 1 

.names $mux~502^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16344 
1-0 1 
-11 1 

.names $mux~502^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16346 
1-0 1 
-11 1 

.names $mux~502^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16348 
1-0 1 
-11 1 

.names $mux~502^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16350 
1-0 1 
-11 1 

.names $not~214^Y~0 vcc pglobalreset $auto$rtlil.cc:2607:MuxGate$16352 
1-0 1 
-11 1 

.names $or~199^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16354 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.Y gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16356 
1-0 1 
-11 1 

.names $not~382^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16358 
1-0 1 
-11 1 

.names tm3_sram_data_in~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16360 
1-0 1 
-11 1 

.names tm3_sram_data_in~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16362 
1-0 1 
-11 1 

.names tm3_sram_data_in~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16364 
1-0 1 
-11 1 

.names tm3_sram_data_in~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16366 
1-0 1 
-11 1 

.names tm3_sram_data_in~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16368 
1-0 1 
-11 1 

.names tm3_sram_data_in~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16370 
1-0 1 
-11 1 

.names tm3_sram_data_in~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16372 
1-0 1 
-11 1 

.names tm3_sram_data_in~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16374 
1-0 1 
-11 1 

.names tm3_sram_data_in~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16376 
1-0 1 
-11 1 

.names tm3_sram_data_in~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16378 
1-0 1 
-11 1 

.names tm3_sram_data_in~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16380 
1-0 1 
-11 1 

.names tm3_sram_data_in~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16382 
1-0 1 
-11 1 

.names tm3_sram_data_in~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16384 
1-0 1 
-11 1 

.names tm3_sram_data_in~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16386 
1-0 1 
-11 1 

.names tm3_sram_data_in~14 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16388 
1-0 1 
-11 1 

.names tm3_sram_data_in~15 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16390 
1-0 1 
-11 1 

.names tm3_sram_data_in~16 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16392 
1-0 1 
-11 1 

.names tm3_sram_data_in~17 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16394 
1-0 1 
-11 1 

.names tm3_sram_data_in~18 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16396 
1-0 1 
-11 1 

.names tm3_sram_data_in~19 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16398 
1-0 1 
-11 1 

.names tm3_sram_data_in~20 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16400 
1-0 1 
-11 1 

.names tm3_sram_data_in~21 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16402 
1-0 1 
-11 1 

.names tm3_sram_data_in~22 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16404 
1-0 1 
-11 1 

.names tm3_sram_data_in~23 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16406 
1-0 1 
-11 1 

.names tm3_sram_data_in~24 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16408 
1-0 1 
-11 1 

.names tm3_sram_data_in~25 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16410 
1-0 1 
-11 1 

.names tm3_sram_data_in~26 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16412 
1-0 1 
-11 1 

.names tm3_sram_data_in~27 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16414 
1-0 1 
-11 1 

.names tm3_sram_data_in~28 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16416 
1-0 1 
-11 1 

.names tm3_sram_data_in~29 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16418 
1-0 1 
-11 1 

.names tm3_sram_data_in~30 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16420 
1-0 1 
-11 1 

.names tm3_sram_data_in~31 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16422 
1-0 1 
-11 1 

.names tm3_sram_data_in~32 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16424 
1-0 1 
-11 1 

.names tm3_sram_data_in~33 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16426 
1-0 1 
-11 1 

.names tm3_sram_data_in~34 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16428 
1-0 1 
-11 1 

.names tm3_sram_data_in~35 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16430 
1-0 1 
-11 1 

.names tm3_sram_data_in~36 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16432 
1-0 1 
-11 1 

.names tm3_sram_data_in~37 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16434 
1-0 1 
-11 1 

.names tm3_sram_data_in~38 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16436 
1-0 1 
-11 1 

.names tm3_sram_data_in~39 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16438 
1-0 1 
-11 1 

.names tm3_sram_data_in~40 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16440 
1-0 1 
-11 1 

.names tm3_sram_data_in~41 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16442 
1-0 1 
-11 1 

.names tm3_sram_data_in~42 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16444 
1-0 1 
-11 1 

.names tm3_sram_data_in~43 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16446 
1-0 1 
-11 1 

.names tm3_sram_data_in~44 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16448 
1-0 1 
-11 1 

.names tm3_sram_data_in~45 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16450 
1-0 1 
-11 1 

.names tm3_sram_data_in~46 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16452 
1-0 1 
-11 1 

.names tm3_sram_data_in~47 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16454 
1-0 1 
-11 1 

.names tm3_sram_data_in~48 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16456 
1-0 1 
-11 1 

.names tm3_sram_data_in~49 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16458 
1-0 1 
-11 1 

.names tm3_sram_data_in~50 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16460 
1-0 1 
-11 1 

.names tm3_sram_data_in~51 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16462 
1-0 1 
-11 1 

.names tm3_sram_data_in~52 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16464 
1-0 1 
-11 1 

.names tm3_sram_data_in~53 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16466 
1-0 1 
-11 1 

.names tm3_sram_data_in~54 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16468 
1-0 1 
-11 1 

.names tm3_sram_data_in~55 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16470 
1-0 1 
-11 1 

.names tm3_sram_data_in~56 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16472 
1-0 1 
-11 1 

.names tm3_sram_data_in~57 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16474 
1-0 1 
-11 1 

.names tm3_sram_data_in~58 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16476 
1-0 1 
-11 1 

.names tm3_sram_data_in~59 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16478 
1-0 1 
-11 1 

.names tm3_sram_data_in~60 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16480 
1-0 1 
-11 1 

.names tm3_sram_data_in~61 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16482 
1-0 1 
-11 1 

.names tm3_sram_data_in~62 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16484 
1-0 1 
-11 1 

.names tm3_sram_data_in~63 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16486 
1-0 1 
-11 1 

.names rgData~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16488 
1-0 1 
-11 1 

.names rgData~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16490 
1-0 1 
-11 1 

.names rgData~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16492 
1-0 1 
-11 1 

.names rgData~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16494 
1-0 1 
-11 1 

.names rgData~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16496 
1-0 1 
-11 1 

.names rgData~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16498 
1-0 1 
-11 1 

.names rgData~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16500 
1-0 1 
-11 1 

.names rgData~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16502 
1-0 1 
-11 1 

.names rgData~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16504 
1-0 1 
-11 1 

.names rgData~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16506 
1-0 1 
-11 1 

.names rgData~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16508 
1-0 1 
-11 1 

.names rgData~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16510 
1-0 1 
-11 1 

.names rgData~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16512 
1-0 1 
-11 1 

.names rgData~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16514 
1-0 1 
-11 1 

.names rgData~14 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16516 
1-0 1 
-11 1 

.names rgData~15 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16518 
1-0 1 
-11 1 

.names rgData~16 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16520 
1-0 1 
-11 1 

.names rgData~17 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16522 
1-0 1 
-11 1 

.names rgData~18 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16524 
1-0 1 
-11 1 

.names rgData~19 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16526 
1-0 1 
-11 1 

.names rgData~20 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16528 
1-0 1 
-11 1 

.names rgData~21 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16530 
1-0 1 
-11 1 

.names rgData~22 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16532 
1-0 1 
-11 1 

.names rgData~23 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16534 
1-0 1 
-11 1 

.names rgData~24 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16536 
1-0 1 
-11 1 

.names rgData~25 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16538 
1-0 1 
-11 1 

.names rgData~26 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16540 
1-0 1 
-11 1 

.names rgData~27 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16542 
1-0 1 
-11 1 

.names rgData~28 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16544 
1-0 1 
-11 1 

.names rgData~29 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16546 
1-0 1 
-11 1 

.names rgData~30 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16548 
1-0 1 
-11 1 

.names rgData~31 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16550 
1-0 1 
-11 1 

.names rgAddr~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16552 
1-0 1 
-11 1 

.names rgAddr~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16554 
1-0 1 
-11 1 

.names rgAddr~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16556 
1-0 1 
-11 1 

.names rgAddr~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16558 
1-0 1 
-11 1 

.names rgWE~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16560 
1-0 1 
-11 1 

.names rgWE~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16562 
1-0 1 
-11 1 

.names rgWE~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16564 
1-0 1 
-11 1 

.names rgAddrValid gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16566 
1-0 1 
-11 1 

.names raygroup10~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16568 
1-0 1 
-11 1 

.names raygroup10~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16570 
1-0 1 
-11 1 

.names $add~218^ADD~8-1[1] gnd $reduce_or~352^Y~0 $auto$rtlil.cc:2607:MuxGate$16572 
1-0 1 
-11 1 

.names $add~218^ADD~8-2[1] gnd $reduce_or~352^Y~0 $auto$rtlil.cc:2607:MuxGate$16574 
1-0 1 
-11 1 

.names raygroup01~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16576 
1-0 1 
-11 1 

.names raygroup01~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16578 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16580 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16582 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16584 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16586 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16588 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16590 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16592 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16594 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16596 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16598 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16600 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16602 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16604 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16606 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16608 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16610 
1-0 1 
-11 1 

.names $add~439^ADD~1-1[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$16612 
1-0 1 
-11 1 

.names $add~439^ADD~1-2[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$16614 
1-0 1 
-11 1 

.names $add~439^ADD~1-3[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$16616 
1-0 1 
-11 1 

.names resultdata~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16618 
1-0 1 
-11 1 

.names resultdata~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16620 
1-0 1 
-11 1 

.names resultdata~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16622 
1-0 1 
-11 1 

.names resultdata~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16624 
1-0 1 
-11 1 

.names resultdata~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16626 
1-0 1 
-11 1 

.names resultdata~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16628 
1-0 1 
-11 1 

.names resultdata~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16630 
1-0 1 
-11 1 

.names resultdata~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16632 
1-0 1 
-11 1 

.names resultdata~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16634 
1-0 1 
-11 1 

.names resultdata~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16636 
1-0 1 
-11 1 

.names resultdata~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16638 
1-0 1 
-11 1 

.names resultdata~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16640 
1-0 1 
-11 1 

.names resultdata~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16642 
1-0 1 
-11 1 

.names resultdata~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16644 
1-0 1 
-11 1 

.names resultdata~14 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16646 
1-0 1 
-11 1 

.names $sdff~731^Q~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16648 
1-0 1 
-11 1 

.names $sdff~731^Q~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16650 
1-0 1 
-11 1 

.names $sdff~731^Q~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16652 
1-0 1 
-11 1 

.names $sdff~731^Q~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16654 
1-0 1 
-11 1 

.names $sdff~731^Q~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16656 
1-0 1 
-11 1 

.names $sdff~731^Q~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16658 
1-0 1 
-11 1 

.names $sdff~731^Q~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16660 
1-0 1 
-11 1 

.names $sdff~731^Q~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16662 
1-0 1 
-11 1 

.names $sdff~731^Q~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16664 
1-0 1 
-11 1 

.names $sdff~731^Q~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16666 
1-0 1 
-11 1 

.names $sdff~731^Q~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16668 
1-0 1 
-11 1 

.names $sdff~731^Q~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16670 
1-0 1 
-11 1 

.names $sdff~731^Q~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16672 
1-0 1 
-11 1 

.names $sdff~731^Q~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16674 
1-0 1 
-11 1 

.names $sdff~731^Q~14 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16676 
1-0 1 
-11 1 

.names $sdff~731^Q~15 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16678 
1-0 1 
-11 1 

.names $sdff~731^Q~16 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16680 
1-0 1 
-11 1 

.names $sdff~731^Q~17 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16682 
1-0 1 
-11 1 

.names $sdff~731^Q~18 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16684 
1-0 1 
-11 1 

.names $sdff~731^Q~19 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16686 
1-0 1 
-11 1 

.names $sdff~731^Q~20 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16688 
1-0 1 
-11 1 

.names $sdff~731^Q~21 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16690 
1-0 1 
-11 1 

.names $sdff~731^Q~22 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16692 
1-0 1 
-11 1 

.names $sdff~731^Q~23 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16694 
1-0 1 
-11 1 

.names $sdff~731^Q~24 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16696 
1-0 1 
-11 1 

.names $sdff~731^Q~25 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16698 
1-0 1 
-11 1 

.names $sdff~731^Q~26 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16700 
1-0 1 
-11 1 

.names $sdff~731^Q~27 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16702 
1-0 1 
-11 1 

.names $sdff~731^Q~28 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16704 
1-0 1 
-11 1 

.names $sdff~731^Q~29 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16706 
1-0 1 
-11 1 

.names $sdff~731^Q~30 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16708 
1-0 1 
-11 1 

.names $sdff~731^Q~31 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16710 
1-0 1 
-11 1 

.names $sdff~731^Q~32 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16712 
1-0 1 
-11 1 

.names $sdff~731^Q~33 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16714 
1-0 1 
-11 1 

.names $sdff~731^Q~34 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16716 
1-0 1 
-11 1 

.names $sdff~731^Q~35 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16718 
1-0 1 
-11 1 

.names $sdff~731^Q~36 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16720 
1-0 1 
-11 1 

.names $sdff~731^Q~37 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16722 
1-0 1 
-11 1 

.names $sdff~731^Q~38 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16724 
1-0 1 
-11 1 

.names $sdff~731^Q~39 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16726 
1-0 1 
-11 1 

.names $sdff~731^Q~40 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16728 
1-0 1 
-11 1 

.names $sdff~731^Q~41 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16730 
1-0 1 
-11 1 

.names $sdff~731^Q~42 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16732 
1-0 1 
-11 1 

.names $sdff~731^Q~43 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16734 
1-0 1 
-11 1 

.names $sdff~731^Q~44 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16736 
1-0 1 
-11 1 

.names $sdff~731^Q~45 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16738 
1-0 1 
-11 1 

.names $sdff~731^Q~46 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16740 
1-0 1 
-11 1 

.names $sdff~731^Q~47 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16742 
1-0 1 
-11 1 

.names $sdff~731^Q~48 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16744 
1-0 1 
-11 1 

.names $sdff~731^Q~49 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16746 
1-0 1 
-11 1 

.names $sdff~731^Q~50 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16748 
1-0 1 
-11 1 

.names $sdff~731^Q~51 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16750 
1-0 1 
-11 1 

.names $sdff~731^Q~52 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16752 
1-0 1 
-11 1 

.names $sdff~731^Q~53 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16754 
1-0 1 
-11 1 

.names $sdff~731^Q~54 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16756 
1-0 1 
-11 1 

.names $sdff~731^Q~55 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16758 
1-0 1 
-11 1 

.names $sdff~731^Q~56 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16760 
1-0 1 
-11 1 

.names $sdff~731^Q~57 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16762 
1-0 1 
-11 1 

.names $sdff~731^Q~58 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16764 
1-0 1 
-11 1 

.names $sdff~731^Q~59 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16766 
1-0 1 
-11 1 

.names $sdff~731^Q~60 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16768 
1-0 1 
-11 1 

.names $sdff~731^Q~61 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16770 
1-0 1 
-11 1 

.names $sdff~731^Q~62 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16772 
1-0 1 
-11 1 

.names $sdff~731^Q~63 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16774 
1-0 1 
-11 1 

.names $ne~766^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16776 
1-0 1 
-11 1 

.names resultdata~17 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16778 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16780 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16782 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16784 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16786 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16788 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16790 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16792 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16794 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16796 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16798 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16800 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16802 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16804 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16806 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16808 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] gnd pglobalreset \
 $auto$rtlil.cc:2607:MuxGate$16810 
1-0 1 
-11 1 

.names pglobalreset $auto$rtlil.cc:2607:MuxGate$16812 
0 1 

.names $mux~525^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16814 
1-0 1 
-11 1 

.names $mux~525^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16816 
1-0 1 
-11 1 

.names $mux~525^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16818 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16824 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16826 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16828 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16830 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16832 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16834 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16836 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16838 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16840 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16842 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16844 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16846 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16848 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16850 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16852 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16854 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16856 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16858 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16860 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16862 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16864 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16866 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16868 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16870 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16872 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16874 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16876 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16878 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16880 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16882 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16884 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16886 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16888 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16890 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16892 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16894 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16896 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16898 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16900 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16902 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16904 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16906 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16908 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16910 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16912 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16914 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16916 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16918 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16920 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16922 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16924 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16926 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16928 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16930 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16932 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16934 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16936 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16938 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16940 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16942 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16944 gnd $reduce_or~521^Y~0 $auto$rtlil.cc:2607:MuxGate$16946 
1-0 1 
-11 1 

.names $not~388^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16950 
1-0 1 
-11 1 

.names $dff~747^Q~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$16952 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16954 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16956 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16958 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16960 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16962 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16964 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16966 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16968 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16970 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16972 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16974 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16976 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16978 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16980 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16982 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16984 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16986 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16988 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16990 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16992 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16994 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$16996 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$16998 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17000 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17002 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17004 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17006 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17008 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17010 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17012 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17014 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17016 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17018 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17020 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17022 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17024 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17026 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17028 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17030 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17032 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17034 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17036 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17038 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17040 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17042 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17044 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17046 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17048 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17050 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17052 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17054 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17056 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17058 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17060 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17062 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17064 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17066 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17068 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17070 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17072 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17074 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17076 
1-0 1 
-11 1 

.names $add~219^ADD~10-1[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17078 
1-0 1 
-11 1 

.names $add~219^ADD~10-2[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17080 
1-0 1 
-11 1 

.names $add~219^ADD~10-3[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17082 
1-0 1 
-11 1 

.names $add~219^ADD~10-4[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17084 
1-0 1 
-11 1 

.names $add~219^ADD~10-5[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17086 
1-0 1 
-11 1 

.names $add~219^ADD~10-6[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17088 
1-0 1 
-11 1 

.names $add~219^ADD~10-7[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17090 
1-0 1 
-11 1 

.names $add~219^ADD~10-8[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17092 
1-0 1 
-11 1 

.names $add~219^ADD~10-9[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17094 
1-0 1 
-11 1 

.names $add~219^ADD~10-10[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17096 
1-0 1 
-11 1 

.names $add~219^ADD~10-11[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17098 
1-0 1 
-11 1 

.names $add~219^ADD~10-12[1] gnd $reduce_or~27^Y~0 $auto$rtlil.cc:2607:MuxGate$17100 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17102 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17104 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2598:NotGate$15890 gnd $reduce_or~26^Y~0 $auto$rtlil.cc:2607:MuxGate$17106 
1-0 1 
-11 1 

.names $not~389^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17108 
1-0 1 
-11 1 

.names $mux~202^Y~12 gnd $reduce_or~176^Y~0 $auto$rtlil.cc:2607:MuxGate$17110 
1-0 1 
-11 1 

.names $mux~202^Y~13 gnd $reduce_or~176^Y~0 $auto$rtlil.cc:2607:MuxGate$17112 
1-0 1 
-11 1 

.names $mux~202^Y~14 gnd $reduce_or~176^Y~0 $auto$rtlil.cc:2607:MuxGate$17114 
1-0 1 
-11 1 

.names $mux~202^Y~15 gnd $reduce_or~176^Y~0 $auto$rtlil.cc:2607:MuxGate$17116 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17118 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17120 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17124 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17126 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17128 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17130 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17132 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17134 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17136 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17138 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17140 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17142 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17144 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17146 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17148 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17150 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17152 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17154 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17156 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17158 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17160 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17162 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17164 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17166 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17168 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17170 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17172 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17174 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17176 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17178 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17180 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17182 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17184 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17186 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17188 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17190 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17192 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17194 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17196 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17198 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17200 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17202 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17204 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17206 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17208 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17210 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17212 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17214 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17216 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17218 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17220 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17222 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17224 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17226 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17228 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17230 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17232 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17234 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17236 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17238 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17240 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17242 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17244 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17246 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17248 
1-0 1 
-11 1 

.names $mux~212^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17250 
1-0 1 
-11 1 

.names $mux~212^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17252 
1-0 1 
-11 1 

.names $mux~212^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17254 
1-0 1 
-11 1 

.names $mux~212^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17256 
1-0 1 
-11 1 

.names $mux~212^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17258 
1-0 1 
-11 1 

.names $mux~212^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17260 
1-0 1 
-11 1 

.names $mux~212^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17262 
1-0 1 
-11 1 

.names $mux~212^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17264 
1-0 1 
-11 1 

.names $mux~212^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17266 
1-0 1 
-11 1 

.names $mux~212^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17268 
1-0 1 
-11 1 

.names $mux~212^Y~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17270 
1-0 1 
-11 1 

.names $mux~212^Y~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17272 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17274 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17276 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17278 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17280 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17282 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17284 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17286 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17288 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17290 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17292 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17294 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17296 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17298 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17300 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17302 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17304 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17306 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17308 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17310 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17312 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17314 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17316 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17318 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17320 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17322 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17324 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17326 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17328 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17330 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17332 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17334 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17336 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17338 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17340 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17342 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17344 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17346 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17348 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17350 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17352 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17354 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17356 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17358 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17360 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17362 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17364 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17366 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17368 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17370 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17372 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17374 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17376 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17378 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17380 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17382 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17384 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17386 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17388 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17390 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17392 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17394 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17396 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17398 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17400 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17402 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17404 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17406 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17408 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17410 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17412 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17414 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17416 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17418 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17420 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17422 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17424 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17426 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17428 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17430 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17432 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17434 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17436 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17438 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17440 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17442 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17444 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17446 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17448 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17450 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17452 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17454 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17456 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17458 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17460 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17462 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17464 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17466 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17468 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17470 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17472 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17474 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17476 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17478 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17480 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17482 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17484 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17486 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17488 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17490 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17492 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17494 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17496 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17498 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17500 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17502 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17504 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17506 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17508 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17510 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17512 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17514 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17516 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17518 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17520 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17522 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17524 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17526 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17528 
1-0 1 
-11 1 

.names $add~34^ADD~15-1[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17530 
1-0 1 
-11 1 

.names $add~34^ADD~15-2[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17532 
1-0 1 
-11 1 

.names $add~34^ADD~15-3[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17534 
1-0 1 
-11 1 

.names $add~34^ADD~15-4[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17536 
1-0 1 
-11 1 

.names $add~34^ADD~15-5[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17538 
1-0 1 
-11 1 

.names $add~34^ADD~15-6[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17540 
1-0 1 
-11 1 

.names $add~34^ADD~15-7[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17542 
1-0 1 
-11 1 

.names $add~34^ADD~15-8[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17544 
1-0 1 
-11 1 

.names $add~34^ADD~15-9[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17546 
1-0 1 
-11 1 

.names $add~34^ADD~15-10[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17548 
1-0 1 
-11 1 

.names $add~34^ADD~15-11[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17550 
1-0 1 
-11 1 

.names $add~34^ADD~15-12[1] gnd $reduce_or~28^Y~0 $auto$rtlil.cc:2607:MuxGate$17552 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.Y[0] vcc pglobalreset $auto$rtlil.cc:2607:MuxGate$17554 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17556 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17558 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17560 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17562 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17564 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.S[4] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17566 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17568 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17570 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17572 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17574 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17576 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17578 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17580 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17582 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17584 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17586 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17588 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17590 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17592 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17594 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17596 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17598 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17600 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17602 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17604 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17606 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17608 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17610 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17612 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17614 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17616 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17618 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17620 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17622 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17624 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17626 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17628 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17630 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17632 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17634 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17636 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17638 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17640 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17642 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17644 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17646 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17648 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17650 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17652 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17654 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17656 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17658 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17660 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17662 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17664 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17666 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17668 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17670 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17672 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17674 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17676 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17678 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17680 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17682 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17684 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17686 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17688 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17690 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17692 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17694 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17696 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-0^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17698 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-1^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17700 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-2^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17702 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-3^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17704 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-4^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17706 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-5^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17708 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-6^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17710 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-7^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17712 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-8^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17714 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-9^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17716 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-10^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17718 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-11^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17720 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-12^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17722 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-13^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17724 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-14^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17726 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-15^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17728 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-16^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17730 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-17^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17732 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-18^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17734 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-19^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17736 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-20^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17738 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-21^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17740 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-22^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17742 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-23^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17744 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-24^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17746 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-25^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17748 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-26^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17750 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-27^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17752 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-28^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17754 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-29^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17756 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-30^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17758 
1-0 1 
-11 1 

.names single_port_ram^MEM~6-31^out~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17760 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17762 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17764 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17766 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17768 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.Y[0] vcc pglobalreset $auto$rtlil.cc:2607:MuxGate$17770 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17772 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17774 gnd $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17776 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17778 gnd $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17780 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17782 gnd $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17784 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17786 vcc $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17788 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17790 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17792 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17794 gnd $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17796 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17798 gnd $or~534^Y~0 $auto$rtlil.cc:2607:MuxGate$17800 
1-0 1 
-11 1 

.names $or~376^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17802 
1-0 1 
-11 1 

.names $dff~595^Q~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17804 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17806 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17808 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17810 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17812 
1-0 1 
-11 1 

.names $not~204^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17814 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.Y gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17816 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17818 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17820 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17822 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17824 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17826 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17828 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17830 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17832 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17834 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17836 
1-0 1 
-11 1 

.names $mux~379^Y~12 gnd $reduce_or~351^Y~0 $auto$rtlil.cc:2607:MuxGate$17838 
1-0 1 
-11 1 

.names $mux~379^Y~13 gnd $reduce_or~351^Y~0 $auto$rtlil.cc:2607:MuxGate$17840 
1-0 1 
-11 1 

.names $mux~379^Y~14 gnd $reduce_or~351^Y~0 $auto$rtlil.cc:2607:MuxGate$17842 
1-0 1 
-11 1 

.names $mux~379^Y~15 gnd $reduce_or~351^Y~0 $auto$rtlil.cc:2607:MuxGate$17844 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[0] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17846 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17848 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[2] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17850 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[3] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17852 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[4] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17854 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[5] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17856 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[6] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17858 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[7] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17860 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[8] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17862 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[9] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17864 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[10] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17866 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[11] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17868 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[12] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17870 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[13] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17872 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[14] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17874 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[15] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17876 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[16] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17878 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.Y[17] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17880 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.Y gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17882 
1-0 1 
-11 1 

.names $add~395^ADD~11-1[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17884 
1-0 1 
-11 1 

.names $add~395^ADD~11-2[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17886 
1-0 1 
-11 1 

.names $add~395^ADD~11-3[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17888 
1-0 1 
-11 1 

.names $add~396^ADD~12-1[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17890 
1-0 1 
-11 1 

.names $add~396^ADD~12-2[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17892 
1-0 1 
-11 1 

.names $add~396^ADD~12-3[1] gnd $reduce_or~416^Y~0 $auto$rtlil.cc:2607:MuxGate$17894 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.Y[0] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17896 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17898 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.Y[2] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17900 
1-0 1 
-11 1 

.names $not~211^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17902 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17904 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17906 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17908 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17910 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17912 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17914 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[0] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17916 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[1] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17918 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[2] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17920 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[3] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17922 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[4] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17924 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[5] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17926 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[6] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17928 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[7] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17930 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[8] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17932 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[9] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17934 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[10] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17936 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[11] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17938 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[12] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17940 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[13] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17942 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[14] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17944 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[15] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17946 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[16] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17948 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.Y[17] gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$17950 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17952 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17954 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17956 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17958 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17960 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17962 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17964 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17966 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17968 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17970 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17972 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17974 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17976 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17978 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17980 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17982 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17984 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17986 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17988 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17990 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17992 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17994 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$17996 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$17998 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18000 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18002 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18004 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18006 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18008 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18010 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18012 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18014 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18016 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18018 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18020 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18022 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18024 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18026 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18028 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18030 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18032 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18034 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18036 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18038 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18040 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18042 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18044 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18046 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18048 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18050 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18052 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18054 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18056 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18058 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18060 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18062 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18064 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18066 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18068 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18070 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18072 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18074 
1-0 1 
-11 1 

.names $not~210^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18076 
1-0 1 
-11 1 

.names resultdata~15 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18080 
1-0 1 
-11 1 

.names resultdata~31 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18082 
1-0 1 
-11 1 

.names resultdata~16 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18084 
1-0 1 
-11 1 

.names resultdata~18 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18086 
1-0 1 
-11 1 

.names resultdata~19 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18088 
1-0 1 
-11 1 

.names resultdata~20 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18090 
1-0 1 
-11 1 

.names resultdata~21 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18092 
1-0 1 
-11 1 

.names resultdata~22 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18094 
1-0 1 
-11 1 

.names resultdata~23 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18096 
1-0 1 
-11 1 

.names resultdata~24 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18098 
1-0 1 
-11 1 

.names resultdata~25 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18100 
1-0 1 
-11 1 

.names resultdata~26 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18102 
1-0 1 
-11 1 

.names resultdata~27 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18104 
1-0 1 
-11 1 

.names resultdata~28 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18106 
1-0 1 
-11 1 

.names resultdata~29 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18108 
1-0 1 
-11 1 

.names resultdata~30 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18110 
1-0 1 
-11 1 

.names $add~440^ADD~2-1[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$18112 
1-0 1 
-11 1 

.names $add~440^ADD~2-2[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$18114 
1-0 1 
-11 1 

.names $add~440^ADD~2-3[1] gnd $reduce_or~460^Y~0 $auto$rtlil.cc:2607:MuxGate$18116 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18118 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18120 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18122 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18124 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18126 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18128 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18130 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18132 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18134 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18136 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18138 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18140 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18142 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18144 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18146 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18148 
1-0 1 
-11 1 

.names $mux~208^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18150 
1-0 1 
-11 1 

.names $mux~208^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18152 
1-0 1 
-11 1 

.names $mux~208^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18154 
1-0 1 
-11 1 

.names $mux~208^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18156 
1-0 1 
-11 1 

.names $mux~208^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18158 
1-0 1 
-11 1 

.names $mux~208^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18160 
1-0 1 
-11 1 

.names $mux~208^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18162 
1-0 1 
-11 1 

.names $mux~208^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18164 
1-0 1 
-11 1 

.names $mux~208^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18166 
1-0 1 
-11 1 

.names $mux~208^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18168 
1-0 1 
-11 1 

.names $mux~208^Y~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18170 
1-0 1 
-11 1 

.names $mux~208^Y~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18172 
1-0 1 
-11 1 

.names $mux~208^Y~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18174 
1-0 1 
-11 1 

.names $mux~208^Y~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18176 
1-0 1 
-11 1 

.names $mux~762^Y~0 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18178 
1-0 1 
-11 1 

.names $mux~762^Y~1 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18180 
1-0 1 
-11 1 

.names $mux~762^Y~2 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18182 
1-0 1 
-11 1 

.names $mux~762^Y~3 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18184 
1-0 1 
-11 1 

.names $mux~762^Y~4 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18186 
1-0 1 
-11 1 

.names $mux~762^Y~5 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18188 
1-0 1 
-11 1 

.names $mux~762^Y~6 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18190 
1-0 1 
-11 1 

.names $mux~762^Y~7 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18192 
1-0 1 
-11 1 

.names $mux~762^Y~8 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18194 
1-0 1 
-11 1 

.names $mux~762^Y~9 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18196 
1-0 1 
-11 1 

.names $mux~762^Y~10 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18198 
1-0 1 
-11 1 

.names $mux~762^Y~11 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18200 
1-0 1 
-11 1 

.names $mux~762^Y~12 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18202 
1-0 1 
-11 1 

.names $mux~762^Y~13 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18204 
1-0 1 
-11 1 

.names $mux~762^Y~14 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18206 
1-0 1 
-11 1 

.names $mux~762^Y~15 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18208 
1-0 1 
-11 1 

.names $mux~762^Y~16 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18210 
1-0 1 
-11 1 

.names $mux~762^Y~17 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18212 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18214 gnd $or~654^Y~0 $auto$rtlil.cc:2607:MuxGate$18216 
1-0 1 
-11 1 

.names $add~33^ADD~14-1[1] gnd $reduce_or~177^Y~0 $auto$rtlil.cc:2607:MuxGate$18218 
1-0 1 
-11 1 

.names $add~33^ADD~14-2[1] gnd $reduce_or~177^Y~0 $auto$rtlil.cc:2607:MuxGate$18220 
1-0 1 
-11 1 

.names $auto$rtlil.cc:2607:MuxGate$18222 gnd pglobalreset $auto$rtlil.cc:2607:MuxGate$18224 
1-0 1 
-11 1 

.names $not~392^Y~0 vcc pglobalreset $auto$rtlil.cc:2607:MuxGate$18226 
1-0 1 
-11 1 

.names gnd $mux~480^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] $auto$rtlil.cc:2607:MuxGate$16066 
1-0 1 
-11 1 

.names gnd $mux~437^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] $auto$rtlil.cc:2607:MuxGate$16820 
1-0 1 
-11 1 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~31 \
 out=single_port_ram^MEM~6-31^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~0 \
 out=single_port_ram^MEM~6-0^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~1 \
 out=single_port_ram^MEM~6-1^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~2 \
 out=single_port_ram^MEM~6-2^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~3 \
 out=single_port_ram^MEM~6-3^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~4 \
 out=single_port_ram^MEM~6-4^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~5 \
 out=single_port_ram^MEM~6-5^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~6 \
 out=single_port_ram^MEM~6-6^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~7 \
 out=single_port_ram^MEM~6-7^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~8 \
 out=single_port_ram^MEM~6-8^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~9 \
 out=single_port_ram^MEM~6-9^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~10 \
 out=single_port_ram^MEM~6-10^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~11 \
 out=single_port_ram^MEM~6-11^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~12 \
 out=single_port_ram^MEM~6-12^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~13 \
 out=single_port_ram^MEM~6-13^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~14 \
 out=single_port_ram^MEM~6-14^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~15 \
 out=single_port_ram^MEM~6-15^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~16 \
 out=single_port_ram^MEM~6-16^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~17 \
 out=single_port_ram^MEM~6-17^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~18 \
 out=single_port_ram^MEM~6-18^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~19 \
 out=single_port_ram^MEM~6-19^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~20 \
 out=single_port_ram^MEM~6-20^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~21 \
 out=single_port_ram^MEM~6-21^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~22 \
 out=single_port_ram^MEM~6-22^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~23 \
 out=single_port_ram^MEM~6-23^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~24 \
 out=single_port_ram^MEM~6-24^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~25 \
 out=single_port_ram^MEM~6-25^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~26 \
 out=single_port_ram^MEM~6-26^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~27 \
 out=single_port_ram^MEM~6-27^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~28 \
 out=single_port_ram^MEM~6-28^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~29 \
 out=single_port_ram^MEM~6-29^out~0 we=$not~506^Y~0 

.subckt single_port_ram addr[0]=$mux~507^Y~0 addr[1]=$mux~507^Y~1 addr[2]=$mux~507^Y~2 addr[3]=$mux~507^Y~3 \
 addr[4]=$mux~507^Y~4 addr[5]=$mux~507^Y~5 addr[6]=$mux~507^Y~6 addr[7]=$mux~507^Y~7 addr[8]=$mux~507^Y~8 addr[9]=$mux~507^Y~9 \
 addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=tm3_clk_v0 data=brdatain~30 \
 out=single_port_ram^MEM~6-30^out~0 we=$not~506^Y~0 

.names $auto$simplemap.cc:240:simplemap_eqne$11755[2] $auto$rtlil.cc:2598:NotGate$15816 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11804[0] $auto$rtlil.cc:2598:NotGate$15812 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11804[1] $auto$rtlil.cc:2598:NotGate$15814 
0 1 

.names $and~222^Y~0 $auto$rtlil.cc:2598:NotGate$15830 
0 1 

.names $and~53^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.B[2] 
0 1 

.names $and~42^Y~0 $auto$rtlil.cc:2598:NotGate$15834 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B[3] $auto$rtlil.cc:2598:NotGate$15836 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9025[0] $auto$rtlil.cc:2598:NotGate$15840 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10932[1] $auto$rtlil.cc:2598:NotGate$15838 
0 1 

.names $and~41^Y~0 $auto$rtlil.cc:2598:NotGate$15848 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9104 $auto$rtlil.cc:2598:NotGate$15850 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11345[1] $auto$rtlil.cc:2598:NotGate$15858 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12001[2] $auto$rtlil.cc:2598:NotGate$15860 
0 1 

.names $sdff~6^Q~0 $auto$rtlil.cc:2598:NotGate$15870 
0 1 

.names $sdff~6^Q~4 $auto$rtlil.cc:2598:NotGate$15872 
0 1 

.names $sdff~6^Q~5 $auto$rtlil.cc:2598:NotGate$15874 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11460[0] $auto$rtlil.cc:2598:NotGate$15862 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12018[1] $auto$rtlil.cc:2598:NotGate$15880 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12565[0] $auto$rtlil.cc:2598:NotGate$15882 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12151[0] $auto$rtlil.cc:2598:NotGate$15854 
0 1 

.names $sdff~400^Q~0 $auto$rtlil.cc:2598:NotGate$15892 
0 1 

.names $sdff~400^Q~1 $auto$rtlil.cc:2598:NotGate$15890 
0 1 

.names $and~399^Y~0 $auto$rtlil.cc:2598:NotGate$15896 
0 1 

.names $and~236^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.B[2] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B[3] $auto$rtlil.cc:2598:NotGate$15910 
0 1 

.names $and~238^Y~0 $auto$rtlil.cc:2598:NotGate$15912 
0 1 

.names $and~237^Y~0 $auto$rtlil.cc:2598:NotGate$15914 
0 1 

.names $sdff~444^Q~0 $auto$rtlil.cc:2598:NotGate$15924 
0 1 

.names $sdff~444^Q~1 $auto$rtlil.cc:2598:NotGate$15922 
0 1 

.names $and~220^Y~0 $auto$rtlil.cc:2598:NotGate$15928 
0 1 

.names $sdff~57^Q~0 $auto$rtlil.cc:2598:NotGate$15930 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.A $auto$rtlil.cc:2598:NotGate$15932 
0 1 

.names $and~36^Y~0 $auto$rtlil.cc:2598:NotGate$15934 
0 1 

.names $and~234^Y~0 $auto$rtlil.cc:2598:NotGate$15936 
0 1 

.names $sdffe~539^Q~0 $auto$rtlil.cc:2598:NotGate$15938 
0 1 

.names $and~51^Y~0 $auto$rtlil.cc:2598:NotGate$15954 
0 1 

.names $sdff~239^Q~0 $auto$rtlil.cc:2598:NotGate$15956 
0 1 

.names $and~225^Y~0 $auto$rtlil.cc:2598:NotGate$15962 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9230[1] $auto$rtlil.cc:2598:NotGate$15966 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.A $auto$rtlil.cc:2598:NotGate$15968 
0 1 

.names $sdff~509^Q~0 $auto$rtlil.cc:2598:NotGate$15970 
0 1 

.names $or~772^Y~0 $auto$rtlil.cc:2598:NotGate$15972 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10167[1] $auto$rtlil.cc:2598:NotGate$15974 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.A $auto$rtlil.cc:2598:NotGate$15980 
0 1 

.names $and~39^Y~0 $auto$rtlil.cc:2598:NotGate$15904 
0 1 

.names $sdff~5^Q~5 $auto$rtlil.cc:2598:NotGate$15984 
0 1 

.names $sdff~5^Q~4 $auto$rtlil.cc:2598:NotGate$15986 
0 1 

.names $sdff~5^Q~0 $auto$rtlil.cc:2598:NotGate$15988 
0 1 

.names $and~55^Y~0 $auto$rtlil.cc:2598:NotGate$15992 
0 1 

.names $and~224^Y~0 $auto$rtlil.cc:2598:NotGate$15994 
0 1 

.names $and~38^Y~0 $auto$rtlil.cc:2598:NotGate$15998 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10133[1] $auto$rtlil.cc:2598:NotGate$15942 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10151[0] $auto$rtlil.cc:2598:NotGate$15940 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10133[2] $auto$rtlil.cc:2598:NotGate$15944 
0 1 

.names $and~443^Y~0 $auto$rtlil.cc:2598:NotGate$16008 
0 1 

.names addr2_ready $auto$rtlil.cc:2598:NotGate$16010 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11345[2] $auto$rtlil.cc:2598:NotGate$15852 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10039[1] $auto$rtlil.cc:2598:NotGate$16018 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.A $auto$rtlil.cc:2598:NotGate$16022 
0 1 

.names $and~54^Y~0 $auto$rtlil.cc:2598:NotGate$16024 
0 1 

.names $sdff~242^Q~0 $auto$rtlil.cc:2598:NotGate$15996 
0 1 

.names $sdff~60^Q~0 $auto$rtlil.cc:2598:NotGate$15920 
0 1 

.names wanttriID $auto$rtlil.cc:2598:NotGate$16032 
0 1 

.names $sdff~487^Q~0 $auto$rtlil.cc:2598:NotGate$16034 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9167 $auto$rtlil.cc:2598:NotGate$16038 
0 1 

.names $and~728^Y~0 $auto$rtlil.cc:2598:NotGate$16040 
0 1 

.names data2_ready $auto$rtlil.cc:2598:NotGate$16036 
0 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11460[1] $auto$rtlil.cc:2598:NotGate$15868 
0 1 

.names resultready $auto$rtlil.cc:2598:NotGate$16046 
0 1 

.names $and~35^Y~0 $auto$rtlil.cc:2598:NotGate$16048 
0 1 

.names pglobalreset $not~21^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10018 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10018 $sdff~3^Q~0 $reduce_or~25^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10030 $auto$rtlil.cc:2598:NotGate$15932 \
 $auto$simplemap.cc:246:simplemap_eqne$10028 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10046 $auto$rtlil.cc:2598:NotGate$15934 \
 $auto$simplemap.cc:246:simplemap_eqne$10044 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.A $auto$rtlil.cc:2598:NotGate$15936 \
 $auto$simplemap.cc:117:simplemap_reduce$10060[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10030 $auto$simplemap.cc:117:simplemap_reduce$10060[1] \
 $auto$simplemap.cc:246:simplemap_eqne$10058 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15968 $auto$simplemap.cc:246:simplemap_eqne$10071 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10114 $auto$rtlil.cc:2598:NotGate$15962 \
 $auto$simplemap.cc:246:simplemap_eqne$10112 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10140 $auto$simplemap.cc:240:simplemap_eqne$10133[2] \
 $auto$simplemap.cc:246:simplemap_eqne$10138 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10158 $auto$simplemap.cc:240:simplemap_eqne$10133[2] \
 $auto$simplemap.cc:246:simplemap_eqne$10156 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$10167[1] $auto$simplemap.cc:117:simplemap_reduce$10174 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10174 $auto$rtlil.cc:2598:NotGate$15938 \
 $auto$simplemap.cc:246:simplemap_eqne$10172 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10189 $auto$simplemap.cc:240:simplemap_eqne$10133[2] \
 $auto$simplemap.cc:246:simplemap_eqne$10187 
1- 1 
-1 1 

.names $dff~556^Q~6 $dff~556^Q~5 $auto$hard_block.cc:122:cell_hard_block$7457.B_AND_S[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10151[0] $auto$simplemap.cc:240:simplemap_eqne$10133[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10211 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10211 $auto$rtlil.cc:2598:NotGate$15944 \
 $auto$simplemap.cc:246:simplemap_eqne$10209 
1- 1 
-1 1 

.names $sdff~57^Q~0 $auto$simplemap.cc:240:simplemap_eqne$11245[1] $auto$simplemap.cc:117:simplemap_reduce$10228[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[0] $auto$simplemap.cc:117:simplemap_reduce$10228[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10236[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10236[0] $auto$simplemap.cc:117:simplemap_reduce$10236[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10240[0] 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15940 $auto$simplemap.cc:240:simplemap_eqne$10133[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10140 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10140 $auto$rtlil.cc:2598:NotGate$15944 \
 $auto$simplemap.cc:246:simplemap_eqne$10250 
1- 1 
-1 1 

.names $dff~556^Q~2 $dff~556^Q~1 $auto$hard_block.cc:122:cell_hard_block$7436.S[0] 
1- 1 
-1 1 

.names $dff~556^Q~7 $dff~556^Q~8 $auto$hard_block.cc:122:cell_hard_block$7436.S[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10151[0] $auto$rtlil.cc:2598:NotGate$15942 \
 $auto$simplemap.cc:117:simplemap_reduce$10158 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10158 $auto$rtlil.cc:2598:NotGate$15944 \
 $auto$simplemap.cc:246:simplemap_eqne$10279 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15940 $auto$rtlil.cc:2598:NotGate$15942 $auto$simplemap.cc:117:simplemap_reduce$10189 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10189 $auto$rtlil.cc:2598:NotGate$15944 $auto$rtlil.cc:2598:NotGate$16006 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15840 $auto$rtlil.cc:2598:NotGate$15838 $auto$simplemap.cc:246:simplemap_eqne$10325 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16006 $auto$simplemap.cc:246:simplemap_eqne$10335 
1- 1 
-1 1 

.names $and~450^Y~0 $and~449^Y~0 $reduce_or~453^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[4] $auto$simplemap.cc:117:simplemap_reduce$10374[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10384[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[2] $auto$simplemap.cc:117:simplemap_reduce$10384[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10390[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10390[0] $auto$simplemap.cc:117:simplemap_reduce$10390[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10393 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10393 $auto$simplemap.cc:117:simplemap_reduce$10384[4] $reduce_or~135^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $dff~137^Q~2 $auto$simplemap.cc:117:simplemap_reduce$10374[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $auto$hard_block.cc:122:cell_hard_block$7269.S[2] \
 $auto$simplemap.cc:117:simplemap_reduce$10374[2] 
1- 1 
-1 1 

.names $dff~137^Q~18 $dff~137^Q~3 $auto$simplemap.cc:117:simplemap_reduce$10374[3] 
1- 1 
-1 1 

.names $dff~137^Q~17 $dff~137^Q~4 $auto$simplemap.cc:117:simplemap_reduce$10374[4] 
1- 1 
-1 1 

.names $dff~137^Q~16 $dff~137^Q~15 $auto$simplemap.cc:117:simplemap_reduce$10397[5] 
1- 1 
-1 1 

.names $dff~137^Q~0 $dff~137^Q~14 $auto$simplemap.cc:117:simplemap_reduce$10397[6] 
1- 1 
-1 1 

.names $dff~137^Q~1 $dff~137^Q~5 $auto$simplemap.cc:117:simplemap_reduce$10397[7] 
1- 1 
-1 1 

.names $dff~137^Q~13 $dff~137^Q~11 $auto$simplemap.cc:117:simplemap_reduce$10397[8] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[0] $auto$simplemap.cc:117:simplemap_reduce$10374[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10384[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[2] $auto$simplemap.cc:117:simplemap_reduce$10374[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10384[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[4] $auto$simplemap.cc:117:simplemap_reduce$10397[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10407[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10397[6] $auto$simplemap.cc:117:simplemap_reduce$10397[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10407[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10397[8] $dff~137^Q~9 $auto$simplemap.cc:117:simplemap_reduce$10407[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[0] $auto$simplemap.cc:117:simplemap_reduce$10384[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10390[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10407[2] $auto$simplemap.cc:117:simplemap_reduce$10407[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10413[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10390[0] $auto$simplemap.cc:117:simplemap_reduce$10413[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10416 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10416 $auto$simplemap.cc:117:simplemap_reduce$10407[4] $reduce_or~136^Y~0 
1- 1 
-1 1 

.names $dff~137^Q~4 $dff~137^Q~0 $reduce_or~178^Y~0 
1- 1 
-1 1 

.names $and~78^Y~0 $and~79^Y~0 $reduce_or~120^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $reduce_or~357^Y~0 
1- 1 
-1 1 

.names $and~54^Y~0 $auto$rtlil.cc:2598:NotGate$15992 $auto$simplemap.cc:117:simplemap_reduce$10450[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10450[0] $auto$simplemap.cc:117:simplemap_reduce$10450[1] \
 $auto$simplemap.cc:246:simplemap_eqne$10448 
1- 1 
-1 1 

.names $and~289^Y~0 $and~290^Y~0 $reduce_or~309^Y~0 
1- 1 
-1 1 

.names $and~265^Y~0 $and~264^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10526 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10526 $and~266^Y~0 $reduce_or~302^Y~0 
1- 1 
-1 1 

.names $and~274^Y~0 $and~275^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10541 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10541 $and~276^Y~0 $reduce_or~305^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~11 $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $auto$simplemap.cc:117:simplemap_reduce$10546[3] 
1- 1 
-1 1 

.names $dff~316^Q~7 $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $auto$simplemap.cc:117:simplemap_reduce$10546[5] 
1- 1 
-1 1 

.names $dff~316^Q~5 $dff~316^Q~4 $auto$simplemap.cc:117:simplemap_reduce$10546[6] 
1- 1 
-1 1 

.names $dff~316^Q~3 $dff~316^Q~1 $auto$simplemap.cc:117:simplemap_reduce$10546[7] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[2] $auto$simplemap.cc:117:simplemap_reduce$10546[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10556[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[4] $auto$simplemap.cc:117:simplemap_reduce$10546[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10556[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[6] $auto$simplemap.cc:117:simplemap_reduce$10546[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10556[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[0] $auto$simplemap.cc:117:simplemap_reduce$10556[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10562[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[2] $auto$simplemap.cc:117:simplemap_reduce$10556[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10562[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10562[0] $auto$simplemap.cc:117:simplemap_reduce$10562[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10565 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10565 $auto$simplemap.cc:117:simplemap_reduce$10556[4] $reduce_or~313^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~17 $dff~316^Q~15 $auto$simplemap.cc:117:simplemap_reduce$10599[0] 
1- 1 
-1 1 

.names $dff~316^Q~14 $dff~316^Q~13 $auto$simplemap.cc:117:simplemap_reduce$10599[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $dff~316^Q~11 $auto$simplemap.cc:117:simplemap_reduce$10599[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $dff~316^Q~9 $auto$simplemap.cc:117:simplemap_reduce$10599[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[0] $auto$simplemap.cc:117:simplemap_reduce$10599[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10609[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[2] $auto$simplemap.cc:117:simplemap_reduce$10599[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10609[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10609[0] $auto$simplemap.cc:117:simplemap_reduce$10609[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10615[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10615[0] $auto$simplemap.cc:117:simplemap_reduce$10615[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10618 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10618 $auto$simplemap.cc:117:simplemap_reduce$10556[4] $reduce_or~314^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~13 $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $auto$simplemap.cc:117:simplemap_reduce$10546[2] 
1- 1 
-1 1 

.names $dff~316^Q~11 $dff~316^Q~9 $auto$simplemap.cc:117:simplemap_reduce$10622[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $dff~316^Q~7 $auto$simplemap.cc:117:simplemap_reduce$10599[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $dff~316^Q~5 $auto$simplemap.cc:117:simplemap_reduce$10599[5] 
1- 1 
-1 1 

.names $dff~316^Q~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $auto$simplemap.cc:117:simplemap_reduce$10546[8] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[2] $auto$simplemap.cc:117:simplemap_reduce$10622[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10632[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[4] $auto$simplemap.cc:117:simplemap_reduce$10599[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10609[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[6] $auto$simplemap.cc:117:simplemap_reduce$10599[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10609[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[8] $dff~316^Q~18 $auto$simplemap.cc:117:simplemap_reduce$10556[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[0] $auto$simplemap.cc:117:simplemap_reduce$10632[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10638[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10609[2] $auto$simplemap.cc:117:simplemap_reduce$10609[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10615[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10638[0] $auto$simplemap.cc:117:simplemap_reduce$10615[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10641 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10641 $auto$simplemap.cc:117:simplemap_reduce$10556[4] $reduce_or~315^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~4 $dff~316^Q~0 $reduce_or~353^Y~0 
1- 1 
-1 1 

.names $and~278^Y~0 $and~277^Y~0 $reduce_or~306^Y~0 
1- 1 
-1 1 

.names $and~295^Y~0 $and~296^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10654 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10654 $and~297^Y~0 $reduce_or~312^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~17 $dff~316^Q~16 $auto$simplemap.cc:117:simplemap_reduce$10546[0] 
1- 1 
-1 1 

.names $dff~316^Q~15 $dff~316^Q~14 $auto$simplemap.cc:117:simplemap_reduce$10546[1] 
1- 1 
-1 1 

.names $dff~316^Q~13 $dff~316^Q~11 $auto$simplemap.cc:117:simplemap_reduce$10660[2] 
1- 1 
-1 1 

.names $dff~316^Q~9 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $auto$simplemap.cc:117:simplemap_reduce$10546[4] 
1- 1 
-1 1 

.names $dff~316^Q~7 $dff~316^Q~5 $auto$simplemap.cc:117:simplemap_reduce$10660[4] 
1- 1 
-1 1 

.names $dff~316^Q~4 $dff~316^Q~3 $auto$simplemap.cc:117:simplemap_reduce$10599[6] 
1- 1 
-1 1 

.names $dff~316^Q~2 $dff~316^Q~1 $auto$simplemap.cc:117:simplemap_reduce$10599[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $dff~316^Q~18 $auto$simplemap.cc:117:simplemap_reduce$10660[7] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[0] $auto$simplemap.cc:117:simplemap_reduce$10546[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10556[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10660[2] $auto$simplemap.cc:117:simplemap_reduce$10546[4] \
 $auto$simplemap.cc:117:simplemap_reduce$10669[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10660[4] $auto$simplemap.cc:117:simplemap_reduce$10599[6] \
 $auto$simplemap.cc:117:simplemap_reduce$10669[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[7] $auto$simplemap.cc:117:simplemap_reduce$10660[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10669[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[0] $auto$simplemap.cc:117:simplemap_reduce$10669[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10674[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10669[2] $auto$simplemap.cc:117:simplemap_reduce$10669[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10674[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10674[0] $auto$simplemap.cc:117:simplemap_reduce$10674[1] \
 $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[0] 
1- 1 
-1 1 

.names $dff~316^Q~16 $dff~316^Q~11 $auto$simplemap.cc:117:simplemap_reduce$10683[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $dff~316^Q~2 $auto$simplemap.cc:117:simplemap_reduce$10683[1] 
1- 1 
-1 1 

.names $dff~316^Q~1 $dff~316^Q~18 $auto$simplemap.cc:117:simplemap_reduce$10683[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10683[0] $auto$simplemap.cc:117:simplemap_reduce$10683[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10687 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10687 $auto$simplemap.cc:117:simplemap_reduce$10683[2] $reduce_or~356^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15998 $auto$simplemap.cc:246:simplemap_eqne$10699 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10713 $auto$rtlil.cc:2598:NotGate$15904 \
 $auto$simplemap.cc:246:simplemap_eqne$10711 
1- 1 
-1 1 

.names $and~89^Y~0 $and~88^Y~0 $reduce_or~124^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7269.A $auto$simplemap.cc:117:simplemap_reduce$10747[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.A $auto$rtlil.cc:2598:NotGate$15954 \
 $auto$simplemap.cc:117:simplemap_reduce$10747[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10747[0] $auto$simplemap.cc:117:simplemap_reduce$10747[1] \
 $auto$simplemap.cc:246:simplemap_eqne$10745 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10450[0] $auto$rtlil.cc:2598:NotGate$16024 \
 $auto$simplemap.cc:246:simplemap_eqne$10760 
1- 1 
-1 1 

.names $and~81^Y~0 $and~80^Y~0 $reduce_or~121^Y~0 
1- 1 
-1 1 

.names $and~91^Y~0 $and~93^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10778 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10778 $and~92^Y~0 $reduce_or~125^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15924 $auto$rtlil.cc:2598:NotGate$15922 $auto$simplemap.cc:117:simplemap_reduce$10789 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10789 $auto$rtlil.cc:2598:NotGate$15922 \
 $auto$hard_block.cc:122:cell_hard_block$7301.B[2] 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7301.B[2] $auto$simplemap.cc:246:simplemap_eqne$10799 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15850 $auto$simplemap.cc:246:simplemap_eqne$10926 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15840 $auto$simplemap.cc:240:simplemap_eqne$10932[1] \
 $auto$simplemap.cc:246:simplemap_eqne$10936 
1- 1 
-1 1 

.names pglobalreset $not~459^Y~0 $reduce_or~460^Y~0 
1- 1 
-1 1 

.names pglobalreset $not~350^Y~0 $reduce_or~352^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15996 $auto$simplemap.cc:117:simplemap_reduce$9410 
1- 1 
-1 1 

.names $dff~316^Q~16 $dff~316^Q~2 $reduce_or~355^Y~0 
1- 1 
-1 1 

.names $and~280^Y~0 $and~279^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11160[0] 
1- 1 
-1 1 

.names $and~281^Y~0 $and~282^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11160[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11160[0] $auto$simplemap.cc:117:simplemap_reduce$11160[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11163 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11163 $and~283^Y~0 $reduce_or~307^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11170[0] $auto$simplemap.cc:240:simplemap_eqne$11170[1] $ne~766^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7561.S[1] \
 $reduce_or~461^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15930 $auto$simplemap.cc:240:simplemap_eqne$11245[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11263[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[2] $auto$simplemap.cc:240:simplemap_eqne$11245[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[4] $auto$simplemap.cc:240:simplemap_eqne$11245[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[6] $auto$simplemap.cc:240:simplemap_eqne$11245[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[8] $auto$simplemap.cc:240:simplemap_eqne$11245[9] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[10] $auto$simplemap.cc:240:simplemap_eqne$11245[11] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[5] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11245[12] $auto$simplemap.cc:240:simplemap_eqne$11245[13] \
 $auto$simplemap.cc:117:simplemap_reduce$10228[6] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11263[0] $auto$simplemap.cc:117:simplemap_reduce$10228[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11271[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[2] $auto$simplemap.cc:117:simplemap_reduce$10228[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10236[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[4] $auto$simplemap.cc:117:simplemap_reduce$10228[5] \
 $auto$simplemap.cc:117:simplemap_reduce$10236[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11271[0] $auto$simplemap.cc:117:simplemap_reduce$10236[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11275[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10236[2] $auto$simplemap.cc:117:simplemap_reduce$10228[6] \
 $auto$simplemap.cc:117:simplemap_reduce$10240[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11275[0] $auto$simplemap.cc:117:simplemap_reduce$10240[1] \
 $auto$simplemap.cc:246:simplemap_eqne$11261 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$16046 pglobalreset $auto$simplemap.cc:246:simplemap_eqne$11303 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15854 $auto$simplemap.cc:240:simplemap_eqne$11345[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11352 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11352 $auto$simplemap.cc:240:simplemap_eqne$11345[2] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$16032 pglobalreset $auto$simplemap.cc:246:simplemap_eqne$11372 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15920 $auto$simplemap.cc:117:simplemap_reduce$8875 
1- 1 
-1 1 

.names $dff~137^Q~2 $dff~137^Q~16 $reduce_or~180^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16036 $auto$simplemap.cc:246:simplemap_eqne$11414 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.S[4] $logic_not~499^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11420[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11309 $auto$rtlil.cc:2598:NotGate$15860 \
 $auto$simplemap.cc:246:simplemap_eqne$11465 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16018 $auto$simplemap.cc:246:simplemap_eqne$11516 
1- 1 
-1 1 

.names $and~271^Y~0 $and~270^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11563 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11563 $and~272^Y~0 $reduce_or~304^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$11573[1] $auto$simplemap.cc:117:simplemap_reduce$11580 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11580 $auto$rtlil.cc:2598:NotGate$16048 \
 $auto$simplemap.cc:246:simplemap_eqne$11578 
1- 1 
-1 1 

.names $and~108^Y~0 $and~107^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11631 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11631 $and~109^Y~0 $reduce_or~129^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11644[0] $auto$simplemap.cc:117:simplemap_reduce$11644[1] tm3_sram_adsp 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11669 $auto$rtlil.cc:2598:NotGate$16040 \
 $auto$simplemap.cc:246:simplemap_eqne$11667 
1- 1 
-1 1 

.names $and~267^Y~0 $and~268^Y~0 $reduce_or~303^Y~0 
1- 1 
-1 1 

.names $dff~747^Q~1 $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $reduce_or~732^Y~0 
1- 1 
-1 1 

.names pglobalreset $not~23^Y~0 $reduce_or~27^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15812 $auto$rtlil.cc:2598:NotGate$15814 $auto$simplemap.cc:117:simplemap_reduce$11762 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11762 $auto$simplemap.cc:240:simplemap_eqne$11755[2] \
 $auto$simplemap.cc:246:simplemap_eqne$11760 
1- 1 
-1 1 

.names pglobalreset $not~22^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11786 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11786 $sdff~4^Q~0 $reduce_or~26^Y~0 
1- 1 
-1 1 

.names $and~259^Y~0 $and~260^Y~0 $reduce_or~300^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11804[0] $auto$simplemap.cc:240:simplemap_eqne$11804[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11811 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811 $auto$rtlil.cc:2598:NotGate$15816 \
 $auto$simplemap.cc:246:simplemap_eqne$11809 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $reduce_or~182^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16034 $auto$simplemap.cc:246:simplemap_eqne$11823 
1- 1 
-1 1 

.names $and~738^Y~0 $and~737^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11829 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11829 $and~739^Y~0 $reduce_or~745^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12032 $and~0^Y~0 $reduce_and~625^Y~0 
11 1 

.names $and~83^Y~0 $and~84^Y~0 $reduce_or~122^Y~0 
1- 1 
-1 1 

.names pglobalreset $not~174^Y~0 $reduce_or~176^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dffe~538^Q~0 $reduce_and~561^Y~0 
11 1 

.names $dff~137^Q~4 $dff~137^Q~15 $reduce_or~183^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16008 $auto$simplemap.cc:246:simplemap_eqne$11958 
1- 1 
-1 1 

.names $reduce_bool~616^Y~0 $and~0^Y~0 $reduce_and~623^Y~0 
11 1 

.names $auto$rtlil.cc:2598:NotGate$15862 $auto$rtlil.cc:2598:NotGate$15868 $auto$simplemap.cc:117:simplemap_reduce$12008 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12008 $auto$simplemap.cc:240:simplemap_eqne$12001[2] \
 $auto$simplemap.cc:246:simplemap_eqne$12006 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15882 $auto$simplemap.cc:240:simplemap_eqne$12018[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12022 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12032 $auto$simplemap.cc:117:simplemap_reduce$12028[2] $reduce_bool~616^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11854[0] $and~0^Y~0 $reduce_and~620^Y~0 
11 1 

.names $reduce_bool~615^Y~0 $and~0^Y~0 $reduce_and~622^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $dff~137^Q~17 $auto$simplemap.cc:117:simplemap_reduce$12086 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12086 $dff~137^Q~9 $reduce_or~185^Y~0 
1- 1 
-1 1 

.names $eq~637^Y~0 $eq~638^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12028[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12028[2] $eq~639^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12096[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12032 $auto$simplemap.cc:117:simplemap_reduce$12096[1] $reduce_bool~615^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $dff~137^Q~7 $auto$simplemap.cc:117:simplemap_reduce$10374[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $auto$hard_block.cc:122:cell_hard_block$7332.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12115[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $dff~137^Q~18 $auto$simplemap.cc:117:simplemap_reduce$12115[2] 
1- 1 
-1 1 

.names $dff~137^Q~3 $dff~137^Q~17 $auto$simplemap.cc:117:simplemap_reduce$12115[3] 
1- 1 
-1 1 

.names $dff~137^Q~4 $dff~137^Q~16 $auto$simplemap.cc:117:simplemap_reduce$12115[4] 
1- 1 
-1 1 

.names $dff~137^Q~15 $dff~137^Q~0 $auto$simplemap.cc:117:simplemap_reduce$10374[5] 
1- 1 
-1 1 

.names $dff~137^Q~14 $dff~137^Q~1 $auto$simplemap.cc:117:simplemap_reduce$10374[6] 
1- 1 
-1 1 

.names $dff~137^Q~5 $dff~137^Q~13 $auto$simplemap.cc:117:simplemap_reduce$10374[7] 
1- 1 
-1 1 

.names $dff~137^Q~11 $auto$hard_block.cc:122:cell_hard_block$7269.S[3] $auto$simplemap.cc:117:simplemap_reduce$10374[8] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[0] $auto$simplemap.cc:117:simplemap_reduce$12115[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12125[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12115[2] $auto$simplemap.cc:117:simplemap_reduce$12115[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12125[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12115[4] $auto$simplemap.cc:117:simplemap_reduce$10374[5] \
 $auto$simplemap.cc:117:simplemap_reduce$12125[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[6] $auto$simplemap.cc:117:simplemap_reduce$10374[7] \
 $auto$simplemap.cc:117:simplemap_reduce$10384[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[8] $dff~137^Q~9 $auto$simplemap.cc:117:simplemap_reduce$10384[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12125[0] $auto$simplemap.cc:117:simplemap_reduce$12125[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12131[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12125[2] $auto$simplemap.cc:117:simplemap_reduce$10384[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12131[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12131[0] $auto$simplemap.cc:117:simplemap_reduce$12131[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12134 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12134 $auto$simplemap.cc:117:simplemap_reduce$10384[4] $reduce_or~134^Y~0 
1- 1 
-1 1 

.names $dff~747^Q~1 $dff~747^Q~4 $auto$simplemap.cc:117:simplemap_reduce$11644[0] 
1- 1 
-1 1 

.names $dff~747^Q~5 $dff~747^Q~3 $auto$simplemap.cc:117:simplemap_reduce$11644[1] 
1- 1 
-1 1 

.names $dff~137^Q~17 $dff~137^Q~9 $auto$hard_block.cc:122:cell_hard_block$7582.S[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12151[0] $auto$rtlil.cc:2598:NotGate$15858 \
 $auto$simplemap.cc:117:simplemap_reduce$12158 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12158 $auto$simplemap.cc:240:simplemap_eqne$11345[2] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 
1- 1 
-1 1 

.names $and~0^Y~0 $reduce_bool~613^Y~0 $reduce_and~619^Y~0 
11 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15904 $auto$simplemap.cc:246:simplemap_eqne$12185 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12204 $auto$rtlil.cc:2598:NotGate$15860 \
 $auto$simplemap.cc:246:simplemap_eqne$12202 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11854[0] $eq~635^Y~0 $reduce_bool~613^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15862 $auto$simplemap.cc:240:simplemap_eqne$11460[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12204 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12204 $auto$simplemap.cc:240:simplemap_eqne$12001[2] \
 $auto$simplemap.cc:246:simplemap_eqne$12227 
1- 1 
-1 1 

.names $and~288^Y~0 $and~287^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12235 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12235 $and~286^Y~0 $reduce_or~308^Y~0 
1- 1 
-1 1 

.names pglobalreset $not~349^Y~0 $reduce_or~351^Y~0 
1- 1 
-1 1 

.names $and~743^Y~0 $and~742^Y~0 $reduce_or~746^Y~0 
1- 1 
-1 1 

.names $and~0^Y~0 $reduce_bool~617^Y~0 $reduce_and~624^Y~0 
11 1 

.names $and~100^Y~0 $and~104^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12291[0] 
1- 1 
-1 1 

.names $and~103^Y~0 $and~102^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12291[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12291[0] $auto$simplemap.cc:117:simplemap_reduce$12291[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12294 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12294 $and~101^Y~0 $reduce_or~128^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11460[0] $auto$rtlil.cc:2598:NotGate$15868 \
 $auto$simplemap.cc:117:simplemap_reduce$12305 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12305 $auto$simplemap.cc:240:simplemap_eqne$12001[2] \
 $auto$simplemap.cc:246:simplemap_eqne$12303 
1- 1 
-1 1 

.names $logic_not~633^Y~0 $eq~634^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11854[0] 
1- 1 
-1 1 

.names $eq~635^Y~0 $eq~636^Y~0 $auto$simplemap.cc:117:simplemap_reduce$11854[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11854[0] $auto$simplemap.cc:117:simplemap_reduce$11854[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12032 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12032 $eq~637^Y~0 $reduce_bool~617^Y~0 
1- 1 
-1 1 

.names $dff~747^Q~0 $dff~747^Q~4 $auto$simplemap.cc:117:simplemap_reduce$12357[0] 
1- 1 
-1 1 

.names $dff~747^Q~5 $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $auto$simplemap.cc:117:simplemap_reduce$12357[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12357[0] $auto$simplemap.cc:117:simplemap_reduce$12357[1] want_addr2 
1- 1 
-1 1 

.names $dff~747^Q~1 $dff~747^Q~0 $auto$simplemap.cc:117:simplemap_reduce$11567[0] 
1- 1 
-1 1 

.names $dff~747^Q~4 $dff~747^Q~5 $auto$simplemap.cc:117:simplemap_reduce$11567[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11567[0] $auto$simplemap.cc:117:simplemap_reduce$11567[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12368 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12368 $dff~747^Q~3 tm3_sram_we~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15812 $auto$simplemap.cc:240:simplemap_eqne$11804[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12446 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12446 $auto$rtlil.cc:2598:NotGate$15816 \
 $auto$simplemap.cc:246:simplemap_eqne$12444 
1- 1 
-1 1 

.names $not~24^Y~0 pglobalreset $reduce_or~28^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12565[0] $auto$rtlil.cc:2598:NotGate$15880 \
 $auto$simplemap.cc:246:simplemap_eqne$12569 
1- 1 
-1 1 

.names pglobalreset $not~175^Y~0 $reduce_or~177^Y~0 
1- 1 
-1 1 

.names pglobalreset addr2_ready $auto$simplemap.cc:117:simplemap_reduce$11669 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11669 $auto$rtlil.cc:2598:NotGate$16036 \
 $auto$simplemap.cc:246:simplemap_eqne$12585 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15896 $auto$simplemap.cc:246:simplemap_eqne$12601 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15892 $auto$rtlil.cc:2598:NotGate$15890 $auto$simplemap.cc:117:simplemap_reduce$12616 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12616 $auto$rtlil.cc:2598:NotGate$15890 \
 $auto$hard_block.cc:122:cell_hard_block$7269.B[2] 
1- 1 
-1 1 

.names $dff~747^Q~0 $dff~747^Q~3 $reduce_or~733^Y~0 
1- 1 
-1 1 

.names $and~95^Y~0 $and~97^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12640 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12640 $and~96^Y~0 $reduce_or~126^Y~0 
1- 1 
-1 1 

.names pglobalreset $and~585^Y~0 $auto$simplemap.cc:117:simplemap_reduce$12670 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12670 $dff~595^Q~1 $reduce_or~594^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $auto$hard_block.cc:122:cell_hard_block$7468.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12775 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12775 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7468.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8422_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $auto$hard_block.cc:122:cell_hard_block$7468.B_AND_S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7468.Y_B 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7457.B_AND_S[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7457.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10261_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7269.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12821[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $auto$hard_block.cc:122:cell_hard_block$7269.S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12821[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12821[0] $auto$simplemap.cc:117:simplemap_reduce$12821[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8601_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12831[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12831[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12831[0] $auto$simplemap.cc:117:simplemap_reduce$12831[1] \
 $auto$hard_block.cc:122:cell_hard_block$7269.Y_B 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $auto$hard_block.cc:122:cell_hard_block$7332.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12839 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12839 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7332.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8422_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $auto$hard_block.cc:122:cell_hard_block$7332.B_AND_S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7332.Y_B 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12943[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12943[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12943[0] $auto$simplemap.cc:117:simplemap_reduce$12943[1] \
 $auto$hard_block.cc:122:cell_hard_block$7301.Y_B 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7301.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$12953[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $auto$hard_block.cc:122:cell_hard_block$7301.S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$12953[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12953[0] $auto$simplemap.cc:117:simplemap_reduce$12953[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7301.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8601_Y 
1- 1 
-1 1 

.names tm3_sram_adsp $auto$hard_block.cc:122:cell_hard_block$7603.S[1] tm3_sram_oe~1 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[8] \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[7] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[10] \
 $auto$simplemap.cc:117:simplemap_reduce$13058[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] $auto$simplemap.cc:117:simplemap_reduce$13058[1] \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[6] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[9] \
 $auto$simplemap.cc:117:simplemap_reduce$13065[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[3] $auto$simplemap.cc:117:simplemap_reduce$13065[1] \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.S[0] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] \
 $auto$simplemap.cc:117:simplemap_reduce$11420[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.S[2] $auto$hard_block.cc:122:cell_hard_block$7576.S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$13090[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11420[1] $auto$simplemap.cc:117:simplemap_reduce$13090[1] \
 $auto$simplemap.cc:117:simplemap_reduce$13093 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13093 $auto$hard_block.cc:122:cell_hard_block$7576.S[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7576.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11620_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] $reduce_or~360^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[0] $auto$simplemap.cc:117:simplemap_reduce$13254[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[18] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13259[0] $auto$simplemap.cc:117:simplemap_reduce$13254[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[17] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[82] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[114] \
 $auto$simplemap.cc:117:simplemap_reduce$13254[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13264[0] $auto$simplemap.cc:117:simplemap_reduce$13254[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[16] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[79] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[111] \
 $auto$simplemap.cc:117:simplemap_reduce$13269[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] $auto$simplemap.cc:117:simplemap_reduce$13269[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[15] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[78] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[110] \
 $auto$simplemap.cc:117:simplemap_reduce$13274[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] $auto$simplemap.cc:117:simplemap_reduce$13274[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[14] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[77] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[109] \
 $auto$simplemap.cc:117:simplemap_reduce$13279[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] $auto$simplemap.cc:117:simplemap_reduce$13279[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[76] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[108] \
 $auto$simplemap.cc:117:simplemap_reduce$13284[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] $auto$simplemap.cc:117:simplemap_reduce$13284[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[75] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[107] \
 $auto$simplemap.cc:117:simplemap_reduce$13289[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] $auto$simplemap.cc:117:simplemap_reduce$13289[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[74] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[106] \
 $auto$simplemap.cc:117:simplemap_reduce$13294[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[0] $auto$simplemap.cc:117:simplemap_reduce$13294[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[73] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[105] \
 $auto$simplemap.cc:117:simplemap_reduce$13299[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13259[0] $auto$simplemap.cc:117:simplemap_reduce$13299[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[72] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[104] \
 $auto$simplemap.cc:117:simplemap_reduce$13304[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13264[0] $auto$simplemap.cc:117:simplemap_reduce$13304[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[55] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[71] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[103] \
 $auto$simplemap.cc:117:simplemap_reduce$13309[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] $auto$simplemap.cc:117:simplemap_reduce$13309[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[54] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[70] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[102] \
 $auto$simplemap.cc:117:simplemap_reduce$13314[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] $auto$simplemap.cc:117:simplemap_reduce$13314[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[53] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[69] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[101] \
 $auto$simplemap.cc:117:simplemap_reduce$13319[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] $auto$simplemap.cc:117:simplemap_reduce$13319[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[52] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[68] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[100] \
 $auto$simplemap.cc:117:simplemap_reduce$13324[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] $auto$simplemap.cc:117:simplemap_reduce$13324[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[51] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[67] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[99] \
 $auto$simplemap.cc:117:simplemap_reduce$13329[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] $auto$simplemap.cc:117:simplemap_reduce$13329[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[50] \
 $auto$simplemap.cc:117:simplemap_reduce$13254[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[66] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[98] \
 $auto$simplemap.cc:117:simplemap_reduce$13334[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[0] $auto$simplemap.cc:117:simplemap_reduce$13334[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[49] \
 $auto$simplemap.cc:117:simplemap_reduce$13259[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[65] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[97] \
 $auto$simplemap.cc:117:simplemap_reduce$13339[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13259[0] $auto$simplemap.cc:117:simplemap_reduce$13339[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[48] \
 $auto$simplemap.cc:117:simplemap_reduce$13264[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[64] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[96] \
 $auto$simplemap.cc:117:simplemap_reduce$13344[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13264[0] $auto$simplemap.cc:117:simplemap_reduce$13344[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$simplemap.cc:117:simplemap_reduce$10270 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[2] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$simplemap.cc:117:simplemap_reduce$10266[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10270 $auto$simplemap.cc:117:simplemap_reduce$10266[2] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] 
1- 1 
-1 1 

.names $and~734^Y~0 $and~735^Y~0 $auto$simplemap.cc:117:simplemap_reduce$8288[0] 
1- 1 
-1 1 

.names $dff~747^Q~4 pglobalreset $auto$simplemap.cc:117:simplemap_reduce$8288[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8288[0] $auto$simplemap.cc:117:simplemap_reduce$8288[1] $reduce_or~744^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15882 $auto$rtlil.cc:2598:NotGate$15880 $auto$simplemap.cc:246:simplemap_eqne$8308 
1- 1 
-1 1 

.names $and~113^Y~0 $and~112^Y~0 $reduce_or~131^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15830 $auto$simplemap.cc:246:simplemap_eqne$8321 
1- 1 
-1 1 

.names $and~546^Y~0 pglobalreset $auto$simplemap.cc:117:simplemap_reduce$8327[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[0] $auto$simplemap.cc:117:simplemap_reduce$8327[1] $reduce_or~555^Y~0 
1- 1 
-1 1 

.names $and~115^Y~0 $and~114^Y~0 $reduce_or~132^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~15 $dff~316^Q~4 $reduce_or~358^Y~0 
1- 1 
-1 1 

.names $or~772^Y~0 $and~508^Y~0 $reduce_bool~518^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15972 $auto$rtlil.cc:2598:NotGate$15970 $ne~519^Y~0 
1- 1 
-1 1 

.names $or~772^Y~0 pglobalreset $reduce_or~521^Y~0 
1- 1 
-1 1 

.names $ne~519^Y~0 $reduce_bool~518^Y~0 $reduce_and~520^Y~0 
11 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15848 $auto$simplemap.cc:246:simplemap_eqne$8379 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10747[0] $auto$rtlil.cc:2598:NotGate$15980 \
 $auto$simplemap.cc:246:simplemap_eqne$8390 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15846 $auto$simplemap.cc:117:simplemap_reduce$8405 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8405 $auto$hard_block.cc:122:cell_hard_block$7269.B[3] \
 $auto$simplemap.cc:246:simplemap_eqne$8403 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15836 $auto$simplemap.cc:246:simplemap_eqne$8415 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8439 $auto$rtlil.cc:2598:NotGate$15834 \
 $auto$simplemap.cc:246:simplemap_eqne$8437 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7332.B[2] $auto$simplemap.cc:246:simplemap_eqne$8452 
1- 1 
-1 1 

.names $and~110^Y~0 $and~111^Y~0 $reduce_or~130^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15956 $auto$simplemap.cc:240:simplemap_eqne$8461[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[0] $auto$simplemap.cc:117:simplemap_reduce$8479[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8487[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8487[0] $auto$simplemap.cc:117:simplemap_reduce$8487[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8491[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8491[0] $auto$simplemap.cc:117:simplemap_reduce$8491[1] \
 $auto$simplemap.cc:246:simplemap_eqne$8477 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16038 $auto$simplemap.cc:246:simplemap_eqne$8502 
1- 1 
-1 1 

.names $and~291^Y~0 $and~292^Y~0 $reduce_or~310^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16022 $auto$simplemap.cc:246:simplemap_eqne$8559 
1- 1 
-1 1 

.names $dff~137^Q~7 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $auto$simplemap.cc:117:simplemap_reduce$8578[0] 
1- 1 
-1 1 

.names $dff~137^Q~2 $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $auto$simplemap.cc:117:simplemap_reduce$8578[1] 
1- 1 
-1 1 

.names $dff~137^Q~11 $dff~137^Q~9 $auto$simplemap.cc:117:simplemap_reduce$8578[7] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8578[0] $auto$simplemap.cc:117:simplemap_reduce$8578[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8587[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[3] $auto$simplemap.cc:117:simplemap_reduce$10374[4] \
 $auto$simplemap.cc:117:simplemap_reduce$8587[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10397[5] $auto$simplemap.cc:117:simplemap_reduce$10374[6] \
 $auto$simplemap.cc:117:simplemap_reduce$8587[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[7] $auto$simplemap.cc:117:simplemap_reduce$8578[7] \
 $auto$simplemap.cc:117:simplemap_reduce$8587[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8587[0] $auto$simplemap.cc:117:simplemap_reduce$8587[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8592[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8587[2] $auto$simplemap.cc:117:simplemap_reduce$8587[3] \
 $auto$simplemap.cc:117:simplemap_reduce$8592[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8592[0] $auto$simplemap.cc:117:simplemap_reduce$8592[1] \
 $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[0] 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15974 $auto$simplemap.cc:246:simplemap_eqne$8630 
1- 1 
-1 1 

.names $dff~137^Q~2 $dff~137^Q~18 $auto$simplemap.cc:117:simplemap_reduce$8668[0] 
1- 1 
-1 1 

.names $dff~137^Q~16 $dff~137^Q~1 $auto$simplemap.cc:117:simplemap_reduce$8668[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8668[0] $auto$simplemap.cc:117:simplemap_reduce$8668[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8672 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8672 $auto$simplemap.cc:117:simplemap_reduce$10374[8] $reduce_or~181^Y~0 
1- 1 
-1 1 

.names $not~415^Y~0 pglobalreset $reduce_or~416^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.S[1] $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] \
 $reduce_or~417^Y~0 
1- 1 
-1 1 

.names $and~406^Y~0 $and~405^Y~0 $reduce_or~409^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8719 $auto$rtlil.cc:2598:NotGate$15852 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11352 $auto$rtlil.cc:2598:NotGate$15852 \
 $auto$simplemap.cc:246:simplemap_eqne$8730 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12158 $auto$rtlil.cc:2598:NotGate$15852 \
 $auto$simplemap.cc:246:simplemap_eqne$8745 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15854 $auto$rtlil.cc:2598:NotGate$15858 $auto$simplemap.cc:117:simplemap_reduce$8760 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8760 $auto$rtlil.cc:2598:NotGate$15852 \
 $auto$simplemap.cc:246:simplemap_eqne$8758 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$16010 $auto$simplemap.cc:246:simplemap_eqne$8802 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8817 $auto$rtlil.cc:2598:NotGate$15816 \
 $auto$simplemap.cc:246:simplemap_eqne$8815 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8830 $auto$rtlil.cc:2598:NotGate$15904 \
 $auto$simplemap.cc:246:simplemap_eqne$8828 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11762 $auto$rtlil.cc:2598:NotGate$15816 $auto$rtlil.cc:2598:NotGate$15906 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15906 $auto$simplemap.cc:246:simplemap_eqne$8862 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8875 $and~39^Y~0 $auto$simplemap.cc:246:simplemap_eqne$8873 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7468.B[2] $auto$simplemap.cc:246:simplemap_eqne$8982 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15916 $auto$simplemap.cc:117:simplemap_reduce$8996 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8996 $auto$hard_block.cc:122:cell_hard_block$7301.B[3] \
 $auto$simplemap.cc:246:simplemap_eqne$8994 
1- 1 
-1 1 

.names $and~237^Y~0 $auto$rtlil.cc:2598:NotGate$15912 $auto$simplemap.cc:117:simplemap_reduce$9011[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9011[0] $auto$simplemap.cc:117:simplemap_reduce$9011[1] \
 $auto$simplemap.cc:246:simplemap_eqne$9009 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9025[0] $auto$rtlil.cc:2598:NotGate$15838 \
 $auto$simplemap.cc:246:simplemap_eqne$9029 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15910 $auto$simplemap.cc:246:simplemap_eqne$9039 
1- 1 
-1 1 

.names pglobalreset $and~236^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9011[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9011[0] $auto$rtlil.cc:2598:NotGate$15914 \
 $auto$simplemap.cc:246:simplemap_eqne$9059 
1- 1 
-1 1 

.names $and~117^Y~0 $and~116^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9070 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9070 $and~118^Y~0 $reduce_or~133^Y~0 
1- 1 
-1 1 

.names $and~262^Y~0 $and~263^Y~0 $reduce_or~301^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15966 $auto$simplemap.cc:246:simplemap_eqne$9081 
1- 1 
-1 1 

.names $and~294^Y~0 $and~293^Y~0 $reduce_or~311^Y~0 
1- 1 
-1 1 

.names $dff~556^Q~1 $dff~556^Q~6 $auto$simplemap.cc:117:simplemap_reduce$9127[0] 
1- 1 
-1 1 

.names $dff~556^Q~8 $auto$hard_block.cc:122:cell_hard_block$7436.S[2] $auto$simplemap.cc:117:simplemap_reduce$9127[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9127[0] $auto$simplemap.cc:117:simplemap_reduce$9127[1] $mux~576^Y~1 
1- 1 
-1 1 

.names $and~98^Y~0 $and~99^Y~0 $reduce_or~127^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9237 $auto$rtlil.cc:2598:NotGate$15934 \
 $auto$simplemap.cc:246:simplemap_eqne$9235 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15994 $auto$simplemap.cc:246:simplemap_eqne$9252 
1- 1 
-1 1 

.names $and~85^Y~0 $and~86^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9258 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9258 $and~87^Y~0 $reduce_or~123^Y~0 
1- 1 
-1 1 

.names $and~255^Y~0 $and~256^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9272[0] 
1- 1 
-1 1 

.names $and~253^Y~0 $and~254^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9272[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9272[0] $auto$simplemap.cc:117:simplemap_reduce$9272[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9275 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9275 pglobalreset $reduce_or~298^Y~0 
1- 1 
-1 1 

.names $dff~316^Q~17 $dff~316^Q~9 $auto$hard_block.cc:122:cell_hard_block$7604.S[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9410 $and~39^Y~0 $auto$simplemap.cc:246:simplemap_eqne$9408 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15988 $auto$simplemap.cc:240:simplemap_eqne$9606[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9622[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[2] $auto$simplemap.cc:240:simplemap_eqne$9606[3] \
 $auto$simplemap.cc:117:simplemap_reduce$9622[1] 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15986 $auto$rtlil.cc:2598:NotGate$15984 $auto$simplemap.cc:117:simplemap_reduce$9622[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[6] $auto$simplemap.cc:240:simplemap_eqne$9606[7] \
 $auto$simplemap.cc:117:simplemap_reduce$9622[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[8] $auto$simplemap.cc:240:simplemap_eqne$9606[9] \
 $auto$simplemap.cc:117:simplemap_reduce$9622[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[10] $auto$simplemap.cc:240:simplemap_eqne$9606[11] \
 $auto$simplemap.cc:117:simplemap_reduce$9622[5] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9622[0] $auto$simplemap.cc:117:simplemap_reduce$9622[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9629[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9622[2] $auto$simplemap.cc:117:simplemap_reduce$9622[3] \
 $auto$simplemap.cc:117:simplemap_reduce$9629[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9622[4] $auto$simplemap.cc:117:simplemap_reduce$9622[5] \
 $auto$simplemap.cc:117:simplemap_reduce$9629[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9629[0] $auto$simplemap.cc:117:simplemap_reduce$9629[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9633 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9633 $auto$simplemap.cc:117:simplemap_reduce$9629[2] \
 $auto$rtlil.cc:2598:NotGate$15990 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15990 $auto$simplemap.cc:246:simplemap_eqne$9643 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12446 $auto$simplemap.cc:240:simplemap_eqne$11755[2] \
 $auto$simplemap.cc:246:simplemap_eqne$9663 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11804[0] $auto$rtlil.cc:2598:NotGate$15814 \
 $auto$simplemap.cc:117:simplemap_reduce$8817 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8817 $auto$simplemap.cc:240:simplemap_eqne$11755[2] \
 $auto$simplemap.cc:246:simplemap_eqne$9714 
1- 1 
-1 1 

.names $and~0^Y~0 $logic_not~633^Y~0 $reduce_and~621^Y~0 
11 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11420[0] $auto$simplemap.cc:117:simplemap_reduce$11420[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9754 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9754 $auto$hard_block.cc:122:cell_hard_block$7576.S[3] $reduce_or~490^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.S[0] $auto$hard_block.cc:122:cell_hard_block$7576.S[3] $reduce_or~489^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15870 $auto$simplemap.cc:240:simplemap_eqne$9848[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9864[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[2] $auto$simplemap.cc:240:simplemap_eqne$9848[3] \
 $auto$simplemap.cc:117:simplemap_reduce$9864[1] 
1- 1 
-1 1 

.names $auto$rtlil.cc:2598:NotGate$15872 $auto$rtlil.cc:2598:NotGate$15874 $auto$simplemap.cc:117:simplemap_reduce$9864[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[6] $auto$simplemap.cc:240:simplemap_eqne$9848[7] \
 $auto$simplemap.cc:117:simplemap_reduce$9864[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[8] $auto$simplemap.cc:240:simplemap_eqne$9848[9] \
 $auto$simplemap.cc:117:simplemap_reduce$9864[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[10] $auto$simplemap.cc:240:simplemap_eqne$9848[11] \
 $auto$simplemap.cc:117:simplemap_reduce$9864[5] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9864[0] $auto$simplemap.cc:117:simplemap_reduce$9864[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9871[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9864[2] $auto$simplemap.cc:117:simplemap_reduce$9864[3] \
 $auto$simplemap.cc:117:simplemap_reduce$9871[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9864[4] $auto$simplemap.cc:117:simplemap_reduce$9864[5] \
 $auto$simplemap.cc:117:simplemap_reduce$9871[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9871[0] $auto$simplemap.cc:117:simplemap_reduce$9871[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9875 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9875 $auto$simplemap.cc:117:simplemap_reduce$9871[2] \
 $auto$rtlil.cc:2598:NotGate$15876 
1- 1 
-1 1 

.names pglobalreset $auto$rtlil.cc:2598:NotGate$15876 $auto$simplemap.cc:246:simplemap_eqne$9888 
1- 1 
-1 1 

.names pglobalreset $and~75^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9901[0] 
1- 1 
-1 1 

.names $and~76^Y~0 $and~77^Y~0 $auto$simplemap.cc:117:simplemap_reduce$9901[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9901[0] $auto$simplemap.cc:117:simplemap_reduce$9901[1] \
 $auto$simplemap.cc:117:simplemap_reduce$9904 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9904 $and~74^Y~0 $reduce_or~119^Y~0 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7269.B[2] $auto$simplemap.cc:246:simplemap_eqne$9932 
1- 1 
-1 1 

.names $and~258^Y~0 $and~257^Y~0 $reduce_or~299^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dffe~537^Q~0 $reduce_and~560^Y~0 
11 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$9988[1] $auto$simplemap.cc:117:simplemap_reduce$9995 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9995 $auto$rtlil.cc:2598:NotGate$15928 \
 $auto$simplemap.cc:246:simplemap_eqne$9993 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10211 $auto$simplemap.cc:240:simplemap_eqne$10133[2] \
 $auto$simplemap.cc:158:logic_reduce$10093 
1- 1 
-1 1 

.names pglobalreset $auto$hard_block.cc:122:cell_hard_block$7301.A $auto$simplemap.cc:117:simplemap_reduce$10030 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.A $and~234^Y~0 $auto$simplemap.cc:158:logic_reduce$10096[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10030 $auto$simplemap.cc:158:logic_reduce$10096[1] \
 $auto$simplemap.cc:158:logic_reduce$10099 
1- 1 
-1 1 

.names pglobalreset $and~224^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10114 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10114 $and~225^Y~0 $auto$simplemap.cc:158:logic_reduce$10122 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$10039[1] $auto$simplemap.cc:117:simplemap_reduce$10046 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10046 $and~36^Y~0 $auto$simplemap.cc:158:logic_reduce$10224 
1- 1 
-1 1 

.names pglobalreset $eq~471^Y~0 $auto$simplemap.cc:158:logic_reduce$10345 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:158:logic_reduce$9104 $auto$simplemap.cc:158:logic_reduce$10424 
1- 1 
-1 1 

.names $mux~536^Y~0 $mux~536^Y~1 $auto$simplemap.cc:158:logic_reduce$10720 
1- 1 
-1 1 

.names pglobalreset $and~38^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10713 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10713 $and~39^Y~0 $auto$simplemap.cc:158:logic_reduce$10727 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.A $and~51^Y~0 $auto$simplemap.cc:158:logic_reduce$10733[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10747[0] $auto$simplemap.cc:158:logic_reduce$10733[1] \
 $auto$simplemap.cc:158:logic_reduce$10736 
1- 1 
-1 1 

.names pglobalreset $and~53^Y~0 $auto$simplemap.cc:117:simplemap_reduce$10450[0] 
1- 1 
-1 1 

.names $and~54^Y~0 $and~55^Y~0 $auto$simplemap.cc:158:logic_reduce$10771[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10450[0] $auto$simplemap.cc:158:logic_reduce$10771[1] \
 $auto$simplemap.cc:158:logic_reduce$10774 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.A[17] \
 $auto$simplemap.cc:158:logic_reduce$10942[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.A[19] \
 $auto$simplemap.cc:158:logic_reduce$10942[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.A[21] \
 $auto$simplemap.cc:158:logic_reduce$10942[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.A[23] \
 $auto$simplemap.cc:158:logic_reduce$10942[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.A[25] \
 $auto$simplemap.cc:158:logic_reduce$10942[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.A[27] \
 $auto$simplemap.cc:158:logic_reduce$10942[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.A[29] \
 $auto$simplemap.cc:158:logic_reduce$10942[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.A[31] \
 $auto$simplemap.cc:158:logic_reduce$10942[7] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10942[0] $auto$simplemap.cc:158:logic_reduce$10942[1] \
 $auto$simplemap.cc:158:logic_reduce$10951[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10942[2] $auto$simplemap.cc:158:logic_reduce$10942[3] \
 $auto$simplemap.cc:158:logic_reduce$10951[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10942[4] $auto$simplemap.cc:158:logic_reduce$10942[5] \
 $auto$simplemap.cc:158:logic_reduce$10951[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10942[6] $auto$simplemap.cc:158:logic_reduce$10942[7] \
 $auto$simplemap.cc:158:logic_reduce$10951[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10951[0] $auto$simplemap.cc:158:logic_reduce$10951[1] \
 $auto$simplemap.cc:158:logic_reduce$10956[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10951[2] $auto$simplemap.cc:158:logic_reduce$10951[3] \
 $auto$simplemap.cc:158:logic_reduce$10956[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$10956[0] $auto$simplemap.cc:158:logic_reduce$10956[1] \
 $auto$simplemap.cc:158:logic_reduce$10959 
1- 1 
-1 1 

.names resultready pglobalreset $auto$simplemap.cc:158:logic_reduce$11053 
1- 1 
-1 1 

.names wanttriID pglobalreset $auto$simplemap.cc:158:logic_reduce$11056 
1- 1 
-1 1 

.names pglobalreset data2_ready $auto$simplemap.cc:158:logic_reduce$11143 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11669 data2_ready $auto$simplemap.cc:158:logic_reduce$11152 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:158:logic_reduce$11157 
1- 1 
-1 1 

.names $sdff~64^Q~0 $sdff~2^Q~0 $auto$simplemap.cc:158:logic_reduce$11182[0] 
1- 1 
-1 1 

.names $sdff~2^Q~1 $sdff~64^Q~3 $auto$simplemap.cc:158:logic_reduce$11182[1] 
1- 1 
-1 1 

.names $sdff~64^Q~4 $sdff~64^Q~5 $auto$simplemap.cc:158:logic_reduce$11182[2] 
1- 1 
-1 1 

.names $sdff~64^Q~6 $sdff~64^Q~7 $auto$simplemap.cc:158:logic_reduce$11182[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[48] $auto$hard_block.cc:122:cell_hard_block$7436.B[49] \
 $auto$simplemap.cc:158:logic_reduce$11182[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[50] $auto$hard_block.cc:122:cell_hard_block$7436.B[51] \
 $auto$simplemap.cc:158:logic_reduce$11182[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[52] $auto$hard_block.cc:122:cell_hard_block$7436.B[53] \
 $auto$simplemap.cc:158:logic_reduce$11182[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[54] $auto$hard_block.cc:122:cell_hard_block$7436.B[55] \
 $auto$simplemap.cc:158:logic_reduce$11182[7] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11182[0] $auto$simplemap.cc:158:logic_reduce$11182[1] \
 $auto$simplemap.cc:158:logic_reduce$11191[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11182[2] $auto$simplemap.cc:158:logic_reduce$11182[3] \
 $auto$simplemap.cc:158:logic_reduce$11191[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11182[4] $auto$simplemap.cc:158:logic_reduce$11182[5] \
 $auto$simplemap.cc:158:logic_reduce$11191[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11182[6] $auto$simplemap.cc:158:logic_reduce$11182[7] \
 $auto$simplemap.cc:158:logic_reduce$11191[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11191[0] $auto$simplemap.cc:158:logic_reduce$11191[1] \
 $auto$simplemap.cc:158:logic_reduce$11196[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11191[2] $auto$simplemap.cc:158:logic_reduce$11191[3] \
 $auto$simplemap.cc:158:logic_reduce$11196[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11196[0] $auto$simplemap.cc:158:logic_reduce$11196[1] \
 $auto$simplemap.cc:158:logic_reduce$11199 
1- 1 
-1 1 

.names pglobalreset $sdff~60^Q~0 $auto$simplemap.cc:158:logic_reduce$11403 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11403 $and~39^Y~0 $auto$simplemap.cc:158:logic_reduce$11405 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11580 $and~35^Y~0 $auto$simplemap.cc:158:logic_reduce$11560 
1- 1 
-1 1 

.names pglobalreset $sdff~242^Q~0 $auto$simplemap.cc:158:logic_reduce$11651 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11651 $and~39^Y~0 $auto$simplemap.cc:158:logic_reduce$11653 
1- 1 
-1 1 

.names $sdffe~531^Q~0 $sdffe~531^Q~1 $auto$simplemap.cc:117:simplemap_reduce$11741[0] 
1- 1 
-1 1 

.names $sdffe~531^Q~2 $sdffe~531^Q~3 $auto$simplemap.cc:117:simplemap_reduce$11741[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11741[0] $auto$simplemap.cc:117:simplemap_reduce$11741[1] \
 $auto$simplemap.cc:158:logic_reduce$11752 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$12151[0] $auto$simplemap.cc:240:simplemap_eqne$11345[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8719 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8719 $auto$simplemap.cc:240:simplemap_eqne$11345[2] \
 $auto$simplemap.cc:158:logic_reduce$12106 
1- 1 
-1 1 

.names pglobalreset $sdff~487^Q~0 $auto$simplemap.cc:158:logic_reduce$12191 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11460[0] $auto$simplemap.cc:240:simplemap_eqne$11460[1] \
 $auto$simplemap.cc:117:simplemap_reduce$11309 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11309 $auto$simplemap.cc:240:simplemap_eqne$12001[2] \
 $auto$simplemap.cc:158:logic_reduce$12215 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:158:logic_reduce$9167 $auto$simplemap.cc:158:logic_reduce$8527 
1- 1 
-1 1 

.names pglobalreset $eq~195^Y~0 $auto$simplemap.cc:158:logic_reduce$8546 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$8546 $auto$hard_block.cc:122:cell_hard_block$7269.B[3] \
 $auto$simplemap.cc:158:logic_reduce$8548 
1- 1 
-1 1 

.names pglobalreset $and~41^Y~0 $auto$simplemap.cc:117:simplemap_reduce$8439 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8439 $and~42^Y~0 $auto$simplemap.cc:158:logic_reduce$8575 
1- 1 
-1 1 

.names pglobalreset $eq~428^Y~0 $auto$simplemap.cc:158:logic_reduce$8704 
1- 1 
-1 1 

.names pglobalreset $and~222^Y~0 $auto$simplemap.cc:117:simplemap_reduce$8830 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8830 $and~39^Y~0 $auto$simplemap.cc:158:logic_reduce$8841 
1- 1 
-1 1 

.names pglobalreset $eq~370^Y~0 $auto$simplemap.cc:158:logic_reduce$9019 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$9019 $auto$hard_block.cc:122:cell_hard_block$7301.B[3] \
 $auto$simplemap.cc:158:logic_reduce$9021 
1- 1 
-1 1 

.names $and~237^Y~0 $and~238^Y~0 $auto$simplemap.cc:158:logic_reduce$9048[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9011[0] $auto$simplemap.cc:158:logic_reduce$9048[1] \
 $auto$simplemap.cc:158:logic_reduce$9051 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10240[0] $auto$simplemap.cc:117:simplemap_reduce$10240[1] \
 $auto$simplemap.cc:158:logic_reduce$9104 
1- 1 
-1 1 

.names $sdff~239^Q~0 $auto$simplemap.cc:240:simplemap_eqne$8461[1] $auto$simplemap.cc:117:simplemap_reduce$8510[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[2] $auto$simplemap.cc:240:simplemap_eqne$8461[3] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[4] $auto$simplemap.cc:240:simplemap_eqne$8461[5] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[6] $auto$simplemap.cc:240:simplemap_eqne$8461[7] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[3] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[8] $auto$simplemap.cc:240:simplemap_eqne$8461[9] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[4] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[10] $auto$simplemap.cc:240:simplemap_eqne$8461[11] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[5] 
1- 1 
-1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$8461[12] $auto$simplemap.cc:240:simplemap_eqne$8461[13] \
 $auto$simplemap.cc:117:simplemap_reduce$8479[6] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8510[0] $auto$simplemap.cc:117:simplemap_reduce$8479[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8518[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[2] $auto$simplemap.cc:117:simplemap_reduce$8479[3] \
 $auto$simplemap.cc:117:simplemap_reduce$8487[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[4] $auto$simplemap.cc:117:simplemap_reduce$8479[5] \
 $auto$simplemap.cc:117:simplemap_reduce$8487[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8518[0] $auto$simplemap.cc:117:simplemap_reduce$8487[1] \
 $auto$simplemap.cc:117:simplemap_reduce$8522[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8487[2] $auto$simplemap.cc:117:simplemap_reduce$8479[6] \
 $auto$simplemap.cc:117:simplemap_reduce$8491[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8522[0] $auto$simplemap.cc:117:simplemap_reduce$8491[1] \
 $auto$simplemap.cc:158:logic_reduce$9167 
1- 1 
-1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$9230[1] $auto$simplemap.cc:117:simplemap_reduce$9237 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9237 $and~36^Y~0 $auto$simplemap.cc:158:logic_reduce$9245 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11669 $and~728^Y~0 $auto$simplemap.cc:158:logic_reduce$9265 
1- 1 
-1 1 

.names pglobalreset $eq~371^Y~0 $auto$simplemap.cc:158:logic_reduce$9649 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11811 $auto$simplemap.cc:240:simplemap_eqne$11755[2] \
 $auto$simplemap.cc:158:logic_reduce$9655 
1- 1 
-1 1 

.names pglobalreset $eq~196^Y~0 $auto$simplemap.cc:158:logic_reduce$9819 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10174 $sdffe~539^Q~0 $auto$simplemap.cc:158:logic_reduce$9971 
1- 1 
-1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9995 $and~220^Y~0 $auto$simplemap.cc:158:logic_reduce$9984 
1- 1 
-1 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9993 $eq~340^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10028 $eq~331^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10044 $eq~145^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10058 $eq~330^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10071 $eq~325^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10099 $logic_not~318^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10112 $eq~337^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10122 $logic_not~320^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10172 $eq~559^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10224 $logic_not~168^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$16006 $eq~471^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10335 $eq~457^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10345 $logic_not~458^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10424 $logic_not~172^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10448 $eq~157^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10699 $eq~143^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10711 $eq~149^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10720 $logic_not~368^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10727 $logic_not~173^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10736 $logic_not~139^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10745 $eq~153^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10760 $eq~144^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$10774 $logic_not~152^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B[2] $auto$simplemap.cc:240:simplemap_eqne$9988[1] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10799 $eq~317^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$10926 $eq~161^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11053 $logic_not~596^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11056 $logic_not~146^Y~0 
0 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9410 $eq~169^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11143 $logic_not~751^Y~0 
0 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11669 $logic_not~750^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11152 $logic_not~749^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11157 $logic_not~192^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11261 $eq~187^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11303 $eq~597^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11350 $eq~634^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11372 $eq~162^Y~0 
0 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8875 $eq~344^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11405 $logic_not~346^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11414 $eq~755^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11465 $auto$hard_block.cc:122:cell_hard_block$7576.S[0] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11516 $eq~158^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11560 $logic_not~156^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11578 $eq~163^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11653 $logic_not~171^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11667 $eq~753^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11823 $eq~167^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$11958 $eq~456^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12006 $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$12106 $logic_not~633^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12156 $eq~635^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12185 $eq~333^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$12191 $logic_not~150^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12202 $auto$hard_block.cc:122:cell_hard_block$7576.S[4] 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$12215 $logic_not~499^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12227 $auto$hard_block.cc:122:cell_hard_block$7576.S[3] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12303 $auto$hard_block.cc:122:cell_hard_block$7576.S[2] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12585 $eq~754^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$12601 $eq~412^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B[2] $auto$simplemap.cc:240:simplemap_eqne$11573[1] 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8321 $eq~322^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8379 $eq~166^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8390 $eq~154^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8403 $eq~140^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8415 $eq~148^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8437 $eq~159^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8452 $eq~170^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8477 $eq~362^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8502 $eq~339^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$8527 $logic_not~347^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$8548 $logic_not~155^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8559 $eq~147^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$8575 $logic_not~141^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8630 $eq~558^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$8704 $logic_not~414^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8717 $eq~636^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8730 $eq~637^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8745 $eq~638^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8758 $eq~639^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8802 $eq~752^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8828 $eq~327^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$8841 $logic_not~348^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$15906 $eq~428^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8862 $eq~413^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8873 $eq~321^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11403 $logic_not~341^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8982 $eq~345^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$8994 $eq~319^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9009 $eq~335^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9021 $logic_not~332^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9039 $eq~326^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9051 $logic_not~329^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9059 $eq~323^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9081 $eq~336^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$15916 $eq~370^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9235 $eq~324^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9245 $logic_not~343^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9252 $eq~342^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9265 $logic_not~748^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$11651 $logic_not~165^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$15846 $eq~195^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9408 $eq~142^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$15990 $eq~371^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9643 $eq~328^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9649 $logic_not~338^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9819 $logic_not~160^Y~0 
0 1 

.names $auto$rtlil.cc:2598:NotGate$15876 $eq~196^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9888 $eq~151^Y~0 
0 1 

.names $auto$simplemap.cc:246:simplemap_eqne$9932 $eq~138^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9971 $logic_not~557^Y~0 
0 1 

.names $auto$simplemap.cc:158:logic_reduce$9984 $logic_not~334^Y~0 
0 1 

.names $logic_or~568^Y~0 $auto$simplemap.cc:158:logic_reduce$10959 $logic_or~569^Y~0 
1- 1 
-1 1 

.names $logic_or~567^Y~0 $auto$simplemap.cc:158:logic_reduce$10959 $logic_or~568^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:158:logic_reduce$11199 $auto$simplemap.cc:158:logic_reduce$10959 $logic_or~567^Y~0 
1- 1 
-1 1 

.names $logic_or~570^Y~0 $auto$simplemap.cc:158:logic_reduce$11199 $logic_or~571^Y~0 
1- 1 
-1 1 

.names $logic_or~571^Y~0 $auto$simplemap.cc:158:logic_reduce$11199 $logic_or~572^Y~0 
1- 1 
-1 1 

.names $logic_or~572^Y~0 $auto$simplemap.cc:158:logic_reduce$10959 $logic_or~573^Y~0 
1- 1 
-1 1 

.names $logic_or~569^Y~0 $auto$simplemap.cc:158:logic_reduce$11199 $logic_or~570^Y~0 
1- 1 
-1 1 

.names $logic_or~573^Y~0 $auto$simplemap.cc:158:logic_reduce$10959 $logic_or~574^Y~0 
1- 1 
-1 1 

.names $logic_or~574^Y~0 $auto$simplemap.cc:158:logic_reduce$10959 $auto$hard_block.cc:122:cell_hard_block$7457.A 
1- 1 
-1 1 

.names $sdff~445^Q~0 $sdff~446^Q~0 $sdff~3^Q~0 $auto$simplemap.cc:240:simplemap_eqne$10151[0] 
1-0 1 
-11 1 

.names $sdff~445^Q~1 $sdff~446^Q~1 $sdff~3^Q~0 $auto$simplemap.cc:240:simplemap_eqne$10133[1] 
1-0 1 
-11 1 

.names $sdff~445^Q~2 $sdff~446^Q~2 $sdff~3^Q~0 $auto$simplemap.cc:240:simplemap_eqne$10133[2] 
1-0 1 
-11 1 

.names $sdff~485^Q~18 $sub~215^MIN~5-1[1] $dff~137^Q~4 $mux~208^Y~0 
1-0 1 
-11 1 

.names $sdff~485^Q~19 $sub~215^MIN~5-2[1] $dff~137^Q~4 $mux~208^Y~1 
1-0 1 
-11 1 

.names $sdff~485^Q~20 $sub~215^MIN~5-3[1] $dff~137^Q~4 $mux~208^Y~2 
1-0 1 
-11 1 

.names $sdff~485^Q~21 $sub~215^MIN~5-4[1] $dff~137^Q~4 $mux~208^Y~3 
1-0 1 
-11 1 

.names $sdff~485^Q~22 $sub~215^MIN~5-5[1] $dff~137^Q~4 $mux~208^Y~4 
1-0 1 
-11 1 

.names $sdff~485^Q~23 $sub~215^MIN~5-6[1] $dff~137^Q~4 $mux~208^Y~5 
1-0 1 
-11 1 

.names $sdff~485^Q~24 $sub~215^MIN~5-7[1] $dff~137^Q~4 $mux~208^Y~6 
1-0 1 
-11 1 

.names $sdff~485^Q~25 $sub~215^MIN~5-8[1] $dff~137^Q~4 $mux~208^Y~7 
1-0 1 
-11 1 

.names $sdff~485^Q~26 $sub~215^MIN~5-9[1] $dff~137^Q~4 $mux~208^Y~8 
1-0 1 
-11 1 

.names $sdff~485^Q~27 $sub~215^MIN~5-10[1] $dff~137^Q~4 $mux~208^Y~9 
1-0 1 
-11 1 

.names $sdff~485^Q~28 $sub~215^MIN~5-11[1] $dff~137^Q~4 $mux~208^Y~10 
1-0 1 
-11 1 

.names $sdff~485^Q~29 $sub~215^MIN~5-12[1] $dff~137^Q~4 $mux~208^Y~11 
1-0 1 
-11 1 

.names $sdff~485^Q~30 $sub~215^MIN~5-13[1] $dff~137^Q~4 $mux~208^Y~12 
1-0 1 
-11 1 

.names $sdff~485^Q~31 $sub~215^MIN~5-14[1] $dff~137^Q~4 $mux~208^Y~13 
1-0 1 
-11 1 

.names $sdffe~17^Q~0 $mux~479^Y~0 $auto$simplemap.cc:158:logic_reduce$10093 $mux~480^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~3 $mux~478^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10138 $mux~479^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~6 $mux~477^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10156 $mux~478^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~10 $mux~476^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10187 $mux~477^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~12 $mux~475^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10209 $mux~476^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~15 $mux~474^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10250 $mux~475^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~0 $mux~378^Y~0 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~1 $mux~378^Y~1 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~2 $mux~378^Y~2 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~3 $mux~378^Y~3 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~4 $mux~378^Y~4 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~5 $mux~378^Y~5 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~6 $mux~378^Y~6 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~7 $mux~378^Y~7 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~8 $mux~378^Y~8 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~9 $mux~378^Y~9 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~10 $mux~378^Y~10 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~11 $mux~378^Y~11 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~12 $mux~378^Y~12 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~13 $mux~378^Y~13 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~14 $mux~378^Y~14 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~15 $mux~378^Y~15 $auto$simplemap.cc:246:simplemap_eqne$10325 $mux~379^Y~15 
1-0 1 
-11 1 

.names $sdffe~17^Q~18 $sdffe~17^Q~21 $auto$simplemap.cc:246:simplemap_eqne$10279 $mux~474^Y~0 
1-0 1 
-11 1 

.names $sdff~512^Q~0 $or~773^Y~0 $or~772^Y~0 $mux~523^Y~0 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~606^Q~0 \
 $mux~722^Y~0 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~607^Q~0 \
 $mux~721^Y~0 
1-0 1 
-11 1 

.names $mux~524^Y~0 vcc $or~772^Y~0 $mux~525^Y~0 
1-0 1 
-11 1 

.names $mux~524^Y~1 vcc $or~772^Y~0 $mux~525^Y~1 
1-0 1 
-11 1 

.names $mux~524^Y~2 vcc $or~772^Y~0 $mux~525^Y~2 
1-0 1 
-11 1 

.names gnd $sdff~240^Q~0 $and~228^Y~0 $mux~394^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~240^Q~1 $and~228^Y~0 $mux~394^Y~1 
1-0 1 
-11 1 

.names $sdffe~530^Q~0 gnd $auto$simplemap.cc:158:logic_reduce$11752 $mux~536^Y~0 
1-0 1 
-11 1 

.names $sdffe~530^Q~1 gnd $auto$simplemap.cc:158:logic_reduce$11752 $mux~536^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~32 $sdff~56^Q~48 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~33 $sdff~56^Q~49 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~34 $sdff~56^Q~50 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~35 $sdff~56^Q~51 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~36 $sdff~56^Q~52 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~37 $sdff~56^Q~53 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~38 $sdff~56^Q~54 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~39 $sdff~56^Q~55 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~40 $sdff~56^Q~56 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~41 $sdff~56^Q~57 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~42 $sdff~56^Q~58 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~43 $sdff~56^Q~59 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~44 $sdff~56^Q~60 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~45 $sdff~56^Q~61 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~46 $sdff~56^Q~62 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~47 $sdff~56^Q~63 $auto$simplemap.cc:246:simplemap_eqne$10936 $mux~377^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~710^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~710^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~710^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~710^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~710^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~710^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~710^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~710^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~710^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~710^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~710^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~710^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~710^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~710^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~710^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~710^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~698^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~699^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~710^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~710^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~710^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~710^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~710^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~710^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~710^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~710^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~710^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~710^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~710^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~710^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~710^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~710^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~710^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~711^Y~31 
1-0 1 
-11 1 

.names gnd $sdff~486^Q~0 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~486^Q~1 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~1 
1-0 1 
-11 1 

.names gnd $sdff~486^Q~2 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~2 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~3 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~3 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~4 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~4 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~5 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~5 
1-0 1 
-11 1 

.names gnd $sdff~486^Q~6 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~6 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~7 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~7 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~8 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~8 
1-0 1 
-11 1 

.names triIDvalid $sdff~486^Q~9 $auto$simplemap.cc:158:logic_reduce$12215 $mux~507^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~707^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~707^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~707^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~707^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~707^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~707^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~707^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~707^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~707^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~707^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~707^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~707^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~707^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~707^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~707^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~707^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~695^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~696^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~707^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~707^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~707^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~707^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~707^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~707^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~707^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~707^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~707^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~707^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~707^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~707^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~707^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~707^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~707^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~708^Y~31 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~706^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~706^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~706^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~706^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~706^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~706^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~706^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~706^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~706^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~706^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~706^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~706^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~706^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~706^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~706^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~706^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~694^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~695^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~706^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~706^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~706^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~706^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~706^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~706^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~706^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~706^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~706^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~706^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~706^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~706^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~706^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~706^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~706^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~707^Y~31 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~694^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~706^Y~31 
1-0 1 
-11 1 

.names $and~483^Y~0 vcc braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.A[0] 
1-0 1 
-11 1 

.names $and~483^Y~0 gnd braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.A[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~609^Q~0 \
 $mux~719^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~10 $mux~433^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11760 $mux~434^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~12 $mux~432^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11809 $mux~433^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~685^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~686^Y~0 
1-0 1 
-11 1 

.names $sdff~401^Q~0 $sdff~402^Q~0 $sdff~4^Q~0 $auto$simplemap.cc:240:simplemap_eqne$11804[0] 
1-0 1 
-11 1 

.names $sdff~401^Q~1 $sdff~402^Q~1 $sdff~4^Q~0 $auto$simplemap.cc:240:simplemap_eqne$11804[1] 
1-0 1 
-11 1 

.names $sdff~401^Q~2 $sdff~402^Q~2 $sdff~4^Q~0 $auto$simplemap.cc:240:simplemap_eqne$11755[2] 
1-0 1 
-11 1 

.names $sdffe~17^Q~6 $mux~434^Y~0 $auto$simplemap.cc:246:simplemap_eqne$9714 $mux~435^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~704^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~704^Y~1 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~704^Y~2 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~704^Y~3 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~704^Y~4 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~704^Y~5 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~704^Y~6 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~704^Y~7 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~704^Y~8 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~704^Y~9 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~704^Y~10 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~704^Y~11 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~704^Y~12 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~704^Y~13 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~704^Y~14 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~704^Y~15 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~704^Y~17 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~704^Y~18 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~704^Y~19 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~704^Y~20 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~704^Y~21 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~704^Y~22 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~704^Y~23 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~704^Y~24 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~704^Y~25 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~704^Y~26 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~704^Y~27 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~704^Y~28 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~704^Y~29 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~704^Y~30 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~704^Y~31 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~705^Y~31 
1-0 1 
-11 1 

.names $mux~660^Y~0 gnd $or~647^Y~0 $auto$simplemap.cc:240:simplemap_eqne$12151[0] 
1-0 1 
-11 1 

.names $mux~660^Y~1 gnd $or~647^Y~0 $auto$simplemap.cc:240:simplemap_eqne$11345[1] 
1-0 1 
-11 1 

.names $mux~660^Y~2 gnd $or~647^Y~0 $auto$simplemap.cc:240:simplemap_eqne$11345[2] 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~666^Y~0 $auto$simplemap.cc:158:logic_reduce$12106 $mux~667^Y~0 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~665^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~666^Y~0 
1-0 1 
-11 1 

.names $sdffe~17^Q~15 $mux~431^Y~0 $auto$simplemap.cc:246:simplemap_eqne$12444 $mux~432^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~684^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~685^Y~0 
1-0 1 
-11 1 

.names brdata_ready gnd braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[6] 
1-0 1 
-11 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:246:simplemap_eqne$8745 $mux~683^Y~0 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~664^Y~0 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~665^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~683^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~684^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~713^Y~16 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~16 
1-0 1 
-11 1 

.names $add~482^ADD~7-1[1] braddrin~0 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~0 
1-0 1 
-11 1 

.names $add~482^ADD~7-2[1] braddrin~1 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~1 
1-0 1 
-11 1 

.names $add~482^ADD~7-3[1] braddrin~2 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~2 
1-0 1 
-11 1 

.names $add~482^ADD~7-4[1] braddrin~3 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~3 
1-0 1 
-11 1 

.names $add~482^ADD~7-5[1] braddrin~4 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~4 
1-0 1 
-11 1 

.names $add~482^ADD~7-6[1] braddrin~5 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~5 
1-0 1 
-11 1 

.names $add~482^ADD~7-7[1] braddrin~6 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~6 
1-0 1 
-11 1 

.names $add~482^ADD~7-8[1] braddrin~7 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~7 
1-0 1 
-11 1 

.names $add~482^ADD~7-9[1] braddrin~8 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~8 
1-0 1 
-11 1 

.names $add~482^ADD~7-10[1] braddrin~9 $auto$simplemap.cc:246:simplemap_eqne$12303 $mux~502^Y~9 
1-0 1 
-11 1 

.names $not~655^Y~0 vcc $or~652^Y~0 $mux~656^Y~0 
1-0 1 
-11 1 

.names $or~652^Y~0 $mux~656^Y~1 
0 1 

.names data2in~0 gnd tm3_sram_we~0 tm3_sram_data_out~0 
1-0 1 
-11 1 

.names data2in~1 gnd tm3_sram_we~0 tm3_sram_data_out~1 
1-0 1 
-11 1 

.names data2in~2 gnd tm3_sram_we~0 tm3_sram_data_out~2 
1-0 1 
-11 1 

.names data2in~3 gnd tm3_sram_we~0 tm3_sram_data_out~3 
1-0 1 
-11 1 

.names data2in~4 gnd tm3_sram_we~0 tm3_sram_data_out~4 
1-0 1 
-11 1 

.names data2in~5 gnd tm3_sram_we~0 tm3_sram_data_out~5 
1-0 1 
-11 1 

.names data2in~6 gnd tm3_sram_we~0 tm3_sram_data_out~6 
1-0 1 
-11 1 

.names data2in~7 gnd tm3_sram_we~0 tm3_sram_data_out~7 
1-0 1 
-11 1 

.names data2in~8 gnd tm3_sram_we~0 tm3_sram_data_out~8 
1-0 1 
-11 1 

.names data2in~9 gnd tm3_sram_we~0 tm3_sram_data_out~9 
1-0 1 
-11 1 

.names data2in~10 gnd tm3_sram_we~0 tm3_sram_data_out~10 
1-0 1 
-11 1 

.names data2in~11 gnd tm3_sram_we~0 tm3_sram_data_out~11 
1-0 1 
-11 1 

.names data2in~12 gnd tm3_sram_we~0 tm3_sram_data_out~12 
1-0 1 
-11 1 

.names data2in~13 gnd tm3_sram_we~0 tm3_sram_data_out~13 
1-0 1 
-11 1 

.names data2in~14 gnd tm3_sram_we~0 tm3_sram_data_out~14 
1-0 1 
-11 1 

.names data2in~15 gnd tm3_sram_we~0 tm3_sram_data_out~15 
1-0 1 
-11 1 

.names data2in~16 gnd tm3_sram_we~0 tm3_sram_data_out~16 
1-0 1 
-11 1 

.names data2in~17 gnd tm3_sram_we~0 tm3_sram_data_out~17 
1-0 1 
-11 1 

.names data2in~18 gnd tm3_sram_we~0 tm3_sram_data_out~18 
1-0 1 
-11 1 

.names data2in~19 gnd tm3_sram_we~0 tm3_sram_data_out~19 
1-0 1 
-11 1 

.names data2in~20 gnd tm3_sram_we~0 tm3_sram_data_out~20 
1-0 1 
-11 1 

.names data2in~21 gnd tm3_sram_we~0 tm3_sram_data_out~21 
1-0 1 
-11 1 

.names data2in~22 gnd tm3_sram_we~0 tm3_sram_data_out~22 
1-0 1 
-11 1 

.names data2in~23 gnd tm3_sram_we~0 tm3_sram_data_out~23 
1-0 1 
-11 1 

.names data2in~24 gnd tm3_sram_we~0 tm3_sram_data_out~24 
1-0 1 
-11 1 

.names data2in~25 gnd tm3_sram_we~0 tm3_sram_data_out~25 
1-0 1 
-11 1 

.names data2in~26 gnd tm3_sram_we~0 tm3_sram_data_out~26 
1-0 1 
-11 1 

.names data2in~27 gnd tm3_sram_we~0 tm3_sram_data_out~27 
1-0 1 
-11 1 

.names data2in~28 gnd tm3_sram_we~0 tm3_sram_data_out~28 
1-0 1 
-11 1 

.names data2in~29 gnd tm3_sram_we~0 tm3_sram_data_out~29 
1-0 1 
-11 1 

.names data2in~30 gnd tm3_sram_we~0 tm3_sram_data_out~30 
1-0 1 
-11 1 

.names data2in~31 gnd tm3_sram_we~0 tm3_sram_data_out~31 
1-0 1 
-11 1 

.names data2in~32 gnd tm3_sram_we~0 tm3_sram_data_out~32 
1-0 1 
-11 1 

.names data2in~33 gnd tm3_sram_we~0 tm3_sram_data_out~33 
1-0 1 
-11 1 

.names data2in~34 gnd tm3_sram_we~0 tm3_sram_data_out~34 
1-0 1 
-11 1 

.names data2in~35 gnd tm3_sram_we~0 tm3_sram_data_out~35 
1-0 1 
-11 1 

.names data2in~36 gnd tm3_sram_we~0 tm3_sram_data_out~36 
1-0 1 
-11 1 

.names data2in~37 gnd tm3_sram_we~0 tm3_sram_data_out~37 
1-0 1 
-11 1 

.names data2in~38 gnd tm3_sram_we~0 tm3_sram_data_out~38 
1-0 1 
-11 1 

.names data2in~39 gnd tm3_sram_we~0 tm3_sram_data_out~39 
1-0 1 
-11 1 

.names data2in~40 gnd tm3_sram_we~0 tm3_sram_data_out~40 
1-0 1 
-11 1 

.names data2in~41 gnd tm3_sram_we~0 tm3_sram_data_out~41 
1-0 1 
-11 1 

.names data2in~42 gnd tm3_sram_we~0 tm3_sram_data_out~42 
1-0 1 
-11 1 

.names data2in~43 gnd tm3_sram_we~0 tm3_sram_data_out~43 
1-0 1 
-11 1 

.names data2in~44 gnd tm3_sram_we~0 tm3_sram_data_out~44 
1-0 1 
-11 1 

.names data2in~45 gnd tm3_sram_we~0 tm3_sram_data_out~45 
1-0 1 
-11 1 

.names data2in~46 gnd tm3_sram_we~0 tm3_sram_data_out~46 
1-0 1 
-11 1 

.names data2in~47 gnd tm3_sram_we~0 tm3_sram_data_out~47 
1-0 1 
-11 1 

.names data2in~48 gnd tm3_sram_we~0 tm3_sram_data_out~48 
1-0 1 
-11 1 

.names data2in~49 gnd tm3_sram_we~0 tm3_sram_data_out~49 
1-0 1 
-11 1 

.names data2in~50 gnd tm3_sram_we~0 tm3_sram_data_out~50 
1-0 1 
-11 1 

.names data2in~51 gnd tm3_sram_we~0 tm3_sram_data_out~51 
1-0 1 
-11 1 

.names data2in~52 gnd tm3_sram_we~0 tm3_sram_data_out~52 
1-0 1 
-11 1 

.names data2in~53 gnd tm3_sram_we~0 tm3_sram_data_out~53 
1-0 1 
-11 1 

.names data2in~54 gnd tm3_sram_we~0 tm3_sram_data_out~54 
1-0 1 
-11 1 

.names data2in~55 gnd tm3_sram_we~0 tm3_sram_data_out~55 
1-0 1 
-11 1 

.names data2in~56 gnd tm3_sram_we~0 tm3_sram_data_out~56 
1-0 1 
-11 1 

.names data2in~57 gnd tm3_sram_we~0 tm3_sram_data_out~57 
1-0 1 
-11 1 

.names data2in~58 gnd tm3_sram_we~0 tm3_sram_data_out~58 
1-0 1 
-11 1 

.names data2in~59 gnd tm3_sram_we~0 tm3_sram_data_out~59 
1-0 1 
-11 1 

.names data2in~60 gnd tm3_sram_we~0 tm3_sram_data_out~60 
1-0 1 
-11 1 

.names data2in~61 gnd tm3_sram_we~0 tm3_sram_data_out~61 
1-0 1 
-11 1 

.names data2in~62 gnd tm3_sram_we~0 tm3_sram_data_out~62 
1-0 1 
-11 1 

.names data2in~63 gnd tm3_sram_we~0 tm3_sram_data_out~63 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~608^Q~0 \
 $mux~720^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~703^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~703^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~703^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~703^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~703^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~703^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~703^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~703^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~703^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~703^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~703^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~703^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~703^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~703^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~703^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~703^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~703^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~703^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~703^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~703^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~703^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~703^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~703^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~703^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~703^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~703^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~703^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~703^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~703^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~703^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~703^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~704^Y~31 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~686^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~687^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~690^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~691^Y~0 
1-0 1 
-11 1 

.names $sdffe~604^Q~0 vcc $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~668^Y~0 
1-0 1 
-11 1 

.names $sdffe~605^Q~0 $mux~675^Y~0 $auto$simplemap.cc:158:logic_reduce$12106 $mux~676^Y~0 
1-0 1 
-11 1 

.names $sdffe~605^Q~0 $mux~674^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~675^Y~0 
1-0 1 
-11 1 

.names $sdffe~605^Q~0 $mux~673^Y~0 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~674^Y~0 
1-0 1 
-11 1 

.names $sdffe~605^Q~0 vcc $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~673^Y~0 
1-0 1 
-11 1 

.names $mux~656^Y~0 gnd $or~651^Y~0 $mux~657^Y~0 
1-0 1 
-11 1 

.names $mux~656^Y~1 gnd $or~651^Y~0 $mux~657^Y~1 
1-0 1 
-11 1 

.names $sdffe~606^Q~0 $mux~678^Y~0 $auto$simplemap.cc:158:logic_reduce$12106 $mux~679^Y~0 
1-0 1 
-11 1 

.names $sdffe~604^Q~0 $mux~668^Y~0 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~669^Y~0 
1-0 1 
-11 1 

.names $sdffe~606^Q~0 $mux~677^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~678^Y~0 
1-0 1 
-11 1 

.names $sdffe~604^Q~0 $mux~669^Y~0 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~670^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~692^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~693^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~691^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~692^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~16 $mux~200^Y~0 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~17 $mux~200^Y~1 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~18 $mux~200^Y~2 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~19 $mux~200^Y~3 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~20 $mux~200^Y~4 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~21 $mux~200^Y~5 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~22 $mux~200^Y~6 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~23 $mux~200^Y~7 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~24 $mux~200^Y~8 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~25 $mux~200^Y~9 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~26 $mux~200^Y~10 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~27 $mux~200^Y~11 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~28 $mux~200^Y~12 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~29 $mux~200^Y~13 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~30 $mux~200^Y~14 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~31 $mux~200^Y~15 $auto$simplemap.cc:246:simplemap_eqne$12569 $mux~201^Y~15 
1-0 1 
-11 1 

.names $sdff~56^Q~32 $sdff~56^Q~48 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~33 $sdff~56^Q~49 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~34 $sdff~56^Q~50 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~35 $sdff~56^Q~51 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~36 $sdff~56^Q~52 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~37 $sdff~56^Q~53 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~38 $sdff~56^Q~54 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~39 $sdff~56^Q~55 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~40 $sdff~56^Q~56 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~41 $sdff~56^Q~57 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~42 $sdff~56^Q~58 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~43 $sdff~56^Q~59 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~44 $sdff~56^Q~60 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~45 $sdff~56^Q~61 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~46 $sdff~56^Q~62 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~47 $sdff~56^Q~63 $auto$simplemap.cc:246:simplemap_eqne$12022 $mux~200^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~711^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~711^Y~1 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~711^Y~2 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~711^Y~3 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~711^Y~4 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~711^Y~5 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~711^Y~6 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~711^Y~7 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~711^Y~8 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~711^Y~9 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~711^Y~10 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~711^Y~11 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~711^Y~12 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~711^Y~13 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~711^Y~14 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~711^Y~15 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~699^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~700^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~711^Y~17 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~711^Y~18 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~711^Y~19 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~711^Y~20 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~711^Y~21 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~711^Y~22 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~711^Y~23 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~711^Y~24 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~711^Y~25 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~711^Y~26 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~711^Y~27 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~711^Y~28 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~711^Y~29 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~711^Y~30 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~711^Y~31 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~712^Y~31 
1-0 1 
-11 1 

.names $sdffe~609^Q~0 vcc $auto$simplemap.cc:158:logic_reduce$12106 $mux~682^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~16 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~715^Y~31 
1-0 1 
-11 1 

.names $mux~659^Y~0 vcc $or~648^Y~0 $mux~660^Y~0 
1-0 1 
-11 1 

.names $mux~659^Y~1 gnd $or~648^Y~0 $mux~660^Y~1 
1-0 1 
-11 1 

.names $mux~659^Y~2 gnd $or~648^Y~0 $mux~660^Y~2 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~663^Y~0 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~664^Y~0 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 $mux~662^Y~0 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~663^Y~0 
1-0 1 
-11 1 

.names $sdffe~603^Q~0 vcc $auto$simplemap.cc:246:simplemap_eqne$8745 $mux~662^Y~0 
1-0 1 
-11 1 

.names $mux~658^Y~0 gnd $or~649^Y~0 $mux~659^Y~0 
1-0 1 
-11 1 

.names $mux~658^Y~1 vcc $or~649^Y~0 $mux~659^Y~1 
1-0 1 
-11 1 

.names $mux~658^Y~2 gnd $or~649^Y~0 $mux~659^Y~2 
1-0 1 
-11 1 

.names $mux~657^Y~0 vcc $or~650^Y~0 $mux~658^Y~0 
1-0 1 
-11 1 

.names $mux~657^Y~1 vcc $or~650^Y~0 $mux~658^Y~1 
1-0 1 
-11 1 

.names $or~650^Y~0 $mux~658^Y~2 
0 1 

.names $sdffe~604^Q~0 $mux~671^Y~0 $auto$simplemap.cc:158:logic_reduce$12106 $mux~672^Y~0 
1-0 1 
-11 1 

.names $sdffe~604^Q~0 $mux~670^Y~0 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~671^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.A $auto$hard_block.cc:122:cell_hard_block$7468.Y_B \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7468.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8422_Y \
 $auto$hard_block.cc:122:cell_hard_block$7468.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7457.A $auto$hard_block.cc:122:cell_hard_block$7457.B_AND_S[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7457.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10261_Y \
 $auto$hard_block.cc:122:cell_hard_block$7457.Y 
1-0 1 
-11 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $reduce_or~417^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$7876.Y[0] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $reduce_or~417^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$7876.Y[1] 
1-0 1 
-11 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $reduce_or~461^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$7561.Y[0] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $reduce_or~461^Y~0 \
 $auto$hard_block.cc:122:cell_hard_block$7561.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.A $auto$hard_block.cc:122:cell_hard_block$7269.Y_B \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7269.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8601_Y \
 $auto$hard_block.cc:122:cell_hard_block$7269.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.A $auto$hard_block.cc:122:cell_hard_block$7332.Y_B \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7332.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8422_Y \
 $auto$hard_block.cc:122:cell_hard_block$7332.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[0] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[1] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[2] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[3] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[4] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[5] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[6] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[7] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[8] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[9] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[9] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[10] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[10] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[11] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[11] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[12] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[12] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[13] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[13] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[14] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[14] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[15] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[33] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[15] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[16] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[34] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[17] $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[35] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7582.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$10574_Y \
 $auto$hard_block.cc:122:cell_hard_block$7582.Y[17] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.A $auto$hard_block.cc:122:cell_hard_block$7301.Y_B \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7301.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$8601_Y \
 $auto$hard_block.cc:122:cell_hard_block$7301.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[0] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[18] \
 tm3_sram_oe~1 tm3_sram_addr~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[1] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[19] \
 tm3_sram_oe~1 tm3_sram_addr~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[2] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[20] \
 tm3_sram_oe~1 tm3_sram_addr~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[3] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[21] \
 tm3_sram_oe~1 tm3_sram_addr~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[4] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[22] \
 tm3_sram_oe~1 tm3_sram_addr~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[5] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[23] \
 tm3_sram_oe~1 tm3_sram_addr~5 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[6] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[24] \
 tm3_sram_oe~1 tm3_sram_addr~6 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[7] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[25] \
 tm3_sram_oe~1 tm3_sram_addr~7 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[8] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[26] \
 tm3_sram_oe~1 tm3_sram_addr~8 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[9] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[27] \
 tm3_sram_oe~1 tm3_sram_addr~9 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[10] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[28] \
 tm3_sram_oe~1 tm3_sram_addr~10 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[11] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[29] \
 tm3_sram_oe~1 tm3_sram_addr~11 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[12] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[30] \
 tm3_sram_oe~1 tm3_sram_addr~12 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[13] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[31] \
 tm3_sram_oe~1 tm3_sram_addr~13 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[14] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[32] \
 tm3_sram_oe~1 tm3_sram_addr~14 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[15] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[33] \
 tm3_sram_oe~1 tm3_sram_addr~15 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[16] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[34] \
 tm3_sram_oe~1 tm3_sram_addr~16 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.A[17] $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[35] \
 tm3_sram_oe~1 tm3_sram_addr~17 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.A[0] $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7576.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11620_Y \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y[0] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7576.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11620_Y \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.A[2] $auto$hard_block.cc:122:cell_hard_block$7576.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7576.$reduce_or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:597$11620_Y \
 $auto$hard_block.cc:122:cell_hard_block$7576.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[0] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[18] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[1] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[19] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[2] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[20] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[3] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[21] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[4] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[22] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[5] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[23] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[6] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[24] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[7] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[25] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[8] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[26] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[9] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[27] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[9] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[10] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[28] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[10] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[11] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[29] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[11] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[12] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[30] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[12] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[13] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[31] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[13] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[14] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[32] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[14] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[15] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[33] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[15] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[16] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[34] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.A[17] $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[35] \
 $reduce_or~360^Y~0 $auto$hard_block.cc:122:cell_hard_block$7604.Y[17] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[0] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[1] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[2] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[3] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[4] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[5] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[6] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[7] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[7] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[8] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[9] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[9] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[10] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[10] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[11] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[11] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[12] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[12] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[13] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[13] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[14] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[14] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[15] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[15] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[16] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[17] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[17] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[18] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[18] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[19] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[20] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[21] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[22] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] \
 $auto$hard_block.cc:122:cell_hard_block$7457.S[0] $auto$hard_block.cc:122:cell_hard_block$7436.Y[23] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[24] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[25] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[26] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[27] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[28] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[29] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[30] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] gnd $auto$hard_block.cc:122:cell_hard_block$7457.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.Y[31] 
1-0 1 
-11 1 

.names $sdff~485^Q~18 $sub~393^MIN~0-1[1] $dff~316^Q~4 $mux~386^Y~0 
1-0 1 
-11 1 

.names $sdff~485^Q~19 $sub~393^MIN~0-2[1] $dff~316^Q~4 $mux~386^Y~1 
1-0 1 
-11 1 

.names $sdff~485^Q~20 $sub~393^MIN~0-3[1] $dff~316^Q~4 $mux~386^Y~2 
1-0 1 
-11 1 

.names $sdff~485^Q~21 $sub~393^MIN~0-4[1] $dff~316^Q~4 $mux~386^Y~3 
1-0 1 
-11 1 

.names $sdff~485^Q~22 $sub~393^MIN~0-5[1] $dff~316^Q~4 $mux~386^Y~4 
1-0 1 
-11 1 

.names $sdff~485^Q~23 $sub~393^MIN~0-6[1] $dff~316^Q~4 $mux~386^Y~5 
1-0 1 
-11 1 

.names $sdff~485^Q~24 $sub~393^MIN~0-7[1] $dff~316^Q~4 $mux~386^Y~6 
1-0 1 
-11 1 

.names $sdff~485^Q~25 $sub~393^MIN~0-8[1] $dff~316^Q~4 $mux~386^Y~7 
1-0 1 
-11 1 

.names $sdff~485^Q~26 $sub~393^MIN~0-9[1] $dff~316^Q~4 $mux~386^Y~8 
1-0 1 
-11 1 

.names $sdff~485^Q~27 $sub~393^MIN~0-10[1] $dff~316^Q~4 $mux~386^Y~9 
1-0 1 
-11 1 

.names $sdff~485^Q~28 $sub~393^MIN~0-11[1] $dff~316^Q~4 $mux~386^Y~10 
1-0 1 
-11 1 

.names $sdff~485^Q~29 $sub~393^MIN~0-12[1] $dff~316^Q~4 $mux~386^Y~11 
1-0 1 
-11 1 

.names $sdff~485^Q~30 $sub~393^MIN~0-13[1] $dff~316^Q~4 $mux~386^Y~12 
1-0 1 
-11 1 

.names $sdff~485^Q~31 $sub~393^MIN~0-14[1] $dff~316^Q~4 $mux~386^Y~13 
1-0 1 
-11 1 

.names $sdff~511^Q~0 $or~771^Y~0 $or~772^Y~0 $mux~527^Y~0 
1-0 1 
-11 1 

.names $sdff~511^Q~1 $or~771^Y~1 $or~772^Y~0 $mux~527^Y~1 
1-0 1 
-11 1 

.names $sdff~511^Q~2 gnd $or~772^Y~0 $mux~527^Y~2 
1-0 1 
-11 1 

.names $sdff~511^Q~3 gnd $or~772^Y~0 $mux~527^Y~3 
1-0 1 
-11 1 

.names $sdff~5^Q~0 $mux~379^Y~0 $dff~316^Q~4 $mux~390^Y~0 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[1] $mux~379^Y~1 $dff~316^Q~4 $mux~390^Y~1 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[2] $mux~379^Y~2 $dff~316^Q~4 $mux~390^Y~2 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[3] $mux~379^Y~3 $dff~316^Q~4 $mux~390^Y~3 
1-0 1 
-11 1 

.names $sdff~5^Q~4 $mux~379^Y~4 $dff~316^Q~4 $mux~390^Y~4 
1-0 1 
-11 1 

.names $sdff~5^Q~5 $mux~379^Y~5 $dff~316^Q~4 $mux~390^Y~5 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[6] $mux~379^Y~6 $dff~316^Q~4 $mux~390^Y~6 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[7] $mux~379^Y~7 $dff~316^Q~4 $mux~390^Y~7 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[8] $mux~379^Y~8 $dff~316^Q~4 $mux~390^Y~8 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[9] $mux~379^Y~9 $dff~316^Q~4 $mux~390^Y~9 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[10] $mux~379^Y~10 $dff~316^Q~4 $mux~390^Y~10 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9606[11] $mux~379^Y~11 $dff~316^Q~4 $mux~390^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~702^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~702^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~702^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~702^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~702^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~702^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~702^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~702^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~702^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~702^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~702^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~702^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~702^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~702^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~702^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~702^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~702^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~702^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~702^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~702^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~702^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~702^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~702^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~702^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~702^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~702^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~702^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~702^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~702^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~702^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~702^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~703^Y~31 
1-0 1 
-11 1 

.names $mux~576^Y~1 $mux~576^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~710^Y~31 
1-0 1 
-11 1 

.names $sdffe~17^Q~18 $sdffe~17^Q~21 $auto$simplemap.cc:246:simplemap_eqne$8815 $mux~431^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~31 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~713^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~713^Y~1 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~713^Y~2 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~713^Y~3 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~713^Y~4 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~713^Y~5 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~713^Y~6 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~713^Y~7 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~713^Y~8 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~713^Y~9 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~713^Y~10 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~713^Y~11 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~713^Y~12 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~713^Y~13 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~713^Y~14 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~713^Y~15 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~713^Y~17 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~713^Y~18 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~713^Y~19 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~713^Y~20 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~713^Y~21 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~713^Y~22 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~713^Y~23 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~713^Y~24 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~713^Y~25 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~713^Y~26 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~713^Y~27 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~713^Y~28 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~713^Y~29 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~713^Y~30 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~713^Y~31 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~714^Y~31 
1-0 1 
-11 1 

.names $sdff~56^Q~16 $mux~377^Y~0 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~17 $mux~377^Y~1 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~18 $mux~377^Y~2 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~19 $mux~377^Y~3 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~20 $mux~377^Y~4 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~21 $mux~377^Y~5 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~22 $mux~377^Y~6 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~23 $mux~377^Y~7 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~24 $mux~377^Y~8 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~25 $mux~377^Y~9 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~26 $mux~377^Y~10 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~27 $mux~377^Y~11 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~28 $mux~377^Y~12 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~29 $mux~377^Y~13 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~30 $mux~377^Y~14 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~31 $mux~377^Y~15 $auto$simplemap.cc:246:simplemap_eqne$9029 $mux~378^Y~15 
1-0 1 
-11 1 

.names $sdffe~608^Q~0 vcc $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~680^Y~0 
1-0 1 
-11 1 

.names $sdffe~608^Q~0 $mux~680^Y~0 $auto$simplemap.cc:158:logic_reduce$12106 $mux~681^Y~0 
1-0 1 
-11 1 

.names $sdffe~606^Q~0 vcc $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~677^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~58^Q~0 $and~45^Y~0 $mux~216^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~58^Q~1 $and~45^Y~0 $mux~216^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~701^Y~31 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~701^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~701^Y~1 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~701^Y~2 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~701^Y~3 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~701^Y~4 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~701^Y~5 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~701^Y~6 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~701^Y~7 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~701^Y~8 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~701^Y~9 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~701^Y~10 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~701^Y~11 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~701^Y~12 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~701^Y~13 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~701^Y~14 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~701^Y~15 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~701^Y~17 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~701^Y~18 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~701^Y~19 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~701^Y~20 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~701^Y~21 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~701^Y~22 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~701^Y~23 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~701^Y~24 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~701^Y~25 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~701^Y~26 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~701^Y~27 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~701^Y~28 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~701^Y~29 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~701^Y~30 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~701^Y~31 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~702^Y~31 
1-0 1 
-11 1 

.names addr2in~0 $add~727^ADD~9-1[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~0 
1-0 1 
-11 1 

.names addr2in~1 $add~727^ADD~9-2[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~1 
1-0 1 
-11 1 

.names addr2in~2 $add~727^ADD~9-3[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~2 
1-0 1 
-11 1 

.names addr2in~3 $add~727^ADD~9-4[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~3 
1-0 1 
-11 1 

.names addr2in~4 $add~727^ADD~9-5[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~4 
1-0 1 
-11 1 

.names addr2in~5 $add~727^ADD~9-6[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~5 
1-0 1 
-11 1 

.names addr2in~6 $add~727^ADD~9-7[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~6 
1-0 1 
-11 1 

.names addr2in~7 $add~727^ADD~9-8[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~7 
1-0 1 
-11 1 

.names addr2in~8 $add~727^ADD~9-9[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~8 
1-0 1 
-11 1 

.names addr2in~9 $add~727^ADD~9-10[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~9 
1-0 1 
-11 1 

.names addr2in~10 $add~727^ADD~9-11[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~10 
1-0 1 
-11 1 

.names addr2in~11 $add~727^ADD~9-12[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~11 
1-0 1 
-11 1 

.names addr2in~12 $add~727^ADD~9-13[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~12 
1-0 1 
-11 1 

.names addr2in~13 $add~727^ADD~9-14[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~13 
1-0 1 
-11 1 

.names addr2in~14 $add~727^ADD~9-15[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~14 
1-0 1 
-11 1 

.names addr2in~15 $add~727^ADD~9-16[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~15 
1-0 1 
-11 1 

.names addr2in~16 $add~727^ADD~9-17[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~16 
1-0 1 
-11 1 

.names addr2in~17 $add~727^ADD~9-18[1] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $mux~762^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:246:simplemap_eqne$11350 $mux~713^Y~16 
1-0 1 
-11 1 

.names $sdff~6^Q~0 $mux~202^Y~0 $dff~137^Q~4 $mux~212^Y~0 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[1] $mux~202^Y~1 $dff~137^Q~4 $mux~212^Y~1 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[2] $mux~202^Y~2 $dff~137^Q~4 $mux~212^Y~2 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[3] $mux~202^Y~3 $dff~137^Q~4 $mux~212^Y~3 
1-0 1 
-11 1 

.names $sdff~6^Q~4 $mux~202^Y~4 $dff~137^Q~4 $mux~212^Y~4 
1-0 1 
-11 1 

.names $sdff~6^Q~5 $mux~202^Y~5 $dff~137^Q~4 $mux~212^Y~5 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[6] $mux~202^Y~6 $dff~137^Q~4 $mux~212^Y~6 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[7] $mux~202^Y~7 $dff~137^Q~4 $mux~212^Y~7 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[8] $mux~202^Y~8 $dff~137^Q~4 $mux~212^Y~8 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[9] $mux~202^Y~9 $dff~137^Q~4 $mux~212^Y~9 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[10] $mux~202^Y~10 $dff~137^Q~4 $mux~212^Y~10 
1-0 1 
-11 1 

.names $auto$simplemap.cc:240:simplemap_eqne$9848[11] $mux~202^Y~11 $dff~137^Q~4 $mux~212^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~0 $mux~201^Y~0 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~0 
1-0 1 
-11 1 

.names $sdff~56^Q~1 $mux~201^Y~1 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~1 
1-0 1 
-11 1 

.names $sdff~56^Q~2 $mux~201^Y~2 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~2 
1-0 1 
-11 1 

.names $sdff~56^Q~3 $mux~201^Y~3 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~3 
1-0 1 
-11 1 

.names $sdff~56^Q~4 $mux~201^Y~4 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~4 
1-0 1 
-11 1 

.names $sdff~56^Q~5 $mux~201^Y~5 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~5 
1-0 1 
-11 1 

.names $sdff~56^Q~6 $mux~201^Y~6 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~6 
1-0 1 
-11 1 

.names $sdff~56^Q~7 $mux~201^Y~7 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~7 
1-0 1 
-11 1 

.names $sdff~56^Q~8 $mux~201^Y~8 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~8 
1-0 1 
-11 1 

.names $sdff~56^Q~9 $mux~201^Y~9 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~9 
1-0 1 
-11 1 

.names $sdff~56^Q~10 $mux~201^Y~10 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~10 
1-0 1 
-11 1 

.names $sdff~56^Q~11 $mux~201^Y~11 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~11 
1-0 1 
-11 1 

.names $sdff~56^Q~12 $mux~201^Y~12 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~12 
1-0 1 
-11 1 

.names $sdff~56^Q~13 $mux~201^Y~13 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~13 
1-0 1 
-11 1 

.names $sdff~56^Q~14 $mux~201^Y~14 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~14 
1-0 1 
-11 1 

.names $sdff~56^Q~15 $mux~201^Y~15 $auto$simplemap.cc:246:simplemap_eqne$8308 $mux~202^Y~15 
1-0 1 
-11 1 

.names $sdffe~17^Q~3 $mux~435^Y~0 $auto$simplemap.cc:246:simplemap_eqne$9663 $mux~436^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~510^Q~0 $and~508^Y~0 $mux~524^Y~0 
1-0 1 
-11 1 

.names gnd $sdff~510^Q~1 $and~508^Y~0 $mux~524^Y~1 
1-0 1 
-11 1 

.names gnd $sdff~510^Q~2 $and~508^Y~0 $mux~524^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] $mux~708^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] $mux~708^Y~1 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~1 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] $mux~708^Y~2 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~2 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] $mux~708^Y~3 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~3 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] $mux~708^Y~4 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~4 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] $mux~708^Y~5 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~5 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] $mux~708^Y~6 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~6 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] $mux~708^Y~7 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~7 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] $mux~708^Y~8 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~8 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] $mux~708^Y~9 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~9 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] $mux~708^Y~10 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~10 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] $mux~708^Y~11 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~11 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] $mux~708^Y~12 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~12 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] $mux~708^Y~13 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~13 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] $mux~708^Y~14 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~14 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] $mux~708^Y~15 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~15 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] $mux~708^Y~17 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~17 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] $mux~708^Y~18 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~18 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] $mux~708^Y~19 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~19 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] $mux~708^Y~20 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~20 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] $mux~708^Y~21 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~21 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] $mux~708^Y~22 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~22 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] $mux~708^Y~23 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~23 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] $mux~708^Y~24 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~24 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] $mux~708^Y~25 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~25 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] $mux~708^Y~26 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~26 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] $mux~708^Y~27 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~27 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] $mux~708^Y~28 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~28 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] $mux~708^Y~29 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~29 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] $mux~708^Y~30 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~30 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] $mux~708^Y~31 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~709^Y~31 
1-0 1 
-11 1 

.names $sdffe~17^Q~0 $mux~436^Y~0 $auto$simplemap.cc:158:logic_reduce$9655 $mux~437^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~696^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~697^Y~0 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~604^Q~0 \
 $mux~724^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~689^Y~0 \
 $auto$simplemap.cc:246:simplemap_eqne$8717 $mux~690^Y~0 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~605^Q~0 \
 $mux~723^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $mux~687^Y~0 \
 $auto$simplemap.cc:158:logic_reduce$12106 $mux~688^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:246:simplemap_eqne$12156 $mux~698^Y~0 
1-0 1 
-11 1 

.names gnd $sdffe~16^Q~0 $sdffe~602^Q~0 $mux~726^Y~0 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] $sdffe~603^Q~0 \
 $mux~725^Y~0 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $auto$simplemap.cc:246:simplemap_eqne$8730 $mux~689^Y~0 
1-0 1 
-11 1 

.names $and~442^Y~0 $not~463^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $not~21^Y~0 
0 1 

.names $reduce_or~178^Y~0 $not~207^Y~0 
0 1 

.names $reduce_or~353^Y~0 $not~385^Y~0 
0 1 

.names $reduce_or~356^Y~0 $not~382^Y~0 
0 1 

.names raygroupvalid10 $not~369^Y~0 
0 1 

.names raygroupvalid01 $not~194^Y~0 
0 1 

.names $reduce_or~461^Y~0 $not~459^Y~0 
0 1 

.names $dff~316^Q~9 $not~350^Y~0 
0 1 

.names $and~398^Y~0 $not~420^Y~0 
0 1 

.names $sdff~730^Q~0 $not~761^Y~0 
0 1 

.names $dff~316^Q~13 $not~23^Y~0 
0 1 

.names $dff~316^Q~4 $not~349^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $not~22^Y~0 
0 1 

.names $reduce_or~360^Y~0 $not~388^Y~0 
0 1 

.names $dff~316^Q~7 $not~389^Y~0 
0 1 

.names $dff~137^Q~4 $not~174^Y~0 
0 1 

.names $reduce_or~490^Y~0 $not~506^Y~0 
0 1 

.names $reduce_or~185^Y~0 $not~210^Y~0 
0 1 

.names $sdffe~607^Q~0 $not~628^Y~0 
0 1 

.names $sdffe~604^Q~0 $not~631^Y~0 
0 1 

.names $sdffe~605^Q~0 $not~630^Y~0 
0 1 

.names $sdff~584^Q~0 $not~191^Y~0 
0 1 

.names $sdffe~609^Q~0 $not~626^Y~0 
0 1 

.names $or~653^Y~0 $not~655^Y~0 
0 1 

.names $sdffe~603^Q~0 $not~632^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~641^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~646^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~645^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~642^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~644^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~640^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[31] $lt~643^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[30] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[31] 
0 1 

.names $reduce_or~181^Y~0 $not~204^Y~0 
0 1 

.names rgDone $not~522^Y~0 
0 1 

.names $sdff~59^Q~0 $not~193^Y~0 
0 1 

.names $reduce_or~417^Y~0 $not~415^Y~0 
0 1 

.names $dff~137^Q~13 $not~24^Y~0 
0 1 

.names $sdffe~608^Q~0 $not~627^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $not~392^Y~0 
0 1 

.names $sdffe~606^Q~0 $not~629^Y~0 
0 1 

.names $sdff~241^Q~0 $not~366^Y~0 
0 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12368 want_data2 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] $not~367^Y~0 
0 1 

.names $reduce_or~489^Y~0 want_braddr 
0 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9754 want_brdata 
0 1 

.names $dff~137^Q~7 $not~211^Y~0 
0 1 

.names $dff~137^Q~9 $not~175^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $not~214^Y~0 
0 1 

.names $eq~340^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $and~287^Y~0 
11 1 

.names $not~463^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.B[2] $and~443^Y~0 
11 1 

.names $and~233^Y~0 $sdff~241^Q~0 $and~234^Y~0 
11 1 

.names raygroupvalid10 $sdff~241^Q~0 $auto$hard_block.cc:122:cell_hard_block$7301.A 
11 1 

.names $and~225^Y~0 $and~224^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.B[1] 
1- 1 
-1 1 

.names $eq~145^Y~0 $dff~137^Q~17 $and~83^Y~0 
11 1 

.names $sdff~241^Q~0 $and~223^Y~0 $and~225^Y~0 
11 1 

.names $or~375^Y~0 $sdff~241^Q~0 $and~221^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~556^Q~8 $and~547^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~556^Q~7 $and~548^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~556^Q~6 $and~550^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~556^Q~5 $and~549^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $auto$hard_block.cc:122:cell_hard_block$7436.S[2] $and~554^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $auto$hard_block.cc:122:cell_hard_block$7436.S[3] $and~553^Y~0 
11 1 

.names $eq~457^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] $and~450^Y~0 
11 1 

.names $not~207^Y~0 $not~385^Y~0 $or~773^Y~0 
1- 1 
-1 1 

.names $eq~142^Y~0 $dff~137^Q~1 $and~78^Y~0 
11 1 

.names $eq~157^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $and~102^Y~0 
11 1 

.names $eq~342^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $and~290^Y~0 
11 1 

.names $eq~337^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $and~283^Y~0 
11 1 

.names $logic_not~320^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $and~256^Y~0 
11 1 

.names $eq~330^Y~0 $dff~316^Q~0 $and~274^Y~0 
11 1 

.names $eq~331^Y~0 $dff~316^Q~0 $and~275^Y~0 
11 1 

.names $sdff~241^Q~0 $reduce_or~313^Y~0 $and~226^Y~0 
11 1 

.names $and~226^Y~0 $reduce_or~314^Y~0 $and~227^Y~0 
11 1 

.names $and~227^Y~0 $reduce_or~315^Y~0 $and~228^Y~0 
11 1 

.names $eq~321^Y~0 $dff~316^Q~1 $and~257^Y~0 
11 1 

.names $eq~333^Y~0 $dff~316^Q~1 $and~278^Y~0 
11 1 

.names $logic_not~346^Y~0 $dff~316^Q~1 $and~295^Y~0 
11 1 

.names $logic_not~368^Y~0 $and~47^Y~0 $or~199^Y~0 
1- 1 
-1 1 

.names $and~37^Y~0 $sdff~242^Q~0 $and~38^Y~0 
11 1 

.names $eq~143^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $and~79^Y~0 
11 1 

.names $eq~149^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $and~89^Y~0 
11 1 

.names $logic_not~173^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $and~118^Y~0 
11 1 

.names $not~194^Y~0 $sdff~242^Q~0 $and~50^Y~0 
11 1 

.names $and~50^Y~0 $sdff~59^Q~0 $and~51^Y~0 
11 1 

.names $sdff~242^Q~0 $sdff~59^Q~0 $and~53^Y~0 
11 1 

.names $eq~144^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $and~81^Y~0 
11 1 

.names $logic_not~152^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $and~93^Y~0 
11 1 

.names $eq~317^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $and~253^Y~0 
11 1 

.names $logic_not~168^Y~0 $dff~137^Q~17 $and~113^Y~0 
11 1 

.names $eq~169^Y~0 $dff~137^Q~11 $and~98^Y~0 
11 1 

.names $eq~169^Y~0 $reduce_or~180^Y~0 $and~101^Y~0 
11 1 

.names $eq~169^Y~0 $dff~137^Q~18 $and~114^Y~0 
11 1 

.names $eq~344^Y~0 $reduce_or~355^Y~0 $and~280^Y~0 
11 1 

.names pglobalreset $sdff~1^Q~0 $or~654^Y~0 
1- 1 
-1 1 

.names $logic_not~458^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.S[1] $and~451^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] $sdff~2^Q~0 \
 $auto$simplemap.cc:240:simplemap_eqne$11170[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] $sdff~2^Q~1 \
 $auto$simplemap.cc:240:simplemap_eqne$11170[1] 
10 1 
01 1 

.names $eq~456^Y~0 $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $and~449^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~8 $and~586^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~7 $and~587^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~6 $and~589^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~316^Q~9 $and~263^Y~0 
11 1 

.names $eq~162^Y~0 $dff~316^Q~5 $and~286^Y~0 
11 1 

.names $eq~328^Y~0 $dff~316^Q~3 $and~271^Y~0 
11 1 

.names $dffe~18^Q~0 $sdff~73^Q~0 $and~397^Y~0 
11 1 

.names $and~397^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.B[2] $and~398^Y~0 
11 1 

.names $and~398^Y~0 wanttriID $and~35^Y~0 
11 1 

.names $logic_not~156^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $and~100^Y~0 
11 1 

.names $eq~163^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $and~108^Y~0 
11 1 

.names $logic_not~750^Y~0 $dff~747^Q~3 $and~738^Y~0 
11 1 

.names $logic_not~338^Y~0 $dff~316^Q~3 $and~284^Y~0 
11 1 

.names wanttriID $sdff~730^Q~0 $and~36^Y~0 
11 1 

.names $logic_not~751^Y~0 $dff~747^Q~5 $and~739^Y~0 
11 1 

.names $not~420^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.B[2] $and~399^Y~0 
11 1 

.names $eq~167^Y~0 $dff~137^Q~7 $and~112^Y~0 
11 1 

.names $eq~755^Y~0 $dff~747^Q~5 $and~743^Y~0 
11 1 

.names $eq~339^Y~0 $dff~316^Q~4 $and~285^Y~0 
11 1 

.names $logic_not~341^Y~0 $dff~316^Q~11 $and~267^Y~0 
11 1 

.names $logic_not~750^Y~0 $dff~747^Q~1 $and~735^Y~0 
11 1 

.names $or~768^Y~0 $auto$rtlil.cc:2598:NotGate$16034 $and~483^Y~0 
11 1 

.names $eq~752^Y~0 $reduce_or~732^Y~0 $and~736^Y~0 
11 1 

.names $logic_not~347^Y~0 $dff~316^Q~4 $and~296^Y~0 
11 1 

.names $eq~344^Y~0 $dff~316^Q~11 $and~277^Y~0 
11 1 

.names $logic_not~341^Y~0 $dff~316^Q~2 $and~259^Y~0 
11 1 

.names $sdff~65^Q~0 $sdff~245^Q~0 $or~768^Y~0 
1- 1 
-1 1 

.names $and~528^Y~0 $auto$simplemap.cc:158:logic_reduce$11752 $and~529^Y~0 
11 1 

.names $eq~753^Y~0 $dff~747^Q~0 $and~741^Y~0 
11 1 

.names $eq~167^Y~0 $dff~316^Q~7 $and~291^Y~0 
11 1 

.names $eq~162^Y~0 $dff~137^Q~5 $and~107^Y~0 
11 1 

.names $logic_not~146^Y~0 $dff~137^Q~5 $and~85^Y~0 
11 1 

.names $sdff~71^Q~0 $sdff~250^Q~0 triID~0 
1- 1 
-1 1 

.names $sdff~71^Q~1 $sdff~250^Q~1 triID~1 
1- 1 
-1 1 

.names $sdff~71^Q~2 $sdff~250^Q~2 triID~2 
1- 1 
-1 1 

.names $sdff~71^Q~3 $sdff~250^Q~3 triID~3 
1- 1 
-1 1 

.names $sdff~71^Q~4 $sdff~250^Q~4 triID~4 
1- 1 
-1 1 

.names $sdff~71^Q~5 $sdff~250^Q~5 triID~5 
1- 1 
-1 1 

.names $sdff~71^Q~6 $sdff~250^Q~6 triID~6 
1- 1 
-1 1 

.names $sdff~71^Q~7 $sdff~250^Q~7 triID~7 
1- 1 
-1 1 

.names $sdff~71^Q~8 $sdff~250^Q~8 triID~8 
1- 1 
-1 1 

.names $sdff~71^Q~9 $sdff~250^Q~9 triID~9 
1- 1 
-1 1 

.names $sdff~71^Q~10 $sdff~250^Q~10 triID~10 
1- 1 
-1 1 

.names $sdff~71^Q~11 $sdff~250^Q~11 triID~11 
1- 1 
-1 1 

.names $sdff~70^Q~0 $sdff~249^Q~0 triID~12 
1- 1 
-1 1 

.names $sdff~70^Q~1 $sdff~249^Q~1 triID~13 
1- 1 
-1 1 

.names $sdff~70^Q~2 $sdff~249^Q~2 triID~14 
1- 1 
-1 1 

.names $sdff~70^Q~3 $sdff~249^Q~3 triID~15 
1- 1 
-1 1 

.names $logic_not~150^Y~0 $dff~316^Q~7 $and~269^Y~0 
11 1 

.names $logic_not~160^Y~0 $dff~137^Q~3 $and~105^Y~0 
11 1 

.names raygroupvalid01 $not~193^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.A 
11 1 

.names $logic_not~368^Y~0 $not~193^Y~0 $and~54^Y~0 
11 1 

.names $auto$rtlil.cc:2598:NotGate$15850 $eq~187^Y~0 $auto$simplemap.cc:240:simplemap_eqne$10039[1] 
1- 1 
-1 1 

.names $eq~147^Y~0 $dff~137^Q~0 $and~86^Y~0 
11 1 

.names $logic_not~749^Y~0 $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $and~737^Y~0 
11 1 

.names $logic_not~150^Y~0 $dff~137^Q~7 $and~90^Y~0 
11 1 

.names $eq~754^Y~0 $auto$hard_block.cc:122:cell_hard_block$7603.S[1] $and~742^Y~0 
11 1 

.names $and~46^Y~0 $logic_not~192^Y~0 $and~47^Y~0 
11 1 

.names $eq~325^Y~0 $dff~316^Q~0 $and~265^Y~0 
11 1 

.names $or~770^Y~0 $not~761^Y~0 $and~728^Y~0 
11 1 

.names $mux~216^Y~0 $mux~394^Y~0 $or~771^Y~0 
1- 1 
-1 1 

.names $mux~216^Y~1 $mux~394^Y~1 $or~771^Y~1 
1- 1 
-1 1 

.names $lt~645^Y~0 $not~631^Y~0 $or~652^Y~0 
1- 1 
-1 1 

.names $lt~644^Y~0 $not~630^Y~0 $or~651^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $sdff~584^Q~0 $and~229^Y~0 
11 1 

.names $eq~344^Y~0 $dff~316^Q~18 $and~293^Y~0 
11 1 

.names $logic_not~341^Y~0 $dff~316^Q~18 $and~270^Y~0 
11 1 

.names $logic_not~341^Y~0 $dff~316^Q~16 $and~289^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~316^Q~15 $and~261^Y~0 
11 1 

.names pglobalreset $or~775^Y~0 $or~534^Y~0 
1- 1 
-1 1 

.names $sdff~61^Q~0 $sdff~243^Q~0 $or~775^Y~0 
1- 1 
-1 1 

.names $logic_not~368^Y~0 $and~230^Y~0 $or~376^Y~0 
1- 1 
-1 1 

.names $and~229^Y~0 $logic_not~192^Y~0 $and~230^Y~0 
11 1 

.names $eq~752^Y~0 $reduce_or~733^Y~0 $and~740^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~5 $and~588^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~4 $and~593^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~3 $and~592^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~595^Q~2 $and~591^Y~0 
11 1 

.names $and~528^Y~0 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $and~0^Y~0 
11 1 

.names $auto$simplemap.cc:158:logic_reduce$11157 $sdff~584^Q~0 $and~528^Y~0 
11 1 

.names $not~191^Y~0 $auto$simplemap.cc:158:logic_reduce$11157 $or~375^Y~0 
1- 1 
-1 1 

.names $sdff~584^Q~0 $logic_not~192^Y~0 $and~39^Y~0 
11 1 

.names $logic_not~596^Y~0 $dff~595^Q~0 $and~585^Y~0 
11 1 

.names $eq~597^Y~0 $dff~595^Q~0 $and~590^Y~0 
11 1 

.names $lt~640^Y~0 $not~626^Y~0 $or~647^Y~0 
1- 1 
-1 1 

.names $lt~646^Y~0 $not~632^Y~0 $or~653^Y~0 
1- 1 
-1 1 

.names $lt~643^Y~0 $not~629^Y~0 $or~650^Y~0 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.B[2] $auto$hard_block.cc:122:cell_hard_block$7468.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7468.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B[1] $auto$hard_block.cc:122:cell_hard_block$7269.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B[2] $auto$hard_block.cc:122:cell_hard_block$7269.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B[3] $auto$hard_block.cc:122:cell_hard_block$7269.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.B[2] $auto$hard_block.cc:122:cell_hard_block$7332.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7332.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[18] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[19] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[20] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[21] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[22] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[23] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[24] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[25] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[26] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[27] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[28] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[29] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[30] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[31] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[32] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[33] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[34] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7582.B[35] $auto$hard_block.cc:122:cell_hard_block$7582.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B[3] $auto$hard_block.cc:122:cell_hard_block$7301.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[3] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B[2] $auto$hard_block.cc:122:cell_hard_block$7301.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B[1] $auto$hard_block.cc:122:cell_hard_block$7301.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[1] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[18] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[19] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[20] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[21] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[22] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[23] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[24] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[25] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[26] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[27] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[28] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[29] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[30] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[31] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[32] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[33] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[34] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7603.B[35] $auto$hard_block.cc:122:cell_hard_block$7603.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[35] 
11 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.S[3] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[9] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B[10] $auto$hard_block.cc:122:cell_hard_block$7576.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[10] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B[6] $auto$hard_block.cc:122:cell_hard_block$7576.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[6] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B[10] $auto$hard_block.cc:122:cell_hard_block$7576.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[7] 
11 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.S[2] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[8] 
11 1 

.names brdata_ready $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] \
 $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[3] 
11 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.S[0] $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[18] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[19] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[20] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[21] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[22] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[23] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[23] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[24] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[24] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[25] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[25] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[26] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[26] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[27] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[27] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[28] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[28] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[29] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[29] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[30] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[30] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[31] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[31] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[32] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[32] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[33] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[33] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[34] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[34] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7604.B[35] $auto$hard_block.cc:122:cell_hard_block$7604.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[35] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[96] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[97] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[98] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[99] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[100] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[101] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[102] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[103] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[104] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[105] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[106] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[107] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[108] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[109] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[110] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[111] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[114] $auto$hard_block.cc:122:cell_hard_block$7436.S[3] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[114] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[64] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[65] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[66] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[67] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[68] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[69] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[70] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[71] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[72] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[73] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[74] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[75] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[76] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[77] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[78] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[79] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[82] $auto$hard_block.cc:122:cell_hard_block$7436.S[2] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[82] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[48] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[48] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[49] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[49] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[50] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[50] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[51] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[51] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[52] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[52] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[53] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[53] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[54] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[54] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[55] $auto$hard_block.cc:122:cell_hard_block$7436.S[1] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[55] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[16] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[17] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[18] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[19] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[20] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[21] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[22] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.BB[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8012.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8063.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8067.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8017.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8076.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8086.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13621_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13627_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13624_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13669_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13633_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13630_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13639_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13636_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13645_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13642_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13651_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13648_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13657_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13654_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13663_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13660_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13675_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13672_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13693_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13681_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13678_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13687_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13684_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13699_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13696_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$13705_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13616_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13619_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13622_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13623_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13625_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13628_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13629_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13631_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13634_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13635_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13637_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13640_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13641_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13643_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13646_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13647_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13649_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13652_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13653_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13655_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13658_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13659_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13661_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13620_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13664_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13626_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13667_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13632_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13670_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13671_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13638_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13673_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13644_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13676_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13677_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13650_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13679_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13656_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13682_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13683_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13662_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13685_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13668_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13688_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13674_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13691_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13680_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13694_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13695_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13686_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13697_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13692_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13700_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13698_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13703_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$or$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13704_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.lcu.$and$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$13706_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7998.$auto$alumacc.cc:485:replace_alu$8887.CO[31] 
1- 1 
-1 1 

.names $and~221^Y~0 $sdff~60^Q~0 $and~222^Y~0 
11 1 

.names $eq~322^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $and~258^Y~0 
11 1 

.names $reduce_or~183^Y~0 $reduce_or~358^Y~0 $or~772^Y~0 
1- 1 
-1 1 

.names $and~42^Y~0 $and~41^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.B[1] 
1- 1 
-1 1 

.names $eq~170^Y~0 $auto$hard_block.cc:122:cell_hard_block$7332.S[2] $and~115^Y~0 
11 1 

.names $or~375^Y~0 $sdff~59^Q~0 $and~37^Y~0 
11 1 

.names $sdff~509^Q~0 $not~522^Y~0 $and~508^Y~0 
11 1 

.names $logic_not~155^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[3] $and~97^Y~0 
11 1 

.names $logic_not~172^Y~0 $dff~137^Q~4 $and~117^Y~0 
11 1 

.names $eq~159^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $and~104^Y~0 
11 1 

.names $logic_not~141^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $and~77^Y~0 
11 1 

.names $sdff~59^Q~0 $and~40^Y~0 $and~42^Y~0 
11 1 

.names $eq~148^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[3] $and~87^Y~0 
11 1 

.names $logic_not~368^Y~0 $sdff~59^Q~0 $and~55^Y~0 
11 1 

.names $not~193^Y~0 $and~40^Y~0 $and~41^Y~0 
11 1 

.names raygroupvalid01 $sdff~59^Q~0 $auto$hard_block.cc:122:cell_hard_block$7269.A 
11 1 

.names $eq~195^Y~0 $sdff~59^Q~0 $auto$hard_block.cc:122:cell_hard_block$7269.B[3] 
11 1 

.names $eq~140^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[3] $and~76^Y~0 
11 1 

.names $logic_not~146^Y~0 $dff~316^Q~5 $and~264^Y~0 
11 1 

.names $eq~166^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $and~111^Y~0 
11 1 

.names $eq~161^Y~0 $dff~137^Q~4 $and~106^Y~0 
11 1 

.names $eq~151^Y~0 $dff~137^Q~3 $and~92^Y~0 
11 1 

.names $eq~412^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $and~405^Y~0 
11 1 

.names $logic_not~414^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] $and~407^Y~0 
11 1 

.names $eq~158^Y~0 $dff~137^Q~17 $and~103^Y~0 
11 1 

.names $eq~327^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $and~268^Y~0 
11 1 

.names $logic_not~348^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $and~297^Y~0 
11 1 

.names $not~369^Y~0 $sdff~60^Q~0 $and~233^Y~0 
11 1 

.names $eq~413^Y~0 $auto$hard_block.cc:122:cell_hard_block$7876.S[1] $and~406^Y~0 
11 1 

.names $lt~641^Y~0 $not~627^Y~0 $or~648^Y~0 
1- 1 
-1 1 

.names $lt~642^Y~0 $not~628^Y~0 $or~649^Y~0 
1- 1 
-1 1 

.names $eq~370^Y~0 $sdff~241^Q~0 $auto$hard_block.cc:122:cell_hard_block$7301.B[3] 
11 1 

.names $eq~345^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $and~294^Y~0 
11 1 

.names $sdff~60^Q~0 $sdff~241^Q~0 $and~236^Y~0 
11 1 

.names $eq~326^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $and~266^Y~0 
11 1 

.names $eq~335^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $and~281^Y~0 
11 1 

.names $logic_not~332^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $and~276^Y~0 
11 1 

.names $eq~323^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $and~260^Y~0 
11 1 

.names $logic_not~329^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.S[2] $and~272^Y~0 
11 1 

.names $eq~319^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[3] $and~255^Y~0 
11 1 

.names $eq~559^Y~0 $dff~556^Q~0 $and~552^Y~0 
11 1 

.names $not~366^Y~0 $and~223^Y~0 $and~224^Y~0 
11 1 

.names $eq~153^Y~0 $dff~137^Q~0 $and~95^Y~0 
11 1 

.names $logic_not~368^Y~0 $not~366^Y~0 $and~237^Y~0 
11 1 

.names $logic_not~343^Y~0 $dff~316^Q~17 $and~292^Y~0 
11 1 

.names raygroupvalid10 $not~366^Y~0 $auto$hard_block.cc:122:cell_hard_block$7468.A 
11 1 

.names $sdff~60^Q~0 $sdff~241^Q~0 $auto$rtlil.cc:2598:NotGate$15916 
10 1 
01 1 

.names $logic_not~171^Y~0 $dff~137^Q~1 $and~116^Y~0 
11 1 

.names $sdff~69^Q~0 $sdff~248^Q~0 $auto$hard_block.cc:122:cell_hard_block$7603.A[0] 
1- 1 
-1 1 

.names $sdff~69^Q~1 $sdff~248^Q~1 $auto$hard_block.cc:122:cell_hard_block$7603.A[1] 
1- 1 
-1 1 

.names $sdff~69^Q~2 $sdff~248^Q~2 $auto$hard_block.cc:122:cell_hard_block$7603.A[2] 
1- 1 
-1 1 

.names $sdff~69^Q~3 $sdff~248^Q~3 $auto$hard_block.cc:122:cell_hard_block$7603.A[3] 
1- 1 
-1 1 

.names $sdff~69^Q~4 $sdff~248^Q~4 $auto$hard_block.cc:122:cell_hard_block$7603.A[4] 
1- 1 
-1 1 

.names $sdff~69^Q~5 $sdff~248^Q~5 $auto$hard_block.cc:122:cell_hard_block$7603.A[5] 
1- 1 
-1 1 

.names $sdff~69^Q~6 $sdff~248^Q~6 $auto$hard_block.cc:122:cell_hard_block$7603.A[6] 
1- 1 
-1 1 

.names $sdff~69^Q~7 $sdff~248^Q~7 $auto$hard_block.cc:122:cell_hard_block$7603.A[7] 
1- 1 
-1 1 

.names $sdff~69^Q~8 $sdff~248^Q~8 $auto$hard_block.cc:122:cell_hard_block$7603.A[8] 
1- 1 
-1 1 

.names $sdff~69^Q~9 $sdff~248^Q~9 $auto$hard_block.cc:122:cell_hard_block$7603.A[9] 
1- 1 
-1 1 

.names $sdff~69^Q~10 $sdff~248^Q~10 $auto$hard_block.cc:122:cell_hard_block$7603.A[10] 
1- 1 
-1 1 

.names $sdff~69^Q~11 $sdff~248^Q~11 $auto$hard_block.cc:122:cell_hard_block$7603.A[11] 
1- 1 
-1 1 

.names $sdff~69^Q~12 $sdff~248^Q~12 $auto$hard_block.cc:122:cell_hard_block$7603.A[12] 
1- 1 
-1 1 

.names $sdff~69^Q~13 $sdff~248^Q~13 $auto$hard_block.cc:122:cell_hard_block$7603.A[13] 
1- 1 
-1 1 

.names $sdff~69^Q~14 $sdff~248^Q~14 $auto$hard_block.cc:122:cell_hard_block$7603.A[14] 
1- 1 
-1 1 

.names $sdff~69^Q~15 $sdff~248^Q~15 $auto$hard_block.cc:122:cell_hard_block$7603.A[15] 
1- 1 
-1 1 

.names $sdff~69^Q~16 $sdff~248^Q~16 $auto$hard_block.cc:122:cell_hard_block$7603.A[16] 
1- 1 
-1 1 

.names $sdff~69^Q~17 $sdff~248^Q~17 $auto$hard_block.cc:122:cell_hard_block$7603.A[17] 
1- 1 
-1 1 

.names $eq~324^Y~0 $dff~316^Q~17 $and~262^Y~0 
11 1 

.names $eq~336^Y~0 $dff~316^Q~17 $and~282^Y~0 
11 1 

.names $logic_not~368^Y~0 $sdff~241^Q~0 $and~238^Y~0 
11 1 

.names $and~44^Y~0 $reduce_or~136^Y~0 $and~45^Y~0 
11 1 

.names $and~43^Y~0 $reduce_or~135^Y~0 $and~44^Y~0 
11 1 

.names $auto$rtlil.cc:2598:NotGate$16038 $eq~362^Y~0 $auto$simplemap.cc:240:simplemap_eqne$9230[1] 
1- 1 
-1 1 

.names $logic_not~748^Y~0 $dff~747^Q~0 $and~734^Y~0 
11 1 

.names $sdff~68^Q~0 $sdff~247^Q~0 $or~770^Y~0 
1- 1 
-1 1 

.names $logic_not~318^Y~0 $dff~316^Q~0 $and~254^Y~0 
11 1 

.names $sdff~59^Q~0 $reduce_or~134^Y~0 $and~43^Y~0 
11 1 

.names $eq~558^Y~0 $dff~556^Q~0 $and~551^Y~0 
11 1 

.names $logic_not~165^Y~0 $dff~137^Q~2 $and~80^Y~0 
11 1 

.names $logic_not~165^Y~0 $dff~137^Q~11 $and~88^Y~0 
11 1 

.names $logic_not~165^Y~0 $dff~137^Q~18 $and~91^Y~0 
11 1 

.names $logic_not~165^Y~0 $dff~137^Q~16 $and~110^Y~0 
11 1 

.names $sdff~242^Q~0 $sdff~59^Q~0 $auto$rtlil.cc:2598:NotGate$15846 
10 1 
01 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~316^Q~13 $and~288^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~316^Q~14 $and~273^Y~0 
11 1 

.names $eq~154^Y~0 $dff~137^Q~0 $and~96^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~137^Q~13 $and~109^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~137^Q~14 $and~94^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~137^Q~15 $and~82^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $sdff~584^Q~0 $and~46^Y~0 
11 1 

.names $logic_not~139^Y~0 $dff~137^Q~0 $and~75^Y~0 
11 1 

.names $eq~138^Y~0 $auto$hard_block.cc:122:cell_hard_block$7269.S[2] $and~74^Y~0 
11 1 

.names $auto$rtlil.cc:2607:MuxGate$16812 $dff~137^Q~9 $and~84^Y~0 
11 1 

.names $sdff~73^Q~0 $not~367^Y~0 $and~40^Y~0 
11 1 

.names $eq~333^Y~0 $dff~137^Q~1 $and~99^Y~0 
11 1 

.names $logic_not~557^Y~0 $dff~556^Q~0 $and~546^Y~0 
11 1 

.names $sdff~252^Q~0 $not~367^Y~0 $and~223^Y~0 
11 1 

.names $dffe~19^Q~0 $sdff~252^Q~0 $and~441^Y~0 
11 1 

.names $and~441^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.B[2] $and~442^Y~0 
11 1 

.names $and~442^Y~0 wanttriID $and~220^Y~0 
11 1 

.names $logic_not~334^Y~0 $auto$hard_block.cc:122:cell_hard_block$7301.S[2] $and~279^Y~0 
11 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7269.B[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7269.S[0] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7301.B[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$7301.S[0] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7332.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7332.B[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $auto$hard_block.cc:122:cell_hard_block$7332.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7332.B_AND_S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7269.S[1] $auto$hard_block.cc:122:cell_hard_block$7332.S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.A[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.A[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.A[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.A[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.A[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.A[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.A[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.A[7] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.A[8] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.A[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.A[10] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.A[11] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.A[12] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.A[13] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.A[14] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.A[15] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.B[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.B[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.B[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.B[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.B[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.B[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.B[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.B[7] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.B[8] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.B[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.B[10] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.B[11] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.B[12] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.B[13] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.B[14] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.B[15] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.B[16] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.B[17] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.B[18] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.B[19] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.B[20] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.B[21] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.B[22] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.B[23] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[24] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[25] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[26] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[27] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[28] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[29] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[30] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[31] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[48] $auto$hard_block.cc:122:cell_hard_block$7436.B[32] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[49] $auto$hard_block.cc:122:cell_hard_block$7436.B[33] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[50] $auto$hard_block.cc:122:cell_hard_block$7436.B[34] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[51] $auto$hard_block.cc:122:cell_hard_block$7436.B[35] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[52] $auto$hard_block.cc:122:cell_hard_block$7436.B[36] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[53] $auto$hard_block.cc:122:cell_hard_block$7436.B[37] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[54] $auto$hard_block.cc:122:cell_hard_block$7436.B[38] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[55] $auto$hard_block.cc:122:cell_hard_block$7436.B[39] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[48] $auto$hard_block.cc:122:cell_hard_block$7436.B[40] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[49] $auto$hard_block.cc:122:cell_hard_block$7436.B[41] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[50] $auto$hard_block.cc:122:cell_hard_block$7436.B[42] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[51] $auto$hard_block.cc:122:cell_hard_block$7436.B[43] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[52] $auto$hard_block.cc:122:cell_hard_block$7436.B[44] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[53] $auto$hard_block.cc:122:cell_hard_block$7436.B[45] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[54] $auto$hard_block.cc:122:cell_hard_block$7436.B[46] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[55] $auto$hard_block.cc:122:cell_hard_block$7436.B[47] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[56] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[57] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[58] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[59] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[60] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[61] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[62] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[63] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.B[64] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.B[65] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.B[66] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.B[67] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.B[68] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.B[69] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.B[70] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.B[71] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.B[72] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.B[73] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.B[74] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.B[75] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.B[76] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.B[77] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.B[78] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.B[79] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[82] $auto$hard_block.cc:122:cell_hard_block$7436.B[80] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[82] $auto$hard_block.cc:122:cell_hard_block$7436.B[81] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[83] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[84] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[85] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[86] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[87] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[88] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[89] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[90] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[91] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[92] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[93] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[94] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[95] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[16] $auto$hard_block.cc:122:cell_hard_block$7436.B[96] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[17] $auto$hard_block.cc:122:cell_hard_block$7436.B[97] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[18] $auto$hard_block.cc:122:cell_hard_block$7436.B[98] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[19] $auto$hard_block.cc:122:cell_hard_block$7436.B[99] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[20] $auto$hard_block.cc:122:cell_hard_block$7436.B[100] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[21] $auto$hard_block.cc:122:cell_hard_block$7436.B[101] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[22] $auto$hard_block.cc:122:cell_hard_block$7436.B[102] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[23] $auto$hard_block.cc:122:cell_hard_block$7436.B[103] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[24] $auto$hard_block.cc:122:cell_hard_block$7436.B[104] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[25] $auto$hard_block.cc:122:cell_hard_block$7436.B[105] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[26] $auto$hard_block.cc:122:cell_hard_block$7436.B[106] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[27] $auto$hard_block.cc:122:cell_hard_block$7436.B[107] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[28] $auto$hard_block.cc:122:cell_hard_block$7436.B[108] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[29] $auto$hard_block.cc:122:cell_hard_block$7436.B[109] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[30] $auto$hard_block.cc:122:cell_hard_block$7436.B[110] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.A[31] $auto$hard_block.cc:122:cell_hard_block$7436.B[111] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[114] $auto$hard_block.cc:122:cell_hard_block$7436.B[112] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B[114] $auto$hard_block.cc:122:cell_hard_block$7436.B[113] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[115] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[116] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[117] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[118] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[119] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[120] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[121] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[122] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[123] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[124] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[125] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[126] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B[127] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[2] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[6] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[7] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[16] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[8] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[17] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[18] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[10] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[19] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[11] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[20] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[12] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[21] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[13] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[22] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[14] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[23] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[24] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[25] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[26] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[27] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[28] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[29] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[30] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[31] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[48] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[32] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[49] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[33] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[50] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[34] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[51] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[35] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[52] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[36] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[53] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[37] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[54] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[38] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[55] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[39] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[48] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[40] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[49] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[41] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[50] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[42] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[51] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[43] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[52] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[44] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[53] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[45] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[54] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[46] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[55] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[47] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[56] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[57] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[58] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[59] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[60] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[61] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[62] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[63] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[82] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[80] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[82] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[81] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[83] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[84] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[85] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[86] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[87] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[88] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[89] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[90] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[91] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[92] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[93] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[94] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[95] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[114] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[112] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[114] $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[113] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[115] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[116] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[117] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[118] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[119] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[120] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[121] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[122] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[123] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[124] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[125] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[126] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.B_AND_S[127] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[24] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[25] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[26] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[27] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[28] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[29] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[30] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[31] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7457.B_AND_S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7457.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7457.S[1] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7468.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7468.B[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $auto$hard_block.cc:122:cell_hard_block$7468.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7468.B_AND_S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7301.S[1] $auto$hard_block.cc:122:cell_hard_block$7468.S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7561.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7561.S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.A[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[1] 
1 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[2] 
1 1 

.names brdata_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[3] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$7576.B[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[5] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B[10] $auto$hard_block.cc:122:cell_hard_block$7576.B[7] 
1 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[8] 
1 1 

.names braddr_ready $auto$hard_block.cc:122:cell_hard_block$7576.B[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[14] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] $auto$hard_block.cc:122:cell_hard_block$7576.S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B[17] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7582.B_AND_S[17] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7332.S[1] $auto$hard_block.cc:122:cell_hard_block$7582.S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B[17] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7603.B_AND_S[17] 
1 1 

.names tm3_sram_adsp $auto$hard_block.cc:122:cell_hard_block$7603.S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B[17] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[4] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[6] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[7] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[8] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[9] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[10] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[11] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[12] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[13] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[14] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[15] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[16] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7604.B_AND_S[17] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7468.S[1] $auto$hard_block.cc:122:cell_hard_block$7604.S[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[3] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7876.B_AND_S[1] $auto$hard_block.cc:122:cell_hard_block$7876.S[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10030 $auto$simplemap.cc:117:simplemap_reduce$10060[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[0] $auto$simplemap.cc:117:simplemap_reduce$10266[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[1] $auto$simplemap.cc:117:simplemap_reduce$10266[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[0] $auto$simplemap.cc:117:simplemap_reduce$10397[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[1] $auto$simplemap.cc:117:simplemap_reduce$10397[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[2] $auto$simplemap.cc:117:simplemap_reduce$10397[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[3] $auto$simplemap.cc:117:simplemap_reduce$10397[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[4] $auto$simplemap.cc:117:simplemap_reduce$10397[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[0] $auto$simplemap.cc:117:simplemap_reduce$10407[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[1] $auto$simplemap.cc:117:simplemap_reduce$10407[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10390[0] $auto$simplemap.cc:117:simplemap_reduce$10413[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[8] $auto$simplemap.cc:117:simplemap_reduce$10599[8] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[4] $auto$simplemap.cc:117:simplemap_reduce$10609[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[0] $auto$simplemap.cc:117:simplemap_reduce$10622[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[1] $auto$simplemap.cc:117:simplemap_reduce$10622[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[2] $auto$simplemap.cc:117:simplemap_reduce$10622[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[4] $auto$simplemap.cc:117:simplemap_reduce$10622[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[5] $auto$simplemap.cc:117:simplemap_reduce$10622[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[6] $auto$simplemap.cc:117:simplemap_reduce$10622[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[7] $auto$simplemap.cc:117:simplemap_reduce$10622[7] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[8] $auto$simplemap.cc:117:simplemap_reduce$10622[8] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[0] $auto$simplemap.cc:117:simplemap_reduce$10632[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10609[2] $auto$simplemap.cc:117:simplemap_reduce$10632[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10609[3] $auto$simplemap.cc:117:simplemap_reduce$10632[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[4] $auto$simplemap.cc:117:simplemap_reduce$10632[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10615[1] $auto$simplemap.cc:117:simplemap_reduce$10638[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[0] $auto$simplemap.cc:117:simplemap_reduce$10660[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[1] $auto$simplemap.cc:117:simplemap_reduce$10660[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10546[4] $auto$simplemap.cc:117:simplemap_reduce$10660[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[6] $auto$simplemap.cc:117:simplemap_reduce$10660[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10599[7] $auto$simplemap.cc:117:simplemap_reduce$10660[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10556[0] $auto$simplemap.cc:117:simplemap_reduce$10669[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[1] $auto$simplemap.cc:117:simplemap_reduce$11263[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[2] $auto$simplemap.cc:117:simplemap_reduce$11263[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[3] $auto$simplemap.cc:117:simplemap_reduce$11263[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[4] $auto$simplemap.cc:117:simplemap_reduce$11263[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[5] $auto$simplemap.cc:117:simplemap_reduce$11263[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10228[6] $auto$simplemap.cc:117:simplemap_reduce$11263[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10236[1] $auto$simplemap.cc:117:simplemap_reduce$11271[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10236[2] $auto$simplemap.cc:117:simplemap_reduce$11271[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10240[1] $auto$simplemap.cc:117:simplemap_reduce$11275[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11854[0] $auto$simplemap.cc:117:simplemap_reduce$12028[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11854[1] $auto$simplemap.cc:117:simplemap_reduce$12028[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$12032 $auto$simplemap.cc:117:simplemap_reduce$12096[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[0] $auto$simplemap.cc:117:simplemap_reduce$12115[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[5] $auto$simplemap.cc:117:simplemap_reduce$12115[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[6] $auto$simplemap.cc:117:simplemap_reduce$12115[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[7] $auto$simplemap.cc:117:simplemap_reduce$12115[7] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[8] $auto$simplemap.cc:117:simplemap_reduce$12115[8] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[3] $auto$simplemap.cc:117:simplemap_reduce$12125[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10384[4] $auto$simplemap.cc:117:simplemap_reduce$12125[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[4] $auto$simplemap.cc:117:simplemap_reduce$13058[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7576.B_AND_S[3] $auto$simplemap.cc:117:simplemap_reduce$13065[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$11420[1] $auto$simplemap.cc:117:simplemap_reduce$13090[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[1] $auto$simplemap.cc:117:simplemap_reduce$13259[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[1] $auto$simplemap.cc:117:simplemap_reduce$13264[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] $auto$simplemap.cc:117:simplemap_reduce$13269[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] $auto$simplemap.cc:117:simplemap_reduce$13274[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] $auto$simplemap.cc:117:simplemap_reduce$13279[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] $auto$simplemap.cc:117:simplemap_reduce$13284[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] $auto$simplemap.cc:117:simplemap_reduce$13289[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[0] $auto$simplemap.cc:117:simplemap_reduce$13294[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13259[0] $auto$simplemap.cc:117:simplemap_reduce$13299[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13264[0] $auto$simplemap.cc:117:simplemap_reduce$13304[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[23] $auto$simplemap.cc:117:simplemap_reduce$13309[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[22] $auto$simplemap.cc:117:simplemap_reduce$13314[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[21] $auto$simplemap.cc:117:simplemap_reduce$13319[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[20] $auto$simplemap.cc:117:simplemap_reduce$13324[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.Y_B[19] $auto$simplemap.cc:117:simplemap_reduce$13329[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13254[0] $auto$simplemap.cc:117:simplemap_reduce$13334[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13259[0] $auto$simplemap.cc:117:simplemap_reduce$13339[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$13264[0] $auto$simplemap.cc:117:simplemap_reduce$13344[0] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7436.S[0] $auto$simplemap.cc:117:simplemap_reduce$8327[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[1] $auto$simplemap.cc:117:simplemap_reduce$8510[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[2] $auto$simplemap.cc:117:simplemap_reduce$8510[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[3] $auto$simplemap.cc:117:simplemap_reduce$8510[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[4] $auto$simplemap.cc:117:simplemap_reduce$8510[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[5] $auto$simplemap.cc:117:simplemap_reduce$8510[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8479[6] $auto$simplemap.cc:117:simplemap_reduce$8510[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8487[1] $auto$simplemap.cc:117:simplemap_reduce$8518[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8487[2] $auto$simplemap.cc:117:simplemap_reduce$8518[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$8491[1] $auto$simplemap.cc:117:simplemap_reduce$8522[1] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[3] $auto$simplemap.cc:117:simplemap_reduce$8578[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[4] $auto$simplemap.cc:117:simplemap_reduce$8578[3] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10397[5] $auto$simplemap.cc:117:simplemap_reduce$8578[4] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[6] $auto$simplemap.cc:117:simplemap_reduce$8578[5] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[7] $auto$simplemap.cc:117:simplemap_reduce$8578[6] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10374[8] $auto$simplemap.cc:117:simplemap_reduce$8668[2] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10030 $auto$simplemap.cc:158:logic_reduce$10096[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10747[0] $auto$simplemap.cc:158:logic_reduce$10733[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$10450[0] $auto$simplemap.cc:158:logic_reduce$10771[0] 
1 1 

.names $auto$simplemap.cc:117:simplemap_reduce$9011[0] $auto$simplemap.cc:158:logic_reduce$9048[0] 
1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$10039[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15934 $auto$simplemap.cc:240:simplemap_eqne$10039[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15940 $auto$simplemap.cc:240:simplemap_eqne$10133[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15942 $auto$simplemap.cc:240:simplemap_eqne$10151[1] 
1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$10133[2] $auto$simplemap.cc:240:simplemap_eqne$10151[2] 
1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$10167[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15938 $auto$simplemap.cc:240:simplemap_eqne$10167[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15840 $auto$simplemap.cc:240:simplemap_eqne$10932[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15930 $auto$simplemap.cc:240:simplemap_eqne$11245[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15854 $auto$simplemap.cc:240:simplemap_eqne$11345[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15860 $auto$simplemap.cc:240:simplemap_eqne$11460[2] 
1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$11573[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$16048 $auto$simplemap.cc:240:simplemap_eqne$11573[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15812 $auto$simplemap.cc:240:simplemap_eqne$11755[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15814 $auto$simplemap.cc:240:simplemap_eqne$11755[1] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15816 $auto$simplemap.cc:240:simplemap_eqne$11804[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15862 $auto$simplemap.cc:240:simplemap_eqne$12001[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15868 $auto$simplemap.cc:240:simplemap_eqne$12001[1] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15882 $auto$simplemap.cc:240:simplemap_eqne$12018[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15858 $auto$simplemap.cc:240:simplemap_eqne$12151[1] 
1 1 

.names $auto$simplemap.cc:240:simplemap_eqne$11345[2] $auto$simplemap.cc:240:simplemap_eqne$12151[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15880 $auto$simplemap.cc:240:simplemap_eqne$12565[1] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15956 $auto$simplemap.cc:240:simplemap_eqne$8461[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15838 $auto$simplemap.cc:240:simplemap_eqne$9025[1] 
1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$9230[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15934 $auto$simplemap.cc:240:simplemap_eqne$9230[2] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15988 $auto$simplemap.cc:240:simplemap_eqne$9606[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15986 $auto$simplemap.cc:240:simplemap_eqne$9606[4] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15984 $auto$simplemap.cc:240:simplemap_eqne$9606[5] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15870 $auto$simplemap.cc:240:simplemap_eqne$9848[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15872 $auto$simplemap.cc:240:simplemap_eqne$9848[4] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15874 $auto$simplemap.cc:240:simplemap_eqne$9848[5] 
1 1 

.names pglobalreset $auto$simplemap.cc:240:simplemap_eqne$9988[0] 
1 1 

.names $auto$rtlil.cc:2598:NotGate$15928 $auto$simplemap.cc:240:simplemap_eqne$9988[2] 
1 1 

.names pglobalreset globalreset 
1 1 

.names unconn lNOT~17 
1 1 

.names unconn lNOT~18 
1 1 

.names unconn lNOT~19 
1 1 

.names unconn lNOT~21 
1 1 

.names unconn lNOT~22 
1 1 

.names unconn lNOT~23 
1 1 

.names unconn lNOT~24 
1 1 

.names unconn lNOT~25 
1 1 

.names unconn lNOT~26 
1 1 

.names unconn lNOT~27 
1 1 

.names unconn lNOT~28 
1 1 

.names unconn lNOT~29 
1 1 

.names unconn lNOT~30 
1 1 

.names unconn lNOT~31 
1 1 

.names unconn lNOT~32 
1 1 

.names unconn lNOT~33 
1 1 

.names unconn lNOT~35 
1 1 

.names unconn lNOT~36 
1 1 

.names unconn lNOT~37 
1 1 

.names unconn lNOT~38 
1 1 

.names unconn lNOT~39 
1 1 

.names unconn lNOT~40 
1 1 

.names unconn lNOT~41 
1 1 

.names unconn lNOT~42 
1 1 

.names unconn lNOT~43 
1 1 

.names unconn lNOT~44 
1 1 

.names unconn lNOT~45 
1 1 

.names unconn lNOT~46 
1 1 

.names unconn lNOT~47 
1 1 

.names gnd tm3_sram_addr~18 
1 1 

.names vcc tm3_sram_oe~0 
1 1 

.names tm3_sram_we~0 tm3_sram_we~1 
1 1 

.names tm3_sram_we~0 tm3_sram_we~2 
1 1 

.names tm3_sram_we~0 tm3_sram_we~3 
1 1 

.names tm3_sram_we~0 tm3_sram_we~4 
1 1 

.names tm3_sram_we~0 tm3_sram_we~5 
1 1 

.names tm3_sram_we~0 tm3_sram_we~6 
1 1 

.names tm3_sram_we~0 tm3_sram_we~7 
1 1 

.subckt CLOCK_GATING I=tm3_clk_v0

.end 


.model adder 

.inputs a b cin 

.outputs cout sumout 

.blackbox 


.end 


.model single_port_ram 

.inputs addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] \
 addr[14] data we clk 

.outputs out 

.blackbox 


.end 

.model CLOCK_GATING
.inputs I
.blackbox
.end

