# Team04-RISCV-Proj

## Joint Statement

what we did ...

## Repo Structure 
-
-
-

## Personal Statements
| Name | Github | CID | Email | Link to Personal Statements|
| -------- | -------- | -------- | -------- | -------- |
| Maximilian | | | | [Max's Statement](statements/Maximilian.md)
| Ilan | | | | [Ilan's Statement](statements/Ilan.md) 
| Idrees | | | | [Idrees's Statement](statements/Idrees.md) 
| Hanif | | | | [Hanif's Statement](statements/Hanif.md) 


## Single Cylce RV32I Design

| Component | Maximilian | Ilan | Hanif | Idrees |
| -------- | :--------: | :--------: | :--------: | :--------: |
| alu.sv | | L | |
| control.sv | C | | L |
| data_mem.sv | | L | C |
| green.sv | | C | L |
| instmem.sv | | L | C |
| master.sv | | C | | L
| orange.sv | | L | |
| P_C.sv | L | | |
| reg_file.sv | | L | |
| sextend.sv | | | L |

Legend: L = Lead C = Contributor

### Instructions we would like to do before pipelined design
- [ ] `lbu`
- [ ] `lb`
- [ ] `lhu`
- [ ] `lh`
- [ ] `lw`
- [ ] `sb`
- [ ] `sh`
- [ ] `sw`

## Pipelined RV32I Design

| Component | Maximilian | Ilan | Hanif | Idrees |
| -------- | :--------: | :--------: | :--------: | :--------: |
| | | | |
| | | | |
| | | | |

Legend: L = Lead C = Contributor


Info on Pipelined RV32I Design ....

## Data Memory Cache

| Component | Maximilian | Ilan | Hanif | Idrees |
| -------- | :--------: | :--------: | :--------: | :--------: |
| | | | |
| | | | |
| | | | |

Legend: L = Lead C = Contributor


Info on Data Memory Cache ....




