module signed_adder(input [7:0] a, input [7:0] b, output [7:0] s, output overflow );  // Declare the output as [7:0] to make sure sign extension is done correctly

	assign s = a+b;
	assign overflow = (a[7] ^ b[7]) && (s[7] == 1'b1);
	
endmodule