{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558945372228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558945372233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:22:52 2019 " "Processing started: Mon May 27 16:22:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558945372233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945372233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945372233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558945372603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558945372603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_shift_1_sft8/sft8.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_shift_1_sft8/sft8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SFT8 " "Found entity 1: SFT8" {  } { { "../A_CPU_ALU_MD_SHIFT_1_SFT8/SFT8.v" "" { Text "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1_SFT8/SFT8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_shift_1/shift_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_shift_1/shift_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_1 " "Found entity 1: SHIFT_1" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_reg0_2/reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_reg0_2/reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_data register/ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_data register/ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shiftcpu/a_cpu_alu_md_alu181a/alu81a.v 1 1 " "Found 1 design units, including 1 entities, in source file /shiftcpu/a_cpu_alu_md_alu181a/alu81a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "../A_CPU_ALU_MD_ALU181A/ALU81A.v" "" { Text "E:/ShiftCPU/A_CPU_ALU_MD_ALU181A/ALU81A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../11.bdf " "Can't analyze file -- file ../11.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558945382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945382080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_MD " "Elaborating entity \"ALU_MD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558945382127 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R1\[7..0\] " "Pin \"R1\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558945382127 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R2\[7..0\] " "Pin \"R2\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558945382127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU181A:inst6 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU181A:inst6\"" {  } { { "ALU_MD.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 144 968 1120 288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_1 SHIFT_1:inst7 " "Elaborating entity \"SHIFT_1\" for hierarchy \"SHIFT_1:inst7\"" {  } { { "ALU_MD.bdf" "inst7" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 536 608 760 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux SHIFT_1:inst7\|21mux:inst4 " "Elaborating entity \"21mux\" for hierarchy \"SHIFT_1:inst7\|21mux:inst4\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "inst4" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 336 880 1000 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHIFT_1:inst7\|21mux:inst4 " "Elaborated megafunction instantiation \"SHIFT_1:inst7\|21mux:inst4\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 336 880 1000 416 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT8 SHIFT_1:inst7\|SFT8:inst1 " "Elaborating entity \"SFT8\" for hierarchy \"SHIFT_1:inst7\|SFT8:inst1\"" {  } { { "../A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" "inst1" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_SHIFT_1/SHIFT_1.bdf" { { 232 608 768 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI LPM_BUSTRI:inst17 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"LPM_BUSTRI:inst17\"" {  } { { "ALU_MD.bdf" "inst17" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_BUSTRI:inst17 " "Elaborated megafunction instantiation \"LPM_BUSTRI:inst17\"" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_BUSTRI:inst17 " "Instantiated megafunction \"LPM_BUSTRI:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558945382174 ""}  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 32 760 904 128 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558945382174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 LDR0_2:inst3 " "Elaborating entity \"LDR0_2\" for hierarchy \"LDR0_2:inst3\"" {  } { { "ALU_MD.bdf" "inst3" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 152 0 120 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382174 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { { 144 624 672 176 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558945382174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M LDR0_2:inst3\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"LDR0_2:inst3\|74139M:inst\"" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "inst" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { { 112 456 560 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LDR0_2:inst3\|74139M:inst " "Elaborated megafunction instantiation \"LDR0_2:inst3\|74139M:inst\"" {  } { { "../A_CPU_ALU_MD_Data register/LDR0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf" { { 112 456 560 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"REG0_2:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { 120 200 344 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382205 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_LATCH inst7 " "Block or symbol \"LPM_LATCH\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 232 560 672 344 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558945382205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REG0_2:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REG0_2:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "inst6" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG0_2:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"REG0_2:inst2\|LPM_LATCH:inst6\"" {  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945382221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG0_2:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"REG0_2:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558945382221 ""}  } { { "../A_CPU_ALU_MD_REG0_2/REG0_2.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf" { { 120 560 672 232 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558945382221 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[7\] REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[7\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[6\] REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[6\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[5\] REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[5\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[4\] REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[4\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[3\] REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[3\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[2\] REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[2\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[1\] REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[1\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst17\|dout\[0\] REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst17\|dout\[0\]\" to the node \"REG0_2:inst2\|lpm_latch:inst6\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558945382642 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst6\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst8\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst8\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] " "Latch REG0_2:inst2\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -8 -40 128 8 "IR\[3..0\]" "" } { 168 -56 0 185 "IR\[0\]" "" } { 184 -56 0 201 "IR\[1\]" "" } { 232 -56 0 249 "IR\[2\]" "" } { 264 -56 0 281 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558945382642 ""}  } { { "lpm_latch.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558945382642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[7\] GND " "Pin \"R1\[7\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[6\] GND " "Pin \"R1\[6\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[5\] GND " "Pin \"R1\[5\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[4\] GND " "Pin \"R1\[4\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[3\] GND " "Pin \"R1\[3\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[2\] GND " "Pin \"R1\[2\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[1\] GND " "Pin \"R1\[1\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[0\] GND " "Pin \"R1\[0\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -56 1192 1368 -40 "R1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[7\] GND " "Pin \"R2\[7\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[6\] GND " "Pin \"R2\[6\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[5\] GND " "Pin \"R2\[5\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[4\] GND " "Pin \"R2\[4\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[3\] GND " "Pin \"R2\[3\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[2\] GND " "Pin \"R2\[2\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[1\] GND " "Pin \"R2\[1\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[0\] GND " "Pin \"R2\[0\]\" is stuck at GND" {  } { { "ALU_MD.bdf" "" { Schematic "E:/ShiftCPU/A_CPU_ALU_MD/ALU_MD.bdf" { { -24 1192 1368 -8 "R2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558945382720 "|ALU_MD|R2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558945382720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558945382830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558945383736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558945383736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "591 " "Implemented 591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558945383783 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558945383783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "495 " "Implemented 495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558945383783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558945383783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558945383799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:23:03 2019 " "Processing ended: Mon May 27 16:23:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558945383799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558945383799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558945383799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558945383799 ""}
