include: ["analyze_config/common_stats_analyzer.yaml"]
WORKERS: 32
callback:
  "analyze_read_bandwidth_latency": {file: "analyzer/CHIQoS_analyzer", func: ["analyze_rest","analyze_perceived_bandwidth"]}

target:
  "stats.txt":
    cpuNumReads:
      pattern: 'system.cpu(\d*).numReads( +)(\d+)'
      location: [3]
      type: [int]
    
    cpuNumWrites:
      pattern: 'system.cpu(\d*).numWrites( +)(\d+)'
      location: [3]
      type: [int]

    cpuNumViolations:
      pattern: 'system.cpu(\d*).numViolations( +)(\d+)'
      location: [3]
      type: [int]
    
    cpuTotalLatency:
      pattern: 'system.cpu(\d*).totalLatency( +)(\d+)'
      location: [3]
      type: [int]
    
    cpuFinalLatency:
      pattern: 'system.cpu(\d*).finishLatency( +)(\d+)'
      location: [3]
      type: [int]

    dmaNumReads:
      pattern: 'system.dma_devices(\d*).numReads( +)(\d+)'
      location: [3]
      type: [int]
    
    dmaNumWrites:
      pattern: 'system.dma_devices(\d*).numWrites( +)(\d+)'
      location: [3]
      type: [int]
    
    dmaTotalLatency:
      pattern: 'system.dma_devices(\d*).totalLatency( +)(\d+)'
      location: [3]
      type: [int]
    
    dmaFinalLatency:
      pattern: 'system.dma_devices(\d*).finishLatency( +)(\d+)'
      location: [3]
      type: [int]

summary:
  "d2d_stats_analyzed":
    - {data: "hostSeconds", head: "Run Time(s)"}
    - {data: "hostHours", head: "Run Time(h)"}
    - {data: "hostMemory", head: "Memory Usage"}
    - {data: "numNormDirs", head: "Memory Controllers(per Die)"}
    - {data: "enable-qos-hnf", head: "QoS Enabled"}
    - {data: "one_cpu_rnf_qpv", head: "QPV CPU"}
    - {data: "one_cpu_dma_qpv", head: "QPV DMA"}
    - {data: "numGenCpus", head: "CPUs(total generating)"}
    - {data: "numGenDmas", head: "DMAs(total generating)"}
    - {data: "mem-test-type", head: "Memtest type"}
    - {data: "outstanding-req", head: "CPU Max-Outstanding"}
    - {data: "AccPattern", head: "Access Pattern"}
    - {data: "numNormL3caches", head: "LLCs"}
    - {data: "l1d_size", head: "L1d Size"}
    - {data: "l1d_assoc", head: "L1d Assoc"}
    - {data: "l1i_size", head: "L1i Size"}
    - {data: "l1i_assoc", head: "L1i Assoc"}
    - {data: "l2_size", head: "L2 Size"}
    - {data: "l2_assoc", head: "L2 Assoc"}
    - {data: "l3_size", head: "L3 Size"}
    - {data: "l3_assoc", head: "L3 Assoc"}
    - {data: "num-RNF-TBE", head: "L2 TBEs"}
    - {data: "workset", head: "Working Set"}
    - {data: "maxloads", head: "Load Factor"}
    - {data: "cpuPerceivedAvgLat", head: "CPU Read Latency(Cycles)"}
    - {data: "cpuLatVio", head: "CPU Latency Violations"}
    - {data: "dmaPerceivedAvgLat", head: "DMA Read Latency(Cycles)"}
    - {data: "cpuPerceivedAvgBw", head: "CPU perceived bw"}
    - {data: "dmaPerceivedAvgBw", head: "DMA perceived bw"}
    - {data: "L1D_HitRate", head: "L1D_HitRate"}
    - {data: "L2_HitRate", head: "L2_HitRate"}
    - {data: "L3_HitRate", head: "L3_HitRate"}
    - {data: "hnfRetryAcks", head: "HNF Retry Acks"}
    - {data: "sys-clock", head: "Frequency"}
    - {data: "dramRowHitRate", head: "DRAM Row Hit Rate"}
    - {data: "dramAvgAccLat", head: "DRAM Avg Acc Lat"}