# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CompArchCrusaders_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Error (suppressible): (vdel-19) Failed to access library 'rtl_work' at "rtl_work".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'rtl_work' is missing or is not a valid ModelSim library.
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vdel failed.
# Error in macro ./CompArchCrusaders_run_msim_rtl_verilog.do line 4
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vdel failed.
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vdel" line 6)
#     invoked from within
# "vdel -lib rtl_work -all"
#     invoked from within
# "if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }"
# Loading project CompArchCrusaders
