C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module prioarbiter

Top level modules:
	prioarbiter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dm_csrs
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv(29): (vlog-13314) Defaulting port 'dmi_req_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv(39): (vlog-13314) Defaulting port 'hartinfo_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv(58): (vlog-13314) Defaulting port 'data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dm_csrs

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tcdm_interface

Top level modules:
	tcdm_interface

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_soc_ctrl

Top level modules:
	apb_soc_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_tx_fifo_mark

Top level modules:
	io_tx_fifo_mark

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbpmu
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(896): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(914): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(934): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(944): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(958): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(962): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(976): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(980): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(994): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(998): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1013): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1017): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1032): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1036): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1986): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1988): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1990): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1994): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1996): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv(1998): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fcbpmu

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module xbar
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv(28): (vlog-13314) Defaulting port 'rr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv(31): (vlog-13314) Defaulting port 'add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv(33): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv(43): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	xbar

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_external_per_reg_if

Top level modules:
	udma_external_per_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sdio_crc16

Top level modules:
	sdio_crc16

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dmi_jtag
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv(31): (vlog-13314) Defaulting port 'dmi_resp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dmi_jtag

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cic_comb

Top level modules:
	cic_comb

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module out_filter

Top level modules:
	out_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fifo_ram

Top level modules:
	fifo_ram

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tc_clk_and2
-- Compiling module tc_clk_buffer
-- Compiling module tc_clk_gating
-- Compiling module tc_clk_inverter
-- Compiling module tc_clk_mux2
-- Compiling module tc_clk_xor2
-- Compiling module tc_clk_delay

Top level modules:
	tc_clk_and2
	tc_clk_buffer
	tc_clk_gating
	tc_clk_inverter
	tc_clk_mux2
	tc_clk_xor2
	tc_clk_delay

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_opgroup_multifmt_slice
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(174): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(185): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_opgroup_multifmt_slice

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ecc_encode
-- Importing package ecc_pkg

Top level modules:
	ecc_encode

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_event_queue

Top level modules:
	soc_event_queue

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pPLL02F

Top level modules:
	pPLL02F

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_spim_txrx

Top level modules:
	udma_spim_txrx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_demux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(511): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(515): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(179): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(180): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(182): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(187): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(192): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(193): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(203): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(343): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(344): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(350): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(352): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(356): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(359): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(360): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(361): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(362): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(371): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(374): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(378): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(455): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(460): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(461): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(463): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(471): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(479): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(480): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(486): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_demux_id_counters
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(653): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(592): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(593): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(594): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(597): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(598): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(599): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(609): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(611): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(592): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(593): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(594): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(597): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(598): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(599): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(609): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(611): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_demux_intf
-- Importing package axi_pkg

Top level modules:
	axi_demux_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_divsqrt_multi
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	fpnew_divsqrt_multi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package div_sqrt_mvp_wrapper_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module div_sqrt_mvp_wrapper

Top level modules:
	div_sqrt_mvp_wrapper

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dmi_cdc
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv(24): (vlog-13314) Defaulting port 'jtag_dmi_req_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv(40): (vlog-13314) Defaulting port 'core_dmi_resp_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dmi_cdc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module uartdpi

Top level modules:
	uartdpi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module uart_tb_rx

Top level modules:
	uart_tb_rx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_glitchfree_clkmux
-- Compiling architecture rtl of FLL_glitchfree_clkmux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/apb_adv_timer.sv {1 {vlog -work work -vopt -sv -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_adv_timer\rtl\apb_adv_timer.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_adv_timer

Top level modules:
	apb_adv_timer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rand_stream_mst

Top level modules:
	rand_stream_mst

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_arbiter

Top level modules:
	udma_arbiter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module a2_bootrom

Top level modules:
	a2_bootrom

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clk_and_control

Top level modules:
	clk_and_control

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter_bincu

Top level modules:
	udma_filter_bincu

} {} {}} C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v {1 {vlog -work work -vopt -stats=none C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module BUFGMUX

Top level modules:
	BUFGMUX

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rrarbiter

Top level modules:
	rrarbiter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cic_integrator

Top level modules:
	cic_integrator

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module contiguous_crossbar
-- Importing package pkg_soc_interconnect
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv(39): (vlog-13314) Defaulting port 'addr_rules' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	contiguous_crossbar

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2c_peripheral_registers

Top level modules:
	i2c_peripheral_registers

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_regs
-- Importing package cf_math_pkg
-- Importing package axi_pkg
-- Compiling module axi_lite_regs_intf

Top level modules:
	axi_lite_regs_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_sim_mem
-- Importing package axi_pkg

Top level modules:
	axi_sim_mem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cv32e40p_tracer_pkg
-- Importing package cv32e40p_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_ch_addrgen

Top level modules:
	udma_ch_addrgen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sync_wedge

Top level modules:
	sync_wedge

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_atop_filter
-- Importing package axi_pkg
-- Compiling module axi_atop_filter_intf

Top level modules:
	axi_atop_filter_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clock_divider

Top level modules:
	clock_divider

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_dw_converter
-- Compiling module axi_dw_converter_intf
-- Importing package axi_pkg

Top level modules:
	axi_dw_converter_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sram

Top level modules:
	sram

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dmi_jtag_tap

Top level modules:
	dmi_jtag_tap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_memory

Top level modules:
	generic_memory

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ResponseTree_L2
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv(19): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ResponseTree_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb2per

Top level modules:
	apb2per

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_modify_address
-- Compiling module axi_modify_address_intf
-- Importing package axi_pkg

Top level modules:
	axi_modify_address_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lfsr_8bit

Top level modules:
	lfsr_8bit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package div_sqrt_top_mvp_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module div_sqrt_top_mvp

Top level modules:
	div_sqrt_top_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_core
-- Importing package cv32e40p_apu_core_pkg
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_core

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_alu
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_alu

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2c_peripheral_interface

Top level modules:
	i2c_peripheral_interface

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module debug_rom_one_scratch

Top level modules:
	debug_rom_one_scratch

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_sync_wedge

Top level modules:
	pulp_sync_wedge

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module AddressDecoder_Resp_BRIDGE

Top level modules:
	AddressDecoder_Resp_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_interconnect_wrap
-- Importing package pkg_soc_interconnect

Top level modules:
	soc_interconnect_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package SimDTM_sv_unit
-- Compiling module SimDTM

Top level modules:
	SimDTM

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_fifo_adv

Top level modules:
	generic_fifo_adv

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_xbar
-- Importing package axi_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv(44): (vlog-13314) Defaulting port 'default_mst_port_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv(121): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv(126): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv(131): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv(136): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	axi_lite_xbar

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_apb_if
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv(40): (vlog-13314) Defaulting port 'periph_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	udma_apb_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_external_per_wrapper

Top level modules:
	udma_external_per_wrapper

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_traffic_gen_rx

Top level modules:
	udma_traffic_gen_rx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cluster_clock_and2
-- Compiling module cluster_clock_buffer
-- Compiling module cluster_clock_gating
-- Compiling module cluster_clock_inverter
-- Compiling module cluster_clock_mux2
-- Compiling module cluster_clock_xor2

Top level modules:
	cluster_clock_and2
	cluster_clock_buffer
	cluster_clock_gating
	cluster_clock_inverter
	cluster_clock_mux2
	cluster_clock_xor2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_dw_upsizer
-- Importing package axi_pkg
-- Importing package cf_math_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(328): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(332): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(333): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(340): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(341): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(342): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(343): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(347): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(348): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(352): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(353): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(359): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(363): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(367): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(370): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(373): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(374): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(375): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(385): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(386): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(389): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(390): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(391): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(403): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(404): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(408): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(418): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(419): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(420): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(421): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(422): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(424): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(425): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(428): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(429): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(430): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(431): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(444): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(447): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(448): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(449): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(456): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(461): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(462): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(482): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(496): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	axi_dw_upsizer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clos_net
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv(30): (vlog-13314) Defaulting port 'add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv(32): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv(40): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Importing package tcdm_interconnect_pkg

Top level modules:
	clos_net

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cdc_fifo_2phase

Top level modules:
	cdc_fifo_2phase

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module serializer_deserializer

Top level modules:
	serializer_deserializer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package control_mvp_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module control_mvp
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3053): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3057): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3061): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3065): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3069): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3079): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3083): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3091): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3095): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3099): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3111): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3119): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3127): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3131): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3135): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3139): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3143): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3147): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3180): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3184): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv(3188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	control_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package rand_verif_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_rom

Top level modules:
	generic_rom

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_classifier
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(58): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(65): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(68): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv(69): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_classifier

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module core_v_mcu_tb

Top level modules:
	core_v_mcu_tb

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module safe_domain
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv(28): (vlog-13314) Defaulting port 'pad_mux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	safe_domain

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module edge_propagator_rx

Top level modules:
	edge_propagator_rx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_join_intf

Top level modules:
	axi_lite_join_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module top

Top level modules:
	top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MATH_BLOCK

Top level modules:
	MATH_BLOCK

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_top
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv(101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module timer_unit_counter

Top level modules:
	timer_unit_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module debug_rom

Top level modules:
	debug_rom

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module spill_register

Top level modules:
	spill_register

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_spim_top

Top level modules:
	udma_spim_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package FLLPkg
-- Compiling entity FLL_clk_divider
-- Compiling architecture rtl of FLL_clk_divider

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MAC_ARRAY

Top level modules:
	MAC_ARRAY

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_filter

Top level modules:
	stream_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lzc
-- Importing package cf_math_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	lzc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_delay
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(58): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(71): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(72): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(73): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(86): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(88): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(71): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(72): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(73): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(86): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv(88): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stream_delay

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module plru_tree

Top level modules:
	plru_tree

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module XBAR_L2
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv(28): (vlog-13314) Defaulting port 'data_add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv(30): (vlog-13314) Defaulting port 'data_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv(31): (vlog-13314) Defaulting port 'data_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv(47): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv(49): (vlog-13314) Defaulting port 'data_r_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	XBAR_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pad_control
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv(19): (vlog-13314) Defaulting port 'pad_mux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	pad_control

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_clock_and2
-- Compiling module pulp_clock_buffer
-- Compiling module pulp_clock_gating
-- Compiling module pulp_clock_inverter
-- Compiling module pulp_clock_mux2
-- Compiling module pulp_clock_xor2
-- Compiling module pulp_clock_delay

Top level modules:
	pulp_clock_and2
	pulp_clock_buffer
	pulp_clock_gating
	pulp_clock_inverter
	pulp_clock_mux2
	pulp_clock_xor2
	pulp_clock_delay

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module edge_propagator

Top level modules:
	edge_propagator

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tb_clk_gen

Top level modules:
	tb_clk_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module bw_multiplier

Top level modules:
	bw_multiplier

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_core_log

Top level modules:
	cv32e40p_core_log

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module adv_timer_apb_if

Top level modules:
	adv_timer_apb_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_multicut
-- Compiling module axi_multicut_intf
-- Importing package axi_pkg
-- Compiling module axi_lite_multicut_intf

Top level modules:
	axi_multicut_intf
	axi_lite_multicut_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_to_reg
-- Importing package axi_pkg
-- Compiling module axi_lite_to_reg_intf

Top level modules:
	axi_lite_to_reg_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_clk_div_cnt

Top level modules:
	udma_clk_div_cnt

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_cdc
-- Compiling module axi_cdc_intf
-- Importing package axi_pkg
-- Compiling module axi_lite_cdc_intf

Top level modules:
	axi_cdc_intf
	axi_lite_cdc_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_spim_ctrl

Top level modules:
	udma_spim_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fifo_ctl
-- Compiling module fifo_push
-- Compiling module fifo_pop

Top level modules:
	fifo_ctl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_uart_tx

Top level modules:
	udma_uart_tx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rstgen_bypass

Top level modules:
	rstgen_bypass

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MAC_4BIT

Top level modules:
	MAC_4BIT

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_sleep_unit
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_sleep_unit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_event_arbiter

Top level modules:
	soc_event_arbiter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tc_pwr_level_shifter_in
-- Compiling module tc_pwr_level_shifter_in_clamp_lo
-- Compiling module tc_pwr_level_shifter_in_clamp_hi
-- Compiling module tc_pwr_level_shifter_out
-- Compiling module tc_pwr_level_shifter_out_clamp_lo
-- Compiling module tc_pwr_level_shifter_out_clamp_hi
-- Compiling module tc_pwr_power_gating
-- Compiling module tc_pwr_isolation_lo
-- Compiling module tc_pwr_isolation_hi

Top level modules:
	tc_pwr_level_shifter_in
	tc_pwr_level_shifter_in_clamp_lo
	tc_pwr_level_shifter_in_clamp_hi
	tc_pwr_level_shifter_out
	tc_pwr_level_shifter_out_clamp_lo
	tc_pwr_level_shifter_out_clamp_hi
	tc_pwr_power_gating
	tc_pwr_isolation_lo
	tc_pwr_isolation_hi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2c_top

Top level modules:
	udma_i2c_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_rfm_f

Top level modules:
	qf_rfm_f

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_compressed_decoder
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_compressed_decoder

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_xbar

Top level modules:
	stream_xbar

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_tx_channels
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(44): (vlog-13314) Defaulting port 'ext_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(45): (vlog-13314) Defaulting port 'ext_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(46): (vlog-13314) Defaulting port 'ext_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(52): (vlog-13314) Defaulting port 'lin_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(53): (vlog-13314) Defaulting port 'lin_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(65): (vlog-13314) Defaulting port 'lin_cfg_startaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(66): (vlog-13314) Defaulting port 'lin_cfg_size_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(429): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(430): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(431): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(433): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(440): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(441): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(443): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(447): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(448): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(450): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(462): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(463): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(464): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(465): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(477): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(486): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(495): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	udma_tx_channels

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module delta_counter
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv(33): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv(35): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv(38): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv(40): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	delta_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_to_axi_lite
-- Compiling module axi_to_axi_lite_id_reflect
-- Compiling module axi_to_axi_lite_intf
-- Importing package axi_pkg

Top level modules:
	axi_to_axi_lite_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/l2_ram_multi_bank.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\l2_ram_multi_bank.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module l2_ram_multi_bank

Top level modules:
	l2_ram_multi_bank

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tb_pulp
-- Importing package jtag_pkg
-- Importing package dm
-- Importing package riscv
-- Importing package pulp_tap_pkg

Top level modules:
	tb_pulp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbmic

Top level modules:
	fcbmic

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module A2_MATH_UNIT

Top level modules:
	A2_MATH_UNIT

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fifo_v2

Top level modules:
	fifo_v2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_sff

Top level modules:
	qf_sff

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_aff2

Top level modules:
	qf_aff2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cdc_2phase
-- Compiling module cdc_2phase_src
-- Compiling module cdc_2phase_dst

Top level modules:
	cdc_2phase

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling interface XBAR_TCDM_BUS_64
-- Compiling interface XBAR_TCDM_BUS
-- Compiling interface XBAR_PERIPH_BUS
-- Compiling interface MESSAGE_BUS
-- Compiling interface XBAR_DEMUX_BUS
-- Compiling interface TCDM_BANK_MEM_BUS
-- Compiling interface UNICAD_MEM_BUS_64
-- Compiling interface UNICAD_MEM_BUS_32
-- Compiling interface TCDM_BUS
-- Compiling interface BBMUX_CONFIG_BUS
-- Compiling interface AXI_BUS2
-- Compiling interface AXI_BUS_ASYNC2
-- Compiling interface CLKGATE_CONFIG_BUS
-- Compiling interface MMU_CONFIG_BUS
-- Compiling interface BIST_BUS
-- Compiling interface BRAM_PORT
-- Compiling interface SP_ICACHE_CTRL_UNIT_BUS
-- Compiling interface MP_ICACHE_CTRL_UNIT_BUS
-- Compiling interface MP_PF_ICACHE_CTRL_UNIT_BUS
-- Compiling interface PRI_ICACHE_CTRL_UNIT_BUS
-- Compiling interface L0_CTRL_UNIT_BUS
-- Compiling interface APB_BUS
-- Compiling interface FLL_BUS
-- Compiling interface CORE_PREF_BUS
-- Compiling interface marx_apu_if
-- Compiling interface marx_arbiter_if
-- Compiling interface cpu_marx_if

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_stream_unit

Top level modules:
	udma_stream_unit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/clk_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/clk_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clk_gen

Top level modules:
	clk_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_rhw

Top level modules:
	qf_rhw

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_fp_wrapper
-- Importing package cv32e40p_apu_core_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv(26): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Importing package cv32e40p_pkg
-- Importing package fpnew_pkg

Top level modules:
	cv32e40p_fp_wrapper

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_single_slice

Top level modules:
	axi_single_slice

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_cast_multi
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(229): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(230): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(525): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(560): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(611): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(654): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv(658): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_cast_multi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_rounding
-- Importing package fpnew_pkg

Top level modules:
	fpnew_rounding

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ResponseTree_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv(20): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv(22): (vlog-13314) Defaulting port 'data_r_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ResponseTree_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_join

Top level modules:
	stream_join

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package tcdm_interconnect_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_arbiter

Top level modules:
	stream_arbiter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RequestBlock_L2_1CH
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv(22): (vlog-13314) Defaulting port 'data_add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv(24): (vlog-13314) Defaulting port 'data_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv(25): (vlog-13314) Defaulting port 'data_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv(26): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	RequestBlock_L2_1CH

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module amo_shim

Top level modules:
	amo_shim

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_xbar
-- Importing package axi_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(45): (vlog-13314) Defaulting port 'default_mst_port_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(113): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(118): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(123): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(128): (vlog-2643) Unterminated string literal continues onto next line.
-- Compiling module axi_xbar_intf
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv(254): (vlog-13314) Defaulting port 'default_mst_port_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	axi_xbar_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_id_stage
-- Importing package cv32e40p_pkg
-- Importing package cv32e40p_apu_core_pkg
-- Importing package cv32e40p_fpu_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(812): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(813): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(816): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(820): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(821): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(810): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(812): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(813): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(816): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(817): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(820): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(821): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(830): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(833): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(834): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(837): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(841): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(827): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(830): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(833): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(834): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(837): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(841): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(842): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(850): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(855): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(858): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(859): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(848): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(850): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(855): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(858): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(859): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1336): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1343): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1344): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1352): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv(1353): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	cv32e40p_id_stage

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbaps

Top level modules:
	fcbaps

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_obi_interface
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(139): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(147): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(156): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(160): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(161): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(164): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv(169): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	cv32e40p_obi_interface

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_aligner

Top level modules:
	cv32e40p_aligner

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RR_Flag_Req_BRIDGE

Top level modules:
	RR_Flag_Req_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module FanInPrimitive_Req_BRIDGE

Top level modules:
	FanInPrimitive_Req_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_loop_filter
-- Compiling architecture rtl of FLL_loop_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2c_bus_ctrl

Top level modules:
	udma_i2c_bus_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_mux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(217): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(221): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(222): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(226): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(227): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(229): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(232): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(233): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(280): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(281): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(282): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(286): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(287): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv(289): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_mux_intf
-- Importing package axi_pkg

Top level modules:
	axi_mux_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tcdm_interconnect
-- Importing package tcdm_interconnect_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv(46): (vlog-13314) Defaulting port 'add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv(48): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv(49): (vlog-13314) Defaulting port 'be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv(60): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	tcdm_interconnect

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ql_clkgate_x4
-- Compiling module ql_mux4_x2
-- Compiling module ql_and2_x2
-- Compiling module ql_buf_x2
-- Compiling module ql_clkbuf_x2
-- Compiling module ql_inv_x2
-- Compiling module ql_mux2_x2
-- Compiling module ql_or3_x4

Top level modules:
	ql_clkgate_x4
	ql_mux4_x2
	ql_and2_x2
	ql_buf_x2
	ql_clkbuf_x2
	ql_inv_x2
	ql_mux2_x2
	ql_or3_x4

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rstgen

Top level modules:
	rstgen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rand_stream_slv

Top level modules:
	rand_stream_slv

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_cut
-- Compiling module axi_cut_intf
-- Importing package axi_pkg
-- Compiling module axi_lite_cut_intf

Top level modules:
	axi_cut_intf
	axi_lite_cut_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_w_buffer

Top level modules:
	axi_w_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package FLLPkg
-- Compiling entity FLL_digital
-- Compiling architecture rtl of FLL_digital

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_dither_pattern_gen
-- Compiling architecture rtl of FLL_dither_pattern_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_clock_gate

Top level modules:
	cv32e40p_clock_gate

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module reg_to_mem

Top level modules:
	reg_to_mem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_join_intf

Top level modules:
	axi_join_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_read_ctrl

Top level modules:
	axi_read_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dm_top
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv(36): (vlog-13314) Defaulting port 'hartinfo_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv(58): (vlog-13314) Defaulting port 'dmi_req_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dm_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_event_generator

Top level modules:
	soc_event_generator

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_register_file

Top level modules:
	cv32e40p_register_file

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter

Top level modules:
	udma_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module SPI_slave

Top level modules:
	SPI_slave

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_dff

Top level modules:
	qf_dff

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_delayer
-- Compiling module axi_delayer_intf
-- Importing package axi_pkg

Top level modules:
	axi_delayer_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lut_4x4

Top level modules:
	lut_4x4

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_synchronizer

Top level modules:
	dc_synchronizer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module XBAR_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(27): (vlog-13314) Defaulting port 'data_add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(29): (vlog-13314) Defaulting port 'data_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(30): (vlog-13314) Defaulting port 'data_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(31): (vlog-13314) Defaulting port 'data_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(53): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(55): (vlog-13314) Defaulting port 'data_r_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(57): (vlog-13314) Defaulting port 'data_r_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(62): (vlog-13314) Defaulting port 'START_ADDR' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv(63): (vlog-13314) Defaulting port 'END_ADDR' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	XBAR_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_buffer

Top level modules:
	pulp_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module find_first_one

Top level modules:
	find_first_one

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module varcic

Top level modules:
	varcic

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module serial_deglitch

Top level modules:
	serial_deglitch

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sram512x64

Top level modules:
	sram512x64

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_traffic_gen_tx

Top level modules:
	udma_traffic_gen_tx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package norm_div_sqrt_mvp_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module norm_div_sqrt_mvp

Top level modules:
	norm_div_sqrt_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package fpnew_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_shiftreg

Top level modules:
	io_shiftreg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sdio_crc7

Top level modules:
	sdio_crc7

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_ws_gen

Top level modules:
	i2s_ws_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package FLLPkg
-- Compiling entity FLL_glitchfree_clkdiv
-- Compiling architecture rtl of FLL_glitchfree_clkdiv

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fifo

Top level modules:
	fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_apu_disp
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv(47): (vlog-13314) Defaulting port 'read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv(51): (vlog-13314) Defaulting port 'write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	cv32e40p_apu_disp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module AddressDecoder_Resp_L2

Top level modules:
	AddressDecoder_Resp_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ArbitrationTree_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv(27): (vlog-13314) Defaulting port 'data_add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv(29): (vlog-13314) Defaulting port 'data_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv(30): (vlog-13314) Defaulting port 'data_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv(31): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv(32): (vlog-13314) Defaulting port 'data_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ArbitrationTree_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fc_subsystem
-- Importing package cv32e40p_apu_core_pkg

Top level modules:
	fc_subsystem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_synchroedge
-- Compiling architecture rtl of FLL_synchroedge

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_core_log
-- Compiling module cv32e40p_wrapper
-- Importing package cv32e40p_apu_core_pkg

Top level modules:
	cv32e40p_wrapper

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lint_jtag_wrap

Top level modules:
	lint_jtag_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_node
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv(41): (vlog-13314) Defaulting port 'prdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv(46): (vlog-13314) Defaulting port 'START_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv(47): (vlog-13314) Defaulting port 'END_ADDR_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	apb_node

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_mux

Top level modules:
	stream_mux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module edge_propagator_tx

Top level modules:
	edge_propagator_tx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_rx_channels
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(56): (vlog-13314) Defaulting port 'tx_ch_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(60): (vlog-13314) Defaulting port 'lin_ch_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(61): (vlog-13314) Defaulting port 'lin_ch_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(62): (vlog-13314) Defaulting port 'lin_ch_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(69): (vlog-13314) Defaulting port 'lin_ch_cfg_startaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(70): (vlog-13314) Defaulting port 'lin_ch_cfg_size_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(73): (vlog-13314) Defaulting port 'lin_ch_cfg_stream_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(74): (vlog-13314) Defaulting port 'lin_ch_cfg_stream_id_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(77): (vlog-13314) Defaulting port 'ext_ch_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(78): (vlog-13314) Defaulting port 'ext_ch_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(79): (vlog-13314) Defaulting port 'ext_ch_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(80): (vlog-13314) Defaulting port 'ext_ch_stream_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(81): (vlog-13314) Defaulting port 'ext_ch_stream_id_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(85): (vlog-13314) Defaulting port 'ext_ch_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(558): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(559): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(560): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(568): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(569): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(570): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(571): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(575): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(576): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(578): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(584): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(585): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(586): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(587): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(588): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(589): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(591): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(592): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(593): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(594): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(595): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(596): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(597): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(598): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(609): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(611): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(626): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(627): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(628): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(635): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(636): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(637): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(638): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(642): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(643): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(645): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(651): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(652): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(656): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(658): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(659): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(662): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(671): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(672): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(673): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(674): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(678): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(679): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(680): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(681): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(685): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(686): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(687): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	udma_rx_channels

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_clk_period_quantizer
-- Compiling architecture rtl of FLL_clk_period_quantizer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_mult
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_mult

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_aw_buffer

Top level modules:
	axi_aw_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi64_2_lint32
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv(94): (vlog-13314) Defaulting port 'data_W_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv(95): (vlog-13314) Defaulting port 'data_W_r_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv(109): (vlog-13314) Defaulting port 'data_R_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv(110): (vlog-13314) Defaulting port 'data_R_r_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	axi64_2_lint32

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module FanInPrimitive_Req_L2

Top level modules:
	FanInPrimitive_Req_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lint2axi_wrap

Top level modules:
	lint2axi_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_b_buffer

Top level modules:
	axi_b_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_dc_fifo

Top level modules:
	udma_dc_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb2apbcomp

Top level modules:
	apb2apbcomp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_sync

Top level modules:
	pulp_sync

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ResponseBlock_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv(26): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv(28): (vlog-13314) Defaulting port 'data_r_aux_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ResponseBlock_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module bw_mac

Top level modules:
	bw_mac

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module addr_decode
-- Importing package cf_math_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv(130): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv(137): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv(148): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	addr_decode

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_reg
-- Compiling architecture rtl of FLL_reg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module interleaved_crossbar

Top level modules:
	interleaved_crossbar

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_popcnt

Top level modules:
	cv32e40p_popcnt

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module log_int_dc_slice_wrap

Top level modules:
	log_int_dc_slice_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_tx_fifo

Top level modules:
	io_tx_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_opgroup_block
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	fpnew_opgroup_block

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module FIFO_sync_256x8

Top level modules:
	FIFO_sync_256x8

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_decoder
-- Importing package cv32e40p_pkg
-- Importing package cv32e40p_apu_core_pkg
-- Importing package cv32e40p_fpu_pkg

Top level modules:
	cv32e40p_decoder

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_to_mem
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv(68): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv(71): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stream_to_mem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_opgroup_fmt_slice
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_opgroup_fmt_slice

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_slice

Top level modules:
	axi_slice

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2s_reg_if

Top level modules:
	udma_i2s_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_slice_wrap

Top level modules:
	axi_slice_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_load_store_unit

Top level modules:
	cv32e40p_load_store_unit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_data_buffer

Top level modules:
	dc_data_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_sdio_top

Top level modules:
	udma_sdio_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_r_buffer

Top level modules:
	axi_r_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbssc

Top level modules:
	fcbssc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module registers

Top level modules:
	registers

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module A2_design

Top level modules:
	A2_design

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lfsr_16bit

Top level modules:
	lfsr_16bit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rand_synch_holdable_driver

Top level modules:
	rand_synch_holdable_driver

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module edge_detect

Top level modules:
	edge_detect

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ecc_decode
-- Importing package ecc_pkg

Top level modules:
	ecc_decode

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_fifo

Top level modules:
	stream_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module unread

Top level modules:
	unread

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MAC_16BIT

Top level modules:
	MAC_16BIT

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi64_2_lint32_wrap

Top level modules:
	axi64_2_lint32_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_demux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(355): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(359): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(153): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(154): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(156): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(163): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(168): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(174): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(177): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(180): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv(181): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_lite_demux_intf
-- Importing package axi_pkg

Top level modules:
	axi_lite_demux_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package axi_test
-- Importing package axi_pkg
-- Importing package rand_id_queue_pkg
-- Compiling module axi_chan_logger

Top level modules:
	axi_chan_logger

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module periph_bus_wrap

Top level modules:
	periph_bus_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_rfm

Top level modules:
	qf_rfm

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package jtag_pkg
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv(503): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv(518): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv(877): (vlog-2643) Unterminated string literal continues onto next line.
-- Importing package riscv

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module freq_meter

Top level modules:
	freq_meter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_uart_reg_if

Top level modules:
	udma_uart_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pdm_top

Top level modules:
	pdm_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_txrx

Top level modules:
	i2s_txrx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cb_filter_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pad_functional_pd
-- Compiling module pad_functional_pu

Top level modules:
	pad_functional_pd
	pad_functional_pu

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_write_ctrl

Top level modules:
	axi_write_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module camera_reg_if

Top level modules:
	camera_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FLL_clock_gated
-- Compiling architecture rtl of FLL_clock_gated

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbclp

Top level modules:
	fcbclp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module A2_fifo

Top level modules:
	A2_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module reg_cdc

Top level modules:
	reg_cdc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbrfuwff

Top level modules:
	fcbrfuwff

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_zerodelta
-- Compiling architecture rtl of FLL_zerodelta

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module camera_if

Top level modules:
	camera_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clk_gen

Top level modules:
	clk_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cb_filter
-- Importing package cb_filter_pkg
-- Compiling module hash_block

Top level modules:
	cb_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module reg_demux

Top level modules:
	reg_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package dm

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rand_synch_driver

Top level modules:
	rand_synch_driver

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module efpga_subsystem

Top level modules:
	efpga_subsystem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module baud_generator

Top level modules:
	baud_generator

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_burst_splitter
-- Importing package axi_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv(331): (vlog-2643) Unterminated string literal continues onto next line.
-- Compiling module axi_burst_splitter_ax_chan
-- Compiling module axi_burst_splitter_counters

Top level modules:
	axi_burst_splitter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_demux

Top level modules:
	stream_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cv32e40p_apu_core_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package reg_test

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_mailbox
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(170): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(173): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(175): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(176): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(178): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(179): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv(180): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_lite_mailbox_slave
-- Importing package axi_pkg
-- Compiling module axi_lite_mailbox_intf

Top level modules:
	axi_lite_mailbox_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcb

Top level modules:
	fcb

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_ar_buffer

Top level modules:
	axi_ar_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package axi_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sub_per_hash

Top level modules:
	sub_per_hash

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_to_reg
-- Importing package axi_pkg
-- Compiling module axi_to_reg_intf

Top level modules:
	axi_to_reg
	axi_to_reg_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module prescaler

Top level modules:
	prescaler

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_subsystem

Top level modules:
	udma_subsystem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fifo_v3

Top level modules:
	fifo_v3

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_node_wrap
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv(36): (vlog-13314) Defaulting port 'start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv(37): (vlog-13314) Defaulting port 'end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	apb_node_wrap

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sdio_txrx_data

Top level modules:
	sdio_txrx_data

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module QL_eFPGA_ArcticPro2_32X32_GF_22_Arnold2

Top level modules:
	QL_eFPGA_ArcticPro2_32X32_GF_22_Arnold2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_clk_rst_gen

Top level modules:
	soc_clk_rst_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_noncomp
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	fpnew_noncomp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_clock_gating_async

Top level modules:
	pulp_clock_gating_async

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FLL_settling_monitor
-- Compiling architecture rtl of FLL_settling_monitor

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_to_axi
-- Importing package axi_pkg
-- Compiling module axi_lite_to_axi_intf

Top level modules:
	axi_lite_to_axi
	axi_lite_to_axi_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_fma_multi
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(302): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(303): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(311): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(315): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(319): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(322): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(330): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(334): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(335): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(733): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(734): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(737): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv(738): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	fpnew_fma_multi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cluster_level_shifter_in
-- Compiling module cluster_level_shifter_in_clamp
-- Compiling module cluster_level_shifter_inout
-- Compiling module cluster_level_shifter_out
-- Compiling module cluster_level_shifter_out_clamp

Top level modules:
	cluster_level_shifter_in
	cluster_level_shifter_in_clamp
	cluster_level_shifter_inout
	cluster_level_shifter_out
	cluster_level_shifter_out_clamp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module FanInPrimitive_Resp_L2

Top level modules:
	FanInPrimitive_Resp_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RequestBlock2CH_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(25): (vlog-13314) Defaulting port 'data_add_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(27): (vlog-13314) Defaulting port 'data_wdata_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(28): (vlog-13314) Defaulting port 'data_be_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(29): (vlog-13314) Defaulting port 'data_ID_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(30): (vlog-13314) Defaulting port 'data_aux_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(36): (vlog-13314) Defaulting port 'data_add_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(38): (vlog-13314) Defaulting port 'data_wdata_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(39): (vlog-13314) Defaulting port 'data_be_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(40): (vlog-13314) Defaulting port 'data_ID_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv(41): (vlog-13314) Defaulting port 'data_aux_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	RequestBlock2CH_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module GD25Q128B
-- Compiling module memory_access
-- Compiling module acdc_check
-- Compiling module internal_logic

Top level modules:
	GD25Q128B

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbfsr

Top level modules:
	fcbfsr

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_fork
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(85): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(86): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(92): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(89): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(92): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv(108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stream_fork

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_hwloop_regs

Top level modules:
	cv32e40p_hwloop_regs

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cluster_clock_and2
-- Compiling module cluster_clock_buffer
-- Compiling module cluster_clock_gating
-- Compiling module cluster_clock_inverter
-- Compiling module pulp_clock_mux2
-- Compiling module cluster_clock_xor2

Top level modules:
	cluster_clock_and2
	cluster_clock_buffer
	cluster_clock_gating
	cluster_clock_inverter
	pulp_clock_mux2
	cluster_clock_xor2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lfsr
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv(258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv(260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv(262): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	lfsr

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_clk_gen

Top level modules:
	i2s_clk_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MUX2_REQ_L2

Top level modules:
	MUX2_REQ_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_i2cs

Top level modules:
	apb_i2cs

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_fork_dynamic
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stream_fork_dynamic

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module reg_mux

Top level modules:
	reg_mux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/apb_timer_unit.sv {1 {vlog -work work -vopt -sv -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_timer_unit\rtl\apb_timer_unit.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_timer_unit

Top level modules:
	apb_timer_unit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_token_ring

Top level modules:
	dc_token_ring

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_id_prepend
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv(88): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv(89): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	axi_id_prepend

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_to_apb
-- Importing package axi_pkg
-- Compiling module axi_lite_to_apb_intf

Top level modules:
	axi_lite_to_apb_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module timer_unit_counter_presc

Top level modules:
	timer_unit_counter_presc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apbt1_interface

Top level modules:
	apbt1_interface

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module isochronous_spill_register
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv(78): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	isochronous_spill_register

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.c {1 {sccom -work work -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.c
sccom -reportprogress -work work -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.c 

Questa Intel Starter FPGA Edition-64 sccom 2022.1 compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RAM_256x8_behavioral

Top level modules:
	RAM_256x8_behavioral

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ResponseBlock_L2
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv(25): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ResponseBlock_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_token_ring_fifo_din

Top level modules:
	dc_token_ring_fifo_din

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module onehot_to_bin

Top level modules:
	onehot_to_bin

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter_au

Top level modules:
	udma_filter_au

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_prefetch_controller
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_prefetch_controller

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_isolate
-- Importing package axi_pkg
-- Compiling module axi_isolate_intf

Top level modules:
	axi_isolate_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module gray_to_binary

Top level modules:
	gray_to_binary

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_level_shifter_in
-- Compiling module pulp_level_shifter_in_clamp
-- Compiling module pulp_level_shifter_inout
-- Compiling module pulp_level_shifter_out
-- Compiling module pulp_level_shifter_out_clamp
-- Compiling module pulp_power_gating
-- Compiling module pulp_isolation_0
-- Compiling module pulp_isolation_1

Top level modules:
	pulp_level_shifter_in
	pulp_level_shifter_in_clamp
	pulp_level_shifter_inout
	pulp_level_shifter_out
	pulp_level_shifter_out_clamp
	pulp_power_gating
	pulp_isolation_0
	pulp_isolation_1

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter_tx_datafetch

Top level modules:
	udma_filter_tx_datafetch

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module comparator

Top level modules:
	comparator

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module shift_reg

Top level modules:
	shift_reg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package ecc_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dm_obi_top
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv(81): (vlog-13314) Defaulting port 'hartinfo_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv(111): (vlog-13314) Defaulting port 'dmi_req_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dm_obi_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_rw

Top level modules:
	qf_rw

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_interconnect
-- Importing package pkg_soc_interconnect
-- Importing package axi_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv(59): (vlog-13314) Defaulting port 'addr_space_l2_demux' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv(61): (vlog-13314) Defaulting port 'addr_space_interleaved' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv(64): (vlog-13314) Defaulting port 'addr_space_contiguous' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv(67): (vlog-13314) Defaulting port 'addr_space_axi' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	soc_interconnect

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lint_2_axi

Top level modules:
	lint_2_axi

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pkg_soc_interconnect

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_register

Top level modules:
	stream_register

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_LFSR_8bit

Top level modules:
	generic_LFSR_8bit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_tx_channel

Top level modules:
	i2s_tx_channel

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/soc_domain.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\soc_domain.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_domain
-- Importing package dm
-- Importing package pkg_soc_interconnect

Top level modules:
	soc_domain

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tcdm_error_slave

Top level modules:
	tcdm_error_slave

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package nrbd_nrsc_mvp_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module nrbd_nrsc_mvp

Top level modules:
	nrbd_nrsc_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clk_div

Top level modules:
	clk_div

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbsmc

Top level modules:
	fcbsmc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_slave_interface

Top level modules:
	apb_slave_interface

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_ex_stage
-- Importing package cv32e40p_pkg
-- Importing package cv32e40p_apu_core_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv(86): (vlog-13314) Defaulting port 'apu_operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv(90): (vlog-13314) Defaulting port 'apu_read_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv(93): (vlog-13314) Defaulting port 'apu_write_regs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	cv32e40p_ex_stage

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_err_slv
-- Importing package axi_pkg

Top level modules:
	axi_err_slv

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module max_counter

Top level modules:
	max_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module pulp_clock_and2
-- Compiling module pulp_clock_buffer
-- Compiling module pulp_clock_gating
-- Compiling module pulp_clock_inverter
-- Compiling module pulp_clock_mux2
-- Compiling module pulp_clock_xor2

Top level modules:
	pulp_clock_and2
	pulp_clock_buffer
	pulp_clock_gating
	pulp_clock_inverter
	pulp_clock_mux2
	pulp_clock_xor2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_prefetch_buffer

Top level modules:
	cv32e40p_prefetch_buffer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_lite_mux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(155): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(156): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(158): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(159): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(162): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(165): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(166): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(167): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(171): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(172): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(174): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(177): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv(178): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module axi_lite_mux_intf
-- Importing package axi_pkg

Top level modules:
	axi_lite_mux_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_gpiov2

Top level modules:
	apb_gpiov2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module AddressDecoder_Req_L2

Top level modules:
	AddressDecoder_Req_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lint_2_apb

Top level modules:
	lint_2_apb

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_alu_div

Top level modules:
	cv32e40p_alu_div

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_generic_fifo

Top level modules:
	io_generic_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_peripherals.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\soc_peripherals.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module soc_peripherals

Top level modules:
	soc_peripherals

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_event_counter

Top level modules:
	io_event_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RequestBlock1CH_BRIDGE
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv(25): (vlog-13314) Defaulting port 'data_add_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv(27): (vlog-13314) Defaulting port 'data_wdata_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv(28): (vlog-13314) Defaulting port 'data_be_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv(29): (vlog-13314) Defaulting port 'data_ID_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv(30): (vlog-13314) Defaulting port 'data_aux_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	RequestBlock1CH_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cf_math_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cam_vip

Top level modules:
	cam_vip

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2c_control

Top level modules:
	udma_i2c_control

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_clkgen

Top level modules:
	udma_clkgen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MAC_32BIT

Top level modules:
	MAC_32BIT

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module lint64_to_32
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv(38): (vlog-13314) Defaulting port 'data_r_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	lint64_to_32

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module addr_dec_resp_mux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv(39): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	addr_dec_resp_mux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbpif

Top level modules:
	fcbpif

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module timer_module

Top level modules:
	timer_module

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module iteration_div_sqrt_mvp

Top level modules:
	iteration_div_sqrt_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_uart_top

Top level modules:
	udma_uart_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_clkws_gen

Top level modules:
	i2s_clkws_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_serializer
-- Importing package axi_pkg
-- Compiling module axi_serializer_intf

Top level modules:
	axi_serializer_intf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module eFPGA_wrapper

Top level modules:
	eFPGA_wrapper

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_tracer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_tracer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/a2_bootrom.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/a2_bootrom.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module a2_bootrom

Top level modules:
	a2_bootrom

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fc_demux

Top level modules:
	fc_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dm_sba
-- Importing package dm

Top level modules:
	dm_sba

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/core_v_mcu.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none {C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\core_v_mcu.sv}
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module core_v_mcu

Top level modules:
	core_v_mcu

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cdc_fifo_gray
-- Compiling module cdc_fifo_gray_src
-- Compiling module cdc_fifo_gray_dst

Top level modules:
	cdc_fifo_gray

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module rr_arb_tree
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv(176): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv(183): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	rr_arb_tree

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_sdio_reg_if

Top level modules:
	udma_sdio_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_arbiter_flushable

Top level modules:
	stream_arbiter_flushable

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module periph_to_reg

Top level modules:
	periph_to_reg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling interface QSPI_CS
-- Compiling interface QSPI
-- Compiling interface GPIO
-- Compiling interface JTAG
-- Compiling interface UART
-- Compiling interface CPI
-- Compiling interface I2S
-- Compiling interface CTRL
-- Compiling package dpi_models

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package FLLPkg
-- Compiling package body FLLPkg
-- Loading package FLLPkg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package rand_id_queue_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_external_per_top

Top level modules:
	udma_external_per_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ArbitrationTree_L2
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv(26): (vlog-13314) Defaulting port 'data_add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv(28): (vlog-13314) Defaulting port 'data_wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv(29): (vlog-13314) Defaulting port 'data_be_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv(30): (vlog-13314) Defaulting port 'data_ID_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	ArbitrationTree_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling interface STREAM_DV

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tb_tc_sram

Top level modules:
	tb_tc_sram

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module l2_tcdm_demux
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv(62): (vlog-13314) Defaulting port 'PER_START_ADDR' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv(63): (vlog-13314) Defaulting port 'PER_END_ADDR' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	l2_tcdm_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module TPRAM_WRAP

Top level modules:
	TPRAM_WRAP

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module axi_dw_downsizer
-- Importing package axi_pkg
-- Importing package cf_math_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(345): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(349): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(350): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(351): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(354): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(357): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(358): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(360): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(361): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(363): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(365): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(369): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(370): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(377): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(381): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(388): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(391): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(394): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(395): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(396): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(397): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(403): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(404): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(407): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(408): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(411): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(414): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(415): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(417): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(418): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(427): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(428): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(431): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(432): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(435): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(437): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(438): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(442): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(448): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(449): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(459): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(460): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(461): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(462): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(463): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(464): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(465): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(471): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(475): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(480): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(484): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(495): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(525): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(534): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(535): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(547): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(548): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(550): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(553): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(560): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(564): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(565): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(568): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(575): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(580): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(585): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(597): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(598): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	axi_dw_downsizer

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module reg_uniform
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv(28): (vlog-13314) Defaulting port 'init_val_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv(29): (vlog-13314) Defaulting port 'rd_val_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	reg_uniform

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_token_ring_fifo_dout

Top level modules:
	dc_token_ring_fifo_dout

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tc_sram
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(117): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv(119): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	tc_sram

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_int_controller
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_int_controller

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_to_reg

Top level modules:
	apb_to_reg

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_clk_gen

Top level modules:
	io_clk_gen

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module timer_cntrl

Top level modules:
	timer_cntrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2s_top

Top level modules:
	udma_i2s_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dc_full_detector

Top level modules:
	dc_full_detector

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_i2c_reg_if

Top level modules:
	udma_i2c_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_if_stage
-- Importing package cv32e40p_pkg

Top level modules:
	cv32e40p_if_stage

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module timer_unit

Top level modules:
	timer_unit

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sdio_txrx_cmd

Top level modules:
	sdio_txrx_cmd

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module boot_rom

Top level modules:
	boot_rom

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module exp_backoff

Top level modules:
	exp_backoff

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module mv_filter

Top level modules:
	mv_filter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MAC_8BIT

Top level modules:
	MAC_8BIT

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling interface AXI_BUS
-- Importing package axi_pkg
-- Compiling interface AXI_BUS_DV
-- Compiling interface AXI_BUS_ASYNC
-- Compiling interface AXI_LITE
-- Compiling interface AXI_LITE_DV

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package SimJTAG_sv_unit
-- Compiling module SimJTAG

Top level modules:
	SimJTAG

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_ff_one

Top level modules:
	cv32e40p_ff_one

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module stream_omega_net
-- Importing package cf_math_pkg

Top level modules:
	stream_omega_net

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_pad
-- Compiling module spi_master_padframe

Top level modules:
	spi_master_padframe

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fall_through_register

Top level modules:
	fall_through_register

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sdio_txrx

Top level modules:
	sdio_txrx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package preprocess_mvp_sv_unit
-- Importing package defs_div_sqrt_mvp
-- Compiling module preprocess_mvp

Top level modules:
	preprocess_mvp

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tb_fs_handler
-- Compiling module tb_fs_handler_debug

Top level modules:
	tb_fs_handler

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module io_tx_fifo_dc

Top level modules:
	io_tx_fifo_dc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module dm_mem
-- Importing package dm
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv(39): (vlog-13314) Defaulting port 'progbuf_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv(41): (vlog-13314) Defaulting port 'data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv(46): (vlog-13314) Defaulting port 'cmd_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	dm_mem

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module log_int_dc_slice

Top level modules:
	log_int_dc_slice

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbrwf

Top level modules:
	fcbrwf

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clock_divider_counter

Top level modules:
	clock_divider_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_fll_if

Top level modules:
	apb_fll_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_controller
-- Importing package cv32e40p_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv(84): (vlog-13314) Defaulting port 'hwlp_start_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv(85): (vlog-13314) Defaulting port 'hwlp_end_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv(86): (vlog-13314) Defaulting port 'hwlp_counter_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	cv32e40p_controller

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_fifo

Top level modules:
	cv32e40p_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module qf_rwhwsc

Top level modules:
	qf_rwhwsc

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module core_v_mcu_private_ram
-- Compiling module core_v_mcu_interleaved_ram

Top level modules:
	core_v_mcu_private_ram
	core_v_mcu_interleaved_ram

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_register_file
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv(193): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	cv32e40p_register_file

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sync

Top level modules:
	sync

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_ctrl

Top level modules:
	udma_ctrl

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fcbrfu

Top level modules:
	fcbrfu

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fc_hwpe

Top level modules:
	fc_hwpe

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling interface REG_BUS

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module tcdm_demux
-- Importing package pkg_soc_interconnect
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv(34): (vlog-13314) Defaulting port 'addr_map_rules' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	tcdm_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module binary_to_gray

Top level modules:
	binary_to_gray

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd
Questa Intel Starter FPGA Edition-64 vcom 2022.1 Compiler 2022.01 Jan 29 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FLL_mux
-- Compiling architecture rtl of FLL_mux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_core
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(65): (vlog-13314) Defaulting port 'periph_data_from_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(89): (vlog-13314) Defaulting port 'rx_lin_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(90): (vlog-13314) Defaulting port 'rx_lin_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(91): (vlog-13314) Defaulting port 'rx_lin_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(98): (vlog-13314) Defaulting port 'rx_lin_cfg_startaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(99): (vlog-13314) Defaulting port 'rx_lin_cfg_size_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(102): (vlog-13314) Defaulting port 'rx_lin_cfg_stream_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(103): (vlog-13314) Defaulting port 'rx_lin_cfg_stream_id_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(106): (vlog-13314) Defaulting port 'rx_ext_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(107): (vlog-13314) Defaulting port 'rx_ext_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(108): (vlog-13314) Defaulting port 'rx_ext_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(109): (vlog-13314) Defaulting port 'rx_ext_stream_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(110): (vlog-13314) Defaulting port 'rx_ext_stream_id_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(114): (vlog-13314) Defaulting port 'rx_ext_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(122): (vlog-13314) Defaulting port 'tx_lin_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(123): (vlog-13314) Defaulting port 'tx_lin_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(129): (vlog-13314) Defaulting port 'tx_lin_cfg_startaddr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(130): (vlog-13314) Defaulting port 'tx_lin_cfg_size_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(136): (vlog-13314) Defaulting port 'tx_ext_datasize_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(137): (vlog-13314) Defaulting port 'tx_ext_destination_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv(138): (vlog-13314) Defaulting port 'tx_ext_addr_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	udma_core

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module bfly_net
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv(38): (vlog-13314) Defaulting port 'add_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv(40): (vlog-13314) Defaulting port 'wdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv(48): (vlog-13314) Defaulting port 'rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	bfly_net

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cv32e40p_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package riscv

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package cv32e40p_fpu_pkg

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v {1 {vlog -work work -vopt -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module spi_master_top

Top level modules:
	spi_master_top

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RequestBlock_L2_2CH
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(23): (vlog-13314) Defaulting port 'data_add_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(25): (vlog-13314) Defaulting port 'data_wdata_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(26): (vlog-13314) Defaulting port 'data_be_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(27): (vlog-13314) Defaulting port 'data_ID_CH0_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(32): (vlog-13314) Defaulting port 'data_add_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(34): (vlog-13314) Defaulting port 'data_wdata_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(35): (vlog-13314) Defaulting port 'data_be_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv(36): (vlog-13314) Defaulting port 'data_ID_CH1_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	RequestBlock_L2_2CH

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter_rx_dataout

Top level modules:
	udma_filter_rx_dataout

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module MUX2_REQ_BRIDGE

Top level modules:
	MUX2_REQ_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module i2s_rx_channel

Top level modules:
	i2s_rx_channel

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv {2 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module fpnew_fma
-- Importing package fpnew_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	fpnew_fma

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_apu_tracer.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_apu_tracer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_uart_rx

Top level modules:
	udma_uart_rx

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pulp_tap_pkg
-- Importing package jtag_pkg
-- Importing package dm
-- Importing package riscv

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module FanInPrimitive_Resp_BRIDGE

Top level modules:
	FanInPrimitive_Resp_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module RR_Flag_Req_L2

Top level modules:
	RR_Flag_Req_L2

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module id_queue
-- Importing package cf_math_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv(223): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv(226): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv(228): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	id_queue

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv {2 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cv32e40p_cs_registers
-- Importing package cv32e40p_pkg
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(118): (vlog-13314) Defaulting port 'hwlp_start_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(119): (vlog-13314) Defaulting port 'hwlp_end_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(120): (vlog-13314) Defaulting port 'hwlp_cnt_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(325): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(326): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(327): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(331): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(350): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(354): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(356): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(358): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(360): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(363): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(367): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(370): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(373): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(376): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(379): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(381): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(382): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(383): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(384): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(386): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(387): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(388): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(389): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(412): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(434): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(436): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(446): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(449): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(450): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(451): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(452): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(453): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(454): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(457): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(458): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(459): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(460): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(474): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(476): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(478): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(481): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(483): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(493): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(497): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(524): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(530): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(533): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(536): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(539): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(541): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(542): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(543): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(544): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(546): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(547): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(548): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(572): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(594): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(596): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(609): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(611): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(613): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(629): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(630): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(631): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(632): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(633): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(634): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(635): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(636): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(637): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(639): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(640): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(641): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(642): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(643): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(645): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(651): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(652): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(653): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(662): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(665): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(666): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(672): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(684): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(695): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(700): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(703): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(714): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(715): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(716): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(717): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(718): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(719): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(720): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(721): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(722): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(727): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(732): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(737): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(743): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(744): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(748): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(749): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(753): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(754): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(758): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(759): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(763): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(764): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(768): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(769): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(775): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(776): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(780): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(781): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(785): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(786): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(790): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(791): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(799): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(800): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(808): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(820): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(821): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(826): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(829): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(840): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(837): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(840): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(849): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(850): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(852): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(853): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(855): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(869): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(870): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(871): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(873): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(884): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(885): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(886): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(889): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(890): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(891): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(892): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(893): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(894): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(844): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(849): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(850): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(852): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(853): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(855): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(869): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(870): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(871): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(873): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(884): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(885): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(886): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(889): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(890): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(891): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(892): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(893): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(894): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(905): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(906): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(907): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(913): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(914): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(915): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(916): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(920): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(921): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(922): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(913): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(914): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(915): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(916): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(920): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(921): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(922): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(931): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(833): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(837): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(838): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(839): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(840): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(844): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(849): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(850): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(852): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(853): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(854): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(855): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(869): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(870): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(871): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(872): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(873): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(874): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(875): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(884): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(885): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(886): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(889): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(890): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(891): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(892): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(893): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(894): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(905): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(906): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(907): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(911): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(913): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(914): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(915): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(916): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(919): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(920): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(921): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(922): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(931): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(943): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(944): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(946): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(948): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(949): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(951): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(952): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(953): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(954): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(955): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(956): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(957): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(958): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(959): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(960): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(961): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(962): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(963): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(964): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(966): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(967): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(968): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(970): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(974): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(975): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(978): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(979): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(985): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(997): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1002): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1003): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1008): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1013): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1016): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1026): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1027): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1028): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1029): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1030): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1031): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1032): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1033): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1034): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1039): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1055): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1056): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1060): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1061): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1065): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1066): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1070): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1071): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1075): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1076): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1080): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1081): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1090): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1091): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1092): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1090): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1091): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1092): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1099): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1090): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1091): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1092): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1099): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1101): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1103): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1105): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1107): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1115): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv(1121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	cv32e40p_cs_registers

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module up_down_counter

Top level modules:
	up_down_counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module input_stage

Top level modules:
	input_stage

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv {1 {vlog -work work -vopt -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module apb_efpga_demux

Top level modules:
	apb_efpga_demux

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module AddressDecoder_Req_BRIDGE

Top level modules:
	AddressDecoder_Req_BRIDGE

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_filter_reg_if

Top level modules:
	udma_filter_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module generic_fifo

Top level modules:
	generic_fifo

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module counter

Top level modules:
	counter

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module popcount

Top level modules:
	--none--

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module udma_spim_reg_if

Top level modules:
	udma_spim_reg_if

} {} {}} C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv {1 {vlog -work work -vopt -sv -stats=none C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clk_rst_gen

Top level modules:
	clk_rst_gen

} {} {}}
