$date
	Wed Mar 10 10:36:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_pila $end
$var wire 1 ' s_inm $end
$var wire 1 ( s_inc $end
$var wire 1 ) push $end
$var wire 1 * pop $end
$var wire 6 + opcode [5:0] $end
$var wire 3 , op_alu [2:0] $end
$scope module cd_1 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 - zalu $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 8 . wd3 [7:0] $end
$var wire 10 / sum_to_mux [9:0] $end
$var wire 16 0 sal_mem_pro [15:0] $end
$var wire 1 & s_pila $end
$var wire 1 ' s_inm $end
$var wire 1 ( s_inc $end
$var wire 8 1 rd2 [7:0] $end
$var wire 8 2 rd1 [7:0] $end
$var wire 1 ) push $end
$var wire 1 * pop $end
$var wire 10 3 pila_to_mux [9:0] $end
$var wire 10 4 pc_to_mem [9:0] $end
$var wire 6 5 opcode [5:0] $end
$var wire 3 6 op_alu [2:0] $end
$var wire 10 7 mux_to_pc [9:0] $end
$var wire 10 8 mux_to_mux [9:0] $end
$var wire 8 9 alu_to_mux [7:0] $end
$scope module alu1 $end
$var wire 8 : y [7:0] $end
$var wire 1 - zero $end
$var wire 3 ; op_alu [2:0] $end
$var wire 8 < b [7:0] $end
$var wire 8 = a [7:0] $end
$var reg 8 > s [7:0] $end
$upscope $end
$scope module banco $end
$var wire 1 ! clk $end
$var wire 4 ? ra1 [3:0] $end
$var wire 4 @ ra2 [3:0] $end
$var wire 4 A wa3 [3:0] $end
$var wire 1 % we3 $end
$var wire 8 B wd3 [7:0] $end
$var wire 8 C rd2 [7:0] $end
$var wire 8 D rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 - d $end
$var wire 1 " reset $end
$var wire 1 $ carga $end
$var reg 1 # q $end
$upscope $end
$scope module mem_prog $end
$var wire 1 ! clk $end
$var wire 16 E rd [15:0] $end
$var wire 10 F a [9:0] $end
$upscope $end
$scope module mux_1 $end
$var wire 10 G d0 [9:0] $end
$var wire 10 H y [9:0] $end
$var wire 1 ( s $end
$var wire 10 I d1 [9:0] $end
$upscope $end
$scope module mux_2 $end
$var wire 8 J d0 [7:0] $end
$var wire 8 K d1 [7:0] $end
$var wire 8 L y [7:0] $end
$var wire 1 ' s $end
$upscope $end
$scope module mux_3 $end
$var wire 10 M d0 [9:0] $end
$var wire 10 N y [9:0] $end
$var wire 1 & s $end
$var wire 10 O d1 [9:0] $end
$upscope $end
$scope module pc $end
$var wire 1 ! clk $end
$var wire 10 P d [9:0] $end
$var wire 1 " reset $end
$var reg 10 Q q [9:0] $end
$upscope $end
$scope module pila1 $end
$var wire 1 ! clk $end
$var wire 10 R inpush [9:0] $end
$var wire 1 " reset $end
$var wire 1 ) push $end
$var wire 1 * pop $end
$var reg 10 S outpop [9:0] $end
$var reg 3 T sp [2:0] $end
$upscope $end
$scope module sum1 $end
$var wire 10 U a [9:0] $end
$var wire 10 V b [9:0] $end
$var wire 10 W y [9:0] $end
$upscope $end
$upscope $end
$scope module uc_1 $end
$var wire 6 X opcode [5:0] $end
$var wire 1 # z $end
$var reg 3 Y op_alu [2:0] $end
$var reg 1 * pop $end
$var reg 1 ) push $end
$var reg 1 ( s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 & s_pila $end
$var reg 1 % we3 $end
$var reg 1 $ wez $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 Y
b1000 X
b1 W
b1 V
b0 U
b0 T
bx S
b0 R
b0 Q
b1 P
bx O
b1 N
b1 M
b11111110 L
b10010 K
b11111110 J
b1 I
b1 H
b100100011 G
b0 F
b10000100100011 E
b11111111 D
b11111111 C
b11111110 B
b11 A
b10 @
b1 ?
b11111110 >
b11111111 =
b11111111 <
b10 ;
b11111110 :
b11111110 9
b1 8
b1 7
b10 6
b1000 5
b0 4
bx 3
b11111111 2
b11111111 1
b10000100100011 0
b1 /
b11111110 .
0-
b10 ,
b1000 +
x*
x)
1(
0'
0&
1%
1$
0#
1"
1!
$end
#1000
0"
#3000
0!
#6000
1-
b0 .
b0 B
b0 L
b0 9
b0 :
b0 >
b0 J
b10 7
b10 N
b10 P
0$
0%
b0 1
b0 <
b0 C
b0 2
b0 =
b0 D
b10 8
b10 H
b10 M
b100010 +
b100010 5
b100010 X
b10111111 K
b1110 A
b1111 @
b1011 ?
b1111111110 G
b10 /
b10 I
b10 W
b1000101111111110 0
b1000101111111110 E
b1 4
b1 F
b1 Q
b1 R
b1 U
1!
#9000
0!
#12000
b11 7
b11 N
b11 P
b11 8
b11 H
b11 M
b11 /
b11 I
b11 W
b10 4
b10 F
b10 Q
b10 R
b10 U
1!
#15000
0!
#18000
b100 7
b100 N
b100 P
1%
1$
b0 ,
b0 6
b0 ;
b0 Y
b100 8
b100 H
b100 M
b0 +
b0 5
b0 X
b0 K
b0 A
b0 @
b0 ?
b0 G
b100 /
b100 I
b100 W
b0 0
b0 E
b11 4
b11 F
b11 Q
b11 R
b11 U
1!
#21000
0!
#24000
b101 7
b101 N
b101 P
b101 8
b101 H
b101 M
b101 /
b101 I
b101 W
b100 4
b100 F
b100 Q
b100 R
b100 U
1#
1!
#27000
0!
#30000
b110 7
b110 N
b110 P
b110 8
b110 H
b110 M
b110 /
b110 I
b110 W
b101 4
b101 F
b101 Q
b101 R
b101 U
1!
#33000
0!
#36000
b111 7
b111 N
b111 P
b111 8
b111 H
b111 M
b111 /
b111 I
b111 W
b110 4
b110 F
b110 Q
b110 R
b110 U
1!
#39000
0!
#42000
b1000 7
b1000 N
b1000 P
b1000 8
b1000 H
b1000 M
b1000 /
b1000 I
b1000 W
b111 4
b111 F
b111 Q
b111 R
b111 U
1!
#45000
0!
#48000
b1001 7
b1001 N
b1001 P
b10 ,
b10 6
b10 ;
b10 Y
b1001 8
b1001 H
b1001 M
b1010 +
b1010 5
b1010 X
b10001001 K
b1010 A
b1001 @
b1000 ?
b10011010 G
b1001 /
b1001 I
b1001 W
b10100010011010 0
b10100010011010 E
b1000 4
b1000 F
b1000 Q
b1000 R
b1000 U
1!
#51000
0!
#54000
b1010 7
b1010 N
b1010 P
b0 ,
b0 6
b0 ;
b0 Y
b1010 8
b1010 H
b1010 M
b0 +
b0 5
b0 X
b0 K
b0 A
b0 @
b0 ?
b0 G
b1010 /
b1010 I
b1010 W
b0 0
b0 E
b1001 4
b1001 F
b1001 Q
b1001 R
b1001 U
1!
