{"index": 809, "svad": "This property verifies that the signal LoadRxStatus is deasserted (set to 0) one clock cycle after the active-high reset signal Reset is asserted. The check is triggered on every positive edge of the clock MRxClk, but is disabled when Reset is low (0). Specifically, whenever Reset becomes high (1), it is required that on the next clock cycle, LoadRxStatus must be 0.", "reference_sva": "property p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Reset) else $error(\"Assertion failed: LoadRxStatus is not 0 one cycle after Reset is asserted.\");", "generated_sva": "property p_LoadRxStatus_deassert_after_reset;\n  @(posedge MRxClk) disable iff (!Reset)\n  $rose(Reset) |=> (LoadRxStatus == 1'b0);\nendproperty\n\nassert property (p_LoadRxStatus_deassert_after_reset)\n  else $error(\"LoadRxStatus was not deasserted one clock cycle after Reset assertion\");", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_LoadRxStatus_Reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `LoadRxStatus`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 LoadRxStatus == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 LoadRxStatus == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) Reset == 1 |-> ##1 LoadRxStatus == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_LoadRxStatus_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LoadRxStatus == 0;\nendproperty\nassert_p_LoadRxStatus_Reset: assert property (p_LoadRxStatus_Reset) else $error(\"Assertion failed: LoadRxStatus is not 0 one cycle after Reset is asserted.\");\n```\n\n**Summary:**\nProperty `p_LoadRxStatus_Reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 31.148775815963745, "verification_time": 0.017569303512573242, "from_cache": false}