# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=Ahb16BitSingleReadTest" "+UVM_VERBOSITY=UVM_HIGH" "+define+" -l Ahb16BitSingleReadTest/Ahb16BitSingleReadTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll Ahb16BitSingleReadTest/Ahb16BitSingleReadTest_coverage.ucdb; run -all; exit" -wlf Ahb16BitSingleReadTest/waveform.wlf 
# Start time: 11:57:52 on Feb 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.AhbSlaveDriverBFM(fast)
# Loading work.AhbSlaveMonitorBFM(fast)
# Loading work.AhbGlobalPackage(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.AhbSlavePackage(fast)
# Loading work.AhbMasterDriverBFM(fast)
# Loading work.AhbMasterMonitorBFM(fast)
# Loading work.AhbMasterPackage(fast)
# Loading work.AhbEnvironmentPackage(fast)
# Loading work.AhbSlaveSequencePackage(fast)
# Loading work.AhbMasterSequencePackage(fast)
# Loading work.AhbVirtualSequencePackage(fast)
# Loading work.AhbBaseTestPackage(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.AhbInterface_sv_unit(fast)
# Loading work.AhbInterface(fast)
# Loading work.AhbMasterAgentBFM(fast)
# Loading work.AhbMasterDriverBFM_sv_unit(fast)
# Loading work.AhbMasterDriverBFM(fast)
# Loading work.AhbMasterMonitorBFM_sv_unit(fast)
# Loading work.AhbMasterMonitorBFM(fast)
# Loading work.AhbMasterAssertion_sv_unit(fast)
# Loading work.AhbMasterAssertion(fast)
# Loading work.AhbSlaveAgentBFM(fast)
# Loading work.AhbSlaveDriverBFM_sv_unit(fast)
# Loading work.AhbSlaveDriverBFM(fast)
# Loading work.AhbSlaveMonitorBFM_sv_unit(fast)
# Loading work.AhbSlaveMonitorBFM(fast)
# Loading work.AhbSlaveAssertion_sv_unit(fast)
# Loading work.AhbSlaveAssertion(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) ../../src/hdlTop/slaveAgentBFM/AhbSlaveAgentBFM.sv(66): [PCDPC] - Port size (32) does not match connection size (16) for port 'hwdata'. The port definition is at: ../../src/hdlTop/slaveAgentBFM/AhbSlaveAssertion.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /HdlTop/ahbSlaveAgentBFM/ahbSlaveMonitorBFM/ahb_assert File: ../../src/hdlTop/slaveAgentBFM/AhbSlaveAssertion.sv
# ** Warning: (vsim-3015) ../../src/hdlTop/slaveAgentBFM/AhbSlaveAgentBFM.sv(66): [PCDPC] - Port size (4) does not match connection size (2) for port 'hwstrb'. The port definition is at: ../../src/hdlTop/slaveAgentBFM/AhbSlaveAssertion.sv(21).
#    Time: 0 ns  Iteration: 0  Instance: /HdlTop/ahbSlaveAgentBFM/ahbSlaveMonitorBFM/ahb_assert File: ../../src/hdlTop/slaveAgentBFM/AhbSlaveAssertion.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll Ahb16BitSingleReadTest/Ahb16BitSingleReadTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'Ahb16BitSingleReadTest' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=Ahb16BitSingleReadTest not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 0  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:57:57 on Feb 19,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
