{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765343924876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765343924877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:48:44 2025 " "Processing started: Wed Dec 10 10:48:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765343924877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343924877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343924877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765343925358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765343925358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL_files/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL_files/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL_files/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL_files/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_tb " "Found entity 1: demo_top_tb" {  } { { "RTL_files/demo_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top " "Found entity 1: demo_top" {  } { { "RTL_files/demo_top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/demo_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/demo_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_master " "Found entity 1: demo_master" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL_files/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL_files/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "RTL_files/arbiter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "RTL_files/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "../ADS_bus_simulation/RTL/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "../ADS_bus_simulation/RTL/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "../ADS_bus_simulation/RTL/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../ADS_bus_simulation/RTL/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "../ADS_bus_simulation/RTL/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../ADS_bus_simulation/RTL/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "../ADS_bus_simulation/RTL/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../ADS_bus_simulation/RTL/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933246 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933248 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933249 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933250 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/mux2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765343933253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ADS_bus_simulation/RTL/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/dec3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "../ADS_bus_simulation/RTL/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933262 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v " "File \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v\" is a duplicate of already analyzed file \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1765343933264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../ADS_bus_simulation/RTL/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top " "Elaborating entity \"demo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765343933353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_master demo_master:master1 " "Elaborating entity \"demo_master\" for hierarchy \"demo_master:master1\"" {  } { { "RTL_files/demo_top.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_master.v(147) " "Verilog HDL assignment warning at demo_master.v(147): truncated value with size 32 to match size of target (2)" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933366 "|demo_top|demo_master:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_master.v(152) " "Verilog HDL assignment warning at demo_master.v(152): truncated value with size 32 to match size of target (2)" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933366 "|demo_top|demo_master:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port demo_master:master1\|master_port:dut " "Elaborating entity \"master_port\" for hierarchy \"demo_master:master1\|master_port:dut\"" {  } { { "RTL_files/demo_master.v" "dut" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(99) " "Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8)" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933379 "|demo_top|demo_master:master1|master_port:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(105) " "Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8)" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933379 "|demo_top|demo_master:master1|master_port:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(120) " "Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933379 "|demo_top|demo_master:master1|master_port:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(134) " "Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933379 "|demo_top|demo_master:master1|master_port:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(146) " "Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8)" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343933380 "|demo_top|demo_master:master1|master_port:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_bram demo_master:master1\|master_bram:memory " "Elaborating entity \"master_bram\" for hierarchy \"demo_master:master1\|master_bram:memory\"" {  } { { "RTL_files/demo_master.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../meminit/master_init.mif " "Parameter \"init_file\" = \"../meminit/master_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343933488 ""}  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343933488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubl1 " "Found entity 1: altsyncram_ubl1" {  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubl1 demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated " "Elaborating entity \"altsyncram_ubl1\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ob2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ob2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ob2 " "Found entity 1: altsyncram_3ob2" {  } { { "db/altsyncram_3ob2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_3ob2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343933623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343933623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ob2 demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|altsyncram_3ob2:altsyncram1 " "Elaborating entity \"altsyncram_3ob2\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|altsyncram_3ob2:altsyncram1\"" {  } { { "db/altsyncram_ubl1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343933623 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "../meminit/master_init.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../meminit/master_init.mif -- setting all initial values to 0" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1765343933626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ubl1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295056896 " "Parameter \"NODE_NAME\" = \"1295056896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934147 ""}  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343934147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"demo_master:master1\|master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_master demo_master:master2 " "Elaborating entity \"demo_master\" for hierarchy \"demo_master:master2\"" {  } { { "RTL_files/demo_top.v" "master2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_master.v(147) " "Verilog HDL assignment warning at demo_master.v(147): truncated value with size 32 to match size of target (2)" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934576 "|demo_top|demo_master:master2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_master.v(152) " "Verilog HDL assignment warning at demo_master.v(152): truncated value with size 32 to match size of target (2)" {  } { { "RTL_files/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_master.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934576 "|demo_top|demo_master:master2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"slave_with_bram:slave1\"" {  } { { "RTL_files/demo_top.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave_with_bram:slave1\|slave_port:sp\"" {  } { { "RTL_files/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(102) " "Verilog HDL assignment warning at slave_port.v(102): truncated value with size 32 to match size of target (8)" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934608 "|demo_top|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(120) " "Verilog HDL assignment warning at slave_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934608 "|demo_top|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(148) " "Verilog HDL assignment warning at slave_port.v(148): truncated value with size 32 to match size of target (4)" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934608 "|demo_top|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(162) " "Verilog HDL assignment warning at slave_port.v(162): truncated value with size 32 to match size of target (8)" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934609 "|demo_top|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(176) " "Verilog HDL assignment warning at slave_port.v(176): truncated value with size 32 to match size of target (8)" {  } { { "RTL_files/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_port.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343934609 "|demo_top|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "RTL_files/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "RTL_files/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934670 ""}  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343934670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5uh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5uh1 " "Found entity 1: altsyncram_5uh1" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343934709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343934709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5uh1 slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated " "Elaborating entity \"altsyncram_5uh1\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pe82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pe82 " "Found entity 1: altsyncram_pe82" {  } { { "db/altsyncram_pe82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_pe82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343934772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343934772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pe82 slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1 " "Elaborating entity \"altsyncram_pe82\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1\"" {  } { { "db/altsyncram_5uh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934821 ""}  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343934821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram slave_with_bram:slave2 " "Elaborating entity \"slave_with_bram\" for hierarchy \"slave_with_bram:slave2\"" {  } { { "RTL_files/demo_top.v" "slave2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave_with_bram:slave2\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\"" {  } { { "RTL_files/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory " "Elaborating entity \"slave_bram\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\"" {  } { { "RTL_files/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_memory_bram.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343934923 ""}  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343934923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auh1 " "Found entity 1: altsyncram_auh1" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343934979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343934979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auh1 slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated " "Elaborating entity \"altsyncram_auh1\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343934980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f82 " "Found entity 1: altsyncram_5f82" {  } { { "db/altsyncram_5f82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5f82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343935062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343935062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5f82 slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1 " "Elaborating entity \"altsyncram_5f82\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1\"" {  } { { "db/altsyncram_auh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765343935107 ""}  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765343935107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus\"" {  } { { "RTL_files/demo_top.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/demo_top.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus\|arbiter:bus_arbiter\"" {  } { { "RTL_files/bus_m2_s3.v" "bus_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935142 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(77) " "Verilog HDL Case Statement information at arbiter.v(77): all case item expressions in this case statement are onehot" {  } { { "RTL_files/arbiter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/arbiter.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765343935144 "|demo_top|bus_m2_s3:bus|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus\|addr_decoder:decoder\"" {  } { { "RTL_files/bus_m2_s3.v" "decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(104) " "Verilog HDL assignment warning at addr_decoder.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RTL_files/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765343935155 "|demo_top|bus_m2_s3:bus|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "RTL_files/addr_decoder.v" "mvalid_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/addr_decoder.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus\|mux2:wdata_mux\"" {  } { { "RTL_files/bus_m2_s3.v" "wdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus\|mux2:mctrl_mux\"" {  } { { "RTL_files/bus_m2_s3.v" "mctrl_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus\|mux3:rdata_mux\"" {  } { { "RTL_files/bus_m2_s3.v" "rdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/bus_m2_s3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343935200 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "split_grant sp 32 1 " "Port \"split_grant\" on the entity instantiation of \"sp\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RTL_files/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_with_bram.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1765343935286 "|demo_top|slave_with_bram:slave2|slave_port:sp"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765343935500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.10.10:48:59 Progress: Loading sld0a6ed9bf/alt_sld_fab_wrapper_hw.tcl " "2025.12.10.10:48:59 Progress: Loading sld0a6ed9bf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343939175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343942636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343942856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343948537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343948649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343948786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343948985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343949000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343949001 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765343949748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0a6ed9bf/alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765343950525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343950525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765343953004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343953531 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765343954088 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765343954120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765343954120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343954282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343954901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765343955891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765343955891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1238 " "Implemented 1238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765343956068 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765343956068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1176 " "Implemented 1176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765343956068 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765343956068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765343956068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765343956120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:49:16 2025 " "Processing ended: Wed Dec 10 10:49:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765343956120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765343956120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765343956120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765343956120 ""}
