// Seed: 4059512988
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7;
  tri id_8, id_9;
  assign id_9 = 1;
  assign id_7 = id_8;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  tri   id_3
);
  assign id_2 = id_0;
  struct packed {
    logic id_5;
    logic id_6  = 1;
    logic id_7  = 1;
  } id_8;
  wire id_9, id_10;
  assign id_8.id_5 = -1 & "" - 1'd0;
  and primCall (id_2, id_9, id_11, id_6, id_8, id_3, id_10, id_5, id_8.id_5);
  wire id_11;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_8.id_5,
      id_6,
      id_7
  );
endmodule
