
---------- Begin Simulation Statistics ----------
final_tick                                51606631500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 904372                       # Number of bytes of host memory used
host_seconds                                  1341.79                       # Real time elapsed on the host
host_tick_rate                               38460944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.051607                       # Number of seconds simulated
sim_ticks                                 51606631500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 162194306                       # number of cc regfile reads
system.cpu.cc_regfile_writes                141750567                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 68193455                       # Number of Instructions Simulated
system.cpu.committedInsts::total            168193455                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  126197688                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              272672363                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.032133                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.513536                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.613658                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1879641                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1622936                       # number of floating regfile writes
system.cpu.idleCycles                           44072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1067317                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7176940                       # Number of branches executed
system.cpu.iew.exec_branches::1              13950124                       # Number of branches executed
system.cpu.iew.exec_branches::total          21127064                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.688592                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22365363                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  33978100                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              56343463                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4341599                       # Number of stores executed
system.cpu.iew.exec_stores::1                12951970                       # Number of stores executed
system.cpu.iew.exec_stores::total            17293569                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  479099                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39224296                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                281                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17466990                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           281539044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18023764                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           21026130                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       39049894                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1063002                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             277498312                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2650                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 43432                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1001838                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47961                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1951                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       359192                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         708125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              205002164                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              121422681                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          326424845                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149092225                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  128212663                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              277304888                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.546496                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.667758                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.591603                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              112032853                       # num instructions producing a value
system.cpu.iew.wb_producers::1               81080995                       # num instructions producing a value
system.cpu.iew.wb_producers::total          193113848                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.444506                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.242211                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.686718                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149114297                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   128246163                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               277360460                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                483715837                       # number of integer regfile reads
system.cpu.int_regfile_writes               237027120                       # number of integer regfile writes
system.cpu.ipc::0                            0.968868                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.660704                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.629572                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50773      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127463402     85.02%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    45      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 229      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  546      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  295      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 491      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17893630     11.94%     96.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3925408      2.62%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132216      0.09%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         448753      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149915919                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            522984      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              93435201     72.61%     73.01% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               189155      0.15%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                   931      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              211313      0.16%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  889      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1779      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  227      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               73053      0.06%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           62628      0.05%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           76642      0.06%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             19890237     15.46%     88.95% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            11997152      9.32%     98.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1222824      0.95%     99.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         998518      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              128683569                       # Type of FU issued
system.cpu.iq.FU_type::total                278599488      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4777672                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8027227                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3149094                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3476596                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 10784124                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 10423818                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             21207942                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.038708                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.037415                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.076123                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14158663     66.76%     66.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  59401      0.28%     67.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     151      0.00%     67.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                143092      0.67%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     81      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    673      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  7441      0.04%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              3176      0.01%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             15872      0.07%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2027194      9.56%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4198413     19.80%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            123991      0.58%     97.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           469769      2.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              315661586                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          694843046                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    274155794                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         286931041                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  281538102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 278599488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 942                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8866662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             88583                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            521                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11368219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103169192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.700414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.586721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9894834      9.59%      9.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17980050     17.43%     27.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18165826     17.61%     44.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19428409     18.83%     63.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25456201     24.67%     88.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9602461      9.31%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2329381      2.26%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              307076      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4954      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103169192                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.699261                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            227010                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57090                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17952338                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4345679                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            579271                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           346908                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21271958                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            13121311                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96527039                       # number of misc regfile reads
system.cpu.numCycles                        103213264                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       354020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       709578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   168193455                       # Number of instructions simulated
sim_ops                                     272672363                       # Number of ops (including micro ops) simulated
host_inst_rate                                 125350                       # Simulator instruction rate (inst/s)
host_op_rate                                   203215                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                22049549                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15613441                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1138983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14354379                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14151702                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.588048                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2082946                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          474467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             466770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7697                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        49529                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7350747                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            998701                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    103167564                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.643005                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.342108                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11808414     11.45%     11.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        34885996     33.81%     45.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15315276     14.85%     60.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12166865     11.79%     71.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8582135      8.32%     80.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5670250      5.50%     85.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3804613      3.69%     89.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2324368      2.25%     91.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8609647      8.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    103167564                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          68193455                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     168193455                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           126197688                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       272672363                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 33607953                       # Number of memory references committed
system.cpu.commit.memRefs::total             55872300                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   20747395                       # Number of loads committed
system.cpu.commit.loads::total               38693752                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                13744860                       # Number of branches committed
system.cpu.commit.branches::total            20905358                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2547557                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3074886                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                125339884                       # Number of committed integer instructions.
system.cpu.commit.integer::total            271763692                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1902941                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1993259                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       503264      0.40%      0.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     91485781     72.49%     72.89% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       187650      0.15%     73.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     73.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       206926      0.16%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        72671      0.06%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        62627      0.05%     73.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        67719      0.05%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     19607422     15.54%     88.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11878635      9.41%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1139973      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       981923      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    126197688                       # Class of committed instruction
system.cpu.commit.committedInstType::total    272672363      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8609647                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     54631546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         54631546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     54635835                       # number of overall hits
system.cpu.dcache.overall_hits::total        54635835                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       119410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       119451                       # number of overall misses
system.cpu.dcache.overall_misses::total        119451                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1292045999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1292045999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1292045999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1292045999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     54750956                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     54750956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     54755286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     54755286                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10820.249552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10820.249552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10816.535642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10816.535642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.181818                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89925                       # number of writebacks
system.cpu.dcache.writebacks::total             89925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90950                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    919792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    919792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    920108500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    920108500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10117.499533                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10117.499533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10116.641012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10116.641012                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37508623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37508623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    631640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    631640500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37572367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37572367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9909.018888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9909.018888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28473                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28473                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        35271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    315897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8956.295540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8956.295540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17122923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17122923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    660405499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    660405499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17178589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17178589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11863.713919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11863.713919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    603894500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    603894500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10853.603523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10853.603523                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4289                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4289                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       316500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       316500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009007                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009007                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8115.384615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8115.384615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.644824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            54726785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            601.730475                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.644824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          754                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         109601521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        109601521                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                101575158                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              22090258                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  78237444                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3433686                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1001838                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13941816                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                140890                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              284862692                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3506140                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    39053584                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    17295256                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5569                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         32609                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             985295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      180167486                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    22049549                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16701418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     101859726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1142157                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1272                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                14459                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  53105811                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 34645                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     1098                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          103169192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.807368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.023915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 19047356     18.46%     18.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21225660     20.57%     39.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6974722      6.76%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7444581      7.22%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10259330      9.94%     62.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 38217543     37.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103169192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213631                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.745585                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     52817031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52817031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     52817031                       # number of overall hits
system.cpu.icache.overall_hits::total        52817031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       288630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         288630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       288630                       # number of overall misses
system.cpu.icache.overall_misses::total        288630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2444433371                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2444433371                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2444433371                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2444433371                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53105661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53105661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53105661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53105661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005435                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005435                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8469.089738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8469.089738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8469.089738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8469.089738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       126395                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          426                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3858                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.761794                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    35.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       264095                       # number of writebacks
system.cpu.icache.writebacks::total            264095                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24022                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24022                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24022                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24022                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       264608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       264608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       264608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       264608                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2218037895                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2218037895                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2218037895                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2218037895                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8382.353878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8382.353878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8382.353878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8382.353878                       # average overall mshr miss latency
system.cpu.icache.replacements                 264095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     52817031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52817031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       288630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        288630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2444433371                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2444433371                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53105661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53105661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8469.089738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8469.089738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24022                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24022                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       264608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       264608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2218037895                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2218037895                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8382.353878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8382.353878                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.738652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53081639                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            264608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.604815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.738652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         106475930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        106475930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    53106950                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          3860                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      600801                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    5981                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 181                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  27689                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                74107                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      783279                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  524562                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1041                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1770                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 260749                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                14845                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51606631500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1001838                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                104965943                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9025274                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            392                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  78348940                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12995997                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              282691007                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1005952                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                439684                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  96713                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    497                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1782839                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        10482857                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           391336155                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   761710350                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                494290195                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1946049                       # Number of floating rename lookups
system.cpu.rename.committedMaps             373501360                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 17834750                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12775927                       # count of insts added to the skid buffer
system.cpu.rob.reads                        898732211                       # The number of ROB reads
system.cpu.rob.writes                       561427247                       # The number of ROB writes
system.cpu.thread0.numInsts                  68193455                       # Number of Instructions committed
system.cpu.thread0.numOps                   126197688                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               261621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                88547                       # number of demand (read+write) hits
system.l2.demand_hits::total                   350168                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              261621                       # number of overall hits
system.l2.overall_hits::.cpu.data               88547                       # number of overall hits
system.l2.overall_hits::total                  350168                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2402                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5389                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2987                       # number of overall misses
system.l2.overall_misses::.cpu.data              2402                       # number of overall misses
system.l2.overall_misses::total                  5389                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    213599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    205232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        418832000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    213599500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    205232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       418832000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           264608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               355557                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          264608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              355557                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015157                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015157                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71509.708738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85442.339717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77719.799592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71509.708738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85442.339717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77719.799592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  88                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 88                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    195677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    176395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    372073000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    195677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    176395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2050853563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2422926563                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014909                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111200                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65509.708738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76229.688850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70189.209583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65509.708738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76229.688850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59901.672547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61280.959153                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        88089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       265931                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           265931                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       265931                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       265931                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2050853563                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2050853563                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59901.672547                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59901.672547                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             53686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1958                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    170385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     170385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         55644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.035188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87019.918284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87019.918284                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    144212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    144212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.033624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77077.765901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77077.765901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         261621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             261621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    213599500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    213599500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       264608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         264608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71509.708738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71509.708738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    195677500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    195677500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65509.708738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65509.708738                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        35305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78485.360360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78485.360360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72647.855530                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72647.855530                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  546016                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              546030                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    8                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44810                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38815.189189                       # Cycle average of tags in use
system.l2.tags.total_refs                      743727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.810436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2843.906612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2259.965412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33711.317164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.592273                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34237                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5299                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.522415                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.080887                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11392786                       # Number of tag accesses
system.l2.tags.data_accesses                 11392786                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      2987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000732988                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89434                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39538                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2530432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     49.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44257796506                       # Total gap between requests
system.mem_ctrls.avgGap                    1119373.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       191168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       148096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2191168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3704330.130518206861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2869708.711757325102                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 42459039.396903865039                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2987                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34237                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84827294                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     89664647                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    984255879                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28398.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38748.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28748.31                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       191168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       148096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2191168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2530432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       191168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       191168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34237                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3704330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2869709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     42459039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         49033078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3704330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3704330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3704330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2869709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     42459039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        49033078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39538                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               417410320                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             197690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1158747820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10557.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29307.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35979                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   710.995223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   492.624676                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.489259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          536     15.06%     15.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          346      9.72%     24.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          177      4.97%     29.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          131      3.68%     33.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          100      2.81%     36.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           65      1.83%     38.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.40%     39.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           54      1.52%     40.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2100     59.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2530432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               49.033078                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11352600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6034050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      137702040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4073219280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1217354130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18791806560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24237468660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.658026                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48838240990                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1723020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1045370510                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14058660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7472355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144599280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4073219280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1389141870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18647143200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24275634645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.397581                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48462380145                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1723020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1421231355                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37667                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1871                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79076                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79076                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79076                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2530432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2530432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2530432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39538                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63627262                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          206732846                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            299913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       265931                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38685                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55644                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        264608                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       793311                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       271825                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1065136                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     33836992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11575936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               45412928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38685                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           394243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003561                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 394238    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             394243                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51606631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          708809000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         396917489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136428491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
