

================================================================
== Vivado HLS Report for 'dateport_S4_pool'
================================================================
* Date:           Tue May 09 23:54:53 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8593|  8593|  8593|  8593|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8592|  8592|       537|          -|          -|    16|    no    |
        | + Loop 1.1      |   535|   535|       107|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   105|   105|        21|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / (!tmp_s)
	4  / (tmp_s)
4 --> 
	5  / (tmp_29)
	3  / (!tmp_29)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_25 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 1.91ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_5, %.preheader1 ]

ST_2: exitcond [1/1] 1.91ns
.loopexit:1  %exitcond = icmp eq i5 %i, -16

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: i_5 [1/1] 1.72ns
.loopexit:3  %i_5 = add i5 %i, 1

ST_2: stg_30 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond, label %3, label %.preheader1.preheader

ST_2: tmp_trn_cast [1/1] 0.00ns
.preheader1.preheader:0  %tmp_trn_cast = zext i5 %i to i8

ST_2: tmp [1/1] 0.00ns
.preheader1.preheader:1  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)

ST_2: p_shl29_cast [1/1] 0.00ns
.preheader1.preheader:2  %p_shl29_cast = zext i8 %tmp to i9

ST_2: tmp_70 [1/1] 0.00ns
.preheader1.preheader:3  %tmp_70 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)

ST_2: p_shl30_cast [1/1] 0.00ns
.preheader1.preheader:4  %p_shl30_cast = zext i6 %tmp_70 to i9

ST_2: C3_y_addr1 [1/1] 1.72ns
.preheader1.preheader:5  %C3_y_addr1 = add i9 %p_shl30_cast, %p_shl29_cast

ST_2: tmp_71 [1/1] 0.00ns
.preheader1.preheader:6  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader1.preheader:7  %p_shl_cast = zext i7 %tmp_71 to i8

ST_2: S4_y_addr1 [1/1] 1.72ns
.preheader1.preheader:8  %S4_y_addr1 = add i8 %tmp_trn_cast, %p_shl_cast

ST_2: stg_40 [1/1] 1.57ns
.preheader1.preheader:9  br label %.preheader1

ST_2: stg_41 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.68ns
ST_3: j [1/1] 0.00ns
.preheader1:0  %j = phi i4 [ %j_6, %2 ], [ 0, %.preheader1.preheader ]

ST_3: tmp_s [1/1] 1.88ns
.preheader1:1  %tmp_s = icmp ult i4 %j, -6

ST_3: empty_20 [1/1] 0.00ns
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: stg_45 [1/1] 0.00ns
.preheader1:3  br i1 %tmp_s, label %.preheader.preheader, label %.loopexit

ST_3: tmp_27 [1/1] 0.00ns
.preheader.preheader:0  %tmp_27 = or i4 %j, 1

ST_3: tmp_37_trn_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp_37_trn_cast = zext i4 %j to i9

ST_3: C3_y_addr2 [1/1] 1.84ns
.preheader.preheader:2  %C3_y_addr2 = add i9 %tmp_37_trn_cast, %C3_y_addr1

ST_3: tmp_72 [1/1] 0.00ns
.preheader.preheader:3  %tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_y_addr2, i3 0)

ST_3: p_shl [1/1] 0.00ns
.preheader.preheader:4  %p_shl = zext i12 %tmp_72 to i32

ST_3: tmp_73 [1/1] 0.00ns
.preheader.preheader:5  %tmp_73 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_y_addr2, i1 false)

ST_3: p_shl9 [1/1] 0.00ns
.preheader.preheader:6  %p_shl9 = zext i10 %tmp_73 to i32

ST_3: C3_y_addr3 [1/1] 1.84ns
.preheader.preheader:7  %C3_y_addr3 = add i32 %p_shl, %p_shl9

ST_3: tmp_39_trn6_cast [1/1] 0.00ns
.preheader.preheader:8  %tmp_39_trn6_cast = zext i4 %tmp_27 to i9

ST_3: C3_y_addr8 [1/1] 1.84ns
.preheader.preheader:9  %C3_y_addr8 = add i9 %tmp_39_trn6_cast, %C3_y_addr1

ST_3: tmp_74 [1/1] 0.00ns
.preheader.preheader:10  %tmp_74 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_y_addr8, i3 0)

ST_3: p_shl10 [1/1] 0.00ns
.preheader.preheader:11  %p_shl10 = zext i12 %tmp_74 to i32

ST_3: tmp_75 [1/1] 0.00ns
.preheader.preheader:12  %tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_y_addr8, i1 false)

ST_3: p_shl11 [1/1] 0.00ns
.preheader.preheader:13  %p_shl11 = zext i10 %tmp_75 to i32

ST_3: C3_y_addr9 [1/1] 1.84ns
.preheader.preheader:14  %C3_y_addr9 = add i32 %p_shl10, %p_shl11

ST_3: tmp_76 [1/1] 0.00ns
.preheader.preheader:15  %tmp_76 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %j, i32 1, i32 3)

ST_3: tmp_41_trn_cast [1/1] 0.00ns
.preheader.preheader:16  %tmp_41_trn_cast = zext i3 %tmp_76 to i8

ST_3: S4_y_addr2 [1/1] 1.72ns
.preheader.preheader:17  %S4_y_addr2 = add i8 %tmp_41_trn_cast, %S4_y_addr1

ST_3: S4_y_addr2_cast [1/1] 0.00ns
.preheader.preheader:18  %S4_y_addr2_cast = zext i8 %S4_y_addr2 to i32

ST_3: tmp_77 [1/1] 0.00ns
.preheader.preheader:19  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_y_addr2, i2 0)

ST_3: p_shl12 [1/1] 0.00ns
.preheader.preheader:20  %p_shl12 = zext i10 %tmp_77 to i32

ST_3: S4_y_addr3 [1/1] 1.84ns
.preheader.preheader:21  %S4_y_addr3 = add i32 %p_shl12, %S4_y_addr2_cast

ST_3: stg_68 [1/1] 1.57ns
.preheader.preheader:22  br label %.preheader


 <State 4>: 4.67ns
ST_4: k [1/1] 0.00ns
.preheader:0  %k = phi i4 [ %k_6, %1 ], [ 0, %.preheader.preheader ]

ST_4: tmp_29 [1/1] 1.88ns
.preheader:1  %tmp_29 = icmp ult i4 %k, -6

ST_4: empty_21 [1/1] 0.00ns
.preheader:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_4: stg_72 [1/1] 0.00ns
.preheader:3  br i1 %tmp_29, label %1, label %2

ST_4: tmp_43_trn [1/1] 0.00ns
:0  %tmp_43_trn = zext i4 %k to i32

ST_4: C3_y_addr5 [1/1] 1.96ns
:1  %C3_y_addr5 = add i32 %C3_y_addr3, %tmp_43_trn

ST_4: tmp_78 [1/1] 0.00ns
:2  %tmp_78 = zext i32 %C3_y_addr5 to i64

ST_4: C3_y_addr [1/1] 0.00ns
:3  %C3_y_addr = getelementptr [1600 x float]* @C3_y, i64 0, i64 %tmp_78

ST_4: C3_y_load [2/2] 2.71ns
:4  %C3_y_load = load float* %C3_y_addr, align 8

ST_4: tmp_30 [1/1] 0.00ns
:5  %tmp_30 = or i4 %k, 1

ST_4: tmp_45_trn [1/1] 0.00ns
:6  %tmp_45_trn = zext i4 %tmp_30 to i32

ST_4: C3_y_addr6 [1/1] 1.96ns
:7  %C3_y_addr6 = add i32 %C3_y_addr3, %tmp_45_trn

ST_4: tmp_79 [1/1] 0.00ns
:8  %tmp_79 = zext i32 %C3_y_addr6 to i64

ST_4: C3_y_addr_1 [1/1] 0.00ns
:9  %C3_y_addr_1 = getelementptr [1600 x float]* @C3_y, i64 0, i64 %tmp_79

ST_4: C3_y_load_1 [2/2] 2.71ns
:10  %C3_y_load_1 = load float* %C3_y_addr_1, align 4

ST_4: C3_y_addr7 [1/1] 1.96ns
:12  %C3_y_addr7 = add i32 %C3_y_addr9, %tmp_43_trn

ST_4: C3_y_addr4 [1/1] 1.96ns
:17  %C3_y_addr4 = add i32 %C3_y_addr9, %tmp_45_trn

ST_4: tmp_35 [1/1] 0.00ns
:23  %tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %k, i32 1, i32 3)

ST_4: tmp_51_trn [1/1] 0.00ns
:24  %tmp_51_trn = zext i3 %tmp_35 to i32

ST_4: S4_y_addr4 [1/1] 1.84ns
:25  %S4_y_addr4 = add i32 %S4_y_addr3, %tmp_51_trn

ST_4: k_6 [1/1] 0.80ns
:29  %k_6 = add i4 %k, 2

ST_4: j_6 [1/1] 0.80ns
:0  %j_6 = add i4 %j, 2

ST_4: stg_91 [1/1] 0.00ns
:1  br label %.preheader1


 <State 5>: 2.71ns
ST_5: C3_y_load [1/2] 2.71ns
:4  %C3_y_load = load float* %C3_y_addr, align 8

ST_5: C3_y_load_1 [1/2] 2.71ns
:10  %C3_y_load_1 = load float* %C3_y_addr_1, align 4


 <State 6>: 7.26ns
ST_6: tmp_31 [5/5] 7.26ns
:11  %tmp_31 = fadd float %C3_y_load, %C3_y_load_1


 <State 7>: 7.26ns
ST_7: tmp_31 [4/5] 7.26ns
:11  %tmp_31 = fadd float %C3_y_load, %C3_y_load_1


 <State 8>: 7.26ns
ST_8: tmp_31 [3/5] 7.26ns
:11  %tmp_31 = fadd float %C3_y_load, %C3_y_load_1


 <State 9>: 7.26ns
ST_9: tmp_31 [2/5] 7.26ns
:11  %tmp_31 = fadd float %C3_y_load, %C3_y_load_1

ST_9: tmp_80 [1/1] 0.00ns
:13  %tmp_80 = zext i32 %C3_y_addr7 to i64

ST_9: C3_y_addr_2 [1/1] 0.00ns
:14  %C3_y_addr_2 = getelementptr [1600 x float]* @C3_y, i64 0, i64 %tmp_80

ST_9: C3_y_load_2 [2/2] 2.71ns
:15  %C3_y_load_2 = load float* %C3_y_addr_2, align 8


 <State 10>: 7.26ns
ST_10: tmp_31 [1/5] 7.26ns
:11  %tmp_31 = fadd float %C3_y_load, %C3_y_load_1

ST_10: C3_y_load_2 [1/2] 2.71ns
:15  %C3_y_load_2 = load float* %C3_y_addr_2, align 8


 <State 11>: 7.26ns
ST_11: tmp_32 [5/5] 7.26ns
:16  %tmp_32 = fadd float %tmp_31, %C3_y_load_2


 <State 12>: 7.26ns
ST_12: tmp_32 [4/5] 7.26ns
:16  %tmp_32 = fadd float %tmp_31, %C3_y_load_2


 <State 13>: 7.26ns
ST_13: tmp_32 [3/5] 7.26ns
:16  %tmp_32 = fadd float %tmp_31, %C3_y_load_2


 <State 14>: 7.26ns
ST_14: tmp_32 [2/5] 7.26ns
:16  %tmp_32 = fadd float %tmp_31, %C3_y_load_2

ST_14: tmp_81 [1/1] 0.00ns
:18  %tmp_81 = zext i32 %C3_y_addr4 to i64

ST_14: C3_y_addr_3 [1/1] 0.00ns
:19  %C3_y_addr_3 = getelementptr [1600 x float]* @C3_y, i64 0, i64 %tmp_81

ST_14: C3_y_load_3 [2/2] 2.71ns
:20  %C3_y_load_3 = load float* %C3_y_addr_3, align 4


 <State 15>: 7.26ns
ST_15: tmp_32 [1/5] 7.26ns
:16  %tmp_32 = fadd float %tmp_31, %C3_y_load_2

ST_15: C3_y_load_3 [1/2] 2.71ns
:20  %C3_y_load_3 = load float* %C3_y_addr_3, align 4


 <State 16>: 7.26ns
ST_16: tmp_33 [5/5] 7.26ns
:21  %tmp_33 = fadd float %tmp_32, %C3_y_load_3


 <State 17>: 7.26ns
ST_17: tmp_33 [4/5] 7.26ns
:21  %tmp_33 = fadd float %tmp_32, %C3_y_load_3


 <State 18>: 7.26ns
ST_18: tmp_33 [3/5] 7.26ns
:21  %tmp_33 = fadd float %tmp_32, %C3_y_load_3


 <State 19>: 7.26ns
ST_19: tmp_33 [2/5] 7.26ns
:21  %tmp_33 = fadd float %tmp_32, %C3_y_load_3


 <State 20>: 7.26ns
ST_20: tmp_33 [1/5] 7.26ns
:21  %tmp_33 = fadd float %tmp_32, %C3_y_load_3


 <State 21>: 5.70ns
ST_21: tmp_34 [4/4] 5.70ns
:22  %tmp_34 = fmul float %tmp_33, 2.500000e-01


 <State 22>: 5.70ns
ST_22: tmp_34 [3/4] 5.70ns
:22  %tmp_34 = fmul float %tmp_33, 2.500000e-01


 <State 23>: 5.70ns
ST_23: tmp_34 [2/4] 5.70ns
:22  %tmp_34 = fmul float %tmp_33, 2.500000e-01


 <State 24>: 8.41ns
ST_24: tmp_34 [1/4] 5.70ns
:22  %tmp_34 = fmul float %tmp_33, 2.500000e-01

ST_24: tmp_82 [1/1] 0.00ns
:26  %tmp_82 = zext i32 %S4_y_addr4 to i64

ST_24: S4_y_addr [1/1] 0.00ns
:27  %S4_y_addr = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_82

ST_24: stg_123 [1/1] 2.71ns
:28  store float %tmp_34, float* %S4_y_addr, align 4

ST_24: stg_124 [1/1] 0.00ns
:30  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
