Disassembly Listing for badge1
Generated From:
/Users/nitro/basic-badge/firmware/badge1.X/dist/default/debug/badge1.X.debug.elf
Jun 2, 2018 12:20:08 PM

---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/vid_drv.c  ---------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** vid_drv.c
21:                  **
22:                  ** Video driver
23:                  ** $Id: vid_drv.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include <log.h>
29:                  #include <bitmap.h>
30:                  #include <vid_drv.h>
31:                  #include <gui.h>
32:                  #include <osd.h>
33:                  
34:                  /* hardware surface */
35:                  static bitmap_t *screen = NULL;
36:                  
37:                  /* primary / backbuffer surfaces */
38:                  bitmap_t *primary_buffer = NULL; //, *back_buffer = NULL;
39:                  
40:                  static viddriver_t *driver = NULL;
41:                  
42:                  /* fast automagic loop unrolling */
43:                  #define  DUFFS_DEVICE(transfer, count) \
44:                  { \
45:                     register int n = (count + 7) / 8; \
46:                     switch (count % 8) \
47:                     { \
48:                     case 0:  do {  { transfer; } \
49:                     case 7:        { transfer; } \
50:                     case 6:        { transfer; } \
51:                     case 5:        { transfer; } \
52:                     case 4:        { transfer; } \
53:                     case 3:        { transfer; } \
54:                     case 2:        { transfer; } \
55:                     case 1:        { transfer; } \
56:                              } while (--n > 0); \
57:                     } \
58:                  }
59:                  
60:                  /* some system dependent replacement routines (for speed) */
61:                  INLINE int vid_memcmp(const void *p1, const void *p2, int len)
62:                  {
63:                     /* check for 32-bit aligned data */
64:                     if (0 == (((uint32) p1 & 3) | ((uint32) p2 & 3)))
65:                     {
66:                        uint32 *dw1 = (uint32 *) p1;
67:                        uint32 *dw2 = (uint32 *) p2;
68:                  
69:                        len >>= 2;
70:                  
71:                        DUFFS_DEVICE(if (*dw1++ != *dw2++) return -1, len);
72:                     }
73:                     else
74:                     /* fall back to 8-bit compares */
75:                     {
76:                        uint8 *b1 = (uint8 *) p1;
77:                        uint8 *b2 = (uint8 *) p2;
78:                        
79:                        DUFFS_DEVICE(if (*b1++ != *b2++) return -1, len);
80:                     }
81:                     
82:                     return 0;
83:                  }
84:                  
85:                  /* super-dooper assembly memcpy (thanks, SDL!) */
86:                  #if defined(__GNUC__) && defined(i386)
87:                  #define vid_memcpy(dest, src, len) \
88:                  { \
89:                     int u0, u1, u2; \
90:                     __asm__ __volatile__ ( \
91:                        "  cld            \n" \
92:                        "  rep            \n" \
93:                        "  movsl          \n" \
94:                        "  testb $2,%b4   \n" \
95:                        "  je    1f       \n" \
96:                        "  movsw          \n" \
97:                        "1:               \n" \
98:                        "  testb $1,%b4   \n" \
99:                        "  je 2f          \n" \
100:                       "  movsb          \n" \
101:                       "2:               \n" \
102:                       : "=&c" (u0), "=&D" (u1), "=&S" (u2) \
103:                       : "0" ((len)/4), "q" (len), "1" (dest), "2" (src) \
104:                       : "memory"); \
105:                 }
106:                 #else /* !(defined(__GNUC__) && defined(i386)) */
107:                 INLINE void vid_memcpy(void *dest, const void *src, int len)
108:                 {
109:                    uint32 *s = (uint32 *) src;
110:                    uint32 *d = (uint32 *) dest;
111:                 
112:                    ASSERT(0 == ((len & 3) | ((uint32) src & 3) | ((uint32) dest & 3)));
113:                    len >>= 2;
114:                 
115:                    DUFFS_DEVICE(*d++ = *s++, len);
9D02E1D4  00022080   SLL A0, V0, 2
9D02E1D8  000840C3   SRA T0, T0, 3
9D02E1DC  2C4A0008   SLTIU T2, V0, 8
9D02E1E0  3C0B9D03   LUI T3, -25341
9D02E1E4  256BE204   ADDIU T3, T3, -7676
9D02E1E8  01645821   ADDU T3, T3, A0
9D02E1F0  5140000D   BEQL T2, ZERO, 0x9D02E228
9D02E1F4  2529FFFF   ADDIU T1, T1, -1
9D02E1F8  8D640000   LW A0, 0(T3)
9D02E1FC  00800008   JR A0
9D02E200  01001021   ADDU V0, T0, ZERO
9D02E248  00E03021   ADDU A2, A3, ZERO
9D02E24C  00A01821   ADDU V1, A1, ZERO
9D02E250  8C6E0000   LW T6, 0(V1)
9D02E254  24C40004   ADDIU A0, A2, 4
9D02E258  24630004   ADDIU V1, V1, 4
9D02E25C  ACCE0000   SW T6, 0(A2)
9D02E260  8C6E0000   LW T6, 0(V1)
9D02E264  24860004   ADDIU A2, A0, 4
9D02E268  24630004   ADDIU V1, V1, 4
9D02E26C  AC8E0000   SW T6, 0(A0)
9D02E270  8C6E0000   LW T6, 0(V1)
9D02E274  24C40004   ADDIU A0, A2, 4
9D02E278  24630004   ADDIU V1, V1, 4
9D02E27C  ACCE0000   SW T6, 0(A2)
9D02E280  8C6E0000   LW T6, 0(V1)
9D02E284  24860004   ADDIU A2, A0, 4
9D02E288  24630004   ADDIU V1, V1, 4
9D02E28C  AC8E0000   SW T6, 0(A0)
9D02E290  8C6E0000   LW T6, 0(V1)
9D02E294  24C40004   ADDIU A0, A2, 4
9D02E298  24630004   ADDIU V1, V1, 4
9D02E29C  ACCE0000   SW T6, 0(A2)
9D02E2A0  8C660000   LW A2, 0(V1)
9D02E2A4  2442FFFF   ADDIU V0, V0, -1
9D02E2A8  1840FFDE   BLEZ V0, 0x9D02E224
9D02E2AC  AC860000   SW A2, 0(A0)
9D02E2B0  24840004   ADDIU A0, A0, 4
9D02E2B4  24630004   ADDIU V1, V1, 4
9D02E2B8  8C660000   LW A2, 0(V1)
9D02E2BC  248E0004   ADDIU T6, A0, 4
9D02E2C0  24630004   ADDIU V1, V1, 4
9D02E2C4  AC860000   SW A2, 0(A0)
9D02E2C8  8C640000   LW A0, 0(V1)
9D02E2CC  25C60004   ADDIU A2, T6, 4
9D02E2D0  24630004   ADDIU V1, V1, 4
9D02E2D4  ADC40000   SW A0, 0(T6)
9D02E2D8  8C6E0000   LW T6, 0(V1)
9D02E2DC  24C40004   ADDIU A0, A2, 4
9D02E2E0  24630004   ADDIU V1, V1, 4
9D02E2E4  0B40B898   J 0x9D02E260
9D02E2E8  ACCE0000   SW T6, 0(A2)
9D02E2EC  00E02021   ADDU A0, A3, ZERO
9D02E2F0  0B40B898   J 0x9D02E260
9D02E2F4  00A01821   ADDU V1, A1, ZERO
9D02E2F8  00E03021   ADDU A2, A3, ZERO
9D02E2FC  0B40B89C   J 0x9D02E270
9D02E300  00A01821   ADDU V1, A1, ZERO
9D02E304  00E02021   ADDU A0, A3, ZERO
9D02E308  0B40B8A0   J 0x9D02E280
9D02E30C  00A01821   ADDU V1, A1, ZERO
9D02E310  00E03021   ADDU A2, A3, ZERO
9D02E314  0B40B8A4   J 0x9D02E290
9D02E318  00A01821   ADDU V1, A1, ZERO
9D02E31C  00E02021   ADDU A0, A3, ZERO
9D02E320  0B40B8A8   J 0x9D02E2A0
9D02E324  00A01821   ADDU V1, A1, ZERO
9D02E328  00E02021   ADDU A0, A3, ZERO
9D02E32C  0B40B8AE   J 0x9D02E2B8
9D02E330  00A01821   ADDU V1, A1, ZERO
9D02E334  00E07021   ADDU T6, A3, ZERO
9D02E338  0B40B8B2   J 0x9D02E2C8
9D02E33C  00A01821   ADDU V1, A1, ZERO
116:                 }
117:                 #endif /* !(defined(__GNUC__) && defined(i386)) */
118:                 
119:                 
120:                 /* TODO: any way to remove this filth (GUI needs it)? */
121:                 bitmap_t *vid_getbuffer(void)
122:                 {
123:                    return primary_buffer;
124:                 }
9D02E0BC  03E00008   JR RA
9D02E0C0  8F828164   LW V0, -32412(GP)
125:                 
126:                 void vid_setpalette(rgb_t *p)
127:                 {
128:                    ASSERT(driver);
129:                    ASSERT(p);
130:                 
131:                    driver->set_palette(p);
9D02E0C4  8F828160   LW V0, -32416(GP)
9D02E0C8  8C590010   LW T9, 16(V0)
9D02E0CC  03200008   JR T9
9D02E0D0  00000000   NOP
132:                 }
133:                 
134:                 /* blits a bitmap onto primary buffer */
135:                 void vid_blit(bitmap_t *bitmap, int src_x, int src_y, int dest_x, int dest_y, 
136:                               int width, int height)
137:                 {
9D02E0DC  8FA90010   LW T1, 16(SP)
9D02E0E0  8FA80014   LW T0, 20(SP)
138:                    int bitmap_pitch, primary_pitch;
139:                    uint8 *dest_ptr, *src_ptr;
140:                 
141:                    ASSERT(bitmap);
142:                 
143:                    /* clip to source */
144:                    if (src_y >= bitmap->height)
9D02E0D4  8C830004   LW V1, 4(A0)
9D02E0D8  00C3502A   SLT T2, A2, V1
9D02E0E4  11400053   BEQ T2, ZERO, 0x9D02E234
9D02E0E8  8FA20018   LW V0, 24(SP)
145:                       return;
146:                    if (src_y + height > bitmap->height)
9D02E0F0  00C26021   ADDU T4, A2, V0
9D02E0F4  006C602A   SLT T4, V1, T4
147:                       height = bitmap->height - src_y;
9D02E0F8  00661823   SUBU V1, V1, A2
148:                 
149:                    if (src_x >= bitmap->width)
9D02E0EC  8C8A0000   LW T2, 0(A0)
9D02E0FC  00AA582A   SLT T3, A1, T2
9D02E100  1160004C   BEQ T3, ZERO, 0x9D02E234
9D02E104  006C100B   MOVN V0, V1, T4
150:                       return;
151:                    if (src_x + width > bitmap->width)
9D02E108  00A85821   ADDU T3, A1, T0
9D02E10C  014B582A   SLT T3, T2, T3
152:                       width = bitmap->width - src_x;
9D02E110  01455023   SUBU T2, T2, A1
153:                 
154:                    /* clip to dest */
155:                    if (dest_y + height <= 0)
9D02E114  01221821   ADDU V1, T1, V0
9D02E118  18600046   BLEZ V1, 0x9D02E234
9D02E11C  014B400B   MOVN T0, T2, T3
156:                    {
157:                       return;
158:                    }
159:                    else if (dest_y < 0)
9D02E120  05220046   BLTZL T1, 0x9D02E23C
9D02E124  00C93023   SUBU A2, A2, T1
160:                    {
161:                       height += dest_y;
162:                       src_y -= dest_y;
9D02E23C  00601021   ADDU V0, V1, ZERO
163:                       dest_y = 0;
9D02E240  0B40B84A   J 0x9D02E128
9D02E244  00004821   ADDU T1, ZERO, ZERO
164:                    }
165:                 
166:                    if (dest_y >= primary_buffer->height)
9D02E128  8F8A8164   LW T2, -32412(GP)
9D02E12C  8D430004   LW V1, 4(T2)
9D02E130  0123582A   SLT T3, T1, V1
9D02E134  1160003F   BEQ T3, ZERO, 0x9D02E234
9D02E138  01226021   ADDU T4, T1, V0
167:                       return;
168:                    if (dest_y + height > primary_buffer->height)
9D02E13C  006C602A   SLT T4, V1, T4
169:                       height = primary_buffer->height - dest_y;
9D02E140  00691823   SUBU V1, V1, T1
170:                 
171:                    if (dest_x + width <= 0)
9D02E144  00E85821   ADDU T3, A3, T0
9D02E148  1960003A   BLEZ T3, 0x9D02E234
9D02E14C  006C100B   MOVN V0, V1, T4
172:                    {
173:                       return;
174:                    }
175:                    else if (dest_x < 0)
9D02E150  04E2007B   BLTZL A3, 0x9D02E340
9D02E154  00A72823   SUBU A1, A1, A3
176:                    {
177:                       width += dest_x;
178:                       src_x -= dest_x;
9D02E340  01604021   ADDU T0, T3, ZERO
179:                       dest_x = 0;
9D02E344  0B40B856   J 0x9D02E158
9D02E348  00003821   ADDU A3, ZERO, ZERO
180:                    }
181:                 
182:                    if (dest_x >= primary_buffer->width)
9D02E158  8D430000   LW V1, 0(T2)
9D02E15C  00E3582A   SLT T3, A3, V1
9D02E160  11600034   BEQ T3, ZERO, 0x9D02E234
9D02E164  24C60004   ADDIU A2, A2, 4
183:                       return;
184:                    if (dest_x + width > primary_buffer->width)
9D02E184  00E84821   ADDU T1, A3, T0
9D02E188  0069482A   SLT T1, V1, T1
185:                       width = primary_buffer->width - dest_x;   
9D02E18C  00671823   SUBU V1, V1, A3
9D02E190  0069400B   MOVN T0, V1, T1
186:                 
187:                    src_ptr = bitmap->line[src_y] + src_x;
9D02E16C  00063080   SLL A2, A2, 2
9D02E174  00863021   ADDU A2, A0, A2
9D02E17C  8CCB0004   LW T3, 4(A2)
9D02E194  01652821   ADDU A1, T3, A1
188:                    dest_ptr = primary_buffer->line[dest_y] + dest_x;
9D02E168  25290004   ADDIU T1, T1, 4
9D02E170  00094880   SLL T1, T1, 2
9D02E178  01494821   ADDU T1, T2, T1
9D02E180  8D260004   LW A2, 4(T1)
9D02E198  00C73821   ADDU A3, A2, A3
189:                 
190:                    /* Avoid doing unnecessary indexed lookups */
191:                    bitmap_pitch = bitmap->pitch;
9D02E19C  8C8C0008   LW T4, 8(A0)
192:                    primary_pitch = primary_buffer->pitch;
9D02E1A0  8D4D0008   LW T5, 8(T2)
193:                 
194:                    /* do the copy */
195:                    while (height--)
9D02E1A4  10400023   BEQ V0, ZERO, 0x9D02E234
9D02E1A8  2449FFFF   ADDIU T1, V0, -1
9D02E1AC  000827C3   SRA A0, T0, 31
9D02E1B0  00084083   SRA T0, T0, 2
9D02E1B4  00042742   SRL A0, A0, 29
9D02E1B8  01041021   ADDU V0, T0, A0
9D02E1BC  25030007   ADDIU V1, T0, 7
9D02E1C0  30420007   ANDI V0, V0, 7
9D02E1C4  00441023   SUBU V0, V0, A0
9D02E1C8  2508000E   ADDIU T0, T0, 14
9D02E1CC  28640000   SLTI A0, V1, 0
9D02E1D0  0064400A   MOVZ T0, V1, A0
9D02E1EC  240FFFFF   ADDIU T7, ZERO, -1
9D02E224  2529FFFF   ADDIU T1, T1, -1
9D02E22C  152FFFF0   BNE T1, T7, 0x9D02E1F0
9D02E230  00ED3821   ADDU A3, A3, T5
9D02E234  03E00008   JR RA
9D02E238  00000000   NOP
196:                    {
197:                       vid_memcpy(dest_ptr, src_ptr, width);
198:                       src_ptr += bitmap_pitch;
9D02E228  00AC2821   ADDU A1, A1, T4
9D02E22C  152FFFF0   BNE T1, T7, 0x9D02E1F0
9D02E230  00ED3821   ADDU A3, A3, T5
9D02E234  03E00008   JR RA
9D02E238  00000000   NOP
9D02E23C  00601021   ADDU V0, V1, ZERO
9D02E240  0B40B84A   J 0x9D02E128
9D02E244  00004821   ADDU T1, ZERO, ZERO
9D02E248  00E03021   ADDU A2, A3, ZERO
9D02E24C  00A01821   ADDU V1, A1, ZERO
9D02E250  8C6E0000   LW T6, 0(V1)
9D02E254  24C40004   ADDIU A0, A2, 4
9D02E258  24630004   ADDIU V1, V1, 4
9D02E25C  ACCE0000   SW T6, 0(A2)
9D02E260  8C6E0000   LW T6, 0(V1)
9D02E264  24860004   ADDIU A2, A0, 4
9D02E268  24630004   ADDIU V1, V1, 4
9D02E26C  AC8E0000   SW T6, 0(A0)
9D02E270  8C6E0000   LW T6, 0(V1)
9D02E274  24C40004   ADDIU A0, A2, 4
9D02E278  24630004   ADDIU V1, V1, 4
9D02E27C  ACCE0000   SW T6, 0(A2)
9D02E280  8C6E0000   LW T6, 0(V1)
9D02E284  24860004   ADDIU A2, A0, 4
9D02E288  24630004   ADDIU V1, V1, 4
9D02E28C  AC8E0000   SW T6, 0(A0)
9D02E290  8C6E0000   LW T6, 0(V1)
9D02E294  24C40004   ADDIU A0, A2, 4
9D02E298  24630004   ADDIU V1, V1, 4
9D02E29C  ACCE0000   SW T6, 0(A2)
9D02E2A0  8C660000   LW A2, 0(V1)
9D02E2A4  2442FFFF   ADDIU V0, V0, -1
9D02E2A8  1840FFDE   BLEZ V0, 0x9D02E224
9D02E2AC  AC860000   SW A2, 0(A0)
9D02E2B0  24840004   ADDIU A0, A0, 4
9D02E2B4  24630004   ADDIU V1, V1, 4
9D02E2B8  8C660000   LW A2, 0(V1)
9D02E2BC  248E0004   ADDIU T6, A0, 4
9D02E2C0  24630004   ADDIU V1, V1, 4
9D02E2C4  AC860000   SW A2, 0(A0)
9D02E2C8  8C640000   LW A0, 0(V1)
9D02E2CC  25C60004   ADDIU A2, T6, 4
9D02E2D0  24630004   ADDIU V1, V1, 4
9D02E2D4  ADC40000   SW A0, 0(T6)
9D02E2D8  8C6E0000   LW T6, 0(V1)
9D02E2DC  24C40004   ADDIU A0, A2, 4
9D02E2E0  24630004   ADDIU V1, V1, 4
9D02E2E4  0B40B898   J 0x9D02E260
9D02E2E8  ACCE0000   SW T6, 0(A2)
9D02E2EC  00E02021   ADDU A0, A3, ZERO
9D02E2F0  0B40B898   J 0x9D02E260
9D02E2F4  00A01821   ADDU V1, A1, ZERO
9D02E2F8  00E03021   ADDU A2, A3, ZERO
9D02E2FC  0B40B89C   J 0x9D02E270
9D02E300  00A01821   ADDU V1, A1, ZERO
9D02E304  00E02021   ADDU A0, A3, ZERO
9D02E308  0B40B8A0   J 0x9D02E280
9D02E30C  00A01821   ADDU V1, A1, ZERO
9D02E310  00E03021   ADDU A2, A3, ZERO
9D02E314  0B40B8A4   J 0x9D02E290
9D02E318  00A01821   ADDU V1, A1, ZERO
9D02E31C  00E02021   ADDU A0, A3, ZERO
9D02E320  0B40B8A8   J 0x9D02E2A0
9D02E324  00A01821   ADDU V1, A1, ZERO
9D02E328  00E02021   ADDU A0, A3, ZERO
9D02E32C  0B40B8AE   J 0x9D02E2B8
9D02E330  00A01821   ADDU V1, A1, ZERO
9D02E334  00E07021   ADDU T6, A3, ZERO
9D02E338  0B40B8B2   J 0x9D02E2C8
9D02E33C  00A01821   ADDU V1, A1, ZERO
9D02E340  01604021   ADDU T0, T3, ZERO
9D02E344  0B40B856   J 0x9D02E158
9D02E348  00003821   ADDU A3, ZERO, ZERO
199:                       dest_ptr += primary_pitch;
200:                    }
201:                 }
202:                 
203:                 static void vid_blitscreen(int num_dirties, rect_t *dirty_rects)
204:                 {
205:                    int src_x, src_y, dest_x, dest_y;
206:                    int blit_width, blit_height;
207:                 
208:                    screen = driver->lock_write();
209:                 
210:                    /* center in y direction */
211:                    if (primary_buffer->height <= screen->height)
212:                    {
213:                       src_y = 0;
214:                       blit_height = primary_buffer->height;
215:                       dest_y = (screen->height - blit_height) >> 1;
216:                    }
217:                    else
218:                    {
219:                       src_y = (primary_buffer->height - screen->height) >> 1;
220:                       blit_height = screen->height;
221:                       dest_y = 0;
222:                    }
223:                 
224:                    /* and in x */
225:                    if (primary_buffer->width <= screen->width)
226:                    {
227:                       src_x = 0;
228:                       blit_width = primary_buffer->width;
229:                       dest_x = (screen->width - blit_width) >> 1;
230:                    }
231:                    else
232:                    {
233:                       src_x = (primary_buffer->width - screen->width) >> 1;
234:                       blit_width = screen->width;
235:                       dest_x = 0;
236:                    }
237:                    
238:                    /* should we just copy the entire screen? */
239:                    if (-1 == num_dirties)
240:                    {
241:                       uint8 *dest, *src;
242:                 
243:                       src = primary_buffer->line[src_y] + src_x;
244:                       dest = screen->line[dest_y] + dest_x;
245:                 
246:                       while (blit_height--)
247:                       {
248:                          vid_memcpy(dest, src, primary_buffer->width);
249:                          src += primary_buffer->pitch;
250:                          dest += screen->pitch;
251:                       }
252:                    }
253:                    else
254:                    {
255:                       /* we need to blit just a bunch of dirties */
256:                       int i, j, height;
257:                       rect_t *rects = dirty_rects;
258:                 
259:                       for (i = 0; i < num_dirties && blit_height; i++)
260:                       {
261:                          height = rects->h;
262:                          if (blit_height < height)
263:                             height = blit_height;
264:                 
265:                          j = 0;
266:                          DUFFS_DEVICE(  
267:                          {
268:                             vid_memcpy(screen->line[dest_y + rects->y + j] + rects->x + dest_x,
269:                                        primary_buffer->line[src_y + rects->y + j] + rects->x + src_x,
270:                                        rects->w);
271:                             j++;
272:                             blit_height--;
273:                          }, height);
274:                 
275:                          rects++;
276:                       }
277:                    }
278:                 
279:                    if (driver->free_write)
280:                       driver->free_write(num_dirties, dirty_rects);
281:                 }
282:                 
283:                 /* TODO: this code is sickly */
284:                 
285:                 #define  CHUNK_WIDTH    256
286:                 #define  CHUNK_HEIGHT   16
287:                 #define  MAX_DIRTIES    ((256 / CHUNK_WIDTH) * (240 / CHUNK_HEIGHT))
288:                 #define  DIRTY_CUTOFF   ((3 * MAX_DIRTIES) / 4)
289:                 
290:                 #if 0
291:                 INLINE int calc_dirties(rect_t *list)
292:                 {
293:                    bool dirty;
294:                    int num_dirties = 0;
295:                    int i = 0, j, line_offset = 0;
296:                    int iterations = primary_buffer->height / CHUNK_HEIGHT;
297:                 
298:                    for (i = 0; i < iterations; i++)
299:                    {
300:                       dirty = false;
301:                 
302:                       j = line_offset;
303:                       DUFFS_DEVICE(
304:                       { 
305:                          if (vid_memcmp(back_buffer->line[j], primary_buffer->line[j], 
306:                                         CHUNK_WIDTH))
307:                          { 
308:                             dirty = true; 
309:                             break; 
310:                          } 
311:                 
312:                          j++; 
313:                       }, CHUNK_HEIGHT);
314:                 
315:                       if (true == dirty)
316:                       {
317:                          list->h = CHUNK_HEIGHT;
318:                          list->w = CHUNK_WIDTH;
319:                          list->x = 0;
320:                          list->y = line_offset;
321:                          list++;
322:                 
323:                          /* totally arbitrary at this point */
324:                          if (++num_dirties > DIRTY_CUTOFF)
325:                             return -1;
326:                       }
327:                 
328:                       line_offset += CHUNK_HEIGHT;
329:                    }
330:                 
331:                    return num_dirties;
332:                 }
333:                 #endif
334:                 
335:                 void vid_flush(void)
336:                 {
9D02E34C  03E00008   JR RA
9D02E350  00000000   NOP
337:                    bitmap_t *temp;
338:                    int num_dirties;
339:                    rect_t dirty_rects[MAX_DIRTIES];
340:                 
341:                    //ASSERT(driver);
342:                 
343:                 //   if (true == driver->invalidate)
344:                 //   {
345:                 //      driver->invalidate = false;
346:                 //      num_dirties = -1;
347:                 //   }
348:                    //else
349:                    //{
350:                       //num_dirties = calc_dirties(dirty_rects);
351:                       num_dirties = -1;
352:                    //}
353:                 
354:                    //if (driver->custom_blit)
355:                    //   driver->custom_blit(primary_buffer, num_dirties, dirty_rects);
356:                    //else
357:                       //vid_blitscreen(num_dirties, dirty_rects);
358:                 
359:                    /* Swap pointers to the main/back buffers */
360:                 //   temp = back_buffer;
361:                 //   back_buffer = primary_buffer;
362:                 //   primary_buffer = temp;
363:                 }
364:                 
365:                 /* emulated machine tells us which resolution it wants */
366:                 int vid_setmode(int width, int height)
367:                 {
9D02E354  27BDFFE0   ADDIU SP, SP, -32
9D02E358  AFBF001C   SW RA, 28(SP)
9D02E35C  AFB00018   SW S0, 24(SP)
368:                    if (NULL != primary_buffer)
9D02E360  8F828164   LW V0, -32412(GP)
9D02E364  10400005   BEQ V0, ZERO, 0x9D02E37C
9D02E368  00808021   ADDU S0, A0, ZERO
369:                       bmp_destroy(&primary_buffer);
9D02E36C  27848164   ADDIU A0, GP, -32412
9D02E370  0F40C84D   JAL bmp_destroy
9D02E374  AFA50010   SW A1, 16(SP)
9D02E378  8FA50010   LW A1, 16(SP)
370:                 //   if (NULL != back_buffer)
371:                 //      bmp_destroy(&back_buffer);
372:                 
373:                    primary_buffer = bmp_create(width, height, 0); /* no overdraw */
9D02E37C  02002021   ADDU A0, S0, ZERO
9D02E380  0F40C7EE   JAL bmp_create
9D02E384  00003021   ADDU A2, ZERO, ZERO
374:                    if (NULL == primary_buffer)
9D02E388  10400009   BEQ V0, ZERO, 0x9D02E3B0
9D02E38C  AF828164   SW V0, -32412(GP)
375:                       return -1;
9D02E3B0  0B40B8E8   J 0x9D02E3A0
9D02E3B4  2402FFFF   ADDIU V0, ZERO, -1
376:                 
377:                    /* Create our backbuffer */
378:                 #if 0
379:                    back_buffer = bmp_create(width, height, 0); /* no overdraw */
380:                    if (NULL == back_buffer)
381:                    {
382:                       bmp_destroy(&primary_buffer);
383:                       return -1;
384:                    }
385:                    bmp_clear(back_buffer, GUI_BLACK);
386:                 #endif
387:                    bmp_clear(primary_buffer, GUI_BLACK);
9D02E390  00402021   ADDU A0, V0, ZERO
9D02E394  0F40C7E9   JAL bmp_clear
9D02E398  240500C0   ADDIU A1, ZERO, 192
388:                 
389:                    return 0;
9D02E39C  00001021   ADDU V0, ZERO, ZERO
390:                 }
9D02E3A0  8FBF001C   LW RA, 28(SP)
9D02E3A4  8FB00018   LW S0, 24(SP)
9D02E3A8  03E00008   JR RA
9D02E3AC  27BD0020   ADDIU SP, SP, 32
9D02E3B0  0B40B8E8   J 0x9D02E3A0
9D02E3B4  2402FFFF   ADDIU V0, ZERO, -1
391:                 
392:                 static int vid_findmode(int width, int height, viddriver_t *osd_driver)
393:                 {
394:                    if (osd_driver->init(width, height))
9D02E3D4  8CC20004   LW V0, 4(A2)
9D02E3DC  0040F809   JALR V0
9D02E3E0  00A09021   ADDU S2, A1, ZERO
9D02E3E4  14400029   BNE V0, ZERO, 0x9D02E48C
9D02E3E8  00408821   ADDU S1, V0, ZERO
395:                    {
396:                       driver = NULL;
9D02E4A0  AF808160   SW ZERO, -32416(GP)
397:                       return -1; /* mode not available! */
398:                    }
399:                 
400:                    /* we got our driver */
401:                    driver = osd_driver;
402:                 
403:                    /* re-assert dimensions, clear the surface */
404:                    screen = driver->lock_write();
9D02E3EC  8E020018   LW V0, 24(S0)
9D02E3F0  0040F809   JALR V0
9D02E3F4  AF908160   SW S0, -32416(GP)
9D02E3F8  AF828168   SW V0, -32408(GP)
405:                 
406:                    /* use custom pageclear, if necessary */
407:                    if (driver->clear)
9D02E3FC  8F838160   LW V1, -32416(GP)
9D02E400  8C630014   LW V1, 20(V1)
9D02E404  1060001D   BEQ V1, ZERO, 0x9D02E47C
9D02E408  00402021   ADDU A0, V0, ZERO
408:                       driver->clear(GUI_BLACK);
9D02E40C  0060F809   JALR V1
9D02E410  240400C0   ADDIU A0, ZERO, 192
409:                    else
410:                       bmp_clear(screen, GUI_BLACK);
9D02E47C  0F40C7E9   JAL bmp_clear
9D02E480  240500C0   ADDIU A1, ZERO, 192
411:                 
412:                    /* release surface */
413:                    if (driver->free_write)
9D02E414  8F838160   LW V1, -32416(GP)
9D02E418  8C62001C   LW V0, 28(V1)
9D02E41C  50400006   BEQL V0, ZERO, 0x9D02E438
9D02E420  8F828168   LW V0, -32408(GP)
9D02E484  0B40B906   J 0x9D02E418
9D02E488  8F838160   LW V1, -32416(GP)
414:                       driver->free_write(-1, NULL);
9D02E424  2404FFFF   ADDIU A0, ZERO, -1
9D02E428  0040F809   JALR V0
9D02E42C  00002821   ADDU A1, ZERO, ZERO
9D02E430  8F838160   LW V1, -32416(GP)
415:                 
416:                    log_printf("video driver: %s at %dx%d\n", driver->name,
9D02E438  8C650000   LW A1, 0(V1)
9D02E43C  8C460000   LW A2, 0(V0)
9D02E440  8C470004   LW A3, 4(V0)
9D02E444  3C049D03   LUI A0, -25341
9D02E448  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02E44C  248464E8   ADDIU A0, A0, 25832
417:                               screen->width, screen->height);
9D02E434  8F828168   LW V0, -32408(GP)
418:                 
419:                    return 0;
420:                 }
421:                 
422:                 /* This is the interface to the drivers, used in nofrendo.c */
423:                 int vid_init(int width, int height, viddriver_t *osd_driver)
424:                 {
9D02E3B8  27BDFFD8   ADDIU SP, SP, -40
9D02E3BC  AFBF0024   SW RA, 36(SP)
9D02E3C0  AFB30020   SW S3, 32(SP)
9D02E3C4  AFB2001C   SW S2, 28(SP)
9D02E3C8  AFB10018   SW S1, 24(SP)
9D02E3CC  AFB00014   SW S0, 20(SP)
9D02E3D0  00C08021   ADDU S0, A2, ZERO
9D02E3D8  00809821   ADDU S3, A0, ZERO
425:                    if (vid_findmode(width, height, osd_driver))
426:                    {
427:                       log_printf("video initialization failed for %s at %dx%d\n",
9D02E48C  8E050000   LW A1, 0(S0)
9D02E490  3C049D03   LUI A0, -25341
9D02E494  248464B8   ADDIU A0, A0, 25784
9D02E498  02603021   ADDU A2, S3, ZERO
9D02E49C  02403821   ADDU A3, S2, ZERO
9D02E4A4  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02E4A8  2411FFFF   ADDIU S1, ZERO, -1
428:                                  osd_driver->name, width, height);
429:                       return -1;
9D02E4AC  0B40B918   J 0x9D02E460
9D02E4B0  02201021   ADDU V0, S1, ZERO
430:                    }
431:                 	log_printf("vid_init done\n");
9D02E450  3C049D03   LUI A0, -25341
9D02E454  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02E458  24846504   ADDIU A0, A0, 25860
432:                 
433:                    return 0;
434:                 }
9D02E45C  02201021   ADDU V0, S1, ZERO
9D02E460  8FBF0024   LW RA, 36(SP)
9D02E464  8FB30020   LW S3, 32(SP)
9D02E468  8FB2001C   LW S2, 28(SP)
9D02E46C  8FB10018   LW S1, 24(SP)
9D02E470  8FB00014   LW S0, 20(SP)
9D02E474  03E00008   JR RA
9D02E478  27BD0028   ADDIU SP, SP, 40
9D02E47C  0F40C7E9   JAL bmp_clear
9D02E480  240500C0   ADDIU A1, ZERO, 192
9D02E484  0B40B906   J 0x9D02E418
9D02E488  8F838160   LW V1, -32416(GP)
9D02E48C  8E050000   LW A1, 0(S0)
9D02E490  3C049D03   LUI A0, -25341
9D02E494  248464B8   ADDIU A0, A0, 25784
9D02E498  02603021   ADDU A2, S3, ZERO
9D02E49C  02403821   ADDU A3, S2, ZERO
9D02E4A0  AF808160   SW ZERO, -32416(GP)
9D02E4A4  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02E4A8  2411FFFF   ADDIU S1, ZERO, -1
9D02E4AC  0B40B918   J 0x9D02E460
9D02E4B0  02201021   ADDU V0, S1, ZERO
435:                 
436:                 void vid_shutdown(void)
437:                 {
9D02E4B4  27BDFFE8   ADDIU SP, SP, -24
9D02E4B8  AFBF0014   SW RA, 20(SP)
438:                    if (NULL == driver)
9D02E4BC  8F828160   LW V0, -32416(GP)
9D02E4C0  1040000D   BEQ V0, ZERO, 0x9D02E4F8
9D02E4C4  8F838164   LW V1, -32412(GP)
439:                       return;
440:                 
441:                    if (NULL != primary_buffer)
9D02E4C8  50600007   BEQL V1, ZERO, 0x9D02E4E8
9D02E4CC  8C590008   LW T9, 8(V0)
442:                       bmp_destroy(&primary_buffer);
9D02E4D0  0F40C84D   JAL bmp_destroy
9D02E4D4  27848164   ADDIU A0, GP, -32412
443:                 #if 0
444:                    if (NULL != back_buffer)
445:                       bmp_destroy(&back_buffer);
446:                 #endif
447:                 
448:                    if (driver && driver->shutdown)
9D02E4D8  8F828160   LW V0, -32416(GP)
9D02E4DC  10400007   BEQ V0, ZERO, 0x9D02E4FC
9D02E4E0  8FBF0014   LW RA, 20(SP)
9D02E4E4  8C590008   LW T9, 8(V0)
9D02E4E8  13200003   BEQ T9, ZERO, 0x9D02E4F8
9D02E4EC  8FBF0014   LW RA, 20(SP)
449:                       driver->shutdown();
9D02E4F0  03200008   JR T9
9D02E4F4  27BD0018   ADDIU SP, SP, 24
450:                 }
9D02E4F8  8FBF0014   LW RA, 20(SP)
9D02E4FC  03E00008   JR RA
9D02E500  27BD0018   ADDIU SP, SP, 24
451:                 
452:                 
453:                 /*
454:                 ** $Log: vid_drv.c,v $
455:                 ** Revision 1.2  2001/04/27 14:37:11  neil
456:                 ** wheeee
457:                 **
458:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
459:                 ** initial
460:                 **
461:                 ** Revision 1.40  2000/11/25 20:26:42  matt
462:                 ** not much
463:                 **
464:                 ** Revision 1.39  2000/11/16 14:27:27  matt
465:                 ** even more crash-proofness
466:                 **
467:                 ** Revision 1.38  2000/11/16 14:11:18  neil
468:                 ** Better *not* to crash in case of catastrophic failure in the driver
469:                 **
470:                 ** Revision 1.37  2000/11/13 00:55:16  matt
471:                 ** no dirties seems to be faster (!?!?)
472:                 **
473:                 ** Revision 1.36  2000/11/06 05:16:18  matt
474:                 ** minor clipping bug
475:                 **
476:                 ** Revision 1.35  2000/11/06 02:16:26  matt
477:                 ** cleanups
478:                 **
479:                 ** Revision 1.34  2000/11/05 22:53:13  matt
480:                 ** only one video driver per system, please
481:                 **
482:                 ** Revision 1.33  2000/11/05 16:37:18  matt
483:                 ** rolled rgb.h into bitmap.h
484:                 **
485:                 ** Revision 1.32  2000/11/05 06:23:41  matt
486:                 ** thinlib spawns changes
487:                 **
488:                 ** Revision 1.31  2000/10/10 13:58:14  matt
489:                 ** stroustrup squeezing his way in the door
490:                 **
491:                 ** Revision 1.30  2000/10/10 13:03:53  matt
492:                 ** Mr. Clean makes a guest appearance
493:                 **
494:                 ** Revision 1.29  2000/10/08 17:58:23  matt
495:                 ** lock_read() should not allow us to clear the bitmap
496:                 **
497:                 ** Revision 1.28  2000/09/18 02:06:48  matt
498:                 ** -pedantic is your friend
499:                 **
500:                 ** Revision 1.27  2000/08/16 02:53:05  matt
501:                 ** changed init() interface a wee bit
502:                 **
503:                 ** Revision 1.26  2000/08/14 02:45:59  matt
504:                 ** fixed nasty bug in vid_blitscreen
505:                 **
506:                 ** Revision 1.24  2000/08/11 01:44:37  matt
507:                 ** clipping bugfix
508:                 **
509:                 ** Revision 1.23  2000/07/31 04:28:47  matt
510:                 ** one million cleanups
511:                 **
512:                 ** Revision 1.22  2000/07/28 07:25:49  neil
513:                 ** Video driver has an invalidate flag, telling vid_drv not to calculate dirties for the next frame
514:                 **
515:                 ** Revision 1.21  2000/07/28 03:51:45  matt
516:                 ** lock_read used instead of lock_write in some places
517:                 **
518:                 ** Revision 1.20  2000/07/28 01:24:05  matt
519:                 ** dirty rectangle support
520:                 **
521:                 ** Revision 1.19  2000/07/27 23:49:52  matt
522:                 ** no more getmode
523:                 **
524:                 ** Revision 1.18  2000/07/27 04:30:37  matt
525:                 ** change to get_mode api
526:                 **
527:                 ** Revision 1.17  2000/07/27 04:05:58  matt
528:                 ** changed place where name goes
529:                 **
530:                 ** Revision 1.16  2000/07/27 01:16:22  matt
531:                 ** api changes for new main and dirty rects
532:                 **
533:                 ** Revision 1.15  2000/07/26 21:36:13  neil
534:                 ** Big honkin' change -- see the mailing list
535:                 **
536:                 ** Revision 1.14  2000/07/24 04:33:57  matt
537:                 ** skeleton of dirty rectangle code in place
538:                 **
539:                 ** Revision 1.13  2000/07/23 14:35:39  matt
540:                 ** cleanups
541:                 **
542:                 ** Revision 1.12  2000/07/18 19:41:26  neil
543:                 ** use screen->pitch in blitscreen, not screen_width
544:                 **
545:                 ** Revision 1.11  2000/07/11 04:30:16  matt
546:                 ** overdraw unnecessary!
547:                 **
548:                 ** Revision 1.10  2000/07/10 19:07:57  matt
549:                 ** added custom clear() member call to video driver
550:                 **
551:                 ** Revision 1.9  2000/07/10 03:06:49  matt
552:                 ** my dependency file is broken... *snif*
553:                 **
554:                 ** Revision 1.8  2000/07/10 03:04:15  matt
555:                 ** removed scanlines, backbuffer from custom blit
556:                 **
557:                 ** Revision 1.7  2000/07/10 01:03:20  neil
558:                 ** New video scheme allows for custom blitters to be determined by the driver at runtime
559:                 **
560:                 ** Revision 1.6  2000/07/09 03:34:46  matt
561:                 ** temporary cleanup
562:                 **
563:                 ** Revision 1.5  2000/07/08 23:48:29  neil
564:                 ** Another assumption GGI kills: pitch == width for hardware bitmaps
565:                 **
566:                 ** Revision 1.4  2000/07/07 20:18:03  matt
567:                 ** added overdraw, fixed some bugs in blitters
568:                 **
569:                 ** Revision 1.3  2000/07/07 18:33:55  neil
570:                 ** no need to lock for reading just to get the dimensions
571:                 **
572:                 ** Revision 1.2  2000/07/07 18:11:37  neil
573:                 ** Generalizing the video driver
574:                 **
575:                 ** Revision 1.1  2000/07/06 16:48:47  matt
576:                 ** initial revision
577:                 **
578:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/sndhrdw/vrcvisnd.c  ------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** vrcvisnd.c
21:                  **
22:                  ** VRCVI sound hardware emulation
23:                  ** $Id: vrcvisnd.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <vrcvisnd.h>
28:                  #include <nes_apu.h>
29:                  
30:                  typedef struct vrcvirectangle_s
31:                  {
32:                     bool enabled;
33:                  
34:                     uint8 reg[3];
35:                     
36:                     float accum;
37:                     uint8 adder;
38:                  
39:                     int32 freq;
40:                     int32 volume;
41:                     uint8 duty_flip;
42:                  } vrcvirectangle_t;
43:                  
44:                  typedef struct vrcvisawtooth_s
45:                  {
46:                     bool enabled;
47:                     
48:                     uint8 reg[3];
49:                     
50:                     float accum;
51:                     uint8 adder;
52:                     uint8 output_acc;
53:                  
54:                     int32 freq;
55:                     uint8 volume;
56:                  } vrcvisawtooth_t;
57:                  
58:                  typedef struct vrcvisnd_s
59:                  {
60:                     vrcvirectangle_t rectangle[2];
61:                     vrcvisawtooth_t saw;
62:                     float incsize;
63:                  } vrcvisnd_t;
64:                  
65:                  
66:                  static vrcvisnd_t vrcvi;
67:                  
68:                  /* VRCVI rectangle wave generation */
69:                  static int32 vrcvi_rectangle(vrcvirectangle_t *chan)
70:                  {
71:                     /* reg0: 0-3=volume, 4-6=duty cycle
72:                     ** reg1: 8 bits of freq
73:                     ** reg2: 0-3=high freq, 7=enable
74:                     */
75:                  
76:                     chan->accum -= vrcvi.incsize; /* # of clocks per wave cycle */
9D02D9E0  3C15A001   LUI S5, -24575
9D02DA78  8E640024   LW A0, 36(S3)
77:                     while (chan->accum < 0)
9D02D9FC  00402021   ADDU A0, V0, ZERO
9D02DA38  00402021   ADDU A0, V0, ZERO
9D02DA88  00402021   ADDU A0, V0, ZERO
9D02DAC4  00402021   ADDU A0, V0, ZERO
78:                     {
79:                        chan->accum += chan->freq;
9D02DA24  02802821   ADDU A1, S4, ZERO
9D02DAB0  02802821   ADDU A1, S4, ZERO
80:                        chan->adder = (chan->adder + 1) & 0x0F;
9D02DA34  26310001   ADDIU S1, S1, 1
9D02DAC0  26310001   ADDIU S1, S1, 1
81:                     }
82:                  
83:                     /* return if not enabled */
84:                     if (false == chan->enabled)
9D02DA58  8EA2B090   LW V0, -20336(S5)
9D02DAE4  8E62001C   LW V0, 28(S3)
85:                        return 0;
86:                  
87:                     if (chan->adder < chan->duty_flip)
9D02DA64  9263000C   LBU V1, 12(S3)
9D02DAF0  92630028   LBU V1, 40(S3)
9D02DAF4  92620034   LBU V0, 52(S3)
9D02DAF8  0062102B   SLTU V0, V1, V0
9D02DAFC  14400033   BNE V0, ZERO, 0x9D02DBCC
9D02DB00  8E770030   LW S7, 48(S3)
88:                        return -(chan->volume);
9D02DBCC  0B40B6C1   J .LBE18, .LBE16, .LBB20
9D02DBD0  0017B823   SUBU S7, ZERO, S7
9D02DBD4  0B40B69E   J .LBE14, .LBE12, .LBB16
9D02DBD8  0015A823   SUBU S5, ZERO, S5
89:                     else
90:                        return chan->volume;
91:                  }
92:                  
93:                  /* VRCVI sawtooth wave generation */
94:                  static int32 vrcvi_sawtooth(vrcvisawtooth_t *chan)
95:                  {
96:                     /* reg0: 0-5=phase accumulator bits
97:                     ** reg1: 8 bits of freq
98:                     ** reg2: 0-3=high freq, 7=enable
99:                     */
100:                 
101:                    chan->accum -= vrcvi.incsize; /* # of clocks per wav cycle */
9D02DB04  8E640040   LW A0, 64(S3)
9D02DB08  02402821   ADDU A1, S2, ZERO
9D02DB10  0F40C3F8   JAL __subsf3
9D02DB14  24160007   ADDIU S6, ZERO, 7
9D02DB18  00408021   ADDU S0, V0, ZERO
102:                    while (chan->accum < 0)
9D02DB58  02002021   ADDU A0, S0, ZERO
9D02DB5C  0F40D679   JAL __lesf2
9D02DB60  00002821   ADDU A1, ZERO, ZERO
9D02DB64  0440FFF2   BLTZ V0, 0x9D02DB30
9D02DB68  02802021   ADDU A0, S4, ZERO
103:                    {
104:                       chan->accum += chan->freq;
9D02DB1C  8E740048   LW S4, 72(S3)
9D02DB30  0F40D8FF   JAL sitofp
9D02DB34  26310001   ADDIU S1, S1, 1
9D02DB38  02002021   ADDU A0, S0, ZERO
9D02DB3C  0F40C3FA   JAL fpadd
9D02DB40  00402821   ADDU A1, V0, ZERO
9D02DB44  00408021   ADDU S0, V0, ZERO
9D02DB48  02559021   ADDU S2, S2, S5
9D02DB4C  323100FF   ANDI S1, S1, 255
105:                       chan->output_acc += chan->volume;
9D02DB20  9275004C   LBU S5, 76(S3)
9D02DB24  92720045   LBU S2, 69(S3)
9D02DB28  0B40B6D6   J 0x9D02DB58
9D02DB2C  92710044   LBU S1, 68(S3)
106:                       
107:                       chan->adder++;
108:                       if (7 == chan->adder)
9D02DB50  1236001B   BEQ S1, S6, 0x9D02DBC0
9D02DB54  325200FF   ANDI S2, S2, 255
109:                       {
110:                          chan->adder = 0;
9D02DBC4  0B40B6D6   J 0x9D02DB58
9D02DBC8  00008821   ADDU S1, ZERO, ZERO
111:                          chan->output_acc = 0;
9D02DBC0  00009021   ADDU S2, ZERO, ZERO
112:                       }
113:                    }
114:                 
115:                    /* return if not enabled */
116:                    if (false == chan->enabled)
9D02DB6C  8E630038   LW V1, 56(S3)
9D02DB70  AE700040   SW S0, 64(S3)
9D02DB74  A2720045   SB S2, 69(S3)
9D02DB78  A2710044   SB S1, 68(S3)
9D02DB7C  10600004   BEQ V1, ZERO, 0x9D02DB90
9D02DB80  00001021   ADDU V0, ZERO, ZERO
117:                       return 0;
118:                 
119:                    return (chan->output_acc >> 3) << 9;
9D02DB84  324200FF   ANDI V0, S2, 255
9D02DB88  000210C2   SRL V0, V0, 3
9D02DB8C  00021240   SLL V0, V0, 9
120:                 }
121:                 
122:                 /* mix vrcvi sound channels together */
123:                 static int32 vrcvi_process(void)
124:                 {
9D02D9B8  27BDFFC8   ADDIU SP, SP, -56
9D02D9BC  AFBF0034   SW RA, 52(SP)
9D02D9C0  AFB70030   SW S7, 48(SP)
9D02D9C4  AFB6002C   SW S6, 44(SP)
9D02D9C8  AFB50028   SW S5, 40(SP)
9D02D9CC  AFB40024   SW S4, 36(SP)
9D02D9D0  AFB30020   SW S3, 32(SP)
9D02D9D4  AFB2001C   SW S2, 28(SP)
9D02D9D8  AFB10018   SW S1, 24(SP)
9D02D9DC  AFB00014   SW S0, 20(SP)
125:                    int32 output;
126:                 
127:                    output = vrcvi_rectangle(&vrcvi.rectangle[0]);
128:                    output += vrcvi_rectangle(&vrcvi.rectangle[1]);
9D02DB0C  02B7B821   ADDU S7, S5, S7
129:                    output += vrcvi_sawtooth(&vrcvi.saw);
130:                 
131:                    return output;
132:                 }
9D02DB90  02E21021   ADDU V0, S7, V0
9D02DB94  8FBF0034   LW RA, 52(SP)
9D02DB98  8FB70030   LW S7, 48(SP)
9D02DB9C  8FB6002C   LW S6, 44(SP)
9D02DBA0  8FB50028   LW S5, 40(SP)
9D02DBA4  8FB40024   LW S4, 36(SP)
9D02DBA8  8FB30020   LW S3, 32(SP)
9D02DBAC  8FB2001C   LW S2, 28(SP)
9D02DBB0  8FB10018   LW S1, 24(SP)
9D02DBB4  8FB00014   LW S0, 20(SP)
9D02DBB8  03E00008   JR RA
9D02DBBC  27BD0038   ADDIU SP, SP, 56
9D02DBC0  00009021   ADDU S2, ZERO, ZERO
9D02DBC4  0B40B6D6   J 0x9D02DB58
9D02DBC8  00008821   ADDU S1, ZERO, ZERO
9D02DBCC  0B40B6C1   J .LBE18, .LBE16, .LBB20
9D02DBD0  0017B823   SUBU S7, ZERO, S7
9D02DBD4  0B40B69E   J .LBE14, .LBE12, .LBB16
9D02DBD8  0015A823   SUBU S5, ZERO, S5
133:                 
134:                 /* write to registers */
135:                 static void vrcvi_write(uint32 address, uint8 value)
136:                 {
137:                    int chan = (address >> 12) - 9;
9D02D808  00041302   SRL V0, A0, 12
138:                 
139:                    switch (address & 0xB003)
9D02D80C  3084B003   ANDI A0, A0, -20477
9D02D810  3403A001   ORI V1, ZERO, -24575
9D02D814  10830046   BEQ A0, V1, 0x9D02D930
9D02D818  2442FFF7   ADDIU V0, V0, -9
9D02D81C  3403A002   ORI V1, ZERO, -24574
9D02D820  0083302B   SLTU A2, A0, V1
9D02D824  14C00016   BNE A2, ZERO, 0x9D02D880
9D02D828  3406B000   ORI A2, ZERO, -20480
9D02D82C  10860036   BEQ A0, A2, 0x9D02D908
9D02D830  3406B001   ORI A2, ZERO, -20479
9D02D834  0086382B   SLTU A3, A0, A2
9D02D838  14E0004B   BNE A3, ZERO, 0x9D02D968
9D02D83C  00000000   NOP
9D02D840  10860026   BEQ A0, A2, 0x9D02D8DC
9D02D844  3402B002   ORI V0, ZERO, -20478
9D02D848  14820037   BNE A0, V0, 0x9D02D928
9D02D84C  3C02A001   LUI V0, -24575
9D02D880  34039001   ORI V1, ZERO, -28671
9D02D884  1083002A   BEQ A0, V1, 0x9D02D930
9D02D888  34039002   ORI V1, ZERO, -28670
9D02D88C  0083302B   SLTU A2, A0, V1
9D02D890  54C00023   BNEL A2, ZERO, 0x9D02D920
9D02D894  34039000   ORI V1, ZERO, -28672
9D02D898  10830035   BEQ A0, V1, 0x9D02D970
9D02D89C  3403A000   ORI V1, ZERO, -24576
9D02D8A0  14830021   BNE A0, V1, 0x9D02D928
9D02D8A4  00021880   SLL V1, V0, 2
9D02D920  1083FFE1   BEQ A0, V1, 0x9D02D8A8
9D02D924  00021880   SLL V1, V0, 2
9D02D928  03E00008   JR RA
9D02D92C  00000000   NOP
9D02D968  14830011   BNE A0, V1, 0x9D02D9B0
9D02D96C  00000000   NOP
140:                    {
141:                    case 0x9000:
142:                    case 0xA000:
143:                       vrcvi.rectangle[chan].reg[0] = value;
9D02D8A8  00021140   SLL V0, V0, 5
9D02D8AC  00431023   SUBU V0, V0, V1
9D02D8B8  3C06A001   LUI A2, -24575
9D02D8BC  24C6B090   ADDIU A2, A2, -20336
9D02D8C0  00461021   ADDU V0, V0, A2
9D02D8CC  A0450004   SB A1, 4(V0)
144:                       vrcvi.rectangle[chan].volume = (value & 0x0F) << 8;
9D02D8B0  30A4000F   ANDI A0, A1, 15
9D02D8C4  00042200   SLL A0, A0, 8
9D02D8D0  AC440014   SW A0, 20(V0)
145:                       vrcvi.rectangle[chan].duty_flip = (value >> 4) + 1;
9D02D8B4  00051902   SRL V1, A1, 4
9D02D8C8  24630001   ADDIU V1, V1, 1
146:                       break;
9D02D8D4  03E00008   JR RA
9D02D8D8  A0430018   SB V1, 24(V0)
147:                 
148:                    case 0x9001:
149:                    case 0xA001:
150:                       vrcvi.rectangle[chan].reg[1] = value;
9D02D930  00021880   SLL V1, V0, 2
9D02D934  00021140   SLL V0, V0, 5
9D02D938  00431023   SUBU V0, V0, V1
9D02D93C  3C03A001   LUI V1, -24575
9D02D940  2463B090   ADDIU V1, V1, -20336
9D02D944  00431021   ADDU V0, V0, V1
9D02D94C  A0450005   SB A1, 5(V0)
151:                       vrcvi.rectangle[chan].freq = ((vrcvi.rectangle[chan].reg[2] & 0x0F) << 8) + value + 1;
9D02D948  90430006   LBU V1, 6(V0)
9D02D950  3063000F   ANDI V1, V1, 15
9D02D954  00031A00   SLL V1, V1, 8
9D02D958  00652821   ADDU A1, V1, A1
9D02D95C  24A50001   ADDIU A1, A1, 1
152:                       break;
9D02D960  03E00008   JR RA
9D02D964  AC450010   SW A1, 16(V0)
153:                 
154:                    case 0x9002:
155:                    case 0xA002:
156:                       vrcvi.rectangle[chan].reg[2] = value;
9D02D970  00021880   SLL V1, V0, 2
9D02D974  00021140   SLL V0, V0, 5
9D02D978  00431023   SUBU V0, V0, V1
9D02D97C  3C03A001   LUI V1, -24575
9D02D980  2463B090   ADDIU V1, V1, -20336
9D02D984  00431021   ADDU V0, V0, V1
9D02D9A0  A0450006   SB A1, 6(V0)
157:                       vrcvi.rectangle[chan].freq = ((value & 0x0F) << 8) + vrcvi.rectangle[chan].reg[1] + 1;
9D02D988  90430005   LBU V1, 5(V0)
9D02D98C  30A4000F   ANDI A0, A1, 15
9D02D990  00042200   SLL A0, A0, 8
9D02D994  00832021   ADDU A0, A0, V1
9D02D998  24840001   ADDIU A0, A0, 1
9D02D9A4  AC440010   SW A0, 16(V0)
158:                       vrcvi.rectangle[chan].enabled = (value & 0x80) ? true : false;
9D02D99C  000519C2   SRL V1, A1, 7
159:                       break;
9D02D9A8  03E00008   JR RA
9D02D9AC  AC430000   SW V1, 0(V0)
9D02D9B0  03E00008   JR RA
9D02D9B4  00000000   NOP
160:                 
161:                    case 0xB000:
162:                       vrcvi.saw.reg[0] = value;
9D02D908  3C02A001   LUI V0, -24575
9D02D90C  2442B090   ADDIU V0, V0, -20336
9D02D914  A045003C   SB A1, 60(V0)
163:                       vrcvi.saw.volume = value & 0x3F;
9D02D910  30A3003F   ANDI V1, A1, 63
164:                       break;
9D02D918  03E00008   JR RA
9D02D91C  A043004C   SB V1, 76(V0)
165:                 
166:                    case 0xB001:
167:                       vrcvi.saw.reg[1] = value;
9D02D8DC  3C02A001   LUI V0, -24575
9D02D8E0  2442B090   ADDIU V0, V0, -20336
9D02D8E8  A045003D   SB A1, 61(V0)
168:                       vrcvi.saw.freq = (((vrcvi.saw.reg[2] & 0x0F) << 8) + value + 1) << 1;
9D02D8E4  9043003E   LBU V1, 62(V0)
9D02D8EC  3063000F   ANDI V1, V1, 15
9D02D8F0  00031A00   SLL V1, V1, 8
9D02D8F4  00652821   ADDU A1, V1, A1
9D02D8F8  24A50001   ADDIU A1, A1, 1
9D02D8FC  00052840   SLL A1, A1, 1
169:                       break;
9D02D900  03E00008   JR RA
9D02D904  AC450048   SW A1, 72(V0)
170:                 
171:                    case 0xB002:
172:                       vrcvi.saw.reg[2] = value;
9D02D850  2442B090   ADDIU V0, V0, -20336
9D02D870  A045003E   SB A1, 62(V0)
173:                       vrcvi.saw.freq = (((value & 0x0F) << 8) + vrcvi.saw.reg[1] + 1) << 1;
9D02D854  9043003D   LBU V1, 61(V0)
9D02D858  30A4000F   ANDI A0, A1, 15
9D02D85C  00042200   SLL A0, A0, 8
9D02D860  00832021   ADDU A0, A0, V1
9D02D864  24840001   ADDIU A0, A0, 1
9D02D868  00042040   SLL A0, A0, 1
9D02D874  AC440048   SW A0, 72(V0)
174:                       vrcvi.saw.enabled = (value & 0x80) ? true : false;
9D02D86C  000519C2   SRL V1, A1, 7
9D02D878  03E00008   JR RA
9D02D87C  AC430038   SW V1, 56(V0)
9D02D880  34039001   ORI V1, ZERO, -28671
9D02D884  1083002A   BEQ A0, V1, 0x9D02D930
9D02D888  34039002   ORI V1, ZERO, -28670
9D02D88C  0083302B   SLTU A2, A0, V1
9D02D890  54C00023   BNEL A2, ZERO, 0x9D02D920
9D02D894  34039000   ORI V1, ZERO, -28672
9D02D898  10830035   BEQ A0, V1, 0x9D02D970
9D02D89C  3403A000   ORI V1, ZERO, -24576
9D02D8A0  14830021   BNE A0, V1, 0x9D02D928
9D02D8A4  00021880   SLL V1, V0, 2
9D02D8A8  00021140   SLL V0, V0, 5
9D02D8AC  00431023   SUBU V0, V0, V1
9D02D8B0  30A4000F   ANDI A0, A1, 15
9D02D8B4  00051902   SRL V1, A1, 4
9D02D8B8  3C06A001   LUI A2, -24575
9D02D8BC  24C6B090   ADDIU A2, A2, -20336
9D02D8C0  00461021   ADDU V0, V0, A2
9D02D8C4  00042200   SLL A0, A0, 8
9D02D8C8  24630001   ADDIU V1, V1, 1
9D02D8CC  A0450004   SB A1, 4(V0)
9D02D8D0  AC440014   SW A0, 20(V0)
9D02D8D4  03E00008   JR RA
9D02D8D8  A0430018   SB V1, 24(V0)
9D02D8DC  3C02A001   LUI V0, -24575
9D02D8E0  2442B090   ADDIU V0, V0, -20336
9D02D8E4  9043003E   LBU V1, 62(V0)
9D02D8E8  A045003D   SB A1, 61(V0)
9D02D8EC  3063000F   ANDI V1, V1, 15
9D02D8F0  00031A00   SLL V1, V1, 8
9D02D8F4  00652821   ADDU A1, V1, A1
9D02D8F8  24A50001   ADDIU A1, A1, 1
9D02D8FC  00052840   SLL A1, A1, 1
9D02D900  03E00008   JR RA
9D02D904  AC450048   SW A1, 72(V0)
9D02D908  3C02A001   LUI V0, -24575
9D02D90C  2442B090   ADDIU V0, V0, -20336
9D02D910  30A3003F   ANDI V1, A1, 63
9D02D914  A045003C   SB A1, 60(V0)
9D02D918  03E00008   JR RA
9D02D91C  A043004C   SB V1, 76(V0)
9D02D920  1083FFE1   BEQ A0, V1, 0x9D02D8A8
9D02D924  00021880   SLL V1, V0, 2
9D02D928  03E00008   JR RA
9D02D92C  00000000   NOP
9D02D930  00021880   SLL V1, V0, 2
9D02D934  00021140   SLL V0, V0, 5
9D02D938  00431023   SUBU V0, V0, V1
9D02D93C  3C03A001   LUI V1, -24575
9D02D940  2463B090   ADDIU V1, V1, -20336
9D02D944  00431021   ADDU V0, V0, V1
9D02D948  90430006   LBU V1, 6(V0)
9D02D94C  A0450005   SB A1, 5(V0)
9D02D950  3063000F   ANDI V1, V1, 15
9D02D954  00031A00   SLL V1, V1, 8
9D02D958  00652821   ADDU A1, V1, A1
9D02D95C  24A50001   ADDIU A1, A1, 1
9D02D960  03E00008   JR RA
9D02D964  AC450010   SW A1, 16(V0)
9D02D968  14830011   BNE A0, V1, 0x9D02D9B0
9D02D96C  00000000   NOP
9D02D970  00021880   SLL V1, V0, 2
9D02D974  00021140   SLL V0, V0, 5
9D02D978  00431023   SUBU V0, V0, V1
9D02D97C  3C03A001   LUI V1, -24575
9D02D980  2463B090   ADDIU V1, V1, -20336
9D02D984  00431021   ADDU V0, V0, V1
9D02D988  90430005   LBU V1, 5(V0)
9D02D98C  30A4000F   ANDI A0, A1, 15
9D02D990  00042200   SLL A0, A0, 8
9D02D994  00832021   ADDU A0, A0, V1
9D02D998  24840001   ADDIU A0, A0, 1
9D02D99C  000519C2   SRL V1, A1, 7
9D02D9A0  A0450006   SB A1, 6(V0)
9D02D9A4  AC440010   SW A0, 16(V0)
9D02D9A8  03E00008   JR RA
9D02D9AC  AC430000   SW V1, 0(V0)
9D02D9B0  03E00008   JR RA
9D02D9B4  00000000   NOP
175:                       break;
176:                 
177:                    default:
178:                       break;
179:                    }
180:                 }
181:                 
182:                 /* reset state of vrcvi sound channels */
183:                 static void vrcvi_reset(void)
184:                 {
9D02DBDC  27BDFE78   ADDIU SP, SP, -392
9D02DBE0  AFBF0184   SW RA, 388(SP)
185:                    int i;
186:                    apu_t apu;
187:                 
188:                    /* get the phase period from the apu */
189:                    apu_getcontext(&apu);
9D02DBE4  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D02DBE8  27A40010   ADDIU A0, SP, 16
190:                    vrcvi.incsize = apu.cycle_rate;
9D02DBEC  3C04A001   LUI A0, -24575
9D02DBF0  2482B090   ADDIU V0, A0, -20336
9D02DBF4  24030001   ADDIU V1, ZERO, 1
9D02DBF8  8FA5015C   LW A1, 348(SP)
9D02DBFC  AC450050   SW A1, 80(V0)
9D02DC00  A0400004   SB ZERO, 4(V0)
9D02DC04  AC400014   SW ZERO, 20(V0)
9D02DC08  24050001   ADDIU A1, ZERO, 1
9D02DC0C  A0450018   SB A1, 24(V0)
9D02DC10  A0400005   SB ZERO, 5(V0)
9D02DC14  A0400006   SB ZERO, 6(V0)
9D02DC18  AC430010   SW V1, 16(V0)
9D02DC1C  AC80B090   SW ZERO, -20336(A0)
9D02DC20  A0400020   SB ZERO, 32(V0)
9D02DC24  AC400030   SW ZERO, 48(V0)
9D02DC28  A0430034   SB V1, 52(V0)
9D02DC2C  A0400021   SB ZERO, 33(V0)
9D02DC30  A0400022   SB ZERO, 34(V0)
9D02DC34  AC43002C   SW V1, 44(V0)
9D02DC38  AC40001C   SW ZERO, 28(V0)
9D02DC3C  A040003C   SB ZERO, 60(V0)
9D02DC40  A040004C   SB ZERO, 76(V0)
9D02DC44  A040003D   SB ZERO, 61(V0)
9D02DC48  A040003E   SB ZERO, 62(V0)
9D02DC4C  24030002   ADDIU V1, ZERO, 2
9D02DC50  AC430048   SW V1, 72(V0)
9D02DC54  AC400038   SW ZERO, 56(V0)
191:                 
192:                    /* preload regs */
193:                    for (i = 0; i < 3; i++)
194:                    {
195:                       vrcvi_write(0x9000 + i, 0);
196:                       vrcvi_write(0xA000 + i, 0);
197:                       vrcvi_write(0xB000 + i, 0);
198:                    }
199:                 }
9D02DC58  8FBF0184   LW RA, 388(SP)
9D02DC5C  03E00008   JR RA
9D02DC60  27BD0188   ADDIU SP, SP, 392
200:                 
201:                 static apu_memwrite vrcvi_memwrite[] =
202:                 {
203:                    { 0x9000, 0x9002, vrcvi_write }, /* vrc6 */
204:                    { 0xA000, 0xA002, vrcvi_write },
205:                    { 0xB000, 0xB002, vrcvi_write },
206:                    {     -1,     -1, NULL }
207:                 };
208:                 
209:                 apuext_t vrcvi_ext =
210:                 {
211:                    NULL, /* no init */
212:                    NULL, /* no shutdown */
213:                    vrcvi_reset,
214:                    vrcvi_process,
215:                    NULL, /* no reads */
216:                    vrcvi_memwrite
217:                 };
218:                 
219:                 /*
220:                 ** $Log: vrcvisnd.c,v $
221:                 ** Revision 1.2  2001/04/27 14:37:11  neil
222:                 ** wheeee
223:                 **
224:                 ** Revision 1.1  2001/04/27 12:54:40  neil
225:                 ** blah
226:                 **
227:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
228:                 ** initial
229:                 **
230:                 ** Revision 1.2  2000/11/05 22:21:00  matt
231:                 ** help me!
232:                 **
233:                 ** Revision 1.1  2000/10/24 12:20:00  matt
234:                 ** changed directory structure
235:                 **
236:                 ** Revision 1.17  2000/10/10 13:58:18  matt
237:                 ** stroustrup squeezing his way in the door
238:                 **
239:                 ** Revision 1.16  2000/10/03 11:56:20  matt
240:                 ** better support for optional sound ext routines
241:                 **
242:                 ** Revision 1.15  2000/09/27 12:26:03  matt
243:                 ** changed sound accumulators back to floats
244:                 **
245:                 ** Revision 1.14  2000/09/15 13:38:40  matt
246:                 ** changes for optimized apu core
247:                 **
248:                 ** Revision 1.13  2000/09/15 04:58:07  matt
249:                 ** simplifying and optimizing APU core
250:                 **
251:                 ** Revision 1.12  2000/07/30 04:32:59  matt
252:                 ** no more apu_getcyclerate hack
253:                 **
254:                 ** Revision 1.11  2000/07/17 01:52:31  matt
255:                 ** made sure last line of all source files is a newline
256:                 **
257:                 ** Revision 1.10  2000/07/06 11:42:41  matt
258:                 ** forgot to remove FDS register range
259:                 **
260:                 ** Revision 1.9  2000/07/04 04:51:41  matt
261:                 ** cleanups
262:                 **
263:                 ** Revision 1.8  2000/07/03 02:18:53  matt
264:                 ** much better external module exporting
265:                 **
266:                 ** Revision 1.7  2000/06/20 04:06:16  matt
267:                 ** migrated external sound definition to apu module
268:                 **
269:                 ** Revision 1.6  2000/06/20 00:08:58  matt
270:                 ** changed to driver based API
271:                 **
272:                 ** Revision 1.5  2000/06/09 16:49:02  matt
273:                 ** removed all floating point from sound generation
274:                 **
275:                 ** Revision 1.4  2000/06/09 15:12:28  matt
276:                 ** initial revision
277:                 **
278:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/sndhrdw/nes_apu.c  -------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes_apu.c
21:                  **
22:                  ** NES APU emulation
23:                  ** $Id: nes_apu.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include <log.h>
29:                  #include <nes_apu.h>
30:                  #include "nes6502.h"
31:                   
32:                  
33:                  #define  APU_OVERSAMPLE
34:                  #define  APU_VOLUME_DECAY(x)  ((x) -= ((x) >> 7))
35:                  
36:                  /* the following seem to be the correct (empirically determined)
37:                  ** relative volumes between the sound channels
38:                  */
39:                  #define  APU_RECTANGLE_OUTPUT(channel) (apu.rectangle[channel].output_vol)
40:                  #define  APU_TRIANGLE_OUTPUT           (apu.triangle.output_vol + (apu.triangle.output_vol >> 2))
41:                  #define  APU_NOISE_OUTPUT              ((apu.noise.output_vol + apu.noise.output_vol + apu.noise.output_vol) >> 2)
42:                  #define  APU_DMC_OUTPUT                ((apu.dmc.output_vol + apu.dmc.output_vol + apu.dmc.output_vol) >> 2)
43:                  
44:                  /* active APU */
45:                  static apu_t apu;
46:                  
47:                  /* look up table madness */
48:                  static int32 decay_lut[16];
49:                  static int vbl_lut[32];
50:                  static int trilength_lut[128];
51:                  
52:                  /* noise lookups for both modes */
53:                  #ifndef REALTIME_NOISE
54:                  static int8 noise_long_lut[APU_NOISE_32K];
55:                  static int8 noise_short_lut[APU_NOISE_93];
56:                  #endif /* !REALTIME_NOISE */
57:                  
58:                  
59:                  /* vblank length table used for rectangles, triangle, noise */
60:                  static const uint8 vbl_length[32] =
61:                  {
62:                      5, 127,
63:                     10,   1,
64:                     19,   2,
65:                     40,   3,
66:                     80,   4,
67:                     30,   5,
68:                      7,   6,
69:                     13,   7,
70:                      6,   8,
71:                     12,   9,
72:                     24,  10,
73:                     48,  11,
74:                     96,  12,
75:                     36,  13,
76:                      8,  14,
77:                     16,  15
78:                  };
79:                  
80:                  /* frequency limit of rectangle channels */
81:                  static const int freq_limit[8] =
82:                  {
83:                     0x3FF, 0x555, 0x666, 0x71C, 0x787, 0x7C1, 0x7E0, 0x7F0
84:                  };
85:                  
86:                  /* noise frequency lookup table */
87:                  static const int noise_freq[16] =
88:                  {
89:                       4,    8,   16,   32,   64,   96,  128,  160,
90:                     202,  254,  380,  508,  762, 1016, 2034, 4068
91:                  };
92:                  
93:                  /* DMC transfer freqs */
94:                  const int dmc_clocks[16] =
95:                  {
96:                     428, 380, 340, 320, 286, 254, 226, 214,
97:                     190, 160, 142, 128, 106,  85,  72,  54
98:                  };
99:                  
100:                 /* ratios of pos/neg pulse for rectangle waves */
101:                 static const int duty_flip[4] = { 2, 4, 8, 12 };
102:                 
103:                 
104:                 void apu_setcontext(apu_t *src_apu)
105:                 {
106:                    apu = *src_apu;
9D01E428  3C02A001   LUI V0, -24575
9D01E42C  244299A8   ADDIU V0, V0, -26200
9D01E430  24830160   ADDIU V1, A0, 352
9D01E434  8C880000   LW T0, 0(A0)
9D01E438  8C870004   LW A3, 4(A0)
9D01E43C  8C860008   LW A2, 8(A0)
9D01E440  8C85000C   LW A1, 12(A0)
9D01E444  24840010   ADDIU A0, A0, 16
9D01E448  AC480000   SW T0, 0(V0)
9D01E44C  AC470004   SW A3, 4(V0)
9D01E450  AC460008   SW A2, 8(V0)
9D01E454  AC45000C   SW A1, 12(V0)
9D01E458  1483FFF6   BNE A0, V1, 0x9D01E434
9D01E45C  24420010   ADDIU V0, V0, 16
9D01E460  8C860000   LW A2, 0(A0)
9D01E464  8C850004   LW A1, 4(A0)
9D01E468  8C830008   LW V1, 8(A0)
9D01E46C  AC460000   SW A2, 0(V0)
9D01E470  AC450004   SW A1, 4(V0)
9D01E474  03E00008   JR RA
9D01E478  AC430008   SW V1, 8(V0)
9D01F2E4  3C15A001   LUI S5, -24575
9D01F2E8  26B599A8   ADDIU S5, S5, -26200
9D01F2F8  02C01021   ADDU V0, S6, ZERO
9D01F2FC  02A01821   ADDU V1, S5, ZERO
9D01F300  26C40160   ADDIU A0, S6, 352
9D01F304  8C480000   LW T0, 0(V0)
9D01F308  8C470004   LW A3, 4(V0)
9D01F30C  8C460008   LW A2, 8(V0)
9D01F310  8C45000C   LW A1, 12(V0)
9D01F314  24420010   ADDIU V0, V0, 16
9D01F318  AC680000   SW T0, 0(V1)
9D01F31C  AC670004   SW A3, 4(V1)
9D01F320  AC660008   SW A2, 8(V1)
9D01F324  AC65000C   SW A1, 12(V1)
9D01F328  1444FFF6   BNE V0, A0, 0x9D01F304
9D01F32C  24630010   ADDIU V1, V1, 16
9D01F33C  8C470000   LW A3, 0(V0)
9D01F340  8C460004   LW A2, 4(V0)
9D01F344  8C420008   LW V0, 8(V0)
9D01F350  AC670000   SW A3, 0(V1)
9D01F354  AC660004   SW A2, 4(V1)
9D01F358  AC620008   SW V0, 8(V1)
107:                 }
108:                 
109:                 void apu_getcontext(apu_t *dest_apu)
110:                 {
111:                    *dest_apu = apu;
9D01E47C  3C02A001   LUI V0, -24575
9D01E480  244299A8   ADDIU V0, V0, -26200
9D01E484  24430160   ADDIU V1, V0, 352
9D01E488  8C480000   LW T0, 0(V0)
9D01E48C  8C470004   LW A3, 4(V0)
9D01E490  8C460008   LW A2, 8(V0)
9D01E494  8C45000C   LW A1, 12(V0)
9D01E498  24420010   ADDIU V0, V0, 16
9D01E49C  AC880000   SW T0, 0(A0)
9D01E4A0  AC870004   SW A3, 4(A0)
9D01E4A4  AC860008   SW A2, 8(A0)
9D01E4A8  AC85000C   SW A1, 12(A0)
9D01E4AC  1443FFF6   BNE V0, V1, 0x9D01E488
9D01E4B0  24840010   ADDIU A0, A0, 16
9D01E4B4  8C450000   LW A1, 0(V0)
9D01E4B8  8C430004   LW V1, 4(V0)
9D01E4BC  8C420008   LW V0, 8(V0)
9D01E4C0  AC850000   SW A1, 0(A0)
9D01E4C4  AC830004   SW V1, 4(A0)
9D01E4C8  03E00008   JR RA
9D01E4CC  AC820008   SW V0, 8(A0)
9D01F4AC  02A01021   ADDU V0, S5, ZERO
9D01F4C0  02C01821   ADDU V1, S6, ZERO
9D01F4C4  26A40160   ADDIU A0, S5, 352
9D01F4C8  8C480000   LW T0, 0(V0)
9D01F4CC  8C470004   LW A3, 4(V0)
9D01F4D0  8C460008   LW A2, 8(V0)
9D01F4D4  8C45000C   LW A1, 12(V0)
9D01F4D8  24420010   ADDIU V0, V0, 16
9D01F4DC  AC680000   SW T0, 0(V1)
9D01F4E0  AC670004   SW A3, 4(V1)
9D01F4E4  AC660008   SW A2, 8(V1)
9D01F4E8  AC65000C   SW A1, 12(V1)
9D01F4EC  1444FFF6   BNE V0, A0, 0x9D01F4C8
9D01F4F0  24630010   ADDIU V1, V1, 16
9D01F4F4  8C460000   LW A2, 0(V0)
9D01F4F8  8C450004   LW A1, 4(V0)
9D01F4FC  8C440008   LW A0, 8(V0)
9D01F504  AC660000   SW A2, 0(V1)
9D01F508  AC650004   SW A1, 4(V1)
9D01F50C  AC640008   SW A0, 8(V1)
112:                 }
113:                 
114:                 void apu_setchan(int chan, bool enabled)
115:                 {
116:                    if (enabled)
9D01E4D8  14A00007   BNE A1, ZERO, 0x9D01E4F8
9D01E4DC  90430140   LBU V1, 320(V0)
117:                       apu.mix_enable |= (1 << chan);
9D01E4D0  3C02A001   LUI V0, -24575
9D01E4D4  244299A8   ADDIU V0, V0, -26200
9D01E4F8  24050001   ADDIU A1, ZERO, 1
9D01E4FC  00852004   SLLV A0, A1, A0
9D01E500  00832025   OR A0, A0, V1
9D01E504  308400FF   ANDI A0, A0, 255
9D01E508  03E00008   JR RA
9D01E50C  A0440140   SB A0, 320(V0)
9D01F4A8  92A30140   LBU V1, 320(S5)
9D01F4B0  3463003F   ORI V1, V1, 63
9D01F4B4  A2A30140   SB V1, 320(S5)
118:                    else
119:                       apu.mix_enable &= ~(1 << chan);
9D01E4E0  24050001   ADDIU A1, ZERO, 1
9D01E4E4  00852004   SLLV A0, A1, A0
9D01E4E8  00042027   NOR A0, ZERO, A0
9D01E4EC  00832024   AND A0, A0, V1
9D01E4F0  03E00008   JR RA
9D01E4F4  A0440140   SB A0, 320(V0)
9D01E4F8  24050001   ADDIU A1, ZERO, 1
9D01E4FC  00852004   SLLV A0, A1, A0
9D01E500  00832025   OR A0, A0, V1
9D01E504  308400FF   ANDI A0, A0, 255
9D01E508  03E00008   JR RA
9D01E50C  A0440140   SB A0, 320(V0)
120:                 }
121:                 
122:                 /* emulation of the 15-bit shift register the
123:                 ** NES uses to generate pseudo-random series
124:                 ** for the white noise channel
125:                 */
126:                 #ifdef REALTIME_NOISE
127:                 INLINE int8 shift_register15(uint8 xor_tap)
128:                 {
129:                    static int sreg = 0x4000;
130:                    int bit0, tap, bit14;
131:                 
132:                    bit0 = sreg & 1;
9D01DD20  30E20001   ANDI V0, A3, 1
133:                    tap = (sreg & xor_tap) ? 1 : 0;
9D01DD14  8FA70024   LW A3, 36(SP)
9D01DD18  8FA3001C   LW V1, 28(SP)
9D01DD1C  00E35024   AND T2, A3, V1
9D01DD24  000A502B   SLTU T2, ZERO, T2
134:                    bit14 = (bit0 ^ tap);
9D01DD28  01425026   XOR T2, T2, V0
135:                    sreg >>= 1;
9D01DD2C  00073843   SRA A3, A3, 1
136:                    sreg |= (bit14 << 14);
9D01DD30  000A5380   SLL T2, T2, 14
9D01DD48  01473825   OR A3, T2, A3
9D01DD4C  AFA70014   SW A3, 20(SP)
137:                    return (bit0 ^ 1);
138:                 }
139:                 #else /* !REALTIME_NOISE */
140:                 static void shift_register15(int8 *buf, int count)
141:                 {
142:                    static int sreg = 0x4000;
143:                    int bit0, bit1, bit6, bit14;
144:                 
145:                    if (count == APU_NOISE_93)
146:                    {
147:                       while (count--)
148:                       {
149:                          bit0 = sreg & 1;
150:                          bit6 = (sreg & 0x40) >> 6;
151:                          bit14 = (bit0 ^ bit6);
152:                          sreg >>= 1;
153:                          sreg |= (bit14 << 14);
154:                          *buf++ = bit0 ^ 1;
155:                       }
156:                    }
157:                    else /* 32K noise */
158:                    {
159:                       while (count--)
160:                       {
161:                          bit0 = sreg & 1;
162:                          bit1 = (sreg & 2) >> 1;
163:                          bit14 = (bit0 ^ bit1);
164:                          sreg >>= 1;
165:                          sreg |= (bit14 << 14);
166:                          *buf++ = bit0 ^ 1;
167:                       }
168:                    }
169:                 }
170:                 #endif /* !REALTIME_NOISE */
171:                 
172:                 /* RECTANGLE WAVE
173:                 ** ==============
174:                 ** reg0: 0-3=volume, 4=envelope, 5=hold, 6-7=duty cycle
175:                 ** reg1: 0-2=sweep shifts, 3=sweep inc/dec, 4-6=sweep length, 7=sweep on
176:                 ** reg2: 8 bits of freq
177:                 ** reg3: 0-2=high freq, 7-4=vbl length counter
178:                 */
179:                 #ifdef APU_OVERSAMPLE
180:                 
181:                 #define  APU_MAKE_RECTANGLE(ch) \
182:                 static int32 apu_rectangle_##ch(void) \
183:                 { \
184:                    int32 output, total; \
185:                    int num_times; \
186:                 \
187:                    APU_VOLUME_DECAY(apu.rectangle[ch].output_vol); \
188:                 \
189:                    if (false == apu.rectangle[ch].enabled || 0 == apu.rectangle[ch].vbl_length) \
190:                       return APU_RECTANGLE_OUTPUT(ch); \
191:                 \
192:                    /* vbl length counter */ \
193:                    if (false == apu.rectangle[ch].holdnote) \
194:                       apu.rectangle[ch].vbl_length--; \
195:                 \
196:                    /* envelope decay at a rate of (env_delay + 1) / 240 secs */ \
197:                    apu.rectangle[ch].env_phase -= 4; /* 240/60 */ \
198:                    while (apu.rectangle[ch].env_phase < 0) \
199:                    { \
200:                       apu.rectangle[ch].env_phase += apu.rectangle[ch].env_delay; \
201:                 \
202:                       if (apu.rectangle[ch].holdnote) \
203:                          apu.rectangle[ch].env_vol = (apu.rectangle[ch].env_vol + 1) & 0x0F; \
204:                       else if (apu.rectangle[ch].env_vol < 0x0F) \
205:                          apu.rectangle[ch].env_vol++; \
206:                    } \
207:                 \
208:                    /* TODO: find true relation of freq_limit to register values */ \
209:                    if (apu.rectangle[ch].freq < 8 \
210:                        || (false == apu.rectangle[ch].sweep_inc \
211:                            && apu.rectangle[ch].freq > apu.rectangle[ch].freq_limit)) \
212:                       return APU_RECTANGLE_OUTPUT(ch); \
213:                 \
214:                    /* frequency sweeping at a rate of (sweep_delay + 1) / 120 secs */ \
215:                    if (apu.rectangle[ch].sweep_on && apu.rectangle[ch].sweep_shifts) \
216:                    { \
217:                       apu.rectangle[ch].sweep_phase -= 2; /* 120/60 */ \
218:                       while (apu.rectangle[ch].sweep_phase < 0) \
219:                       { \
220:                          apu.rectangle[ch].sweep_phase += apu.rectangle[ch].sweep_delay; \
221:                 \
222:                          if (apu.rectangle[ch].sweep_inc) /* ramp up */ \
223:                          { \
224:                             if (0 == ch) \
225:                                apu.rectangle[ch].freq += ~(apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
226:                             else \
227:                                apu.rectangle[ch].freq -= (apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
228:                          } \
229:                          else /* ramp down */ \
230:                          { \
231:                             apu.rectangle[ch].freq += (apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
232:                          } \
233:                       } \
234:                    } \
235:                 \
236:                    apu.rectangle[ch].accum -= apu.cycle_rate; \
237:                    if (apu.rectangle[ch].accum >= 0) \
238:                       return APU_RECTANGLE_OUTPUT(ch); \
239:                 \
240:                    if (apu.rectangle[ch].fixed_envelope) \
241:                       output = apu.rectangle[ch].volume << 8; /* fixed volume */ \
242:                    else \
243:                       output = (apu.rectangle[ch].env_vol ^ 0x0F) << 8; \
244:                 \
245:                    num_times = total = 0; \
246:                 \
247:                    while (apu.rectangle[ch].accum < 0) \
248:                    { \
249:                       apu.rectangle[ch].accum += apu.rectangle[ch].freq + 1; \
250:                       apu.rectangle[ch].adder = (apu.rectangle[ch].adder + 1) & 0x0F; \
251:                 \
252:                       if (apu.rectangle[ch].adder < apu.rectangle[ch].duty_flip) \
253:                          total += output; \
254:                       else \
255:                          total -= output; \
256:                 \
257:                       num_times++; \
258:                    } \
259:                 \
260:                    apu.rectangle[ch].output_vol = total / num_times; \
261:                    return APU_RECTANGLE_OUTPUT(ch); \
262:                 } 
263:                 
264:                 #else /* !APU_OVERSAMPLE */
265:                 #define  APU_MAKE_RECTANGLE(ch) \
266:                 static int32 apu_rectangle_##ch(void) \
267:                 { \
268:                    int32 output; \
269:                 \
270:                    APU_VOLUME_DECAY(apu.rectangle[ch].output_vol); \
271:                 \
272:                    if (false == apu.rectangle[ch].enabled || 0 == apu.rectangle[ch].vbl_length) \
273:                       return APU_RECTANGLE_OUTPUT(ch); \
274:                 \
275:                    /* vbl length counter */ \
276:                    if (false == apu.rectangle[ch].holdnote) \
277:                       apu.rectangle[ch].vbl_length--; \
278:                 \
279:                    /* envelope decay at a rate of (env_delay + 1) / 240 secs */ \
280:                    apu.rectangle[ch].env_phase -= 4; /* 240/60 */ \
281:                    while (apu.rectangle[ch].env_phase < 0) \
282:                    { \
283:                       apu.rectangle[ch].env_phase += apu.rectangle[ch].env_delay; \
284:                 \
285:                       if (apu.rectangle[ch].holdnote) \
286:                          apu.rectangle[ch].env_vol = (apu.rectangle[ch].env_vol + 1) & 0x0F; \
287:                       else if (apu.rectangle[ch].env_vol < 0x0F) \
288:                          apu.rectangle[ch].env_vol++; \
289:                    } \
290:                 \
291:                    /* TODO: find true relation of freq_limit to register values */ \
292:                    if (apu.rectangle[ch].freq < 8 || (false == apu.rectangle[ch].sweep_inc && apu.rectangle[ch].freq > apu.rectangle[ch].freq_limit)) \
293:                       return APU_RECTANGLE_OUTPUT(ch); \
294:                 \
295:                    /* frequency sweeping at a rate of (sweep_delay + 1) / 120 secs */ \
296:                    if (apu.rectangle[ch].sweep_on && apu.rectangle[ch].sweep_shifts) \
297:                    { \
298:                       apu.rectangle[ch].sweep_phase -= 2; /* 120/60 */ \
299:                       while (apu.rectangle[ch].sweep_phase < 0) \
300:                       { \
301:                          apu.rectangle[ch].sweep_phase += apu.rectangle[ch].sweep_delay; \
302:                 \
303:                          if (apu.rectangle[ch].sweep_inc) /* ramp up */ \
304:                          { \
305:                             if (0 == ch) \
306:                                apu.rectangle[ch].freq += ~(apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
307:                             else \
308:                                apu.rectangle[ch].freq -= (apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
309:                          } \
310:                          else /* ramp down */ \
311:                          { \
312:                             apu.rectangle[ch].freq += (apu.rectangle[ch].freq >> apu.rectangle[ch].sweep_shifts); \
313:                          } \
314:                       } \
315:                    } \
316:                 \
317:                    apu.rectangle[ch].accum -= apu.cycle_rate; \
318:                    if (apu.rectangle[ch].accum >= 0) \
319:                       return APU_RECTANGLE_OUTPUT(ch); \
320:                 \
321:                    while (apu.rectangle[ch].accum < 0) \
322:                    { \
323:                       apu.rectangle[ch].accum += (apu.rectangle[ch].freq + 1); \
324:                       apu.rectangle[ch].adder = (apu.rectangle[ch].adder + 1) & 0x0F; \
325:                    } \
326:                 \
327:                    if (apu.rectangle[ch].fixed_envelope) \
328:                       output = apu.rectangle[ch].volume << 8; /* fixed volume */ \
329:                    else \
330:                       output = (apu.rectangle[ch].env_vol ^ 0x0F) << 8; \
331:                 \
332:                    if (0 == apu.rectangle[ch].adder) \
333:                       apu.rectangle[ch].output_vol = output; \
334:                    else if (apu.rectangle[ch].adder == apu.rectangle[ch].duty_flip) \
335:                       apu.rectangle[ch].output_vol = -output; \
336:                 \
337:                    return APU_RECTANGLE_OUTPUT(ch); \
338:                 }
339:                 
340:                 #endif /* !APU_OVERSAMPLE */
341:                 
342:                 /* generate the functions */
343:                 APU_MAKE_RECTANGLE(0)
9D01DFBC  8EE20010   LW V0, 16(S7)
9D01DFC0  8EE40004   LW A0, 4(S7)
9D01DFC4  000281C3   SRA S0, V0, 7
9D01DFC8  00508023   SUBU S0, V0, S0
9D01DFCC  1080FE80   BEQ A0, ZERO, 0x9D01D9D0
9D01DFD0  AEF00010   SW S0, 16(S7)
9D01DFD4  8EE50044   LW A1, 68(S7)
9D01DFD8  10A0FE7E   BEQ A1, ZERO, 0x9D01D9D4
9D01DFDC  32C20002   ANDI V0, S6, 2
9D01DFE0  8EE20018   LW V0, 24(S7)
9D01DFE4  1440008B   BNE V0, ZERO, 0x9D01E214
9D01DFE8  8EE40038   LW A0, 56(S7)
9D01DFEC  8EE8003C   LW T0, 60(S7)
9D01DFF0  92E20040   LBU V0, 64(S7)
9D01DFF4  24A5FFFF   ADDIU A1, A1, -1
9D01DFF8  AEE50044   SW A1, 68(S7)
9D01DFFC  2484FFFC   ADDIU A0, A0, -4
9D01E000  2C45000F   SLTIU A1, V0, 15
9D01E004  04810007   BGEZ A0, 0x9D01E024
9D01E008  24470001   ADDIU A3, V0, 1
9D01E00C  10A0FFFC   BEQ A1, ZERO, 0x9D01E000
9D01E010  01042021   ADDU A0, T0, A0
9D01E014  30E200FF   ANDI V0, A3, 255
9D01E018  2C45000F   SLTIU A1, V0, 15
9D01E01C  0480FFFB   BLTZ A0, 0x9D01E00C
9D01E020  24470001   ADDIU A3, V0, 1
9D01E024  8EE5000C   LW A1, 12(S7)
9D01E028  AEE40038   SW A0, 56(S7)
9D01E02C  A2E20040   SB V0, 64(S7)
9D01E030  28A20008   SLTI V0, A1, 8
9D01E034  1440FE67   BNE V0, ZERO, 0x9D01D9D4
9D01E038  32C20002   ANDI V0, S6, 2
9D01E03C  8EE80030   LW T0, 48(S7)
9D01E040  55000006   BNEL T0, ZERO, 0x9D01E05C
9D01E044  8EE20028   LW V0, 40(S7)
9D01E048  8EE20034   LW V0, 52(S7)
9D01E04C  0045102A   SLT V0, V0, A1
9D01E050  1440FE60   BNE V0, ZERO, 0x9D01D9D4
9D01E054  32C20002   ANDI V0, S6, 2
9D01E058  8EE20028   LW V0, 40(S7)
9D01E05C  10400012   BEQ V0, ZERO, 0x9D01E0A8
9D01E060  00A0A021   ADDU S4, A1, ZERO
9D01E064  92E4002C   LBU A0, 44(S7)
9D01E068  50800010   BEQL A0, ZERO, 0x9D01E0AC
9D01E06C  8EE40008   LW A0, 8(S7)
9D01E070  8EE20020   LW V0, 32(S7)
9D01E074  2442FFFE   ADDIU V0, V0, -2
9D01E078  0441000B   BGEZ V0, 0x9D01E0A8
9D01E07C  AEE20020   SW V0, 32(S7)
9D01E080  110000C7   BEQ T0, ZERO, 0x9D01E3A0
9D01E084  8EE70024   LW A3, 36(S7)
9D01E088  00A0A021   ADDU S4, A1, ZERO
9D01E08C  00942807   SRAV A1, S4, A0
9D01E090  00052827   NOR A1, ZERO, A1
9D01E094  00471021   ADDU V0, V0, A3
9D01E098  0440FFFC   BLTZ V0, 0x9D01E08C
9D01E09C  00B4A021   ADDU S4, A1, S4
9D01E0A0  AEF4000C   SW S4, 12(S7)
9D01E0A4  AEE20020   SW V0, 32(S7)
9D01E0A8  8EE40008   LW A0, 8(S7)
9D01E0AC  0F40C3F8   JAL __subsf3
9D01E0B0  8EE5014C   LW A1, 332(S7)
9D01E0B4  0040F021   ADDU FP, V0, ZERO
9D01E0B8  00002021   ADDU A0, ZERO, ZERO
9D01E0BC  00402821   ADDU A1, V0, ZERO
9D01E0C0  0F40D679   JAL __lesf2
9D01E0C4  AEE20008   SW V0, 8(S7)
9D01E0C8  1840FE42   BLEZ V0, 0x9D01D9D4
9D01E0CC  32C20002   ANDI V0, S6, 2
9D01E0D0  8EE20014   LW V0, 20(S7)
9D01E0D4  504000CA   BEQL V0, ZERO, 0x9D01E400
9D01E0D8  92E20040   LBU V0, 64(S7)
9D01E0DC  92E2001C   LBU V0, 28(S7)
9D01E0E0  00021200   SLL V0, V0, 8
9D01E0E4  AFA20010   SW V0, 16(SP)
9D01E0E8  03C02021   ADDU A0, FP, ZERO
9D01E0EC  0F40D679   JAL __lesf2
9D01E0F0  00002821   ADDU A1, ZERO, ZERO
9D01E0F4  044300C8   BGEZL V0, 0x9D01E418
9D01E0F8  0000A021   ADDU S4, ZERO, ZERO
9D01E0FC  0F40D8FF   JAL sitofp
9D01E100  26840001   ADDIU A0, S4, 1
9D01E104  AFA20014   SW V0, 20(SP)
9D01E108  92E80048   LBU T0, 72(S7)
9D01E10C  8EE3004C   LW V1, 76(S7)
9D01E110  AFA30018   SW V1, 24(SP)
9D01E114  0000A021   ADDU S4, ZERO, ZERO
9D01E118  00008021   ADDU S0, ZERO, ZERO
9D01E11C  8FA50014   LW A1, 20(SP)
9D01E120  03C02021   ADDU A0, FP, ZERO
9D01E124  0F40C3FA   JAL fpadd
9D01E128  AFA80020   SW T0, 32(SP)
9D01E12C  0040F021   ADDU FP, V0, ZERO
9D01E130  8FA80020   LW T0, 32(SP)
9D01E134  25080001   ADDIU T0, T0, 1
9D01E138  3108000F   ANDI T0, T0, 15
9D01E13C  8FA30018   LW V1, 24(SP)
9D01E140  0103482A   SLT T1, T0, V1
9D01E144  8FA30010   LW V1, 16(SP)
9D01E148  02031021   ADDU V0, S0, V1
9D01E14C  02038023   SUBU S0, S0, V1
9D01E150  03C02021   ADDU A0, FP, ZERO
9D01E154  00002821   ADDU A1, ZERO, ZERO
9D01E158  0049800B   MOVN S0, V0, T1
9D01E15C  26940001   ADDIU S4, S4, 1
9D01E160  0F40D679   JAL __lesf2
9D01E164  AFA80020   SW T0, 32(SP)
9D01E168  0440FFEC   BLTZ V0, 0x9D01E11C
9D01E16C  8FA80020   LW T0, 32(SP)
9D01E170  AEFE0008   SW FP, 8(S7)
9D01E174  A2E80048   SB T0, 72(S7)
9D01E178  0214001A   DIV S0, S4
9D01E17C  028001F4   TEQ S4, ZERO
9D01E180  00008012   MFLO S0
9D01E184  0B407674   J 0x9D01D9D0
9D01E188  AEF00010   SW S0, 16(S7)
9D01E214  8EE7003C   LW A3, 60(S7)
9D01E218  92E20040   LBU V0, 64(S7)
9D01E21C  0B40788B   J 0x9D01E22C
9D01E220  2484FFFC   ADDIU A0, A0, -4
9D01E224  30A2000F   ANDI V0, A1, 15
9D01E228  00E42021   ADDU A0, A3, A0
9D01E22C  0480FFFD   BLTZ A0, 0x9D01E224
9D01E230  24450001   ADDIU A1, V0, 1
9D01E234  0B40780A   J 0x9D01E028
9D01E238  8EE5000C   LW A1, 12(S7)
9D01E3A0  00942807   SRAV A1, S4, A0
9D01E3A4  00471021   ADDU V0, V0, A3
9D01E3A8  0441FF3D   BGEZ V0, 0x9D01E0A0
9D01E3AC  00B4A021   ADDU S4, A1, S4
9D01E3B0  00942807   SRAV A1, S4, A0
9D01E3B4  00471021   ADDU V0, V0, A3
9D01E3B8  0440FFF9   BLTZ V0, 0x9D01E3A0
9D01E3BC  00B4A021   ADDU S4, A1, S4
9D01E3C0  0B407829   J 0x9D01E0A4
9D01E3C4  AEF4000C   SW S4, 12(S7)
9D01E400  3842000F   XORI V0, V0, 15
9D01E404  00021200   SLL V0, V0, 8
9D01E408  0B40783A   J 0x9D01E0E8
9D01E40C  AFA20010   SW V0, 16(SP)
9D01E418  0B40785E   J 0x9D01E178
9D01E41C  00008021   ADDU S0, ZERO, ZERO
344:                 APU_MAKE_RECTANGLE(1)
9D01DEA0  8EE40054   LW A0, 84(S7)
9D01DEA4  0002F1C3   SRA FP, V0, 7
9D01DEA8  005EF023   SUBU FP, V0, FP
9D01DEAC  AEFE0060   SW FP, 96(S7)
9D01DEB0  10800040   BEQ A0, ZERO, 0x9D01DFB4
9D01DEB4  03C03821   ADDU A3, FP, ZERO
9D01DEB8  8EE50094   LW A1, 148(S7)
9D01DEBC  50A0FEC7   BEQL A1, ZERO, 0x9D01D9DC
9D01DEC0  02078021   ADDU S0, S0, A3
9D01DEC4  8EE20068   LW V0, 104(S7)
9D01DEC8  144000F2   BNE V0, ZERO, 0x9D01E294
9D01DECC  8EE40088   LW A0, 136(S7)
9D01DED0  8EE8008C   LW T0, 140(S7)
9D01DED4  92E20090   LBU V0, 144(S7)
9D01DED8  24A5FFFF   ADDIU A1, A1, -1
9D01DEDC  AEE50094   SW A1, 148(S7)
9D01DEE0  2484FFFC   ADDIU A0, A0, -4
9D01DEE4  2C45000F   SLTIU A1, V0, 15
9D01DEE8  04810007   BGEZ A0, 0x9D01DF08
9D01DEEC  24470001   ADDIU A3, V0, 1
9D01DEF0  10A0FFFC   BEQ A1, ZERO, 0x9D01DEE4
9D01DEF4  01042021   ADDU A0, T0, A0
9D01DEF8  30E200FF   ANDI V0, A3, 255
9D01DEFC  2C45000F   SLTIU A1, V0, 15
9D01DF00  0480FFFB   BLTZ A0, 0x9D01DEF0
9D01DF04  24470001   ADDIU A3, V0, 1
9D01DF08  8EE5005C   LW A1, 92(S7)
9D01DF0C  AEE40088   SW A0, 136(S7)
9D01DF10  A2E20090   SB V0, 144(S7)
9D01DF14  28A20008   SLTI V0, A1, 8
9D01DF18  14400026   BNE V0, ZERO, 0x9D01DFB4
9D01DF1C  03C03821   ADDU A3, FP, ZERO
9D01DF20  8EE80080   LW T0, 128(S7)
9D01DF24  55000006   BNEL T0, ZERO, 0x9D01DF40
9D01DF28  8EE20078   LW V0, 120(S7)
9D01DF2C  8EE20084   LW V0, 132(S7)
9D01DF30  0045102A   SLT V0, V0, A1
9D01DF34  5440FEA9   BNEL V0, ZERO, 0x9D01D9DC
9D01DF38  02078021   ADDU S0, S0, A3
9D01DF3C  8EE20078   LW V0, 120(S7)
9D01DF40  10400011   BEQ V0, ZERO, 0x9D01DF88
9D01DF44  00A0A021   ADDU S4, A1, ZERO
9D01DF48  92E4007C   LBU A0, 124(S7)
9D01DF4C  5080000F   BEQL A0, ZERO, 0x9D01DF8C
9D01DF50  8EE40058   LW A0, 88(S7)
9D01DF54  8EE20070   LW V0, 112(S7)
9D01DF58  2442FFFE   ADDIU V0, V0, -2
9D01DF5C  0441000A   BGEZ V0, 0x9D01DF88
9D01DF60  AEE20070   SW V0, 112(S7)
9D01DF64  11000118   BEQ T0, ZERO, 0x9D01E3C8
9D01DF68  8EE70074   LW A3, 116(S7)
9D01DF6C  00A0A021   ADDU S4, A1, ZERO
9D01DF70  00942807   SRAV A1, S4, A0
9D01DF74  00471021   ADDU V0, V0, A3
9D01DF78  0440FFFD   BLTZ V0, 0x9D01DF70
9D01DF7C  0285A023   SUBU S4, S4, A1
9D01DF80  AEF4005C   SW S4, 92(S7)
9D01DF84  AEE20070   SW V0, 112(S7)
9D01DF88  8EE40058   LW A0, 88(S7)
9D01DF8C  0F40C3F8   JAL __subsf3
9D01DF90  8EE5014C   LW A1, 332(S7)
9D01DF94  00002021   ADDU A0, ZERO, ZERO
9D01DF98  00402821   ADDU A1, V0, ZERO
9D01DF9C  AEE20058   SW V0, 88(S7)
9D01DFA0  0F40D679   JAL __lesf2
9D01DFA4  AFA20020   SW V0, 32(SP)
9D01DFA8  03C03821   ADDU A3, FP, ZERO
9D01DFAC  1C4000C8   BGTZ V0, 0x9D01E2D0
9D01DFB0  8FA80020   LW T0, 32(SP)
9D01E294  8EE7008C   LW A3, 140(S7)
9D01E298  92E20090   LBU V0, 144(S7)
9D01E29C  0B4078AB   J 0x9D01E2AC
9D01E2A0  2484FFFC   ADDIU A0, A0, -4
9D01E2A4  30A2000F   ANDI V0, A1, 15
9D01E2A8  00E42021   ADDU A0, A3, A0
9D01E2AC  0480FFFD   BLTZ A0, 0x9D01E2A4
9D01E2B0  24450001   ADDIU A1, V0, 1
9D01E2B4  0B4077C3   J 0x9D01DF0C
9D01E2B8  8EE5005C   LW A1, 92(S7)
9D01E2BC  0B40777B   J 0x9D01DDEC
9D01E2C0  8EE200C8   LW V0, 200(S7)
9D01E2D0  8EE20064   LW V0, 100(S7)
9D01E2D4  50400046   BEQL V0, ZERO, 0x9D01E3F0
9D01E2D8  92E20090   LBU V0, 144(S7)
9D01E2DC  92E2006C   LBU V0, 108(S7)
9D01E2E0  00021200   SLL V0, V0, 8
9D01E2E4  AFA20010   SW V0, 16(SP)
9D01E2E8  01002021   ADDU A0, T0, ZERO
9D01E2EC  00002821   ADDU A1, ZERO, ZERO
9D01E2F0  0F40D679   JAL __lesf2
9D01E2F4  AFA80020   SW T0, 32(SP)
9D01E2F8  04410049   BGEZ V0, 0x9D01E420
9D01E2FC  0000F021   ADDU FP, ZERO, ZERO
9D01E300  0F40D8FF   JAL sitofp
9D01E304  26840001   ADDIU A0, S4, 1
9D01E308  AFA20014   SW V0, 20(SP)
9D01E30C  92E70098   LBU A3, 152(S7)
9D01E310  8EE3009C   LW V1, 156(S7)
9D01E314  AFA30018   SW V1, 24(SP)
9D01E318  0000F021   ADDU FP, ZERO, ZERO
9D01E31C  0000A021   ADDU S4, ZERO, ZERO
9D01E320  8FA80020   LW T0, 32(SP)
9D01E324  8FA50014   LW A1, 20(SP)
9D01E328  01002021   ADDU A0, T0, ZERO
9D01E32C  0F40C3FA   JAL fpadd
9D01E330  AFA70024   SW A3, 36(SP)
9D01E334  00404021   ADDU T0, V0, ZERO
9D01E338  8FA70024   LW A3, 36(SP)
9D01E33C  24E70001   ADDIU A3, A3, 1
9D01E340  30E7000F   ANDI A3, A3, 15
9D01E344  8FA30018   LW V1, 24(SP)
9D01E348  00E3482A   SLT T1, A3, V1
9D01E34C  8FA30010   LW V1, 16(SP)
9D01E350  02831021   ADDU V0, S4, V1
9D01E354  0283A023   SUBU S4, S4, V1
9D01E358  01002021   ADDU A0, T0, ZERO
9D01E35C  00002821   ADDU A1, ZERO, ZERO
9D01E360  0049A00B   MOVN S4, V0, T1
9D01E364  27DE0001   ADDIU FP, FP, 1
9D01E368  AFA70024   SW A3, 36(SP)
9D01E36C  0F40D679   JAL __lesf2
9D01E370  AFA80020   SW T0, 32(SP)
9D01E374  8FA70024   LW A3, 36(SP)
9D01E378  0440FFEA   BLTZ V0, 0x9D01E324
9D01E37C  8FA80020   LW T0, 32(SP)
9D01E380  AEE80058   SW T0, 88(S7)
9D01E384  A2E70098   SB A3, 152(S7)
9D01E388  029E001A   DIV S4, FP
9D01E38C  03C001F4   TEQ FP, ZERO
9D01E390  00003812   MFLO A3
9D01E394  AEE70060   SW A3, 96(S7)
9D01E3C8  00942807   SRAV A1, S4, A0
9D01E3CC  00471021   ADDU V0, V0, A3
9D01E3D0  0441FEEB   BGEZ V0, 0x9D01DF80
9D01E3D4  00B4A021   ADDU S4, A1, S4
9D01E3D8  00942807   SRAV A1, S4, A0
9D01E3DC  00471021   ADDU V0, V0, A3
9D01E3E0  0440FFF9   BLTZ V0, 0x9D01E3C8
9D01E3E4  00B4A021   ADDU S4, A1, S4
9D01E3E8  0B4077E1   J 0x9D01DF84
9D01E3EC  AEF4005C   SW S4, 92(S7)
9D01E3F0  3842000F   XORI V0, V0, 15
9D01E3F4  00021200   SLL V0, V0, 8
9D01E3F8  0B4078BA   J 0x9D01E2E8
9D01E3FC  AFA20010   SW V0, 16(SP)
9D01E420  0B4078E2   J 0x9D01E388
9D01E424  0000A021   ADDU S4, ZERO, ZERO
345:                 
346:                 
347:                 /* TRIANGLE WAVE
348:                 ** =============
349:                 ** reg0: 7=holdnote, 6-0=linear length counter
350:                 ** reg2: low 8 bits of frequency
351:                 ** reg3: 7-3=length counter, 2-0=high 3 bits of frequency
352:                 */
353:                 static int32 apu_triangle(void)
354:                 {
355:                    APU_VOLUME_DECAY(apu.triangle.output_vol);
9D01DD9C  0002A1C3   SRA S4, V0, 7
9D01DDA0  0054A023   SUBU S4, V0, S4
356:                 
357:                    if (false == apu.triangle.enabled || 0 == apu.triangle.vbl_length)
9D01DD98  8EE400A4   LW A0, 164(S7)
9D01DDA4  1080003A   BEQ A0, ZERO, 0x9D01DE90
9D01DDA8  AEF400B0   SW S4, 176(S7)
9D01DDAC  8EE400C4   LW A0, 196(S7)
9D01DDB0  10800038   BEQ A0, ZERO, 0x9D01DE94
9D01DDB4  00141083   SRA V0, S4, 2
358:                       return APU_TRIANGLE_OUTPUT;
359:                 
360:                    if (apu.triangle.counter_started)
9D01DDB8  8EE200BC   LW V0, 188(S7)
9D01DDBC  50400129   BEQL V0, ZERO, 0x9D01E264
9D01DDC0  8EE200B8   LW V0, 184(S7)
361:                    {
362:                       if (apu.triangle.linear_length > 0)
9D01DDC4  8EE200C8   LW V0, 200(S7)
9D01DDC8  58400004   BLEZL V0, 0x9D01DDDC
9D01DDCC  8EE500B8   LW A1, 184(S7)
363:                          apu.triangle.linear_length--;
9D01DDD0  2442FFFF   ADDIU V0, V0, -1
9D01DDD4  AEE200C8   SW V0, 200(S7)
364:                       if (apu.triangle.vbl_length && false == apu.triangle.holdnote)
9D01DDD8  8EE500B8   LW A1, 184(S7)
9D01DDDC  14A00003   BNE A1, ZERO, 0x9D01DDEC
9D01DDE0  2484FFFF   ADDIU A0, A0, -1
365:                          apu.triangle.vbl_length--;
9D01DDE4  AEE400C4   SW A0, 196(S7)
9D01DDE8  8EE200C8   LW V0, 200(S7)
366:                    }
367:                    else if (false == apu.triangle.holdnote && apu.triangle.write_latency)
9D01E264  5440FEE1   BNEL V0, ZERO, 0x9D01DDEC
9D01E268  8EE200C8   LW V0, 200(S7)
9D01E26C  8EE200C0   LW V0, 192(S7)
9D01E270  5040FEDE   BEQL V0, ZERO, 0x9D01DDEC
9D01E274  8EE200C8   LW V0, 200(S7)
368:                    {
369:                       if (--apu.triangle.write_latency == 0)
9D01E278  2442FFFF   ADDIU V0, V0, -1
9D01E27C  1440000F   BNE V0, ZERO, 0x9D01E2BC
9D01E280  AEE200C0   SW V0, 192(S7)
9D01E284  8EE200C8   LW V0, 200(S7)
370:                          apu.triangle.counter_started = true;
9D01E288  24030001   ADDIU V1, ZERO, 1
9D01E28C  0B40777B   J 0x9D01DDEC
9D01E290  AEE300BC   SW V1, 188(S7)
371:                    }
372:                 
373:                    if (0 == apu.triangle.linear_length || apu.triangle.freq < 4) /* inaudible */
9D01DDEC  10400029   BEQ V0, ZERO, 0x9D01DE94
9D01DDF0  00141083   SRA V0, S4, 2
9D01DDF4  8EFE00AC   LW FP, 172(S7)
9D01DDF8  2BC20004   SLTI V0, FP, 4
9D01DDFC  14400025   BNE V0, ZERO, 0x9D01DE94
9D01DE00  00141083   SRA V0, S4, 2
374:                       return APU_TRIANGLE_OUTPUT;
375:                 
376:                    apu.triangle.accum -= apu.cycle_rate; \
9D01DE04  8EE400A8   LW A0, 168(S7)
9D01DE08  0F40C3F8   JAL __subsf3
9D01DE0C  8EE5014C   LW A1, 332(S7)
9D01DE18  AEE200A8   SW V0, 168(S7)
377:                    while (apu.triangle.accum < 0)
9D01DE10  00402021   ADDU A0, V0, ZERO
9D01DE14  00002821   ADDU A1, ZERO, ZERO
9D01DE1C  0F40D679   JAL __lesf2
9D01DE20  AFA20024   SW V0, 36(SP)
9D01DE24  0441001B   BGEZ V0, 0x9D01DE94
9D01DE28  00141083   SRA V0, S4, 2
9D01DE2C  0F40D8FF   JAL sitofp
9D01DE30  03C02021   ADDU A0, FP, ZERO
9D01DE34  AFA20010   SW V0, 16(SP)
9D01DE38  92FE00B4   LBU FP, 180(S7)
9D01DE3C  8FA70024   LW A3, 36(SP)
9D01DE64  00E02021   ADDU A0, A3, ZERO
9D01DE68  00002821   ADDU A1, ZERO, ZERO
9D01DE74  0F40D679   JAL __lesf2
9D01DE78  AFA70024   SW A3, 36(SP)
9D01DE7C  0440FFF0   BLTZ V0, 0x9D01DE40
9D01DE80  8FA70024   LW A3, 36(SP)
9D01DE84  AEF400B0   SW S4, 176(S7)
9D01DE88  AEE700A8   SW A3, 168(S7)
9D01DE8C  A2FE00B4   SB FP, 180(S7)
378:                    {
379:                       apu.triangle.accum += apu.triangle.freq;
9D01DE40  8FA50010   LW A1, 16(SP)
9D01DE44  0F40C3FA   JAL fpadd
9D01DE48  00E02021   ADDU A0, A3, ZERO
9D01DE4C  00403821   ADDU A3, V0, ZERO
380:                       apu.triangle.adder = (apu.triangle.adder + 1) & 0x1F;
9D01DE50  27DE0001   ADDIU FP, FP, 1
9D01DE54  33DE00FF   ANDI FP, FP, 255
9D01DE6C  33DE001F   ANDI FP, FP, 31
381:                 
382:                       if (apu.triangle.adder & 0x10)
9D01DE58  33C80010   ANDI T0, FP, 16
383:                          apu.triangle.output_vol -= (2 << 8);
9D01DE5C  2682FE00   ADDIU V0, S4, -512
9D01DE60  26940200   ADDIU S4, S4, 512
9D01DE70  0048A00B   MOVN S4, V0, T0
384:                       else
385:                          apu.triangle.output_vol += (2 << 8);
386:                    }
387:                 
388:                    return APU_TRIANGLE_OUTPUT;
9D01DE90  00141083   SRA V0, S4, 2
9D01DE94  0054A021   ADDU S4, V0, S4
389:                 }
390:                 
391:                 
392:                 /* WHITE NOISE CHANNEL
393:                 ** ===================
394:                 ** reg0: 0-3=volume, 4=envelope, 5=hold
395:                 ** reg2: 7=small(93 byte) sample,3-0=freq lookup
396:                 ** reg3: 7-4=vbl length counter
397:                 */
398:                 /* TODO: AAAAAAAAAAAAAAAAAAAAAAAA!  #ifdef MADNESS! */
399:                 static int32 apu_noise(void)
400:                 {
401:                    int32 outvol;
402:                 
403:                 #if defined(APU_OVERSAMPLE) && defined(REALTIME_NOISE)
404:                 #else /* !(APU_OVERSAMPLE && REALTIME_NOISE) */
405:                    int32 noise_bit;
406:                 #endif /* !(APU_OVERSAMPLE && REALTIME_NOISE) */
407:                 #ifdef APU_OVERSAMPLE
408:                    int num_times;
409:                    int32 total;
410:                 #endif /* APU_OVERSAMPLE */
411:                 
412:                    APU_VOLUME_DECAY(apu.noise.output_vol);
9D01DC14  0002F1C3   SRA FP, V0, 7
9D01DC18  005EF023   SUBU FP, V0, FP
413:                 
414:                    if (false == apu.noise.enabled || 0 == apu.noise.vbl_length)
9D01DC10  8EE400D0   LW A0, 208(S7)
9D01DC1C  1080015F   BEQ A0, ZERO, 0x9D01E19C
9D01DC20  AEFE00DC   SW FP, 220(S7)
9D01DC24  8EE400F8   LW A0, 248(S7)
9D01DC28  1080015D   BEQ A0, ZERO, 0x9D01E1A0
9D01DC2C  001E1040   SLL V0, FP, 1
415:                       return APU_NOISE_OUTPUT;
416:                 
417:                    /* vbl length counter */
418:                    if (false == apu.noise.holdnote)
9D01DC30  8EE200F0   LW V0, 240(S7)
9D01DC34  14400181   BNE V0, ZERO, 0x9D01E23C
9D01DC38  8EE200E0   LW V0, 224(S7)
419:                       apu.noise.vbl_length--;
9D01DC44  2484FFFF   ADDIU A0, A0, -1
9D01DC48  AEE400F8   SW A0, 248(S7)
420:                 
421:                    /* envelope decay at a rate of (env_delay + 1) / 240 secs */
422:                    apu.noise.env_phase -= 4; /* 240/60 */
9D01DC4C  2442FFFC   ADDIU V0, V0, -4
9D01E244  0B407895   J 0x9D01E254
9D01E248  2442FFFC   ADDIU V0, V0, -4
423:                    while (apu.noise.env_phase < 0)
9D01DC54  04410007   BGEZ V0, 0x9D01DC74
9D01DC58  26850001   ADDIU A1, S4, 1
9D01DC6C  0440FFFB   BLTZ V0, 0x9D01DC5C
9D01DC70  26850001   ADDIU A1, S4, 1
9D01E254  0440FFFD   BLTZ V0, 0x9D01E24C
9D01E258  26840001   ADDIU A0, S4, 1
424:                    {
425:                       apu.noise.env_phase += apu.noise.env_delay;
9D01DC3C  8EE700E4   LW A3, 228(S7)
9D01DC40  92F400E8   LBU S4, 232(S7)
9D01E23C  8EE500E4   LW A1, 228(S7)
9D01E240  92F400E8   LBU S4, 232(S7)
9D01E250  00A21021   ADDU V0, A1, V0
426:                 
427:                       if (apu.noise.holdnote)
428:                          apu.noise.env_vol = (apu.noise.env_vol + 1) & 0x0F;
9D01E24C  3094000F   ANDI S4, A0, 15
429:                       else if (apu.noise.env_vol < 0x0F)
9D01DC50  2E84000F   SLTIU A0, S4, 15
9D01DC5C  1080FFFC   BEQ A0, ZERO, 0x9D01DC50
9D01DC60  00E21021   ADDU V0, A3, V0
9D01DC68  2E84000F   SLTIU A0, S4, 15
430:                          apu.noise.env_vol++;
9D01DC64  30B400FF   ANDI S4, A1, 255
431:                    }
432:                 
433:                    apu.noise.accum -= apu.cycle_rate;
9D01DC74  8EE400D4   LW A0, 212(S7)
9D01DC78  8EE5014C   LW A1, 332(S7)
9D01DC7C  AEE200E0   SW V0, 224(S7)
9D01DC80  0F40C3F8   JAL __subsf3
9D01DC84  A2F400E8   SB S4, 232(S7)
9D01DC90  AEE200D4   SW V0, 212(S7)
9D01E25C  0B40771E   J 0x9D01DC78
9D01E260  8EE400D4   LW A0, 212(S7)
434:                    if (apu.noise.accum >= 0)
9D01DC88  00002021   ADDU A0, ZERO, ZERO
9D01DC8C  00402821   ADDU A1, V0, ZERO
9D01DC94  0F40D679   JAL __lesf2
9D01DC98  AFA20020   SW V0, 32(SP)
9D01DC9C  1840013F   BLEZ V0, 0x9D01E19C
9D01DCA0  8FA80020   LW T0, 32(SP)
435:                       return APU_NOISE_OUTPUT;
9D01E19C  001E1040   SLL V0, FP, 1
9D01E1A0  03C2F021   ADDU FP, FP, V0
9D01E1A4  001EF083   SRA FP, FP, 2
436:                    
437:                 #ifdef APU_OVERSAMPLE
438:                    if (apu.noise.fixed_envelope)
9D01DCA4  8EE200EC   LW V0, 236(S7)
9D01DCA8  54400186   BNEL V0, ZERO, 0x9D01E2C4
9D01DCAC  92E200F4   LBU V0, 244(S7)
439:                       outvol = apu.noise.volume << 8; /* fixed volume */
9D01E2C4  00021200   SLL V0, V0, 8
9D01E2C8  0B40772F   J 0x9D01DCBC
9D01E2CC  AFA20010   SW V0, 16(SP)
440:                    else
441:                       outvol = (apu.noise.env_vol ^ 0x0F) << 8;
9D01DCB0  3A94000F   XORI S4, S4, 15
9D01DCB4  0014A200   SLL S4, S4, 8
9D01DCB8  AFB40010   SW S4, 16(SP)
442:                 
443:                    num_times = total = 0;
9D01DCD8  0F40D8FF   JAL sitofp
9D01DCDC  0000A021   ADDU S4, ZERO, ZERO
9D01DCE0  AFA20018   SW V0, 24(SP)
9D01DCE4  8F87801C   LW A3, -32740(GP)
9D01DCE8  92E300FC   LBU V1, 252(S7)
9D01DCEC  AFA3001C   SW V1, 28(SP)
9D01DCF0  8FA80020   LW T0, 32(SP)
9D01DCF4  0B407741   J 0x9D01DD04
9D01DCF8  00402821   ADDU A1, V0, ZERO
9D01DCFC  8FA70014   LW A3, 20(SP)
9D01DD00  8FA50018   LW A1, 24(SP)
9D01E410  0B40775D   J 0x9D01DD74
9D01E414  0000A021   ADDU S4, ZERO, ZERO
444:                 #endif /* APU_OVERSAMPLE */
445:                 
446:                    while (apu.noise.accum < 0)
9D01DCBC  01002021   ADDU A0, T0, ZERO
9D01DCC0  00002821   ADDU A1, ZERO, ZERO
9D01DCC4  0F40D679   JAL __lesf2
9D01DCC8  AFA80020   SW T0, 32(SP)
9D01DCCC  044101D0   BGEZ V0, 0x9D01E410
9D01DCD0  0000F021   ADDU FP, ZERO, ZERO
9D01DCD4  8EE400D8   LW A0, 216(S7)
9D01DD40  01002021   ADDU A0, T0, ZERO
9D01DD44  00002821   ADDU A1, ZERO, ZERO
9D01DD58  0F40D679   JAL __lesf2
9D01DD5C  AFA80020   SW T0, 32(SP)
9D01DD60  0440FFE6   BLTZ V0, 0x9D01DCFC
9D01DD64  8FA80020   LW T0, 32(SP)
9D01DD68  AEE800D4   SW T0, 212(S7)
9D01DD6C  8FA30014   LW V1, 20(SP)
9D01DD70  AF83801C   SW V1, -32740(GP)
447:                    {
448:                       apu.noise.accum += apu.noise.freq;
9D01DD04  01002021   ADDU A0, T0, ZERO
9D01DD08  0F40C3FA   JAL fpadd
9D01DD0C  AFA70024   SW A3, 36(SP)
9D01DD10  00404021   ADDU T0, V0, ZERO
449:                 
450:                 #ifdef REALTIME_NOISE
451:                 
452:                 #ifdef APU_OVERSAMPLE
453:                       if (shift_register15(apu.noise.xor_tap))
454:                          total += outvol;
9D01DD34  8FA30010   LW V1, 16(SP)
9D01DD38  02834821   ADDU T1, S4, V1
9D01DD3C  0283A023   SUBU S4, S4, V1
9D01DD50  0122A00A   MOVZ S4, T1, V0
455:                       else
456:                          total -= outvol;
457:                 
458:                       num_times++;
9D01DD54  27DE0001   ADDIU FP, FP, 1
459:                 #else /* !APU_OVERSAMPLE */
460:                       noise_bit = shift_register15(apu.noise.xor_tap);
461:                 #endif /* !APU_OVERSAMPLE */
462:                 
463:                 #else /* !REALTIME_NOISE */
464:                       apu.noise.cur_pos++;
465:                 
466:                       if (apu.noise.short_sample)
467:                       {
468:                          if (APU_NOISE_93 == apu.noise.cur_pos)
469:                             apu.noise.cur_pos = 0;
470:                       }
471:                       else
472:                       {
473:                          if (APU_NOISE_32K == apu.noise.cur_pos)
474:                             apu.noise.cur_pos = 0;
475:                       }
476:                 
477:                 #ifdef APU_OVERSAMPLE
478:                       if (apu.noise.short_sample)
479:                          noise_bit = noise_short_lut[apu.noise.cur_pos];
480:                       else
481:                          noise_bit = noise_long_lut[apu.noise.cur_pos];
482:                 
483:                       if (noise_bit)
484:                          total += outvol;
485:                       else
486:                          total -= outvol;
487:                 
488:                       num_times++;
489:                 #endif /* APU_OVERSAMPLE */
490:                 #endif /* !REALTIME_NOISE */
491:                    }
492:                 
493:                 #ifdef APU_OVERSAMPLE
494:                    apu.noise.output_vol = total / num_times;
9D01DD74  029E001A   DIV S4, FP
9D01DD78  03C001F4   TEQ FP, ZERO
9D01DD7C  0000A012   MFLO S4
9D01DD88  AEF400DC   SW S4, 220(S7)
495:                 #else /* !APU_OVERSAMPLE */
496:                    if (apu.noise.fixed_envelope)
497:                       outvol = apu.noise.volume << 8; /* fixed volume */
498:                    else
499:                       outvol = (apu.noise.env_vol ^ 0x0F) << 8;
500:                 
501:                 #ifndef REALTIME_NOISE
502:                    if (apu.noise.short_sample)
503:                       noise_bit = noise_short_lut[apu.noise.cur_pos];
504:                    else
505:                       noise_bit = noise_long_lut[apu.noise.cur_pos];
506:                 #endif /* !REALTIME_NOISE */
507:                 
508:                    if (noise_bit)
509:                       apu.noise.output_vol = outvol;
510:                    else
511:                       apu.noise.output_vol = -outvol;
512:                 #endif /* !APU_OVERSAMPLE */
513:                 
514:                    return APU_NOISE_OUTPUT;
9D01DD80  0014F040   SLL FP, S4, 1
9D01DD84  029EF021   ADDU FP, S4, FP
9D01DD8C  001EF083   SRA FP, FP, 2
515:                 }
516:                 
517:                 
518:                 INLINE void apu_dmcreload(void)
519:                 {
520:                    apu.dmc.address = apu.dmc.cached_addr;
9D01DB40  8EE40118   LW A0, 280(S7)
9D01DB4C  AEE40114   SW A0, 276(S7)
9D01E9D8  8C440118   LW A0, 280(V0)
9D01E9E0  AC440114   SW A0, 276(V0)
521:                    apu.dmc.dma_length = apu.dmc.cached_dmalength;
9D01DB44  8EE20120   LW V0, 288(S7)
9D01DB50  AEE2011C   SW V0, 284(S7)
9D01E9DC  8C430120   LW V1, 288(V0)
9D01E9E4  AC43011C   SW V1, 284(V0)
522:                    apu.dmc.irq_occurred = false;
9D01DB48  AEE00130   SW ZERO, 304(S7)
9D01DB4C  AEE40114   SW A0, 276(S7)
9D01DB50  AEE2011C   SW V0, 284(S7)
523:                 }
524:                 
525:                 /* DELTA MODULATION CHANNEL
526:                 ** =========================
527:                 ** reg0: 7=irq gen, 6=looping, 3-0=pointer to clock table
528:                 ** reg1: output dc level, 6 bits unsigned
529:                 ** reg2: 8 bits of 64-byte aligned address offset : $C000 + (value * 64)
530:                 ** reg3: length, (value * 16) + 1
531:                 */
532:                 static int32 apu_dmc(void)
533:                 {
534:                    int delta_bit;
535:                 
536:                    APU_VOLUME_DECAY(apu.dmc.output_vol);
9D01DAC8  000229C3   SRA A1, V0, 7
9D01DACC  00451023   SUBU V0, V0, A1
537:                 
538:                    /* only process when channel is alive */
539:                    if (apu.dmc.dma_length)
9D01DAC4  8EE4011C   LW A0, 284(S7)
9D01DAD0  10800034   BEQ A0, ZERO, 0x9D01DBA4
9D01DAD4  AEE20110   SW V0, 272(S7)
540:                    {
541:                       apu.dmc.accum -= apu.cycle_rate;
9D01DAD8  8EE40108   LW A0, 264(S7)
9D01DADC  0F40C3F8   JAL __subsf3
9D01DAE0  8EE5014C   LW A1, 332(S7)
9D01DAE4  0040A021   ADDU S4, V0, ZERO
9D01DAE8  AEE20108   SW V0, 264(S7)
542:                       
543:                       while (apu.dmc.accum < 0)
9D01DAEC  02802021   ADDU A0, S4, ZERO
9D01DAF0  0F40D679   JAL __lesf2
9D01DAF4  00002821   ADDU A1, ZERO, ZERO
9D01DAF8  0443002A   BGEZL V0, 0x9D01DBA4
9D01DAFC  8EE20110   LW V0, 272(S7)
9D01DB8C  02802021   ADDU A0, S4, ZERO
9D01DB90  0F40D679   JAL __lesf2
9D01DB94  00002821   ADDU A1, ZERO, ZERO
9D01DB98  0440FFD9   BLTZ V0, 0x9D01DB00
9D01DB9C  00000000   NOP
9D01DBA0  8EE20110   LW V0, 272(S7)
544:                       {
545:                          apu.dmc.accum += apu.dmc.freq;
9D01DB00  0F40D8FF   JAL sitofp
9D01DB04  8EE4010C   LW A0, 268(S7)
9D01DB08  00402021   ADDU A0, V0, ZERO
9D01DB0C  0F40C3FA   JAL fpadd
9D01DB10  02802821   ADDU A1, S4, ZERO
546:                          
547:                          delta_bit = (apu.dmc.dma_length & 7) ^ 7;
9D01DB14  8EE4011C   LW A0, 284(S7)
9D01DB18  0004A027   NOR S4, ZERO, A0
9D01DB1C  32940007   ANDI S4, S4, 7
548:                          
549:                          if (7 == delta_bit)
9D01DB20  1292002E   BEQ S4, S2, 0x9D01DBDC
9D01DB24  AEE20108   SW V0, 264(S7)
550:                          {
551:                             apu.dmc.cur_byte = nes6502_getbyte(apu.dmc.address);
9D01DBDC  0F40010B   JAL nes6502_getbyte
9D01DBE0  8EE40114   LW A0, 276(S7)
552:                             
553:                             /* steal a cycle from CPU*/
554:                             nes6502_burn(1);
9D01DBE4  24040001   ADDIU A0, ZERO, 1
9D01DBE8  0F4044CE   JAL nes6502_burn
9D01DBEC  A2E20124   SB V0, 292(S7)
555:                 
556:                             /* prevent wraparound */
557:                             if (0xFFFF == apu.dmc.address)
9D01DBF0  8EE20114   LW V0, 276(S7)
9D01DBF4  3403FFFF   ORI V1, ZERO, -1
9D01DBF8  50430175   BEQL V0, V1, 0x9D01E1D0
9D01DBFC  34028000   ORI V0, ZERO, -32768
9D01DC00  8EE4011C   LW A0, 284(S7)
558:                                apu.dmc.address = 0x8000;
9D01E1D0  AEE20114   SW V0, 276(S7)
9D01E1D4  0B4076CA   J 0x9D01DB28
9D01E1D8  8EE4011C   LW A0, 284(S7)
559:                             else
560:                                apu.dmc.address++;
9D01DC04  24420001   ADDIU V0, V0, 1
9D01DC08  0B4076CA   J 0x9D01DB28
9D01DC0C  AEE20114   SW V0, 276(S7)
561:                          }
562:                 
563:                          if (--apu.dmc.dma_length == 0)
9D01DB28  2484FFFF   ADDIU A0, A0, -1
9D01DB2C  14800009   BNE A0, ZERO, .LBE34
9D01DB30  AEE4011C   SW A0, 284(S7)
564:                          {
565:                             /* if loop bit set, we're cool to retrigger sample */
566:                             if (apu.dmc.looping)
9D01DB34  8EE20128   LW V0, 296(S7)
9D01DB38  504001A8   BEQL V0, ZERO, 0x9D01E1DC
9D01DB3C  8EE2012C   LW V0, 300(S7)
567:                             {
568:                                apu_dmcreload();
569:                             }
570:                             else
571:                             {
572:                                /* check to see if we should generate an irq */
573:                                if (apu.dmc.irq_gen)
9D01E1DC  10400006   BEQ V0, ZERO, 0x9D01E1F8
9D01E1E0  24030001   ADDIU V1, ZERO, 1
574:                                {
575:                                   apu.dmc.irq_occurred = true;
576:                                   if (apu.irq_callback)
9D01E1E4  8EE20160   LW V0, 352(S7)
9D01E1E8  10400003   BEQ V0, ZERO, 0x9D01E1F8
9D01E1EC  AEE30130   SW V1, 304(S7)
577:                                      apu.irq_callback();
9D01E1F0  0040F809   JALR V0
9D01E1F4  00000000   NOP
578:                                }
579:                 
580:                                /* bodge for timestamp queue */
581:                                apu.dmc.enabled = false;
9D01E1F8  AEE00104   SW ZERO, 260(S7)
9D01E1FC  8EE20110   LW V0, 272(S7)
582:                                break;
583:                             }
584:                          }
585:                 
586:                          /* positive delta */
587:                          if (apu.dmc.cur_byte & (1 << delta_bit))
9D01DB54  92E20124   LBU V0, 292(S7)
9D01DB58  0282A007   SRAV S4, V0, S4
9D01DB5C  32940001   ANDI S4, S4, 1
9D01DB60  12800015   BEQ S4, ZERO, 0x9D01DBB8
9D01DB64  92E20101   LBU V0, 257(S7)
588:                          {
589:                             if (apu.dmc.regs[1] < 0x7D)
9D01DB68  2C44007D   SLTIU A0, V0, 125
9D01DB6C  50800007   BEQL A0, ZERO, 0x9D01DB8C
9D01DB70  8EF40108   LW S4, 264(S7)
590:                             {
591:                                apu.dmc.regs[1] += 2;
9D01DB78  24420002   ADDIU V0, V0, 2
9D01DB7C  A2E20101   SB V0, 257(S7)
592:                                apu.dmc.output_vol += (2 << 8);
9D01DB74  8EE40110   LW A0, 272(S7)
9D01DB80  24820200   ADDIU V0, A0, 512
9D01DB84  AEE20110   SW V0, 272(S7)
9D01DB88  8EF40108   LW S4, 264(S7)
593:                             }
594:                          }
595:                          /* negative delta */
596:                          else            
597:                          {
598:                             if (apu.dmc.regs[1] > 1)
9D01DBB8  2C440002   SLTIU A0, V0, 2
9D01DBBC  1480FFF2   BNE A0, ZERO, 0x9D01DB88
9D01DBC0  2442FFFE   ADDIU V0, V0, -2
599:                             {
600:                                apu.dmc.regs[1] -= 2;
9D01DBC8  A2E20101   SB V0, 257(S7)
601:                                apu.dmc.output_vol -= (2 << 8);
9D01DBC4  8EE40110   LW A0, 272(S7)
9D01DBCC  2482FE00   ADDIU V0, A0, -512
9D01DBD0  AEE20110   SW V0, 272(S7)
9D01DBD4  0B4076E3   J 0x9D01DB8C
9D01DBD8  8EF40108   LW S4, 264(S7)
602:                             }
603:                          }
604:                       }
605:                    }
606:                 
607:                    return APU_DMC_OUTPUT;
9D01DBA4  00022040   SLL A0, V0, 1
9D01DBA8  00821021   ADDU V0, A0, V0
9D01DBAC  00021083   SRA V0, V0, 2
9D01E200  00022040   SLL A0, V0, 1
9D01E204  00821021   ADDU V0, A0, V0
9D01E208  00021083   SRA V0, V0, 2
608:                 }
609:                 
610:                 
611:                 void apu_write(uint32 address, uint8 value)
612:                 {  
9D01E520  27BDFFE0   ADDIU SP, SP, -32
9D01E524  AFBF001C   SW RA, 28(SP)
9D01E528  AFB10018   SW S1, 24(SP)
9D01E52C  AFB00014   SW S0, 20(SP)
613:                    int chan;
614:                 
615:                    switch (address)
9D01E510  2482C000   ADDIU V0, A0, -16384
9D01E514  2C430016   SLTIU V1, V0, 22
9D01E518  10600036   BEQ V1, ZERO, 0x9D01E5F4
9D01E51C  00021080   SLL V0, V0, 2
9D01E530  3C039D02   LUI V1, -25342
9D01E534  2463E548   ADDIU V1, V1, -6840
9D01E538  00621021   ADDU V0, V1, V0
9D01E53C  8C420000   LW V0, 0(V0)
9D01E540  00400008   JR V0
9D01E544  00A08021   ADDU S0, A1, ZERO
9D01EBD8  3C079D02   LUI A3, -25342
9D01EBDC  24E7EC04   ADDIU A3, A3, -5116
9D01EBE0  2444BFFF   ADDIU A0, V0, -16385
9D01EBE4  2C850014   SLTIU A1, A0, 20
9D01EBE8  10A0001A   BEQ A1, ZERO, 0x9D01EC54
9D01EBEC  2446FFFF   ADDIU A2, V0, -1
9D01EBF0  00042080   SLL A0, A0, 2
9D01EBF4  00E42021   ADDU A0, A3, A0
9D01EBF8  8C840000   LW A0, 0(A0)
9D01EBFC  00800008   JR A0
9D01EC00  00000000   NOP
9D01EC5C  0B407AF9   J 0x9D01EBE4
9D01EC60  2444BFFF   ADDIU A0, V0, -16385
616:                    {
617:                    /* rectangles */
618:                    case APU_WRA0:
619:                    case APU_WRB0:
620:                       chan = (address & 4) >> 2;
9D01E628  7C840080   EXT A0, A0, 2, 1
9D01EDC4  7CC60080   EXT A2, A2, 2, 1
621:                       apu.rectangle[chan].regs[0] = value;
9D01E644  00041100   SLL V0, A0, 4
9D01E648  00042180   SLL A0, A0, 6
9D01E654  00442021   ADDU A0, V0, A0
9D01E658  3C02A001   LUI V0, -24575
9D01E65C  244299A8   ADDIU V0, V0, -26200
9D01E660  00821021   ADDU V0, A0, V0
9D01E66C  A0500000   SB S0, 0(V0)
9D01EDC8  00062100   SLL A0, A2, 4
9D01EDCC  00063180   SLL A2, A2, 6
9D01EDD0  00862021   ADDU A0, A0, A2
9D01EDD4  00642021   ADDU A0, V1, A0
9D01EDD8  A0800000   SB ZERO, 0(A0)
622:                       apu.rectangle[chan].volume = value & 0x0F;
9D01E618  30A3000F   ANDI V1, A1, 15
9D01E670  A043001C   SB V1, 28(V0)
9D01EDDC  A080001C   SB ZERO, 28(A0)
623:                       apu.rectangle[chan].env_delay = decay_lut[value & 0x0F];
9D01E620  00033080   SLL A2, V1, 2
9D01E62C  3C02A001   LUI V0, -24575
9D01E630  24429968   ADDIU V0, V0, -26264
9D01E634  00C23021   ADDU A2, A2, V0
9D01E64C  8CC70000   LW A3, 0(A2)
9D01E674  AC47003C   SW A3, 60(V0)
9D01EB40  3C02A001   LUI V0, -24575
9D01EB44  8C489968   LW T0, -26264(V0)
9D01EDE0  AC88003C   SW T0, 60(A0)
624:                       apu.rectangle[chan].holdnote = (value & 0x20) ? true : false;
9D01E664  7E060140   EXT A2, S0, 5, 1
9D01E678  AC460018   SW A2, 24(V0)
9D01EDE4  AC800018   SW ZERO, 24(A0)
625:                       apu.rectangle[chan].fixed_envelope = (value & 0x10) ? true : false;
9D01E668  7E040100   EXT A0, S0, 4, 1
9D01E67C  AC440014   SW A0, 20(V0)
9D01EDE8  AC800014   SW ZERO, 20(A0)
626:                       apu.rectangle[chan].duty_flip = duty_flip[value >> 6];
9D01E61C  00052982   SRL A1, A1, 6
9D01E624  00052880   SLL A1, A1, 2
9D01E638  3C029D03   LUI V0, -25341
9D01E63C  24424954   ADDIU V0, V0, 18772
9D01E640  00A22821   ADDU A1, A1, V0
9D01E650  8CA50000   LW A1, 0(A1)
9D01EDEC  24050002   ADDIU A1, ZERO, 2
9D01EDF0  AC85004C   SW A1, 76(A0)
9D01EDF4  0B407AF8   J 0x9D01EBE0
9D01EDF8  24420001   ADDIU V0, V0, 1
9D01EDFC  A07700A0   SB S7, 160(V1)
9D01EE00  AC7600B8   SW S6, 184(V1)
9D01EE04  A06D00A1   SB T5, 161(V1)
9D01EE08  A06C00A2   SB T4, 162(V1)
9D01EE0C  AC6B00AC   SW T3, 172(V1)
9D01EE10  A07100CC   SB S1, 204(V1)
9D01EE14  AC7000E4   SW S0, 228(V1)
9D01EE18  AC7900F0   SW T9, 240(V1)
9D01EE1C  AC7800EC   SW T8, 236(V1)
9D01EE20  A06F00F4   SB T7, 244(V1)
9D01EE24  A07500CD   SB S5, 205(V1)
9D01EE28  AC7400D8   SW S4, 216(V1)
9D01EE2C  A07300FC   SB S3, 252(V1)
9D01EE30  A07200CE   SB S2, 206(V1)
9D01EE34  8FA6001C   LW A2, 28(SP)
9D01EE38  A06600E8   SB A2, 232(V1)
9D01EE3C  8FA20014   LW V0, 20(SP)
9D01EE40  A0620100   SB V0, 256(V1)
9D01EE44  8FA40010   LW A0, 16(SP)
9D01EE48  AC64010C   SW A0, 268(V1)
9D01EE4C  8FA50020   LW A1, 32(SP)
9D01EE50  AC650128   SW A1, 296(V1)
9D01EE54  8FA60028   LW A2, 40(SP)
9D01EE58  AC66012C   SW A2, 300(V1)
9D01EE5C  AC6A0110   SW T2, 272(V1)
9D01EE60  A0690101   SB T1, 257(V1)
9D01EE64  8FA20024   LW V0, 36(SP)
9D01EE68  A0620102   SB V0, 258(V1)
9D01EE6C  8FA40018   LW A0, 24(SP)
9D01EE70  AC640118   SW A0, 280(V1)
627:                       break;
9D01E680  0B407979   J 0x9D01E5E4
9D01E684  AC45004C   SW A1, 76(V0)
628:                 
629:                    case APU_WRA1:
630:                    case APU_WRB1:
631:                       chan = (address & 4) >> 2;
9D01E698  7C840080   EXT A0, A0, 2, 1
9D01ED8C  7CC60080   EXT A2, A2, 2, 1
632:                       apu.rectangle[chan].regs[1] = value;
9D01E6B4  00041100   SLL V0, A0, 4
9D01E6B8  00042180   SLL A0, A0, 6
9D01E6C4  00442021   ADDU A0, V0, A0
9D01E6C8  3C02A001   LUI V0, -24575
9D01E6CC  244299A8   ADDIU V0, V0, -26200
9D01E6D0  00821021   ADDU V0, A0, V0
9D01E6DC  A0500001   SB S0, 1(V0)
9D01ED90  00062100   SLL A0, A2, 4
9D01ED94  00063180   SLL A2, A2, 6
9D01ED98  00862021   ADDU A0, A0, A2
9D01ED9C  00642021   ADDU A0, V1, A0
9D01EDA0  A0800001   SB ZERO, 1(A0)
633:                       apu.rectangle[chan].sweep_on = (value & 0x80) ? true : false;
9D01E6D4  001039C2   SRL A3, S0, 7
9D01E6E0  AC470028   SW A3, 40(V0)
9D01EDA4  AC800028   SW ZERO, 40(A0)
634:                       apu.rectangle[chan].sweep_shifts = value & 7;
9D01E688  30A30007   ANDI V1, A1, 7
9D01E6E4  A043002C   SB V1, 44(V0)
9D01EDA8  A080002C   SB ZERO, 44(A0)
635:                       apu.rectangle[chan].sweep_delay = decay_lut[(value >> 4) & 7];
9D01E68C  7CA61100   EXT A2, A1, 4, 3
9D01E690  00063080   SLL A2, A2, 2
9D01E69C  3C02A001   LUI V0, -24575
9D01E6A0  24429968   ADDIU V0, V0, -26264
9D01E6A4  00C23021   ADDU A2, A2, V0
9D01E6BC  8CC60000   LW A2, 0(A2)
9D01E6E8  AC460024   SW A2, 36(V0)
9D01EDAC  AC880024   SW T0, 36(A0)
636:                       apu.rectangle[chan].sweep_inc = (value & 0x08) ? true : false;
9D01E6D8  7E0400C0   EXT A0, S0, 3, 1
9D01E6EC  AC440030   SW A0, 48(V0)
9D01EDB0  AC800030   SW ZERO, 48(A0)
637:                       apu.rectangle[chan].freq_limit = freq_limit[value & 7];
9D01E694  00032880   SLL A1, V1, 2
9D01E6A8  3C029D03   LUI V0, -25341
9D01E6AC  244249E4   ADDIU V0, V0, 18916
9D01E6B0  00A22821   ADDU A1, A1, V0
9D01E6C0  8CA50000   LW A1, 0(A1)
9D01EDB4  240603FF   ADDIU A2, ZERO, 1023
9D01EDB8  AC860034   SW A2, 52(A0)
9D01EDBC  0B407AF8   J 0x9D01EBE0
9D01EDC0  24420001   ADDIU V0, V0, 1
638:                       break;
9D01E6F0  0B407979   J 0x9D01E5E4
9D01E6F4  AC450034   SW A1, 52(V0)
639:                 
640:                    case APU_WRA2:
641:                    case APU_WRB2:
642:                       chan = (address & 4) >> 2;
9D01E6F8  7C840080   EXT A0, A0, 2, 1
9D01ED60  7CC60080   EXT A2, A2, 2, 1
643:                       apu.rectangle[chan].regs[2] = value;
9D01E6FC  00041100   SLL V0, A0, 4
9D01E700  00042180   SLL A0, A0, 6
9D01E704  00442021   ADDU A0, V0, A0
9D01E708  3C02A001   LUI V0, -24575
9D01E70C  244299A8   ADDIU V0, V0, -26200
9D01E710  00821021   ADDU V0, A0, V0
9D01E718  A0450002   SB A1, 2(V0)
9D01ED64  00062100   SLL A0, A2, 4
9D01ED68  00063180   SLL A2, A2, 6
9D01ED6C  00862021   ADDU A0, A0, A2
9D01ED70  00642021   ADDU A0, V1, A0
9D01ED78  A0800002   SB ZERO, 2(A0)
644:                       apu.rectangle[chan].freq = (apu.rectangle[chan].freq & ~0xFF) | value;
9D01E714  8C43000C   LW V1, 12(V0)
9D01E71C  7C033804   INS V1, ZERO, 0, 8
9D01E720  00A38025   OR S0, A1, V1
9D01ED74  8C85000C   LW A1, 12(A0)
9D01ED7C  7C053804   INS A1, ZERO, 0, 8
9D01ED80  AC85000C   SW A1, 12(A0)
9D01ED84  0B407AF8   J 0x9D01EBE0
9D01ED88  24420001   ADDIU V0, V0, 1
645:                       break;
9D01E724  0B407979   J 0x9D01E5E4
9D01E728  AC50000C   SW S0, 12(V0)
646:                 
647:                    case APU_WRA3:
648:                    case APU_WRB3:
649:                       chan = (address & 4) >> 2;
9D01E72C  7C840080   EXT A0, A0, 2, 1
9D01ED28  7CC60080   EXT A2, A2, 2, 1
650:                       apu.rectangle[chan].regs[3] = value;
9D01E730  00041900   SLL V1, A0, 4
9D01E734  00042180   SLL A0, A0, 6
9D01E738  00641821   ADDU V1, V1, A0
9D01E740  3C02A001   LUI V0, -24575
9D01E744  244299A8   ADDIU V0, V0, -26200
9D01E748  00621021   ADDU V0, V1, V0
9D01E770  A0500003   SB S0, 3(V0)
9D01ED2C  00062100   SLL A0, A2, 4
9D01ED30  00063180   SLL A2, A2, 6
9D01ED34  00862021   ADDU A0, A0, A2
9D01ED38  00642021   ADDU A0, V1, A0
9D01ED40  A0800003   SB ZERO, 3(A0)
651:                       apu.rectangle[chan].vbl_length = vbl_lut[value >> 3];
9D01E73C  000520C2   SRL A0, A1, 3
9D01E74C  00042080   SLL A0, A0, 2
9D01E754  3C03A001   LUI V1, -24575
9D01E758  246398E8   ADDIU V1, V1, -26392
9D01E75C  00831821   ADDU V1, A0, V1
9D01E760  8C640000   LW A0, 0(V1)
9D01E774  AC440044   SW A0, 68(V0)
9D01EB48  3C02A001   LUI V0, -24575
9D01EB4C  8C4298E8   LW V0, -26392(V0)
9D01EB50  AFA2002C   SW V0, 44(SP)
9D01EB54  907700A0   LBU S7, 160(V1)
9D01EB58  8C7600B8   LW S6, 184(V1)
9D01EB5C  8C6E00BC   LW T6, 188(V1)
9D01EB60  906D00A1   LBU T5, 161(V1)
9D01EB64  906C00A2   LBU T4, 162(V1)
9D01EB68  8C6B00AC   LW T3, 172(V1)
9D01EB6C  907100CC   LBU S1, 204(V1)
9D01EB70  8C7000E4   LW S0, 228(V1)
9D01EB74  8C7900F0   LW T9, 240(V1)
9D01EB78  8C7800EC   LW T8, 236(V1)
9D01EB7C  906F00F4   LBU T7, 244(V1)
9D01EB80  907500CD   LBU S5, 205(V1)
9D01EB84  8C7400D8   LW S4, 216(V1)
9D01EB88  907300FC   LBU S3, 252(V1)
9D01EB8C  907200CE   LBU S2, 206(V1)
9D01EB90  906200E8   LBU V0, 232(V1)
9D01EB94  AFA2001C   SW V0, 28(SP)
9D01EB98  90640100   LBU A0, 256(V1)
9D01EB9C  AFA40014   SW A0, 20(SP)
9D01EBA0  8C65010C   LW A1, 268(V1)
9D01EBA4  AFA50010   SW A1, 16(SP)
9D01EBA8  8C660128   LW A2, 296(V1)
9D01EBAC  AFA60020   SW A2, 32(SP)
9D01EBB0  8C62012C   LW V0, 300(V1)
9D01EBB4  AFA20028   SW V0, 40(SP)
9D01EBB8  8C6A0110   LW T2, 272(V1)
9D01EBBC  90690101   LBU T1, 257(V1)
9D01EBC0  90640102   LBU A0, 258(V1)
9D01EBC4  AFA40024   SW A0, 36(SP)
9D01EBC8  8C650118   LW A1, 280(V1)
9D01EBCC  AFA50018   SW A1, 24(SP)
9D01ED44  8FA6002C   LW A2, 44(SP)
9D01ED48  AC860044   SW A2, 68(A0)
652:                       apu.rectangle[chan].env_vol = 0;
9D01E778  A0400040   SB ZERO, 64(V0)
9D01ED4C  A0800040   SB ZERO, 64(A0)
653:                       apu.rectangle[chan].freq = ((value & 7) << 8) | (apu.rectangle[chan].freq & 0xFF);
9D01E750  9045000C   LBU A1, 12(V0)
9D01E764  32030007   ANDI V1, S0, 7
9D01E768  00031A00   SLL V1, V1, 8
9D01E76C  00651825   OR V1, V1, A1
9D01E77C  AC43000C   SW V1, 12(V0)
9D01ED3C  9085000C   LBU A1, 12(A0)
9D01ED50  AC85000C   SW A1, 12(A0)
654:                       apu.rectangle[chan].adder = 0;
9D01ED54  A0800048   SB ZERO, 72(A0)
9D01ED58  0B407AF8   J 0x9D01EBE0
9D01ED5C  24420001   ADDIU V0, V0, 1
655:                       break;
9D01E780  0B407979   J 0x9D01E5E4
9D01E784  A0400048   SB ZERO, 72(V0)
656:                 
657:                    /* triangle */
658:                    case APU_WRC0:
659:                       apu.triangle.regs[0] = value;
9D01E5A0  3C02A001   LUI V0, -24575
9D01E5A4  244299A8   ADDIU V0, V0, -26200
9D01E5B0  A04500A0   SB A1, 160(V0)
660:                       apu.triangle.holdnote = (value & 0x80) ? true : false;
9D01E5AC  000521C2   SRL A0, A1, 7
9D01ED14  0000B021   ADDU S6, ZERO, ZERO
9D01ED18  000EB00B   MOVN S6, ZERO, T6
9D01ED1C  02C0B821   ADDU S7, S6, ZERO
9D01ED20  0B407AF8   J 0x9D01EBE0
9D01ED24  24420001   ADDIU V0, V0, 1
661:                 
662:                       if (false == apu.triangle.counter_started && apu.triangle.vbl_length)
9D01E5A8  8C4300BC   LW V1, 188(V0)
9D01E5B4  1460000B   BNE V1, ZERO, 0x9D01E5E4
9D01E5B8  AC4400B8   SW A0, 184(V0)
9D01E5BC  8C4300C4   LW V1, 196(V0)
9D01E5C0  10600009   BEQ V1, ZERO, 0x9D01E5E8
9D01E5C4  8FBF001C   LW RA, 28(SP)
663:                          apu.triangle.linear_length = trilength_lut[value & 0x7F];
9D01E5C8  30B0007F   ANDI S0, A1, 127
9D01E5CC  00108080   SLL S0, S0, 2
9D01E5D0  3C03A001   LUI V1, -24575
9D01E5D4  246396E8   ADDIU V1, V1, -26904
9D01E5D8  02031821   ADDU V1, S0, V1
9D01E5DC  8C630000   LW V1, 0(V1)
9D01E5E0  AC4300C8   SW V1, 200(V0)
664:                 
665:                       break;
666:                 
667:                    case APU_WRC2:
668:                       apu.triangle.regs[1] = value;
9D01E788  3C02A001   LUI V0, -24575
9D01E78C  244299A8   ADDIU V0, V0, -26200
9D01E794  A04500A1   SB A1, 161(V0)
9D01ED08  00006821   ADDU T5, ZERO, ZERO
9D01ED0C  0B407AF8   J 0x9D01EBE0
9D01ED10  24420001   ADDIU V0, V0, 1
669:                       apu.triangle.freq = (((apu.triangle.regs[2] & 7) << 8) + value) + 1;
9D01E790  904300A2   LBU V1, 162(V0)
9D01E798  30630007   ANDI V1, V1, 7
9D01E79C  00031A00   SLL V1, V1, 8
9D01E7A0  00658021   ADDU S0, V1, A1
9D01E7A4  26100001   ADDIU S0, S0, 1
9D01ECFC  318B0007   ANDI T3, T4, 7
9D01ED00  000B5A00   SLL T3, T3, 8
9D01ED04  256B0001   ADDIU T3, T3, 1
670:                       break;
9D01E7A8  0B407979   J 0x9D01E5E4
9D01E7AC  AC5000AC   SW S0, 172(V0)
671:                 
672:                    case APU_WRC3:
673:                 
674:                       apu.triangle.regs[2] = value;
9D01E7B0  3C11A001   LUI S1, -24575
9D01E7B4  263199A8   ADDIU S1, S1, -26200
9D01ECEC  00006021   ADDU T4, ZERO, ZERO
675:                   
676:                       /* this is somewhat of a hack.  there appears to be some latency on 
677:                       ** the Real Thing between when trireg0 is written to and when the 
678:                       ** linear length counter actually begins its countdown.  we want to 
679:                       ** prevent the case where the program writes to the freq regs first, 
680:                       ** then to reg 0, and the counter accidentally starts running because 
681:                       ** of the sound queue's timestamp processing.
682:                       **
683:                       ** set latency to a couple hundred cycles -- should be plenty of time 
684:                       ** for the 6502 code to do a couple of table dereferences and load up 
685:                       ** the other triregs
686:                       */
687:                       apu.triangle.write_latency = (int) (228 / apu.cycle_rate);
9D01E7B8  8E25014C   LW A1, 332(S1)
9D01E7BC  3C029D03   LUI V0, -25341
9D01E7C0  8C444A24   LW A0, 18980(V0)
9D01E7C4  0F40C6E1   JAL __divsf3
9D01E7C8  A23000A2   SB S0, 162(S1)
9D01E7CC  0F40D798   JAL __fixsfsi
9D01E7D0  00402021   ADDU A0, V0, ZERO
9D01E81C  AE2200C0   SW V0, 192(S1)
9D01EB38  3C03A001   LUI V1, -24575
9D01EB3C  246399A8   ADDIU V1, V1, -26200
9D01EBD0  24024001   ADDIU V0, ZERO, 16385
688:                       apu.triangle.freq = (((value & 7) << 8) + apu.triangle.regs[1]) + 1;
9D01E7E0  922600A1   LBU A2, 161(S1)
9D01E7EC  32050007   ANDI A1, S0, 7
9D01E808  00052A00   SLL A1, A1, 8
9D01E814  00A62821   ADDU A1, A1, A2
9D01E818  24A50001   ADDIU A1, A1, 1
9D01E820  AE2500AC   SW A1, 172(S1)
9D01ECE8  25AB0001   ADDIU T3, T5, 1
689:                       apu.triangle.vbl_length = vbl_lut[value >> 3];
9D01E7D8  001020C2   SRL A0, S0, 3
9D01E7E4  00042080   SLL A0, A0, 2
9D01E7F0  3C03A001   LUI V1, -24575
9D01E7F4  246398E8   ADDIU V1, V1, -26392
9D01E7F8  00832021   ADDU A0, A0, V1
9D01E80C  8C840000   LW A0, 0(A0)
9D01E824  AE2400C4   SW A0, 196(S1)
690:                       apu.triangle.counter_started = false;
9D01E828  AE2000BC   SW ZERO, 188(S1)
9D01ECF0  00007021   ADDU T6, ZERO, ZERO
9D01ECF4  0B407AF8   J 0x9D01EBE0
9D01ECF8  24420001   ADDIU V0, V0, 1
691:                       apu.triangle.linear_length = trilength_lut[apu.triangle.regs[0] & 0x7F];
9D01E7D4  922700A0   LBU A3, 160(S1)
9D01E7DC  30E7007F   ANDI A3, A3, 127
9D01E7E8  00073880   SLL A3, A3, 2
9D01E7FC  3C03A001   LUI V1, -24575
9D01E800  246396E8   ADDIU V1, V1, -26904
9D01E804  00E31821   ADDU V1, A3, V1
9D01E810  8C630000   LW V1, 0(V1)
692:                       break;
9D01E82C  0B407979   J 0x9D01E5E4
9D01E830  AE2300C8   SW V1, 200(S1)
693:                 
694:                    /* noise */
695:                    case APU_WRD0:
696:                       apu.noise.regs[0] = value;
9D01E84C  3C02A001   LUI V0, -24575
9D01E850  244299A8   ADDIU V0, V0, -26200
9D01E85C  A05000CC   SB S0, 204(V0)
9D01EC74  00008821   ADDU S1, ZERO, ZERO
9D01EC78  0B407AF8   J 0x9D01EBE0
9D01EC7C  24420001   ADDIU V0, V0, 1
697:                       apu.noise.env_delay = decay_lut[value & 0x0F];
9D01E834  30A3000F   ANDI V1, A1, 15
9D01E838  00032080   SLL A0, V1, 2
9D01E83C  3C02A001   LUI V0, -24575
9D01E840  24429968   ADDIU V0, V0, -26264
9D01E844  00821021   ADDU V0, A0, V0
9D01E848  8C460000   LW A2, 0(V0)
9D01E860  AC4600E4   SW A2, 228(V0)
9D01EC64  01008021   ADDU S0, T0, ZERO
698:                       apu.noise.holdnote = (value & 0x20) ? true : false;
9D01E854  7CA50140   EXT A1, A1, 5, 1
9D01E864  AC4500F0   SW A1, 240(V0)
9D01EC70  0000C821   ADDU T9, ZERO, ZERO
699:                       apu.noise.fixed_envelope = (value & 0x10) ? true : false;
9D01E858  7E040100   EXT A0, S0, 4, 1
9D01E868  AC4400EC   SW A0, 236(V0)
9D01EC6C  0000C021   ADDU T8, ZERO, ZERO
700:                       apu.noise.volume = value & 0x0F;
9D01EC68  00007821   ADDU T7, ZERO, ZERO
701:                       break;
9D01E86C  0B407979   J 0x9D01E5E4
9D01E870  A04300F4   SB V1, 244(V0)
702:                 
703:                    case APU_WRD2:
704:                       apu.noise.regs[1] = value;
9D01E88C  3C02A001   LUI V0, -24575
9D01E898  244299A8   ADDIU V0, V0, -26200
9D01E8A4  A05000CD   SB S0, 205(V0)
9D01EC88  0000A821   ADDU S5, ZERO, ZERO
9D01EC8C  0B407AF8   J 0x9D01EBE0
9D01EC90  24420001   ADDIU V0, V0, 1
705:                       apu.noise.freq = noise_freq[value & 0x0F];
9D01E874  30A3000F   ANDI V1, A1, 15
9D01E878  00031880   SLL V1, V1, 2
9D01E87C  3C029D03   LUI V0, -25341
9D01E880  244249A4   ADDIU V0, V0, 18852
9D01E884  00621021   ADDU V0, V1, V0
9D01E888  8C440000   LW A0, 0(V0)
9D01E8A8  AC4400D8   SW A0, 216(V0)
9D01EC84  24140004   ADDIU S4, ZERO, 4
706:                 
707:                 #ifdef REALTIME_NOISE
708:                       apu.noise.xor_tap = (value & 0x80) ? 0x40: 0x02;
9D01E890  24030040   ADDIU V1, ZERO, 64
9D01E894  000531C2   SRL A2, A1, 7
9D01E89C  24050002   ADDIU A1, ZERO, 2
9D01E8A0  00A6180A   MOVZ V1, A1, A2
9D01EC80  24130002   ADDIU S3, ZERO, 2
709:                 #else /* !REALTIME_NOISE */
710:                       /* detect transition from long->short sample */
711:                       if ((value & 0x80) && false == apu.noise.short_sample)
712:                       {
713:                          /* recalculate short noise buffer */
714:                          shift_register15(noise_short_lut, APU_NOISE_93);
715:                          apu.noise.cur_pos = 0;
716:                       }
717:                       apu.noise.short_sample = (value & 0x80) ? true : false;
718:                 #endif /* !REALTIME_NOISE */
719:                       break;
9D01E8AC  0B407979   J 0x9D01E5E4
9D01E8B0  A04300FC   SB V1, 252(V0)
720:                 
721:                    case APU_WRD3:
722:                       apu.noise.regs[2] = value;
9D01E8CC  3C02A001   LUI V0, -24575
9D01E8D0  244299A8   ADDIU V0, V0, -26200
9D01E8D4  A04500CE   SB A1, 206(V0)
9D01ECDC  00009021   ADDU S2, ZERO, ZERO
9D01ECE0  0B407AF8   J 0x9D01EBE0
9D01ECE4  24420001   ADDIU V0, V0, 1
723:                       apu.noise.vbl_length = vbl_lut[value >> 3];
9D01E8B4  000518C2   SRL V1, A1, 3
9D01E8B8  00031880   SLL V1, V1, 2
9D01E8BC  3C02A001   LUI V0, -24575
9D01E8C0  244298E8   ADDIU V0, V0, -26392
9D01E8C4  00621021   ADDU V0, V1, V0
9D01E8C8  8C430000   LW V1, 0(V0)
9D01E8D8  AC4300F8   SW V1, 248(V0)
724:                       apu.noise.env_vol = 0; /* reset envelope */
9D01ECD8  AFA0001C   SW ZERO, 28(SP)
725:                       break;
9D01E8DC  0B407979   J 0x9D01E5E4
9D01E8E0  A04000E8   SB ZERO, 232(V0)
726:                 
727:                    /* DMC */
728:                    case APU_WRE0:
729:                       apu.dmc.regs[0] = value;
9D01E8FC  3C02A001   LUI V0, -24575
9D01E900  244299A8   ADDIU V0, V0, -26200
9D01E90C  A0500100   SB S0, 256(V0)
9D01ECCC  AFA00014   SW ZERO, 20(SP)
9D01ECD0  0B407AF8   J 0x9D01EBE0
9D01ECD4  24420001   ADDIU V0, V0, 1
730:                       apu.dmc.freq = dmc_clocks[value & 0x0F];
9D01E8E4  30A3000F   ANDI V1, A1, 15
9D01E8E8  00031880   SLL V1, V1, 2
9D01E8EC  3C029D03   LUI V0, -25341
9D01E8F0  24424964   ADDIU V0, V0, 18788
9D01E8F4  00621021   ADDU V0, V1, V0
9D01E8F8  8C450000   LW A1, 0(V0)
9D01E910  AC45010C   SW A1, 268(V0)
9D01ECC4  240401AC   ADDIU A0, ZERO, 428
9D01ECC8  AFA40010   SW A0, 16(SP)
731:                       apu.dmc.looping = (value & 0x40) ? true : false;
9D01E904  7E040180   EXT A0, S0, 6, 1
9D01ECC0  AFA00020   SW ZERO, 32(SP)
732:                 
733:                       if (value & 0x80)
9D01E908  7C101C20   SEB V1, S0
9D01E914  04600048   BLTZ V1, 0x9D01EA38
9D01E918  AC440128   SW A0, 296(V0)
734:                       {
735:                          apu.dmc.irq_gen = true;
9D01EA38  24030001   ADDIU V1, ZERO, 1
9D01EA3C  0B407979   J 0x9D01E5E4
9D01EA40  AC43012C   SW V1, 300(V0)
736:                       }
737:                       else
738:                       {
739:                          apu.dmc.irq_gen = false;
9D01E91C  AC40012C   SW ZERO, 300(V0)
9D01ECBC  AFA00028   SW ZERO, 40(SP)
740:                          apu.dmc.irq_occurred = false;
9D01E920  0B407979   J 0x9D01E5E4
9D01E924  AC400130   SW ZERO, 304(V0)
741:                       }
742:                       break;
743:                 
744:                    case APU_WRE1: /* 7-bit DAC */
745:                       /* add the _delta_ between written value and
746:                       ** current output level of the volume reg
747:                       */
748:                       value &= 0x7F; /* bit 7 ignored */
9D01E934  30B0007F   ANDI S0, A1, 127
749:                       apu.dmc.output_vol += ((value - apu.dmc.regs[1]) << 8);
9D01E928  3C02A001   LUI V0, -24575
9D01E92C  244299A8   ADDIU V0, V0, -26200
9D01E930  90430101   LBU V1, 257(V0)
9D01E938  8C440110   LW A0, 272(V0)
9D01E93C  02031823   SUBU V1, S0, V1
9D01E940  00031A00   SLL V1, V1, 8
9D01E944  00831821   ADDU V1, A0, V1
9D01E948  AC430110   SW V1, 272(V0)
9D01ECA8  00094A00   SLL T1, T1, 8
9D01ECAC  01495023   SUBU T2, T2, T1
750:                       apu.dmc.regs[1] = value;
9D01ECB0  00004821   ADDU T1, ZERO, ZERO
9D01ECB4  0B407AF8   J 0x9D01EBE0
9D01ECB8  24420001   ADDIU V0, V0, 1
751:                       break;
9D01E94C  0B407979   J 0x9D01E5E4
9D01E950  A0500101   SB S0, 257(V0)
752:                 
753:                    case APU_WRE2:
754:                       apu.dmc.regs[2] = value;
9D01E958  3C02A001   LUI V0, -24575
9D01E95C  244299A8   ADDIU V0, V0, -26200
9D01E968  A0450102   SB A1, 258(V0)
9D01EC9C  AFA00024   SW ZERO, 36(SP)
9D01ECA0  0B407AF8   J 0x9D01EBE0
9D01ECA4  24420001   ADDIU V0, V0, 1
755:                       apu.dmc.cached_addr = 0xC000 + (uint16) (value << 6);
9D01E954  00052180   SLL A0, A1, 6
9D01E960  3403C000   ORI V1, ZERO, -16384
9D01E964  00831821   ADDU V1, A0, V1
9D01EC94  3405C000   ORI A1, ZERO, -16384
9D01EC98  AFA50018   SW A1, 24(SP)
756:                       break;
9D01E96C  0B407979   J 0x9D01E5E4
9D01E970  AC430118   SW V1, 280(V0)
757:                 
758:                    case APU_WRE3:
759:                       apu.dmc.regs[3] = value;
9D01E600  3C02A001   LUI V0, -24575
9D01E604  244299A8   ADDIU V0, V0, -26200
9D01E60C  A0450103   SB A1, 259(V0)
9D01EE74  A0600103   SB ZERO, 259(V1)
760:                       apu.dmc.cached_dmalength = ((value << 4) + 1) << 3;
9D01E5FC  000519C0   SLL V1, A1, 7
9D01E608  24630008   ADDIU V1, V1, 8
9D01EE78  24020008   ADDIU V0, ZERO, 8
9D01EE7C  AC620120   SW V0, 288(V1)
761:                       break;
9D01E610  0B407979   J 0x9D01E5E4
9D01E614  AC430120   SW V1, 288(V0)
762:                 
763:                    case APU_SMASK:
764:                       /* bodge for timestamp queue */
765:                       apu.dmc.enabled = (value & 0x10) ? true : false;
9D01E974  3C02A001   LUI V0, -24575
9D01E978  244299A8   ADDIU V0, V0, -26200
9D01E97C  7CA30100   EXT V1, A1, 4, 1
9D01E984  AC430104   SW V1, 260(V0)
9D01EE84  AC600104   SW ZERO, 260(V1)
766:                       apu.enable_reg = value;
9D01E988  A0500134   SB S0, 308(V0)
9D01EE88  A0600134   SB ZERO, 308(V1)
767:                 
768:                       for (chan = 0; chan < 2; chan++)
769:                       {
770:                          if (value & (1 << chan))
9D01E980  30A50001   ANDI A1, A1, 1
9D01E98C  10A0001E   BEQ A1, ZERO, 0x9D01EA08
9D01E990  24040001   ADDIU A0, ZERO, 1
9D01E994  7E050040   EXT A1, S0, 1, 1
9D01E998  AC440004   SW A0, 4(V0)
9D01E99C  10A0001D   BEQ A1, ZERO, 0x9D01EA14
9D01E9A0  24040001   ADDIU A0, ZERO, 1
771:                          {
772:                             apu.rectangle[chan].enabled = true;
773:                          }
774:                          else
775:                          {
776:                             apu.rectangle[chan].enabled = false;
9D01EA0C  0B407A65   J 0x9D01E994
9D01EA10  00002021   ADDU A0, ZERO, ZERO
9D01EA18  0B407A69   J 0x9D01E9A4
9D01EA1C  00002021   ADDU A0, ZERO, ZERO
9D01EE8C  AC600004   SW ZERO, 4(V1)
9D01EE94  AC600054   SW ZERO, 84(V1)
777:                             apu.rectangle[chan].vbl_length = 0;
9D01EA08  AC400044   SW ZERO, 68(V0)
9D01EA14  AC400094   SW ZERO, 148(V0)
9D01EE90  AC600044   SW ZERO, 68(V1)
9D01EE98  AC600094   SW ZERO, 148(V1)
778:                          }
779:                       }
780:                 
781:                       if (value & 0x04)
9D01E9A4  32050004   ANDI A1, S0, 4
9D01E9A8  AC440054   SW A0, 84(V0)
9D01E9AC  10A0001C   BEQ A1, ZERO, 0x9D01EA20
9D01E9B0  24040001   ADDIU A0, ZERO, 1
782:                       {
783:                          apu.triangle.enabled = true;
784:                       }
785:                       else
786:                       {
787:                          apu.triangle.enabled = false;
9D01EA30  0B407A6D   J 0x9D01E9B4
9D01EA34  00002021   ADDU A0, ZERO, ZERO
9D01EE9C  AC6000A4   SW ZERO, 164(V1)
788:                          apu.triangle.vbl_length = 0;
9D01EA20  AC4000C4   SW ZERO, 196(V0)
9D01EEA0  AC6000C4   SW ZERO, 196(V1)
789:                          apu.triangle.linear_length = 0;
9D01EA24  AC4000C8   SW ZERO, 200(V0)
9D01EEA4  AC6000C8   SW ZERO, 200(V1)
790:                          apu.triangle.counter_started = false;
9D01EA28  AC4000BC   SW ZERO, 188(V0)
9D01EEA8  AC6000BC   SW ZERO, 188(V1)
791:                          apu.triangle.write_latency = 0;
9D01EA2C  AC4000C0   SW ZERO, 192(V0)
9D01EEAC  AC6000C0   SW ZERO, 192(V1)
792:                       }
793:                 
794:                       if (value & 0x08)
9D01E9B4  32100008   ANDI S0, S0, 8
9D01E9B8  AC4400A4   SW A0, 164(V0)
9D01E9BC  1200000F   BEQ S0, ZERO, 0x9D01E9FC
9D01E9C0  24040001   ADDIU A0, ZERO, 1
795:                       {
796:                          apu.noise.enabled = true;
797:                       }
798:                       else
799:                       {
800:                          apu.noise.enabled = false;
9D01EA00  0B407A71   J 0x9D01E9C4
9D01EA04  00002021   ADDU A0, ZERO, ZERO
9D01EEB0  AC6000D0   SW ZERO, 208(V1)
801:                          apu.noise.vbl_length = 0;
9D01E9FC  AC4000F8   SW ZERO, 248(V0)
9D01EEB4  AC6000F8   SW ZERO, 248(V1)
802:                       }
803:                 
804:                       if (value & 0x10)
9D01E9C4  1060000A   BEQ V1, ZERO, 0x9D01E9F0
9D01E9C8  AC4400D0   SW A0, 208(V0)
805:                       {
806:                          if (0 == apu.dmc.dma_length)
9D01E9CC  8C43011C   LW V1, 284(V0)
9D01E9D0  5460FF04   BNEL V1, ZERO, 0x9D01E5E4
9D01E9D4  AC400130   SW ZERO, 304(V0)
807:                             apu_dmcreload();
808:                       }
809:                       else
810:                       {
811:                          apu.dmc.dma_length = 0;
9D01E9F0  AC40011C   SW ZERO, 284(V0)
9D01EEB8  AC60011C   SW ZERO, 284(V1)
812:                       }
813:                 
814:                       apu.dmc.irq_occurred = false;
9D01E9F4  0B407979   J 0x9D01E5E4
9D01E9F8  AC400130   SW ZERO, 304(V0)
815:                       break;
9D01E9E8  0B407979   J 0x9D01E5E4
9D01E9EC  AC400130   SW ZERO, 304(V0)
816:                 
817:                       /* unused, but they get hit in some mem-clear loops */
818:                    case 0x4009:
819:                    case 0x400D:
820:                       break;
821:                    
822:                    default:
823:                       break;
824:                    }
825:                 }
9D01E5E4  8FBF001C   LW RA, 28(SP)
9D01E5E8  8FB10018   LW S1, 24(SP)
9D01E5EC  8FB00014   LW S0, 20(SP)
9D01E5F0  27BD0020   ADDIU SP, SP, 32
9D01E5F4  03E00008   JR RA
9D01E5F8  00000000   NOP
9D01E5FC  000519C0   SLL V1, A1, 7
9D01E600  3C02A001   LUI V0, -24575
9D01E604  244299A8   ADDIU V0, V0, -26200
9D01E608  24630008   ADDIU V1, V1, 8
9D01E60C  A0450103   SB A1, 259(V0)
9D01E610  0B407979   J 0x9D01E5E4
9D01E614  AC430120   SW V1, 288(V0)
9D01E618  30A3000F   ANDI V1, A1, 15
9D01E61C  00052982   SRL A1, A1, 6
9D01E620  00033080   SLL A2, V1, 2
9D01E624  00052880   SLL A1, A1, 2
9D01E628  7C840080   EXT A0, A0, 2, 1
9D01E62C  3C02A001   LUI V0, -24575
9D01E630  24429968   ADDIU V0, V0, -26264
9D01E634  00C23021   ADDU A2, A2, V0
9D01E638  3C029D03   LUI V0, -25341
9D01E63C  24424954   ADDIU V0, V0, 18772
9D01E640  00A22821   ADDU A1, A1, V0
9D01E644  00041100   SLL V0, A0, 4
9D01E648  00042180   SLL A0, A0, 6
9D01E64C  8CC70000   LW A3, 0(A2)
9D01E650  8CA50000   LW A1, 0(A1)
9D01E654  00442021   ADDU A0, V0, A0
9D01E658  3C02A001   LUI V0, -24575
9D01E65C  244299A8   ADDIU V0, V0, -26200
9D01E660  00821021   ADDU V0, A0, V0
9D01E664  7E060140   EXT A2, S0, 5, 1
9D01E668  7E040100   EXT A0, S0, 4, 1
9D01E66C  A0500000   SB S0, 0(V0)
9D01E670  A043001C   SB V1, 28(V0)
9D01E674  AC47003C   SW A3, 60(V0)
9D01E678  AC460018   SW A2, 24(V0)
9D01E67C  AC440014   SW A0, 20(V0)
9D01E680  0B407979   J 0x9D01E5E4
9D01E684  AC45004C   SW A1, 76(V0)
9D01E688  30A30007   ANDI V1, A1, 7
9D01E68C  7CA61100   EXT A2, A1, 4, 3
9D01E690  00063080   SLL A2, A2, 2
9D01E694  00032880   SLL A1, V1, 2
9D01E698  7C840080   EXT A0, A0, 2, 1
9D01E69C  3C02A001   LUI V0, -24575
9D01E6A0  24429968   ADDIU V0, V0, -26264
9D01E6A4  00C23021   ADDU A2, A2, V0
9D01E6A8  3C029D03   LUI V0, -25341
9D01E6AC  244249E4   ADDIU V0, V0, 18916
9D01E6B0  00A22821   ADDU A1, A1, V0
9D01E6B4  00041100   SLL V0, A0, 4
9D01E6B8  00042180   SLL A0, A0, 6
9D01E6BC  8CC60000   LW A2, 0(A2)
9D01E6C0  8CA50000   LW A1, 0(A1)
9D01E6C4  00442021   ADDU A0, V0, A0
9D01E6C8  3C02A001   LUI V0, -24575
9D01E6CC  244299A8   ADDIU V0, V0, -26200
9D01E6D0  00821021   ADDU V0, A0, V0
9D01E6D4  001039C2   SRL A3, S0, 7
9D01E6D8  7E0400C0   EXT A0, S0, 3, 1
9D01E6DC  A0500001   SB S0, 1(V0)
9D01E6E0  AC470028   SW A3, 40(V0)
9D01E6E4  A043002C   SB V1, 44(V0)
9D01E6E8  AC460024   SW A2, 36(V0)
9D01E6EC  AC440030   SW A0, 48(V0)
9D01E6F0  0B407979   J 0x9D01E5E4
9D01E6F4  AC450034   SW A1, 52(V0)
9D01E6F8  7C840080   EXT A0, A0, 2, 1
9D01E6FC  00041100   SLL V0, A0, 4
9D01E700  00042180   SLL A0, A0, 6
9D01E704  00442021   ADDU A0, V0, A0
9D01E708  3C02A001   LUI V0, -24575
9D01E70C  244299A8   ADDIU V0, V0, -26200
9D01E710  00821021   ADDU V0, A0, V0
9D01E714  8C43000C   LW V1, 12(V0)
9D01E718  A0450002   SB A1, 2(V0)
9D01E71C  7C033804   INS V1, ZERO, 0, 8
9D01E720  00A38025   OR S0, A1, V1
9D01E724  0B407979   J 0x9D01E5E4
9D01E728  AC50000C   SW S0, 12(V0)
9D01E72C  7C840080   EXT A0, A0, 2, 1
9D01E730  00041900   SLL V1, A0, 4
9D01E734  00042180   SLL A0, A0, 6
9D01E738  00641821   ADDU V1, V1, A0
9D01E73C  000520C2   SRL A0, A1, 3
9D01E740  3C02A001   LUI V0, -24575
9D01E744  244299A8   ADDIU V0, V0, -26200
9D01E748  00621021   ADDU V0, V1, V0
9D01E74C  00042080   SLL A0, A0, 2
9D01E750  9045000C   LBU A1, 12(V0)
9D01E754  3C03A001   LUI V1, -24575
9D01E758  246398E8   ADDIU V1, V1, -26392
9D01E75C  00831821   ADDU V1, A0, V1
9D01E760  8C640000   LW A0, 0(V1)
9D01E764  32030007   ANDI V1, S0, 7
9D01E768  00031A00   SLL V1, V1, 8
9D01E76C  00651825   OR V1, V1, A1
9D01E770  A0500003   SB S0, 3(V0)
9D01E774  AC440044   SW A0, 68(V0)
9D01E778  A0400040   SB ZERO, 64(V0)
9D01E77C  AC43000C   SW V1, 12(V0)
9D01E780  0B407979   J 0x9D01E5E4
9D01E784  A0400048   SB ZERO, 72(V0)
9D01E788  3C02A001   LUI V0, -24575
9D01E78C  244299A8   ADDIU V0, V0, -26200
9D01E790  904300A2   LBU V1, 162(V0)
9D01E794  A04500A1   SB A1, 161(V0)
9D01E798  30630007   ANDI V1, V1, 7
9D01E79C  00031A00   SLL V1, V1, 8
9D01E7A0  00658021   ADDU S0, V1, A1
9D01E7A4  26100001   ADDIU S0, S0, 1
9D01E7A8  0B407979   J 0x9D01E5E4
9D01E7AC  AC5000AC   SW S0, 172(V0)
9D01E7B0  3C11A001   LUI S1, -24575
9D01E7B4  263199A8   ADDIU S1, S1, -26200
9D01E7B8  8E25014C   LW A1, 332(S1)
9D01E7BC  3C029D03   LUI V0, -25341
9D01E7C0  8C444A24   LW A0, 18980(V0)
9D01E7C4  0F40C6E1   JAL __divsf3
9D01E7C8  A23000A2   SB S0, 162(S1)
9D01E7CC  0F40D798   JAL __fixsfsi
9D01E7D0  00402021   ADDU A0, V0, ZERO
9D01E7D4  922700A0   LBU A3, 160(S1)
9D01E7D8  001020C2   SRL A0, S0, 3
9D01E7DC  30E7007F   ANDI A3, A3, 127
9D01E7E0  922600A1   LBU A2, 161(S1)
9D01E7E4  00042080   SLL A0, A0, 2
9D01E7E8  00073880   SLL A3, A3, 2
9D01E7EC  32050007   ANDI A1, S0, 7
9D01E7F0  3C03A001   LUI V1, -24575
9D01E7F4  246398E8   ADDIU V1, V1, -26392
9D01E7F8  00832021   ADDU A0, A0, V1
9D01E7FC  3C03A001   LUI V1, -24575
9D01E800  246396E8   ADDIU V1, V1, -26904
9D01E804  00E31821   ADDU V1, A3, V1
9D01E808  00052A00   SLL A1, A1, 8
9D01E80C  8C840000   LW A0, 0(A0)
9D01E810  8C630000   LW V1, 0(V1)
9D01E814  00A62821   ADDU A1, A1, A2
9D01E818  24A50001   ADDIU A1, A1, 1
9D01E81C  AE2200C0   SW V0, 192(S1)
9D01E820  AE2500AC   SW A1, 172(S1)
9D01E824  AE2400C4   SW A0, 196(S1)
9D01E828  AE2000BC   SW ZERO, 188(S1)
9D01E82C  0B407979   J 0x9D01E5E4
9D01E830  AE2300C8   SW V1, 200(S1)
9D01E834  30A3000F   ANDI V1, A1, 15
9D01E838  00032080   SLL A0, V1, 2
9D01E83C  3C02A001   LUI V0, -24575
9D01E840  24429968   ADDIU V0, V0, -26264
9D01E844  00821021   ADDU V0, A0, V0
9D01E848  8C460000   LW A2, 0(V0)
9D01E84C  3C02A001   LUI V0, -24575
9D01E850  244299A8   ADDIU V0, V0, -26200
9D01E854  7CA50140   EXT A1, A1, 5, 1
9D01E858  7E040100   EXT A0, S0, 4, 1
9D01E85C  A05000CC   SB S0, 204(V0)
9D01E860  AC4600E4   SW A2, 228(V0)
9D01E864  AC4500F0   SW A1, 240(V0)
9D01E868  AC4400EC   SW A0, 236(V0)
9D01E86C  0B407979   J 0x9D01E5E4
9D01E870  A04300F4   SB V1, 244(V0)
9D01E874  30A3000F   ANDI V1, A1, 15
9D01E878  00031880   SLL V1, V1, 2
9D01E87C  3C029D03   LUI V0, -25341
9D01E880  244249A4   ADDIU V0, V0, 18852
9D01E884  00621021   ADDU V0, V1, V0
9D01E888  8C440000   LW A0, 0(V0)
9D01E88C  3C02A001   LUI V0, -24575
9D01E890  24030040   ADDIU V1, ZERO, 64
9D01E894  000531C2   SRL A2, A1, 7
9D01E898  244299A8   ADDIU V0, V0, -26200
9D01E89C  24050002   ADDIU A1, ZERO, 2
9D01E8A0  00A6180A   MOVZ V1, A1, A2
9D01E8A4  A05000CD   SB S0, 205(V0)
9D01E8A8  AC4400D8   SW A0, 216(V0)
9D01E8AC  0B407979   J 0x9D01E5E4
9D01E8B0  A04300FC   SB V1, 252(V0)
9D01E8B4  000518C2   SRL V1, A1, 3
9D01E8B8  00031880   SLL V1, V1, 2
9D01E8BC  3C02A001   LUI V0, -24575
9D01E8C0  244298E8   ADDIU V0, V0, -26392
9D01E8C4  00621021   ADDU V0, V1, V0
9D01E8C8  8C430000   LW V1, 0(V0)
9D01E8CC  3C02A001   LUI V0, -24575
9D01E8D0  244299A8   ADDIU V0, V0, -26200
9D01E8D4  A04500CE   SB A1, 206(V0)
9D01E8D8  AC4300F8   SW V1, 248(V0)
9D01E8DC  0B407979   J 0x9D01E5E4
9D01E8E0  A04000E8   SB ZERO, 232(V0)
9D01E8E4  30A3000F   ANDI V1, A1, 15
9D01E8E8  00031880   SLL V1, V1, 2
9D01E8EC  3C029D03   LUI V0, -25341
9D01E8F0  24424964   ADDIU V0, V0, 18788
9D01E8F4  00621021   ADDU V0, V1, V0
9D01E8F8  8C450000   LW A1, 0(V0)
9D01E8FC  3C02A001   LUI V0, -24575
9D01E900  244299A8   ADDIU V0, V0, -26200
9D01E904  7E040180   EXT A0, S0, 6, 1
9D01E908  7C101C20   SEB V1, S0
9D01E90C  A0500100   SB S0, 256(V0)
9D01E910  AC45010C   SW A1, 268(V0)
9D01E914  04600048   BLTZ V1, 0x9D01EA38
9D01E918  AC440128   SW A0, 296(V0)
9D01E91C  AC40012C   SW ZERO, 300(V0)
9D01E920  0B407979   J 0x9D01E5E4
9D01E924  AC400130   SW ZERO, 304(V0)
9D01E928  3C02A001   LUI V0, -24575
9D01E92C  244299A8   ADDIU V0, V0, -26200
9D01E930  90430101   LBU V1, 257(V0)
9D01E934  30B0007F   ANDI S0, A1, 127
9D01E938  8C440110   LW A0, 272(V0)
9D01E93C  02031823   SUBU V1, S0, V1
9D01E940  00031A00   SLL V1, V1, 8
9D01E944  00831821   ADDU V1, A0, V1
9D01E948  AC430110   SW V1, 272(V0)
9D01E94C  0B407979   J 0x9D01E5E4
9D01E950  A0500101   SB S0, 257(V0)
9D01E954  00052180   SLL A0, A1, 6
9D01E958  3C02A001   LUI V0, -24575
9D01E95C  244299A8   ADDIU V0, V0, -26200
9D01E960  3403C000   ORI V1, ZERO, -16384
9D01E964  00831821   ADDU V1, A0, V1
9D01E968  A0450102   SB A1, 258(V0)
9D01E96C  0B407979   J 0x9D01E5E4
9D01E970  AC430118   SW V1, 280(V0)
9D01E974  3C02A001   LUI V0, -24575
9D01E978  244299A8   ADDIU V0, V0, -26200
9D01E97C  7CA30100   EXT V1, A1, 4, 1
9D01E980  30A50001   ANDI A1, A1, 1
9D01E984  AC430104   SW V1, 260(V0)
9D01E988  A0500134   SB S0, 308(V0)
9D01E98C  10A0001E   BEQ A1, ZERO, 0x9D01EA08
9D01E990  24040001   ADDIU A0, ZERO, 1
9D01E994  7E050040   EXT A1, S0, 1, 1
9D01E998  AC440004   SW A0, 4(V0)
9D01E99C  10A0001D   BEQ A1, ZERO, 0x9D01EA14
9D01E9A0  24040001   ADDIU A0, ZERO, 1
9D01E9A4  32050004   ANDI A1, S0, 4
9D01E9A8  AC440054   SW A0, 84(V0)
9D01E9AC  10A0001C   BEQ A1, ZERO, 0x9D01EA20
9D01E9B0  24040001   ADDIU A0, ZERO, 1
9D01E9B4  32100008   ANDI S0, S0, 8
9D01E9B8  AC4400A4   SW A0, 164(V0)
9D01E9BC  1200000F   BEQ S0, ZERO, 0x9D01E9FC
9D01E9C0  24040001   ADDIU A0, ZERO, 1
9D01E9C4  1060000A   BEQ V1, ZERO, 0x9D01E9F0
9D01E9C8  AC4400D0   SW A0, 208(V0)
9D01E9CC  8C43011C   LW V1, 284(V0)
9D01E9D0  5460FF04   BNEL V1, ZERO, 0x9D01E5E4
9D01E9D4  AC400130   SW ZERO, 304(V0)
9D01E9D8  8C440118   LW A0, 280(V0)
9D01E9DC  8C430120   LW V1, 288(V0)
9D01E9E0  AC440114   SW A0, 276(V0)
9D01E9E4  AC43011C   SW V1, 284(V0)
9D01E9E8  0B407979   J 0x9D01E5E4
9D01E9EC  AC400130   SW ZERO, 304(V0)
9D01E9F0  AC40011C   SW ZERO, 284(V0)
9D01E9F4  0B407979   J 0x9D01E5E4
9D01E9F8  AC400130   SW ZERO, 304(V0)
9D01E9FC  AC4000F8   SW ZERO, 248(V0)
9D01EA00  0B407A71   J 0x9D01E9C4
9D01EA04  00002021   ADDU A0, ZERO, ZERO
9D01EA08  AC400044   SW ZERO, 68(V0)
9D01EA0C  0B407A65   J 0x9D01E994
9D01EA10  00002021   ADDU A0, ZERO, ZERO
9D01EA14  AC400094   SW ZERO, 148(V0)
9D01EA18  0B407A69   J 0x9D01E9A4
9D01EA1C  00002021   ADDU A0, ZERO, ZERO
9D01EA20  AC4000C4   SW ZERO, 196(V0)
9D01EA24  AC4000C8   SW ZERO, 200(V0)
9D01EA28  AC4000BC   SW ZERO, 188(V0)
9D01EA2C  AC4000C0   SW ZERO, 192(V0)
9D01EA30  0B407A6D   J 0x9D01E9B4
9D01EA34  00002021   ADDU A0, ZERO, ZERO
9D01EA38  24030001   ADDIU V1, ZERO, 1
9D01EA3C  0B407979   J 0x9D01E5E4
9D01EA40  AC43012C   SW V1, 300(V0)
826:                 
827:                 /* Read from $4000-$4017 */
828:                 uint8 apu_read(uint32 address)
829:                 {
9D01EA44  27BDFFE8   ADDIU SP, SP, -24
9D01EA48  AFBF0014   SW RA, 20(SP)
9D01EA4C  AFB00010   SW S0, 16(SP)
830:                    uint8 value;
831:                 
832:                    switch (address)
9D01EA50  24024015   ADDIU V0, ZERO, 16405
9D01EA54  14820025   BNE A0, V0, 0x9D01EAEC
9D01EA58  7C903A00   EXT S0, A0, 8, 8
833:                    {
834:                    case APU_SMASK:
835:                       value = 0;
9D01EA74  0010802B   SLTU S0, ZERO, S0
836:                       /* Return 1 in 0-5 bit pos if a channel is playing */
837:                       if (apu.rectangle[0].enabled && apu.rectangle[0].vbl_length)
9D01EA5C  3C02A001   LUI V0, -24575
9D01EA60  244299A8   ADDIU V0, V0, -26200
9D01EA64  8C430004   LW V1, 4(V0)
9D01EA68  10600003   BEQ V1, ZERO, 0x9D01EA78
9D01EA6C  00008021   ADDU S0, ZERO, ZERO
9D01EA70  8C500044   LW S0, 68(V0)
838:                          value |= 0x01;
839:                       if (apu.rectangle[1].enabled && apu.rectangle[1].vbl_length)
9D01EA78  8C430054   LW V1, 84(V0)
9D01EA7C  50600005   BEQL V1, ZERO, 0x9D01EA94
9D01EA80  8C4300A4   LW V1, 164(V0)
9D01EA84  8C440094   LW A0, 148(V0)
840:                          value |= 0x02;
9D01EA88  36030002   ORI V1, S0, 2
9D01EA8C  0064800B   MOVN S0, V1, A0
841:                       if (apu.triangle.enabled && apu.triangle.vbl_length)
9D01EA90  8C4300A4   LW V1, 164(V0)
9D01EA94  50600005   BEQL V1, ZERO, 0x9D01EAAC
9D01EA98  8C4300D0   LW V1, 208(V0)
9D01EA9C  8C4400C4   LW A0, 196(V0)
842:                          value |= 0x04;
9D01EAA0  36030004   ORI V1, S0, 4
9D01EAA4  0064800B   MOVN S0, V1, A0
843:                       if (apu.noise.enabled && apu.noise.vbl_length)
9D01EAA8  8C4300D0   LW V1, 208(V0)
9D01EAAC  10600004   BEQ V1, ZERO, 0x9D01EAC0
9D01EAB0  8C450104   LW A1, 260(V0)
9D01EAB4  8C4400F8   LW A0, 248(V0)
844:                          value |= 0x08;
9D01EAB8  36030008   ORI V1, S0, 8
9D01EABC  0064800B   MOVN S0, V1, A0
845:                 
846:                       /* bodge for timestamp queue */
847:                       if (apu.dmc.enabled)
848:                          value |= 0x10;
9D01EAC0  36030010   ORI V1, S0, 16
9D01EACC  0065800B   MOVN S0, V1, A1
849:                 
850:                       if (apu.dmc.irq_occurred)
9D01EAC4  8C440130   LW A0, 304(V0)
851:                          value |= 0x80;
9D01EAD0  36030080   ORI V1, S0, 128
852:                 
853:                       if (apu.irqclear_callback)
9D01EAC8  8C420164   LW V0, 356(V0)
9D01EAD4  10400005   BEQ V0, ZERO, 0x9D01EAEC
9D01EAD8  0064800B   MOVN S0, V1, A0
854:                          value |= apu.irqclear_callback();
9D01EADC  0040F809   JALR V0
9D01EAE0  00000000   NOP
9D01EAE4  00501025   OR V0, V0, S0
9D01EAE8  305000FF   ANDI S0, V0, 255
855:                 
856:                       break;
857:                 
858:                    default:
859:                       value = (address >> 8); /* heavy capacitance on data bus */
860:                       break;
861:                    }
862:                 
863:                    return value;
864:                 }
9D01EAEC  02001021   ADDU V0, S0, ZERO
9D01EAF0  8FBF0014   LW RA, 20(SP)
9D01EAF4  8FB00010   LW S0, 16(SP)
9D01EAF8  03E00008   JR RA
9D01EAFC  27BD0018   ADDIU SP, SP, 24
865:                 
866:                 #define CLIP_OUTPUT16(out) \
867:                 { \
868:                    /*out <<= 1;*/ \
869:                    if (out > 0x7FFF) \
870:                       out = 0x7FFF; \
871:                    else if (out < -0x8000) \
872:                       out = -0x8000; \
873:                 }
874:                 
875:                 void apu_process(void *buffer, int num_samples)
876:                 {
9D01D970  27BDFFB0   ADDIU SP, SP, -80
9D01D974  AFBF004C   SW RA, 76(SP)
9D01D978  AFBE0048   SW FP, 72(SP)
9D01D97C  AFB70044   SW S7, 68(SP)
9D01D980  AFB60040   SW S6, 64(SP)
9D01D984  AFB5003C   SW S5, 60(SP)
9D01D988  AFB40038   SW S4, 56(SP)
9D01D98C  AFB30034   SW S3, 52(SP)
9D01D990  AFB20030   SW S2, 48(SP)
9D01D994  AFB1002C   SW S1, 44(SP)
9D01D998  AFB00028   SW S0, 40(SP)
877:                    static int32 prev_sample = 0;
878:                 
879:                    int16 *buf16;
880:                    uint8 *buf8;
881:                 
882:                    if (NULL != buffer)
9D01D99C  1080003D   BEQ A0, ZERO, 0x9D01DA94
9D01D9A0  0080A821   ADDU S5, A0, ZERO
883:                    {
884:                       /* bleh */
885:                       apu.buffer = buffer;
9D01D9A4  3C03A001   LUI V1, -24575
9D01D9A8  247799A8   ADDIU S7, V1, -26200
9D01D9AC  AEE40138   SW A0, 312(S7)
9D01D9B0  00A08821   ADDU S1, A1, ZERO
886:                 
887:                       buf16 = (int16 *) buffer;
888:                       buf8 = (uint8 *) buffer;
889:                 
890:                       while (num_samples--)
9D01D9B4  00809821   ADDU S3, A0, ZERO
9D01D9B8  12200036   BEQ S1, ZERO, 0x9D01DA94
9D01D9BC  24120007   ADDIU S2, ZERO, 7
9D01DA8C  5620FFCD   BNEL S1, ZERO, 0x9D01D9C4
9D01DA90  92F60140   LBU S6, 320(S7)
891:                       {
892:                          int32 next_sample, accum = 0;
893:                 
894:                          if (apu.mix_enable & 0x01)
9D01D9C0  92F60140   LBU S6, 320(S7)
9D01D9C4  32C20001   ANDI V0, S6, 1
9D01D9C8  1440017C   BNE V0, ZERO, .LBB60
9D01D9CC  00008021   ADDU S0, ZERO, ZERO
895:                             accum += apu_rectangle_0();
896:                          if (apu.mix_enable & 0x02)
9D01D9D0  32C20002   ANDI V0, S6, 2
9D01D9D4  54400132   BNEL V0, ZERO, .LBB54
9D01D9D8  8EE20060   LW V0, 96(S7)
897:                             accum += apu_rectangle_1();
9D01DFB4  0B407677   J 0x9D01D9DC
9D01DFB8  02078021   ADDU S0, S0, A3
9D01E398  0B407677   J 0x9D01D9DC
9D01E39C  02078021   ADDU S0, S0, A3
898:                          if (apu.mix_enable & 0x04)
9D01D9DC  32C20004   ANDI V0, S6, 4
9D01D9E0  544000ED   BNEL V0, ZERO, .LBB51
9D01D9E4  8EE200B0   LW V0, 176(S7)
899:                             accum += apu_triangle();
9D01DE98  0B40767A   J 0x9D01D9E8
9D01DE9C  02148021   ADDU S0, S0, S4
900:                          if (apu.mix_enable & 0x08)
9D01D9E8  32C20008   ANDI V0, S6, 8
9D01D9EC  54400088   BNEL V0, ZERO, .LBB39
9D01D9F0  8EE200DC   LW V0, 220(S7)
901:                             accum += apu_noise();
9D01DD90  0B40767D   J 0x9D01D9F4
9D01DD94  021E8021   ADDU S0, S0, FP
9D01E1A8  0B40767D   J 0x9D01D9F4
9D01E1AC  021E8021   ADDU S0, S0, FP
902:                          if (apu.mix_enable & 0x10)
9D01D9F4  32C60010   ANDI A2, S6, 16
9D01D9F8  54C00032   BNEL A2, ZERO, .LBB32
9D01D9FC  8EE20110   LW V0, 272(S7)
903:                             accum += apu_dmc();
9D01DBB0  0B407680   J 0x9D01DA00
9D01DBB4  02028021   ADDU S0, S0, V0
9D01E20C  0B407680   J 0x9D01DA00
9D01E210  02028021   ADDU S0, S0, V0
904:                          if (apu.ext && (apu.mix_enable & 0x20))
9D01DA00  8EE20168   LW V0, 360(S7)
9D01DA04  50400006   BEQL V0, ZERO, 0x9D01DA20
9D01DA08  8EE20144   LW V0, 324(S7)
9D01DA0C  92E40140   LBU A0, 320(S7)
9D01DA10  30840020   ANDI A0, A0, 32
9D01DA14  548001E6   BNEL A0, ZERO, 0x9D01E1B0
9D01DA18  8C42000C   LW V0, 12(V0)
905:                             accum += apu.ext->process();
9D01E1B0  0040F809   JALR V0
9D01E1B4  00000000   NOP
9D01E1B8  0B407687   J 0x9D01DA1C
9D01E1BC  02028021   ADDU S0, S0, V0
906:                 
907:                          /* do any filtering */
908:                          if (APU_FILTER_NONE != apu.filter_type)
9D01DA1C  8EE20144   LW V0, 324(S7)
9D01DA20  5040000B   BEQL V0, ZERO, 0x9D01DA50
9D01DA24  2A028000   SLTI V0, S0, -32768
909:                          {
910:                             next_sample = accum;
911:                 
912:                             if (APU_FILTER_LOWPASS == apu.filter_type)
9D01DA28  24030001   ADDIU V1, ZERO, 1
9D01DA2C  104301E4   BEQ V0, V1, 0x9D01E1C0
9D01DA30  8F848154   LW A0, -32428(GP)
913:                             {
914:                                accum += prev_sample;
9D01E1C0  8F828154   LW V0, -32428(GP)
9D01E1C4  02021021   ADDU V0, S0, V0
9D01E1C8  0B407691   J 0x9D01DA44
9D01E1CC  00021043   SRA V0, V0, 1
915:                                accum >>= 1;
916:                             }
917:                             else
918:                                accum = (accum + accum + accum + prev_sample) >> 2;
9D01DA34  00101040   SLL V0, S0, 1
9D01DA38  00501021   ADDU V0, V0, S0
9D01DA3C  00441021   ADDU V0, V0, A0
9D01DA40  00021083   SRA V0, V0, 2
919:                 
920:                             prev_sample = next_sample;
9D01DA44  AF908154   SW S0, -32428(GP)
9D01DA48  00408021   ADDU S0, V0, ZERO
9D01DA4C  2A028000   SLTI V0, S0, -32768
921:                          }
922:                 
923:                          /* do clipping */
924:                          CLIP_OUTPUT16(accum);
925:                 
926:                          /* signed 16-bit output, unsigned 8-bit */
927:                          if (16 == apu.sample_bits)
9D01DA50  8EE50154   LW A1, 340(S7)
9D01DA54  24038000   ADDIU V1, ZERO, -32768
9D01DA58  0062800B   MOVN S0, V1, V0
9D01DA5C  24027FFF   ADDIU V0, ZERO, 32767
9D01DA60  34038000   ORI V1, ZERO, -32768
9D01DA64  0203202A   SLT A0, S0, V1
9D01DA68  0204100B   MOVN V0, S0, A0
9D01DA6C  24040010   ADDIU A0, ZERO, 16
9D01DA70  10A401C6   BEQ A1, A0, 0x9D01E18C
9D01DA74  2404FF80   ADDIU A0, ZERO, -128
928:                             *buf16++ = (int16) accum;
9D01E18C  A6A20000   SH V0, 0(S5)
9D01E190  26B50002   ADDIU S5, S5, 2
9D01E194  0B4076A3   J 0x9D01DA8C
9D01E198  2631FFFF   ADDIU S1, S1, -1
929:                          else
930:                             *buf8++ = (accum >> 8) ^ 0x80;
9D01DA78  00021203   SRA V0, V0, 8
9D01DA7C  00441026   XOR V0, V0, A0
9D01DA80  A2620000   SB V0, 0(S3)
9D01DA84  26730001   ADDIU S3, S3, 1
9D01DA88  2631FFFF   ADDIU S1, S1, -1
931:                       }
932:                    }
933:                 }
9D01DA94  8FBF004C   LW RA, 76(SP)
9D01DA98  8FBE0048   LW FP, 72(SP)
9D01DA9C  8FB70044   LW S7, 68(SP)
9D01DAA0  8FB60040   LW S6, 64(SP)
9D01DAA4  8FB5003C   LW S5, 60(SP)
9D01DAA8  8FB40038   LW S4, 56(SP)
9D01DAAC  8FB30034   LW S3, 52(SP)
9D01DAB0  8FB20030   LW S2, 48(SP)
9D01DAB4  8FB1002C   LW S1, 44(SP)
9D01DAB8  8FB00028   LW S0, 40(SP)
9D01DABC  03E00008   JR RA
9D01DAC0  27BD0050   ADDIU SP, SP, 80
9D01DAC4  8EE4011C   LW A0, 284(S7)
9D01DAC8  000229C3   SRA A1, V0, 7
9D01DACC  00451023   SUBU V0, V0, A1
9D01DAD0  10800034   BEQ A0, ZERO, 0x9D01DBA4
9D01DAD4  AEE20110   SW V0, 272(S7)
9D01DAD8  8EE40108   LW A0, 264(S7)
9D01DADC  0F40C3F8   JAL __subsf3
9D01DAE0  8EE5014C   LW A1, 332(S7)
9D01DAE4  0040A021   ADDU S4, V0, ZERO
9D01DAE8  AEE20108   SW V0, 264(S7)
9D01DAEC  02802021   ADDU A0, S4, ZERO
9D01DAF0  0F40D679   JAL __lesf2
9D01DAF4  00002821   ADDU A1, ZERO, ZERO
9D01DAF8  0443002A   BGEZL V0, 0x9D01DBA4
9D01DAFC  8EE20110   LW V0, 272(S7)
9D01DB00  0F40D8FF   JAL sitofp
9D01DB04  8EE4010C   LW A0, 268(S7)
9D01DB08  00402021   ADDU A0, V0, ZERO
9D01DB0C  0F40C3FA   JAL fpadd
9D01DB10  02802821   ADDU A1, S4, ZERO
9D01DB14  8EE4011C   LW A0, 284(S7)
9D01DB18  0004A027   NOR S4, ZERO, A0
9D01DB1C  32940007   ANDI S4, S4, 7
9D01DB20  1292002E   BEQ S4, S2, 0x9D01DBDC
9D01DB24  AEE20108   SW V0, 264(S7)
9D01DB28  2484FFFF   ADDIU A0, A0, -1
9D01DB2C  14800009   BNE A0, ZERO, .LBE34
9D01DB30  AEE4011C   SW A0, 284(S7)
9D01DB34  8EE20128   LW V0, 296(S7)
9D01DB38  504001A8   BEQL V0, ZERO, 0x9D01E1DC
9D01DB3C  8EE2012C   LW V0, 300(S7)
9D01DB40  8EE40118   LW A0, 280(S7)
9D01DB44  8EE20120   LW V0, 288(S7)
9D01DB48  AEE00130   SW ZERO, 304(S7)
9D01DB4C  AEE40114   SW A0, 276(S7)
9D01DB50  AEE2011C   SW V0, 284(S7)
9D01DB54  92E20124   LBU V0, 292(S7)
9D01DB58  0282A007   SRAV S4, V0, S4
9D01DB5C  32940001   ANDI S4, S4, 1
9D01DB60  12800015   BEQ S4, ZERO, 0x9D01DBB8
9D01DB64  92E20101   LBU V0, 257(S7)
9D01DB68  2C44007D   SLTIU A0, V0, 125
9D01DB6C  50800007   BEQL A0, ZERO, 0x9D01DB8C
9D01DB70  8EF40108   LW S4, 264(S7)
9D01DB74  8EE40110   LW A0, 272(S7)
9D01DB78  24420002   ADDIU V0, V0, 2
9D01DB7C  A2E20101   SB V0, 257(S7)
9D01DB80  24820200   ADDIU V0, A0, 512
9D01DB84  AEE20110   SW V0, 272(S7)
9D01DB88  8EF40108   LW S4, 264(S7)
9D01DB8C  02802021   ADDU A0, S4, ZERO
9D01DB90  0F40D679   JAL __lesf2
9D01DB94  00002821   ADDU A1, ZERO, ZERO
9D01DB98  0440FFD9   BLTZ V0, 0x9D01DB00
9D01DB9C  00000000   NOP
9D01DBA0  8EE20110   LW V0, 272(S7)
9D01DBA4  00022040   SLL A0, V0, 1
9D01DBA8  00821021   ADDU V0, A0, V0
9D01DBAC  00021083   SRA V0, V0, 2
9D01DBB0  0B407680   J 0x9D01DA00
9D01DBB4  02028021   ADDU S0, S0, V0
9D01DBB8  2C440002   SLTIU A0, V0, 2
9D01DBBC  1480FFF2   BNE A0, ZERO, 0x9D01DB88
9D01DBC0  2442FFFE   ADDIU V0, V0, -2
9D01DBC4  8EE40110   LW A0, 272(S7)
9D01DBC8  A2E20101   SB V0, 257(S7)
9D01DBCC  2482FE00   ADDIU V0, A0, -512
9D01DBD0  AEE20110   SW V0, 272(S7)
9D01DBD4  0B4076E3   J 0x9D01DB8C
9D01DBD8  8EF40108   LW S4, 264(S7)
9D01DBDC  0F40010B   JAL nes6502_getbyte
9D01DBE0  8EE40114   LW A0, 276(S7)
9D01DBE4  24040001   ADDIU A0, ZERO, 1
9D01DBE8  0F4044CE   JAL nes6502_burn
9D01DBEC  A2E20124   SB V0, 292(S7)
9D01DBF0  8EE20114   LW V0, 276(S7)
9D01DBF4  3403FFFF   ORI V1, ZERO, -1
9D01DBF8  50430175   BEQL V0, V1, 0x9D01E1D0
9D01DBFC  34028000   ORI V0, ZERO, -32768
9D01DC00  8EE4011C   LW A0, 284(S7)
9D01DC04  24420001   ADDIU V0, V0, 1
9D01DC08  0B4076CA   J 0x9D01DB28
9D01DC0C  AEE20114   SW V0, 276(S7)
9D01DC10  8EE400D0   LW A0, 208(S7)
9D01DC14  0002F1C3   SRA FP, V0, 7
9D01DC18  005EF023   SUBU FP, V0, FP
9D01DC1C  1080015F   BEQ A0, ZERO, 0x9D01E19C
9D01DC20  AEFE00DC   SW FP, 220(S7)
9D01DC24  8EE400F8   LW A0, 248(S7)
9D01DC28  1080015D   BEQ A0, ZERO, 0x9D01E1A0
9D01DC2C  001E1040   SLL V0, FP, 1
9D01DC30  8EE200F0   LW V0, 240(S7)
9D01DC34  14400181   BNE V0, ZERO, 0x9D01E23C
9D01DC38  8EE200E0   LW V0, 224(S7)
9D01DC3C  8EE700E4   LW A3, 228(S7)
9D01DC40  92F400E8   LBU S4, 232(S7)
9D01DC44  2484FFFF   ADDIU A0, A0, -1
9D01DC48  AEE400F8   SW A0, 248(S7)
9D01DC4C  2442FFFC   ADDIU V0, V0, -4
9D01DC50  2E84000F   SLTIU A0, S4, 15
9D01DC54  04410007   BGEZ V0, 0x9D01DC74
9D01DC58  26850001   ADDIU A1, S4, 1
9D01DC5C  1080FFFC   BEQ A0, ZERO, 0x9D01DC50
9D01DC60  00E21021   ADDU V0, A3, V0
9D01DC64  30B400FF   ANDI S4, A1, 255
9D01DC68  2E84000F   SLTIU A0, S4, 15
9D01DC6C  0440FFFB   BLTZ V0, 0x9D01DC5C
9D01DC70  26850001   ADDIU A1, S4, 1
9D01DC74  8EE400D4   LW A0, 212(S7)
9D01DC78  8EE5014C   LW A1, 332(S7)
9D01DC7C  AEE200E0   SW V0, 224(S7)
9D01DC80  0F40C3F8   JAL __subsf3
9D01DC84  A2F400E8   SB S4, 232(S7)
9D01DC88  00002021   ADDU A0, ZERO, ZERO
9D01DC8C  00402821   ADDU A1, V0, ZERO
9D01DC90  AEE200D4   SW V0, 212(S7)
9D01DC94  0F40D679   JAL __lesf2
9D01DC98  AFA20020   SW V0, 32(SP)
9D01DC9C  1840013F   BLEZ V0, 0x9D01E19C
9D01DCA0  8FA80020   LW T0, 32(SP)
9D01DCA4  8EE200EC   LW V0, 236(S7)
9D01DCA8  54400186   BNEL V0, ZERO, 0x9D01E2C4
9D01DCAC  92E200F4   LBU V0, 244(S7)
9D01DCB0  3A94000F   XORI S4, S4, 15
9D01DCB4  0014A200   SLL S4, S4, 8
9D01DCB8  AFB40010   SW S4, 16(SP)
9D01DCBC  01002021   ADDU A0, T0, ZERO
9D01DCC0  00002821   ADDU A1, ZERO, ZERO
9D01DCC4  0F40D679   JAL __lesf2
9D01DCC8  AFA80020   SW T0, 32(SP)
9D01DCCC  044101D0   BGEZ V0, 0x9D01E410
9D01DCD0  0000F021   ADDU FP, ZERO, ZERO
9D01DCD4  8EE400D8   LW A0, 216(S7)
9D01DCD8  0F40D8FF   JAL sitofp
9D01DCDC  0000A021   ADDU S4, ZERO, ZERO
9D01DCE0  AFA20018   SW V0, 24(SP)
9D01DCE4  8F87801C   LW A3, -32740(GP)
9D01DCE8  92E300FC   LBU V1, 252(S7)
9D01DCEC  AFA3001C   SW V1, 28(SP)
9D01DCF0  8FA80020   LW T0, 32(SP)
9D01DCF4  0B407741   J 0x9D01DD04
9D01DCF8  00402821   ADDU A1, V0, ZERO
9D01DCFC  8FA70014   LW A3, 20(SP)
9D01DD00  8FA50018   LW A1, 24(SP)
9D01DD04  01002021   ADDU A0, T0, ZERO
9D01DD08  0F40C3FA   JAL fpadd
9D01DD0C  AFA70024   SW A3, 36(SP)
9D01DD10  00404021   ADDU T0, V0, ZERO
9D01DD14  8FA70024   LW A3, 36(SP)
9D01DD18  8FA3001C   LW V1, 28(SP)
9D01DD1C  00E35024   AND T2, A3, V1
9D01DD20  30E20001   ANDI V0, A3, 1
9D01DD24  000A502B   SLTU T2, ZERO, T2
9D01DD28  01425026   XOR T2, T2, V0
9D01DD2C  00073843   SRA A3, A3, 1
9D01DD30  000A5380   SLL T2, T2, 14
9D01DD34  8FA30010   LW V1, 16(SP)
9D01DD38  02834821   ADDU T1, S4, V1
9D01DD3C  0283A023   SUBU S4, S4, V1
9D01DD40  01002021   ADDU A0, T0, ZERO
9D01DD44  00002821   ADDU A1, ZERO, ZERO
9D01DD48  01473825   OR A3, T2, A3
9D01DD4C  AFA70014   SW A3, 20(SP)
9D01DD50  0122A00A   MOVZ S4, T1, V0
9D01DD54  27DE0001   ADDIU FP, FP, 1
9D01DD58  0F40D679   JAL __lesf2
9D01DD5C  AFA80020   SW T0, 32(SP)
9D01DD60  0440FFE6   BLTZ V0, 0x9D01DCFC
9D01DD64  8FA80020   LW T0, 32(SP)
9D01DD68  AEE800D4   SW T0, 212(S7)
9D01DD6C  8FA30014   LW V1, 20(SP)
9D01DD70  AF83801C   SW V1, -32740(GP)
9D01DD74  029E001A   DIV S4, FP
9D01DD78  03C001F4   TEQ FP, ZERO
9D01DD7C  0000A012   MFLO S4
9D01DD80  0014F040   SLL FP, S4, 1
9D01DD84  029EF021   ADDU FP, S4, FP
9D01DD88  AEF400DC   SW S4, 220(S7)
9D01DD8C  001EF083   SRA FP, FP, 2
9D01DD90  0B40767D   J 0x9D01D9F4
9D01DD94  021E8021   ADDU S0, S0, FP
9D01DD98  8EE400A4   LW A0, 164(S7)
9D01DD9C  0002A1C3   SRA S4, V0, 7
9D01DDA0  0054A023   SUBU S4, V0, S4
9D01DDA4  1080003A   BEQ A0, ZERO, 0x9D01DE90
9D01DDA8  AEF400B0   SW S4, 176(S7)
9D01DDAC  8EE400C4   LW A0, 196(S7)
9D01DDB0  10800038   BEQ A0, ZERO, 0x9D01DE94
9D01DDB4  00141083   SRA V0, S4, 2
9D01DDB8  8EE200BC   LW V0, 188(S7)
9D01DDBC  50400129   BEQL V0, ZERO, 0x9D01E264
9D01DDC0  8EE200B8   LW V0, 184(S7)
9D01DDC4  8EE200C8   LW V0, 200(S7)
9D01DDC8  58400004   BLEZL V0, 0x9D01DDDC
9D01DDCC  8EE500B8   LW A1, 184(S7)
9D01DDD0  2442FFFF   ADDIU V0, V0, -1
9D01DDD4  AEE200C8   SW V0, 200(S7)
9D01DDD8  8EE500B8   LW A1, 184(S7)
9D01DDDC  14A00003   BNE A1, ZERO, 0x9D01DDEC
9D01DDE0  2484FFFF   ADDIU A0, A0, -1
9D01DDE4  AEE400C4   SW A0, 196(S7)
9D01DDE8  8EE200C8   LW V0, 200(S7)
9D01DDEC  10400029   BEQ V0, ZERO, 0x9D01DE94
9D01DDF0  00141083   SRA V0, S4, 2
9D01DDF4  8EFE00AC   LW FP, 172(S7)
9D01DDF8  2BC20004   SLTI V0, FP, 4
9D01DDFC  14400025   BNE V0, ZERO, 0x9D01DE94
9D01DE00  00141083   SRA V0, S4, 2
9D01DE04  8EE400A8   LW A0, 168(S7)
9D01DE08  0F40C3F8   JAL __subsf3
9D01DE0C  8EE5014C   LW A1, 332(S7)
9D01DE10  00402021   ADDU A0, V0, ZERO
9D01DE14  00002821   ADDU A1, ZERO, ZERO
9D01DE18  AEE200A8   SW V0, 168(S7)
9D01DE1C  0F40D679   JAL __lesf2
9D01DE20  AFA20024   SW V0, 36(SP)
9D01DE24  0441001B   BGEZ V0, 0x9D01DE94
9D01DE28  00141083   SRA V0, S4, 2
9D01DE2C  0F40D8FF   JAL sitofp
9D01DE30  03C02021   ADDU A0, FP, ZERO
9D01DE34  AFA20010   SW V0, 16(SP)
9D01DE38  92FE00B4   LBU FP, 180(S7)
9D01DE3C  8FA70024   LW A3, 36(SP)
9D01DE40  8FA50010   LW A1, 16(SP)
9D01DE44  0F40C3FA   JAL fpadd
9D01DE48  00E02021   ADDU A0, A3, ZERO
9D01DE4C  00403821   ADDU A3, V0, ZERO
9D01DE50  27DE0001   ADDIU FP, FP, 1
9D01DE54  33DE00FF   ANDI FP, FP, 255
9D01DE58  33C80010   ANDI T0, FP, 16
9D01DE5C  2682FE00   ADDIU V0, S4, -512
9D01DE60  26940200   ADDIU S4, S4, 512
9D01DE64  00E02021   ADDU A0, A3, ZERO
9D01DE68  00002821   ADDU A1, ZERO, ZERO
9D01DE6C  33DE001F   ANDI FP, FP, 31
9D01DE70  0048A00B   MOVN S4, V0, T0
9D01DE74  0F40D679   JAL __lesf2
9D01DE78  AFA70024   SW A3, 36(SP)
9D01DE7C  0440FFF0   BLTZ V0, 0x9D01DE40
9D01DE80  8FA70024   LW A3, 36(SP)
9D01DE84  AEF400B0   SW S4, 176(S7)
9D01DE88  AEE700A8   SW A3, 168(S7)
9D01DE8C  A2FE00B4   SB FP, 180(S7)
9D01DE90  00141083   SRA V0, S4, 2
9D01DE94  0054A021   ADDU S4, V0, S4
9D01DE98  0B40767A   J 0x9D01D9E8
9D01DE9C  02148021   ADDU S0, S0, S4
9D01DEA0  8EE40054   LW A0, 84(S7)
9D01DEA4  0002F1C3   SRA FP, V0, 7
9D01DEA8  005EF023   SUBU FP, V0, FP
9D01DEAC  AEFE0060   SW FP, 96(S7)
9D01DEB0  10800040   BEQ A0, ZERO, 0x9D01DFB4
9D01DEB4  03C03821   ADDU A3, FP, ZERO
9D01DEB8  8EE50094   LW A1, 148(S7)
9D01DEBC  50A0FEC7   BEQL A1, ZERO, 0x9D01D9DC
9D01DEC0  02078021   ADDU S0, S0, A3
9D01DEC4  8EE20068   LW V0, 104(S7)
9D01DEC8  144000F2   BNE V0, ZERO, 0x9D01E294
9D01DECC  8EE40088   LW A0, 136(S7)
9D01DED0  8EE8008C   LW T0, 140(S7)
9D01DED4  92E20090   LBU V0, 144(S7)
9D01DED8  24A5FFFF   ADDIU A1, A1, -1
9D01DEDC  AEE50094   SW A1, 148(S7)
9D01DEE0  2484FFFC   ADDIU A0, A0, -4
9D01DEE4  2C45000F   SLTIU A1, V0, 15
9D01DEE8  04810007   BGEZ A0, 0x9D01DF08
9D01DEEC  24470001   ADDIU A3, V0, 1
9D01DEF0  10A0FFFC   BEQ A1, ZERO, 0x9D01DEE4
9D01DEF4  01042021   ADDU A0, T0, A0
9D01DEF8  30E200FF   ANDI V0, A3, 255
9D01DEFC  2C45000F   SLTIU A1, V0, 15
9D01DF00  0480FFFB   BLTZ A0, 0x9D01DEF0
9D01DF04  24470001   ADDIU A3, V0, 1
9D01DF08  8EE5005C   LW A1, 92(S7)
9D01DF0C  AEE40088   SW A0, 136(S7)
9D01DF10  A2E20090   SB V0, 144(S7)
9D01DF14  28A20008   SLTI V0, A1, 8
9D01DF18  14400026   BNE V0, ZERO, 0x9D01DFB4
9D01DF1C  03C03821   ADDU A3, FP, ZERO
9D01DF20  8EE80080   LW T0, 128(S7)
9D01DF24  55000006   BNEL T0, ZERO, 0x9D01DF40
9D01DF28  8EE20078   LW V0, 120(S7)
9D01DF2C  8EE20084   LW V0, 132(S7)
9D01DF30  0045102A   SLT V0, V0, A1
9D01DF34  5440FEA9   BNEL V0, ZERO, 0x9D01D9DC
9D01DF38  02078021   ADDU S0, S0, A3
9D01DF3C  8EE20078   LW V0, 120(S7)
9D01DF40  10400011   BEQ V0, ZERO, 0x9D01DF88
9D01DF44  00A0A021   ADDU S4, A1, ZERO
9D01DF48  92E4007C   LBU A0, 124(S7)
9D01DF4C  5080000F   BEQL A0, ZERO, 0x9D01DF8C
9D01DF50  8EE40058   LW A0, 88(S7)
9D01DF54  8EE20070   LW V0, 112(S7)
9D01DF58  2442FFFE   ADDIU V0, V0, -2
9D01DF5C  0441000A   BGEZ V0, 0x9D01DF88
9D01DF60  AEE20070   SW V0, 112(S7)
9D01DF64  11000118   BEQ T0, ZERO, 0x9D01E3C8
9D01DF68  8EE70074   LW A3, 116(S7)
9D01DF6C  00A0A021   ADDU S4, A1, ZERO
9D01DF70  00942807   SRAV A1, S4, A0
9D01DF74  00471021   ADDU V0, V0, A3
9D01DF78  0440FFFD   BLTZ V0, 0x9D01DF70
9D01DF7C  0285A023   SUBU S4, S4, A1
9D01DF80  AEF4005C   SW S4, 92(S7)
9D01DF84  AEE20070   SW V0, 112(S7)
9D01DF88  8EE40058   LW A0, 88(S7)
9D01DF8C  0F40C3F8   JAL __subsf3
9D01DF90  8EE5014C   LW A1, 332(S7)
9D01DF94  00002021   ADDU A0, ZERO, ZERO
9D01DF98  00402821   ADDU A1, V0, ZERO
9D01DF9C  AEE20058   SW V0, 88(S7)
9D01DFA0  0F40D679   JAL __lesf2
9D01DFA4  AFA20020   SW V0, 32(SP)
9D01DFA8  03C03821   ADDU A3, FP, ZERO
9D01DFAC  1C4000C8   BGTZ V0, 0x9D01E2D0
9D01DFB0  8FA80020   LW T0, 32(SP)
9D01DFB4  0B407677   J 0x9D01D9DC
9D01DFB8  02078021   ADDU S0, S0, A3
9D01DFBC  8EE20010   LW V0, 16(S7)
9D01DFC0  8EE40004   LW A0, 4(S7)
9D01DFC4  000281C3   SRA S0, V0, 7
9D01DFC8  00508023   SUBU S0, V0, S0
9D01DFCC  1080FE80   BEQ A0, ZERO, 0x9D01D9D0
9D01DFD0  AEF00010   SW S0, 16(S7)
9D01DFD4  8EE50044   LW A1, 68(S7)
9D01DFD8  10A0FE7E   BEQ A1, ZERO, 0x9D01D9D4
9D01DFDC  32C20002   ANDI V0, S6, 2
9D01DFE0  8EE20018   LW V0, 24(S7)
9D01DFE4  1440008B   BNE V0, ZERO, 0x9D01E214
9D01DFE8  8EE40038   LW A0, 56(S7)
9D01DFEC  8EE8003C   LW T0, 60(S7)
9D01DFF0  92E20040   LBU V0, 64(S7)
9D01DFF4  24A5FFFF   ADDIU A1, A1, -1
9D01DFF8  AEE50044   SW A1, 68(S7)
9D01DFFC  2484FFFC   ADDIU A0, A0, -4
9D01E000  2C45000F   SLTIU A1, V0, 15
9D01E004  04810007   BGEZ A0, 0x9D01E024
9D01E008  24470001   ADDIU A3, V0, 1
9D01E00C  10A0FFFC   BEQ A1, ZERO, 0x9D01E000
9D01E010  01042021   ADDU A0, T0, A0
9D01E014  30E200FF   ANDI V0, A3, 255
9D01E018  2C45000F   SLTIU A1, V0, 15
9D01E01C  0480FFFB   BLTZ A0, 0x9D01E00C
9D01E020  24470001   ADDIU A3, V0, 1
9D01E024  8EE5000C   LW A1, 12(S7)
9D01E028  AEE40038   SW A0, 56(S7)
9D01E02C  A2E20040   SB V0, 64(S7)
9D01E030  28A20008   SLTI V0, A1, 8
9D01E034  1440FE67   BNE V0, ZERO, 0x9D01D9D4
9D01E038  32C20002   ANDI V0, S6, 2
9D01E03C  8EE80030   LW T0, 48(S7)
9D01E040  55000006   BNEL T0, ZERO, 0x9D01E05C
9D01E044  8EE20028   LW V0, 40(S7)
9D01E048  8EE20034   LW V0, 52(S7)
9D01E04C  0045102A   SLT V0, V0, A1
9D01E050  1440FE60   BNE V0, ZERO, 0x9D01D9D4
9D01E054  32C20002   ANDI V0, S6, 2
9D01E058  8EE20028   LW V0, 40(S7)
9D01E05C  10400012   BEQ V0, ZERO, 0x9D01E0A8
9D01E060  00A0A021   ADDU S4, A1, ZERO
9D01E064  92E4002C   LBU A0, 44(S7)
9D01E068  50800010   BEQL A0, ZERO, 0x9D01E0AC
9D01E06C  8EE40008   LW A0, 8(S7)
9D01E070  8EE20020   LW V0, 32(S7)
9D01E074  2442FFFE   ADDIU V0, V0, -2
9D01E078  0441000B   BGEZ V0, 0x9D01E0A8
9D01E07C  AEE20020   SW V0, 32(S7)
9D01E080  110000C7   BEQ T0, ZERO, 0x9D01E3A0
9D01E084  8EE70024   LW A3, 36(S7)
9D01E088  00A0A021   ADDU S4, A1, ZERO
9D01E08C  00942807   SRAV A1, S4, A0
9D01E090  00052827   NOR A1, ZERO, A1
9D01E094  00471021   ADDU V0, V0, A3
9D01E098  0440FFFC   BLTZ V0, 0x9D01E08C
9D01E09C  00B4A021   ADDU S4, A1, S4
9D01E0A0  AEF4000C   SW S4, 12(S7)
9D01E0A4  AEE20020   SW V0, 32(S7)
9D01E0A8  8EE40008   LW A0, 8(S7)
9D01E0AC  0F40C3F8   JAL __subsf3
9D01E0B0  8EE5014C   LW A1, 332(S7)
9D01E0B4  0040F021   ADDU FP, V0, ZERO
9D01E0B8  00002021   ADDU A0, ZERO, ZERO
9D01E0BC  00402821   ADDU A1, V0, ZERO
9D01E0C0  0F40D679   JAL __lesf2
9D01E0C4  AEE20008   SW V0, 8(S7)
9D01E0C8  1840FE42   BLEZ V0, 0x9D01D9D4
9D01E0CC  32C20002   ANDI V0, S6, 2
9D01E0D0  8EE20014   LW V0, 20(S7)
9D01E0D4  504000CA   BEQL V0, ZERO, 0x9D01E400
9D01E0D8  92E20040   LBU V0, 64(S7)
9D01E0DC  92E2001C   LBU V0, 28(S7)
9D01E0E0  00021200   SLL V0, V0, 8
9D01E0E4  AFA20010   SW V0, 16(SP)
9D01E0E8  03C02021   ADDU A0, FP, ZERO
9D01E0EC  0F40D679   JAL __lesf2
9D01E0F0  00002821   ADDU A1, ZERO, ZERO
9D01E0F4  044300C8   BGEZL V0, 0x9D01E418
9D01E0F8  0000A021   ADDU S4, ZERO, ZERO
9D01E0FC  0F40D8FF   JAL sitofp
9D01E100  26840001   ADDIU A0, S4, 1
9D01E104  AFA20014   SW V0, 20(SP)
9D01E108  92E80048   LBU T0, 72(S7)
9D01E10C  8EE3004C   LW V1, 76(S7)
9D01E110  AFA30018   SW V1, 24(SP)
9D01E114  0000A021   ADDU S4, ZERO, ZERO
9D01E118  00008021   ADDU S0, ZERO, ZERO
9D01E11C  8FA50014   LW A1, 20(SP)
9D01E120  03C02021   ADDU A0, FP, ZERO
9D01E124  0F40C3FA   JAL fpadd
9D01E128  AFA80020   SW T0, 32(SP)
9D01E12C  0040F021   ADDU FP, V0, ZERO
9D01E130  8FA80020   LW T0, 32(SP)
9D01E134  25080001   ADDIU T0, T0, 1
9D01E138  3108000F   ANDI T0, T0, 15
9D01E13C  8FA30018   LW V1, 24(SP)
9D01E140  0103482A   SLT T1, T0, V1
9D01E144  8FA30010   LW V1, 16(SP)
9D01E148  02031021   ADDU V0, S0, V1
9D01E14C  02038023   SUBU S0, S0, V1
9D01E150  03C02021   ADDU A0, FP, ZERO
9D01E154  00002821   ADDU A1, ZERO, ZERO
9D01E158  0049800B   MOVN S0, V0, T1
9D01E15C  26940001   ADDIU S4, S4, 1
9D01E160  0F40D679   JAL __lesf2
9D01E164  AFA80020   SW T0, 32(SP)
9D01E168  0440FFEC   BLTZ V0, 0x9D01E11C
9D01E16C  8FA80020   LW T0, 32(SP)
9D01E170  AEFE0008   SW FP, 8(S7)
9D01E174  A2E80048   SB T0, 72(S7)
9D01E178  0214001A   DIV S0, S4
9D01E17C  028001F4   TEQ S4, ZERO
9D01E180  00008012   MFLO S0
9D01E184  0B407674   J 0x9D01D9D0
9D01E188  AEF00010   SW S0, 16(S7)
9D01E18C  A6A20000   SH V0, 0(S5)
9D01E190  26B50002   ADDIU S5, S5, 2
9D01E194  0B4076A3   J 0x9D01DA8C
9D01E198  2631FFFF   ADDIU S1, S1, -1
9D01E19C  001E1040   SLL V0, FP, 1
9D01E1A0  03C2F021   ADDU FP, FP, V0
9D01E1A4  001EF083   SRA FP, FP, 2
9D01E1A8  0B40767D   J 0x9D01D9F4
9D01E1AC  021E8021   ADDU S0, S0, FP
9D01E1B0  0040F809   JALR V0
9D01E1B4  00000000   NOP
9D01E1B8  0B407687   J 0x9D01DA1C
9D01E1BC  02028021   ADDU S0, S0, V0
9D01E1C0  8F828154   LW V0, -32428(GP)
9D01E1C4  02021021   ADDU V0, S0, V0
9D01E1C8  0B407691   J 0x9D01DA44
9D01E1CC  00021043   SRA V0, V0, 1
9D01E1D0  AEE20114   SW V0, 276(S7)
9D01E1D4  0B4076CA   J 0x9D01DB28
9D01E1D8  8EE4011C   LW A0, 284(S7)
9D01E1DC  10400006   BEQ V0, ZERO, 0x9D01E1F8
9D01E1E0  24030001   ADDIU V1, ZERO, 1
9D01E1E4  8EE20160   LW V0, 352(S7)
9D01E1E8  10400003   BEQ V0, ZERO, 0x9D01E1F8
9D01E1EC  AEE30130   SW V1, 304(S7)
9D01E1F0  0040F809   JALR V0
9D01E1F4  00000000   NOP
9D01E1F8  AEE00104   SW ZERO, 260(S7)
9D01E1FC  8EE20110   LW V0, 272(S7)
9D01E200  00022040   SLL A0, V0, 1
9D01E204  00821021   ADDU V0, A0, V0
9D01E208  00021083   SRA V0, V0, 2
9D01E20C  0B407680   J 0x9D01DA00
9D01E210  02028021   ADDU S0, S0, V0
9D01E214  8EE7003C   LW A3, 60(S7)
9D01E218  92E20040   LBU V0, 64(S7)
9D01E21C  0B40788B   J 0x9D01E22C
9D01E220  2484FFFC   ADDIU A0, A0, -4
9D01E224  30A2000F   ANDI V0, A1, 15
9D01E228  00E42021   ADDU A0, A3, A0
9D01E22C  0480FFFD   BLTZ A0, 0x9D01E224
9D01E230  24450001   ADDIU A1, V0, 1
9D01E234  0B40780A   J 0x9D01E028
9D01E238  8EE5000C   LW A1, 12(S7)
9D01E23C  8EE500E4   LW A1, 228(S7)
9D01E240  92F400E8   LBU S4, 232(S7)
9D01E244  0B407895   J 0x9D01E254
9D01E248  2442FFFC   ADDIU V0, V0, -4
9D01E24C  3094000F   ANDI S4, A0, 15
9D01E250  00A21021   ADDU V0, A1, V0
9D01E254  0440FFFD   BLTZ V0, 0x9D01E24C
9D01E258  26840001   ADDIU A0, S4, 1
9D01E25C  0B40771E   J 0x9D01DC78
9D01E260  8EE400D4   LW A0, 212(S7)
9D01E264  5440FEE1   BNEL V0, ZERO, 0x9D01DDEC
9D01E268  8EE200C8   LW V0, 200(S7)
9D01E26C  8EE200C0   LW V0, 192(S7)
9D01E270  5040FEDE   BEQL V0, ZERO, 0x9D01DDEC
9D01E274  8EE200C8   LW V0, 200(S7)
9D01E278  2442FFFF   ADDIU V0, V0, -1
9D01E27C  1440000F   BNE V0, ZERO, 0x9D01E2BC
9D01E280  AEE200C0   SW V0, 192(S7)
9D01E284  8EE200C8   LW V0, 200(S7)
9D01E288  24030001   ADDIU V1, ZERO, 1
9D01E28C  0B40777B   J 0x9D01DDEC
9D01E290  AEE300BC   SW V1, 188(S7)
9D01E294  8EE7008C   LW A3, 140(S7)
9D01E298  92E20090   LBU V0, 144(S7)
9D01E29C  0B4078AB   J 0x9D01E2AC
9D01E2A0  2484FFFC   ADDIU A0, A0, -4
9D01E2A4  30A2000F   ANDI V0, A1, 15
9D01E2A8  00E42021   ADDU A0, A3, A0
9D01E2AC  0480FFFD   BLTZ A0, 0x9D01E2A4
9D01E2B0  24450001   ADDIU A1, V0, 1
9D01E2B4  0B4077C3   J 0x9D01DF0C
9D01E2B8  8EE5005C   LW A1, 92(S7)
9D01E2BC  0B40777B   J 0x9D01DDEC
9D01E2C0  8EE200C8   LW V0, 200(S7)
9D01E2C4  00021200   SLL V0, V0, 8
9D01E2C8  0B40772F   J 0x9D01DCBC
9D01E2CC  AFA20010   SW V0, 16(SP)
9D01E2D0  8EE20064   LW V0, 100(S7)
9D01E2D4  50400046   BEQL V0, ZERO, 0x9D01E3F0
9D01E2D8  92E20090   LBU V0, 144(S7)
9D01E2DC  92E2006C   LBU V0, 108(S7)
9D01E2E0  00021200   SLL V0, V0, 8
9D01E2E4  AFA20010   SW V0, 16(SP)
9D01E2E8  01002021   ADDU A0, T0, ZERO
9D01E2EC  00002821   ADDU A1, ZERO, ZERO
9D01E2F0  0F40D679   JAL __lesf2
9D01E2F4  AFA80020   SW T0, 32(SP)
9D01E2F8  04410049   BGEZ V0, 0x9D01E420
9D01E2FC  0000F021   ADDU FP, ZERO, ZERO
9D01E300  0F40D8FF   JAL sitofp
9D01E304  26840001   ADDIU A0, S4, 1
9D01E308  AFA20014   SW V0, 20(SP)
9D01E30C  92E70098   LBU A3, 152(S7)
9D01E310  8EE3009C   LW V1, 156(S7)
9D01E314  AFA30018   SW V1, 24(SP)
9D01E318  0000F021   ADDU FP, ZERO, ZERO
9D01E31C  0000A021   ADDU S4, ZERO, ZERO
9D01E320  8FA80020   LW T0, 32(SP)
9D01E324  8FA50014   LW A1, 20(SP)
9D01E328  01002021   ADDU A0, T0, ZERO
9D01E32C  0F40C3FA   JAL fpadd
9D01E330  AFA70024   SW A3, 36(SP)
9D01E334  00404021   ADDU T0, V0, ZERO
9D01E338  8FA70024   LW A3, 36(SP)
9D01E33C  24E70001   ADDIU A3, A3, 1
9D01E340  30E7000F   ANDI A3, A3, 15
9D01E344  8FA30018   LW V1, 24(SP)
9D01E348  00E3482A   SLT T1, A3, V1
9D01E34C  8FA30010   LW V1, 16(SP)
9D01E350  02831021   ADDU V0, S4, V1
9D01E354  0283A023   SUBU S4, S4, V1
9D01E358  01002021   ADDU A0, T0, ZERO
9D01E35C  00002821   ADDU A1, ZERO, ZERO
9D01E360  0049A00B   MOVN S4, V0, T1
9D01E364  27DE0001   ADDIU FP, FP, 1
9D01E368  AFA70024   SW A3, 36(SP)
9D01E36C  0F40D679   JAL __lesf2
9D01E370  AFA80020   SW T0, 32(SP)
9D01E374  8FA70024   LW A3, 36(SP)
9D01E378  0440FFEA   BLTZ V0, 0x9D01E324
9D01E37C  8FA80020   LW T0, 32(SP)
9D01E380  AEE80058   SW T0, 88(S7)
9D01E384  A2E70098   SB A3, 152(S7)
9D01E388  029E001A   DIV S4, FP
9D01E38C  03C001F4   TEQ FP, ZERO
9D01E390  00003812   MFLO A3
9D01E394  AEE70060   SW A3, 96(S7)
9D01E398  0B407677   J 0x9D01D9DC
9D01E39C  02078021   ADDU S0, S0, A3
9D01E3A0  00942807   SRAV A1, S4, A0
9D01E3A4  00471021   ADDU V0, V0, A3
9D01E3A8  0441FF3D   BGEZ V0, 0x9D01E0A0
9D01E3AC  00B4A021   ADDU S4, A1, S4
9D01E3B0  00942807   SRAV A1, S4, A0
9D01E3B4  00471021   ADDU V0, V0, A3
9D01E3B8  0440FFF9   BLTZ V0, 0x9D01E3A0
9D01E3BC  00B4A021   ADDU S4, A1, S4
9D01E3C0  0B407829   J 0x9D01E0A4
9D01E3C4  AEF4000C   SW S4, 12(S7)
9D01E3C8  00942807   SRAV A1, S4, A0
9D01E3CC  00471021   ADDU V0, V0, A3
9D01E3D0  0441FEEB   BGEZ V0, 0x9D01DF80
9D01E3D4  00B4A021   ADDU S4, A1, S4
9D01E3D8  00942807   SRAV A1, S4, A0
9D01E3DC  00471021   ADDU V0, V0, A3
9D01E3E0  0440FFF9   BLTZ V0, 0x9D01E3C8
9D01E3E4  00B4A021   ADDU S4, A1, S4
9D01E3E8  0B4077E1   J 0x9D01DF84
9D01E3EC  AEF4005C   SW S4, 92(S7)
9D01E3F0  3842000F   XORI V0, V0, 15
9D01E3F4  00021200   SLL V0, V0, 8
9D01E3F8  0B4078BA   J 0x9D01E2E8
9D01E3FC  AFA20010   SW V0, 16(SP)
9D01E400  3842000F   XORI V0, V0, 15
9D01E404  00021200   SLL V0, V0, 8
9D01E408  0B40783A   J 0x9D01E0E8
9D01E40C  AFA20010   SW V0, 16(SP)
9D01E410  0B40775D   J 0x9D01DD74
9D01E414  0000A021   ADDU S4, ZERO, ZERO
9D01E418  0B40785E   J 0x9D01E178
9D01E41C  00008021   ADDU S0, ZERO, ZERO
9D01E420  0B4078E2   J 0x9D01E388
9D01E424  0000A021   ADDU S4, ZERO, ZERO
934:                 
935:                 /* set the filter type */
936:                 void apu_setfilter(int filter_type)
937:                 {
938:                    apu.filter_type = filter_type;
9D01EB00  3C02A001   LUI V0, -24575
9D01EB04  03E00008   JR RA
9D01EB08  AC449AEC   SW A0, -25876(V0)
9D01F4B8  24030002   ADDIU V1, ZERO, 2
9D01F4BC  AEA30144   SW V1, 324(S5)
939:                 }
940:                 
941:                 void apu_reset(void)
942:                 {
9D01EB0C  27BDFFA8   ADDIU SP, SP, -88
9D01EB10  AFBF0054   SW RA, 84(SP)
9D01EB14  AFBE0050   SW FP, 80(SP)
9D01EB18  AFB7004C   SW S7, 76(SP)
9D01EB1C  AFB60048   SW S6, 72(SP)
9D01EB20  AFB50044   SW S5, 68(SP)
9D01EB24  AFB40040   SW S4, 64(SP)
9D01EB28  AFB3003C   SW S3, 60(SP)
9D01EB2C  AFB20038   SW S2, 56(SP)
9D01EB30  AFB10034   SW S1, 52(SP)
9D01EB34  AFB00030   SW S0, 48(SP)
943:                    uint32 address;
944:                 
945:                    /* initialize all channel members */
946:                    for (address = 0x4000; address <= 0x4013; address++)
9D01EBD4  241E4014   ADDIU FP, ZERO, 16404
9D01EC54  105E00B5   BEQ V0, FP, 0x9D01EF2C
9D01EC58  24420001   ADDIU V0, V0, 1
947:                       apu_write(address, 0);
948:                 
949:                    apu_write(0x4015, 0);
950:                 
951:                    if (apu.ext && NULL != apu.ext->reset)
9D01EE80  8C620168   LW V0, 360(V1)
9D01EEBC  1040000F   BEQ V0, ZERO, 0x9D01EEFC
9D01EEC0  AC600130   SW ZERO, 304(V1)
9D01EEC4  8C590008   LW T9, 8(V0)
9D01EEC8  1320000C   BEQ T9, ZERO, 0x9D01EEFC
9D01EECC  8FBF0054   LW RA, 84(SP)
952:                       apu.ext->reset();
9D01EEF4  03200008   JR T9
9D01EEF8  27BD0058   ADDIU SP, SP, 88
953:                 }
9D01EED0  8FBE0050   LW FP, 80(SP)
9D01EED4  8FB7004C   LW S7, 76(SP)
9D01EED8  8FB60048   LW S6, 72(SP)
9D01EEDC  8FB50044   LW S5, 68(SP)
9D01EEE0  8FB40040   LW S4, 64(SP)
9D01EEE4  8FB3003C   LW S3, 60(SP)
9D01EEE8  8FB20038   LW S2, 56(SP)
9D01EEEC  8FB10034   LW S1, 52(SP)
9D01EEF0  8FB00030   LW S0, 48(SP)
9D01EEFC  8FBF0054   LW RA, 84(SP)
9D01EF00  8FBE0050   LW FP, 80(SP)
9D01EF04  8FB7004C   LW S7, 76(SP)
9D01EF08  8FB60048   LW S6, 72(SP)
9D01EF0C  8FB50044   LW S5, 68(SP)
9D01EF10  8FB40040   LW S4, 64(SP)
9D01EF14  8FB3003C   LW S3, 60(SP)
9D01EF18  8FB20038   LW S2, 56(SP)
9D01EF1C  8FB10034   LW S1, 52(SP)
9D01EF20  8FB00030   LW S0, 48(SP)
9D01EF24  03E00008   JR RA
9D01EF28  27BD0058   ADDIU SP, SP, 88
9D01EF2C  A07700A0   SB S7, 160(V1)
9D01EF30  AC7600B8   SW S6, 184(V1)
9D01EF34  A06D00A1   SB T5, 161(V1)
9D01EF38  A06C00A2   SB T4, 162(V1)
9D01EF3C  AC6B00AC   SW T3, 172(V1)
9D01EF40  A07100CC   SB S1, 204(V1)
9D01EF44  AC7000E4   SW S0, 228(V1)
9D01EF48  AC7900F0   SW T9, 240(V1)
9D01EF4C  AC7800EC   SW T8, 236(V1)
9D01EF50  A06F00F4   SB T7, 244(V1)
9D01EF54  A07500CD   SB S5, 205(V1)
9D01EF58  AC7400D8   SW S4, 216(V1)
9D01EF5C  A07300FC   SB S3, 252(V1)
9D01EF60  A07200CE   SB S2, 206(V1)
9D01EF64  8FA5001C   LW A1, 28(SP)
9D01EF68  A06500E8   SB A1, 232(V1)
9D01EF6C  8FA60014   LW A2, 20(SP)
9D01EF70  A0660100   SB A2, 256(V1)
9D01EF74  8FA20010   LW V0, 16(SP)
9D01EF78  AC62010C   SW V0, 268(V1)
9D01EF7C  8FA40020   LW A0, 32(SP)
9D01EF80  AC640128   SW A0, 296(V1)
9D01EF84  8FA50028   LW A1, 40(SP)
9D01EF88  AC65012C   SW A1, 300(V1)
9D01EF8C  AC6A0110   SW T2, 272(V1)
9D01EF90  A0690101   SB T1, 257(V1)
9D01EF94  8FA60024   LW A2, 36(SP)
9D01EF98  A0660102   SB A2, 258(V1)
9D01EF9C  8FA20018   LW V0, 24(SP)
9D01EFA0  0B407BA0   J 0x9D01EE80
9D01EFA4  AC620118   SW V0, 280(V1)
954:                 
955:                 void apu_build_luts(int num_samples)
956:                 {
9D01EFA8  27BDFFD8   ADDIU SP, SP, -40
9D01EFAC  AFBF0024   SW RA, 36(SP)
9D01EFB0  AFB40020   SW S4, 32(SP)
9D01EFB4  AFB3001C   SW S3, 28(SP)
9D01EFB8  AFB20018   SW S2, 24(SP)
9D01EFBC  AFB10014   SW S1, 20(SP)
9D01EFC0  AFB00010   SW S0, 16(SP)
957:                    int i;
958:                 
959:                    /* lut used for enveloping and frequency sweeps */
960:                    for (i = 0; i < 16; i++)
961:                       decay_lut[i] = num_samples * (i + 1);
9D01EFC4  00043900   SLL A3, A0, 4
9D01EFC8  00044880   SLL T1, A0, 2
9D01EFCC  00043040   SLL A2, A0, 1
9D01EFD0  000428C0   SLL A1, A0, 3
9D01EFD4  00E94023   SUBU T0, A3, T1
9D01EFD8  3C0AA001   LUI T2, -24575
9D01EFDC  25439968   ADDIU V1, T2, -26264
9D01EFE0  00C49021   ADDU S2, A2, A0
9D01EFE4  01248821   ADDU S1, T1, A0
9D01EFE8  00A68023   SUBU S0, A1, A2
9D01EFEC  00A4C823   SUBU T9, A1, A0
9D01EFF0  00A4C021   ADDU T8, A1, A0
9D01EFF4  00C57821   ADDU T7, A2, A1
9D01EFF8  01047023   SUBU T6, T0, A0
9D01EFFC  01046821   ADDU T5, T0, A0
9D01F000  00E66023   SUBU T4, A3, A2
9D01F004  00E45823   SUBU T3, A3, A0
9D01F008  3C029D03   LUI V0, -25341
9D01F00C  24424A04   ADDIU V0, V0, 18948
9D01F010  AD449968   SW A0, -26264(T2)
9D01F014  AC660004   SW A2, 4(V1)
9D01F018  AC720008   SW S2, 8(V1)
9D01F01C  AC69000C   SW T1, 12(V1)
9D01F020  AC710010   SW S1, 16(V1)
9D01F024  AC700014   SW S0, 20(V1)
9D01F028  AC790018   SW T9, 24(V1)
9D01F02C  AC65001C   SW A1, 28(V1)
9D01F030  AC780020   SW T8, 32(V1)
9D01F034  AC6F0024   SW T7, 36(V1)
9D01F038  AC6E0028   SW T6, 40(V1)
9D01F03C  AC68002C   SW T0, 44(V1)
9D01F040  AC6D0030   SW T5, 48(V1)
9D01F044  AC6C0034   SW T4, 52(V1)
9D01F048  AC6B0038   SW T3, 56(V1)
9D01F04C  AC67003C   SW A3, 60(V1)
9D01F050  3C03A001   LUI V1, -24575
9D01F054  246398E8   ADDIU V1, V1, -26392
9D01F058  24460020   ADDIU A2, V0, 32
9D01F160  00103900   SLL A3, S0, 4
9D01F164  00104880   SLL T1, S0, 2
9D01F168  00103040   SLL A2, S0, 1
9D01F16C  001028C0   SLL A1, S0, 3
9D01F170  00E94023   SUBU T0, A3, T1
9D01F174  3C0AA001   LUI T2, -24575
9D01F178  25449968   ADDIU A0, T2, -26264
9D01F17C  00D0A021   ADDU S4, A2, S0
9D01F180  01309821   ADDU S3, T1, S0
9D01F184  00A69023   SUBU S2, A1, A2
9D01F188  00B0C823   SUBU T9, A1, S0
9D01F18C  00B0C021   ADDU T8, A1, S0
9D01F190  00C57821   ADDU T7, A2, A1
9D01F194  01107023   SUBU T6, T0, S0
9D01F198  01106821   ADDU T5, T0, S0
9D01F19C  00E66023   SUBU T4, A3, A2
9D01F1A0  00F05823   SUBU T3, A3, S0
9D01F1A4  3C039D03   LUI V1, -25341
9D01F1A8  24634A04   ADDIU V1, V1, 18948
9D01F1B0  AD509968   SW S0, -26264(T2)
9D01F1B4  AC860004   SW A2, 4(A0)
9D01F1B8  AC940008   SW S4, 8(A0)
9D01F1BC  AC89000C   SW T1, 12(A0)
9D01F1C0  AC930010   SW S3, 16(A0)
9D01F1C4  AC920014   SW S2, 20(A0)
9D01F1C8  AC990018   SW T9, 24(A0)
9D01F1CC  AC85001C   SW A1, 28(A0)
9D01F1D0  AC980020   SW T8, 32(A0)
9D01F1D4  AC8F0024   SW T7, 36(A0)
9D01F1D8  AC8E0028   SW T6, 40(A0)
9D01F1DC  AC88002C   SW T0, 44(A0)
9D01F1E0  AC8D0030   SW T5, 48(A0)
9D01F1E4  AC8C0034   SW T4, 52(A0)
9D01F1E8  AC8B0038   SW T3, 56(A0)
9D01F1EC  AC87003C   SW A3, 60(A0)
9D01F1F0  3C02A001   LUI V0, -24575
9D01F1F4  244298E8   ADDIU V0, V0, -26392
9D01F1F8  24640020   ADDIU A0, V1, 32
9D01F390  00103900   SLL A3, S0, 4
9D01F394  00104880   SLL T1, S0, 2
9D01F398  00103040   SLL A2, S0, 1
9D01F39C  001028C0   SLL A1, S0, 3
9D01F3A0  00E94023   SUBU T0, A3, T1
9D01F3A4  3C0AA001   LUI T2, -24575
9D01F3A8  25449968   ADDIU A0, T2, -26264
9D01F3AC  00D09821   ADDU S3, A2, S0
9D01F3B0  01309021   ADDU S2, T1, S0
9D01F3B4  00A68823   SUBU S1, A1, A2
9D01F3B8  00B0C823   SUBU T9, A1, S0
9D01F3BC  00B0C021   ADDU T8, A1, S0
9D01F3C0  00C57821   ADDU T7, A2, A1
9D01F3C4  01107023   SUBU T6, T0, S0
9D01F3C8  01106821   ADDU T5, T0, S0
9D01F3CC  00E66023   SUBU T4, A3, A2
9D01F3D0  00F05823   SUBU T3, A3, S0
9D01F3D4  3C039D03   LUI V1, -25341
9D01F3D8  24634A04   ADDIU V1, V1, 18948
9D01F3E0  AD509968   SW S0, -26264(T2)
9D01F3E4  AC860004   SW A2, 4(A0)
9D01F3E8  AC930008   SW S3, 8(A0)
9D01F3EC  AC89000C   SW T1, 12(A0)
9D01F3F0  AC920010   SW S2, 16(A0)
9D01F3F4  AC910014   SW S1, 20(A0)
9D01F3F8  AC990018   SW T9, 24(A0)
9D01F3FC  AC85001C   SW A1, 28(A0)
9D01F400  AC980020   SW T8, 32(A0)
9D01F404  AC8F0024   SW T7, 36(A0)
9D01F408  AC8E0028   SW T6, 40(A0)
9D01F40C  AC88002C   SW T0, 44(A0)
9D01F410  AC8D0030   SW T5, 48(A0)
9D01F414  AC8C0034   SW T4, 52(A0)
9D01F418  AC8B0038   SW T3, 56(A0)
9D01F41C  AC87003C   SW A3, 60(A0)
9D01F420  3C05A001   LUI A1, -24575
9D01F424  24A598E8   ADDIU A1, A1, -26392
9D01F428  24640020   ADDIU A0, V1, 32
962:                 
963:                    /* used for note length, based on vblanks and size of audio buffer */
964:                    for (i = 0; i < 32; i++)
9D01F06C  1446FFFB   BNE V0, A2, 0x9D01F05C
9D01F070  AC65FFFC   SW A1, -4(V1)
9D01F074  0F40D8FF   JAL sitofp
9D01F078  3C11A001   LUI S1, -24575
9D01F07C  0040A021   ADDU S4, V0, ZERO
9D01F080  3C029D03   LUI V0, -25341
9D01F08C  00008021   ADDU S0, ZERO, ZERO
9D01F20C  1464FFFB   BNE V1, A0, 0x9D01F1FC
9D01F210  AC45FFFC   SW A1, -4(V0)
9D01F214  0F40D8FF   JAL sitofp
9D01F218  02002021   ADDU A0, S0, ZERO
9D01F21C  0040A021   ADDU S4, V0, ZERO
9D01F220  3C029D03   LUI V0, -25341
9D01F230  00008021   ADDU S0, ZERO, ZERO
9D01F43C  1464FFFB   BNE V1, A0, 0x9D01F42C
9D01F440  ACA2FFFC   SW V0, -4(A1)
9D01F444  0F40D8FF   JAL sitofp
9D01F448  02002021   ADDU A0, S0, ZERO
9D01F44C  0040A021   ADDU S4, V0, ZERO
9D01F450  3C029D03   LUI V0, -25341
9D01F460  00008021   ADDU S0, ZERO, ZERO
965:                       vbl_lut[i] = vbl_length[i] * num_samples;
9D01F05C  90450000   LBU A1, 0(V0)
9D01F060  24420001   ADDIU V0, V0, 1
9D01F064  24630004   ADDIU V1, V1, 4
9D01F068  70A42802   MUL A1, A1, A0
9D01F1FC  90650000   LBU A1, 0(V1)
9D01F200  24630001   ADDIU V1, V1, 1
9D01F204  24420004   ADDIU V0, V0, 4
9D01F208  72052802   MUL A1, S0, A1
9D01F42C  90620000   LBU V0, 0(V1)
9D01F430  24630001   ADDIU V1, V1, 1
9D01F434  24A50004   ADDIU A1, A1, 4
9D01F438  72021002   MUL V0, S0, V0
966:                 
967:                    /* triangle wave channel's linear length table */
968:                    for (i = 0; i < 128; i++)
9D01F090  24120080   ADDIU S2, ZERO, 128
9D01F0BC  26100001   ADDIU S0, S0, 1
9D01F0C4  1612FFF3   BNE S0, S2, 0x9D01F094
9D01F0C8  26310004   ADDIU S1, S1, 4
9D01F234  24120080   ADDIU S2, ZERO, 128
9D01F260  26100001   ADDIU S0, S0, 1
9D01F268  1612FFF3   BNE S0, S2, 0x9D01F238
9D01F26C  26310004   ADDIU S1, S1, 4
9D01F464  24120080   ADDIU S2, ZERO, 128
9D01F490  26100001   ADDIU S0, S0, 1
9D01F498  1612FFF3   BNE S0, S2, 0x9D01F468
9D01F49C  26310004   ADDIU S1, S1, 4
969:                       trilength_lut[i] = (int) (0.25 * i * num_samples);
9D01F084  8C534A28   LW S3, 18984(V0)
9D01F088  263196E8   ADDIU S1, S1, -26904
9D01F094  0F40D8FF   JAL sitofp
9D01F098  02002021   ADDU A0, S0, ZERO
9D01F09C  00402021   ADDU A0, V0, ZERO
9D01F0A0  0F40C8DF   JAL __mulsf3
9D01F0A4  02602821   ADDU A1, S3, ZERO
9D01F0A8  00402021   ADDU A0, V0, ZERO
9D01F0AC  0F40C8DF   JAL __mulsf3
9D01F0B0  02802821   ADDU A1, S4, ZERO
9D01F0B4  0F40D798   JAL __fixsfsi
9D01F0B8  00402021   ADDU A0, V0, ZERO
9D01F0C0  AE220000   SW V0, 0(S1)
9D01F224  8C534A28   LW S3, 18984(V0)
9D01F228  3C11A001   LUI S1, -24575
9D01F22C  263196E8   ADDIU S1, S1, -26904
9D01F238  0F40D8FF   JAL sitofp
9D01F23C  02002021   ADDU A0, S0, ZERO
9D01F240  00402021   ADDU A0, V0, ZERO
9D01F244  0F40C8DF   JAL __mulsf3
9D01F248  02602821   ADDU A1, S3, ZERO
9D01F24C  00402021   ADDU A0, V0, ZERO
9D01F250  0F40C8DF   JAL __mulsf3
9D01F254  02802821   ADDU A1, S4, ZERO
9D01F258  0F40D798   JAL __fixsfsi
9D01F25C  00402021   ADDU A0, V0, ZERO
9D01F264  AE220000   SW V0, 0(S1)
9D01F454  8C534A28   LW S3, 18984(V0)
9D01F458  3C11A001   LUI S1, -24575
9D01F45C  263196E8   ADDIU S1, S1, -26904
9D01F468  0F40D8FF   JAL sitofp
9D01F46C  02002021   ADDU A0, S0, ZERO
9D01F470  00402021   ADDU A0, V0, ZERO
9D01F474  0F40C8DF   JAL __mulsf3
9D01F478  02602821   ADDU A1, S3, ZERO
9D01F47C  00402021   ADDU A0, V0, ZERO
9D01F480  0F40C8DF   JAL __mulsf3
9D01F484  02802821   ADDU A1, S4, ZERO
9D01F488  0F40D798   JAL __fixsfsi
9D01F48C  00402021   ADDU A0, V0, ZERO
9D01F494  AE220000   SW V0, 0(S1)
970:                 
971:                 #ifndef REALTIME_NOISE
972:                    /* generate noise samples */
973:                    shift_register15(noise_long_lut, APU_NOISE_32K);
974:                    shift_register15(noise_short_lut, APU_NOISE_93);
975:                 #endif /* !REALTIME_NOISE */
976:                 }
9D01F0CC  8FBF0024   LW RA, 36(SP)
9D01F0D0  8FB40020   LW S4, 32(SP)
9D01F0D4  8FB3001C   LW S3, 28(SP)
9D01F0D8  8FB20018   LW S2, 24(SP)
9D01F0DC  8FB10014   LW S1, 20(SP)
9D01F0E0  8FB00010   LW S0, 16(SP)
9D01F0E4  03E00008   JR RA
9D01F0E8  27BD0028   ADDIU SP, SP, 40
977:                 
978:                 void apu_setparams(double base_freq, int sample_rate, int refresh_rate, int sample_bits)
979:                 {
9D01F0EC  27BDFFD8   ADDIU SP, SP, -40
9D01F0F0  AFBF0024   SW RA, 36(SP)
9D01F0F4  AFB40020   SW S4, 32(SP)
9D01F0F8  AFB3001C   SW S3, 28(SP)
9D01F0FC  AFB20018   SW S2, 24(SP)
9D01F100  AFB10014   SW S1, 20(SP)
9D01F104  AFB00010   SW S0, 16(SP)
9D01F108  00A09021   ADDU S2, A1, ZERO
9D01F124  00809821   ADDU S3, A0, ZERO
980:                    apu.sample_rate = sample_rate;
9D01F118  3C11A001   LUI S1, -24575
9D01F11C  263199A8   ADDIU S1, S1, -26200
9D01F128  AE320150   SW S2, 336(S1)
9D01F35C  AEB20150   SW S2, 336(S5)
981:                    apu.refresh_rate = refresh_rate;
9D01F12C  AE260158   SW A2, 344(S1)
9D01F360  AEB30158   SW S3, 344(S5)
982:                    apu.sample_bits = sample_bits;
9D01F130  AE270154   SW A3, 340(S1)
9D01F364  AEB40154   SW S4, 340(S5)
983:                    apu.num_samples = sample_rate / refresh_rate;
9D01F10C  00A6001A   DIV A1, A2
9D01F110  00C001F4   TEQ A2, ZERO
9D01F114  00008012   MFLO S0
9D01F330  0253001A   DIV S2, S3
9D01F334  026001F4   TEQ S3, ZERO
9D01F338  00008012   MFLO S0
984:                    if (0 == base_freq)
9D01F120  00002821   ADDU A1, ZERO, ZERO
9D01F134  0F40D679   JAL __lesf2
9D01F138  AE30013C   SW S0, 316(S1)
9D01F13C  14400003   BNE V0, ZERO, 0x9D01F14C
9D01F140  02402021   ADDU A0, S2, ZERO
9D01F348  02202021   ADDU A0, S1, ZERO
9D01F34C  00002821   ADDU A1, ZERO, ZERO
9D01F368  0F40D679   JAL __lesf2
9D01F36C  AEB0013C   SW S0, 316(S5)
9D01F370  10400071   BEQ V0, ZERO, 0x9D01F538
9D01F374  3C029D03   LUI V0, -25341
985:                       apu.base_freq = APU_BASEFREQ;
9D01F144  3C029D03   LUI V0, -25341
9D01F148  8C534A2C   LW S3, 18988(V0)
9D01F538  0B407CDE   J 0x9D01F378
9D01F53C  8C514A2C   LW S1, 18988(V0)
986:                    else
987:                       apu.base_freq = base_freq;
988:                    apu.cycle_rate = (float) (apu.base_freq / sample_rate);
9D01F14C  0F40D8FF   JAL sitofp
9D01F150  AE330148   SW S3, 328(S1)
9D01F154  02602021   ADDU A0, S3, ZERO
9D01F158  0F40C6E1   JAL __divsf3
9D01F15C  00402821   ADDU A1, V0, ZERO
9D01F1AC  AE22014C   SW V0, 332(S1)
9D01F378  02402021   ADDU A0, S2, ZERO
9D01F37C  0F40D8FF   JAL sitofp
9D01F380  AEB10148   SW S1, 328(S5)
9D01F384  02202021   ADDU A0, S1, ZERO
9D01F388  0F40C6E1   JAL __divsf3
9D01F38C  00402821   ADDU A1, V0, ZERO
9D01F3DC  AEA2014C   SW V0, 332(S5)
989:                 
990:                    /* build various lookup tables for apu */
991:                    apu_build_luts(apu.num_samples);
992:                 
993:                    apu_reset();
9D01F288  0B407AC3   J apu_reset
9D01F28C  27BD0028   ADDIU SP, SP, 40
9D01F4A0  0F407AC3   JAL apu_reset
9D01F4A4  00000000   NOP
994:                 }
9D01F270  8FBF0024   LW RA, 36(SP)
9D01F274  8FB40020   LW S4, 32(SP)
9D01F278  8FB3001C   LW S3, 28(SP)
9D01F27C  8FB20018   LW S2, 24(SP)
9D01F280  8FB10014   LW S1, 20(SP)
9D01F284  8FB00010   LW S0, 16(SP)
9D01F288  0B407AC3   J apu_reset
9D01F28C  27BD0028   ADDIU SP, SP, 40
995:                 
996:                 /* Initializes emulated sound hardware, creates waveforms/voices */
997:                 apu_t *apu_create(double base_freq, int sample_rate, int refresh_rate, int sample_bits)
998:                 {
9D01F290  27BDFFD0   ADDIU SP, SP, -48
9D01F294  AFBF002C   SW RA, 44(SP)
9D01F298  AFB60028   SW S6, 40(SP)
9D01F29C  AFB50024   SW S5, 36(SP)
9D01F2A0  AFB40020   SW S4, 32(SP)
9D01F2A4  AFB3001C   SW S3, 28(SP)
9D01F2A8  AFB20018   SW S2, 24(SP)
9D01F2AC  AFB10014   SW S1, 20(SP)
9D01F2B0  AFB00010   SW S0, 16(SP)
9D01F2B4  00808821   ADDU S1, A0, ZERO
9D01F2BC  00A09021   ADDU S2, A1, ZERO
9D01F2C0  00C09821   ADDU S3, A2, ZERO
999:                    apu_t *temp_apu;
1000:                   int channel;
1001:                
1002:                   temp_apu = malloc(sizeof(apu_t));
9D01F2B8  2404016C   ADDIU A0, ZERO, 364
9D01F2C4  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D01F2C8  00E0A021   ADDU S4, A3, ZERO
1003:                   if (NULL == temp_apu)
9D01F2CC  1040009C   BEQ V0, ZERO, 0x9D01F540
9D01F2D0  0040B021   ADDU S6, V0, ZERO
1004:                      return NULL;
9D01F540  0B407D44   J 0x9D01F510
9D01F544  00001021   ADDU V0, ZERO, ZERO
1005:                
1006:                   memset(temp_apu, 0, sizeof(apu_t));
9D01F2D4  00402021   ADDU A0, V0, ZERO
9D01F2D8  00002821   ADDU A1, ZERO, ZERO
9D01F2DC  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D01F2E0  2406016C   ADDIU A2, ZERO, 364
1007:                
1008:                   /* set the update routine */
1009:                   temp_apu->process = apu_process;
9D01F2EC  3C029D02   LUI V0, -25342
9D01F2F0  2442D970   ADDIU V0, V0, -9872
9D01F2F4  AEC2015C   SW V0, 348(S6)
1010:                   temp_apu->ext = NULL;
1011:                
1012:                   /* clear the callbacks */
1013:                   temp_apu->irq_callback = NULL;
1014:                   temp_apu->irqclear_callback = NULL;
1015:                
1016:                   apu_setcontext(temp_apu);
1017:                
1018:                   apu_setparams(base_freq, sample_rate, refresh_rate, sample_bits);
1019:                
1020:                   for (channel = 0; channel < 6; channel++)
1021:                      apu_setchan(channel, true);
1022:                
1023:                   apu_setfilter(APU_FILTER_WEIGHTED);
1024:                
1025:                   apu_getcontext(temp_apu);
1026:                
1027:                   return temp_apu;
9D01F500  02C01021   ADDU V0, S6, ZERO
1028:                }
9D01F510  8FBF002C   LW RA, 44(SP)
9D01F514  8FB60028   LW S6, 40(SP)
9D01F518  8FB50024   LW S5, 36(SP)
9D01F51C  8FB40020   LW S4, 32(SP)
9D01F520  8FB3001C   LW S3, 28(SP)
9D01F524  8FB20018   LW S2, 24(SP)
9D01F528  8FB10014   LW S1, 20(SP)
9D01F52C  8FB00010   LW S0, 16(SP)
9D01F530  03E00008   JR RA
9D01F534  27BD0030   ADDIU SP, SP, 48
9D01F538  0B407CDE   J 0x9D01F378
9D01F53C  8C514A2C   LW S1, 18988(V0)
9D01F540  0B407D44   J 0x9D01F510
9D01F544  00001021   ADDU V0, ZERO, ZERO
1029:                
1030:                void apu_destroy(apu_t **src_apu)
1031:                {
9D01F548  27BDFFE8   ADDIU SP, SP, -24
9D01F54C  AFBF0014   SW RA, 20(SP)
9D01F550  AFB00010   SW S0, 16(SP)
1032:                   if (*src_apu)
9D01F554  8C820000   LW V0, 0(A0)
9D01F558  1040000C   BEQ V0, ZERO, 0x9D01F58C
9D01F55C  00808021   ADDU S0, A0, ZERO
1033:                   {
1034:                      if ((*src_apu)->ext && NULL != (*src_apu)->ext->shutdown)
9D01F560  8C420168   LW V0, 360(V0)
9D01F564  10400006   BEQ V0, ZERO, 0x9D01F580
9D01F568  00000000   NOP
9D01F56C  8C420004   LW V0, 4(V0)
9D01F570  10400003   BEQ V0, ZERO, 0x9D01F580
9D01F574  00000000   NOP
1035:                         (*src_apu)->ext->shutdown();
9D01F578  0040F809   JALR V0
9D01F57C  00000000   NOP
1036:                      free(*src_apu);
9D01F580  0F40CB6E   JAL _my_free
9D01F584  02002021   ADDU A0, S0, ZERO
1037:                      *src_apu = NULL;
9D01F588  AE000000   SW ZERO, 0(S0)
1038:                   }
1039:                }
9D01F58C  8FBF0014   LW RA, 20(SP)
9D01F590  8FB00010   LW S0, 16(SP)
9D01F594  03E00008   JR RA
9D01F598  27BD0018   ADDIU SP, SP, 24
1040:                
1041:                void apu_setext(apu_t *src_apu, apuext_t *ext)
1042:                {
1043:                   ASSERT(src_apu);
1044:                
1045:                   src_apu->ext = ext;
1046:                
1047:                   /* initialize it */
1048:                   if (src_apu->ext && NULL != src_apu->ext->init)
9D01F59C  10A00006   BEQ A1, ZERO, 0x9D01F5B8
9D01F5A0  AC850168   SW A1, 360(A0)
9D01F5A4  8CB90000   LW T9, 0(A1)
9D01F5A8  13200003   BEQ T9, ZERO, 0x9D01F5B8
9D01F5AC  00000000   NOP
1049:                      src_apu->ext->init();
9D01F5B0  03200008   JR T9
9D01F5B4  00000000   NOP
9D01F5B8  03E00008   JR RA
9D01F5BC  00000000   NOP
1050:                }
1051:                
1052:                /*
1053:                ** $Log: nes_apu.c,v $
1054:                ** Revision 1.2  2001/04/27 14:37:11  neil
1055:                ** wheeee
1056:                **
1057:                ** Revision 1.1  2001/04/27 12:54:40  neil
1058:                ** blah
1059:                **
1060:                ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
1061:                ** initial
1062:                **
1063:                ** Revision 1.6  2000/12/08 02:36:14  matt
1064:                ** bye bye apu queue (for now)
1065:                **
1066:                ** Revision 1.5  2000/11/27 19:33:53  matt
1067:                ** no special treatment for nsf
1068:                **
1069:                ** Revision 1.4  2000/11/25 20:29:17  matt
1070:                ** weighted filter is now default
1071:                **
1072:                ** Revision 1.3  2000/11/21 13:28:19  matt
1073:                ** take care to zero allocated mem
1074:                **
1075:                ** Revision 1.2  2000/10/28 15:20:59  matt
1076:                ** irq callbacks in nes_apu
1077:                **
1078:                ** Revision 1.1  2000/10/24 12:19:59  matt
1079:                ** changed directory structure
1080:                **
1081:                ** Revision 1.44  2000/10/23 17:53:06  matt
1082:                ** set ptr to NULL after freeing
1083:                **
1084:                ** Revision 1.43  2000/10/17 11:56:42  matt
1085:                ** selectable apu base frequency
1086:                **
1087:                ** Revision 1.42  2000/10/13 12:16:01  matt
1088:                ** macro-ized the stuff that should be removed
1089:                **
1090:                ** Revision 1.41  2000/10/10 13:58:18  matt
1091:                ** stroustrup squeezing his way in the door
1092:                **
1093:                ** Revision 1.40  2000/10/03 11:56:20  matt
1094:                ** better support for optional sound ext routines
1095:                **
1096:                ** Revision 1.39  2000/09/27 12:26:03  matt
1097:                ** changed sound accumulators back to floats
1098:                **
1099:                ** Revision 1.38  2000/09/18 02:12:55  matt
1100:                ** more optimizations
1101:                **
1102:                ** Revision 1.37  2000/09/15 13:38:40  matt
1103:                ** changes for optimized apu core
1104:                **
1105:                ** Revision 1.36  2000/09/15 04:58:07  matt
1106:                ** simplifying and optimizing APU core
1107:                **
1108:                ** Revision 1.35  2000/09/07 21:57:14  matt
1109:                ** api change
1110:                **
1111:                ** Revision 1.34  2000/08/16 05:01:01  matt
1112:                ** small buglet fixed
1113:                **
1114:                ** Revision 1.33  2000/08/15 12:38:04  matt
1115:                ** removed debug output
1116:                **
1117:                ** Revision 1.32  2000/08/15 12:36:51  matt
1118:                ** calling apu_process with buffer=NULL causes silent emulation of APU
1119:                **
1120:                ** Revision 1.31  2000/08/11 02:27:21  matt
1121:                ** general cleanups, plus apu_setparams routine
1122:                **
1123:                ** Revision 1.30  2000/07/31 04:32:52  matt
1124:                ** fragsize problem fixed, perhaps
1125:                **
1126:                ** Revision 1.29  2000/07/30 04:32:59  matt
1127:                ** no more apu_getcyclerate hack
1128:                **
1129:                ** Revision 1.28  2000/07/28 03:15:46  matt
1130:                ** accuracy changes for rectangle frequency sweeps
1131:                **
1132:                ** Revision 1.27  2000/07/27 02:49:50  matt
1133:                ** eccentricity in sweeping hardware now emulated correctly
1134:                **
1135:                ** Revision 1.26  2000/07/25 02:25:14  matt
1136:                ** safer apu_destroy
1137:                **
1138:                ** Revision 1.25  2000/07/23 15:10:54  matt
1139:                ** hacks for win32
1140:                **
1141:                ** Revision 1.24  2000/07/17 01:52:31  matt
1142:                ** made sure last line of all source files is a newline
1143:                **
1144:                ** Revision 1.23  2000/07/10 19:24:55  matt
1145:                ** irqs are not supported in NSF playing mode
1146:                **
1147:                ** Revision 1.22  2000/07/10 13:54:32  matt
1148:                ** using generic nes_irq() now
1149:                **
1150:                ** Revision 1.21  2000/07/10 05:29:34  matt
1151:                ** moved joypad/oam dma from apu to ppu
1152:                **
1153:                ** Revision 1.20  2000/07/09 03:49:31  matt
1154:                ** apu irqs now draw an irq line (bleh)
1155:                **
1156:                ** Revision 1.19  2000/07/04 04:53:26  matt
1157:                ** minor changes, sound amplification
1158:                **
1159:                ** Revision 1.18  2000/07/03 02:18:53  matt
1160:                ** much better external module exporting
1161:                **
1162:                ** Revision 1.17  2000/06/26 11:01:55  matt
1163:                ** made triangle a tad quieter
1164:                **
1165:                ** Revision 1.16  2000/06/26 05:10:33  matt
1166:                ** fixed cycle rate generation accuracy
1167:                **
1168:                ** Revision 1.15  2000/06/26 05:00:37  matt
1169:                ** cleanups
1170:                **
1171:                ** Revision 1.14  2000/06/23 11:06:24  matt
1172:                ** more faithful mixing of channels
1173:                **
1174:                ** Revision 1.13  2000/06/23 03:29:27  matt
1175:                ** cleaned up external sound inteface
1176:                **
1177:                ** Revision 1.12  2000/06/20 00:08:39  matt
1178:                ** bugfix to rectangle wave
1179:                **
1180:                ** Revision 1.11  2000/06/13 13:48:58  matt
1181:                ** fixed triangle write latency for fixed point apu cycle rate
1182:                **
1183:                ** Revision 1.10  2000/06/12 01:14:36  matt
1184:                ** minor change to clipping extents
1185:                **
1186:                ** Revision 1.9  2000/06/09 20:00:56  matt
1187:                ** fixed noise hiccup in NSF player mode
1188:                **
1189:                ** Revision 1.8  2000/06/09 16:49:02  matt
1190:                ** removed all floating point from sound generation
1191:                **
1192:                ** Revision 1.7  2000/06/09 15:12:28  matt
1193:                ** initial revision
1194:                **
1195:                */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/sndhrdw/mmc5_snd.c  ------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** mmc5_snd.c
21:                  **
22:                  ** Nintendo MMC5 sound emulation
23:                  ** $Id: mmc5_snd.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include "mmc5_snd.h"
29:                  #include <nes_apu.h>
30:                  
31:                  /* TODO: encapsulate apu/mmc5 rectangle */
32:                  
33:                  #define  APU_OVERSAMPLE
34:                  #define  APU_VOLUME_DECAY(x)  ((x) -= ((x) >> 7))
35:                  
36:                  /* look up table madness */
37:                  static int32 decay_lut[16];
38:                  static int vbl_lut[32];
39:                  
40:                  /* various sound constants for sound emulation */
41:                  /* vblank length table used for rectangles, triangle, noise */
42:                  static const uint8 vbl_length[32] =
43:                  {
44:                     5, 127, 10, 1, 19,  2, 40,  3, 80,  4, 30,  5, 7,  6, 13,  7,
45:                     6,   8, 12, 9, 24, 10, 48, 11, 96, 12, 36, 13, 8, 14, 16, 15
46:                  };
47:                  
48:                  /* ratios of pos/neg pulse for rectangle waves
49:                  ** 2/16 = 12.5%, 4/16 = 25%, 8/16 = 50%, 12/16 = 75% 
50:                  ** (4-bit adder in rectangles, hence the 16)
51:                  */
52:                  static const int duty_lut[4] =
53:                  {
54:                     2, 4, 8, 12
55:                  };
56:                  
57:                  
58:                  #define  MMC5_WRA0    0x5000
59:                  #define  MMC5_WRA1    0x5001
60:                  #define  MMC5_WRA2    0x5002
61:                  #define  MMC5_WRA3    0x5003
62:                  #define  MMC5_WRB0    0x5004
63:                  #define  MMC5_WRB1    0x5005
64:                  #define  MMC5_WRB2    0x5006
65:                  #define  MMC5_WRB3    0x5007
66:                  #define  MMC5_SMASK   0x5015
67:                  
68:                  typedef struct mmc5rectangle_s
69:                  {
70:                     uint8 regs[4];
71:                  
72:                     bool enabled;
73:                     
74:                     float accum;
75:                     int32 freq;
76:                     int32 output_vol;
77:                     bool fixed_envelope;
78:                     bool holdnote;
79:                     uint8 volume;
80:                  
81:                     int32 env_phase;
82:                     int32 env_delay;
83:                     uint8 env_vol;
84:                  
85:                     int vbl_length;
86:                     uint8 adder;
87:                     int duty_flip;
88:                  } mmc5rectangle_t;
89:                  
90:                  typedef struct mmc5dac_s
91:                  {
92:                     int32 output;
93:                     bool enabled;
94:                  } mmc5dac_t;
95:                  
96:                  
97:                  static struct
98:                  {
99:                     float incsize;
100:                    uint8 mul[2];
101:                    mmc5rectangle_t rect[2];
102:                    mmc5dac_t dac;
103:                 } mmc5;
104:                 
105:                 
106:                 #define  MMC5_RECTANGLE_OUTPUT   chan->output_vol
107:                 static int32 mmc5_rectangle(mmc5rectangle_t *chan)
108:                 {
109:                    int32 output;
110:                 
111:                 #ifdef APU_OVERSAMPLE
112:                    int num_times;
113:                    int32 total;
114:                 #endif /* APU_OVERSAMPLE */
115:                 
116:                    /* reg0: 0-3=volume, 4=envelope, 5=hold, 6-7=duty cycle
117:                    ** reg1: 0-2=sweep shifts, 3=sweep inc/dec, 4-6=sweep length, 7=sweep on
118:                    ** reg2: 8 bits of freq
119:                    ** reg3: 0-2=high freq, 7-4=vbl length counter
120:                    */
121:                 
122:                    APU_VOLUME_DECAY(chan->output_vol);
9D02A170  3C10A001   LUI S0, -24575
9D02A174  2610A75C   ADDIU S0, S0, -22692
9D02A178  8E020018   LW V0, 24(S0)
9D02A180  000219C3   SRA V1, V0, 7
9D02A184  00431823   SUBU V1, V0, V1
9D02A188  AE030018   SW V1, 24(S0)
9D02A2C4  8E020050   LW V0, 80(S0)
9D02A2CC  000291C3   SRA S2, V0, 7
9D02A2D0  00529023   SUBU S2, V0, S2
9D02A2D4  AE120050   SW S2, 80(S0)
123:                 
124:                    if (false == chan->enabled || 0 == chan->vbl_length)
9D02A17C  8E04000C   LW A0, 12(S0)
9D02A18C  1080004D   BEQ A0, ZERO, .LBB30
9D02A190  0060A021   ADDU S4, V1, ZERO
9D02A194  8E040034   LW A0, 52(S0)
9D02A198  5080004B   BEQL A0, ZERO, 0x9D02A2C8
9D02A19C  8E020050   LW V0, 80(S0)
9D02A2C8  8E040044   LW A0, 68(S0)
9D02A2D8  1080004D   BEQ A0, ZERO, 0x9D02A410
9D02A2DC  02401821   ADDU V1, S2, ZERO
9D02A2E0  8E02006C   LW V0, 108(S0)
9D02A2E4  5040004B   BEQL V0, ZERO, 0x9D02A414
9D02A2E8  8E04007C   LW A0, 124(S0)
125:                       return MMC5_RECTANGLE_OUTPUT;
126:                 
127:                    /* vbl length counter */
128:                    if (false == chan->holdnote)
9D02A1A0  8E020020   LW V0, 32(S0)
9D02A1A4  144000AB   BNE V0, ZERO, 0x9D02A454
9D02A1A8  8E020028   LW V0, 40(S0)
9D02A2EC  8E030058   LW V1, 88(S0)
9D02A2F0  14600062   BNE V1, ZERO, 0x9D02A47C
9D02A2F4  8E030060   LW V1, 96(S0)
129:                       chan->vbl_length--;
9D02A1B4  2484FFFF   ADDIU A0, A0, -1
9D02A1B8  AE040034   SW A0, 52(S0)
9D02A300  2442FFFF   ADDIU V0, V0, -1
9D02A304  AE02006C   SW V0, 108(S0)
130:                 
131:                    /* envelope decay at a rate of (env_delay + 1) / 240 secs */
132:                    chan->env_phase -= 4; /* 240/60 */
9D02A1BC  2442FFFC   ADDIU V0, V0, -4
9D02A308  2463FFFC   ADDIU V1, V1, -4
9D02A45C  0B40A91B   J 0x9D02A46C
9D02A460  2442FFFC   ADDIU V0, V0, -4
9D02A484  0B40A925   J 0x9D02A494
9D02A488  2463FFFC   ADDIU V1, V1, -4
133:                    while (chan->env_phase < 0)
9D02A1C4  04410007   BGEZ V0, 0x9D02A1E4
9D02A1C8  26250001   ADDIU A1, S1, 1
9D02A1DC  0440FFFB   BLTZ V0, 0x9D02A1CC
9D02A1E0  26250001   ADDIU A1, S1, 1
9D02A310  04610007   BGEZ V1, 0x9D02A330
9D02A314  26220001   ADDIU V0, S1, 1
9D02A328  0460FFFB   BLTZ V1, 0x9D02A318
9D02A32C  26220001   ADDIU V0, S1, 1
9D02A46C  0440FFFD   BLTZ V0, 0x9D02A464
9D02A470  26240001   ADDIU A0, S1, 1
9D02A494  0460FFFD   BLTZ V1, 0x9D02A48C
9D02A498  26240001   ADDIU A0, S1, 1
134:                    {
135:                       chan->env_phase += chan->env_delay;
9D02A1AC  8E06002C   LW A2, 44(S0)
9D02A1B0  92110030   LBU S1, 48(S0)
9D02A2F8  8E050064   LW A1, 100(S0)
9D02A2FC  92110068   LBU S1, 104(S0)
9D02A454  8E05002C   LW A1, 44(S0)
9D02A458  92110030   LBU S1, 48(S0)
9D02A468  00A21021   ADDU V0, A1, V0
9D02A47C  8E020064   LW V0, 100(S0)
9D02A480  92110068   LBU S1, 104(S0)
9D02A490  00431821   ADDU V1, V0, V1
136:                 
137:                       if (chan->holdnote)
138:                          chan->env_vol = (chan->env_vol + 1) & 0x0F;
9D02A464  3091000F   ANDI S1, A0, 15
9D02A48C  3091000F   ANDI S1, A0, 15
139:                       else if (chan->env_vol < 0x0F)
9D02A1C0  2E24000F   SLTIU A0, S1, 15
9D02A1CC  1080FFFC   BEQ A0, ZERO, 0x9D02A1C0
9D02A1D0  00C21021   ADDU V0, A2, V0
9D02A1D8  2E24000F   SLTIU A0, S1, 15
9D02A30C  2E24000F   SLTIU A0, S1, 15
9D02A318  1080FFFC   BEQ A0, ZERO, 0x9D02A30C
9D02A31C  00A31821   ADDU V1, A1, V1
9D02A324  2E24000F   SLTIU A0, S1, 15
140:                          chan->env_vol++;
9D02A1D4  30B100FF   ANDI S1, A1, 255
9D02A320  305100FF   ANDI S1, V0, 255
141:                    }
142:                 
143:                    if (chan->freq < 4)
9D02A1E4  8E130014   LW S3, 20(S0)
9D02A1E8  AE020028   SW V0, 40(S0)
9D02A1EC  2A620004   SLTI V0, S3, 4
9D02A1F0  A2110030   SB S1, 48(S0)
9D02A1F4  14400033   BNE V0, ZERO, .LBB30
9D02A1F8  0060A021   ADDU S4, V1, ZERO
9D02A330  8E15004C   LW S5, 76(S0)
9D02A334  AE030060   SW V1, 96(S0)
9D02A338  2AA20004   SLTI V0, S5, 4
9D02A33C  A2110068   SB S1, 104(S0)
9D02A340  14400033   BNE V0, ZERO, 0x9D02A410
9D02A344  02401821   ADDU V1, S2, ZERO
9D02A474  0B40A87A   J 0x9D02A1E8
9D02A478  8E130014   LW S3, 20(S0)
9D02A49C  0B40A8CD   J 0x9D02A334
9D02A4A0  8E15004C   LW S5, 76(S0)
144:                       return MMC5_RECTANGLE_OUTPUT;
145:                 
146:                    chan->accum -= mmc5.incsize; /* # of cycles per sample */
9D02A1FC  8E040010   LW A0, 16(S0)
9D02A200  3C02A001   LUI V0, -24575
9D02A204  0F40C3F8   JAL __subsf3
9D02A208  8C45A75C   LW A1, -22692(V0)
9D02A20C  00409021   ADDU S2, V0, ZERO
9D02A348  8E040048   LW A0, 72(S0)
9D02A34C  3C02A001   LUI V0, -24575
9D02A350  0F40C3F8   JAL __subsf3
9D02A354  8C45A75C   LW A1, -22692(V0)
9D02A358  00409821   ADDU S3, V0, ZERO
147:                    if (chan->accum >= 0)
9D02A210  00002021   ADDU A0, ZERO, ZERO
9D02A214  00402821   ADDU A1, V0, ZERO
9D02A218  0F40D679   JAL __lesf2
9D02A21C  AE020010   SW V0, 16(S0)
9D02A220  58400029   BLEZL V0, 0x9D02A2C8
9D02A224  8E020050   LW V0, 80(S0)
9D02A35C  00002021   ADDU A0, ZERO, ZERO
9D02A360  00402821   ADDU A1, V0, ZERO
9D02A364  0F40D679   JAL __lesf2
9D02A368  AE020048   SW V0, 72(S0)
9D02A36C  18400028   BLEZ V0, 0x9D02A410
9D02A370  02401821   ADDU V1, S2, ZERO
148:                       return MMC5_RECTANGLE_OUTPUT;
149:                 
150:                 #ifdef APU_OVERSAMPLE
151:                    num_times = total = 0;
152:                 
153:                    if (chan->fixed_envelope)
9D02A228  8E02001C   LW V0, 28(S0)
9D02A22C  5440009F   BNEL V0, ZERO, 0x9D02A4AC
9D02A230  92150024   LBU S5, 36(S0)
9D02A374  8E020054   LW V0, 84(S0)
9D02A378  5440004A   BNEL V0, ZERO, 0x9D02A4A4
9D02A37C  9216005C   LBU S6, 92(S0)
154:                       output = chan->volume << 8; /* fixed volume */
9D02A4A4  0B40A8E2   J 0x9D02A388
9D02A4A8  0016B200   SLL S6, S6, 8
9D02A4AC  0B40A88F   J 0x9D02A23C
9D02A4B0  0015AA00   SLL S5, S5, 8
155:                    else
156:                       output = (chan->env_vol ^ 0x0F) << 8;
9D02A234  3A31000F   XORI S1, S1, 15
9D02A238  0011AA00   SLL S5, S1, 8
9D02A380  3A31000F   XORI S1, S1, 15
9D02A384  0011B200   SLL S6, S1, 8
157:                 #endif
158:                 
159:                    while (chan->accum < 0)
9D02A23C  02402021   ADDU A0, S2, ZERO
9D02A240  0F40D679   JAL __lesf2
9D02A244  00002821   ADDU A1, ZERO, ZERO
9D02A248  0443009A   BGEZL V0, 0x9D02A4B4
9D02A24C  00009821   ADDU S3, ZERO, ZERO
9D02A250  0F40D8FF   JAL sitofp
9D02A254  02602021   ADDU A0, S3, ZERO
9D02A258  0040B821   ADDU S7, V0, ZERO
9D02A25C  92110038   LBU S1, 56(S0)
9D02A260  8E16003C   LW S6, 60(S0)
9D02A264  00009821   ADDU S3, ZERO, ZERO
9D02A268  0000A021   ADDU S4, ZERO, ZERO
9D02A290  02402021   ADDU A0, S2, ZERO
9D02A294  00002821   ADDU A1, ZERO, ZERO
9D02A29C  0F40D679   JAL __lesf2
9D02A2A0  26730001   ADDIU S3, S3, 1
9D02A2A4  0440FFF2   BLTZ V0, 0x9D02A270
9D02A2A8  02E02821   ADDU A1, S7, ZERO
9D02A2AC  AE120010   SW S2, 16(S0)
9D02A2B0  A2110038   SB S1, 56(S0)
9D02A388  02602021   ADDU A0, S3, ZERO
9D02A38C  0F40D679   JAL __lesf2
9D02A390  00002821   ADDU A1, ZERO, ZERO
9D02A394  04430049   BGEZL V0, 0x9D02A4BC
9D02A398  0000A821   ADDU S5, ZERO, ZERO
9D02A39C  0F40D8FF   JAL sitofp
9D02A3A0  02A02021   ADDU A0, S5, ZERO
9D02A3A4  0040F021   ADDU FP, V0, ZERO
9D02A3A8  92120070   LBU S2, 112(S0)
9D02A3AC  8E170074   LW S7, 116(S0)
9D02A3B0  0000A821   ADDU S5, ZERO, ZERO
9D02A3B4  00008821   ADDU S1, ZERO, ZERO
9D02A3DC  02602021   ADDU A0, S3, ZERO
9D02A3E0  00002821   ADDU A1, ZERO, ZERO
9D02A3E8  0F40D679   JAL __lesf2
9D02A3EC  26B50001   ADDIU S5, S5, 1
9D02A3F0  0440FFF2   BLTZ V0, 0x9D02A3BC
9D02A3F4  03C02821   ADDU A1, FP, ZERO
9D02A3F8  AE130048   SW S3, 72(S0)
9D02A3FC  A2120070   SB S2, 112(S0)
9D02A4B4  0B40A8AD   J 0x9D02A2B4
160:                    {
161:                       chan->accum += chan->freq;
9D02A26C  02E02821   ADDU A1, S7, ZERO
9D02A270  0F40C3FA   JAL fpadd
9D02A274  02402021   ADDU A0, S2, ZERO
9D02A278  00409021   ADDU S2, V0, ZERO
9D02A3B8  03C02821   ADDU A1, FP, ZERO
9D02A3BC  0F40C3FA   JAL fpadd
9D02A3C0  02602021   ADDU A0, S3, ZERO
9D02A3C4  00409821   ADDU S3, V0, ZERO
162:                       chan->adder = (chan->adder + 1) & 0x0F;
9D02A27C  26310001   ADDIU S1, S1, 1
9D02A280  3231000F   ANDI S1, S1, 15
9D02A3C8  26520001   ADDIU S2, S2, 1
9D02A3CC  3252000F   ANDI S2, S2, 15
163:                 
164:                 #ifdef APU_OVERSAMPLE
165:                       if (chan->adder < chan->duty_flip)
9D02A284  0236182A   SLT V1, S1, S6
9D02A3D0  0257182A   SLT V1, S2, S7
166:                          total += output;
9D02A288  02951021   ADDU V0, S4, S5
9D02A28C  0295A023   SUBU S4, S4, S5
9D02A298  0043A00B   MOVN S4, V0, V1
9D02A3D4  02361021   ADDU V0, S1, S6
9D02A3D8  02368823   SUBU S1, S1, S6
9D02A3E4  0043880B   MOVN S1, V0, V1
167:                       else
168:                          total -= output;
169:                 
170:                       num_times++;
171:                 #endif
172:                    }
173:                 
174:                 #ifdef APU_OVERSAMPLE
175:                    chan->output_vol = total / num_times;
9D02A2B4  0293001A   DIV S4, S3
9D02A2B8  026001F4   TEQ S3, ZERO
9D02A2BC  0000A012   MFLO S4
9D02A2C0  AE140018   SW S4, 24(S0)
9D02A400  0235001A   DIV S1, S5
9D02A404  02A001F4   TEQ S5, ZERO
9D02A408  00001812   MFLO V1
9D02A40C  AE030050   SW V1, 80(S0)
176:                 #else
177:                    if (chan->fixed_envelope)
178:                       output = chan->volume << 8; /* fixed volume */
179:                    else
180:                       output = (chan->env_vol ^ 0x0F) << 8;
181:                 
182:                    if (0 == chan->adder)
183:                       chan->output_vol = output;
184:                    else if (chan->adder == chan->duty_flip)
185:                       chan->output_vol = -output;
186:                 #endif
187:                 
188:                    return MMC5_RECTANGLE_OUTPUT;
189:                 }
190:                 
191:                 static uint8 mmc5_read(uint32 address)
192:                 {
193:                    uint32 retval;
194:                 
195:                    retval = (uint32) (mmc5.mul[0] * mmc5.mul[1]);
9D029C3C  3C03A001   LUI V1, -24575
9D029C40  2463A75C   ADDIU V1, V1, -22692
9D029C44  90650004   LBU A1, 4(V1)
9D029C48  90620005   LBU V0, 5(V1)
196:                 
197:                    switch (address)
9D029C4C  24035205   ADDIU V1, ZERO, 20997
9D029C50  10830006   BEQ A0, V1, 0x9D029C6C
9D029C54  70A21002   MUL V0, A1, V0
198:                    {
199:                    case 0x5205:
200:                       return (uint8) retval;
201:                 
202:                    case 0x5206:
203:                       return (uint8) (retval >> 8);
204:                 
205:                    default:
206:                       return 0xFF;
9D029C58  00022A02   SRL A1, V0, 8
9D029C5C  240200FF   ADDIU V0, ZERO, 255
9D029C60  38845206   XORI A0, A0, 20998
9D029C64  03E00008   JR RA
9D029C68  00A4100A   MOVZ V0, A1, A0
207:                    }
208:                 }
9D029C6C  03E00008   JR RA
9D029C70  304200FF   ANDI V0, V0, 255
209:                 
210:                 /* mix vrcvi sound channels together */
211:                 static int32 mmc5_process(void)
212:                 {
9D02A144  27BDFFC8   ADDIU SP, SP, -56
9D02A148  AFBF0034   SW RA, 52(SP)
9D02A14C  AFBE0030   SW FP, 48(SP)
9D02A150  AFB7002C   SW S7, 44(SP)
9D02A154  AFB60028   SW S6, 40(SP)
9D02A158  AFB50024   SW S5, 36(SP)
9D02A15C  AFB40020   SW S4, 32(SP)
9D02A160  AFB3001C   SW S3, 28(SP)
9D02A164  AFB20018   SW S2, 24(SP)
9D02A168  AFB10014   SW S1, 20(SP)
9D02A16C  AFB00010   SW S0, 16(SP)
213:                    int32 accum;
214:                 
215:                    accum = mmc5_rectangle(&mmc5.rect[0]);
216:                    accum += mmc5_rectangle(&mmc5.rect[1]);
217:                    if (mmc5.dac.enabled)
9D02A410  8E04007C   LW A0, 124(S0)
9D02A414  10800003   BEQ A0, ZERO, 0x9D02A424
9D02A418  02831021   ADDU V0, S4, V1
218:                       accum += mmc5.dac.output;
9D02A41C  8E030078   LW V1, 120(S0)
9D02A420  00431021   ADDU V0, V0, V1
219:                 
220:                    return accum;
221:                 }
9D02A424  8FBF0034   LW RA, 52(SP)
9D02A428  8FBE0030   LW FP, 48(SP)
9D02A42C  8FB7002C   LW S7, 44(SP)
9D02A430  8FB60028   LW S6, 40(SP)
9D02A434  8FB50024   LW S5, 36(SP)
9D02A438  8FB40020   LW S4, 32(SP)
9D02A43C  8FB3001C   LW S3, 28(SP)
9D02A440  8FB20018   LW S2, 24(SP)
9D02A444  8FB10014   LW S1, 20(SP)
9D02A448  8FB00010   LW S0, 16(SP)
9D02A44C  03E00008   JR RA
9D02A450  27BD0038   ADDIU SP, SP, 56
9D02A454  8E05002C   LW A1, 44(S0)
9D02A458  92110030   LBU S1, 48(S0)
9D02A45C  0B40A91B   J 0x9D02A46C
9D02A460  2442FFFC   ADDIU V0, V0, -4
9D02A464  3091000F   ANDI S1, A0, 15
9D02A468  00A21021   ADDU V0, A1, V0
9D02A46C  0440FFFD   BLTZ V0, 0x9D02A464
9D02A470  26240001   ADDIU A0, S1, 1
9D02A474  0B40A87A   J 0x9D02A1E8
9D02A478  8E130014   LW S3, 20(S0)
9D02A47C  8E020064   LW V0, 100(S0)
9D02A480  92110068   LBU S1, 104(S0)
9D02A484  0B40A925   J 0x9D02A494
9D02A488  2463FFFC   ADDIU V1, V1, -4
9D02A48C  3091000F   ANDI S1, A0, 15
9D02A490  00431821   ADDU V1, V0, V1
9D02A494  0460FFFD   BLTZ V1, 0x9D02A48C
9D02A498  26240001   ADDIU A0, S1, 1
9D02A49C  0B40A8CD   J 0x9D02A334
9D02A4A0  8E15004C   LW S5, 76(S0)
9D02A4A4  0B40A8E2   J 0x9D02A388
9D02A4A8  0016B200   SLL S6, S6, 8
9D02A4AC  0B40A88F   J 0x9D02A23C
9D02A4B0  0015AA00   SLL S5, S5, 8
9D02A4B4  0B40A8AD   J 0x9D02A2B4
9D02A4B8  0000A021   ADDU S4, ZERO, ZERO
9D02A4BC  0B40A900   J 0x9D02A400
9D02A4C0  00008821   ADDU S1, ZERO, ZERO
222:                 
223:                 /* write to registers */
224:                 static void mmc5_write(uint32 address, uint8 value)
225:                 {
226:                    int chan;
227:                 
228:                    switch (address)
9D029C74  24025007   ADDIU V0, ZERO, 20487
9D029C78  10820060   BEQ A0, V0, 0x9D029DFC
9D029C7C  2C825008   SLTIU V0, A0, 20488
9D029C80  14400014   BNE V0, ZERO, 0x9D029CD4
9D029C84  24025015   ADDIU V0, ZERO, 20501
9D029C88  1082007B   BEQ A0, V0, 0x9D029E78
9D029C8C  2C825016   SLTIU V0, A0, 20502
9D029C90  10400009   BEQ V0, ZERO, 0x9D029CB8
9D029C94  24025010   ADDIU V0, ZERO, 20496
9D029C98  10820031   BEQ A0, V0, 0x9D029D60
9D029C9C  24025011   ADDIU V0, ZERO, 20497
9D029CA0  1482002A   BNE A0, V0, 0x9D029D4C
9D029CA4  38A50080   XORI A1, A1, 128
9D029CB8  24025205   ADDIU V0, ZERO, 20997
9D029CBC  10820025   BEQ A0, V0, 0x9D029D54
9D029CC0  24025206   ADDIU V0, ZERO, 20998
9D029CC4  14820021   BNE A0, V0, 0x9D029D4C
9D029CC8  3C02A001   LUI V0, -24575
9D029CD4  24025003   ADDIU V0, ZERO, 20483
9D029CD8  10820048   BEQ A0, V0, 0x9D029DFC
9D029CDC  2C825004   SLTIU V0, A0, 20484
9D029CE0  10400015   BEQ V0, ZERO, 0x9D029D38
9D029CE4  24025000   ADDIU V0, ZERO, 20480
9D029CE8  10820023   BEQ A0, V0, 0x9D029D78
9D029CEC  24025002   ADDIU V0, ZERO, 20482
9D029CF0  14820016   BNE A0, V0, 0x9D029D4C
9D029CF4  7C840080   EXT A0, A0, 2, 1
9D029D38  24025004   ADDIU V0, ZERO, 20484
9D029D3C  1082000E   BEQ A0, V0, 0x9D029D78
9D029D40  24025006   ADDIU V0, ZERO, 20486
9D029D44  1082FFEC   BEQ A0, V0, 0x9D029CF8
9D029D48  7C840080   EXT A0, A0, 2, 1
9D029D4C  03E00008   JR RA
9D029D50  00000000   NOP
9D029FEC  3C069D03   LUI A2, -25341
9D029FF0  24C6A020   ADDIU A2, A2, -24544
9D02A000  2443B000   ADDIU V1, V0, -20480
9D02A004  2C640008   SLTIU A0, V1, 8
9D02A008  10800020   BEQ A0, ZERO, 0x9D02A08C
9D02A00C  00031880   SLL V1, V1, 2
9D02A010  00C31821   ADDU V1, A2, V1
9D02A014  8C630000   LW V1, 0(V1)
9D02A018  00600008   JR V1
9D02A01C  00000000   NOP
229:                    {
230:                    /* rectangles */
231:                    case MMC5_WRA0:
232:                    case MMC5_WRB0:
233:                       chan = (address & 4) ? 1 : 0;
9D029D80  7C840080   EXT A0, A0, 2, 1
9D02A0F4  7C440080   EXT A0, V0, 2, 1
234:                       mmc5.rect[chan].regs[0] = value;
9D029DA8  000410C0   SLL V0, A0, 3
9D029DAC  00042180   SLL A0, A0, 6
9D029DC0  3C06A001   LUI A2, -24575
9D029DC4  24C6A75C   ADDIU A2, A2, -22692
9D029DC8  00821023   SUBU V0, A0, V0
9D029DD0  00461021   ADDU V0, V0, A2
9D029DE0  A0450008   SB A1, 8(V0)
9D02A0FC  000418C0   SLL V1, A0, 3
9D02A100  00042180   SLL A0, A0, 6
9D02A10C  00831823   SUBU V1, A0, V1
9D02A114  00E31821   ADDU V1, A3, V1
9D02A11C  A0600008   SB ZERO, 8(V1)
235:                 
236:                       mmc5.rect[chan].volume = value & 0x0F;
9D029D78  30A3000F   ANDI V1, A1, 15
9D029DE4  A0430024   SB V1, 36(V0)
9D02A120  A0600024   SB ZERO, 36(V1)
237:                       mmc5.rect[chan].env_delay = decay_lut[value & 0x0F];
9D029D84  00031080   SLL V0, V1, 2
9D029D90  3C08A001   LUI T0, -24575
9D029D94  2508A85C   ADDIU T0, T0, -22436
9D029D98  00484021   ADDU T0, V0, T0
9D029DB0  8D0A0000   LW T2, 0(T0)
9D029DE8  AC4A002C   SW T2, 44(V0)
9D029FCC  3C03A001   LUI V1, -24575
9D029FD0  8C6AA85C   LW T2, -22436(V1)
9D02A124  AC6A002C   SW T2, 44(V1)
238:                       mmc5.rect[chan].holdnote = (value & 0x20) ? true : false;
9D029DD4  7CA90140   EXT T1, A1, 5, 1
9D029DEC  AC490020   SW T1, 32(V0)
9D02A128  AC600020   SW ZERO, 32(V1)
239:                       mmc5.rect[chan].fixed_envelope = (value & 0x10) ? true : false;
9D029DD8  7CA40100   EXT A0, A1, 4, 1
9D029DF0  AC44001C   SW A0, 28(V0)
9D02A12C  AC60001C   SW ZERO, 28(V1)
240:                       mmc5.rect[chan].duty_flip = duty_lut[value >> 6];
9D029D7C  00053182   SRL A2, A1, 6
9D029D88  00063080   SLL A2, A2, 2
9D029D8C  24870001   ADDIU A3, A0, 1
9D029D9C  3C029D03   LUI V0, -25341
9D029DA0  24426B60   ADDIU V0, V0, 27488
9D029DA4  00C23021   ADDU A2, A2, V0
9D029DB4  000748C0   SLL T1, A3, 3
9D029DB8  00073980   SLL A3, A3, 6
9D029DBC  8CC80000   LW T0, 0(A2)
9D029DCC  00E93823   SUBU A3, A3, T1
9D029DDC  00C73021   ADDU A2, A2, A3
9D029FF8  24090002   ADDIU T1, ZERO, 2
9D02A0F8  24880001   ADDIU T0, A0, 1
9D02A104  000868C0   SLL T5, T0, 3
9D02A108  00084180   SLL T0, T0, 6
9D02A110  010D4023   SUBU T0, T0, T5
9D02A118  00E84021   ADDU T0, A3, T0
241:                       break;
9D029DF4  03E00008   JR RA
9D029DF8  ACC80004   SW T0, 4(A2)
242:                 
243:                    case MMC5_WRA1:
244:                    case MMC5_WRB1:
245:                       break;
246:                 
247:                    case MMC5_WRA2:
248:                    case MMC5_WRB2:
249:                       chan = (address & 4) ? 1 : 0;
9D02A0B0  7C440080   EXT A0, V0, 2, 1
250:                       mmc5.rect[chan].regs[2] = value;
9D029CF8  000410C0   SLL V0, A0, 3
9D029CFC  00042180   SLL A0, A0, 6
9D029D00  00821023   SUBU V0, A0, V0
9D029D04  3C03A001   LUI V1, -24575
9D029D08  2463A75C   ADDIU V1, V1, -22692
9D029D0C  00431021   ADDU V0, V0, V1
9D02A0B4  000418C0   SLL V1, A0, 3
9D02A0B8  00042180   SLL A0, A0, 6
9D02A0BC  00831823   SUBU V1, A0, V1
9D02A0C0  00E31821   ADDU V1, A3, V1
251:                       if (mmc5.rect[chan].enabled)
9D029D10  8C43000C   LW V1, 12(V0)
9D029D14  1060000D   BEQ V1, ZERO, 0x9D029D4C
9D029D18  A045000A   SB A1, 10(V0)
9D02A0C4  8C64000C   LW A0, 12(V1)
9D02A0C8  1080FFF0   BEQ A0, ZERO, 0x9D02A08C
9D02A0CC  A060000A   SB ZERO, 10(V1)
252:                          mmc5.rect[chan].freq = (((mmc5.rect[chan].regs[3] & 7) << 8) + value) + 1;
9D029D1C  9043000B   LBU V1, 11(V0)
9D029D20  30630007   ANDI V1, V1, 7
9D029D24  00031A00   SLL V1, V1, 8
9D029D28  00652821   ADDU A1, V1, A1
9D029D2C  24A50001   ADDIU A1, A1, 1
9D029D30  03E00008   JR RA
9D029D34  AC450014   SW A1, 20(V0)
9D02A0D0  9064000B   LBU A0, 11(V1)
9D02A0D4  30840007   ANDI A0, A0, 7
9D02A0D8  00042200   SLL A0, A0, 8
9D02A0DC  24840001   ADDIU A0, A0, 1
253:                       break;
254:                 
255:                    case MMC5_WRA3:
256:                    case MMC5_WRB3:
257:                       chan = (address & 4) ? 1 : 0;
9D029DFC  7C840080   EXT A0, A0, 2, 1
9D02A040  7C440080   EXT A0, V0, 2, 1
258:                       mmc5.rect[chan].regs[3] = value;
9D029E00  000410C0   SLL V0, A0, 3
9D029E04  00041980   SLL V1, A0, 6
9D029E08  00621023   SUBU V0, V1, V0
9D029E0C  3C03A001   LUI V1, -24575
9D029E10  2463A75C   ADDIU V1, V1, -22692
9D029E14  00431021   ADDU V0, V0, V1
9D029FF4  00E06021   ADDU T4, A3, ZERO
9D02A044  000418C0   SLL V1, A0, 3
9D02A048  00044180   SLL T0, A0, 6
9D02A04C  01031823   SUBU V1, T0, V1
9D02A050  00E31821   ADDU V1, A3, V1
259:                 
260:                       if (mmc5.rect[chan].enabled)
9D029E18  8C46000C   LW A2, 12(V0)
9D029E1C  10C0FFCB   BEQ A2, ZERO, 0x9D029D4C
9D029E20  A045000B   SB A1, 11(V0)
9D02A054  8C68000C   LW T0, 12(V1)
9D02A058  1100000C   BEQ T0, ZERO, 0x9D02A08C
9D02A05C  A060000B   SB ZERO, 11(V1)
261:                       {
262:                          mmc5.rect[chan].vbl_length = vbl_lut[value >> 3];
9D029E24  000538C2   SRL A3, A1, 3
9D029E2C  00073880   SLL A3, A3, 2
9D029E34  3C06A001   LUI A2, -24575
9D029E38  24C6A7DC   ADDIU A2, A2, -22564
9D029E3C  00E63021   ADDU A2, A3, A2
9D029E44  8CC60000   LW A2, 0(A2)
9D029E64  AC460034   SW A2, 52(V0)
9D029FD4  3C03A001   LUI V1, -24575
9D029FD8  8C6BA7DC   LW T3, -22564(V1)
9D029FDC  2447A75C   ADDIU A3, V0, -22692
9D02A07C  AC6B0034   SW T3, 52(V1)
263:                          mmc5.rect[chan].env_vol = 0;
9D029E68  A0400030   SB ZERO, 48(V0)
9D02A080  A0600030   SB ZERO, 48(V1)
264:                          mmc5.rect[chan].freq = (((value & 7) << 8) + mmc5.rect[chan].regs[2]) + 1;
9D029E28  9048000A   LBU T0, 10(V0)
9D029E40  30A50007   ANDI A1, A1, 7
9D029E48  00052A00   SLL A1, A1, 8
9D029E54  00A82821   ADDU A1, A1, T0
9D029E5C  24A50001   ADDIU A1, A1, 1
9D029E6C  AC450014   SW A1, 20(V0)
9D02A060  9068000A   LBU T0, 10(V1)
9D02A074  25080001   ADDIU T0, T0, 1
9D02A084  AC680014   SW T0, 20(V1)
265:                          mmc5.rect[chan].adder = 0;
9D029E30  24840001   ADDIU A0, A0, 1
9D029E4C  000438C0   SLL A3, A0, 3
9D029E50  00042180   SLL A0, A0, 6
9D029E58  00872023   SUBU A0, A0, A3
9D029E60  00831821   ADDU V1, A0, V1
9D029E70  03E00008   JR RA
9D029E74  A0600000   SB ZERO, 0(V1)
9D02A064  24840001   ADDIU A0, A0, 1
9D02A068  000468C0   SLL T5, A0, 3
9D02A06C  00042180   SLL A0, A0, 6
9D02A070  008D2023   SUBU A0, A0, T5
9D02A078  008C2021   ADDU A0, A0, T4
9D02A088  A0800000   SB ZERO, 0(A0)
266:                       }
267:                       break;
268:                    
269:                    case MMC5_SMASK:
270:                       if (value & 0x01)
9D029E78  30A20001   ANDI V0, A1, 1
9D029E7C  1440000B   BNE V0, ZERO, 0x9D029EAC
9D029E80  24030001   ADDIU V1, ZERO, 1
271:                       {
272:                          mmc5.rect[0].enabled = true;
273:                       }
274:                       else
275:                       {
276:                          mmc5.rect[0].enabled = false;
9D029E90  00001821   ADDU V1, ZERO, ZERO
277:                          mmc5.rect[0].vbl_length = 0;
9D029E84  3C02A001   LUI V0, -24575
9D029E88  2442A75C   ADDIU V0, V0, -22692
9D029E8C  AC400034   SW ZERO, 52(V0)
278:                       }
279:                 
280:                       if (value & 0x02)
9D029E94  30A50002   ANDI A1, A1, 2
9D029E98  10A00009   BEQ A1, ZERO, 0x9D029EC0
9D029E9C  AC43000C   SW V1, 12(V0)
281:                       {
282:                          mmc5.rect[1].enabled = true;
9D029EA0  24030001   ADDIU V1, ZERO, 1
9D029EA4  03E00008   JR RA
9D029EA8  AC430044   SW V1, 68(V0)
9D029EAC  3C02A001   LUI V0, -24575
9D029EB0  0B40A7A5   J 0x9D029E94
9D029EB4  2442A75C   ADDIU V0, V0, -22692
283:                       }
284:                       else
285:                       {
286:                          mmc5.rect[1].enabled = false;
9D029EC0  AC400044   SW ZERO, 68(V0)
287:                          mmc5.rect[1].vbl_length = 0;
9D029EC4  03E00008   JR RA
9D029EC8  AC40006C   SW ZERO, 108(V0)
288:                       }
289:                 
290:                       break;
291:                 
292:                    case 0x5010:
293:                       if (value & 0x01)
9D029D60  30A50001   ANDI A1, A1, 1
9D029D64  10A00054   BEQ A1, ZERO, 0x9D029EB8
9D029D68  3C02A001   LUI V0, -24575
294:                          mmc5.dac.enabled = true;
9D029D6C  24030001   ADDIU V1, ZERO, 1
9D029D70  03E00008   JR RA
9D029D74  AC43A7D8   SW V1, -22568(V0)
295:                       else
296:                          mmc5.dac.enabled = false;
9D029EB8  03E00008   JR RA
9D029EBC  AC40A7D8   SW ZERO, -22568(V0)
9D02A098  ACE0007C   SW ZERO, 124(A3)
9D02A0EC  0B40A827   J .LBE17, .LBE16, .LBB18, .LBB19
9D02A0F0  ACE0007C   SW ZERO, 124(A3)
9D02A13C  0B40A827   J .LBE17, .LBE16, .LBB18, .LBB19
9D02A140  ACE0007C   SW ZERO, 124(A3)
297:                       break;
298:                 
299:                    case 0x5011:
300:                       mmc5.dac.output = (value ^ 0x80) << 8;
9D029CA8  00052A00   SLL A1, A1, 8
9D029CAC  3C02A001   LUI V0, -24575
9D02A09C  34028000   ORI V0, ZERO, -32768
9D02A0A0  ACE20078   SW V0, 120(A3)
301:                       break;
9D029CB0  03E00008   JR RA
9D029CB4  AC45A7D4   SW A1, -22572(V0)
302:                 
303:                    case 0x5205:
304:                       mmc5.mul[0] = value;
9D029D54  3C02A001   LUI V0, -24575
305:                       break;
9D029D58  03E00008   JR RA
9D029D5C  A045A760   SB A1, -22688(V0)
306:                 
307:                    case 0x5206:
308:                       mmc5.mul[1] = value;
9D029CCC  03E00008   JR RA
9D029CD0  A045A761   SB A1, -22687(V0)
9D029CD4  24025003   ADDIU V0, ZERO, 20483
9D029CD8  10820048   BEQ A0, V0, 0x9D029DFC
9D029CDC  2C825004   SLTIU V0, A0, 20484
9D029CE0  10400015   BEQ V0, ZERO, 0x9D029D38
9D029CE4  24025000   ADDIU V0, ZERO, 20480
9D029CE8  10820023   BEQ A0, V0, 0x9D029D78
9D029CEC  24025002   ADDIU V0, ZERO, 20482
9D029CF0  14820016   BNE A0, V0, 0x9D029D4C
9D029CF4  7C840080   EXT A0, A0, 2, 1
9D029CF8  000410C0   SLL V0, A0, 3
9D029CFC  00042180   SLL A0, A0, 6
9D029D00  00821023   SUBU V0, A0, V0
9D029D04  3C03A001   LUI V1, -24575
9D029D08  2463A75C   ADDIU V1, V1, -22692
9D029D0C  00431021   ADDU V0, V0, V1
9D029D10  8C43000C   LW V1, 12(V0)
9D029D14  1060000D   BEQ V1, ZERO, 0x9D029D4C
9D029D18  A045000A   SB A1, 10(V0)
9D029D1C  9043000B   LBU V1, 11(V0)
9D029D20  30630007   ANDI V1, V1, 7
9D029D24  00031A00   SLL V1, V1, 8
9D029D28  00652821   ADDU A1, V1, A1
9D029D2C  24A50001   ADDIU A1, A1, 1
9D029D30  03E00008   JR RA
9D029D34  AC450014   SW A1, 20(V0)
9D029D38  24025004   ADDIU V0, ZERO, 20484
9D029D3C  1082000E   BEQ A0, V0, 0x9D029D78
9D029D40  24025006   ADDIU V0, ZERO, 20486
9D029D44  1082FFEC   BEQ A0, V0, 0x9D029CF8
9D029D48  7C840080   EXT A0, A0, 2, 1
9D029D4C  03E00008   JR RA
9D029D50  00000000   NOP
9D029D54  3C02A001   LUI V0, -24575
9D029D58  03E00008   JR RA
9D029D5C  A045A760   SB A1, -22688(V0)
9D029D60  30A50001   ANDI A1, A1, 1
9D029D64  10A00054   BEQ A1, ZERO, 0x9D029EB8
9D029D68  3C02A001   LUI V0, -24575
9D029D6C  24030001   ADDIU V1, ZERO, 1
9D029D70  03E00008   JR RA
9D029D74  AC43A7D8   SW V1, -22568(V0)
9D029D78  30A3000F   ANDI V1, A1, 15
9D029D7C  00053182   SRL A2, A1, 6
9D029D80  7C840080   EXT A0, A0, 2, 1
9D029D84  00031080   SLL V0, V1, 2
9D029D88  00063080   SLL A2, A2, 2
9D029D8C  24870001   ADDIU A3, A0, 1
9D029D90  3C08A001   LUI T0, -24575
9D029D94  2508A85C   ADDIU T0, T0, -22436
9D029D98  00484021   ADDU T0, V0, T0
9D029D9C  3C029D03   LUI V0, -25341
9D029DA0  24426B60   ADDIU V0, V0, 27488
9D029DA4  00C23021   ADDU A2, A2, V0
9D029DA8  000410C0   SLL V0, A0, 3
9D029DAC  00042180   SLL A0, A0, 6
9D029DB0  8D0A0000   LW T2, 0(T0)
9D029DB4  000748C0   SLL T1, A3, 3
9D029DB8  00073980   SLL A3, A3, 6
9D029DBC  8CC80000   LW T0, 0(A2)
9D029DC0  3C06A001   LUI A2, -24575
9D029DC4  24C6A75C   ADDIU A2, A2, -22692
9D029DC8  00821023   SUBU V0, A0, V0
9D029DCC  00E93823   SUBU A3, A3, T1
9D029DD0  00461021   ADDU V0, V0, A2
9D029DD4  7CA90140   EXT T1, A1, 5, 1
9D029DD8  7CA40100   EXT A0, A1, 4, 1
9D029DDC  00C73021   ADDU A2, A2, A3
9D029DE0  A0450008   SB A1, 8(V0)
9D029DE4  A0430024   SB V1, 36(V0)
9D029DE8  AC4A002C   SW T2, 44(V0)
9D029DEC  AC490020   SW T1, 32(V0)
9D029DF0  AC44001C   SW A0, 28(V0)
9D029DF4  03E00008   JR RA
9D029DF8  ACC80004   SW T0, 4(A2)
9D029DFC  7C840080   EXT A0, A0, 2, 1
9D029E00  000410C0   SLL V0, A0, 3
9D029E04  00041980   SLL V1, A0, 6
9D029E08  00621023   SUBU V0, V1, V0
9D029E0C  3C03A001   LUI V1, -24575
9D029E10  2463A75C   ADDIU V1, V1, -22692
9D029E14  00431021   ADDU V0, V0, V1
9D029E18  8C46000C   LW A2, 12(V0)
9D029E1C  10C0FFCB   BEQ A2, ZERO, 0x9D029D4C
9D029E20  A045000B   SB A1, 11(V0)
9D029E24  000538C2   SRL A3, A1, 3
9D029E28  9048000A   LBU T0, 10(V0)
9D029E2C  00073880   SLL A3, A3, 2
9D029E30  24840001   ADDIU A0, A0, 1
9D029E34  3C06A001   LUI A2, -24575
9D029E38  24C6A7DC   ADDIU A2, A2, -22564
9D029E3C  00E63021   ADDU A2, A3, A2
9D029E40  30A50007   ANDI A1, A1, 7
9D029E44  8CC60000   LW A2, 0(A2)
9D029E48  00052A00   SLL A1, A1, 8
9D029E4C  000438C0   SLL A3, A0, 3
9D029E50  00042180   SLL A0, A0, 6
9D029E54  00A82821   ADDU A1, A1, T0
9D029E58  00872023   SUBU A0, A0, A3
9D029E5C  24A50001   ADDIU A1, A1, 1
9D029E60  00831821   ADDU V1, A0, V1
9D029E64  AC460034   SW A2, 52(V0)
9D029E68  A0400030   SB ZERO, 48(V0)
9D029E6C  AC450014   SW A1, 20(V0)
9D029E70  03E00008   JR RA
9D029E74  A0600000   SB ZERO, 0(V1)
9D029E78  30A20001   ANDI V0, A1, 1
9D029E7C  1440000B   BNE V0, ZERO, 0x9D029EAC
9D029E80  24030001   ADDIU V1, ZERO, 1
9D029E84  3C02A001   LUI V0, -24575
9D029E88  2442A75C   ADDIU V0, V0, -22692
9D029E8C  AC400034   SW ZERO, 52(V0)
9D029E90  00001821   ADDU V1, ZERO, ZERO
9D029E94  30A50002   ANDI A1, A1, 2
9D029E98  10A00009   BEQ A1, ZERO, 0x9D029EC0
9D029E9C  AC43000C   SW V1, 12(V0)
9D029EA0  24030001   ADDIU V1, ZERO, 1
9D029EA4  03E00008   JR RA
9D029EA8  AC430044   SW V1, 68(V0)
9D029EAC  3C02A001   LUI V0, -24575
9D029EB0  0B40A7A5   J 0x9D029E94
9D029EB4  2442A75C   ADDIU V0, V0, -22692
9D029EB8  03E00008   JR RA
9D029EBC  AC40A7D8   SW ZERO, -22568(V0)
9D029EC0  AC400044   SW ZERO, 68(V0)
9D029EC4  03E00008   JR RA
9D029EC8  AC40006C   SW ZERO, 108(V0)
309:                       break;
310:                 
311:                    case 0x5114:
312:                    case 0x5115:
313:                       /* ???? */
314:                       break;
315:                    
316:                    default:
317:                       break;
318:                    }
319:                 }
320:                 
321:                 /* reset state of vrcvi sound channels */
322:                 static void mmc5_reset(void)
323:                 {
9D029FB8  27BDFE78   ADDIU SP, SP, -392
9D029FBC  AFBF0184   SW RA, 388(SP)
324:                    int i;
325:                    apu_t apu;
326:                 
327:                 
328:                    /* get the phase period from the apu */
329:                    apu_getcontext(&apu);
9D029FC0  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D029FC4  27A40010   ADDIU A0, SP, 16
330:                    mmc5.incsize = apu.cycle_rate;
9D029FC8  3C02A001   LUI V0, -24575
9D029FE0  8FA3015C   LW V1, 348(SP)
9D029FE4  AC43A75C   SW V1, -22692(V0)
331:                 
332:                    for (i = 0x5000; i < 0x5008; i++)
9D029FE8  24025000   ADDIU V0, ZERO, 20480
9D029FFC  24055008   ADDIU A1, ZERO, 20488
9D02A08C  24420001   ADDIU V0, V0, 1
9D02A090  1445FFDC   BNE V0, A1, 0x9D02A004
9D02A094  2443B000   ADDIU V1, V0, -20480
9D02A0E0  24420001   ADDIU V0, V0, 1
9D02A0E4  1445FFC6   BNE V0, A1, 0x9D02A000
9D02A0E8  AC640014   SW A0, 20(V1)
9D02A130  24420001   ADDIU V0, V0, 1
9D02A134  1445FFB2   BNE V0, A1, 0x9D02A000
9D02A138  AD090004   SW T1, 4(T0)
333:                       mmc5_write(i, 0);
334:                 
335:                    mmc5_write(0x5010, 0);
336:                    mmc5_write(0x5011, 0);
337:                 }
9D02A0A4  8FBF0184   LW RA, 388(SP)
9D02A0A8  03E00008   JR RA
9D02A0AC  27BD0188   ADDIU SP, SP, 392
9D02A0B0  7C440080   EXT A0, V0, 2, 1
9D02A0B4  000418C0   SLL V1, A0, 3
9D02A0B8  00042180   SLL A0, A0, 6
9D02A0BC  00831823   SUBU V1, A0, V1
9D02A0C0  00E31821   ADDU V1, A3, V1
9D02A0C4  8C64000C   LW A0, 12(V1)
9D02A0C8  1080FFF0   BEQ A0, ZERO, 0x9D02A08C
9D02A0CC  A060000A   SB ZERO, 10(V1)
9D02A0D0  9064000B   LBU A0, 11(V1)
9D02A0D4  30840007   ANDI A0, A0, 7
9D02A0D8  00042200   SLL A0, A0, 8
9D02A0DC  24840001   ADDIU A0, A0, 1
9D02A0E0  24420001   ADDIU V0, V0, 1
9D02A0E4  1445FFC6   BNE V0, A1, 0x9D02A000
9D02A0E8  AC640014   SW A0, 20(V1)
9D02A0EC  0B40A827   J .LBE17, .LBE16, .LBB18, .LBB19
9D02A0F0  ACE0007C   SW ZERO, 124(A3)
9D02A0F4  7C440080   EXT A0, V0, 2, 1
9D02A0F8  24880001   ADDIU T0, A0, 1
9D02A0FC  000418C0   SLL V1, A0, 3
9D02A100  00042180   SLL A0, A0, 6
9D02A104  000868C0   SLL T5, T0, 3
9D02A108  00084180   SLL T0, T0, 6
9D02A10C  00831823   SUBU V1, A0, V1
9D02A110  010D4023   SUBU T0, T0, T5
9D02A114  00E31821   ADDU V1, A3, V1
9D02A118  00E84021   ADDU T0, A3, T0
9D02A11C  A0600008   SB ZERO, 8(V1)
9D02A120  A0600024   SB ZERO, 36(V1)
9D02A124  AC6A002C   SW T2, 44(V1)
9D02A128  AC600020   SW ZERO, 32(V1)
9D02A12C  AC60001C   SW ZERO, 28(V1)
9D02A130  24420001   ADDIU V0, V0, 1
9D02A134  1445FFB2   BNE V0, A1, 0x9D02A000
9D02A138  AD090004   SW T1, 4(T0)
9D02A13C  0B40A827   J .LBE17, .LBE16, .LBB18, .LBB19
9D02A140  ACE0007C   SW ZERO, 124(A3)
338:                 
339:                 static int mmc5_init(void)
340:                 {
9D029ECC  27BDFE70   ADDIU SP, SP, -400
9D029ED0  AFBF018C   SW RA, 396(SP)
9D029ED4  AFB20188   SW S2, 392(SP)
9D029ED8  AFB10184   SW S1, 388(SP)
9D029EDC  AFB00180   SW S0, 384(SP)
341:                    int i, num_samples;
342:                    apu_t apu;
343:                 
344:                    apu_getcontext(&apu);
9D029EE0  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D029EE4  27A40010   ADDIU A0, SP, 16
345:                    num_samples = apu.num_samples;
9D029EE8  8FA5014C   LW A1, 332(SP)
346:                 
347:                    /* lut used for enveloping and frequency sweeps */
348:                    for (i = 0; i < 16; i++)
349:                       decay_lut[i] = num_samples * (i + 1);
9D029EEC  3C0AA001   LUI T2, -24575
9D029EF0  00053900   SLL A3, A1, 4
9D029EF4  00054880   SLL T1, A1, 2
9D029EF8  00053040   SLL A2, A1, 1
9D029EFC  000520C0   SLL A0, A1, 3
9D029F00  00E94023   SUBU T0, A3, T1
9D029F04  2543A85C   ADDIU V1, T2, -22436
9D029F08  00C59021   ADDU S2, A2, A1
9D029F0C  01258821   ADDU S1, T1, A1
9D029F10  00868023   SUBU S0, A0, A2
9D029F14  0085C823   SUBU T9, A0, A1
9D029F18  0085C021   ADDU T8, A0, A1
9D029F1C  00C47821   ADDU T7, A2, A0
9D029F20  01057023   SUBU T6, T0, A1
9D029F24  01056821   ADDU T5, T0, A1
9D029F28  00E66023   SUBU T4, A3, A2
9D029F2C  00E55823   SUBU T3, A3, A1
9D029F30  3C029D03   LUI V0, -25341
9D029F34  24426B70   ADDIU V0, V0, 27504
9D029F38  AD45A85C   SW A1, -22436(T2)
9D029F3C  AC660004   SW A2, 4(V1)
9D029F40  AC720008   SW S2, 8(V1)
9D029F44  AC69000C   SW T1, 12(V1)
9D029F48  AC710010   SW S1, 16(V1)
9D029F4C  AC700014   SW S0, 20(V1)
9D029F50  AC790018   SW T9, 24(V1)
9D029F54  AC64001C   SW A0, 28(V1)
9D029F58  AC780020   SW T8, 32(V1)
9D029F5C  AC6F0024   SW T7, 36(V1)
9D029F60  AC6E0028   SW T6, 40(V1)
9D029F64  AC68002C   SW T0, 44(V1)
9D029F68  AC6D0030   SW T5, 48(V1)
9D029F6C  AC6C0034   SW T4, 52(V1)
9D029F70  AC6B0038   SW T3, 56(V1)
9D029F74  AC67003C   SW A3, 60(V1)
9D029F78  3C03A001   LUI V1, -24575
9D029F7C  2463A7DC   ADDIU V1, V1, -22564
9D029F80  24460020   ADDIU A2, V0, 32
350:                 
351:                    /* used for note length, based on vblanks and size of audio buffer */
352:                    for (i = 0; i < 32; i++)
9D029F94  1446FFFB   BNE V0, A2, 0x9D029F84
9D029F98  AC64FFFC   SW A0, -4(V1)
353:                       vbl_lut[i] = vbl_length[i] * num_samples;
9D029F84  90440000   LBU A0, 0(V0)
9D029F88  24420001   ADDIU V0, V0, 1
9D029F8C  24630004   ADDIU V1, V1, 4
9D029F90  70852002   MUL A0, A0, A1
354:                 
355:                    return 0;
356:                 }
9D029F9C  00001021   ADDU V0, ZERO, ZERO
9D029FA0  8FBF018C   LW RA, 396(SP)
9D029FA4  8FB20188   LW S2, 392(SP)
9D029FA8  8FB10184   LW S1, 388(SP)
9D029FAC  8FB00180   LW S0, 384(SP)
9D029FB0  03E00008   JR RA
9D029FB4  27BD0190   ADDIU SP, SP, 400
357:                 
358:                 static apu_memread mmc5_memread[] =
359:                 {
360:                    { 0x5205, 0x5206, mmc5_read },
361:                    {     -1,     -1, NULL }
362:                 };
363:                 
364:                 static apu_memwrite mmc5_memwrite[] =
365:                 {
366:                    { 0x5000, 0x5015, mmc5_write },
367:                    { 0x5114, 0x5115, mmc5_write },
368:                    { 0x5205, 0x5206, mmc5_write },
369:                    {     -1,     -1, NULL }
370:                 };
371:                 
372:                 apuext_t mmc5_ext =
373:                 {
374:                    mmc5_init,
375:                    NULL, /* no shutdown */
376:                    mmc5_reset,
377:                    mmc5_process,
378:                    mmc5_memread,
379:                    mmc5_memwrite
380:                 };
381:                 
382:                 /*
383:                 ** $Log: mmc5_snd.c,v $
384:                 ** Revision 1.2  2001/04/27 14:37:11  neil
385:                 ** wheeee
386:                 **
387:                 ** Revision 1.1  2001/04/27 12:54:40  neil
388:                 ** blah
389:                 **
390:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
391:                 ** initial
392:                 **
393:                 ** Revision 1.2  2000/11/13 00:57:08  matt
394:                 ** doesn't look as nasty now
395:                 **
396:                 ** Revision 1.1  2000/10/24 12:19:59  matt
397:                 ** changed directory structure
398:                 **
399:                 ** Revision 1.16  2000/10/17 11:56:42  matt
400:                 ** selectable apu base frequency
401:                 **
402:                 ** Revision 1.15  2000/10/10 14:04:29  matt
403:                 ** make way for bjarne
404:                 **
405:                 ** Revision 1.14  2000/10/10 13:58:18  matt
406:                 ** stroustrup squeezing his way in the door
407:                 **
408:                 ** Revision 1.13  2000/10/08 17:50:18  matt
409:                 ** appears $5114/$5115 do something
410:                 **
411:                 ** Revision 1.12  2000/10/03 11:56:20  matt
412:                 ** better support for optional sound ext routines
413:                 **
414:                 ** Revision 1.11  2000/09/27 12:26:03  matt
415:                 ** changed sound accumulators back to floats
416:                 **
417:                 ** Revision 1.10  2000/09/15 13:38:40  matt
418:                 ** changes for optimized apu core
419:                 **
420:                 ** Revision 1.9  2000/09/15 04:58:07  matt
421:                 ** simplifying and optimizing APU core
422:                 **
423:                 ** Revision 1.8  2000/07/30 04:32:59  matt
424:                 ** no more apu_getcyclerate hack
425:                 **
426:                 ** Revision 1.7  2000/07/17 01:52:31  matt
427:                 ** made sure last line of all source files is a newline
428:                 **
429:                 ** Revision 1.6  2000/07/04 04:51:41  matt
430:                 ** cleanups
431:                 **
432:                 ** Revision 1.5  2000/07/03 02:18:53  matt
433:                 ** much better external module exporting
434:                 **
435:                 ** Revision 1.4  2000/06/28 22:03:51  matt
436:                 ** fixed stupid oversight
437:                 **
438:                 ** Revision 1.3  2000/06/20 20:46:58  matt
439:                 ** minor cleanups
440:                 **
441:                 ** Revision 1.2  2000/06/20 04:06:16  matt
442:                 ** migrated external sound definition to apu module
443:                 **
444:                 ** Revision 1.1  2000/06/20 00:06:47  matt
445:                 ** initial revision
446:                 **
447:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/pcx.c  -------------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** pcx.c
21:                  **
22:                  ** PCX format screen-saving routines
23:                  ** $Id: pcx.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdio.h>
27:                  #include <string.h>
28:                  #include <noftypes.h>
29:                  #include <bitmap.h>
30:                  #include <pcx.h>
31:                  
32:                  /* Save a PCX snapshot from a given NES bitmap */
33:                  int pcx_write(char *filename, bitmap_t *bmp, rgb_t *pal)
34:                  {
9D031258  27BDFF40   ADDIU SP, SP, -192
9D03125C  AFBF00BC   SW RA, 188(SP)
9D031260  AFBE00B8   SW FP, 184(SP)
9D031264  AFB700B4   SW S7, 180(SP)
9D031268  AFB600B0   SW S6, 176(SP)
9D03126C  AFB500AC   SW S5, 172(SP)
9D031270  AFB400A8   SW S4, 168(SP)
9D031274  AFB300A4   SW S3, 164(SP)
9D031278  AFB200A0   SW S2, 160(SP)
9D03127C  AFB1009C   SW S1, 156(SP)
9D031280  AFB00098   SW S0, 152(SP)
9D031284  00A0B021   ADDU S6, A1, ZERO
9D031290  AFA600C8   SW A2, 200(SP)
35:                     FILE *fp;
36:                     pcxheader_t header;
37:                     int i, line;
38:                     int width, height, x_min, y_min;
39:                  
40:                     ASSERT(bmp);
41:                  
42:                     width = bmp->width;
9D031294  8EDE0000   LW FP, 0(S6)
43:                     height = bmp->height;
9D031298  8EC30004   LW V1, 4(S6)
44:                     x_min = 0;
45:                     y_min = 0;
46:                  
47:                     fp = fopen(filename, "wb");
9D031288  3C059D03   LUI A1, -25341
9D03128C  24A57058   ADDIU A1, A1, 28760
9D03129C  0F40CC6A   JAL fopen
9D0312A0  AFA30094   SW V1, 148(SP)
48:                     if (NULL == fp)
9D0312A4  10400077   BEQ V0, ZERO, 0x9D031484
9D0312A8  00409021   ADDU S2, V0, ZERO
49:                        return -1;
9D031484  2402FFFF   ADDIU V0, ZERO, -1
50:                  
51:                     /* Fill in the header nonsense */
52:                     memset(&header, 0, sizeof(header));
9D0312AC  27A40010   ADDIU A0, SP, 16
9D0312B0  00002821   ADDU A1, ZERO, ZERO
9D0312B4  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D0312B8  24060080   ADDIU A2, ZERO, 128
53:                  
54:                     header.Manufacturer = 10;
9D0312E8  240B000A   ADDIU T3, ZERO, 10
9D0312EC  A3AB0010   SB T3, 16(SP)
55:                     header.Version = 5;
9D0312F0  240B0005   ADDIU T3, ZERO, 5
9D0312F4  A3AB0011   SB T3, 17(SP)
56:                     header.Encoding = 1;
9D0312D4  240A0001   ADDIU T2, ZERO, 1
9D0312F8  A3AA0012   SB T2, 18(SP)
57:                     header.BitsPerPixel = 8;
9D0312FC  240B0008   ADDIU T3, ZERO, 8
9D031300  A3AB0013   SB T3, 19(SP)
58:                     header.Xmin = x_min;
59:                     header.Ymin = y_min;
60:                     header.Xmax = width - 1;
9D0312BC  33C9FFFF   ANDI T1, FP, -1
9D0312C0  2523FFFF   ADDIU V1, T1, -1
9D0312CC  3063FFFF   ANDI V1, V1, -1
9D031304  A7A30018   SH V1, 24(SP)
61:                     header.Ymax = height - 1;
9D0312C4  8FA40094   LW A0, 148(SP)
9D0312C8  2482FFFF   ADDIU V0, A0, -1
9D0312D0  3042FFFF   ANDI V0, V0, -1
9D031308  A7A2001A   SH V0, 26(SP)
62:                     header.NPlanes = 1;
9D03130C  A3AA0051   SB T2, 81(SP)
63:                     header.BytesPerLine = width;
9D031310  A7A90052   SH T1, 82(SP)
64:                     header.PaletteInfo = 1;
9D031314  24090001   ADDIU T1, ZERO, 1
9D031318  A7A90054   SH T1, 84(SP)
65:                     header.HscreenSize = width - 1;
9D03131C  A7A30056   SH V1, 86(SP)
66:                     header.VscreenSize = height - 1;
67:                  
68:                     fwrite(&header, 1, sizeof(header), fp);
9D0312D8  27A40010   ADDIU A0, SP, 16
9D0312DC  24050001   ADDIU A1, ZERO, 1
9D0312E0  24060080   ADDIU A2, ZERO, 128
9D0312E4  02403821   ADDU A3, S2, ZERO
9D031320  0F40DB57   JAL fwrite
9D031324  A7A20058   SH V0, 88(SP)
69:                  
70:                     /* RLE encoding */
71:                     for (line = 0; line < height; line++)
9D031328  AFA00090   SW ZERO, 144(SP)
9D031330  8FA30094   LW V1, 148(SP)
9D031334  1860002A   BLEZ V1, 0x9D0313E0
9D031338  241400C0   ADDIU S4, ZERO, 192
9D0313C8  8FA30090   LW V1, 144(SP)
9D0313CC  24630001   ADDIU V1, V1, 1
9D0313D0  AFA30090   SW V1, 144(SP)
9D0313D4  8FA40094   LW A0, 148(SP)
9D0313D8  1464FFD8   BNE V1, A0, 0x9D03133C
9D0313DC  26D60004   ADDIU S6, S6, 4
72:                     {
73:                        uint8 last, *mem;
74:                        int xpos = 0;
9D031350  0B40C4DA   J 0x9D031368
9D031354  00A08021   ADDU S0, A1, ZERO
75:                  
76:                        mem = bmp->line[line + y_min] + x_min;
9D03133C  8ED10014   LW S1, 20(S6)
77:                  
78:                        while (xpos < width)
9D031340  1BC00021   BLEZ FP, 0x9D0313C8
9D031344  00002821   ADDU A1, ZERO, ZERO
9D031348  92350000   LBU S5, 0(S1)
9D03134C  24A7003F   ADDIU A3, A1, 63
9D03139C  12E0000B   BEQ S7, ZERO, 0x9D0313CC
9D0313A0  8FA30090   LW V1, 144(SP)
9D0313A4  0B40C4D2   J 0x9D031348
9D0313A8  02002821   ADDU A1, S0, ZERO
9D0313C0  56E0FFE1   BNEL S7, ZERO, 0x9D031348
9D0313C4  02002821   ADDU A1, S0, ZERO
79:                        {
80:                           int rle_count = 0;
81:                  
82:                           do
83:                           {
84:                              last = *mem++;
9D031368  26310001   ADDIU S1, S1, 1
85:                              xpos++;
9D031370  26100001   ADDIU S0, S0, 1
86:                              rle_count++;
87:                           }
88:                           while (*mem == last && xpos < width && rle_count < 0x3F);
9D031358  12E00009   BEQ S7, ZERO, 0x9D031380
9D03135C  00000000   NOP
9D031360  52070012   BEQL S0, A3, 0x9D0313AC
9D031364  240400FF   ADDIU A0, ZERO, 255
9D03136C  92220000   LBU V0, 0(S1)
9D031374  021EB82A   SLT S7, S0, FP
9D031378  1055FFF7   BEQ V0, S5, 0x9D031358
9D03137C  02052023   SUBU A0, S0, A1
89:                  
90:                           if (rle_count > 1 || 0xC0 == (last & 0xC0))
9D03132C  24130001   ADDIU S3, ZERO, 1
9D031380  14930038   BNE A0, S3, 0x9D031464
9D031384  32A200C0   ANDI V0, S5, 192
9D031388  10540008   BEQ V0, S4, 0x9D0313AC
9D03138C  240400C1   ADDIU A0, ZERO, 193
91:                           {
92:                              fputc(0xC0 | rle_count, fp);
9D0313AC  0F40D4DC   JAL fputc
9D0313B0  02402821   ADDU A1, S2, ZERO
9D031468  0F40D4DC   JAL fputc
9D03146C  02402821   ADDU A1, S2, ZERO
93:                              fputc(last, fp);
9D0313B4  02A02021   ADDU A0, S5, ZERO
9D0313B8  0F40D4DC   JAL fputc
9D0313BC  02402821   ADDU A1, S2, ZERO
9D031470  02A02021   ADDU A0, S5, ZERO
9D031474  0F40D4DC   JAL fputc
9D031478  02402821   ADDU A1, S2, ZERO
9D03147C  0B40C4F0   J .LVL20
9D031480  00000000   NOP
94:                           }
95:                           else
96:                           {
97:                              fputc(last, fp);
9D031390  02A02021   ADDU A0, S5, ZERO
9D031394  0F40D4DC   JAL fputc
9D031398  02402821   ADDU A1, S2, ZERO
98:                           }
99:                        }
100:                    }
101:                 
102:                    /* Write palette */
103:                    fputc(0x0C, fp); /* $0C signifies 256 color palette */
9D0313E0  2404000C   ADDIU A0, ZERO, 12
9D0313E4  0F40D4DC   JAL fputc
9D0313E8  02402821   ADDU A1, S2, ZERO
9D0313EC  8FBE00C8   LW FP, 200(SP)
9D0313F0  24100100   ADDIU S0, ZERO, 256
104:                    for (i = 0; i < 256; i++)
9D031420  5600FFF5   BNEL S0, ZERO, 0x9D0313F8
9D031424  8FC40000   LW A0, 0(FP)
105:                    {
106:                       fputc(pal[i].r, fp);
9D0313F4  8FC40000   LW A0, 0(FP)
9D0313F8  02402821   ADDU A1, S2, ZERO
9D0313FC  0F40D4DC   JAL fputc
9D031400  2610FFFF   ADDIU S0, S0, -1
107:                       fputc(pal[i].g, fp);
9D031404  8FC40004   LW A0, 4(FP)
9D031408  02402821   ADDU A1, S2, ZERO
9D03140C  0F40D4DC   JAL fputc
9D031410  27DE000C   ADDIU FP, FP, 12
108:                       fputc(pal[i].b, fp);
9D031414  8FC4FFFC   LW A0, -4(FP)
9D031418  0F40D4DC   JAL fputc
9D03141C  02402821   ADDU A1, S2, ZERO
109:                    }
110:                 
111:                    /* We're done! */
112:                    fclose(fp);
9D031428  0F40D713   JAL fclose
9D03142C  02402021   ADDU A0, S2, ZERO
113:                    return 0;
9D031430  00001021   ADDU V0, ZERO, ZERO
114:                 }
9D031434  8FBF00BC   LW RA, 188(SP)
9D031438  8FBE00B8   LW FP, 184(SP)
9D03143C  8FB700B4   LW S7, 180(SP)
9D031440  8FB600B0   LW S6, 176(SP)
9D031444  8FB500AC   LW S5, 172(SP)
9D031448  8FB400A8   LW S4, 168(SP)
9D03144C  8FB300A4   LW S3, 164(SP)
9D031450  8FB200A0   LW S2, 160(SP)
9D031454  8FB1009C   LW S1, 156(SP)
9D031458  8FB00098   LW S0, 152(SP)
9D03145C  03E00008   JR RA
9D031460  27BD00C0   ADDIU SP, SP, 192
9D031464  348400C0   ORI A0, A0, 192
9D031488  8FBF00BC   LW RA, 188(SP)
9D03148C  8FBE00B8   LW FP, 184(SP)
9D031490  8FB700B4   LW S7, 180(SP)
9D031494  8FB600B0   LW S6, 176(SP)
9D031498  8FB500AC   LW S5, 172(SP)
9D03149C  8FB400A8   LW S4, 168(SP)
9D0314A0  8FB300A4   LW S3, 164(SP)
9D0314A4  8FB200A0   LW S2, 160(SP)
9D0314A8  8FB1009C   LW S1, 156(SP)
9D0314AC  8FB00098   LW S0, 152(SP)
9D0314B0  03E00008   JR RA
9D0314B4  27BD00C0   ADDIU SP, SP, 192
115:                 
116:                 /*
117:                 ** $Log: pcx.c,v $
118:                 ** Revision 1.2  2001/04/27 14:37:11  neil
119:                 ** wheeee
120:                 **
121:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
122:                 ** initial
123:                 **
124:                 ** Revision 1.8  2000/11/06 05:17:48  matt
125:                 ** better!
126:                 **
127:                 ** Revision 1.7  2000/11/05 16:37:18  matt
128:                 ** rolled rgb.h into bitmap.h
129:                 **
130:                 ** Revision 1.6  2000/07/17 01:52:27  matt
131:                 ** made sure last line of all source files is a newline
132:                 **
133:                 ** Revision 1.5  2000/06/26 04:55:13  matt
134:                 ** changed routine name, big whoop
135:                 **
136:                 ** Revision 1.4  2000/06/09 15:12:25  matt
137:                 ** initial revision
138:                 **
139:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nofrendo.c  --------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nofrendo.c
21:                  **
22:                  ** Entry point of program
23:                  ** Note: all architectures should call these functions
24:                  ** $Id: nofrendo.c,v 1.3 2001/04/27 14:37:11 neil Exp $
25:                  */
26:                  
27:                  #include <stdio.h>
28:                  #include <stdlib.h>
29:                  #include <noftypes.h>
30:                  #include <nofrendo.h>
31:                  #include <event.h>
32:                  #include <nofconfig.h>
33:                  #include <log.h>
34:                  #include <osd.h>
35:                  #include <gui.h>
36:                  #include <vid_drv.h>
37:                  
38:                  /* emulated system includes */
39:                  #include <nes.h>
40:                  
41:                  /* our global machine structure */
42:                  static struct
43:                  {
44:                     char *filename, *nextfilename;
45:                     system_t type, nexttype;
46:                  
47:                     union 
48:                     {
49:                        nes_t *nes;
50:                     } machine;
51:                  
52:                     int refresh_rate;
53:                  
54:                     bool quit;
55:                  } console;
56:                  
57:                  /* our happy little timer ISR */
58:                  volatile int nofrendo_ticks = 0;
59:                  static void timer_isr(void)
60:                  {
61:                     nofrendo_ticks++;
62:                  }
63:                  
64:                  static void timer_isr_end(void) {} /* code marker for djgpp */
65:                  
66:                  static void shutdown_everything(void)
67:                  {
68:                     if (console.filename)
69:                     {
70:                        free(console.filename);
71:                        console.filename = NULL;
72:                     }
73:                     if (console.nextfilename)
74:                     {
75:                        free(console.nextfilename);
76:                        console.nextfilename = NULL;
77:                     }
78:                  
79:                     config.close();
80:                     //osd_shutdown();
81:                     gui_shutdown();
82:                     vid_shutdown();
83:                     log_shutdown();
84:                  }
85:                  
86:                  /* End the current context */
87:                  void main_eject(void)
88:                  {
9D02F8A4  27BDFFE0   ADDIU SP, SP, -32
9D02F8A8  AFBF001C   SW RA, 28(SP)
9D02F8AC  AFB10018   SW S1, 24(SP)
9D02F8B0  AFB00014   SW S0, 20(SP)
89:                     switch (console.type)
9D02F8B4  3C11A001   LUI S1, -24575
9D02F8B8  2630B8D4   ADDIU S0, S1, -18220
9D02F8BC  8E030008   LW V1, 8(S0)
9D02F8C0  24020002   ADDIU V0, ZERO, 2
9D02F8C4  1062000D   BEQ V1, V0, 0x9D02F8FC
9D02F8C8  00000000   NOP
9D02F930  8E030008   LW V1, 8(S0)
9D02F93C  24020002   ADDIU V0, ZERO, 2
9D02F940  10620014   BEQ V1, V0, 0x9D02F994
9D02F944  00000000   NOP
9D02F9D4  8E030008   LW V1, 8(S0)
9D02F9DC  24020002   ADDIU V0, ZERO, 2
9D02F9E0  1062000E   BEQ V1, V0, 0x9D02FA1C
9D02F9E4  AE12000C   SW S2, 12(S0)
90:                     {
91:                     case system_nes:
92:                        nes_poweroff();
9D02F8FC  0F4095F2   JAL nes_poweroff
9D02F900  00000000   NOP
9D02F994  0F4095F2   JAL nes_poweroff
9D02F998  00000000   NOP
9D02FA1C  0F4095F2   JAL nes_poweroff
9D02FA20  00000000   NOP
93:                        nes_destroy(&(console.machine.nes));
9D02F904  3C04A001   LUI A0, -24575
9D02F908  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02F90C  2484B8E4   ADDIU A0, A0, -18204
9D02F99C  3C04A001   LUI A0, -24575
9D02F9A0  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02F9A4  2484B8E4   ADDIU A0, A0, -18204
9D02FA24  3C04A001   LUI A0, -24575
9D02FA28  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02FA2C  2484B8E4   ADDIU A0, A0, -18204
94:                        break;
9D02F910  0B40BE34   J 0x9D02F8D0
9D02F914  8E22B8D4   LW V0, -18220(S1)
95:                  
96:                     default:
97:                        break;
98:                     }
99:                  
100:                    if (NULL != console.filename)
9D02F8CC  8E22B8D4   LW V0, -18220(S1)
9D02F8D0  10400004   BEQ V0, ZERO, 0x9D02F8E4
9D02F8D4  3C11A001   LUI S1, -24575
9D02F948  8E22B8D4   LW V0, -18220(S1)
9D02F94C  10400004   BEQ V0, ZERO, 0x9D02F960
9D02F950  3C11A001   LUI S1, -24575
9D02F9A8  0B40BE53   J 0x9D02F94C
9D02F9AC  8E22B8D4   LW V0, -18220(S1)
9D02F9E8  8E22B8D4   LW V0, -18220(S1)
9D02F9EC  10400004   BEQ V0, ZERO, 0x9D02FA00
9D02F9F0  3C11A001   LUI S1, -24575
9D02FA30  0B40BE7B   J 0x9D02F9EC
9D02FA34  8E22B8D4   LW V0, -18220(S1)
101:                    {
102:                       free(console.filename);
9D02F8D8  0F40CB6E   JAL _my_free
9D02F8DC  2624B8D4   ADDIU A0, S1, -18220
9D02F954  0F40CB6E   JAL _my_free
9D02F958  2624B8D4   ADDIU A0, S1, -18220
9D02F9F4  0F40CB6E   JAL _my_free
9D02F9F8  2624B8D4   ADDIU A0, S1, -18220
103:                       console.filename = NULL;
9D02F8E0  AE20B8D4   SW ZERO, -18220(S1)
9D02F95C  AE20B8D4   SW ZERO, -18220(S1)
9D02F9FC  AE20B8D4   SW ZERO, -18220(S1)
104:                    }
105:                    console.type = system_unknown;
9D02F8E4  AE000008   SW ZERO, 8(S0)
9D02FA00  AE000008   SW ZERO, 8(S0)
106:                 }
9D02F8E8  8FBF001C   LW RA, 28(SP)
9D02F8EC  8FB10018   LW S1, 24(SP)
9D02F8F0  8FB00014   LW S0, 20(SP)
9D02F8F4  03E00008   JR RA
9D02F8F8  27BD0020   ADDIU SP, SP, 32
9D02F8FC  0F4095F2   JAL nes_poweroff
9D02F900  00000000   NOP
9D02F904  3C04A001   LUI A0, -24575
9D02F908  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02F90C  2484B8E4   ADDIU A0, A0, -18204
9D02F910  0B40BE34   J 0x9D02F8D0
9D02F914  8E22B8D4   LW V0, -18220(S1)
107:                 
108:                 /* Act on the user's quit requests */
109:                 void main_quit(void)
110:                 {
9D02F918  27BDFFE0   ADDIU SP, SP, -32
9D02F91C  AFBF001C   SW RA, 28(SP)
9D02F920  AFB10018   SW S1, 24(SP)
9D02F924  AFB00014   SW S0, 20(SP)
111:                    console.quit = true;
9D02F928  3C11A001   LUI S1, -24575
9D02F92C  2630B8D4   ADDIU S0, S1, -18220
9D02F934  24020001   ADDIU V0, ZERO, 1
9D02F938  AE020018   SW V0, 24(S0)
112:                 
113:                    main_eject();
114:                 
115:                    /* if there's a pending filename / system, clear */
116:                    if (NULL != console.nextfilename)
9D02F960  8E020004   LW V0, 4(S0)
9D02F964  10400005   BEQ V0, ZERO, 0x9D02F97C
9D02F968  AE000008   SW ZERO, 8(S0)
117:                    {
118:                       free(console.nextfilename);
9D02F96C  3C04A001   LUI A0, -24575
9D02F970  0F40CB6E   JAL _my_free
9D02F974  2484B8D8   ADDIU A0, A0, -18216
119:                       console.nextfilename = NULL;
9D02F978  AE000004   SW ZERO, 4(S0)
120:                    }
121:                    console.nexttype = system_unknown;
9D02F97C  AE00000C   SW ZERO, 12(S0)
122:                 }
9D02F980  8FBF001C   LW RA, 28(SP)
9D02F984  8FB10018   LW S1, 24(SP)
9D02F988  8FB00014   LW S0, 20(SP)
9D02F98C  03E00008   JR RA
9D02F990  27BD0020   ADDIU SP, SP, 32
9D02F994  0F4095F2   JAL nes_poweroff
9D02F998  00000000   NOP
9D02F99C  3C04A001   LUI A0, -24575
9D02F9A0  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02F9A4  2484B8E4   ADDIU A0, A0, -18204
9D02F9A8  0B40BE53   J 0x9D02F94C
9D02F9AC  8E22B8D4   LW V0, -18220(S1)
123:                 
124:                 extern unsigned char _binary_SuperMarioBros_nes_start[];
125:                 
126:                 /* brute force system autodetection */
127:                 static system_t detect_systemtype(const char *filename)
128:                 {
129:                    if (NULL == filename)
9D02FA7C  50800004   BEQL A0, ZERO, .LBE30
130:                       return system_unknown;
131:                 
132:                    if (0 == nes_isourfile(filename))
9D02FA84  0F4094AA   JAL nes_isourfile
133:                       return system_nes;
9D02FA8C  0002800B   MOVN S0, ZERO, V0
134:                    
135:                    /* can't figure out what this thing is */
136:                    return system_unknown;
137:                 }
138:                 
139:                 static int install_timer(int hertz)
140:                 {
141:                    //return osd_installtimer(hertz, (void *) timer_isr,
142:                    //                        (int) timer_isr_end - (int) timer_isr,
143:                    //                        (void *) &nofrendo_ticks, 
144:                    //                        sizeof(nofrendo_ticks));
145:                 }
146:                 
147:                 extern bitmap_t *primary_buffer;
148:                 
149:                 /* This assumes there is no current context */
150:                 static int internal_insert(const char *filename, system_t type)
151:                 {
152:                    /* autodetect system type? */
153:                    if (system_autodetect == type)
9D02FA70  24020001   ADDIU V0, ZERO, 1
9D02FA74  16020006   BNE S0, V0, .LBE30
9D02FA78  AE30000C   SW S0, 12(S1)
154:                       type = detect_systemtype(filename);
155:                 
156:                    //console.filename = strdup(filename);
157:                    console.type = type;
9D02FA90  3C15A001   LUI S5, -24575
9D02FAA0  02209021   ADDU S2, S1, ZERO
158:                 
159:                    /* set up the event system for this system type */
160:                    event_set_system(type);
9D02FAA4  02002021   ADDU A0, S0, ZERO
9D02FAA8  0F40AF29   JAL event_set_system
9D02FAAC  AE300008   SW S0, 8(S1)
9D02FADC  02002021   ADDU A0, S0, ZERO
9D02FAE0  0F40AF29   JAL event_set_system
9D02FAE4  AE300008   SW S0, 8(S1)
161:                 
162:                    switch (console.type)
9D02FA94  24140002   ADDIU S4, ZERO, 2
9D02FAB4  8E220008   LW V0, 8(S1)
9D02FAB8  1054000F   BEQ V0, S4, 0x9D02FAF8
9D02FABC  24100002   ADDIU S0, ZERO, 2
9D02FAEC  8E220008   LW V0, 8(S1)
9D02FAF0  1454FFF3   BNE V0, S4, 0x9D02FAC0
9D02FAF4  24100002   ADDIU S0, ZERO, 2
163:                    {
164:                    case system_nes:
165:                       gui_setrefresh(NES_REFRESH_RATE);
9D02FAF8  0F408CFF   JAL gui_setrefresh
9D02FAFC  2404003C   ADDIU A0, ZERO, 60
166:                 
167:                       console.machine.nes = nes_create();
9D02FB00  0F40978C   JAL nes_create
9D02FB04  00000000   NOP
168:                       if (NULL == console.machine.nes)
9D02FB08  1040001B   BEQ V0, ZERO, 0x9D02FB78
9D02FB0C  AE420010   SW V0, 16(S2)
169:                       {
170:                          log_printf("Failed to create NES instance.\n");
9D02FB78  3C049D03   LUI A0, -25341
9D02FB7C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02FB80  24846514   ADDIU A0, A0, 25876
171:                          return -1;
172:                       }
173:                 
174:                       if (nes_insertcart(&_binary_SuperMarioBros_nes_start, console.machine.nes))
9D02FB10  3C049D01   LUI A0, -25343
9D02FB14  24841358   ADDIU A0, A0, 4952
9D02FB18  0F4095FC   JAL nes_insertcart
9D02FB1C  00402821   ADDU A1, V0, ZERO
9D02FB20  14400018   BNE V0, ZERO, .LVL35
9D02FB24  00408021   ADDU S0, V0, ZERO
175:                          return -1;
176:                 
177:                       // was visible height!!!
178:                       vid_setmode(NES_SCREEN_WIDTH, NES_SCREEN_HEIGHT);
9D02FB28  240500F0   ADDIU A1, ZERO, 240
9D02FB2C  0F40B8D5   JAL vid_setmode
9D02FB30  24040100   ADDIU A0, ZERO, 256
179:                       disp_pmp_dma_init(primary_buffer->data);
9D02FB34  8F828164   LW V0, -32412(GP)
9D02FB38  0F408D90   JAL disp_pmp_dma_init
9D02FB3C  8C440010   LW A0, 16(V0)
180:                 
181:                       if (install_timer(NES_REFRESH_RATE))
182:                          return -1;
183:                 
184:                       nes_emulate();
9D02FB40  0F4094FE   JAL nes_emulate
9D02FB44  00000000   NOP
185:                       break;
186:                    
187:                    case system_unknown:
188:                    default:
189:                       log_printf("system type unknown, playing nofrendo NES intro.\n");
9D02FA98  3C139D03   LUI S3, -25341
9D02FA9C  26736534   ADDIU S3, S3, 25908
9D02FAB0  02602021   ADDU A0, S3, ZERO
9D02FAC0  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02FAC4  00000000   NOP
9D02FAE8  02602021   ADDU A0, S3, ZERO
190:                       if (NULL != console.filename)
9D02FAC8  8EA2B8D4   LW V0, -18220(S5)
9D02FACC  10400028   BEQ V0, ZERO, 0x9D02FB70
9D02FAD0  02402021   ADDU A0, S2, ZERO
191:                          free(console.filename);
9D02FAD4  0F40CB6E   JAL _my_free
9D02FAD8  00000000   NOP
192:                 
193:                       /* oooh, recursion */
194:                       return internal_insert(filename, system_nes);
9D02FB70  0B40BEA9   J 0x9D02FAA4
9D02FB74  24100002   ADDIU S0, ZERO, 2
195:                    }
196:                 
197:                    return 0;
198:                 }
199:                 
200:                 /* This tells main_loop to load this next image */
201:                 void main_insert(const char *filename, system_t type)
202:                 {
9D02F9B0  27BDFFE0   ADDIU SP, SP, -32
9D02F9B4  AFBF001C   SW RA, 28(SP)
9D02F9B8  AFB20018   SW S2, 24(SP)
9D02F9BC  AFB10014   SW S1, 20(SP)
9D02F9C0  AFB00010   SW S0, 16(SP)
203:                    console.nextfilename = strdup(filename);
9D02F9C4  3C11A001   LUI S1, -24575
9D02F9C8  2630B8D4   ADDIU S0, S1, -18220
9D02F9CC  0F40CB94   JAL _my_strdup
9D02F9D0  00A09021   ADDU S2, A1, ZERO
9D02F9D8  AE020004   SW V0, 4(S0)
204:                    console.nexttype = type;
205:                 
206:                    main_eject();
207:                 }
9D02FA04  8FBF001C   LW RA, 28(SP)
9D02FA08  8FB20018   LW S2, 24(SP)
9D02FA0C  8FB10014   LW S1, 20(SP)
9D02FA10  8FB00010   LW S0, 16(SP)
9D02FA14  03E00008   JR RA
9D02FA18  27BD0020   ADDIU SP, SP, 32
9D02FA1C  0F4095F2   JAL nes_poweroff
9D02FA20  00000000   NOP
9D02FA24  3C04A001   LUI A0, -24575
9D02FA28  0F4095CD   JAL .LVL77, .LFB27, .LFE26, nes_destroy
9D02FA2C  2484B8E4   ADDIU A0, A0, -18204
9D02FA30  0B40BE7B   J 0x9D02F9EC
9D02FA34  8E22B8D4   LW V0, -18220(S1)
208:                 
209:                 int nofrendo_main(int argc, char *argv[])
210:                 {
9D02FBB0  27BDFFE8   ADDIU SP, SP, -24
9D02FBB4  AFBF0014   SW RA, 20(SP)
211:                    /* initialize our system structure */
212:                    console.filename = NULL;
9D02FBB8  3C03A001   LUI V1, -24575
9D02FBC0  AC60B8D4   SW ZERO, -18220(V1)
213:                    console.nextfilename = NULL;
9D02FBBC  2462B8D4   ADDIU V0, V1, -18220
9D02FBC4  AC400004   SW ZERO, 4(V0)
214:                    console.type = system_unknown;
9D02FBC8  AC400008   SW ZERO, 8(V0)
215:                    console.nexttype = system_unknown;
9D02FBCC  AC40000C   SW ZERO, 12(V0)
216:                    console.refresh_rate = 0;
9D02FBD0  AC400014   SW ZERO, 20(V0)
217:                    console.quit = false;
218:                    
219:                    if (log_init())
9D02FBD4  0F40DA9E   JAL log_init
9D02FBD8  AC400018   SW ZERO, 24(V0)
9D02FBDC  10400004   BEQ V0, ZERO, 0x9D02FBF0
9D02FBE0  2402FFFF   ADDIU V0, ZERO, -1
220:                       return -1;
221:                 
222:                    event_init();
9D02FBF0  0F40AF21   JAL event_init
9D02FBF4  00000000   NOP
223:                 
224:                    //return osd_main(argc, argv);
225:                    main_loop("test",system_nes);
9D02FBF8  3C049D03   LUI A0, -25341
9D02FBFC  24846568   ADDIU A0, A0, 25960
9D02FC00  24050002   ADDIU A1, ZERO, 2
9D02FC08  0B40BE8E   J main_loop
226:                 }
9D02FBE4  8FBF0014   LW RA, 20(SP)
9D02FBE8  03E00008   JR RA
9D02FBEC  27BD0018   ADDIU SP, SP, 24
9D02FC04  8FBF0014   LW RA, 20(SP)
9D02FC08  0B40BE8E   J main_loop
9D02FC0C  27BD0018   ADDIU SP, SP, 24
227:                 
228:                 /* This is the final leg of main() */
229:                 int main_loop(const char *filename, system_t type)
230:                 {
9D02FA38  27BDFFD0   ADDIU SP, SP, -48
9D02FA3C  AFBF002C   SW RA, 44(SP)
9D02FA40  AFB50028   SW S5, 40(SP)
9D02FA44  AFB40024   SW S4, 36(SP)
9D02FA48  AFB30020   SW S3, 32(SP)
9D02FA4C  AFB2001C   SW S2, 28(SP)
9D02FA50  AFB10018   SW S1, 24(SP)
9D02FA54  AFB00014   SW S0, 20(SP)
231:                    vidinfo_t video;
232:                 
233:                    /* register shutdown, in case of assertions, etc. */
234:                 //   atexit(shutdown_everything);
235:                 
236:                 //   if (config.open())
237:                 //s      return -1;
238:                 
239:                    //if (osd_init())
240:                    //   return -1;
241:                 
242:                    //if (gui_init())
243:                    //   return -1;
244:                 
245:                    //osd_getvideoinfo(&video);
246:                 //   if (vid_init(video.default_width, video.default_height, video.driver))
247:                 //      return -1;
248:                 //	printf("vid_init done\n");
249:                 
250:                    console.nextfilename = strdup(filename);
9D02FA58  0F40CB94   JAL _my_strdup
9D02FA5C  00A08021   ADDU S0, A1, ZERO
9D02FA60  00402021   ADDU A0, V0, ZERO
9D02FA64  3C11A001   LUI S1, -24575
9D02FA68  2631B8D4   ADDIU S1, S1, -18220
9D02FA6C  AE220004   SW V0, 4(S1)
251:                    console.nexttype = type;
252:                 
253:                    //while (false == console.quit)
254:                    //{
255:                       if (internal_insert(console.nextfilename, console.nexttype))
256:                          return 1;
9D02FB84  24100001   ADDIU S0, ZERO, 1
257:                    //}
258:                 
259:                    return 0;
260:                 }
9D02FB48  02001021   ADDU V0, S0, ZERO
9D02FB4C  8FBF002C   LW RA, 44(SP)
9D02FB50  8FB50028   LW S5, 40(SP)
9D02FB54  8FB40024   LW S4, 36(SP)
9D02FB58  8FB30020   LW S3, 32(SP)
9D02FB5C  8FB2001C   LW S2, 28(SP)
9D02FB60  8FB10018   LW S1, 24(SP)
9D02FB64  8FB00014   LW S0, 20(SP)
9D02FB68  03E00008   JR RA
9D02FB6C  27BD0030   ADDIU SP, SP, 48
9D02FB88  02001021   ADDU V0, S0, ZERO
9D02FB8C  8FBF002C   LW RA, 44(SP)
9D02FB90  8FB50028   LW S5, 40(SP)
9D02FB94  8FB40024   LW S4, 36(SP)
9D02FB98  8FB30020   LW S3, 32(SP)
9D02FB9C  8FB2001C   LW S2, 28(SP)
9D02FBA0  8FB10018   LW S1, 24(SP)
9D02FBA4  8FB00014   LW S0, 20(SP)
9D02FBA8  03E00008   JR RA
9D02FBAC  27BD0030   ADDIU SP, SP, 48
261:                 
262:                 /*
263:                 ** $Log: nofrendo.c,v $
264:                 ** Revision 1.3  2001/04/27 14:37:11  neil
265:                 ** wheeee
266:                 **
267:                 ** Revision 1.2  2001/04/27 11:10:08  neil
268:                 ** compile
269:                 **
270:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
271:                 ** initial
272:                 **
273:                 ** Revision 1.48  2000/11/27 12:47:08  matt
274:                 ** free them strings
275:                 **
276:                 ** Revision 1.47  2000/11/25 20:26:05  matt
277:                 ** removed fds "system"
278:                 **
279:                 ** Revision 1.46  2000/11/25 01:51:53  matt
280:                 ** bool stinks sometimes
281:                 **
282:                 ** Revision 1.45  2000/11/20 13:22:12  matt
283:                 ** standardized timer ISR, added nofrendo_ticks
284:                 **
285:                 ** Revision 1.44  2000/11/05 22:53:13  matt
286:                 ** only one video driver per system, please
287:                 **
288:                 ** Revision 1.43  2000/11/01 14:15:35  matt
289:                 ** multi-system event system, or whatever
290:                 **
291:                 ** Revision 1.42  2000/10/28 15:16:24  matt
292:                 ** removed nsf_init
293:                 **
294:                 ** Revision 1.41  2000/10/27 12:58:44  matt
295:                 ** gui_init can now fail
296:                 **
297:                 ** Revision 1.40  2000/10/26 22:48:57  matt
298:                 ** prelim NSF support
299:                 **
300:                 ** Revision 1.39  2000/10/25 13:42:02  matt
301:                 ** strdup - giddyap!
302:                 **
303:                 ** Revision 1.38  2000/10/25 01:23:08  matt
304:                 ** basic system autodetection
305:                 **
306:                 ** Revision 1.37  2000/10/23 17:50:47  matt
307:                 ** adding fds support
308:                 **
309:                 ** Revision 1.36  2000/10/23 15:52:04  matt
310:                 ** better system handling
311:                 **
312:                 ** Revision 1.35  2000/10/21 19:25:59  matt
313:                 ** many more cleanups
314:                 **
315:                 ** Revision 1.34  2000/10/10 13:58:13  matt
316:                 ** stroustrup squeezing his way in the door
317:                 **
318:                 ** Revision 1.33  2000/10/10 13:03:54  matt
319:                 ** Mr. Clean makes a guest appearance
320:                 **
321:                 ** Revision 1.32  2000/09/15 04:58:06  matt
322:                 ** simplifying and optimizing APU core
323:                 **
324:                 ** Revision 1.31  2000/09/10 23:19:14  matt
325:                 ** i'm a sloppy coder
326:                 **
327:                 ** Revision 1.30  2000/09/07 01:30:57  matt
328:                 ** nes6502_init deprecated
329:                 **
330:                 ** Revision 1.29  2000/08/16 03:17:49  matt
331:                 ** bpb
332:                 **
333:                 ** Revision 1.28  2000/08/16 02:58:19  matt
334:                 ** changed video interface a wee bit
335:                 **
336:                 ** Revision 1.27  2000/07/31 04:28:46  matt
337:                 ** one million cleanups
338:                 **
339:                 ** Revision 1.26  2000/07/30 04:31:26  matt
340:                 ** automagic loading of the nofrendo intro
341:                 **
342:                 ** Revision 1.25  2000/07/27 01:16:36  matt
343:                 ** sorted out the video problems
344:                 **
345:                 ** Revision 1.24  2000/07/26 21:54:53  neil
346:                 ** eject has to clear the nextfilename and nextsystem
347:                 **
348:                 ** Revision 1.23  2000/07/26 21:36:13  neil
349:                 ** Big honkin' change -- see the mailing list
350:                 **
351:                 ** Revision 1.22  2000/07/25 02:21:36  matt
352:                 ** safer xxx_destroy calls
353:                 **
354:                 ** Revision 1.21  2000/07/23 16:46:47  matt
355:                 ** fixed crash in win32 by reodering shutdown calls
356:                 **
357:                 ** Revision 1.20  2000/07/23 15:18:23  matt
358:                 ** removed unistd.h from includes
359:                 **
360:                 ** Revision 1.19  2000/07/23 00:48:15  neil
361:                 ** Win32 SDL
362:                 **
363:                 ** Revision 1.18  2000/07/21 13:42:06  neil
364:                 ** get_options removed, as it should be handled by osd_main
365:                 **
366:                 ** Revision 1.17  2000/07/21 04:53:48  matt
367:                 ** moved palette calls out of nofrendo.c and into ppu_create
368:                 **
369:                 ** Revision 1.16  2000/07/21 02:40:43  neil
370:                 ** more main fixes
371:                 **
372:                 ** Revision 1.15  2000/07/21 02:09:07  neil
373:                 ** new main structure?
374:                 **
375:                 ** Revision 1.14  2000/07/20 17:05:12  neil
376:                 ** Moved osd_init before setup_video
377:                 **
378:                 ** Revision 1.13  2000/07/11 15:01:05  matt
379:                 ** moved config.close() into registered atexit() routine
380:                 **
381:                 ** Revision 1.12  2000/07/11 13:35:38  bsittler
382:                 ** Changed the config API, implemented config file "nofrendo.cfg". The
383:                 ** GGI drivers use the group [GGI]. Visual= and Mode= keys are understood.
384:                 **
385:                 ** Revision 1.11  2000/07/11 04:32:21  matt
386:                 ** less magic number nastiness for screen dimensions
387:                 **
388:                 ** Revision 1.10  2000/07/10 03:04:15  matt
389:                 ** removed scanlines, backbuffer from custom blit
390:                 **
391:                 ** Revision 1.9  2000/07/07 04:39:54  matt
392:                 ** removed garbage dpp shite
393:                 **
394:                 ** Revision 1.8  2000/07/06 16:48:25  matt
395:                 ** new video driver
396:                 **
397:                 ** Revision 1.7  2000/07/05 17:26:16  neil
398:                 ** Moved the externs in nofrendo.c to osd.h
399:                 **
400:                 ** Revision 1.6  2000/06/26 04:55:44  matt
401:                 ** cleaned up main()
402:                 **
403:                 ** Revision 1.5  2000/06/20 20:41:21  matt
404:                 ** moved <stdlib.h> include to top (duh)
405:                 **
406:                 ** Revision 1.4  2000/06/09 15:12:25  matt
407:                 ** initial revision
408:                 **
409:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nesstate.c  ----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nesstate.c
21:                  **
22:                  ** state saving/loading
23:                  ** $Id: nesstate.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdio.h>
27:                  #include <string.h>
28:                  #include <noftypes.h>
29:                  #include <nesstate.h>
30:                  #include <gui.h>
31:                  #include <nes.h>
32:                  #include <log.h>
33:                  #include <osd.h>
34:                  #include <libsnss.h>
35:                  #include "nes6502.h"
36:                  
37:                  #define  FIRST_STATE_SLOT  0
38:                  #define  LAST_STATE_SLOT   9
39:                  
40:                  static int state_slot = FIRST_STATE_SLOT;
41:                  
42:                  /* Set the state-save slot to use (0 - 9) */
43:                  void state_setslot(int slot)
44:                  {
45:                     /* Don't send a message if we're already at that slot */
46:                     if (state_slot != slot && slot >= FIRST_STATE_SLOT
9D025FCC  8F838150   LW V1, -32432(GP)
9D025FD0  10640004   BEQ V1, A0, 0x9D025FE4
9D025FD4  00801021   ADDU V0, A0, ZERO
47:                         && slot <= LAST_STATE_SLOT)
9D025FD8  2C83000A   SLTIU V1, A0, 10
9D025FDC  14600003   BNE V1, ZERO, 0x9D025FEC
9D025FE0  240400C4   ADDIU A0, ZERO, 196
9D025FE4  03E00008   JR RA
9D025FE8  00000000   NOP
48:                     {
49:                        state_slot = slot;
50:                        gui_sendmsg(GUI_WHITE, "State slot set to %d", slot);
9D025FEC  3C059D03   LUI A1, -25341
9D025FF0  24A55210   ADDIU A1, A1, 21008
9D025FF4  00403021   ADDU A2, V0, ZERO
9D025FF8  0B408C43   J gui_sendmsg
9D025FFC  AF828150   SW V0, -32432(GP)
51:                     }
52:                  }
53:                  
54:                  static int save_baseblock(nes_t *state, SNSS_FILE *snssFile)
55:                  {
56:                     int i;
57:                  
58:                     ASSERT(state);
59:                  
60:                     nes6502_getcontext(state->cpu);
9D026064  8E040000   LW A0, 0(S0)
9D026068  0F4000C0   JAL nes6502_getcontext
9D02606C  8FB1021C   LW S1, 540(SP)
61:                     ppu_getcontext(state->ppu);
9D026070  0F406D2F   JAL ppu_getcontext
9D026074  8E040304   LW A0, 772(S0)
62:                  
63:                     snssFile->baseBlock.regA = state->cpu->a_reg;
9D026078  8E030000   LW V1, 0(S0)
9D026080  9063004C   LBU V1, 76(V1)
9D026084  A2230014   SB V1, 20(S1)
64:                     snssFile->baseBlock.regX = state->cpu->x_reg;
9D026088  8E030000   LW V1, 0(S0)
9D02608C  9063004E   LBU V1, 78(V1)
9D026090  A2230015   SB V1, 21(S1)
65:                     snssFile->baseBlock.regY = state->cpu->y_reg;
9D026094  8E030000   LW V1, 0(S0)
9D026098  9063004F   LBU V1, 79(V1)
9D02609C  A2230016   SB V1, 22(S1)
66:                     snssFile->baseBlock.regFlags = state->cpu->p_reg;
9D0260A0  8E030000   LW V1, 0(S0)
9D0260A4  9063004D   LBU V1, 77(V1)
9D0260A8  A2230017   SB V1, 23(S1)
67:                     snssFile->baseBlock.regStack = state->cpu->s_reg;
9D0260AC  8E030000   LW V1, 0(S0)
9D0260B0  90630050   LBU V1, 80(V1)
9D0260B4  A2230018   SB V1, 24(S1)
68:                     snssFile->baseBlock.regPc = state->cpu->pc_reg;
9D0260B8  8E040000   LW A0, 0(S0)
9D0260C0  8C840048   LW A0, 72(A0)
9D0260C4  A624001A   SH A0, 26(S1)
69:                  
70:                     snssFile->baseBlock.reg2000 = state->ppu->ctrl0;
9D0260BC  8E030304   LW V1, 772(S0)
9D0260C8  90631160   LBU V1, 4448(V1)
9D0260CC  A223001C   SB V1, 28(S1)
71:                     snssFile->baseBlock.reg2001 = state->ppu->ctrl1;
9D0260D0  8E030304   LW V1, 772(S0)
9D0260D4  90631161   LBU V1, 4449(V1)
9D0260D8  A223001D   SB V1, 29(S1)
72:                  
73:                     memcpy(snssFile->baseBlock.cpuRam, state->cpu->mem_page[0], 0x800);
9D02607C  2622001E   ADDIU V0, S1, 30
9D0260DC  8E030000   LW V1, 0(S0)
9D0260E0  8C630000   LW V1, 0(V1)
9D0260E4  24680800   ADDIU T0, V1, 2048
9D0260E8  88670003   LWL A3, 3(V1)
9D0260EC  88660007   LWL A2, 7(V1)
9D0260F0  8865000B   LWL A1, 11(V1)
9D0260F4  8864000F   LWL A0, 15(V1)
9D0260F8  98670000   LWR A3, 0(V1)
9D0260FC  98660004   LWR A2, 4(V1)
9D026100  98650008   LWR A1, 8(V1)
9D026104  9864000C   LWR A0, 12(V1)
9D026108  A8470003   SWL A3, 3(V0)
9D02610C  B8470000   SWR A3, 0(V0)
9D026110  A8460007   SWL A2, 7(V0)
9D026114  B8460004   SWR A2, 4(V0)
9D026118  A845000B   SWL A1, 11(V0)
9D02611C  B8450008   SWR A1, 8(V0)
9D026120  24630010   ADDIU V1, V1, 16
9D026124  A844000F   SWL A0, 15(V0)
9D026128  B844000C   SWR A0, 12(V0)
9D02612C  1468FFEE   BNE V1, T0, 0x9D0260E8
9D026130  24420010   ADDIU V0, V0, 16
74:                     memcpy(snssFile->baseBlock.spriteRam, state->ppu->oam, 0x100);
9D026134  8E040304   LW A0, 772(S0)
9D026138  2622081E   ADDIU V0, S1, 2078
9D02613C  24831000   ADDIU V1, A0, 4096
9D026140  24881100   ADDIU T0, A0, 4352
9D026144  88670003   LWL A3, 3(V1)
9D026148  88660007   LWL A2, 7(V1)
9D02614C  8865000B   LWL A1, 11(V1)
9D026150  8864000F   LWL A0, 15(V1)
9D026154  98670000   LWR A3, 0(V1)
9D026158  98660004   LWR A2, 4(V1)
9D02615C  98650008   LWR A1, 8(V1)
9D026160  9864000C   LWR A0, 12(V1)
9D026164  A8470003   SWL A3, 3(V0)
9D026168  B8470000   SWR A3, 0(V0)
9D02616C  A8460007   SWL A2, 7(V0)
9D026170  B8460004   SWR A2, 4(V0)
9D026174  A845000B   SWL A1, 11(V0)
9D026178  B8450008   SWR A1, 8(V0)
9D02617C  24630010   ADDIU V1, V1, 16
9D026180  A844000F   SWL A0, 15(V0)
9D026184  B844000C   SWR A0, 12(V0)
9D026188  1468FFEE   BNE V1, T0, 0x9D026144
9D02618C  24420010   ADDIU V0, V0, 16
75:                     memcpy(snssFile->baseBlock.ppuRam, state->ppu->nametab, 0x1000);
9D026190  8E030304   LW V1, 772(S0)
9D026194  2622091E   ADDIU V0, S1, 2334
9D026198  24681000   ADDIU T0, V1, 4096
9D02619C  88670003   LWL A3, 3(V1)
9D0261A0  88660007   LWL A2, 7(V1)
9D0261A4  8865000B   LWL A1, 11(V1)
9D0261A8  8864000F   LWL A0, 15(V1)
9D0261AC  98670000   LWR A3, 0(V1)
9D0261B0  98660004   LWR A2, 4(V1)
9D0261B4  98650008   LWR A1, 8(V1)
9D0261B8  9864000C   LWR A0, 12(V1)
9D0261BC  A8470003   SWL A3, 3(V0)
9D0261C0  B8470000   SWR A3, 0(V0)
9D0261C4  A8460007   SWL A2, 7(V0)
9D0261C8  B8460004   SWR A2, 4(V0)
9D0261CC  A845000B   SWL A1, 11(V0)
9D0261D0  B8450008   SWR A1, 8(V0)
9D0261D4  24630010   ADDIU V1, V1, 16
9D0261D8  A844000F   SWL A0, 15(V0)
9D0261DC  B844000C   SWR A0, 12(V0)
9D0261E0  1468FFEE   BNE V1, T0, 0x9D02619C
9D0261E4  24420010   ADDIU V0, V0, 16
76:                  
77:                     /* Mask off priority color bits */
78:                     for (i = 0; i < 32; i++)
9D0261E8  00001821   ADDU V1, ZERO, ZERO
9D0261EC  24050020   ADDIU A1, ZERO, 32
9D026200  24630001   ADDIU V1, V1, 1
9D026208  1465FFF9   BNE V1, A1, 0x9D0261F0
9D02620C  A044191E   SB A0, 6430(V0)
79:                        snssFile->baseBlock.palette[i] = state->ppu->palette[i] & 0x3F;
9D0261F0  8E040304   LW A0, 772(S0)
9D0261F4  02231021   ADDU V0, S1, V1
9D0261F8  00832021   ADDU A0, A0, V1
9D0261FC  90841100   LBU A0, 4352(A0)
9D026204  3084003F   ANDI A0, A0, 63
80:                  
81:                     snssFile->baseBlock.mirrorState[0] = (state->ppu->page[8] + 0x2000 - state->ppu->nametab) / 0x400;
9D026210  8E030304   LW V1, 772(S0)
9D02621C  8C621140   LW V0, 4416(V1)
9D026220  24422000   ADDIU V0, V0, 8192
9D026224  00431023   SUBU V0, V0, V1
9D026228  244303FF   ADDIU V1, V0, 1023
9D02622C  28460000   SLTI A2, V0, 0
9D026230  0066100B   MOVN V0, V1, A2
9D026234  00021283   SRA V0, V0, 10
9D026238  A222193E   SB V0, 6462(S1)
82:                     snssFile->baseBlock.mirrorState[1] = (state->ppu->page[9] + 0x2400 - state->ppu->nametab) / 0x400;
9D02623C  8E030304   LW V1, 772(S0)
9D026240  8C621144   LW V0, 4420(V1)
9D026244  24422400   ADDIU V0, V0, 9216
9D026248  00431023   SUBU V0, V0, V1
9D02624C  244303FF   ADDIU V1, V0, 1023
9D026250  28460000   SLTI A2, V0, 0
9D026254  0066100B   MOVN V0, V1, A2
9D026258  00021283   SRA V0, V0, 10
9D02625C  A222193F   SB V0, 6463(S1)
83:                     snssFile->baseBlock.mirrorState[2] = (state->ppu->page[10] + 0x2800 - state->ppu->nametab) / 0x400;
9D026260  8E030304   LW V1, 772(S0)
9D026264  8C621148   LW V0, 4424(V1)
9D026268  24422800   ADDIU V0, V0, 10240
9D02626C  00431023   SUBU V0, V0, V1
9D026270  244303FF   ADDIU V1, V0, 1023
9D026274  28460000   SLTI A2, V0, 0
9D026278  0066100B   MOVN V0, V1, A2
9D02627C  00021283   SRA V0, V0, 10
9D026280  A2221940   SB V0, 6464(S1)
84:                     snssFile->baseBlock.mirrorState[3] = (state->ppu->page[11] + 0x2C00 - state->ppu->nametab) / 0x400;
9D026284  8E030304   LW V1, 772(S0)
9D026288  8C62114C   LW V0, 4428(V1)
9D02628C  24422C00   ADDIU V0, V0, 11264
9D026290  00431023   SUBU V0, V0, V1
9D026294  244303FF   ADDIU V1, V0, 1023
9D026298  28460000   SLTI A2, V0, 0
9D02629C  0066100B   MOVN V0, V1, A2
9D0262A0  00021283   SRA V0, V0, 10
9D0262A4  A2221941   SB V0, 6465(S1)
85:                  
86:                     snssFile->baseBlock.vramAddress = state->ppu->vaddr;
9D0262A8  8E020304   LW V0, 772(S0)
9D0262AC  8C431164   LW V1, 4452(V0)
9D0262B0  A6231942   SH V1, 6466(S1)
87:                     snssFile->baseBlock.spriteRamAddress = state->ppu->oam_addr;
9D0262B4  90421163   LBU V0, 4451(V0)
9D0262B8  A2221944   SB V0, 6468(S1)
88:                     snssFile->baseBlock.tileXOffset = state->ppu->tile_xofs;
9D0262BC  8E020304   LW V0, 772(S0)
9D0262C0  8C42116C   LW V0, 4460(V0)
89:                  
90:                     return 0;
91:                  }
92:                  
93:                  static bool save_vramblock(nes_t *state, SNSS_FILE *snssFile)
94:                  {
95:                     ASSERT(state);
96:                  
97:                     if (NULL == state->rominfo->vram)
9D0262D8  8C43000C   LW V1, 12(V0)
9D0262DC  10600009   BEQ V1, ZERO, .LBB25
9D0262E0  8FB1021C   LW S1, 540(SP)
98:                        return -1;
99:                  
100:                    if (state->rominfo->vram_banks > 2)
9D0262E4  8C45001C   LW A1, 28(V0)
9D0262E8  28A20003   SLTI V0, A1, 3
9D0262EC  144000D0   BNE V0, ZERO, 0x9D026630
9D0262F0  3C049D03   LUI A0, -25341
101:                    {
102:                       log_printf("too many VRAM banks: %d\n", state->rominfo->vram_banks);
9D0262F4  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D0262F8  24845230   ADDIU A0, A0, 21040
9D0262FC  8FB1021C   LW S1, 540(SP)
9D026300  8E020310   LW V0, 784(S0)
103:                       return -1;
104:                    }
105:                 
106:                    snssFile->vramBlock.vramSize = VRAM_8K * state->rominfo->vram_banks;
9D026630  00051340   SLL V0, A1, 13
9D026634  3042FFFF   ANDI V0, V0, -1
107:                 
108:                    memcpy(snssFile->vramBlock.vram, state->rominfo->vram, snssFile->vramBlock.vramSize);
9D026638  26241948   ADDIU A0, S1, 6472
9D02663C  00602821   ADDU A1, V1, ZERO
9D026640  00403021   ADDU A2, V0, ZERO
9D026644  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D026648  A6221946   SH V0, 6470(S1)
109:                    return 0;
110:                 }
111:                 
112:                 static int save_sramblock(nes_t *state, SNSS_FILE *snssFile)
113:                 {
114:                    int i;
115:                    bool written = false;
116:                    int sram_length;
117:                 
118:                    ASSERT(state);
119:                 
120:                    sram_length = state->rominfo->sram_banks * SRAM_1K;
9D026304  8C450018   LW A1, 24(V0)
9D026308  00053280   SLL A2, A1, 10
121:                 
122:                    /* Check to see if any SRAM was written to */
123:                    for (i = 0; i < sram_length; i++)
9D02630C  18C0001B   BLEZ A2, .LBB28
9D026310  00000000   NOP
9D026328  10440014   BEQ V0, A0, .LBB28
9D02632C  24420001   ADDIU V0, V0, 1
124:                    {
125:                       if (state->rominfo->sram[i])
9D026314  8C440008   LW A0, 8(V0)
9D026318  90820000   LBU V0, 0(A0)
9D02631C  14400007   BNE V0, ZERO, 0x9D02633C
9D026320  24820001   ADDIU V0, A0, 1
9D026324  00862021   ADDU A0, A0, A2
9D026330  9043FFFF   LBU V1, -1(V0)
9D026334  1060FFFC   BEQ V1, ZERO, 0x9D026328
9D026338  00000000   NOP
126:                       {
127:                          written = true;
128:                          break;
129:                       }
130:                    }
131:                 
132:                    if (false == written)
133:                       return -1;
134:                 
135:                    if (state->rominfo->sram_banks > 8)
9D02633C  28A20009   SLTI V0, A1, 9
9D026340  104000C9   BEQ V0, ZERO, 0x9D026668
9D026344  24020001   ADDIU V0, ZERO, 1
136:                    {
137:                       log_printf("Unsupported number of SRAM banks: %d\n", state->rominfo->sram_banks);
9D026668  3C049D03   LUI A0, -25341
9D02666C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D026670  2484524C   ADDIU A0, A0, 21068
9D026674  0B4098DF   J .LBB28
9D026678  8FB1021C   LW S1, 540(SP)
138:                       return -1;
139:                    }
140:                 
141:                    snssFile->sramBlock.sramSize = SRAM_1K * state->rominfo->sram_banks;
9D026350  30C2FFFF   ANDI V0, A2, -1
142:                 
143:                    /* TODO: this should not always be true!! */
144:                    snssFile->sramBlock.sramEnabled = true;
9D026348  A222594A   SB V0, 22858(S1)
145:                 
146:                    memcpy(snssFile->sramBlock.sram, state->rominfo->sram, snssFile->sramBlock.sramSize);
9D02634C  8E030310   LW V1, 784(S0)
9D026354  2624594B   ADDIU A0, S1, 22859
9D026358  8C650008   LW A1, 8(V1)
9D02635C  00403021   ADDU A2, V0, ZERO
9D026360  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D026364  A6225948   SH V0, 22856(S1)
147:                 
148:                    return 0;
149:                 }
150:                 
151:                 static int save_soundblock(nes_t *state, SNSS_FILE *snssFile)
152:                 {
153:                    ASSERT(state);
154:                 
155:                    apu_getcontext(state->apu);
9D02637C  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D026380  8E040308   LW A0, 776(S0)
156:                 
157:                    /* rect 0 */
158:                    snssFile->soundBlock.soundRegisters[0x00] = state->apu->rectangle[0].regs[0];
9D026384  8E020308   LW V0, 776(S0)
9D02638C  90420000   LBU V0, 0(V0)
9D026390  A22279E5   SB V0, 31205(S1)
159:                    snssFile->soundBlock.soundRegisters[0x01] = state->apu->rectangle[0].regs[1];
9D026394  8E020308   LW V0, 776(S0)
9D026398  90420001   LBU V0, 1(V0)
9D02639C  A22279E6   SB V0, 31206(S1)
160:                    snssFile->soundBlock.soundRegisters[0x02] = state->apu->rectangle[0].regs[2];
9D0263A0  8E020308   LW V0, 776(S0)
9D0263A4  90420002   LBU V0, 2(V0)
9D0263A8  A22279E7   SB V0, 31207(S1)
161:                    snssFile->soundBlock.soundRegisters[0x03] = state->apu->rectangle[0].regs[3];
9D0263AC  8E020308   LW V0, 776(S0)
9D0263B0  90420003   LBU V0, 3(V0)
9D0263B4  A22279E8   SB V0, 31208(S1)
162:                    /* rect 1 */
163:                    snssFile->soundBlock.soundRegisters[0x04] = state->apu->rectangle[1].regs[0];
9D0263B8  8E020308   LW V0, 776(S0)
9D0263BC  90420050   LBU V0, 80(V0)
9D0263C0  A22279E9   SB V0, 31209(S1)
164:                    snssFile->soundBlock.soundRegisters[0x05] = state->apu->rectangle[1].regs[1];
9D0263C4  8E020308   LW V0, 776(S0)
9D0263C8  90420051   LBU V0, 81(V0)
9D0263CC  A22279EA   SB V0, 31210(S1)
165:                    snssFile->soundBlock.soundRegisters[0x06] = state->apu->rectangle[1].regs[2];
9D0263D0  8E020308   LW V0, 776(S0)
9D0263D4  90420052   LBU V0, 82(V0)
9D0263D8  A22279EB   SB V0, 31211(S1)
166:                    snssFile->soundBlock.soundRegisters[0x07] = state->apu->rectangle[1].regs[3];
9D0263DC  8E020308   LW V0, 776(S0)
9D0263E0  90420053   LBU V0, 83(V0)
9D0263E4  A22279EC   SB V0, 31212(S1)
167:                    /* triangle */
168:                    snssFile->soundBlock.soundRegisters[0x08] = state->apu->triangle.regs[0];
9D0263E8  8E020308   LW V0, 776(S0)
9D0263EC  904200A0   LBU V0, 160(V0)
9D0263F0  A22279ED   SB V0, 31213(S1)
169:                    snssFile->soundBlock.soundRegisters[0x0A] = state->apu->triangle.regs[1];
9D0263F4  8E020308   LW V0, 776(S0)
9D0263F8  904200A1   LBU V0, 161(V0)
9D0263FC  A22279EF   SB V0, 31215(S1)
170:                    snssFile->soundBlock.soundRegisters[0x0B] = state->apu->triangle.regs[2];
9D026400  8E020308   LW V0, 776(S0)
9D026404  904200A2   LBU V0, 162(V0)
9D026408  A22279F0   SB V0, 31216(S1)
171:                    /* noise */
172:                    snssFile->soundBlock.soundRegisters[0X0C] = state->apu->noise.regs[0];
9D02640C  8E020308   LW V0, 776(S0)
9D026410  904200CC   LBU V0, 204(V0)
9D026414  A22279F1   SB V0, 31217(S1)
173:                    snssFile->soundBlock.soundRegisters[0X0E] = state->apu->noise.regs[1];
9D026418  8E020308   LW V0, 776(S0)
9D026420  904200CD   LBU V0, 205(V0)
9D026424  A22279F3   SB V0, 31219(S1)
174:                    snssFile->soundBlock.soundRegisters[0x0F] = state->apu->noise.regs[2];
9D026428  8E020308   LW V0, 776(S0)
9D02642C  904200CE   LBU V0, 206(V0)
9D026430  A22279F4   SB V0, 31220(S1)
175:                    /* dmc */
176:                    snssFile->soundBlock.soundRegisters[0x10] = state->apu->dmc.regs[0];
9D026434  8E020308   LW V0, 776(S0)
9D026438  90420100   LBU V0, 256(V0)
9D02643C  A22279F5   SB V0, 31221(S1)
177:                    snssFile->soundBlock.soundRegisters[0x11] = state->apu->dmc.regs[1];
9D026440  8E020308   LW V0, 776(S0)
9D026444  90420101   LBU V0, 257(V0)
9D026448  A22279F6   SB V0, 31222(S1)
178:                    snssFile->soundBlock.soundRegisters[0x12] = state->apu->dmc.regs[2];
9D02644C  8E020308   LW V0, 776(S0)
9D026450  90420102   LBU V0, 258(V0)
9D026454  A22279F7   SB V0, 31223(S1)
179:                    snssFile->soundBlock.soundRegisters[0x13] = state->apu->dmc.regs[3];
9D026458  8E020308   LW V0, 776(S0)
9D02645C  90420103   LBU V0, 259(V0)
9D026460  A22279F8   SB V0, 31224(S1)
180:                    /* control */
181:                    snssFile->soundBlock.soundRegisters[0x15] = state->apu->enable_reg;
9D026464  8E020308   LW V0, 776(S0)
9D026468  90420134   LBU V0, 308(V0)
182:                 
183:                    return 0;
184:                 }
185:                 
186:                 static int save_mapperblock(nes_t *state, SNSS_FILE *snssFile)
187:                 {
188:                    int i;
189:                    ASSERT(state);
190:                 
191:                    mmc_getcontext(state->mmc);
9D02647C  8E04030C   LW A0, 780(S0)
9D026480  0F40AF42   JAL mmc_getcontext
9D026484  8FB3021C   LW S3, 540(SP)
192:                 
193:                    /* TODO: filthy hack in snss standard */
194:                    /* We don't need to write mapper state for mapper 0 */
195:                    if (0 == state->mmc->intf->number)
9D026488  8E02030C   LW V0, 780(S0)
9D02648C  8C420000   LW V0, 0(V0)
9D026490  8C420000   LW V0, 0(V0)
9D026494  10400033   BEQ V0, ZERO, 0x9D026564
9D026498  00000000   NOP
196:                       return -1;
197:                 
198:                    nes6502_getcontext(state->cpu);
9D02649C  0F4000C0   JAL nes6502_getcontext
9D0264A0  8E040000   LW A0, 0(S0)
9D0264A4  8E030000   LW V1, 0(S0)
9D0264A8  8E040310   LW A0, 784(S0)
199:                 
200:                    /* TODO: snss spec should be updated, using 4kB ROM pages.. */
201:                    for (i = 0; i < 4; i++)
202:                       snssFile->mapperBlock.prgPages[i] = (state->cpu->mem_page[(i + 4) * 2] - state->rominfo->rom) >> 13;
9D0264AC  8C660020   LW A2, 32(V1)
9D0264B0  8C820000   LW V0, 0(A0)
9D0264B4  8C650028   LW A1, 40(V1)
9D0264B8  8C680030   LW T0, 48(V1)
9D0264BC  8C670038   LW A3, 56(V1)
9D0264C4  00C23023   SUBU A2, A2, V0
9D0264C8  00A22823   SUBU A1, A1, V0
9D0264CC  01022023   SUBU A0, T0, V0
9D0264D0  00E21023   SUBU V0, A3, V0
9D0264D4  00063343   SRA A2, A2, 13
9D0264D8  00052B43   SRA A1, A1, 13
9D0264DC  00042343   SRA A0, A0, 13
9D0264E0  00021343   SRA V0, V0, 13
9D0264E4  A666794C   SH A2, 31052(S3)
9D0264E8  A665794E   SH A1, 31054(S3)
9D0264EC  A6647950   SH A0, 31056(S3)
203:                 
204:                    if (state->rominfo->vrom_banks)
9D0264C0  8C830014   LW V1, 20(A0)
9D0264F0  1060003F   BEQ V1, ZERO, 0x9D0265F0
9D0264F4  A6627952   SH V0, 31058(S3)
9D0264F8  02609021   ADDU S2, S3, ZERO
9D0264FC  00008821   ADDU S1, ZERO, ZERO
205:                    {
206:                       for (i = 0; i < 8; i++)
9D026500  24140008   ADDIU S4, ZERO, 8
9D026514  26310001   ADDIU S1, S1, 1
9D02652C  1634FFF5   BNE S1, S4, 0x9D026504
9D026530  A6437952   SH V1, 31058(S2)
207:                          snssFile->mapperBlock.chrPages[i] = (ppu_getpage(i) - state->rominfo->vrom + (i * 0x400)) >> 10;
9D026504  0F406E79   JAL ppu_getpage
9D026508  02202021   ADDU A0, S1, ZERO
9D02650C  8E040310   LW A0, 784(S0)
9D026510  00111A80   SLL V1, S1, 10
9D026518  8C840004   LW A0, 4(A0)
9D02651C  26520002   ADDIU S2, S2, 2
9D026520  00441023   SUBU V0, V0, A0
9D026524  00431821   ADDU V1, V0, V1
9D026528  00031A83   SRA V1, V1, 10
208:                    }
209:                    else
210:                    {
211:                       /* bleh! slight hack */
212:                       for (i = 0; i < 8; i++)
213:                          snssFile->mapperBlock.chrPages[i] = i;
9D0265F0  A6607954   SH ZERO, 31060(S3)
9D0265F4  24020001   ADDIU V0, ZERO, 1
9D0265F8  A6627956   SH V0, 31062(S3)
9D0265FC  24020002   ADDIU V0, ZERO, 2
9D026600  A6627958   SH V0, 31064(S3)
9D026604  24020003   ADDIU V0, ZERO, 3
9D026608  A662795A   SH V0, 31066(S3)
9D02660C  24020004   ADDIU V0, ZERO, 4
9D026610  A662795C   SH V0, 31068(S3)
9D026614  24020005   ADDIU V0, ZERO, 5
9D026618  A662795E   SH V0, 31070(S3)
9D02661C  24020006   ADDIU V0, ZERO, 6
9D026620  A6627960   SH V0, 31072(S3)
9D026624  24020007   ADDIU V0, ZERO, 7
9D026628  0B40994D   J 0x9D026534
9D02662C  A6627962   SH V0, 31074(S3)
214:                    }
215:                 
216:                    if (state->mmc->intf->get_state)
9D026534  8E02030C   LW V0, 780(S0)
9D026538  8C420000   LW V0, 0(V0)
9D02653C  8C420014   LW V0, 20(V0)
9D026540  10400004   BEQ V0, ZERO, 0x9D026554
9D026544  8FA4021C   LW A0, 540(SP)
217:                       state->mmc->intf->get_state(&snssFile->mapperBlock);
9D026548  0040F809   JALR V0
9D02654C  2664794C   ADDIU A0, S3, 31052
218:                 
219:                    return 0;
220:                 }
221:                 
222:                 static void load_baseblock(nes_t *state, SNSS_FILE *snssFile)
223:                 {
224:                    int i;
225:                    
226:                    ASSERT(state);
227:                 
228:                    nes6502_getcontext(state->cpu);
9D0268D4  8E240000   LW A0, 0(S1)
229:                    ppu_getcontext(state->ppu);
9D0268E0  0F406D2F   JAL ppu_getcontext
230:                 
231:                    state->cpu->a_reg = snssFile->baseBlock.regA;
9D0268E8  8E230000   LW V1, 0(S1)
9D0268F8  A064004C   SB A0, 76(V1)
232:                    state->cpu->x_reg = snssFile->baseBlock.regX;
9D0268FC  8E230000   LW V1, 0(S1)
233:                    state->cpu->y_reg = snssFile->baseBlock.regY;
9D026908  8E230000   LW V1, 0(S1)
234:                    state->cpu->p_reg = snssFile->baseBlock.regFlags;
9D026914  8E230000   LW V1, 0(S1)
235:                    state->cpu->s_reg = snssFile->baseBlock.regStack;
9D026920  8E230000   LW V1, 0(S1)
236:                    state->cpu->pc_reg = snssFile->baseBlock.regPc;
9D02692C  8E240000   LW A0, 0(S1)
9D026938  AC850048   SW A1, 72(A0)
237:                 
238:                    state->ppu->ctrl0 = snssFile->baseBlock.reg2000;
9D026934  8E230304   LW V1, 772(S1)
9D02693C  9204001C   LBU A0, 28(S0)
239:                    state->ppu->ctrl1 = snssFile->baseBlock.reg2001;
9D026944  8E230304   LW V1, 772(S1)
240:                 
241:                    memcpy(state->cpu->mem_page[0], snssFile->baseBlock.cpuRam, 0x800);
9D0268F0  2602001E   ADDIU V0, S0, 30
9D026950  8E230000   LW V1, 0(S1)
242:                    memcpy(state->ppu->oam, snssFile->baseBlock.spriteRam, 0x100);
9D0269A4  8E230304   LW V1, 772(S1)
243:                    memcpy(state->ppu->nametab, snssFile->baseBlock.ppuRam, 0x1000);
9D0269FC  8E230304   LW V1, 772(S1)
244:                    memcpy(state->ppu->palette, snssFile->baseBlock.palette, 0x20);
9D026A50  884B0003   LWL T3, 3(V0)
245:                 
246:                    /* TODO: argh, this is to handle nofrendo's filthy sprite priority method */
247:                    for (i = 0; i < 8; i++)
248:                       state->ppu->palette[i << 2] = state->ppu->palette[0] | 0x80;//BG_TRANS_MASK;
9D026AD8  8E230304   LW V1, 772(S1)
249:                 
250:                    for (i = 0; i < 4; i++)
251:                    {
252:                       state->ppu->page[i + 8] = state->ppu->page[i + 12] =
9D026B70  AC431150   SW V1, 4432(V0)
9D026B8C  AC431154   SW V1, 4436(V0)
9D026BAC  AC431158   SW V1, 4440(V0)
9D026BC8  AC43115C   SW V1, 4444(V0)
253:                          state->ppu->nametab + (snssFile->baseBlock.mirrorState[i] * 0x400) - (0x2000 + (i * 0x400));
9D026B5C  9203193E   LBU V1, 6462(S0)
9D026B78  9203193F   LBU V1, 6463(S0)
9D026B94  92031940   LBU V1, 6464(S0)
9D026BA0  00031A80   SLL V1, V1, 10
9D026BB4  92031941   LBU V1, 6465(S0)
254:                    }
255:                 
256:                    state->ppu->vaddr = snssFile->baseBlock.vramAddress;
9D026B9C  96041942   LHU A0, 6466(S0)
9D026BD0  8E220304   LW V0, 772(S1)
257:                    state->ppu->oam_addr = snssFile->baseBlock.spriteRamAddress;
9D026BD8  92031944   LBU V1, 6468(S0)
258:                    state->ppu->tile_xofs = snssFile->baseBlock.tileXOffset;
9D026BE0  8E220304   LW V0, 772(S1)
9D026BF0  AC43116C   SW V1, 4460(V0)
259:                 
260:                    /* do some extra handling */
261:                    state->ppu->flipflop = 0;
9D026BEC  AC401170   SW ZERO, 4464(V0)
262:                    state->ppu->strikeflag = false;
263:                 
264:                    nes6502_setcontext(state->cpu);
9D026BE8  8E240000   LW A0, 0(S1)
9D026BF4  0F400017   JAL nes6502_setcontext
265:                    ppu_setcontext(state->ppu);
9D026BFC  0F406CF5   JAL ppu_setcontext
266:                 
267:                    ppu_write(PPU_CTRL0, state->ppu->ctrl0);
9D026C04  8E220304   LW V0, 772(S1)
268:                    ppu_write(PPU_CTRL1, state->ppu->ctrl1);
9D026C14  8E220304   LW V0, 772(S1)
269:                    ppu_write(PPU_VADDR, (uint8) (state->ppu->vaddr >> 8));
9D026C24  8E220304   LW V0, 772(S1)
270:                    ppu_write(PPU_VADDR, (uint8) (state->ppu->vaddr & 0xFF));
9D026C34  8E220304   LW V0, 772(S1)
9D026C38  24042006   ADDIU A0, ZERO, 8198
9D026C3C  0F406F9F   JAL ppu_write
9D026C40  90451164   LBU A1, 4452(V0)
271:                 }
272:                 
273:                 static void load_vramblock(nes_t *state, SNSS_FILE *snssFile)
274:                 {
275:                    ASSERT(state);
276:                 
277:                    ASSERT(snssFile->vramBlock.vramSize <= VRAM_8K); /* can't handle more than this! */
278:                    memcpy(state->rominfo->vram, snssFile->vramBlock.vram, snssFile->vramBlock.vramSize);
9D0268A0  8E220310   LW V0, 784(S1)
9D0268A4  94A61946   LHU A2, 6470(A1)
9D0268A8  8C44000C   LW A0, 12(V0)
9D0268AC  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D0268B0  24A51948   ADDIU A1, A1, 6472
279:                 }
280:                 
281:                 static void load_sramblock(nes_t *state, SNSS_FILE *snssFile)
282:                 {
283:                    ASSERT(state);
284:                 
285:                    ASSERT(snssFile->sramBlock.sramSize <= SRAM_8K); /* can't handle more than this! */
286:                    memcpy(state->rominfo->sram, snssFile->sramBlock.sram, snssFile->sramBlock.sramSize);
9D026868  8E220310   LW V0, 784(S1)
9D02686C  94A65948   LHU A2, 22856(A1)
9D026870  8C440008   LW A0, 8(V0)
9D026874  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D026878  24A5594B   ADDIU A1, A1, 22859
287:                 }
288:                 
289:                 static void load_controllerblock(nes_t *state, SNSS_FILE *snssFile)
290:                 {
291:                    UNUSED(state);
292:                    UNUSED(snssFile);
293:                 }
294:                 
295:                 static void load_soundblock(nes_t *state, SNSS_FILE *snssFile)
296:                 {
297:                    int i;
298:                 
299:                    ASSERT(state);
300:                 
301:                    for (i = 0; i < 0x15; i++)
9D026C54  24160015   ADDIU S6, ZERO, 21
9D026C6C  1216FEE3   BEQ S0, S6, 0x9D0267FC
9D026C70  8FA50220   LW A1, 544(SP)
9D026C74  0B409B16   J 0x9D026C58
9D026C78  26100001   ADDIU S0, S0, 1
302:                    {
303:                       if (i != 0x13) /* do NOT trigger OAM DMA! */
9D02670C  24130014   ADDIU S3, ZERO, 20
9D026C58  12130006   BEQ S0, S3, 0x9D026C74
9D026C5C  02F01821   ADDU V1, S7, S0
304:                          apu_write(0x4000 + i, snssFile->soundBlock.soundRegisters[i]);
9D026C60  906579E4   LBU A1, 31204(V1)
9D026C64  0F407944   JAL .LFB15, .LFE7, apu_write
9D026C68  26043FFF   ADDIU A0, S0, 16383
305:                    }
306:                 }
307:                 
308:                 /* TODO: magic numbers galore */
309:                 static void load_mapperblock(nes_t *state, SNSS_FILE *snssFile)
310:                 {
311:                    int i;
312:                    
313:                    ASSERT(state);
314:                 
315:                    mmc_getcontext(state->mmc);
9D02676C  8E24030C   LW A0, 780(S1)
9D026770  34108000   ORI S0, ZERO, -32768
9D026774  0F40AF42   JAL mmc_getcontext
9D026778  02C0B821   ADDU S7, S6, ZERO
316:                 
317:                    for (i = 0; i < 4; i++)
9D02677C  3C1E0001   LUI FP, 1
9D026794  161EFFFA   BNE S0, FP, 0x9D026780
9D026798  26F70002   ADDIU S7, S7, 2
318:                       mmc_bankrom(8, 0x8000 + (i * 0x2000), snssFile->mapperBlock.prgPages[i]);
9D026780  96E6794C   LHU A2, 31052(S7)
9D026784  02002821   ADDU A1, S0, ZERO
9D026788  24040008   ADDIU A0, ZERO, 8
9D02678C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D026790  26102000   ADDIU S0, S0, 8192
319:                 
320:                    if (state->rominfo->vrom_banks)
9D02679C  8E220310   LW V0, 784(S1)
9D0267A0  8C430014   LW V1, 20(V0)
9D0267A4  1060013F   BEQ V1, ZERO, 0x9D026CA4
9D0267A8  00008021   ADDU S0, ZERO, ZERO
321:                    {
322:                       for (i = 0; i < 8; i++)
9D0267AC  24170010   ADDIU S7, ZERO, 16
9D0267B0  02D01021   ADDU V0, S6, S0
9D0267C8  1617FFFA   BNE S0, S7, 0x9D0267B4
9D0267CC  02D01021   ADDU V0, S6, S0
323:                          mmc_bankvrom(1, i * 0x400, snssFile->mapperBlock.chrPages[i]);
9D0267B4  94467954   LHU A2, 31060(V0)
9D0267B8  00102A40   SLL A1, S0, 9
9D0267BC  24040001   ADDIU A0, ZERO, 1
9D0267C0  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D0267C4  26100002   ADDIU S0, S0, 2
324:                    }
325:                    else
326:                    {
327:                       ASSERT(state->rominfo->vram);
328:                 
329:                       for (i = 0; i < 8; i++)
9D026CBC  5617FFFA   BNEL S0, S7, 0x9D026CA8
9D026CC0  8E220310   LW V0, 784(S1)
330:                          ppu_setpage(1, i, state->rominfo->vram);
9D026CA8  8C46000C   LW A2, 12(V0)
9D026CAC  02002821   ADDU A1, S0, ZERO
9D026CB0  24040001   ADDIU A0, ZERO, 1
9D026CB4  0F406E14   JAL ppu_setpage
9D026CB8  26100001   ADDIU S0, S0, 1
331:                    }
332:                 
333:                    if (state->mmc->intf->set_state)
9D0267D0  8E24030C   LW A0, 780(S1)
9D0267D4  8C820000   LW V0, 0(A0)
9D0267D8  8C420018   LW V0, 24(V0)
9D0267DC  10400004   BEQ V0, ZERO, 0x9D0267F0
9D0267E0  00000000   NOP
9D026CC4  0B4099F5   J 0x9D0267D4
9D026CC8  8E24030C   LW A0, 780(S1)
334:                       state->mmc->intf->set_state(&snssFile->mapperBlock);
9D0267E4  0040F809   JALR V0
9D0267E8  26C4794C   ADDIU A0, S6, 31052
9D0267EC  8E24030C   LW A0, 780(S1)
335:                 
336:                    mmc_setcontext(state->mmc);
9D0267F0  0F40AF3D   JAL .LFB6, .LFE5, mmc_setcontext
9D0267F4  00000000   NOP
337:                 }
338:                 
339:                 
340:                 int state_save(void)
341:                 {
9D026000  27BDFDC8   ADDIU SP, SP, -568
9D026004  AFBF0234   SW RA, 564(SP)
9D026008  AFB40230   SW S4, 560(SP)
9D02600C  AFB3022C   SW S3, 556(SP)
9D026010  AFB20228   SW S2, 552(SP)
9D026014  AFB10224   SW S1, 548(SP)
342:                    SNSS_FILE *snssFile;
343:                    SNSS_RETURN_CODE status;
344:                    char fn[PATH_MAX + 1], ext[5];
345:                    nes_t *machine;
9D0262D4  8E020310   LW V0, 784(S0)
346:                 
347:                    /* get the pointer to our NES machine context */
348:                    machine = nes_getcontextptr();
9D026018  0F4094AC   JAL nes_getcontextptr
9D02601C  AFB00220   SW S0, 544(SP)
9D026020  00408021   ADDU S0, V0, ZERO
349:                    ASSERT(machine);
350:                    
351:                    /* build our filename using the image's name and the slot number */
352:                    strncpy(fn, machine->rominfo->filename, PATH_MAX - 4);
9D026024  8C450310   LW A1, 784(V0)
9D026028  27A40010   ADDIU A0, SP, 16
9D02602C  24A50029   ADDIU A1, A1, 41
9D026030  0F40D073   JAL strncpy
9D026034  240601FC   ADDIU A2, ZERO, 508
353:                    
354:                    ASSERT(state_slot >= FIRST_STATE_SLOT && state_slot <= LAST_STATE_SLOT);
355:                    sprintf(ext, ".ss%d", state_slot);
9D026038  8F868150   LW A2, -32432(GP)
9D02603C  27A40214   ADDIU A0, SP, 532
9D026040  3C059D03   LUI A1, -25341
9D026044  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D026048  24A55228   ADDIU A1, A1, 21032
356:                    //osd_newextension(fn, ext);
357:                 
358:                    /* open our state file for writing */
359:                    status = SNSS_OpenFile(&snssFile, fn, SNSS_OPEN_WRITE);
9D02604C  27A4021C   ADDIU A0, SP, 540
9D026050  27A50010   ADDIU A1, SP, 16
9D026054  0F408571   JAL SNSS_OpenFile
9D026058  24060001   ADDIU A2, ZERO, 1
360:                    if (SNSS_OK != status)
9D02605C  14400152   BNE V0, ZERO, .L7
9D026060  00000000   NOP
361:                       goto _error;
362:                 
363:                    /* now get all of our blocks */
364:                    if (0 == save_baseblock(machine, snssFile))
365:                    {
366:                       status = SNSS_WriteBlock(snssFile, SNSS_BASR);
9D026214  8FA4021C   LW A0, 540(SP)
9D026218  00002821   ADDU A1, ZERO, ZERO
9D0262C4  0F40879A   JAL SNSS_WriteBlock
9D0262C8  A2221945   SB V0, 6469(S1)
367:                       if (SNSS_OK != status)
9D0262CC  144000B6   BNE V0, ZERO, .L7
9D0262D0  00000000   NOP
368:                          goto _error;
369:                    }
370:                 
371:                    if (0 == save_vramblock(machine, snssFile))
372:                    {
373:                       status = SNSS_WriteBlock(snssFile, SNSS_VRAM);
9D02664C  8FA4021C   LW A0, 540(SP)
9D026650  0F40879A   JAL SNSS_WriteBlock
9D026654  24050001   ADDIU A1, ZERO, 1
374:                       if (SNSS_OK != status)
9D026658  1440FFD3   BNE V0, ZERO, .L7
9D02665C  8FB1021C   LW S1, 540(SP)
9D026660  0B4098C1   J .LBB25
9D026664  8E020310   LW V0, 784(S0)
375:                          goto _error;
376:                    }
377:                 
378:                    if (0 == save_sramblock(machine, snssFile))
379:                    {
380:                       status = SNSS_WriteBlock(snssFile, SNSS_SRAM);
9D026368  8FA4021C   LW A0, 540(SP)
9D02636C  0F40879A   JAL SNSS_WriteBlock
9D026370  24050002   ADDIU A1, ZERO, 2
381:                       if (SNSS_OK != status)
9D026374  1440008C   BNE V0, ZERO, .L7
9D026378  8FB1021C   LW S1, 540(SP)
382:                          goto _error;
383:                    }
384:                 
385:                    if (0 == save_soundblock(machine, snssFile))
386:                    {
387:                       status = SNSS_WriteBlock(snssFile, SNSS_SOUN);
9D026388  24050005   ADDIU A1, ZERO, 5
9D02641C  8FA4021C   LW A0, 540(SP)
9D02646C  0F40879A   JAL SNSS_WriteBlock
9D026470  A22279FA   SB V0, 31226(S1)
388:                       if (SNSS_OK != status)
9D026474  1440004C   BNE V0, ZERO, .L7
9D026478  00000000   NOP
389:                          goto _error;
390:                    }
391:                 
392:                    if (0 == save_mapperblock(machine, snssFile))
393:                    {
394:                       status = SNSS_WriteBlock(snssFile, SNSS_MPRD);
9D026550  8FA4021C   LW A0, 540(SP)
9D026554  0F40879A   JAL SNSS_WriteBlock
9D026558  24050003   ADDIU A1, ZERO, 3
395:                       if (SNSS_OK != status)
9D02655C  14400012   BNE V0, ZERO, .L7
9D026560  00000000   NOP
396:                          goto _error;
397:                    }
398:                 
399:                    /* close the file, we're done */
400:                    status = SNSS_CloseFile(&snssFile);
9D026564  0F4085DE   JAL SNSS_CloseFile
9D026568  27A4021C   ADDIU A0, SP, 540
401:                    if (SNSS_OK != status)
9D02656C  1440000E   BNE V0, ZERO, .L7
9D026570  8F868150   LW A2, -32432(GP)
402:                       goto _error;
403:                 
404:                    gui_sendmsg(GUI_GREEN, "State %d saved", state_slot);
9D026574  240400C6   ADDIU A0, ZERO, 198
9D026578  3C059D03   LUI A1, -25341
9D02657C  0F408C43   JAL gui_sendmsg
9D026580  24A55274   ADDIU A1, A1, 21108
405:                    return 0;
9D026584  00001021   ADDU V0, ZERO, ZERO
406:                 
407:                 _error:
408:                    gui_sendmsg(GUI_RED, "error: %s", SNSS_GetErrorString(status));
9D0265A8  0F408566   JAL SNSS_GetErrorString
9D0265AC  00402021   ADDU A0, V0, ZERO
9D0265B0  3C059D03   LUI A1, -25341
9D0265B4  24A55284   ADDIU A1, A1, 21124
9D0265B8  00403021   ADDU A2, V0, ZERO
9D0265BC  0F408C43   JAL gui_sendmsg
9D0265C0  240400C5   ADDIU A0, ZERO, 197
409:                    SNSS_CloseFile(&snssFile);
9D0265C4  0F4085DE   JAL SNSS_CloseFile
9D0265C8  27A4021C   ADDIU A0, SP, 540
410:                    return -1;
9D0265CC  2402FFFF   ADDIU V0, ZERO, -1
411:                 }
9D026588  8FBF0234   LW RA, 564(SP)
9D02658C  8FB40230   LW S4, 560(SP)
9D026590  8FB3022C   LW S3, 556(SP)
9D026594  8FB20228   LW S2, 552(SP)
9D026598  8FB10224   LW S1, 548(SP)
9D02659C  8FB00220   LW S0, 544(SP)
9D0265A0  03E00008   JR RA
9D0265A4  27BD0238   ADDIU SP, SP, 568
9D0265D0  8FBF0234   LW RA, 564(SP)
9D0265D4  8FB40230   LW S4, 560(SP)
9D0265D8  8FB3022C   LW S3, 556(SP)
9D0265DC  8FB20228   LW S2, 552(SP)
9D0265E0  8FB10224   LW S1, 548(SP)
9D0265E4  8FB00220   LW S0, 544(SP)
9D0265E8  03E00008   JR RA
9D0265EC  27BD0238   ADDIU SP, SP, 568
9D0265F0  A6607954   SH ZERO, 31060(S3)
9D0265F4  24020001   ADDIU V0, ZERO, 1
9D0265F8  A6627956   SH V0, 31062(S3)
9D0265FC  24020002   ADDIU V0, ZERO, 2
9D026600  A6627958   SH V0, 31064(S3)
9D026604  24020003   ADDIU V0, ZERO, 3
9D026608  A662795A   SH V0, 31066(S3)
9D02660C  24020004   ADDIU V0, ZERO, 4
9D026610  A662795C   SH V0, 31068(S3)
9D026614  24020005   ADDIU V0, ZERO, 5
9D026618  A662795E   SH V0, 31070(S3)
9D02661C  24020006   ADDIU V0, ZERO, 6
9D026620  A6627960   SH V0, 31072(S3)
9D026624  24020007   ADDIU V0, ZERO, 7
9D026628  0B40994D   J 0x9D026534
9D02662C  A6627962   SH V0, 31074(S3)
9D026630  00051340   SLL V0, A1, 13
9D026634  3042FFFF   ANDI V0, V0, -1
9D026638  26241948   ADDIU A0, S1, 6472
9D02663C  00602821   ADDU A1, V1, ZERO
9D026640  00403021   ADDU A2, V0, ZERO
9D026644  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D026648  A6221946   SH V0, 6470(S1)
9D02664C  8FA4021C   LW A0, 540(SP)
9D026650  0F40879A   JAL SNSS_WriteBlock
9D026654  24050001   ADDIU A1, ZERO, 1
9D026658  1440FFD3   BNE V0, ZERO, .L7
9D02665C  8FB1021C   LW S1, 540(SP)
9D026660  0B4098C1   J .LBB25
9D026664  8E020310   LW V0, 784(S0)
9D026668  3C049D03   LUI A0, -25341
9D02666C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D026670  2484524C   ADDIU A0, A0, 21068
9D026674  0B4098DF   J .LBB28
9D026678  8FB1021C   LW S1, 540(SP)
412:                 
413:                 int state_load(void)
414:                 {
9D02667C  27BDFDB0   ADDIU SP, SP, -592
9D026680  AFBF024C   SW RA, 588(SP)
9D026684  AFBE0248   SW FP, 584(SP)
9D026688  AFB70244   SW S7, 580(SP)
9D02668C  AFB60240   SW S6, 576(SP)
9D026690  AFB5023C   SW S5, 572(SP)
9D026694  AFB40238   SW S4, 568(SP)
9D026698  AFB30234   SW S3, 564(SP)
9D02669C  AFB20230   SW S2, 560(SP)
9D0266A0  AFB1022C   SW S1, 556(SP)
415:                    SNSS_FILE *snssFile;
416:                    SNSS_RETURN_CODE status;
417:                    SNSS_BLOCK_TYPE block_type;
418:                    char fn[PATH_MAX + 1], ext[5];
419:                    unsigned int i;
420:                    nes_t *machine;
421:                 
422:                    /* get our machine's context pointer */
423:                    machine = nes_getcontextptr();
9D0266A4  0F4094AC   JAL nes_getcontextptr
9D0266A8  AFB00228   SW S0, 552(SP)
9D0266AC  00408821   ADDU S1, V0, ZERO
424:                    ASSERT(machine);
425:                 
426:                    /* build the state name using the ROM's name and the slot number */
427:                    strncpy(fn, machine->rominfo->filename, PATH_MAX - 4);
9D0266B0  8C450310   LW A1, 784(V0)
9D0266B4  27A40010   ADDIU A0, SP, 16
9D0266B8  24A50029   ADDIU A1, A1, 41
9D0266BC  0F40D073   JAL strncpy
9D0266C0  240601FC   ADDIU A2, ZERO, 508
428:                 
429:                    ASSERT(state_slot >= FIRST_STATE_SLOT && state_slot <= LAST_STATE_SLOT);
430:                    sprintf(ext, ".ss%d", state_slot);
9D0266C4  8F868150   LW A2, -32432(GP)
9D0266C8  27A40214   ADDIU A0, SP, 532
9D0266CC  3C059D03   LUI A1, -25341
9D0266D0  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D0266D4  24A55228   ADDIU A1, A1, 21032
431:                    //osd_newextension(fn, ext);
432:                    
433:                    /* open our file for writing */
434:                    status = SNSS_OpenFile(&snssFile, fn, SNSS_OPEN_READ);
9D0266D8  27A40220   ADDIU A0, SP, 544
9D0266DC  27A50010   ADDIU A1, SP, 16
9D0266E0  0F408571   JAL SNSS_OpenFile
9D0266E4  00003021   ADDU A2, ZERO, ZERO
435:                    if (SNSS_OK != status)
9D0266E8  14400178   BNE V0, ZERO, .L44
9D0266EC  8FA50220   LW A1, 544(SP)
436:                       goto _error;
437:                 
438:                    /* iterate through all present blocks */
439:                    for (i = 0; i < snssFile->headerBlock.numberOfBlocks; i++)
9D0266F0  8CA20010   LW V0, 16(A1)
9D0266F4  10400046   BEQ V0, ZERO, 0x9D026810
9D0266F8  00009021   ADDU S2, ZERO, ZERO
9D0267F8  8FA50220   LW A1, 544(SP)
9D0267FC  26520001   ADDIU S2, S2, 1
9D026800  8CA20010   LW V0, 16(A1)
9D026804  0242102B   SLTU V0, S2, V0
9D026808  1440FFC1   BNE V0, ZERO, 0x9D026710
9D02680C  00000000   NOP
9D02687C  8FA50220   LW A1, 544(SP)
9D026880  26520001   ADDIU S2, S2, 1
9D026884  8CA20010   LW V0, 16(A1)
9D026888  0242102B   SLTU V0, S2, V0
9D02688C  1440FFA0   BNE V0, ZERO, 0x9D026710
9D026890  00000000   NOP
9D026894  0B409A04   J 0x9D026810
9D026898  00000000   NOP
9D0268B4  8FA50220   LW A1, 544(SP)
9D0268B8  26520001   ADDIU S2, S2, 1
9D0268BC  8CA20010   LW V0, 16(A1)
9D0268C0  0242102B   SLTU V0, S2, V0
9D0268C4  1440FF92   BNE V0, ZERO, 0x9D026710
9D0268C8  00000000   NOP
9D0268CC  0B409A04   J 0x9D026810
9D0268D0  00000000   NOP
9D026C44  0B4099FF   J 0x9D0267FC
9D026C48  8FA50220   LW A1, 544(SP)
9D026C84  8FA50220   LW A1, 544(SP)
9D026C88  26520001   ADDIU S2, S2, 1
9D026C8C  8CA20010   LW V0, 16(A1)
9D026C90  0242102B   SLTU V0, S2, V0
9D026C94  1440FE9E   BNE V0, ZERO, 0x9D026710
9D026C98  00000000   NOP
9D026C9C  0B409A04   J 0x9D026810
9D026CA0  00000000   NOP
9D026CA4  24170008   ADDIU S7, ZERO, 8
440:                    {
441:                       status = SNSS_GetNextBlockType(&block_type, snssFile);
9D026710  0F40862D   JAL SNSS_GetNextBlockType
9D026714  27A4021C   ADDIU A0, SP, 540
442:                       if (SNSS_OK != status)
9D026718  1440016C   BNE V0, ZERO, .L44
9D02671C  8FA40220   LW A0, 544(SP)
443:                          goto _error;
444:                 
445:                       status = SNSS_ReadBlock(snssFile, block_type);
9D026720  0F4086A2   JAL SNSS_ReadBlock
9D026724  8FA5021C   LW A1, 540(SP)
446:                       if (SNSS_OK != status)
9D026728  14400168   BNE V0, ZERO, .L44
9D02672C  00000000   NOP
447:                          goto _error;
448:                 
449:                       switch (block_type)
9D026704  3C149D02   LUI S4, -25342
9D026708  26946750   ADDIU S4, S4, 26448
9D026730  8FA2021C   LW V0, 540(SP)
9D026734  2C430006   SLTIU V1, V0, 6
9D026738  10600150   BEQ V1, ZERO, 0x9D026C7C
9D02673C  00021080   SLL V0, V0, 2
9D026740  02821021   ADDU V0, S4, V0
9D026744  8C420000   LW V0, 0(V0)
9D026748  00400008   JR V0
9D02674C  00000000   NOP
450:                       {
451:                       case SNSS_BASR:
452:                          load_baseblock(machine, snssFile);
453:                          break;
454:                 
455:                       case SNSS_VRAM:
456:                          load_vramblock(machine, snssFile);
9D02689C  8FA50220   LW A1, 544(SP)
457:                          break;
458:                 
459:                       case SNSS_SRAM:
460:                          load_sramblock(machine, snssFile);
9D026864  8FA50220   LW A1, 544(SP)
461:                          break;
462:                       
463:                       case SNSS_MPRD:
464:                          load_mapperblock(machine, snssFile);
9D026768  8FB60220   LW S6, 544(SP)
465:                          break;
466:                       
467:                       case SNSS_CNTR:
468:                          load_controllerblock(machine, snssFile);
469:                          break;
470:                       
471:                       case SNSS_SOUN:
472:                          load_soundblock(machine, snssFile);
9D026C4C  8FB70220   LW S7, 544(SP)
9D026C50  24100001   ADDIU S0, ZERO, 1
473:                          break;
474:                       
475:                       case SNSS_UNKNOWN_BLOCK:
476:                       default:
477:                          log_printf("unknown SNSS block type\n");
9D0266FC  3C159D03   LUI S5, -25341
9D026700  26B55290   ADDIU S5, S5, 21136
9D026C7C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D026C80  02A02021   ADDU A0, S5, ZERO
478:                          break;
479:                       }
480:                    }
481:                 
482:                    /* close file, we're done */
483:                    status = SNSS_CloseFile(&snssFile);
9D026810  0F4085DE   JAL SNSS_CloseFile
9D026814  27A40220   ADDIU A0, SP, 544
484:                    if (SNSS_OK != status)
9D026818  1440012C   BNE V0, ZERO, .L44
9D02681C  8F868150   LW A2, -32432(GP)
485:                       goto _error;
486:                 
487:                    gui_sendmsg(GUI_GREEN, "State %d restored", state_slot);
9D026820  240400C6   ADDIU A0, ZERO, 198
9D026824  3C059D03   LUI A1, -25341
9D026828  0F408C43   JAL gui_sendmsg
9D02682C  24A552AC   ADDIU A1, A1, 21164
488:                 
489:                    return 0;
9D026830  00001021   ADDU V0, ZERO, ZERO
490:                 
491:                 _error:
492:                    gui_sendmsg(GUI_RED, "error: %s", SNSS_GetErrorString(status));
9D026CCC  0F408566   JAL SNSS_GetErrorString
9D026CD0  00402021   ADDU A0, V0, ZERO
9D026CD4  3C059D03   LUI A1, -25341
9D026CD8  24A55284   ADDIU A1, A1, 21124
9D026CDC  00403021   ADDU A2, V0, ZERO
9D026CE0  0F408C43   JAL gui_sendmsg
9D026CE4  240400C5   ADDIU A0, ZERO, 197
493:                    SNSS_CloseFile(&snssFile);
9D026CE8  0F4085DE   JAL SNSS_CloseFile
9D026CEC  27A40220   ADDIU A0, SP, 544
494:                    return -1;
9D026CF0  2402FFFF   ADDIU V0, ZERO, -1
495:                 }
9D026834  8FBF024C   LW RA, 588(SP)
9D026838  8FBE0248   LW FP, 584(SP)
9D02683C  8FB70244   LW S7, 580(SP)
9D026840  8FB60240   LW S6, 576(SP)
9D026844  8FB5023C   LW S5, 572(SP)
9D026848  8FB40238   LW S4, 568(SP)
9D02684C  8FB30234   LW S3, 564(SP)
9D026850  8FB20230   LW S2, 560(SP)
9D026854  8FB1022C   LW S1, 556(SP)
9D026858  8FB00228   LW S0, 552(SP)
9D02685C  03E00008   JR RA
9D026860  27BD0250   ADDIU SP, SP, 592
9D026CF4  8FBF024C   LW RA, 588(SP)
9D026CF8  8FBE0248   LW FP, 584(SP)
9D026CFC  8FB70244   LW S7, 580(SP)
9D026D00  8FB60240   LW S6, 576(SP)
9D026D04  8FB5023C   LW S5, 572(SP)
9D026D08  8FB40238   LW S4, 568(SP)
9D026D0C  8FB30234   LW S3, 564(SP)
9D026D10  8FB20230   LW S2, 560(SP)
9D026D14  8FB1022C   LW S1, 556(SP)
9D026D18  8FB00228   LW S0, 552(SP)
9D026D1C  03E00008   JR RA
9D026D20  27BD0250   ADDIU SP, SP, 592
496:                 
497:                 /*
498:                 ** $Log: nesstate.c,v $
499:                 ** Revision 1.2  2001/04/27 14:37:11  neil
500:                 ** wheeee
501:                 **
502:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
503:                 ** initial
504:                 **
505:                 ** Revision 1.4  2000/11/11 14:52:33  matt
506:                 ** states finally bleepin' work again
507:                 **
508:                 ** Revision 1.3  2000/11/09 14:07:28  matt
509:                 ** state load fixed, state save mostly fixed
510:                 **
511:                 ** Revision 1.2  2000/10/25 00:23:16  matt
512:                 ** makefiles updated for new directory structure
513:                 **
514:                 ** Revision 1.1  2000/10/24 12:20:28  matt
515:                 ** initial revision
516:                 **
517:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nesinput.c  ----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nesinput.c
21:                  **
22:                  ** Event handling system routines
23:                  ** $Id: nesinput.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nesinput.h>
28:                  #include <log.h>
29:                  
30:                  /* TODO: make a linked list of inputs sources, so they
31:                  **       can be removed if need be
32:                  */
33:                  
34:                  static nesinput_t *nes_input[MAX_CONTROLLERS];
35:                  static int active_entries = 0;
36:                  
37:                  /* read counters */
38:                  static int pad0_readcount, pad1_readcount, ppad_readcount, ark_readcount;
39:                  
40:                  
41:                  static int retrieve_type(int type)
42:                  {
43:                     int i, value = 0;
44:                  
45:                     for (i = 0; i < active_entries; i++)
9D02CF54  8F888148   LW T0, -32440(GP)
9D02CF58  190000ED   BLEZ T0, 0x9D02D310
9D02CF5C  3C03A001   LUI V1, -24575
9D02CF60  2463AEF4   ADDIU V1, V1, -20748
9D02CF64  00084080   SLL T0, T0, 2
9D02CF68  00684021   ADDU T0, V1, T0
9D02CF6C  00004821   ADDU T1, ZERO, ZERO
9D02CF84  5468FFFC   BNEL V1, T0, 0x9D02CF78
9D02CF88  8C650000   LW A1, 0(V1)
9D02CF8C  312900FF   ANDI T1, T1, 255
9D02CFAC  8F888148   LW T0, -32440(GP)
9D02CFB0  190000DA   BLEZ T0, 0x9D02D31C
9D02CFB4  3C03A001   LUI V1, -24575
9D02CFB8  2463AEF4   ADDIU V1, V1, -20748
9D02CFBC  00084080   SLL T0, T0, 2
9D02CFC0  00684021   ADDU T0, V1, T0
9D02CFC4  00004821   ADDU T1, ZERO, ZERO
9D02CFDC  5468FFFC   BNEL V1, T0, 0x9D02CFD0
9D02CFE0  8C650000   LW A1, 0(V1)
9D02CFE4  312900FF   ANDI T1, T1, 255
9D02CFF8  8F888148   LW T0, -32440(GP)
9D02CFFC  190000C2   BLEZ T0, 0x9D02D308
9D02D000  00004821   ADDU T1, ZERO, ZERO
9D02D004  3C03A001   LUI V1, -24575
9D02D008  2463AEF4   ADDIU V1, V1, -20748
9D02D00C  00084080   SLL T0, T0, 2
9D02D010  00684021   ADDU T0, V1, T0
9D02D028  5468FFFC   BNEL V1, T0, 0x9D02D01C
9D02D02C  8C650000   LW A1, 0(V1)
9D02D030  312900FF   ANDI T1, T1, 255
9D02D050  1468FFF1   BNE V1, T0, 0x9D02D018
9D02D054  01254825   OR T1, T1, A1
9D02D058  0B40B40D   J 0x9D02D034
9D02D05C  312900FF   ANDI T1, T1, 255
9D02D064  1468FFD9   BNE V1, T0, 0x9D02CFCC
9D02D068  01254825   OR T1, T1, A1
9D02D06C  0B40B3FA   J 0x9D02CFE8
9D02D070  312900FF   ANDI T1, T1, 255
9D02D078  1468FFBE   BNE V1, T0, 0x9D02CF74
9D02D07C  01254825   OR T1, T1, A1
9D02D080  0B40B3E4   J 0x9D02CF90
9D02D084  312900FF   ANDI T1, T1, 255
9D02D088  18E0008D   BLEZ A3, 0x9D02D2C0
9D02D08C  3C03A001   LUI V1, -24575
9D02D090  2463AEF4   ADDIU V1, V1, -20748
9D02D094  00073880   SLL A3, A3, 2
9D02D098  00673821   ADDU A3, V1, A3
9D02D09C  00004021   ADDU T0, ZERO, ZERO
9D02D0B4  5467FFFC   BNEL V1, A3, 0x9D02D0A8
9D02D0B8  8C640000   LW A0, 0(V1)
9D02D0F0  1467FFEC   BNE V1, A3, 0x9D02D0A4
9D02D0F4  01044025   OR T0, T0, A0
9D02D100  19000089   BLEZ T0, 0x9D02D328
9D02D104  00004821   ADDU T1, ZERO, ZERO
9D02D108  3C03A001   LUI V1, -24575
9D02D10C  2463AEF4   ADDIU V1, V1, -20748
9D02D110  00084080   SLL T0, T0, 2
9D02D114  00684021   ADDU T0, V1, T0
9D02D12C  5468FFFC   BNEL V1, T0, 0x9D02D120
9D02D130  8C650000   LW A1, 0(V1)
9D02D17C  1468FFE7   BNE V1, T0, 0x9D02D11C
9D02D180  01254825   OR T1, T1, A1
9D02D18C  19000069   BLEZ T0, 0x9D02D334
9D02D190  3C03A001   LUI V1, -24575
9D02D194  2463AEF4   ADDIU V1, V1, -20748
9D02D198  00084080   SLL T0, T0, 2
9D02D19C  00684021   ADDU T0, V1, T0
9D02D1A0  00004821   ADDU T1, ZERO, ZERO
9D02D1B8  5468FFFC   BNEL V1, T0, 0x9D02D1AC
9D02D1BC  8C650000   LW A1, 0(V1)
9D02D214  1468FFE4   BNE V1, T0, 0x9D02D1A8
9D02D218  01254825   OR T1, T1, A1
9D02D224  8F878148   LW A3, -32440(GP)
9D02D228  18E00018   BLEZ A3, 0x9D02D28C
9D02D22C  00004021   ADDU T0, ZERO, ZERO
9D02D230  3C02A001   LUI V0, -24575
9D02D234  2442AEF4   ADDIU V0, V0, -20748
9D02D238  00073880   SLL A3, A3, 2
9D02D23C  00473821   ADDU A3, V0, A3
9D02D254  5447FFFC   BNEL V0, A3, 0x9D02D248
9D02D258  8C430000   LW V1, 0(V0)
9D02D2B0  1447FFE4   BNE V0, A3, 0x9D02D244
9D02D2B4  01034025   OR T0, T0, V1
9D02D310  00004821   ADDU T1, ZERO, ZERO
9D02D31C  00004821   ADDU T1, ZERO, ZERO
46:                     {
47:                        ASSERT(nes_input[i]);
48:                  
49:                        if (type == nes_input[i]->type)
9D02CF70  24070004   ADDIU A3, ZERO, 4
9D02CF74  8C650000   LW A1, 0(V1)
9D02CF78  8CA60000   LW A2, 0(A1)
9D02CF7C  10C7003D   BEQ A2, A3, 0x9D02D074
9D02CF80  24630004   ADDIU V1, V1, 4
9D02CFC8  24070020   ADDIU A3, ZERO, 32
9D02CFCC  8C650000   LW A1, 0(V1)
9D02CFD0  8CA60000   LW A2, 0(A1)
9D02CFD4  10C70022   BEQ A2, A3, 0x9D02D060
9D02CFD8  24630004   ADDIU V1, V1, 4
9D02D014  24070040   ADDIU A3, ZERO, 64
9D02D018  8C650000   LW A1, 0(V1)
9D02D01C  8CA60000   LW A2, 0(A1)
9D02D020  10C7000A   BEQ A2, A3, 0x9D02D04C
9D02D024  24630004   ADDIU V1, V1, 4
9D02D0A0  24060010   ADDIU A2, ZERO, 16
9D02D0A4  8C640000   LW A0, 0(V1)
9D02D0A8  8C850000   LW A1, 0(A0)
9D02D0AC  10A6000F   BEQ A1, A2, 0x9D02D0EC
9D02D0B0  24630004   ADDIU V1, V1, 4
9D02D118  24070008   ADDIU A3, ZERO, 8
9D02D11C  8C650000   LW A1, 0(V1)
9D02D120  8CA60000   LW A2, 0(A1)
9D02D124  10C70014   BEQ A2, A3, 0x9D02D178
9D02D128  24630004   ADDIU V1, V1, 4
9D02D1A4  24070002   ADDIU A3, ZERO, 2
9D02D1A8  8C650000   LW A1, 0(V1)
9D02D1AC  8CA60000   LW A2, 0(A1)
9D02D1B0  10C70017   BEQ A2, A3, 0x9D02D210
9D02D1B4  24630004   ADDIU V1, V1, 4
9D02D240  24060001   ADDIU A2, ZERO, 1
9D02D244  8C430000   LW V1, 0(V0)
9D02D248  8C650000   LW A1, 0(V1)
9D02D24C  10A60017   BEQ A1, A2, 0x9D02D2AC
9D02D250  24420004   ADDIU V0, V0, 4
50:                           value |= nes_input[i]->data;
9D02D04C  8CA50004   LW A1, 4(A1)
9D02D060  8CA50004   LW A1, 4(A1)
9D02D074  8CA50004   LW A1, 4(A1)
9D02D0EC  8C840004   LW A0, 4(A0)
9D02D178  8CA50004   LW A1, 4(A1)
9D02D210  8CA50004   LW A1, 4(A1)
9D02D2AC  8C630004   LW V1, 4(V1)
51:                     }
52:                  
53:                     return value;
54:                  }
55:                  
56:                  static uint8 get_pad0(void)
57:                  {
58:                     uint8 value;
59:                  
60:                     value = (uint8) retrieve_type(INP_JOYPAD0);
61:                  
62:                     /* mask out left/right simultaneous keypresses */
63:                     if ((value & INP_PAD_UP) && (value & INP_PAD_DOWN))
9D02D25C  31030030   ANDI V1, T0, 48
9D02D260  24020030   ADDIU V0, ZERO, 48
9D02D264  1062001C   BEQ V1, V0, 0x9D02D2D8
9D02D268  310800FF   ANDI T0, T0, 255
9D02D26C  31020040   ANDI V0, T0, 64
9D02D270  304200FF   ANDI V0, V0, 255
9D02D2B8  0B40B498   J 0x9D02D260
9D02D2BC  31030030   ANDI V1, T0, 48
64:                        value &= ~(INP_PAD_UP | INP_PAD_DOWN);
65:                  
66:                     if ((value & INP_PAD_LEFT) && (value & INP_PAD_RIGHT))
9D02D274  10400006   BEQ V0, ZERO, 0x9D02D290
9D02D278  8F838144   LW V1, -32444(GP)
9D02D27C  7C081C20   SEB V1, T0
9D02D2E0  1440FFE6   BNE V0, ZERO, 0x9D02D27C
9D02D2E4  310800CF   ANDI T0, T0, 207
67:                        value &= ~(INP_PAD_LEFT | INP_PAD_RIGHT);
9D02D280  3102003F   ANDI V0, T0, 63
9D02D284  28630000   SLTI V1, V1, 0
9D02D288  0043400B   MOVN T0, V0, V1
68:                  
69:                     /* return (0x40 | value) due to bus conflicts */
70:                     return (0x40 | ((value >> pad0_readcount++) & 1));
9D02D28C  8F838144   LW V1, -32444(GP)
9D02D290  00681007   SRAV V0, T0, V1
9D02D294  30420001   ANDI V0, V0, 1
9D02D298  24630001   ADDIU V1, V1, 1
9D02D29C  34420040   ORI V0, V0, 64
9D02D2A0  AF838144   SW V1, -32444(GP)
9D02D2A4  0B40B3CF   J 0x9D02CF3C
9D02D2A8  304200FF   ANDI V0, V0, 255
9D02D2E8  0B40B4A4   J 0x9D02D290
9D02D2EC  8F838144   LW V1, -32444(GP)
9D02D2F0  31230040   ANDI V1, T1, 64
9D02D2F4  306300FF   ANDI V1, V1, 255
71:                  }
72:                  
73:                  static uint8 get_pad1(void)
74:                  {
75:                     uint8 value;
76:                  
77:                     value = (uint8) retrieve_type(INP_JOYPAD1);
9D02D334  0B40B47C   J 0x9D02D1F0
9D02D338  00004821   ADDU T1, ZERO, ZERO
78:                  
79:                     /* mask out left/right simultaneous keypresses */
80:                     if ((value & INP_PAD_UP) && (value & INP_PAD_DOWN))
9D02D1C0  31250030   ANDI A1, T1, 48
9D02D1C4  24030030   ADDIU V1, ZERO, 48
9D02D1C8  10A30049   BEQ A1, V1, 0x9D02D2F0
9D02D1CC  312900FF   ANDI T1, T1, 255
9D02D1D0  31230040   ANDI V1, T1, 64
9D02D1D4  306300FF   ANDI V1, V1, 255
9D02D21C  0B40B471   J 0x9D02D1C4
9D02D220  31250030   ANDI A1, T1, 48
81:                        value &= ~(INP_PAD_UP | INP_PAD_DOWN);
82:                  
83:                     if ((value & INP_PAD_LEFT) && (value & INP_PAD_RIGHT))
9D02D1D8  10600006   BEQ V1, ZERO, 0x9D02D1F4
9D02D1DC  8F838140   LW V1, -32448(GP)
9D02D1E0  7C092C20   SEB A1, T1
9D02D2F8  1460FFB9   BNE V1, ZERO, 0x9D02D1E0
9D02D2FC  312900CF   ANDI T1, T1, 207
84:                        value &= ~(INP_PAD_LEFT | INP_PAD_RIGHT);
9D02D1E4  3123003F   ANDI V1, T1, 63
9D02D1E8  28A50000   SLTI A1, A1, 0
9D02D1EC  0065480B   MOVN T1, V1, A1
85:                  
86:                     /* return (0x40 | value) due to bus conflicts */
87:                     return (0x40 | ((value >> pad1_readcount++) & 1));
9D02D1F0  8F838140   LW V1, -32448(GP)
9D02D1F4  00692807   SRAV A1, T1, V1
9D02D1F8  30A50001   ANDI A1, A1, 1
9D02D1FC  24630001   ADDIU V1, V1, 1
9D02D200  34A50040   ORI A1, A1, 64
9D02D204  AF838140   SW V1, -32448(GP)
9D02D300  0B40B47D   J 0x9D02D1F4
9D02D304  8F838140   LW V1, -32448(GP)
88:                  }
89:                  
90:                  static uint8 get_zapper(void)
91:                  {
92:                     return (uint8) (retrieve_type(INP_ZAPPER));
93:                  }
94:                  
95:                  static uint8 get_powerpad(void)
96:                  {
97:                     int value;
98:                     uint8 ret_val = 0;
9D02D32C  0B40B459   J 0x9D02D164
9D02D330  00001821   ADDU V1, ZERO, ZERO
99:                     
100:                    value = retrieve_type(INP_POWERPAD);
101:                 
102:                    if (((value >> 8) >> ppad_readcount) & 1)
9D02D134  8F85813C   LW A1, -32452(GP)
9D02D138  00091A03   SRA V1, T1, 8
9D02D13C  00A31807   SRAV V1, V1, A1
9D02D140  30630001   ANDI V1, V1, 1
9D02D144  312700FF   ANDI A3, T1, 255
9D02D148  00A73807   SRAV A3, A3, A1
9D02D14C  30E70001   ANDI A3, A3, 1
9D02D150  10600003   BEQ V1, ZERO, 0x9D02D160
9D02D154  24060008   ADDIU A2, ZERO, 8
9D02D158  24060018   ADDIU A2, ZERO, 24
9D02D184  0B40B44E   J 0x9D02D138
9D02D188  8F85813C   LW A1, -32452(GP)
9D02D328  8F85813C   LW A1, -32452(GP)
103:                       ret_val |= 0x10;
9D02D15C  24030010   ADDIU V1, ZERO, 16
104:                    if (((value & 0xFF) >> ppad_readcount) & 1)
9D02D160  00C7180B   MOVN V1, A2, A3
105:                       ret_val |= 0x08;
106:                 
107:                    ppad_readcount++;
9D02D164  24A50001   ADDIU A1, A1, 1
9D02D16C  AF85813C   SW A1, -32452(GP)
108:                 
109:                    return ret_val;
110:                 }
111:                 
112:                 static uint8 get_vsdips0(void)
113:                 {
114:                    return (retrieve_type(INP_VSDIPSW0));
115:                 }
116:                 
117:                 static uint8 get_vsdips1(void)
118:                 {
119:                    return (retrieve_type(INP_VSDIPSW1));
120:                 }
121:                 
122:                 static uint8 get_arkanoid(void)
123:                 {
124:                    uint8 value = retrieve_type(INP_ARKANOID);
125:                 
126:                    if ((value >> (7 - ark_readcount++)) & 1)
9D02D0BC  8F838138   LW V1, -32456(GP)
9D02D0C0  310800FF   ANDI T0, T0, 255
9D02D0C4  24040007   ADDIU A0, ZERO, 7
9D02D0C8  00832023   SUBU A0, A0, V1
9D02D0CC  00882007   SRAV A0, T0, A0
9D02D0D0  24630001   ADDIU V1, V1, 1
9D02D0D4  30840001   ANDI A0, A0, 1
9D02D0D8  AF838138   SW V1, -32456(GP)
9D02D0DC  1080007B   BEQ A0, ZERO, 0x9D02D2CC
9D02D0E0  24030002   ADDIU V1, ZERO, 2
9D02D0F8  0B40B430   J 0x9D02D0C0
9D02D0FC  8F838138   LW V1, -32456(GP)
9D02D2C0  8F838138   LW V1, -32456(GP)
9D02D2C4  24630001   ADDIU V1, V1, 1
9D02D2C8  AF838138   SW V1, -32456(GP)
127:                       return 0x02;
128:                    else
129:                       return 0;
9D02D2CC  00001821   ADDU V1, ZERO, ZERO
130:                 }
131:                 
132:                 /* return input state for all types indicated (can be ORed together) */
133:                 uint8 input_get(int types)
134:                 {
135:                    uint8 value = 0;
136:                 
137:                    if (types & INP_JOYPAD0)
9D02CF30  30830001   ANDI V1, A0, 1
9D02CF34  146000BB   BNE V1, ZERO, .LBB107, .LBB109
9D02CF38  00001021   ADDU V0, ZERO, ZERO
138:                       value |= get_pad0();
139:                    if (types & INP_JOYPAD1)
9D02CF3C  30830002   ANDI V1, A0, 2
9D02CF40  14600092   BNE V1, ZERO, .LBB98, .LBB100
9D02CF44  8F888148   LW T0, -32440(GP)
140:                       value |= get_pad1();
9D02D208  0B40B3D2   J 0x9D02CF48
9D02D20C  00451025   OR V0, V0, A1
141:                    if (types & INP_ZAPPER)
9D02CF48  30830004   ANDI V1, A0, 4
9D02CF4C  50600012   BEQL V1, ZERO, 0x9D02CF98
9D02CF50  30830008   ANDI V1, A0, 8
142:                       value |= get_zapper();
9D02CF90  01221025   OR V0, T1, V0
9D02D314  0B40B3E5   J 0x9D02CF94
9D02D318  01221025   OR V0, T1, V0
143:                    if (types & INP_POWERPAD)
9D02CF94  30830008   ANDI V1, A0, 8
9D02CF98  54600059   BNEL V1, ZERO, .LBB87, .LBB89
9D02CF9C  8F888148   LW T0, -32440(GP)
144:                       value |= get_powerpad();
9D02D168  00621025   OR V0, V1, V0
9D02D170  0B40B3E8   J 0x9D02CFA0
9D02D174  304200FF   ANDI V0, V0, 255
145:                    if (types & INP_VSDIPSW0)
9D02CFA0  30830020   ANDI V1, A0, 32
9D02CFA4  50600012   BEQL V1, ZERO, 0x9D02CFF0
9D02CFA8  30830040   ANDI V1, A0, 64
146:                       value |= get_vsdips0();
9D02CFE8  01221025   OR V0, T1, V0
9D02D320  0B40B3FB   J 0x9D02CFEC
9D02D324  01221025   OR V0, T1, V0
147:                    if (types & INP_VSDIPSW1)
9D02CFEC  30830040   ANDI V1, A0, 64
9D02CFF0  50600012   BEQL V1, ZERO, 0x9D02D03C
9D02CFF4  30840010   ANDI A0, A0, 16
148:                       value |= get_vsdips1();
9D02D034  01221025   OR V0, T1, V0
9D02D308  0B40B40E   J 0x9D02D038
9D02D30C  01221025   OR V0, T1, V0
149:                    if (types & INP_ARKANOID)
9D02D038  30840010   ANDI A0, A0, 16
9D02D03C  14800012   BNE A0, ZERO, .LBB78, .LBB80
9D02D040  8F878148   LW A3, -32440(GP)
150:                       value |= get_arkanoid();
9D02D0E4  03E00008   JR RA
9D02D0E8  00621025   OR V0, V1, V0
9D02D2D0  03E00008   JR RA
9D02D2D4  00621025   OR V0, V1, V0
9D02D2D8  31020040   ANDI V0, T0, 64
9D02D2DC  304200FF   ANDI V0, V0, 255
151:                 
152:                    return value;
153:                 }
9D02D044  03E00008   JR RA
9D02D048  00000000   NOP
9D02D04C  8CA50004   LW A1, 4(A1)
9D02D050  1468FFF1   BNE V1, T0, 0x9D02D018
9D02D054  01254825   OR T1, T1, A1
9D02D058  0B40B40D   J 0x9D02D034
9D02D05C  312900FF   ANDI T1, T1, 255
9D02D060  8CA50004   LW A1, 4(A1)
9D02D064  1468FFD9   BNE V1, T0, 0x9D02CFCC
9D02D068  01254825   OR T1, T1, A1
9D02D06C  0B40B3FA   J 0x9D02CFE8
9D02D070  312900FF   ANDI T1, T1, 255
9D02D074  8CA50004   LW A1, 4(A1)
9D02D078  1468FFBE   BNE V1, T0, 0x9D02CF74
9D02D07C  01254825   OR T1, T1, A1
9D02D080  0B40B3E4   J 0x9D02CF90
9D02D084  312900FF   ANDI T1, T1, 255
9D02D088  18E0008D   BLEZ A3, 0x9D02D2C0
9D02D08C  3C03A001   LUI V1, -24575
9D02D090  2463AEF4   ADDIU V1, V1, -20748
9D02D094  00073880   SLL A3, A3, 2
9D02D098  00673821   ADDU A3, V1, A3
9D02D09C  00004021   ADDU T0, ZERO, ZERO
9D02D0A0  24060010   ADDIU A2, ZERO, 16
9D02D0A4  8C640000   LW A0, 0(V1)
9D02D0A8  8C850000   LW A1, 0(A0)
9D02D0AC  10A6000F   BEQ A1, A2, 0x9D02D0EC
9D02D0B0  24630004   ADDIU V1, V1, 4
9D02D0B4  5467FFFC   BNEL V1, A3, 0x9D02D0A8
9D02D0B8  8C640000   LW A0, 0(V1)
9D02D0BC  8F838138   LW V1, -32456(GP)
9D02D0C0  310800FF   ANDI T0, T0, 255
9D02D0C4  24040007   ADDIU A0, ZERO, 7
9D02D0C8  00832023   SUBU A0, A0, V1
9D02D0CC  00882007   SRAV A0, T0, A0
9D02D0D0  24630001   ADDIU V1, V1, 1
9D02D0D4  30840001   ANDI A0, A0, 1
9D02D0D8  AF838138   SW V1, -32456(GP)
9D02D0DC  1080007B   BEQ A0, ZERO, 0x9D02D2CC
9D02D0E0  24030002   ADDIU V1, ZERO, 2
9D02D0E4  03E00008   JR RA
9D02D0E8  00621025   OR V0, V1, V0
9D02D0EC  8C840004   LW A0, 4(A0)
9D02D0F0  1467FFEC   BNE V1, A3, 0x9D02D0A4
9D02D0F4  01044025   OR T0, T0, A0
9D02D0F8  0B40B430   J 0x9D02D0C0
9D02D0FC  8F838138   LW V1, -32456(GP)
9D02D100  19000089   BLEZ T0, 0x9D02D328
9D02D104  00004821   ADDU T1, ZERO, ZERO
9D02D108  3C03A001   LUI V1, -24575
9D02D10C  2463AEF4   ADDIU V1, V1, -20748
9D02D110  00084080   SLL T0, T0, 2
9D02D114  00684021   ADDU T0, V1, T0
9D02D118  24070008   ADDIU A3, ZERO, 8
9D02D11C  8C650000   LW A1, 0(V1)
9D02D120  8CA60000   LW A2, 0(A1)
9D02D124  10C70014   BEQ A2, A3, 0x9D02D178
9D02D128  24630004   ADDIU V1, V1, 4
9D02D12C  5468FFFC   BNEL V1, T0, 0x9D02D120
9D02D130  8C650000   LW A1, 0(V1)
9D02D134  8F85813C   LW A1, -32452(GP)
9D02D138  00091A03   SRA V1, T1, 8
9D02D13C  00A31807   SRAV V1, V1, A1
9D02D140  30630001   ANDI V1, V1, 1
9D02D144  312700FF   ANDI A3, T1, 255
9D02D148  00A73807   SRAV A3, A3, A1
9D02D14C  30E70001   ANDI A3, A3, 1
9D02D150  10600003   BEQ V1, ZERO, 0x9D02D160
9D02D154  24060008   ADDIU A2, ZERO, 8
9D02D158  24060018   ADDIU A2, ZERO, 24
9D02D15C  24030010   ADDIU V1, ZERO, 16
9D02D160  00C7180B   MOVN V1, A2, A3
9D02D164  24A50001   ADDIU A1, A1, 1
9D02D168  00621025   OR V0, V1, V0
9D02D16C  AF85813C   SW A1, -32452(GP)
9D02D170  0B40B3E8   J 0x9D02CFA0
9D02D174  304200FF   ANDI V0, V0, 255
9D02D178  8CA50004   LW A1, 4(A1)
9D02D17C  1468FFE7   BNE V1, T0, 0x9D02D11C
9D02D180  01254825   OR T1, T1, A1
9D02D184  0B40B44E   J 0x9D02D138
9D02D188  8F85813C   LW A1, -32452(GP)
9D02D18C  19000069   BLEZ T0, 0x9D02D334
9D02D190  3C03A001   LUI V1, -24575
9D02D194  2463AEF4   ADDIU V1, V1, -20748
9D02D198  00084080   SLL T0, T0, 2
9D02D19C  00684021   ADDU T0, V1, T0
9D02D1A0  00004821   ADDU T1, ZERO, ZERO
9D02D1A4  24070002   ADDIU A3, ZERO, 2
9D02D1A8  8C650000   LW A1, 0(V1)
9D02D1AC  8CA60000   LW A2, 0(A1)
9D02D1B0  10C70017   BEQ A2, A3, 0x9D02D210
9D02D1B4  24630004   ADDIU V1, V1, 4
9D02D1B8  5468FFFC   BNEL V1, T0, 0x9D02D1AC
9D02D1BC  8C650000   LW A1, 0(V1)
9D02D1C0  31250030   ANDI A1, T1, 48
9D02D1C4  24030030   ADDIU V1, ZERO, 48
9D02D1C8  10A30049   BEQ A1, V1, 0x9D02D2F0
9D02D1CC  312900FF   ANDI T1, T1, 255
9D02D1D0  31230040   ANDI V1, T1, 64
9D02D1D4  306300FF   ANDI V1, V1, 255
9D02D1D8  10600006   BEQ V1, ZERO, 0x9D02D1F4
9D02D1DC  8F838140   LW V1, -32448(GP)
9D02D1E0  7C092C20   SEB A1, T1
9D02D1E4  3123003F   ANDI V1, T1, 63
9D02D1E8  28A50000   SLTI A1, A1, 0
9D02D1EC  0065480B   MOVN T1, V1, A1
9D02D1F0  8F838140   LW V1, -32448(GP)
9D02D1F4  00692807   SRAV A1, T1, V1
9D02D1F8  30A50001   ANDI A1, A1, 1
9D02D1FC  24630001   ADDIU V1, V1, 1
9D02D200  34A50040   ORI A1, A1, 64
9D02D204  AF838140   SW V1, -32448(GP)
9D02D208  0B40B3D2   J 0x9D02CF48
9D02D20C  00451025   OR V0, V0, A1
9D02D210  8CA50004   LW A1, 4(A1)
9D02D214  1468FFE4   BNE V1, T0, 0x9D02D1A8
9D02D218  01254825   OR T1, T1, A1
9D02D21C  0B40B471   J 0x9D02D1C4
9D02D220  31250030   ANDI A1, T1, 48
9D02D224  8F878148   LW A3, -32440(GP)
9D02D228  18E00018   BLEZ A3, 0x9D02D28C
9D02D22C  00004021   ADDU T0, ZERO, ZERO
9D02D230  3C02A001   LUI V0, -24575
9D02D234  2442AEF4   ADDIU V0, V0, -20748
9D02D238  00073880   SLL A3, A3, 2
9D02D23C  00473821   ADDU A3, V0, A3
9D02D240  24060001   ADDIU A2, ZERO, 1
9D02D244  8C430000   LW V1, 0(V0)
9D02D248  8C650000   LW A1, 0(V1)
9D02D24C  10A60017   BEQ A1, A2, 0x9D02D2AC
9D02D250  24420004   ADDIU V0, V0, 4
9D02D254  5447FFFC   BNEL V0, A3, 0x9D02D248
9D02D258  8C430000   LW V1, 0(V0)
9D02D25C  31030030   ANDI V1, T0, 48
9D02D260  24020030   ADDIU V0, ZERO, 48
9D02D264  1062001C   BEQ V1, V0, 0x9D02D2D8
9D02D268  310800FF   ANDI T0, T0, 255
9D02D26C  31020040   ANDI V0, T0, 64
9D02D270  304200FF   ANDI V0, V0, 255
9D02D274  10400006   BEQ V0, ZERO, 0x9D02D290
9D02D278  8F838144   LW V1, -32444(GP)
9D02D27C  7C081C20   SEB V1, T0
9D02D280  3102003F   ANDI V0, T0, 63
9D02D284  28630000   SLTI V1, V1, 0
9D02D288  0043400B   MOVN T0, V0, V1
9D02D28C  8F838144   LW V1, -32444(GP)
9D02D290  00681007   SRAV V0, T0, V1
9D02D294  30420001   ANDI V0, V0, 1
9D02D298  24630001   ADDIU V1, V1, 1
9D02D29C  34420040   ORI V0, V0, 64
9D02D2A0  AF838144   SW V1, -32444(GP)
9D02D2A4  0B40B3CF   J 0x9D02CF3C
9D02D2A8  304200FF   ANDI V0, V0, 255
9D02D2AC  8C630004   LW V1, 4(V1)
9D02D2B0  1447FFE4   BNE V0, A3, 0x9D02D244
9D02D2B4  01034025   OR T0, T0, V1
9D02D2B8  0B40B498   J 0x9D02D260
9D02D2BC  31030030   ANDI V1, T0, 48
9D02D2C0  8F838138   LW V1, -32456(GP)
9D02D2C4  24630001   ADDIU V1, V1, 1
9D02D2C8  AF838138   SW V1, -32456(GP)
9D02D2CC  00001821   ADDU V1, ZERO, ZERO
9D02D2D0  03E00008   JR RA
9D02D2D4  00621025   OR V0, V1, V0
9D02D2D8  31020040   ANDI V0, T0, 64
9D02D2DC  304200FF   ANDI V0, V0, 255
9D02D2E0  1440FFE6   BNE V0, ZERO, 0x9D02D27C
9D02D2E4  310800CF   ANDI T0, T0, 207
9D02D2E8  0B40B4A4   J 0x9D02D290
9D02D2EC  8F838144   LW V1, -32444(GP)
9D02D2F0  31230040   ANDI V1, T1, 64
9D02D2F4  306300FF   ANDI V1, V1, 255
9D02D2F8  1460FFB9   BNE V1, ZERO, 0x9D02D1E0
9D02D2FC  312900CF   ANDI T1, T1, 207
9D02D300  0B40B47D   J 0x9D02D1F4
9D02D304  8F838140   LW V1, -32448(GP)
9D02D308  0B40B40E   J 0x9D02D038
9D02D30C  01221025   OR V0, T1, V0
9D02D310  00004821   ADDU T1, ZERO, ZERO
9D02D314  0B40B3E5   J 0x9D02CF94
9D02D318  01221025   OR V0, T1, V0
9D02D31C  00004821   ADDU T1, ZERO, ZERO
9D02D320  0B40B3FB   J 0x9D02CFEC
9D02D324  01221025   OR V0, T1, V0
9D02D328  8F85813C   LW A1, -32452(GP)
9D02D32C  0B40B459   J 0x9D02D164
9D02D330  00001821   ADDU V1, ZERO, ZERO
9D02D334  0B40B47C   J 0x9D02D1F0
9D02D338  00004821   ADDU T1, ZERO, ZERO
154:                 
155:                 /* register an input type */
156:                 void input_register(nesinput_t *input)
157:                 {
158:                    if (NULL == input)
9D02D33C  10800008   BEQ A0, ZERO, 0x9D02D360
9D02D340  8F828148   LW V0, -32440(GP)
159:                       return;
160:                 
161:                    nes_input[active_entries] = input;
9D02D344  00022880   SLL A1, V0, 2
9D02D348  3C03A001   LUI V1, -24575
9D02D34C  2463AEF4   ADDIU V1, V1, -20748
9D02D350  00A31821   ADDU V1, A1, V1
9D02D358  AC640000   SW A0, 0(V1)
162:                    active_entries++;
9D02D354  24420001   ADDIU V0, V0, 1
9D02D35C  AF828148   SW V0, -32440(GP)
9D02D360  03E00008   JR RA
9D02D364  00000000   NOP
163:                 }
164:                 
165:                 void input_event(nesinput_t *input, int state, int value)
166:                 {
167:                    ASSERT(input);
168:                 
169:                    if (state == INP_STATE_MAKE)
9D02D368  24020001   ADDIU V0, ZERO, 1
9D02D36C  10A20005   BEQ A1, V0, 0x9D02D384
9D02D370  8C820004   LW V0, 4(A0)
170:                       input->data |= value;   /* OR it in */
9D02D384  00C23025   OR A2, A2, V0
9D02D388  03E00008   JR RA
9D02D38C  AC860004   SW A2, 4(A0)
171:                    else /* break state */
172:                       input->data &= ~value;  /* mask it out */
9D02D374  00063027   NOR A2, ZERO, A2
9D02D378  00C23024   AND A2, A2, V0
9D02D37C  03E00008   JR RA
9D02D380  AC860004   SW A2, 4(A0)
9D02D384  00C23025   OR A2, A2, V0
9D02D388  03E00008   JR RA
9D02D38C  AC860004   SW A2, 4(A0)
173:                 }
174:                 
175:                 void input_strobe(void)
176:                 {
177:                    pad0_readcount = 0;
9D02D390  AF808144   SW ZERO, -32444(GP)
178:                    pad1_readcount = 0;
9D02D394  AF808140   SW ZERO, -32448(GP)
179:                    ppad_readcount = 0;
9D02D398  AF80813C   SW ZERO, -32452(GP)
180:                    ark_readcount = 0;
9D02D39C  03E00008   JR RA
9D02D3A0  AF808138   SW ZERO, -32456(GP)
181:                 }
182:                 
183:                 /*
184:                 ** $Log: nesinput.c,v $
185:                 ** Revision 1.2  2001/04/27 14:37:11  neil
186:                 ** wheeee
187:                 **
188:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
189:                 ** initial
190:                 **
191:                 ** Revision 1.1  2000/10/24 12:20:28  matt
192:                 ** changed directory structure
193:                 **
194:                 ** Revision 1.9  2000/09/10 23:25:03  matt
195:                 ** minor changes
196:                 **
197:                 ** Revision 1.8  2000/07/31 04:27:59  matt
198:                 ** one million cleanups
199:                 **
200:                 ** Revision 1.7  2000/07/23 15:11:45  matt
201:                 ** removed unused variables
202:                 **
203:                 ** Revision 1.6  2000/07/17 01:52:28  matt
204:                 ** made sure last line of all source files is a newline
205:                 **
206:                 ** Revision 1.5  2000/07/04 04:56:50  matt
207:                 ** include changes
208:                 **
209:                 ** Revision 1.4  2000/06/09 15:12:26  matt
210:                 ** initial revision
211:                 **
212:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nes_rom.c  -----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes_rom.c
21:                  **
22:                  ** NES ROM loading/saving related functions
23:                  ** $Id: nes_rom.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  /* TODO: make this a generic ROM loading routine */
27:                  
28:                  #include <stdio.h>
29:                  #include <string.h>
30:                  #include <noftypes.h>
31:                  #include <nes_rom.h>
32:                  #include <intro.h>
33:                  #include <nes_mmc.h>
34:                  #include <nes_ppu.h>
35:                  #include <nes.h>
36:                  #include <gui.h>
37:                  #include <log.h>
38:                  #include <osd.h>
39:                  
40:                  extern char *osd_getromdata();
41:                  
42:                  /* Max length for displayed filename */
43:                  #define  ROM_DISP_MAXLEN   20
44:                  
45:                  
46:                  #ifdef ZLIB
47:                  #include <zlib.h>
48:                  #define  _fopen            gzopen
49:                  #define  _fclose           gzclose
50:                  #define  _fread(B,N,L,F)   gzread((F),(B),(L)*(N))
51:                  #else
52:                  #define  _fopen            fopen
53:                  #define  _fclose           fclose
54:                  #define  _fread(B,N,L,F)   fread((B),(N),(L),(F))
55:                  #endif
56:                  
57:                  #define  ROM_FOURSCREEN    0x08
58:                  #define  ROM_TRAINER       0x04
59:                  #define  ROM_BATTERY       0x02
60:                  #define  ROM_MIRRORTYPE    0x01
61:                  #define  ROM_INES_MAGIC    "NES\x1A"
62:                  
63:                  //ToDo: packed - JD
64:                  typedef struct inesheader_s
65:                  {
66:                     uint8 ines_magic[4]    ;
67:                     uint8 rom_banks        ;
68:                     uint8 vrom_banks       ;
69:                     uint8 rom_type         ;
70:                     uint8 mapper_hinybble  ;
71:                     uint8 reserved[8]      ;
72:                  } inesheader_t;
73:                  
74:                  
75:                  #define  TRAINER_OFFSET    0x1000
76:                  #define  TRAINER_LENGTH    0x200
77:                  #define  VRAM_LENGTH       0x2000
78:                  
79:                  #define  ROM_BANK_LENGTH   0x4000
80:                  #define  VROM_BANK_LENGTH  0x2000
81:                  
82:                  #define  SRAM_BANK_LENGTH  0x0400
83:                  #define  VRAM_BANK_LENGTH  0x2000
84:                  
85:                  /* Save battery-backed RAM */
86:                  static void rom_savesram(rominfo_t *rominfo)
87:                  {
9D02A560  27BDFDD8   ADDIU SP, SP, -552
9D02A564  AFBF0224   SW RA, 548(SP)
9D02A568  AFB10220   SW S1, 544(SP)
9D02A56C  AFB0021C   SW S0, 540(SP)
88:                     FILE *fp;
89:                     char fn[PATH_MAX + 1];
90:                  
91:                     ASSERT(rominfo);
92:                  
93:                     if (rominfo->flags & ROM_FLAG_BATTERY)
9D02A570  90820028   LBU V0, 40(A0)
9D02A574  30420001   ANDI V0, V0, 1
9D02A578  14400006   BNE V0, ZERO, 0x9D02A594
9D02A57C  00808021   ADDU S0, A0, ZERO
94:                     {
95:                        strncpy(fn, rominfo->filename, PATH_MAX);
9D02A594  24850029   ADDIU A1, A0, 41
9D02A598  24060200   ADDIU A2, ZERO, 512
9D02A59C  0F40D073   JAL strncpy
9D02A5A0  27A40010   ADDIU A0, SP, 16
96:                        //osd_newextension(fn, ".sav");
97:                  
98:                        fp = fopen(fn, "wb");
9D02A5A4  27A40010   ADDIU A0, SP, 16
9D02A5A8  3C059D03   LUI A1, -25341
9D02A5AC  0F40CC6A   JAL fopen
9D02A5B0  24A51DD4   ADDIU A1, A1, 7636
99:                        if (NULL != fp)
9D02A5B4  1040FFF2   BEQ V0, ZERO, 0x9D02A580
9D02A5B8  00408821   ADDU S1, V0, ZERO
100:                       {
101:                          fwrite(rominfo->sram, SRAM_BANK_LENGTH, rominfo->sram_banks, fp);
9D02A5BC  8E060018   LW A2, 24(S0)
9D02A5C0  8E040008   LW A0, 8(S0)
9D02A5C4  24050400   ADDIU A1, ZERO, 1024
9D02A5C8  0F40DB57   JAL fwrite
9D02A5CC  00403821   ADDU A3, V0, ZERO
102:                          fclose(fp);
9D02A5D0  0F40D713   JAL fclose
9D02A5D4  02202021   ADDU A0, S1, ZERO
103:                          log_printf("Wrote battery RAM to %s.\n", fn);
9D02A5D8  3C049D03   LUI A0, -25341
9D02A5DC  24841DD8   ADDIU A0, A0, 7640
9D02A5E0  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02A5E4  27A50010   ADDIU A1, SP, 16
104:                       }
105:                    }
106:                 }
9D02A580  8FBF0224   LW RA, 548(SP)
9D02A584  8FB10220   LW S1, 544(SP)
9D02A588  8FB0021C   LW S0, 540(SP)
9D02A58C  03E00008   JR RA
9D02A590  27BD0228   ADDIU SP, SP, 552
9D02A5E8  8FBF0224   LW RA, 548(SP)
9D02A5EC  8FB10220   LW S1, 544(SP)
9D02A5F0  8FB0021C   LW S0, 540(SP)
9D02A5F4  03E00008   JR RA
9D02A5F8  27BD0228   ADDIU SP, SP, 552
107:                 
108:                 /* Load battery-backed RAM from disk */
109:                 static void rom_loadsram(rominfo_t *rominfo)
110:                 {
9D02A4C4  27BDFDD8   ADDIU SP, SP, -552
9D02A4C8  AFBF0224   SW RA, 548(SP)
9D02A4CC  AFB10220   SW S1, 544(SP)
9D02A4D0  AFB0021C   SW S0, 540(SP)
111:                    FILE *fp;
112:                    char fn[PATH_MAX + 1];
113:                 
114:                    ASSERT(rominfo);
115:                 
116:                    if (rominfo->flags & ROM_FLAG_BATTERY)
9D02A4D4  90820028   LBU V0, 40(A0)
9D02A4D8  30420001   ANDI V0, V0, 1
9D02A4DC  14400006   BNE V0, ZERO, 0x9D02A4F8
9D02A4E0  00808021   ADDU S0, A0, ZERO
117:                    {
118:                       strncpy(fn, rominfo->filename, PATH_MAX);
9D02A4F8  24850029   ADDIU A1, A0, 41
9D02A4FC  24060200   ADDIU A2, ZERO, 512
9D02A500  0F40D073   JAL strncpy
9D02A504  27A40010   ADDIU A0, SP, 16
119:                       //osd_newextension(fn, ".sav");
120:                 
121:                       fp = fopen(fn, "rb");
9D02A508  27A40010   ADDIU A0, SP, 16
9D02A50C  3C059D03   LUI A1, -25341
9D02A510  0F40CC6A   JAL fopen
9D02A514  24A51DB4   ADDIU A1, A1, 7604
122:                       if (NULL != fp)
9D02A518  1040FFF2   BEQ V0, ZERO, 0x9D02A4E4
9D02A51C  00408821   ADDU S1, V0, ZERO
123:                       {
124:                          fread(rominfo->sram, SRAM_BANK_LENGTH, rominfo->sram_banks, fp);
9D02A520  8E060018   LW A2, 24(S0)
9D02A524  8E040008   LW A0, 8(S0)
9D02A528  24050400   ADDIU A1, ZERO, 1024
9D02A52C  0F40C161   JAL .Letext0, .LFE85, fread
9D02A530  00403821   ADDU A3, V0, ZERO
125:                          fclose(fp);
9D02A534  0F40D713   JAL fclose
9D02A538  02202021   ADDU A0, S1, ZERO
126:                          log_printf("Read battery RAM from %s.\n", fn);
9D02A53C  3C049D03   LUI A0, -25341
9D02A540  24841DB8   ADDIU A0, A0, 7608
9D02A544  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02A548  27A50010   ADDIU A1, SP, 16
127:                       }
128:                    }
129:                 }
9D02A4E4  8FBF0224   LW RA, 548(SP)
9D02A4E8  8FB10220   LW S1, 544(SP)
9D02A4EC  8FB0021C   LW S0, 540(SP)
9D02A4F0  03E00008   JR RA
9D02A4F4  27BD0228   ADDIU SP, SP, 552
9D02A54C  8FBF0224   LW RA, 548(SP)
9D02A550  8FB10220   LW S1, 544(SP)
9D02A554  8FB0021C   LW S0, 540(SP)
9D02A558  03E00008   JR RA
9D02A55C  27BD0228   ADDIU SP, SP, 552
130:                 
131:                 /* Allocate space for SRAM */
132:                 static int rom_allocsram(rominfo_t *rominfo)
133:                 {
134:                    /* Load up SRAM */
135:                    rominfo->sram = malloc(SRAM_BANK_LENGTH * rominfo->sram_banks);
9D02AB10  8E240018   LW A0, 24(S1)
9D02AB14  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D02AB18  00042280   SLL A0, A0, 10
136:                    if (NULL == rominfo->sram)
9D02AB1C  10400079   BEQ V0, ZERO, 0x9D02AD04
9D02AB20  AE220008   SW V0, 8(S1)
137:                    {
138:                       gui_sendmsg(GUI_RED, "Could not allocate space for battery RAM");
9D02AD04  240400C5   ADDIU A0, ZERO, 197
9D02AD08  3C059D03   LUI A1, -25341
9D02AD0C  0F408C43   JAL gui_sendmsg
9D02AD10  24A51F28   ADDIU A1, A1, 7976
9D02AD14  0B40AB2F   J .LVL114, .L91
9D02AD18  00000000   NOP
139:                       return -1;
140:                    }
141:                 
142:                    /* make damn sure SRAM is clear */
143:                    memset(rominfo->sram, 0, SRAM_BANK_LENGTH * rominfo->sram_banks);
9D02AB24  8E260018   LW A2, 24(S1)
9D02AB28  00402021   ADDU A0, V0, ZERO
9D02AB2C  00002821   ADDU A1, ZERO, ZERO
9D02AB30  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D02AB34  00063280   SLL A2, A2, 10
144:                    return 0;
145:                 }
146:                 
147:                 /* If there's a trainer, load it in at $7000 */
148:                 static void rom_loadtrainer(unsigned char **rom, rominfo_t *rominfo)
149:                 {
150:                    ASSERT(rom);
151:                    ASSERT(rominfo);
152:                 
153:                    if (rominfo->flags & ROM_FLAG_TRAINER)
9D02AB3C  92230028   LBU V1, 40(S1)
9D02AB40  30630002   ANDI V1, V1, 2
9D02AB44  14600038   BNE V1, ZERO, 0x9D02AC28
9D02AB48  8E220008   LW V0, 8(S1)
154:                    {
155:                 //      fread(rominfo->sram + TRAINER_OFFSET, TRAINER_LENGTH, 1, fp);
156:                       memcpy(rominfo->sram + TRAINER_OFFSET, *rom, TRAINER_LENGTH);
9D02AC28  02001821   ADDU V1, S0, ZERO
9D02AC2C  24421000   ADDIU V0, V0, 4096
9D02AC30  26080200   ADDIU T0, S0, 512
9D02AC34  88670003   LWL A3, 3(V1)
9D02AC38  88660007   LWL A2, 7(V1)
9D02AC3C  8865000B   LWL A1, 11(V1)
9D02AC40  8864000F   LWL A0, 15(V1)
9D02AC44  98670000   LWR A3, 0(V1)
9D02AC48  98660004   LWR A2, 4(V1)
9D02AC4C  98650008   LWR A1, 8(V1)
9D02AC50  9864000C   LWR A0, 12(V1)
9D02AC54  A8470003   SWL A3, 3(V0)
9D02AC58  B8470000   SWR A3, 0(V0)
9D02AC5C  A8460007   SWL A2, 7(V0)
9D02AC60  B8460004   SWR A2, 4(V0)
9D02AC64  A845000B   SWL A1, 11(V0)
9D02AC68  B8450008   SWR A1, 8(V0)
9D02AC6C  24630010   ADDIU V1, V1, 16
9D02AC70  A844000F   SWL A0, 15(V0)
9D02AC74  B844000C   SWR A0, 12(V0)
9D02AC78  1468FFEE   BNE V1, T0, 0x9D02AC34
9D02AC7C  24420010   ADDIU V0, V0, 16
157:                       rom+=TRAINER_LENGTH;
158:                       log_printf("Read in trainer at $7000\n");
9D02AC80  3C049D03   LUI A0, -25341
9D02AC84  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02AC88  24841F54   ADDIU A0, A0, 8020
9D02AC8C  0B40AAD3   J .LBB34
9D02AC90  8FB10030   LW S1, 48(SP)
159:                    }
160:                 }
161:                 
162:                 static int rom_loadrom(unsigned char **rom, rominfo_t *rominfo)
163:                 {
164:                    ASSERT(rom);
165:                    ASSERT(rominfo);
166:                 
167:                    /* Allocate ROM space, and load it up! */
168:                 /*
169:                    rominfo->rom = malloc((rominfo->rom_banks * ROM_BANK_LENGTH));
170:                    if (NULL == rominfo->rom)
171:                    {
172:                       gui_sendmsg(GUI_RED, "Could not allocate space for ROM image");
173:                       return -1;
174:                    }
175:                    _fread(rominfo->rom, ROM_BANK_LENGTH, rominfo->rom_banks, fp);
176:                 */
177:                    rominfo->rom=*rom;
9D02AB50  AE300000   SW S0, 0(S1)
178:                    *rom+=ROM_BANK_LENGTH*rominfo->rom_banks;
9D02AB5C  00031B80   SLL V1, V1, 14
9D02AB60  02038021   ADDU S0, S0, V1
179:                 
180:                 
181:                    /* If there's VROM, allocate and stuff it in */
182:                    if (rominfo->vrom_banks)
9D02AB4C  8E220014   LW V0, 20(S1)
9D02AB54  1040002A   BEQ V0, ZERO, 0x9D02AC00
9D02AB58  8E230010   LW V1, 16(S1)
183:                    {
184:                 /*
185:                       rominfo->vrom = malloc((rominfo->vrom_banks * VROM_BANK_LENGTH));
186:                       if (NULL == rominfo->vrom)
187:                       {
188:                          gui_sendmsg(GUI_RED, "Could not allocate space for VROM");
189:                          return -1;
190:                       }
191:                       _fread(rominfo->vrom, VROM_BANK_LENGTH, rominfo->vrom_banks, fp);
192:                 */
193:                       rominfo->vrom=*rom;
9D02AB64  AE300004   SW S0, 4(S1)
194:                       *rom+=VROM_BANK_LENGTH*rominfo->vrom_banks;
195:                 
196:                    }
197:                    else
198:                    {
199:                       rominfo->vram = malloc(VRAM_LENGTH);
9D02AC00  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D02AC04  24042000   ADDIU A0, ZERO, 8192
200:                       if (NULL == rominfo->vram)
9D02AC08  10400044   BEQ V0, ZERO, 0x9D02AD1C
9D02AC0C  AE22000C   SW V0, 12(S1)
201:                       {
202:                          gui_sendmsg(GUI_RED, "Could not allocate space for VRAM");
9D02AD1C  240400C5   ADDIU A0, ZERO, 197
203:                          return -1;
204:                       }
205:                       memset(rominfo->vram, 0, VRAM_LENGTH);
9D02AC10  00402021   ADDU A0, V0, ZERO
9D02AC14  00002821   ADDU A1, ZERO, ZERO
9D02AC18  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D02AC1C  24062000   ADDIU A2, ZERO, 8192
9D02AC20  0B40AADA   J 0x9D02AB68
9D02AC24  8FB10030   LW S1, 48(SP)
206:                    }
207:                 
208:                    return 0;
209:                 }
210:                 
211:                 /* If we've got a VS. system game, load in the palette, as well */
212:                 static void rom_checkforpal(rominfo_t *rominfo)
213:                 {
214:                    FILE *fp;
215:                    rgb_t vs_pal[64];
216:                    char filename[PATH_MAX + 1];
217:                    int i;
218:                 
219:                    ASSERT(rominfo);
220:                 
221:                    strncpy(filename, rominfo->filename, PATH_MAX);
222:                    //osd_newextension(filename, ".pal");
223:                 
224:                    fp = fopen(filename, "rb");
225:                    if (NULL == fp)
226:                       return; /* no palette found  */
227:                 
228:                    for (i = 0; i < 64; i++)
229:                    {
230:                       vs_pal[i].r = fgetc(fp);
231:                       vs_pal[i].g = fgetc(fp);
232:                       vs_pal[i].b = fgetc(fp);
233:                    }
234:                 
235:                    fclose(fp);
236:                    /* TODO: this should really be a *SYSTEM* flag */
237:                    rominfo->flags |= ROM_FLAG_VERSUS;
238:                    /* TODO: bad, BAD idea, calling nes_getcontextptr... */
239:                    ppu_setpal(nes_getcontextptr()->ppu, vs_pal);
240:                    log_printf("Game specific palette found -- assuming VS. UniSystem\n");
241:                 }
242:                 
243:                 static FILE *rom_findrom(const char *filename, rominfo_t *rominfo)
244:                 {
245:                    FILE *fp;
246:                 
247:                    ASSERT(rominfo);
248:                 
249:                    if (NULL == filename)
9D02A5FC  1080002A   BEQ A0, ZERO, 0x9D02A6A8
9D02A600  00000000   NOP
250:                       return NULL;
251:                 
252:                    /* Make a copy of the name so we can extend it */
253:                    //osd_fullname(rominfo->filename, filename);
254:                 
255:                    fp = _fopen(rominfo->filename, "rb");
9D02A614  3C119D03   LUI S1, -25341
9D02A618  27A40039   ADDIU A0, SP, 57
9D02A61C  0F40CC6A   JAL fopen
9D02A620  26251DB4   ADDIU A1, S1, 7604
256:                    if (NULL == fp)
9D02A624  10400014   BEQ V0, ZERO, 0x9D02A678
9D02A628  00408021   ADDU S0, V0, ZERO
257:                    {
258:                       /* Didn't find the file?  Maybe the .NES extension was omitted */
259:                       if (NULL == strrchr(rominfo->filename, '.'))
9D02A678  27A40039   ADDIU A0, SP, 57
9D02A67C  0F40DB4E   JAL .LFE38, strrchr
9D02A680  2405002E   ADDIU A1, ZERO, 46
9D02A684  1040000A   BEQ V0, ZERO, 0x9D02A6B0
9D02A688  00000000   NOP
260:                          strncat(rominfo->filename, ".nes", PATH_MAX - strlen(rominfo->filename));
9D02A6B0  0F40CC10   JAL strlen
9D02A6B4  27A40039   ADDIU A0, SP, 57
9D02A6B8  27A40039   ADDIU A0, SP, 57
9D02A6BC  3C059D03   LUI A1, -25341
9D02A6C0  24A51DF4   ADDIU A1, A1, 7668
9D02A6C4  24060200   ADDIU A2, ZERO, 512
9D02A6C8  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A6CC  00C23023   SUBU A2, A2, V0
261:                 
262:                       /* this will either return NULL or a valid file pointer */
263:                       fp = _fopen(rominfo->filename, "rb");
9D02A68C  27A40039   ADDIU A0, SP, 57
9D02A690  0F40CC6A   JAL fopen
9D02A694  26251DB4   ADDIU A1, S1, 7604
9D02A6D0  0B40A9A4   J 0x9D02A690
9D02A6D4  27A40039   ADDIU A0, SP, 57
264:                    }
265:                 
266:                    return fp;
267:                 }
268:                 
269:                 /* Add ROM name to a list with dirty headers */
270:                 static int rom_adddirty(char *filename)
271:                 {
272:                 #ifdef NOFRENDO_DEBUG
273:                 #define  MAX_BUFFER_LENGTH    255
274:                    char buffer[MAX_BUFFER_LENGTH + 1];
275:                    bool found = false;
276:                 
277:                    FILE *fp = fopen("dirtyrom.txt", "rt");
278:                    if (NULL == fp)
279:                       return -1;
280:                 
281:                    while (fgets(buffer, MAX_BUFFER_LENGTH, fp))
282:                    {
283:                       if (0 == strncmp(filename, buffer, strlen(filename)))
284:                       {
285:                          found = true;
286:                          break;
287:                       }
288:                    }
289:                 
290:                    if (false == found)
291:                    {
292:                       /* close up the file, open it back up for writing */
293:                       fclose(fp);
294:                       fp = fopen("dirtyrom.txt", "at");
295:                       fprintf(fp, "%s -- dirty header\n", filename);
296:                    }
297:                 
298:                    fclose(fp);
299:                 #endif /* NOFRENDO_DEBUG */
300:                 
301:                    return 0;
302:                 }
303:                 
304:                 /* return 0 if this *is* an iNES file */
305:                 int rom_checkmagic(const char *filename)
306:                 {
9D02A604  27BDFDA0   ADDIU SP, SP, -608
9D02A608  AFBF025C   SW RA, 604(SP)
9D02A60C  AFB10258   SW S1, 600(SP)
9D02A610  AFB00254   SW S0, 596(SP)
307:                    inesheader_t head;
308:                    rominfo_t rominfo;
309:                    FILE *fp;
310:                 
311:                    fp = rom_findrom(filename, &rominfo);
312:                    if (NULL == fp)
9D02A698  1040000F   BEQ V0, ZERO, 0x9D02A6D8
9D02A69C  00408021   ADDU S0, V0, ZERO
9D02A6A0  0B40A98C   J 0x9D02A630
9D02A6A4  24050001   ADDIU A1, ZERO, 1
313:                       return -1;
9D02A6D8  0B40A999   J 0x9D02A664
9D02A6DC  2402FFFF   ADDIU V0, ZERO, -1
314:                 
315:                    _fread(&head, 1, sizeof(head), fp);
9D02A62C  24050001   ADDIU A1, ZERO, 1
9D02A630  24060010   ADDIU A2, ZERO, 16
9D02A634  02003821   ADDU A3, S0, ZERO
9D02A638  0F40C161   JAL .Letext0, .LFE85, fread
9D02A63C  27A4023C   ADDIU A0, SP, 572
316:                 
317:                    _fclose(fp);
9D02A640  0F40D713   JAL fclose
9D02A644  02002021   ADDU A0, S0, ZERO
318:                 
319:                    if (0 == memcmp(head.ines_magic, ROM_INES_MAGIC, 4))
9D02A648  27A4023C   ADDIU A0, SP, 572
9D02A64C  3C059D03   LUI A1, -25341
9D02A650  24A51DFC   ADDIU A1, A1, 7676
9D02A654  0F40D6C7   JAL .LFE0, memcmp
9D02A658  24060004   ADDIU A2, ZERO, 4
9D02A65C  0002102B   SLTU V0, ZERO, V0
9D02A660  00021023   SUBU V0, ZERO, V0
320:                       /* not an iNES file */
321:                       return 0;
322:                 
323:                    return -1;
324:                 }
9D02A664  8FBF025C   LW RA, 604(SP)
9D02A668  8FB10258   LW S1, 600(SP)
9D02A66C  8FB00254   LW S0, 596(SP)
9D02A670  03E00008   JR RA
9D02A674  27BD0260   ADDIU SP, SP, 608
9D02A6A8  03E00008   JR RA
9D02A6AC  2402FFFF   ADDIU V0, ZERO, -1
9D02A6B0  0F40CC10   JAL strlen
9D02A6B4  27A40039   ADDIU A0, SP, 57
9D02A6B8  27A40039   ADDIU A0, SP, 57
9D02A6BC  3C059D03   LUI A1, -25341
9D02A6C0  24A51DF4   ADDIU A1, A1, 7668
9D02A6C4  24060200   ADDIU A2, ZERO, 512
9D02A6C8  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A6CC  00C23023   SUBU A2, A2, V0
9D02A6D0  0B40A9A4   J 0x9D02A690
9D02A6D4  27A40039   ADDIU A0, SP, 57
9D02A6D8  0B40A999   J 0x9D02A664
9D02A6DC  2402FFFF   ADDIU V0, ZERO, -1
325:                 
326:                 static int rom_getheader(unsigned char **rom, rominfo_t *rominfo)
327:                 {
328:                 #define  RESERVED_LENGTH   8
329:                    inesheader_t head;
330:                    uint8 reserved[RESERVED_LENGTH];
331:                    bool header_dirty;
332:                 
333:                    ASSERT(rom);
334:                    ASSERT(*rom);
335:                    ASSERT(rominfo);
336:                 
337:                    /* Read in the header */
338:                 //   _fread(&head, 1, sizeof(head), fp);
339:                 	printf("Head: %p (%x %x %x %x)\n", *rom, (*rom)[0], (*rom)[1], (*rom)[2], (*rom)[3]);
9D02A9D0  92060000   LBU A2, 0(S0)
9D02A9D4  92070001   LBU A3, 1(S0)
9D02A9D8  92030002   LBU V1, 2(S0)
9D02A9DC  92020003   LBU V0, 3(S0)
9D02A9E0  3C049D03   LUI A0, -25341
9D02A9E4  24841E64   ADDIU A0, A0, 7780
9D02A9E8  02002821   ADDU A1, S0, ZERO
9D02A9EC  AFA30010   SW V1, 16(SP)
9D02A9F0  AFA20014   SW V0, 20(SP)
9D02A9F4  0F40DA7E   JAL .LVL4, .Letext0, .LFE0, _printf_cdnopuxX
9D02A9F8  8FB10030   LW S1, 48(SP)
340:                 	memcpy(&head, *rom, sizeof(head));
9D02A9FC  8A080003   LWL T0, 3(S0)
9D02AA00  8A070007   LWL A3, 7(S0)
9D02AA04  8A03000B   LWL V1, 11(S0)
9D02AA08  8A02000F   LWL V0, 15(S0)
9D02AA0C  9A080000   LWR T0, 0(S0)
9D02AA10  9A070004   LWR A3, 4(S0)
9D02AA14  9A030008   LWR V1, 8(S0)
9D02AA18  9A02000C   LWR V0, 12(S0)
9D02AA2C  AFA80018   SW T0, 24(SP)
9D02AA30  AFA7001C   SW A3, 28(SP)
9D02AA34  AFA30020   SW V1, 32(SP)
9D02AA38  AFA20024   SW V0, 36(SP)
341:                 	*rom+=sizeof(head);
342:                 
343:                    if (memcmp(head.ines_magic, ROM_INES_MAGIC, 4))
9D02AA1C  27A40018   ADDIU A0, SP, 24
9D02AA20  3C059D03   LUI A1, -25341
9D02AA24  24A51DFC   ADDIU A1, A1, 7676
9D02AA28  24060004   ADDIU A2, ZERO, 4
9D02AA3C  0F40D6C7   JAL .LFE0, memcmp
9D02AA40  26100010   ADDIU S0, S0, 16
9D02AA44  144000A8   BNE V0, ZERO, 0x9D02ACE8
9D02AA48  93A2001E   LBU V0, 30(SP)
344:                    {
345:                       gui_sendmsg(GUI_RED, "%s is not a valid ROM image", rominfo->filename);
9D02ACE8  240400C5   ADDIU A0, ZERO, 197
9D02ACEC  3C059D03   LUI A1, -25341
9D02ACF0  24A51E7C   ADDIU A1, A1, 7804
9D02ACF4  0F408C43   JAL gui_sendmsg
9D02ACF8  26260029   ADDIU A2, S1, 41
9D02ACFC  0B40AB2F   J .LVL114, .L91
9D02AD00  00000000   NOP
346:                       return -1;
347:                    }
348:                 
349:                    rominfo->rom_banks = head.rom_banks;
9D02AA4C  93A7001C   LBU A3, 28(SP)
9D02AA60  AE270010   SW A3, 16(S1)
350:                    rominfo->vrom_banks = head.vrom_banks;
9D02AA50  93A6001D   LBU A2, 29(SP)
9D02AA64  AE260014   SW A2, 20(S1)
351:                    /* iNES assumptions */
352:                    rominfo->sram_banks = 8; /* 1kB banks, so 8KB */
9D02AA68  24060008   ADDIU A2, ZERO, 8
9D02AA6C  AE260018   SW A2, 24(S1)
353:                    rominfo->vram_banks = 1; /* 8kB banks, so 8KB */
9D02AA54  24030001   ADDIU V1, ZERO, 1
9D02AA70  AE23001C   SW V1, 28(S1)
354:                    rominfo->mirror = (head.rom_type & ROM_MIRRORTYPE) ? MIRROR_VERT : MIRROR_HORIZ;
9D02AA58  30450001   ANDI A1, V0, 1
355:                    rominfo->flags = 0;
9D02AA7C  A2200028   SB ZERO, 40(S1)
9D02AA80  24040002   ADDIU A0, ZERO, 2
9D02AA84  00001821   ADDU V1, ZERO, ZERO
356:                    if (head.rom_type & ROM_BATTERY)
9D02AA5C  30440002   ANDI A0, V0, 2
9D02AA74  1480004C   BNE A0, ZERO, 0x9D02ABA8
9D02AA78  AE250024   SW A1, 36(S1)
357:                       rominfo->flags |= ROM_FLAG_BATTERY;
9D02ABA8  A2230028   SB V1, 40(S1)
9D02ABAC  24040003   ADDIU A0, ZERO, 3
9D02ABB0  0B40AAA2   J 0x9D02AA88
9D02ABB4  24030001   ADDIU V1, ZERO, 1
358:                    if (head.rom_type & ROM_TRAINER)
9D02AA88  30450004   ANDI A1, V0, 4
9D02AA8C  50A00004   BEQL A1, ZERO, 0x9D02AAA0
9D02AA90  30440008   ANDI A0, V0, 8
359:                       rominfo->flags |= ROM_FLAG_TRAINER;
9D02AA94  A2240028   SB A0, 40(S1)
9D02AA98  00801821   ADDU V1, A0, ZERO
360:                    if (head.rom_type & ROM_FOURSCREEN)
9D02AA9C  30440008   ANDI A0, V0, 8
9D02AAA0  10800003   BEQ A0, ZERO, 0x9D02AAB0
9D02AAA4  00029102   SRL S2, V0, 4
361:                       rominfo->flags |= ROM_FLAG_FOURSCREEN;
9D02AAA8  34630004   ORI V1, V1, 4
9D02AAAC  A2230028   SB V1, 40(S1)
362:                    /* TODO: fourscreen a mirroring type? */
363:                    rominfo->mapper_number = head.rom_type >> 4;
9D02AAB0  AE320020   SW S2, 32(S1)
364:                 
365:                    /* Do a compare - see if we've got a clean extended header */
366:                    memset(reserved, 0, RESERVED_LENGTH);
9D02AAC0  AFA00028   SW ZERO, 40(SP)
367:                    if (0 == memcmp(head.reserved, reserved, RESERVED_LENGTH))
9D02AAB4  27A40020   ADDIU A0, SP, 32
9D02AAB8  27A50028   ADDIU A1, SP, 40
9D02AABC  24060008   ADDIU A2, ZERO, 8
9D02AAC4  0F40D6C7   JAL .LFE0, memcmp
9D02AAC8  AFA0002C   SW ZERO, 44(SP)
9D02AACC  5440003A   BNEL V0, ZERO, 0x9D02ABB8
9D02AAD0  93B2001F   LBU S2, 31(SP)
368:                    {
369:                       /* We were clean */
370:                       header_dirty = false;
371:                       rominfo->mapper_number |= (head.mapper_hinybble & 0xF0);
9D02AAD4  93A2001F   LBU V0, 31(SP)
9D02AAD8  304200F0   ANDI V0, V0, 240
9D02AADC  00521025   OR V0, V0, S2
9D02AAE0  AE220020   SW V0, 32(S1)
372:                    }
373:                    else
374:                    {
375:                       header_dirty = true;
376:                 
377:                       /* @!?#@! DiskDude. */
378:                       if (('D' == head.mapper_hinybble) && (0 == memcmp(head.reserved, "iskDude!", 8)))
9D02ABB8  24020044   ADDIU V0, ZERO, 68
9D02ABBC  16420009   BNE S2, V0, 0x9D02ABE4
9D02ABC0  3C049D03   LUI A0, -25341
9D02ABC4  27A40020   ADDIU A0, SP, 32
9D02ABC8  3C059D03   LUI A1, -25341
9D02ABCC  24A51E98   ADDIU A1, A1, 7832
9D02ABD0  0F40D6C7   JAL .LFE0, memcmp
9D02ABD4  24060008   ADDIU A2, ZERO, 8
9D02ABD8  1040002E   BEQ V0, ZERO, 0x9D02AC94
9D02ABDC  3C049D03   LUI A0, -25341
379:                          log_printf("`DiskDude!' found in ROM header, ignoring high mapper nybble\n");
9D02AC94  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02AC98  24841EA4   ADDIU A0, A0, 7844
9D02AC9C  0B40AAB9   J 0x9D02AAE4
9D02ACA0  8E220020   LW V0, 32(S1)
380:                       else
381:                       {
382:                          log_printf("ROM header dirty, possible problem\n");
9D02ABE0  3C049D03   LUI A0, -25341
9D02ABE4  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02ABE8  24841EE4   ADDIU A0, A0, 7908
383:                          rominfo->mapper_number |= (head.mapper_hinybble & 0xF0);
9D02ABEC  8E230020   LW V1, 32(S1)
9D02ABF0  324200F0   ANDI V0, S2, 240
9D02ABF4  00431025   OR V0, V0, V1
9D02ABF8  0B40AAB9   J 0x9D02AAE4
9D02ABFC  AE220020   SW V0, 32(S1)
384:                       }
385:                 
386:                       rom_adddirty(rominfo->filename);
387:                    }
388:                 
389:                    /* TODO: this is an ugly hack, but necessary, I guess */
390:                    /* Check for VS unisystem mapper */
391:                    if (99 == rominfo->mapper_number)
9D02AAE4  24030063   ADDIU V1, ZERO, 99
9D02AAE8  14430005   BNE V0, V1, 0x9D02AB00
9D02AAEC  8FA20030   LW V0, 48(SP)
392:                       rominfo->flags |= ROM_FLAG_VERSUS;
9D02AAF0  92220028   LBU V0, 40(S1)
9D02AAF4  34420008   ORI V0, V0, 8
9D02AAF8  A2220028   SB V0, 40(S1)
393:                 
394:                    return 0;
395:                 }
396:                 
397:                 /* Build the info string for ROM display */
398:                 char *rom_getinfo(rominfo_t *rominfo)
399:                 {
9D02A6E0  27BDFBC8   ADDIU SP, SP, -1080
9D02A6E4  AFBF0434   SW RA, 1076(SP)
9D02A6E8  AFB30430   SW S3, 1072(SP)
9D02A6EC  AFB2042C   SW S2, 1068(SP)
9D02A6F0  AFB10428   SW S1, 1064(SP)
9D02A6F4  AFB00424   SW S0, 1060(SP)
9D02A6F8  00808021   ADDU S0, A0, ZERO
400:                    static char info[PATH_MAX + 1];
401:                    char romname[PATH_MAX + 1], temp[PATH_MAX + 1];
402:                 
403:                    /* Look to see if we were given a path along with filename */
404:                    /* TODO: strip extensions */
405:                    if (strrchr(rominfo->filename, PATH_SEP))
9D02A6FC  24910029   ADDIU S1, A0, 41
9D02A700  02202021   ADDU A0, S1, ZERO
9D02A704  0F40DB4E   JAL .LFE38, strrchr
9D02A708  2405002F   ADDIU A1, ZERO, 47
9D02A710  1040005F   BEQ V0, ZERO, 0x9D02A890
9D02A714  02402021   ADDU A0, S2, ZERO
406:                       strncpy(romname, strrchr(rominfo->filename, PATH_SEP) + 1, PATH_MAX);
9D02A70C  27B2021C   ADDIU S2, SP, 540
9D02A718  24450001   ADDIU A1, V0, 1
9D02A71C  0F40D073   JAL strncpy
9D02A720  24060200   ADDIU A2, ZERO, 512
407:                    else
408:                       strncpy(romname, rominfo->filename, PATH_MAX);
9D02A890  02202821   ADDU A1, S1, ZERO
9D02A894  0F40D073   JAL strncpy
9D02A898  24060200   ADDIU A2, ZERO, 512
9D02A89C  0B40A9C9   J .LVL43
9D02A8A0  00000000   NOP
409:                 
410:                    /* If our filename is too long, truncate our displayed filename */
411:                    if (strlen(romname) > ROM_DISP_MAXLEN)
9D02A724  0F40CC10   JAL strlen
9D02A728  02402021   ADDU A0, S2, ZERO
9D02A72C  2C430015   SLTIU V1, V0, 21
9D02A730  1460003D   BNE V1, ZERO, 0x9D02A828
9D02A734  3C11A001   LUI S1, -24575
412:                    {
413:                       strncpy(info, romname, ROM_DISP_MAXLEN - 3);
9D02A738  2624A558   ADDIU A0, S1, -23208
9D02A73C  02402821   ADDU A1, S2, ZERO
9D02A740  0F40D073   JAL strncpy
9D02A744  24060011   ADDIU A2, ZERO, 17
414:                       strcpy(info + (ROM_DISP_MAXLEN - 3), "...");
9D02A748  3C029D03   LUI V0, -25341
9D02A74C  8C431E04   LW V1, 7684(V0)
9D02A750  3C02A001   LUI V0, -24575
9D02A754  2444A569   ADDIU A0, V0, -23191
9D02A758  A8830003   SWL V1, 3(A0)
9D02A75C  B843A569   SWR V1, -23191(V0)
9D02A760  2633A558   ADDIU S3, S1, -23208
415:                    }
416:                    else
417:                    {
418:                       strcpy(info, romname);
9D02A828  2633A558   ADDIU S3, S1, -23208
9D02A82C  02602021   ADDU A0, S3, ZERO
9D02A830  02402821   ADDU A1, S2, ZERO
9D02A834  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D02A838  24460001   ADDIU A2, V0, 1
419:                    }
420:                 
421:                    sprintf(temp, " [%d] %dk/%dk %c", rominfo->mapper_number,
9D02A764  8E050024   LW A1, 36(S0)
9D02A768  8E020014   LW V0, 20(S0)
9D02A76C  8E060020   LW A2, 32(S0)
9D02A770  8E070010   LW A3, 16(S0)
9D02A774  38A50001   XORI A1, A1, 1
9D02A778  24030056   ADDIU V1, ZERO, 86
9D02A77C  000210C0   SLL V0, V0, 3
9D02A780  24040048   ADDIU A0, ZERO, 72
9D02A784  0085180B   MOVN V1, A0, A1
9D02A788  3C059D03   LUI A1, -25341
9D02A78C  24A51E08   ADDIU A1, A1, 7688
9D02A790  00073900   SLL A3, A3, 4
9D02A794  27A40018   ADDIU A0, SP, 24
9D02A798  AFA20010   SW V0, 16(SP)
9D02A79C  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D02A7A0  AFA30014   SW V1, 20(SP)
9D02A83C  0B40A9DA   J 0x9D02A768
9D02A840  8E050024   LW A1, 36(S0)
422:                            rominfo->rom_banks * 16, rominfo->vrom_banks * 8,
423:                            (rominfo->mirror == MIRROR_VERT) ? 'V' : 'H');
424:                    
425:                    /* Stick it on there! */
426:                    strncat(info, temp, PATH_MAX - strlen(info));
9D02A7A4  0F40CC10   JAL strlen
9D02A7A8  2624A558   ADDIU A0, S1, -23208
9D02A7AC  24120200   ADDIU S2, ZERO, 512
9D02A7B0  2624A558   ADDIU A0, S1, -23208
9D02A7B4  27A50018   ADDIU A1, SP, 24
9D02A7B8  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A7BC  02423023   SUBU A2, S2, V0
427:                 
428:                    if (rominfo->flags & ROM_FLAG_BATTERY)
9D02A7C0  92030028   LBU V1, 40(S0)
9D02A7C4  30620001   ANDI V0, V1, 1
9D02A7C8  14400028   BNE V0, ZERO, 0x9D02A86C
9D02A7CC  00000000   NOP
429:                       strncat(info, "B", PATH_MAX - strlen(info));
9D02A86C  0F40CC10   JAL strlen
9D02A870  2624A558   ADDIU A0, S1, -23208
9D02A874  2624A558   ADDIU A0, S1, -23208
9D02A878  3C059D03   LUI A1, -25341
9D02A87C  24A51E1C   ADDIU A1, A1, 7708
9D02A880  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A884  02423023   SUBU A2, S2, V0
9D02A888  0B40A9F4   J 0x9D02A7D0
9D02A88C  92030028   LBU V1, 40(S0)
430:                    if (rominfo->flags & ROM_FLAG_TRAINER)
9D02A7D0  30620002   ANDI V0, V1, 2
9D02A7D4  1440001B   BNE V0, ZERO, 0x9D02A844
9D02A7D8  00000000   NOP
431:                       strncat(info, "T", PATH_MAX - strlen(info));
9D02A844  0F40CC10   JAL strlen
9D02A848  2624A558   ADDIU A0, S1, -23208
9D02A84C  2624A558   ADDIU A0, S1, -23208
9D02A850  3C059D03   LUI A1, -25341
9D02A854  24A51E20   ADDIU A1, A1, 7712
9D02A858  24060200   ADDIU A2, ZERO, 512
9D02A85C  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A860  00C23023   SUBU A2, A2, V0
9D02A864  0B40A9F7   J 0x9D02A7DC
9D02A868  92030028   LBU V1, 40(S0)
432:                    if (rominfo->flags & ROM_FLAG_FOURSCREEN)
9D02A7DC  30630004   ANDI V1, V1, 4
9D02A7E0  1060000A   BEQ V1, ZERO, 0x9D02A80C
9D02A7E4  02601021   ADDU V0, S3, ZERO
433:                       strncat(info, "4", PATH_MAX - strlen(info));
9D02A7E8  0F40CC10   JAL strlen
9D02A7EC  2624A558   ADDIU A0, S1, -23208
9D02A7F0  2624A558   ADDIU A0, S1, -23208
9D02A7F4  3C059D03   LUI A1, -25341
9D02A7F8  24A51E24   ADDIU A1, A1, 7716
9D02A7FC  24060200   ADDIU A2, ZERO, 512
9D02A800  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A804  00C23023   SUBU A2, A2, V0
434:                 
435:                    return info;
436:                 }
9D02A808  02601021   ADDU V0, S3, ZERO
9D02A80C  8FBF0434   LW RA, 1076(SP)
9D02A810  8FB30430   LW S3, 1072(SP)
9D02A814  8FB2042C   LW S2, 1068(SP)
9D02A818  8FB10428   LW S1, 1064(SP)
9D02A81C  8FB00424   LW S0, 1060(SP)
9D02A820  03E00008   JR RA
9D02A824  27BD0438   ADDIU SP, SP, 1080
9D02A828  2633A558   ADDIU S3, S1, -23208
9D02A82C  02602021   ADDU A0, S3, ZERO
9D02A830  02402821   ADDU A1, S2, ZERO
9D02A834  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D02A838  24460001   ADDIU A2, V0, 1
9D02A83C  0B40A9DA   J 0x9D02A768
9D02A840  8E050024   LW A1, 36(S0)
9D02A844  0F40CC10   JAL strlen
9D02A848  2624A558   ADDIU A0, S1, -23208
9D02A84C  2624A558   ADDIU A0, S1, -23208
9D02A850  3C059D03   LUI A1, -25341
9D02A854  24A51E20   ADDIU A1, A1, 7712
9D02A858  24060200   ADDIU A2, ZERO, 512
9D02A85C  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A860  00C23023   SUBU A2, A2, V0
9D02A864  0B40A9F7   J 0x9D02A7DC
9D02A868  92030028   LBU V1, 40(S0)
9D02A86C  0F40CC10   JAL strlen
9D02A870  2624A558   ADDIU A0, S1, -23208
9D02A874  2624A558   ADDIU A0, S1, -23208
9D02A878  3C059D03   LUI A1, -25341
9D02A87C  24A51E1C   ADDIU A1, A1, 7708
9D02A880  0F40D5D9   JAL .LVL16, .Letext0, .LFE0, strncat
9D02A884  02423023   SUBU A2, S2, V0
9D02A888  0B40A9F4   J 0x9D02A7D0
9D02A88C  92030028   LBU V1, 40(S0)
9D02A890  02202821   ADDU A1, S1, ZERO
9D02A894  0F40D073   JAL strncpy
9D02A898  24060200   ADDIU A2, ZERO, 512
9D02A89C  0B40A9C9   J .LVL43
9D02A8A0  00000000   NOP
437:                 
438:                 /* Load a ROM image into memory */
439:                 rominfo_t *rom_load(const char *rom)
440:                 {
9D02A998  27BDFFB8   ADDIU SP, SP, -72
9D02A99C  AFBF0044   SW RA, 68(SP)
9D02A9A0  AFB20040   SW S2, 64(SP)
9D02A9A4  AFB1003C   SW S1, 60(SP)
9D02A9A8  AFB00038   SW S0, 56(SP)
9D02A9AC  00808021   ADDU S0, A0, ZERO
441:                    rominfo_t *rominfo;
442:                 
443:                    rominfo = malloc(sizeof(rominfo_t));
9D02A9B0  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D02A9B4  2404022C   ADDIU A0, ZERO, 556
444:                    if (NULL == rominfo)
9D02A9B8  104000C9   BEQ V0, ZERO, 0x9D02ACE0
9D02A9BC  AFA20030   SW V0, 48(SP)
445:                       return NULL;
9D02ACE0  0B40AAE4   J 0x9D02AB90
9D02ACE4  00001021   ADDU V0, ZERO, ZERO
446:                 
447:                    memset(rominfo, 0, sizeof(rominfo_t));
9D02A9C0  00402021   ADDU A0, V0, ZERO
9D02A9C4  00002821   ADDU A1, ZERO, ZERO
9D02A9C8  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D02A9CC  2406022C   ADDIU A2, ZERO, 556
448:                 
449:                    /* Get the header and stick it into rominfo struct */
450:                 	if (rom_getheader(&rom, rominfo))
451:                       goto _fail;
452:                 
453:                    /* Make sure we really support the mapper */
454:                    if (false == mmc_peek(rominfo->mapper_number))
9D02AAFC  8FA20030   LW V0, 48(SP)
9D02AB00  0F40B025   JAL mmc_peek
9D02AB04  8C440020   LW A0, 32(V0)
9D02AB08  10400066   BEQ V0, ZERO, 0x9D02ACA4
9D02AB0C  8FB10030   LW S1, 48(SP)
455:                    {
456:                       gui_sendmsg(GUI_RED, "Mapper %d not yet implemented", rominfo->mapper_number);
9D02ACA4  240400C5   ADDIU A0, ZERO, 197
9D02ACA8  8FA20030   LW V0, 48(SP)
9D02ACAC  8C460020   LW A2, 32(V0)
9D02ACB0  3C059D03   LUI A1, -25341
9D02ACB4  0F408C43   JAL gui_sendmsg
9D02ACB8  24A51F08   ADDIU A1, A1, 7944
457:                       goto _fail;
458:                    }
459:                 
460:                    /* iNES format doesn't tell us if we need SRAM, so
461:                    ** we have to always allocate it -- bleh!
462:                    ** UNIF, TAKE ME AWAY!  AAAAAAAAAA!!!
463:                    */
464:                    if (rom_allocsram(rominfo))
465:                       goto _fail;
466:                 
467:                       rom_loadtrainer(&rom, rominfo);
9D02AB38  8FB10030   LW S1, 48(SP)
468:                 
469:                 	if (rom_loadrom(&rom, rominfo))
470:                       goto _fail;
471:                 
472:                    rom_loadsram(rominfo);
9D02AB68  0F40A931   JAL .LFB6, rom_loadsram, .Ltext0, .Letext0, .LFE7
9D02AB6C  02202021   ADDU A0, S1, ZERO
473:                 
474:                    /* See if there's a palette we can load up */
475:                 //   rom_checkforpal(rominfo);
476:                 
477:                    gui_sendmsg(GUI_GREEN, "ROM loaded: %s", rom_getinfo(rominfo));
9D02AB70  0F40A9B8   JAL rom_getinfo
9D02AB74  8FA40030   LW A0, 48(SP)
9D02AB78  240400C6   ADDIU A0, ZERO, 198
9D02AB7C  3C059D03   LUI A1, -25341
9D02AB80  24A51F94   ADDIU A1, A1, 8084
9D02AB84  0F408C43   JAL gui_sendmsg
9D02AB88  00403021   ADDU A2, V0, ZERO
478:                 
479:                    return rominfo;
9D02AB8C  8FA20030   LW V0, 48(SP)
480:                 
481:                 _fail:
482:                    rom_free(&rominfo);
9D02ACBC  0F40AA29   JAL rom_free
9D02ACC0  27A40030   ADDIU A0, SP, 48
483:                    return NULL;
9D02ACC4  00001021   ADDU V0, ZERO, ZERO
484:                 }
9D02AB90  8FBF0044   LW RA, 68(SP)
9D02AB94  8FB20040   LW S2, 64(SP)
9D02AB98  8FB1003C   LW S1, 60(SP)
9D02AB9C  8FB00038   LW S0, 56(SP)
9D02ABA0  03E00008   JR RA
9D02ABA4  27BD0048   ADDIU SP, SP, 72
9D02ACC8  8FBF0044   LW RA, 68(SP)
9D02ACCC  8FB20040   LW S2, 64(SP)
9D02ACD0  8FB1003C   LW S1, 60(SP)
9D02ACD4  8FB00038   LW S0, 56(SP)
9D02ACD8  03E00008   JR RA
9D02ACDC  27BD0048   ADDIU SP, SP, 72
9D02ACE0  0B40AAE4   J 0x9D02AB90
9D02ACE4  00001021   ADDU V0, ZERO, ZERO
9D02ACE8  240400C5   ADDIU A0, ZERO, 197
9D02ACEC  3C059D03   LUI A1, -25341
9D02ACF0  24A51E7C   ADDIU A1, A1, 7804
9D02ACF4  0F408C43   JAL gui_sendmsg
9D02ACF8  26260029   ADDIU A2, S1, 41
9D02ACFC  0B40AB2F   J .LVL114, .L91
9D02AD00  00000000   NOP
9D02AD04  240400C5   ADDIU A0, ZERO, 197
9D02AD08  3C059D03   LUI A1, -25341
9D02AD0C  0F408C43   JAL gui_sendmsg
9D02AD10  24A51F28   ADDIU A1, A1, 7976
9D02AD14  0B40AB2F   J .LVL114, .L91
9D02AD18  00000000   NOP
9D02AD1C  240400C5   ADDIU A0, ZERO, 197
9D02AD20  3C059D03   LUI A1, -25341
9D02AD24  0F408C43   JAL gui_sendmsg
9D02AD28  24A51F70   ADDIU A1, A1, 8048
9D02AD2C  0B40AB2F   J .LVL114, .L91
9D02AD30  00000000   NOP
485:                 
486:                 /* Free a ROM */
487:                 void rom_free(rominfo_t **rominfo)
488:                 {
9D02A8A4  27BDFFE8   ADDIU SP, SP, -24
9D02A8A8  AFBF0014   SW RA, 20(SP)
9D02A8AC  AFB00010   SW S0, 16(SP)
9D02A8B0  00808021   ADDU S0, A0, ZERO
489:                    if (NULL == *rominfo)
9D02A8B4  8C840000   LW A0, 0(A0)
9D02A8B8  50800031   BEQL A0, ZERO, 0x9D02A980
9D02A8BC  240400C6   ADDIU A0, ZERO, 198
490:                    {
491:                       gui_sendmsg(GUI_GREEN, "ROM not loaded");
9D02A980  3C059D03   LUI A1, -25341
9D02A984  24A51E28   ADDIU A1, A1, 7720
9D02A990  0B408C43   J gui_sendmsg
9D02A994  27BD0018   ADDIU SP, SP, 24
492:                       return;
493:                    }
494:                 
495:                    /* Restore palette if we loaded in a VS jobber */
496:                    if ((*rominfo)->flags & ROM_FLAG_VERSUS)
9D02A8C0  90820028   LBU V0, 40(A0)
9D02A8C4  30420008   ANDI V0, V0, 8
9D02A8C8  14400024   BNE V0, ZERO, .LVL68
9D02A8CC  00000000   NOP
497:                    {
498:                       /* TODO: bad idea calling nes_getcontextptr... */
499:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02A95C  0F4094AC   JAL nes_getcontextptr
9D02A960  00000000   NOP
9D02A964  0F4070F4   JAL .LFB28, .LFE27, ppu_setdefaultpal
9D02A968  8C440304   LW A0, 772(V0)
500:                       log_printf("Default NES palette restored\n");
9D02A96C  3C049D03   LUI A0, -25341
9D02A970  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02A974  24841E38   ADDIU A0, A0, 7736
9D02A978  0B40AA34   J 0x9D02A8D0
9D02A97C  8E040000   LW A0, 0(S0)
501:                    }
502:                 
503:                    rom_savesram(*rominfo);
9D02A8D0  0F40A958   JAL .LFB5, rom_savesram, .LFE6
9D02A8D4  00000000   NOP
504:                 
505:                    if ((*rominfo)->sram)
9D02A8D8  8E040000   LW A0, 0(S0)
9D02A8DC  8C830008   LW V1, 8(A0)
9D02A8E0  50600005   BEQL V1, ZERO, 0x9D02A8F8
9D02A8E4  8C830000   LW V1, 0(A0)
506:                       free((*rominfo)->sram);
9D02A8E8  0F40CB6E   JAL _my_free
9D02A8EC  24840008   ADDIU A0, A0, 8
9D02A8F0  8E040000   LW A0, 0(S0)
507:                    if ((*rominfo)->rom)
9D02A8F4  8C830000   LW V1, 0(A0)
9D02A8F8  50600005   BEQL V1, ZERO, 0x9D02A910
9D02A8FC  8C830004   LW V1, 4(A0)
508:                       free((*rominfo)->rom);
9D02A900  0F40CB6E   JAL _my_free
9D02A904  00000000   NOP
9D02A908  8E040000   LW A0, 0(S0)
509:                    if ((*rominfo)->vrom)
9D02A90C  8C830004   LW V1, 4(A0)
9D02A910  50600005   BEQL V1, ZERO, 0x9D02A928
9D02A914  8C83000C   LW V1, 12(A0)
510:                       free((*rominfo)->vrom);
9D02A918  0F40CB6E   JAL _my_free
9D02A91C  24840004   ADDIU A0, A0, 4
9D02A920  8E040000   LW A0, 0(S0)
511:                    if ((*rominfo)->vram)
9D02A924  8C83000C   LW V1, 12(A0)
9D02A928  10600003   BEQ V1, ZERO, .LVL65
9D02A92C  00000000   NOP
512:                       free((*rominfo)->vram);
9D02A930  0F40CB6E   JAL _my_free
9D02A934  2484000C   ADDIU A0, A0, 12
513:                 
514:                    free(*rominfo);
9D02A938  0F40CB6E   JAL _my_free
9D02A93C  02002021   ADDU A0, S0, ZERO
515:                 
516:                    gui_sendmsg(GUI_GREEN, "ROM freed");
9D02A940  240400C6   ADDIU A0, ZERO, 198
9D02A944  3C059D03   LUI A1, -25341
9D02A948  24A51E58   ADDIU A1, A1, 7768
9D02A954  0B408C43   J gui_sendmsg
9D02A958  27BD0018   ADDIU SP, SP, 24
517:                 }
9D02A94C  8FBF0014   LW RA, 20(SP)
9D02A950  8FB00010   LW S0, 16(SP)
9D02A988  8FBF0014   LW RA, 20(SP)
9D02A98C  8FB00010   LW S0, 16(SP)
9D02A990  0B408C43   J gui_sendmsg
9D02A994  27BD0018   ADDIU SP, SP, 24
518:                 
519:                 /*
520:                 ** $Log: nes_rom.c,v $
521:                 ** Revision 1.2  2001/04/27 14:37:11  neil
522:                 ** wheeee
523:                 **
524:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
525:                 ** initial
526:                 **
527:                 ** Revision 1.8  2000/11/21 13:28:40  matt
528:                 ** take care to zero allocated mem
529:                 **
530:                 ** Revision 1.7  2000/11/09 14:07:28  matt
531:                 ** state load fixed, state save mostly fixed
532:                 **
533:                 ** Revision 1.6  2000/10/28 14:24:54  matt
534:                 ** where did I put that underscore?
535:                 **
536:                 ** Revision 1.5  2000/10/27 12:56:35  matt
537:                 ** api change for ppu palette functions
538:                 **
539:                 ** Revision 1.4  2000/10/26 22:51:44  matt
540:                 ** correct NULL filename handling
541:                 **
542:                 ** Revision 1.3  2000/10/25 01:23:08  matt
543:                 ** basic system autodetection
544:                 **
545:                 ** Revision 1.2  2000/10/25 00:23:16  matt
546:                 ** makefiles updated for new directory structure
547:                 **
548:                 ** Revision 1.1  2000/10/24 12:20:28  matt
549:                 ** changed directory structure
550:                 **
551:                 ** Revision 1.19  2000/10/21 14:35:58  matt
552:                 ** typo
553:                 **
554:                 ** Revision 1.18  2000/10/17 03:22:37  matt
555:                 ** cleaning up rom module
556:                 **
557:                 ** Revision 1.17  2000/10/10 13:58:13  matt
558:                 ** stroustrup squeezing his way in the door
559:                 **
560:                 ** Revision 1.16  2000/10/10 13:03:54  matt
561:                 ** Mr. Clean makes a guest appearance
562:                 **
563:                 ** Revision 1.15  2000/07/31 04:28:46  matt
564:                 ** one million cleanups
565:                 **
566:                 ** Revision 1.14  2000/07/30 04:31:26  matt
567:                 ** automagic loading of the nofrendo intro
568:                 **
569:                 ** Revision 1.13  2000/07/25 02:20:58  matt
570:                 ** cleanups
571:                 **
572:                 ** Revision 1.12  2000/07/20 01:53:27  matt
573:                 ** snprintf() ain't no standard function, eh?
574:                 **
575:                 ** Revision 1.11  2000/07/19 16:06:54  neil
576:                 ** little error fixed (tempinfo vs rominfo->info)
577:                 **
578:                 ** Revision 1.10  2000/07/19 15:59:39  neil
579:                 ** PATH_MAX, strncpy, snprintf, and strncat are our friends
580:                 **
581:                 ** Revision 1.9  2000/07/17 01:52:27  matt
582:                 ** made sure last line of all source files is a newline
583:                 **
584:                 ** Revision 1.8  2000/07/06 16:47:50  matt
585:                 ** new ppu palette setting calls
586:                 **
587:                 ** Revision 1.7  2000/07/05 23:21:54  neil
588:                 ** fclose(fp) should not be done if fp == NULL
589:                 **
590:                 ** Revision 1.6  2000/07/04 04:45:14  matt
591:                 ** changed include
592:                 **
593:                 ** Revision 1.5  2000/06/26 04:56:10  matt
594:                 ** minor cleanup
595:                 **
596:                 ** Revision 1.4  2000/06/09 15:12:25  matt
597:                 ** initial revision
598:                 **
599:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nes_ppu.c  -----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes_ppu.c
21:                  **
22:                  ** NES PPU emulation
23:                  ** $Id: nes_ppu.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <stdlib.h>
28:                  #include <noftypes.h>
29:                  #include <nes_ppu.h>
30:                  #include <nes.h>
31:                  #include <gui.h>
32:                  #include "nes6502.h"
33:                  #include <log.h>
34:                  #include <nes_mmc.h>
35:                  
36:                  #include <bitmap.h>
37:                  #include <vid_drv.h>
38:                  #include <nes_pal.h>
39:                  #include <nesinput.h>
40:                  
41:                  
42:                  /* PPU access */
43:                  #define  PPU_MEM(x)           ppu.page[(x) >> 10][(x)]
44:                  
45:                  /* Background (color 0) and solid sprite pixel flags */
46:                  #define  BG_TRANS             0x80
47:                  #define  SP_PIXEL             0x40
48:                  #define  BG_CLEAR(V)          ((V) & BG_TRANS)
49:                  #define  BG_SOLID(V)          (0 == BG_CLEAR(V))
50:                  #define  SP_CLEAR(V)          (0 == ((V) & SP_PIXEL))
51:                  
52:                  /* Full BG color */
53:                  #define  FULLBG               (ppu.palette[0] | BG_TRANS)
54:                  
55:                  /* the NES PPU */
56:                  static ppu_t ppu;
57:                  
58:                  
59:                  void ppu_displaysprites(bool display)
60:                  {
61:                     ppu.drawsprites = display;
9D01B3C8  3C02A001   LUI V0, -24575
9D01B3CC  03E00008   JR RA
9D01B3D0  AC448688   SW A0, -31096(V0)
62:                  }
63:                  
64:                  void ppu_setcontext(ppu_t *src_ppu)
65:                  {
66:                     int nametab[4];
67:                     ASSERT(src_ppu);
68:                     ppu = *src_ppu;
9D01B3D4  3C05A000   LUI A1, -24576
9D01B3D8  24A568D4   ADDIU A1, A1, 26836
9D01B3DC  00801021   ADDU V0, A0, ZERO
9D01B3E0  00A01821   ADDU V1, A1, ZERO
9D01B3E4  24861DB0   ADDIU A2, A0, 7600
9D01B3E8  8C4A0000   LW T2, 0(V0)
9D01B3EC  8C490004   LW T1, 4(V0)
9D01B3F0  8C480008   LW T0, 8(V0)
9D01B3F4  8C47000C   LW A3, 12(V0)
9D01B3F8  24420010   ADDIU V0, V0, 16
9D01B3FC  AC6A0000   SW T2, 0(V1)
9D01B400  AC690004   SW T1, 4(V1)
9D01B404  AC680008   SW T0, 8(V1)
9D01B408  AC67000C   SW A3, 12(V1)
9D01B40C  1446FFF6   BNE V0, A2, 0x9D01B3E8
9D01B410  24630010   ADDIU V1, V1, 16
9D01B414  8C460000   LW A2, 0(V0)
9D01B418  8C420004   LW V0, 4(V0)
9D01B41C  AC660000   SW A2, 0(V1)
9D01B420  AC620004   SW V0, 4(V1)
69:                  
70:                     /* we can't just copy contexts here, because more than likely,
71:                     ** the top 8 pages of the ppu are pointing to internal PPU memory,
72:                     ** which means we need to recalculate the page pointers.
73:                     ** TODO: we can either get rid of the page pointing in the code,
74:                     ** or add more robust checks to make sure that pages 8-15 are
75:                     ** definitely pointing to internal PPU RAM, not just something
76:                     ** that some crazy mapper paged in.
77:                     */
78:                     nametab[0] = (src_ppu->page[8] - src_ppu->nametab + 0x2000) >> 10;
9D01B430  8C861140   LW A2, 4416(A0)
9D01B440  00C43023   SUBU A2, A2, A0
9D01B450  24C62000   ADDIU A2, A2, 8192
79:                     nametab[1] = (src_ppu->page[9] - src_ppu->nametab + 0x2400) >> 10;
9D01B424  8C871144   LW A3, 4420(A0)
9D01B434  00E43823   SUBU A3, A3, A0
9D01B444  24E72400   ADDIU A3, A3, 9216
80:                     nametab[2] = (src_ppu->page[10] - src_ppu->nametab + 0x2800) >> 10;
9D01B428  8C831148   LW V1, 4424(A0)
9D01B438  00641823   SUBU V1, V1, A0
9D01B448  24632800   ADDIU V1, V1, 10240
81:                     nametab[3] = (src_ppu->page[11] - src_ppu->nametab + 0x2C00) >> 10;
9D01B42C  8C82114C   LW V0, 4428(A0)
9D01B43C  00441023   SUBU V0, V0, A0
9D01B44C  24422C00   ADDIU V0, V0, 11264
82:                  
83:                     ppu.page[8] = ppu.nametab + (nametab[0] << 10) - 0x2000;
9D01B454  7C064804   INS A2, ZERO, 0, 10
9D01B468  24C6E000   ADDIU A2, A2, -8192
9D01B478  00A63021   ADDU A2, A1, A2
9D01B498  ACA61140   SW A2, 4416(A1)
84:                     ppu.page[9] = ppu.nametab + (nametab[1] << 10) - 0x2400;
9D01B458  2408FC00   ADDIU T0, ZERO, -1024
9D01B45C  00E82024   AND A0, A3, T0
9D01B46C  2484DC00   ADDIU A0, A0, -9216
9D01B47C  00A42021   ADDU A0, A1, A0
9D01B49C  ACA41144   SW A0, 4420(A1)
85:                     ppu.page[10] = ppu.nametab + (nametab[2] << 10) - 0x2800;
9D01B460  7C034804   INS V1, ZERO, 0, 10
9D01B470  2463D800   ADDIU V1, V1, -10240
9D01B480  00A31821   ADDU V1, A1, V1
9D01B4A0  ACA31148   SW V1, 4424(A1)
86:                     ppu.page[11] = ppu.nametab + (nametab[3] << 10) - 0x2C00;
9D01B464  7C024804   INS V0, ZERO, 0, 10
9D01B474  2442D400   ADDIU V0, V0, -11264
9D01B484  00A21021   ADDU V0, A1, V0
9D01B4A4  ACA2114C   SW V0, 4428(A1)
87:                     ppu.page[12] = ppu.page[8] - 0x1000;
9D01B488  24CAF000   ADDIU T2, A2, -4096
9D01B4A8  ACAA1150   SW T2, 4432(A1)
88:                     ppu.page[13] = ppu.page[9] - 0x1000;
9D01B48C  2489F000   ADDIU T1, A0, -4096
9D01B4AC  ACA91154   SW T1, 4436(A1)
89:                     ppu.page[14] = ppu.page[10] - 0x1000;
9D01B490  2468F000   ADDIU T0, V1, -4096
9D01B4B0  ACA81158   SW T0, 4440(A1)
90:                     ppu.page[15] = ppu.page[11] - 0x1000;
9D01B494  2447F000   ADDIU A3, V0, -4096
9D01B4B4  03E00008   JR RA
9D01B4B8  ACA7115C   SW A3, 4444(A1)
91:                  }
92:                  
93:                  void ppu_getcontext(ppu_t *dest_ppu)
94:                  {
95:                     int nametab[4];
96:                     
97:                     ASSERT(dest_ppu);
98:                     *dest_ppu = ppu;
9D01B4BC  3C05A000   LUI A1, -24576
9D01B4C0  24A568D4   ADDIU A1, A1, 26836
9D01B4C4  00A01021   ADDU V0, A1, ZERO
9D01B4C8  00801821   ADDU V1, A0, ZERO
9D01B4CC  24A61DB0   ADDIU A2, A1, 7600
9D01B4D0  8C4A0000   LW T2, 0(V0)
9D01B4D4  8C490004   LW T1, 4(V0)
9D01B4D8  8C480008   LW T0, 8(V0)
9D01B4DC  8C47000C   LW A3, 12(V0)
9D01B4E0  24420010   ADDIU V0, V0, 16
9D01B4E4  AC6A0000   SW T2, 0(V1)
9D01B4E8  AC690004   SW T1, 4(V1)
9D01B4EC  AC680008   SW T0, 8(V1)
9D01B4F0  AC67000C   SW A3, 12(V1)
9D01B4F4  1446FFF6   BNE V0, A2, 0x9D01B4D0
9D01B4F8  24630010   ADDIU V1, V1, 16
9D01B4FC  8C460000   LW A2, 0(V0)
9D01B500  8C420004   LW V0, 4(V0)
9D01B504  AC660000   SW A2, 0(V1)
9D01B508  AC620004   SW V0, 4(V1)
99:                  
100:                    /* we can't just copy contexts here, because more than likely,
101:                    ** the top 8 pages of the ppu are pointing to internal PPU memory,
102:                    ** which means we need to recalculate the page pointers.
103:                    ** TODO: we can either get rid of the page pointing in the code,
104:                    ** or add more robust checks to make sure that pages 8-15 are
105:                    ** definitely pointing to internal PPU RAM, not just something
106:                    ** that some crazy mapper paged in.
107:                    */
108:                    nametab[0] = (ppu.page[8] - ppu.nametab + 0x2000) >> 10;
9D01B518  8CA61140   LW A2, 4416(A1)
9D01B534  240B2000   ADDIU T3, ZERO, 8192
9D01B538  01652823   SUBU A1, T3, A1
9D01B548  00C53021   ADDU A2, A2, A1
109:                    nametab[1] = (ppu.page[9] - ppu.nametab + 0x2400) >> 10;
9D01B50C  8CAA1144   LW T2, 4420(A1)
9D01B51C  24072400   ADDIU A3, ZERO, 9216
9D01B520  00E53823   SUBU A3, A3, A1
9D01B53C  01473821   ADDU A3, T2, A3
110:                    nametab[2] = (ppu.page[10] - ppu.nametab + 0x2800) >> 10;
9D01B510  8CA91148   LW T1, 4424(A1)
9D01B524  24032800   ADDIU V1, ZERO, 10240
9D01B528  00651823   SUBU V1, V1, A1
9D01B540  01231821   ADDU V1, T1, V1
111:                    nametab[3] = (ppu.page[11] - ppu.nametab + 0x2C00) >> 10;
9D01B514  8CA8114C   LW T0, 4428(A1)
9D01B52C  24022C00   ADDIU V0, ZERO, 11264
9D01B530  00451023   SUBU V0, V0, A1
9D01B544  01021021   ADDU V0, T0, V0
112:                 
113:                    dest_ppu->page[8] = dest_ppu->nametab + (nametab[0] << 10) - 0x2000;
9D01B54C  7C064804   INS A2, ZERO, 0, 10
9D01B560  24C6E000   ADDIU A2, A2, -8192
9D01B570  00863021   ADDU A2, A0, A2
9D01B590  AC861140   SW A2, 4416(A0)
114:                    dest_ppu->page[9] = dest_ppu->nametab + (nametab[1] << 10) - 0x2400;
9D01B550  2408FC00   ADDIU T0, ZERO, -1024
9D01B554  00E82824   AND A1, A3, T0
9D01B564  24A5DC00   ADDIU A1, A1, -9216
9D01B574  00852821   ADDU A1, A0, A1
9D01B594  AC851144   SW A1, 4420(A0)
115:                    dest_ppu->page[10] = dest_ppu->nametab + (nametab[2] << 10) - 0x2800;
9D01B558  7C034804   INS V1, ZERO, 0, 10
9D01B568  2463D800   ADDIU V1, V1, -10240
9D01B578  00831821   ADDU V1, A0, V1
9D01B598  AC831148   SW V1, 4424(A0)
116:                    dest_ppu->page[11] = dest_ppu->nametab + (nametab[3] << 10) - 0x2C00;
9D01B55C  7C024804   INS V0, ZERO, 0, 10
9D01B56C  2442D400   ADDIU V0, V0, -11264
9D01B57C  00821021   ADDU V0, A0, V0
9D01B59C  AC82114C   SW V0, 4428(A0)
117:                    dest_ppu->page[12] = dest_ppu->page[8] - 0x1000;
9D01B580  24CAF000   ADDIU T2, A2, -4096
9D01B5A0  AC8A1150   SW T2, 4432(A0)
118:                    dest_ppu->page[13] = dest_ppu->page[9] - 0x1000;
9D01B584  24A9F000   ADDIU T1, A1, -4096
9D01B5A4  AC891154   SW T1, 4436(A0)
119:                    dest_ppu->page[14] = dest_ppu->page[10] - 0x1000;
9D01B588  2468F000   ADDIU T0, V1, -4096
9D01B5A8  AC881158   SW T0, 4440(A0)
120:                    dest_ppu->page[15] = dest_ppu->page[11] - 0x1000;
9D01B58C  2447F000   ADDIU A3, V0, -4096
9D01B5AC  03E00008   JR RA
9D01B5B0  AC87115C   SW A3, 4444(A0)
121:                 }
122:                 
123:                 ppu_t *ppu_create(void)
124:                 {
9D01B5B4  27BDFFE0   ADDIU SP, SP, -32
9D01B5B8  AFBF001C   SW RA, 28(SP)
9D01B5BC  AFB20018   SW S2, 24(SP)
9D01B5C0  AFB10014   SW S1, 20(SP)
9D01B5C4  AFB00010   SW S0, 16(SP)
125:                    static bool pal_generated = false;
126:                    ppu_t *temp;
127:                 
128:                    temp = malloc(sizeof(ppu_t));
9D01B5C8  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D01B5CC  24041DB8   ADDIU A0, ZERO, 7608
129:                    if (NULL == temp)
9D01B5D0  10400090   BEQ V0, ZERO, 0x9D01B814
9D01B5D4  00408021   ADDU S0, V0, ZERO
130:                       return NULL;
9D01B814  0B406DFB   J .LBE45, .LBE44, .LBE40, .LBE38
9D01B818  00001021   ADDU V0, ZERO, ZERO
131:                 
132:                    memset(temp, 0, sizeof(ppu_t));
9D01B5D8  00402021   ADDU A0, V0, ZERO
9D01B5DC  00002821   ADDU A1, ZERO, ZERO
9D01B5E0  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D01B5E4  24061DB8   ADDIU A2, ZERO, 7608
133:                 
134:                    temp->latchfunc = NULL;
135:                    temp->vromswitch = NULL;
136:                    temp->vram_present = false;
137:                    temp->drawsprites = true;
9D01B5E8  24110001   ADDIU S1, ZERO, 1
9D01B5EC  AE111DB4   SW S1, 7604(S0)
138:                 
139:                    /* TODO: probably a better way to do this... */
140:                    if (false == pal_generated)
9D01B5F0  8F82814C   LW V0, -32436(GP)
9D01B5F4  10400083   BEQ V0, ZERO, 0x9D01B804
9D01B5F8  00000000   NOP
9D01B5FC  3C05A000   LUI A1, -24576
9D01B600  24A505D4   ADDIU A1, A1, 1492
9D01B604  260317AC   ADDIU V1, S0, 6060
9D01B608  24A70300   ADDIU A3, A1, 768
141:                    {
142:                       pal_generate();
9D01B804  0F40BC53   JAL pal_generate
9D01B808  00000000   NOP
143:                       pal_generated = true;
9D01B80C  0B406D7F   J 0x9D01B5FC
9D01B810  AF91814C   SW S1, -32436(GP)
144:                    }
145:                 
146:                    ppu_setdefaultpal(temp);
147:                 
148:                    return temp;
149:                 }
9D01B7EC  8FBF001C   LW RA, 28(SP)
9D01B7F0  8FB20018   LW S2, 24(SP)
9D01B7F4  8FB10014   LW S1, 20(SP)
9D01B7F8  8FB00010   LW S0, 16(SP)
9D01B7FC  03E00008   JR RA
9D01B800  27BD0020   ADDIU SP, SP, 32
150:                 
151:                 void ppu_destroy(ppu_t **src_ppu)
152:                 {
9D01B81C  27BDFFE8   ADDIU SP, SP, -24
9D01B820  AFBF0014   SW RA, 20(SP)
9D01B824  AFB00010   SW S0, 16(SP)
153:                    if (*src_ppu)
9D01B828  8C820000   LW V0, 0(A0)
9D01B82C  10400004   BEQ V0, ZERO, 0x9D01B840
9D01B830  00808021   ADDU S0, A0, ZERO
154:                    {
155:                       free(*src_ppu);
9D01B834  0F40CB6E   JAL _my_free
9D01B838  00000000   NOP
156:                       *src_ppu = NULL;
9D01B83C  AE000000   SW ZERO, 0(S0)
157:                    }
158:                 }
9D01B840  8FBF0014   LW RA, 20(SP)
9D01B844  8FB00010   LW S0, 16(SP)
9D01B848  03E00008   JR RA
9D01B84C  27BD0018   ADDIU SP, SP, 24
159:                 
160:                 void ppu_setpage(int size, int page_num, uint8 *location)
161:                 {
162:                    /* deliberately fall through */
163:                    switch (size)
9D01B850  24020002   ADDIU V0, ZERO, 2
9D01B854  10820035   BEQ A0, V0, 0x9D01B92C
9D01B858  3C02A000   LUI V0, -24576
9D01B85C  28820003   SLTI V0, A0, 3
9D01B860  1440002D   BNE V0, ZERO, 0x9D01B918
9D01B864  24020004   ADDIU V0, ZERO, 4
9D01B868  10820029   BEQ A0, V0, 0x9D01B910
9D01B86C  3C02A000   LUI V0, -24576
9D01B870  24020008   ADDIU V0, ZERO, 8
9D01B874  1482002F   BNE A0, V0, 0x9D01B934
9D01B878  24A80448   ADDIU T0, A1, 1096
9D01B918  24020001   ADDIU V0, ZERO, 1
9D01B91C  14820005   BNE A0, V0, 0x9D01B934
9D01B920  3C02A000   LUI V0, -24576
9D01B924  0B406E3F   J 0x9D01B8FC
9D01B928  244268D4   ADDIU V0, V0, 26836
9D01B92C  0B406E3A   J 0x9D01B8E8
9D01B930  244268D4   ADDIU V0, V0, 26836
9D01B934  03E00008   JR RA
9D01B938  00000000   NOP
164:                    {
165:                    case 8:  
166:                       ppu.page[page_num++] = location;
9D01B888  3C02A000   LUI V0, -24576
9D01B88C  244268D4   ADDIU V0, V0, 26836
9D01B890  00084080   SLL T0, T0, 2
9D01B8A0  00484021   ADDU T0, V0, T0
9D01B8B0  AD060000   SW A2, 0(T0)
167:                       ppu.page[page_num++] = location;
9D01B87C  24A70449   ADDIU A3, A1, 1097
9D01B894  00073880   SLL A3, A3, 2
9D01B8A4  00473821   ADDU A3, V0, A3
9D01B8B8  ACE60000   SW A2, 0(A3)
168:                       ppu.page[page_num++] = location;
9D01B880  24A4044A   ADDIU A0, A1, 1098
9D01B898  00042080   SLL A0, A0, 2
9D01B8A8  00442021   ADDU A0, V0, A0
9D01B8BC  AC860000   SW A2, 0(A0)
169:                       ppu.page[page_num++] = location;
9D01B884  24A3044B   ADDIU V1, A1, 1099
9D01B89C  00031880   SLL V1, V1, 2
9D01B8AC  00431821   ADDU V1, V0, V1
9D01B8B4  24A50004   ADDIU A1, A1, 4
9D01B8C0  AC660000   SW A2, 0(V1)
170:                    case 4:  
171:                       ppu.page[page_num++] = location;
9D01B8C4  24A40448   ADDIU A0, A1, 1096
9D01B8CC  00042080   SLL A0, A0, 2
9D01B8D4  00442021   ADDU A0, V0, A0
9D01B8DC  AC860000   SW A2, 0(A0)
172:                       ppu.page[page_num++] = location;
9D01B8C8  24A30449   ADDIU V1, A1, 1097
9D01B8D0  00031880   SLL V1, V1, 2
9D01B8D8  00431821   ADDU V1, V0, V1
9D01B8E0  24A50002   ADDIU A1, A1, 2
9D01B8E4  AC660000   SW A2, 0(V1)
173:                    case 2:
174:                       ppu.page[page_num++] = location;
9D01B8E8  24A30448   ADDIU V1, A1, 1096
9D01B8EC  00031880   SLL V1, V1, 2
9D01B8F0  00431821   ADDU V1, V0, V1
9D01B8F4  24A50001   ADDIU A1, A1, 1
9D01B8F8  AC660000   SW A2, 0(V1)
175:                    case 1:
176:                       ppu.page[page_num++] = location;
9D01B8FC  24A50448   ADDIU A1, A1, 1096
9D01B900  00052880   SLL A1, A1, 2
9D01B904  00451021   ADDU V0, V0, A1
9D01B908  03E00008   JR RA
9D01B90C  AC460000   SW A2, 0(V0)
9D01B910  0B406E31   J 0x9D01B8C4
9D01B914  244268D4   ADDIU V0, V0, 26836
9D01B918  24020001   ADDIU V0, ZERO, 1
9D01B91C  14820005   BNE A0, V0, 0x9D01B934
9D01B920  3C02A000   LUI V0, -24576
9D01B924  0B406E3F   J 0x9D01B8FC
9D01B928  244268D4   ADDIU V0, V0, 26836
9D01B92C  0B406E3A   J 0x9D01B8E8
9D01B930  244268D4   ADDIU V0, V0, 26836
9D01B934  03E00008   JR RA
9D01B938  00000000   NOP
177:                       break;
178:                    }
179:                 }
180:                 
181:                 /* make sure $3000-$3F00 mirrors $2000-$2F00 */
182:                 void ppu_mirrorhipages(void)
183:                 {
184:                    ppu.page[12] = ppu.page[8] - 0x1000;
9D01B93C  3C02A000   LUI V0, -24576
9D01B940  244268D4   ADDIU V0, V0, 26836
9D01B944  8C461140   LW A2, 4416(V0)
9D01B954  24C6F000   ADDIU A2, A2, -4096
9D01B964  AC461150   SW A2, 4432(V0)
185:                    ppu.page[13] = ppu.page[9] - 0x1000;
9D01B948  8C451144   LW A1, 4420(V0)
9D01B958  24A5F000   ADDIU A1, A1, -4096
9D01B968  AC451154   SW A1, 4436(V0)
186:                    ppu.page[14] = ppu.page[10] - 0x1000;
9D01B94C  8C441148   LW A0, 4424(V0)
9D01B95C  2484F000   ADDIU A0, A0, -4096
9D01B96C  AC441158   SW A0, 4440(V0)
187:                    ppu.page[15] = ppu.page[11] - 0x1000;
9D01B950  8C43114C   LW V1, 4428(V0)
9D01B960  2463F000   ADDIU V1, V1, -4096
9D01B970  03E00008   JR RA
9D01B974  AC43115C   SW V1, 4444(V0)
188:                 }
189:                 
190:                 void ppu_mirror(int nt1, int nt2, int nt3, int nt4)
191:                 {
192:                    ppu.page[8] = ppu.nametab + (nt1 << 10) - 0x2000;
9D01B978  00042280   SLL A0, A0, 10
9D01B988  3C02A000   LUI V0, -24576
9D01B98C  244268D4   ADDIU V0, V0, 26836
9D01B990  2488E000   ADDIU T0, A0, -8192
9D01B9A0  00484021   ADDU T0, V0, T0
9D01B9C0  AC481140   SW T0, 4416(V0)
193:                    ppu.page[9] = ppu.nametab + (nt2 << 10) - 0x2400;
9D01B97C  00052A80   SLL A1, A1, 10
9D01B994  24A5DC00   ADDIU A1, A1, -9216
9D01B9A4  00452821   ADDU A1, V0, A1
9D01B9C4  AC451144   SW A1, 4420(V0)
194:                    ppu.page[10] = ppu.nametab + (nt3 << 10) - 0x2800;
9D01B980  00063280   SLL A2, A2, 10
9D01B998  24C6D800   ADDIU A2, A2, -10240
9D01B9A8  00462021   ADDU A0, V0, A2
9D01B9C8  AC441148   SW A0, 4424(V0)
195:                    ppu.page[11] = ppu.nametab + (nt4 << 10) - 0x2C00;
9D01B984  00073A80   SLL A3, A3, 10
9D01B99C  24E3D400   ADDIU V1, A3, -11264
9D01B9AC  00431821   ADDU V1, V0, V1
9D01B9CC  AC43114C   SW V1, 4428(V0)
196:                    ppu.page[12] = ppu.page[8] - 0x1000;
9D01B9B0  250AF000   ADDIU T2, T0, -4096
9D01B9D0  AC4A1150   SW T2, 4432(V0)
197:                    ppu.page[13] = ppu.page[9] - 0x1000;
9D01B9B4  24A9F000   ADDIU T1, A1, -4096
9D01B9D4  AC491154   SW T1, 4436(V0)
198:                    ppu.page[14] = ppu.page[10] - 0x1000;
9D01B9B8  2487F000   ADDIU A3, A0, -4096
9D01B9D8  AC471158   SW A3, 4440(V0)
199:                    ppu.page[15] = ppu.page[11] - 0x1000;
9D01B9BC  2466F000   ADDIU A2, V1, -4096
9D01B9DC  03E00008   JR RA
9D01B9E0  AC46115C   SW A2, 4444(V0)
200:                 }
201:                 
202:                 /* bleh, for snss */
203:                 uint8 *ppu_getpage(int page)
204:                 {
205:                    return ppu.page[page];
9D01B9E4  24840448   ADDIU A0, A0, 1096
9D01B9E8  00041080   SLL V0, A0, 2
9D01B9EC  3C03A000   LUI V1, -24576
9D01B9F0  246368D4   ADDIU V1, V1, 26836
9D01B9F4  00431021   ADDU V0, V0, V1
206:                 }
9D01B9F8  03E00008   JR RA
9D01B9FC  8C420000   LW V0, 0(V0)
207:                 
208:                 static void mem_trash(uint8 *buffer, int length)
209:                 {
210:                    int i;
211:                 
212:                    for (i = 0; i < length; i++)
9D01BA8C  1611FFFB   BNE S0, S1, .LBB46, .LBB47
213:                       buffer[i] = (uint8) rand();
9D01BA7C  0F40D98A   JAL rand
9D01BA80  00000000   NOP
9D01BA84  A2020000   SB V0, 0(S0)
9D01BA88  26100001   ADDIU S0, S0, 1
9D01BA8C  1611FFFB   BNE S0, S1, .LBB46, .LBB47
9D01BA90  24022000   ADDIU V0, ZERO, 8192
214:                 }
215:                 
216:                 /* reset state of ppu */
217:                 void ppu_reset(int reset_type)
218:                 {
9D01BA00  27BDFFE0   ADDIU SP, SP, -32
9D01BA04  AFBF001C   SW RA, 28(SP)
9D01BA08  AFB20018   SW S2, 24(SP)
9D01BA0C  AFB10014   SW S1, 20(SP)
9D01BA10  AFB00010   SW S0, 16(SP)
219:                    if (HARD_RESET == reset_type)
9D01BA14  24020001   ADDIU V0, ZERO, 1
9D01BA18  3C12A000   LUI S2, -24576
9D01BA1C  10820014   BEQ A0, V0, 0x9D01BA70
9D01BA20  265268D4   ADDIU S2, S2, 26836
220:                       mem_trash(ppu.oam, 256);
221:                 
222:                    ppu.ctrl0 = 0;
9D01BA28  A2401160   SB ZERO, 4448(S2)
9D01BA94  0B406E8B   J 0x9D01BA2C
9D01BA98  A2401160   SB ZERO, 4448(S2)
223:                    ppu.ctrl1 = PPU_CTRL1F_OBJON | PPU_CTRL1F_BGON;
9D01BA2C  24030018   ADDIU V1, ZERO, 24
9D01BA30  A2431161   SB V1, 4449(S2)
224:                    ppu.stat = 0;
9D01BA34  A2401162   SB ZERO, 4450(S2)
225:                    ppu.flipflop = 0;
9D01BA38  AE401170   SW ZERO, 4464(S2)
226:                    ppu.vaddr = ppu.vaddr_latch = 0x2000;
9D01BA24  24022000   ADDIU V0, ZERO, 8192
9D01BA3C  AE421168   SW V0, 4456(S2)
9D01BA40  AE421164   SW V0, 4452(S2)
227:                    ppu.oam_addr = 0;
9D01BA44  A2401163   SB ZERO, 4451(S2)
228:                    ppu.tile_xofs = 0;
9D01BA48  AE40116C   SW ZERO, 4460(S2)
229:                 
230:                    ppu.latch = 0;
9D01BA4C  A2401198   SB ZERO, 4504(S2)
231:                    ppu.vram_accessible = true;
9D01BA50  24020001   ADDIU V0, ZERO, 1
9D01BA54  AE421DAC   SW V0, 7596(S2)
232:                 }
9D01BA58  8FBF001C   LW RA, 28(SP)
9D01BA5C  8FB20018   LW S2, 24(SP)
9D01BA60  8FB10014   LW S1, 20(SP)
9D01BA64  8FB00010   LW S0, 16(SP)
9D01BA68  03E00008   JR RA
9D01BA6C  27BD0020   ADDIU SP, SP, 32
9D01BA70  3C10A000   LUI S0, -24576
9D01BA74  261078D4   ADDIU S0, S0, 30932
9D01BA78  26511100   ADDIU S1, S2, 4352
9D01BA7C  0F40D98A   JAL rand
9D01BA80  00000000   NOP
9D01BA84  A2020000   SB V0, 0(S0)
9D01BA88  26100001   ADDIU S0, S0, 1
9D01BA8C  1611FFFB   BNE S0, S1, .LBB46, .LBB47
9D01BA90  24022000   ADDIU V0, ZERO, 8192
9D01BA94  0B406E8B   J 0x9D01BA2C
9D01BA98  A2401160   SB ZERO, 4448(S2)
233:                 
234:                 /* we render a scanline of graphics first so we know exactly
235:                 ** where the sprite 0 strike is going to occur (in terms of
236:                 ** cpu cycles), using the relation that 3 pixels == 1 cpu cycle
237:                 */
238:                 static void ppu_setstrike(int x_loc)
9D01B368  27BDFFE0   ADDIU SP, SP, -32
9D01B378  00808821   ADDU S1, A0, ZERO
239:                 {
240:                    if (false == ppu.strikeflag)
9D01CBF8  8EE2119C   LW V0, 4508(S7)
241:                    {
242:                       ppu.strikeflag = true;
9D01B37C  3C10A000   LUI S0, -24576
9D01B380  261068D4   ADDIU S0, S0, 26836
9D01B388  24020001   ADDIU V0, ZERO, 1
9D01CC08  24020001   ADDIU V0, ZERO, 1
243:                 
244:                       /* 3 pixels per cpu cycle */
245:                       ppu.strike_cycle = nes6502_getcycles(false) + (x_loc / 3);
9D01B384  00002021   ADDU A0, ZERO, ZERO
9D01B38C  0F400115   JAL nes6502_getcycles
9D01B390  AE02119C   SW V0, 4508(S0)
9D01B394  3C035555   LUI V1, 21845
9D01B398  24635556   ADDIU V1, V1, 21846
9D01B39C  02230018   MULT 0, S1, V1
9D01B3A0  00001810   MFHI V1
9D01B3A4  00118FC3   SRA S1, S1, 31
9D01B3A8  00718823   SUBU S1, V1, S1
9D01B3AC  00511021   ADDU V0, V0, S1
9D01B3B0  AE0211A0   SW V0, 4512(S0)
9D01CC04  00002021   ADDU A0, ZERO, ZERO
9D01CC10  0F400115   JAL nes6502_getcycles
9D01CC14  AFA50038   SW A1, 56(SP)
9D01CC18  8FA50038   LW A1, 56(SP)
9D01CC1C  3C035555   LUI V1, 21845
9D01CC20  34635556   ORI V1, V1, 21846
9D01CC24  00A30018   MULT 0, A1, V1
9D01CC28  00002010   MFHI A0
9D01CC2C  00052FC3   SRA A1, A1, 31
9D01CC30  00852023   SUBU A0, A0, A1
9D01CC34  00441021   ADDU V0, V0, A0
9D01CC38  AEE211A0   SW V0, 4512(S7)
246:                    }
247:                 }
9D01B3B4  8FBF001C   LW RA, 28(SP)
9D01B3B8  8FB10018   LW S1, 24(SP)
9D01B3BC  8FB00014   LW S0, 20(SP)
9D01B3C0  03E00008   JR RA
9D01B3C4  27BD0020   ADDIU SP, SP, 32
248:                 
249:                 static void ppu_oamdma(uint8 value)
250:                 {
251:                    uint32 cpu_address;
252:                    uint8 oam_loc;
253:                 
254:                    cpu_address = (uint32) (value << 8);
9D01BB04  0B406EC5   J 0x9D01BB14
9D01BB08  00058A00   SLL S1, A1, 8
255:                 
256:                    /* Sprite DMA starts at the current SPRRAM address */
257:                    oam_loc = ppu.oam_addr;
9D01BAF8  3C10A000   LUI S0, -24576
9D01BAFC  261068D4   ADDIU S0, S0, 26836
9D01BB00  92131163   LBU S3, 4451(S0)
258:                    do
259:                    {
260:                       ppu.oam[oam_loc++] = nes6502_getbyte(cpu_address++);
9D01BB0C  02808821   ADDU S1, S4, ZERO
9D01BB10  02409821   ADDU S3, S2, ZERO
9D01BB14  26720001   ADDIU S2, S3, 1
9D01BB18  02202021   ADDU A0, S1, ZERO
9D01BB1C  0F40010B   JAL nes6502_getbyte
9D01BB20  325200FF   ANDI S2, S2, 255
9D01BB28  02139821   ADDU S3, S0, S3
9D01BB2C  26340001   ADDIU S4, S1, 1
9D01BB30  0200A821   ADDU S5, S0, ZERO
261:                    }
262:                    while (oam_loc != ppu.oam_addr);
9D01BB24  92031163   LBU V1, 4451(S0)
9D01BB34  1643FFF5   BNE S2, V1, 0x9D01BB0C
9D01BB38  A2621000   SB V0, 4096(S3)
263:                 
264:                    /* TODO: enough with houdini */
265:                    cpu_address -= 256;
266:                    /* Odd address in $2003 */
267:                    if ((ppu.oam_addr >> 2) & 1)
9D01BB3C  7E520080   EXT S2, S2, 2, 1
9D01BB40  12400045   BEQ S2, ZERO, 0x9D01BC58
9D01BB44  2622FF01   ADDIU V0, S1, -255
9D01BB48  2633FF05   ADDIU S3, S1, -251
268:                    {
269:                       for (oam_loc = 4; oam_loc < 8; oam_loc++)
9D01BB5C  12530008   BEQ S2, S3, 0x9D01BB80
9D01BB60  26100001   ADDIU S0, S0, 1
9D01BB78  1653FFFA   BNE S2, S3, 0x9D01BB64
9D01BB7C  26100001   ADDIU S0, S0, 1
270:                          ppu.oam[oam_loc] = nes6502_getbyte(cpu_address++);
9D01BB4C  00402021   ADDU A0, V0, ZERO
9D01BB50  0F40010B   JAL nes6502_getbyte
9D01BB54  24520001   ADDIU S2, V0, 1
9D01BB58  A2021004   SB V0, 4100(S0)
9D01BB64  02401021   ADDU V0, S2, ZERO
9D01BB68  00402021   ADDU A0, V0, ZERO
9D01BB6C  0F40010B   JAL nes6502_getbyte
9D01BB70  24520001   ADDIU S2, V0, 1
9D01BB74  A2021004   SB V0, 4100(S0)
271:                       cpu_address += 248;
9D01BB80  2631FFFD   ADDIU S1, S1, -3
272:                       for (oam_loc = 0; oam_loc < 4; oam_loc++)
9D01BB94  1634FFFB   BNE S1, S4, 0x9D01BB84
9D01BB98  26B50001   ADDIU S5, S5, 1
273:                          ppu.oam[oam_loc] = nes6502_getbyte(cpu_address++);
9D01BB84  02202021   ADDU A0, S1, ZERO
9D01BB88  0F40010B   JAL nes6502_getbyte
9D01BB8C  26310001   ADDIU S1, S1, 1
9D01BB90  A2A21000   SB V0, 4096(S5)
274:                    }
275:                    /* Even address in $2003 */
276:                    else
277:                    {
278:                       for (oam_loc = 0; oam_loc < 8; oam_loc++)
9D01BC78  1653FFFA   BNE S2, S3, 0x9D01BC64
9D01BC7C  A06210FE   SB V0, 4350(V1)
279:                          ppu.oam[oam_loc] = nes6502_getbyte(cpu_address++);
9D01BC64  02401021   ADDU V0, S2, ZERO
9D01BC68  24520001   ADDIU S2, V0, 1
9D01BC6C  0F40010B   JAL nes6502_getbyte
9D01BC70  00402021   ADDU A0, V0, ZERO
9D01BC74  02121821   ADDU V1, S0, S2
280:                    }
281:                 
282:                    /* make the CPU spin for DMA cycles */
283:                    nes6502_burn(513);
9D01BB9C  0F4044CE   JAL nes6502_burn
9D01BBA0  24040201   ADDIU A0, ZERO, 513
9D01BC80  0F4044CE   JAL nes6502_burn
9D01BC84  24040201   ADDIU A0, ZERO, 513
284:                    nes6502_release();
9D01BBC0  0B4044D4   J nes6502_release
9D01BBC4  27BD0038   ADDIU SP, SP, 56
9D01BCA4  0B4044D4   J nes6502_release
9D01BCA8  27BD0038   ADDIU SP, SP, 56
285:                 }
286:                 
287:                 /* TODO: this isn't the PPU! */
288:                 void ppu_writehigh(uint32 address, uint8 value)
289:                 {
9D01BA9C  27BDFFC8   ADDIU SP, SP, -56
9D01BAA0  AFBF0034   SW RA, 52(SP)
9D01BAA4  AFB50030   SW S5, 48(SP)
9D01BAA8  AFB4002C   SW S4, 44(SP)
9D01BAAC  AFB30028   SW S3, 40(SP)
9D01BAB0  AFB20024   SW S2, 36(SP)
9D01BAB4  AFB10020   SW S1, 32(SP)
290:                    switch (address)
9D01BAB8  24024016   ADDIU V0, ZERO, 16406
9D01BABC  1082004C   BEQ A0, V0, .LVL115
9D01BAC0  AFB0001C   SW S0, 28(SP)
9D01BAC4  24024017   ADDIU V0, ZERO, 16407
9D01BAC8  1082003F   BEQ A0, V0, .LVL113
9D01BACC  24024014   ADDIU V0, ZERO, 16404
9D01BAD0  10820009   BEQ A0, V0, .LBB50
9D01BAD4  8FBF0034   LW RA, 52(SP)
291:                    {
292:                    case PPU_OAMDMA:
293:                       ppu_oamdma(value);
294:                       break;
295:                 
296:                    case PPU_JOY0:
297:                       /* VS system VROM switching - bleh!*/
298:                       if (ppu.vromswitch)
9D01BBF0  3C10A000   LUI S0, -24576
9D01BBF4  261068D4   ADDIU S0, S0, 26836
9D01BBF8  8E0211A8   LW V0, 4520(S0)
9D01BBFC  10400004   BEQ V0, ZERO, 0x9D01BC10
9D01BC00  00A02021   ADDU A0, A1, ZERO
299:                          ppu.vromswitch(value);
9D01BC04  0040F809   JALR V0
9D01BC08  AFA50010   SW A1, 16(SP)
9D01BC0C  8FA50010   LW A1, 16(SP)
300:                 
301:                       /* see if we need to strobe them joypads */
302:                       value &= 1;
9D01BC10  30B10001   ANDI S1, A1, 1
303:                       
304:                       if (0 == value && ppu.strobe)
9D01BC14  56200007   BNEL S1, ZERO, 0x9D01BC34
9D01BC18  A211119A   SB S1, 4506(S0)
9D01BC1C  9202119A   LBU V0, 4506(S0)
9D01BC20  50400004   BEQL V0, ZERO, 0x9D01BC34
9D01BC24  A211119A   SB S1, 4506(S0)
305:                          input_strobe();
9D01BC28  0F40B4E4   JAL input_strobe
9D01BC2C  00000000   NOP
306:                 
307:                       ppu.strobe = value;
9D01BC30  A211119A   SB S1, 4506(S0)
308:                       break;
309:                 
310:                    case PPU_JOY1: /* frame IRQ control */
311:                       nes_setfiq(value);
9D01BBC8  00A02021   ADDU A0, A1, ZERO
9D01BBE8  0B4094F6   J nes_setfiq
9D01BBEC  27BD0038   ADDIU SP, SP, 56
312:                       break;
313:                 
314:                    default:
315:                       break;
316:                    }
317:                 }
9D01BAD8  8FB50030   LW S5, 48(SP)
9D01BADC  8FB4002C   LW S4, 44(SP)
9D01BAE0  8FB30028   LW S3, 40(SP)
9D01BAE4  8FB20024   LW S2, 36(SP)
9D01BAE8  8FB10020   LW S1, 32(SP)
9D01BAEC  8FB0001C   LW S0, 28(SP)
9D01BAF0  03E00008   JR RA
9D01BAF4  27BD0038   ADDIU SP, SP, 56
9D01BBA4  8FBF0034   LW RA, 52(SP)
9D01BBA8  8FB50030   LW S5, 48(SP)
9D01BBAC  8FB4002C   LW S4, 44(SP)
9D01BBB0  8FB30028   LW S3, 40(SP)
9D01BBB4  8FB20024   LW S2, 36(SP)
9D01BBB8  8FB10020   LW S1, 32(SP)
9D01BBBC  8FB0001C   LW S0, 28(SP)
9D01BBCC  8FBF0034   LW RA, 52(SP)
9D01BBD0  8FB50030   LW S5, 48(SP)
9D01BBD4  8FB4002C   LW S4, 44(SP)
9D01BBD8  8FB30028   LW S3, 40(SP)
9D01BBDC  8FB20024   LW S2, 36(SP)
9D01BBE0  8FB10020   LW S1, 32(SP)
9D01BBE4  8FB0001C   LW S0, 28(SP)
9D01BC34  8FBF0034   LW RA, 52(SP)
9D01BC38  8FB50030   LW S5, 48(SP)
9D01BC3C  8FB4002C   LW S4, 44(SP)
9D01BC40  8FB30028   LW S3, 40(SP)
9D01BC44  8FB20024   LW S2, 36(SP)
9D01BC48  8FB10020   LW S1, 32(SP)
9D01BC4C  8FB0001C   LW S0, 28(SP)
9D01BC50  03E00008   JR RA
9D01BC54  27BD0038   ADDIU SP, SP, 56
9D01BC58  2633FF09   ADDIU S3, S1, -247
9D01BC5C  0B406F1A   J 0x9D01BC68
9D01BC60  02118023   SUBU S0, S0, S1
9D01BC88  8FBF0034   LW RA, 52(SP)
9D01BC8C  8FB50030   LW S5, 48(SP)
9D01BC90  8FB4002C   LW S4, 44(SP)
9D01BC94  8FB30028   LW S3, 40(SP)
9D01BC98  8FB20024   LW S2, 36(SP)
9D01BC9C  8FB10020   LW S1, 32(SP)
9D01BCA0  8FB0001C   LW S0, 28(SP)
9D01BCA4  0B4044D4   J nes6502_release
9D01BCA8  27BD0038   ADDIU SP, SP, 56
318:                 
319:                 /* TODO: this isn't the PPU! */
320:                 uint8 ppu_readhigh(uint32 address)
321:                 {
9D01BCAC  27BDFFE8   ADDIU SP, SP, -24
322:                    uint8 value;
323:                 
324:                    switch (address)
9D01BCB0  24024016   ADDIU V0, ZERO, 16406
9D01BCB4  1082000D   BEQ A0, V0, 0x9D01BCEC
9D01BCB8  AFBF0014   SW RA, 20(SP)
9D01BCBC  24024017   ADDIU V0, ZERO, 16407
9D01BCC0  10820004   BEQ A0, V0, 0x9D01BCD4
9D01BCC4  240200FF   ADDIU V0, ZERO, 255
325:                    {
326:                    case PPU_JOY0:
327:                       value = input_get(INP_JOYPAD0);
9D01BCEC  0F40B3CC   JAL input_get
9D01BCF0  24040001   ADDIU A0, ZERO, 1
9D01BCF4  304200FF   ANDI V0, V0, 255
328:                       break;
329:                 
330:                    case PPU_JOY1:
331:                       /* TODO: better input handling */
332:                       value = input_get(INP_ZAPPER | INP_JOYPAD1 
9D01BCD4  0F40B3CC   JAL input_get
9D01BCD8  24040006   ADDIU A0, ZERO, 6
9D01BCDC  304200FF   ANDI V0, V0, 255
333:                                         /*| INP_ARKANOID*/ 
334:                                         /*| INP_POWERPAD*/);
335:                       break;
336:                 
337:                    default:
338:                       value = 0xFF;
339:                       break;
340:                    }
341:                 
342:                    return value;
343:                 }
9D01BCC8  8FBF0014   LW RA, 20(SP)
9D01BCCC  03E00008   JR RA
9D01BCD0  27BD0018   ADDIU SP, SP, 24
9D01BCE0  8FBF0014   LW RA, 20(SP)
9D01BCE4  03E00008   JR RA
9D01BCE8  27BD0018   ADDIU SP, SP, 24
9D01BCF8  8FBF0014   LW RA, 20(SP)
9D01BCFC  03E00008   JR RA
9D01BD00  27BD0018   ADDIU SP, SP, 24
344:                 
345:                 /* Read from $2000-$2007 */
346:                 uint8 ppu_read(uint32 address)
347:                 {
9D01BD04  27BDFFE0   ADDIU SP, SP, -32
9D01BD08  AFBF001C   SW RA, 28(SP)
9D01BD0C  AFB20018   SW S2, 24(SP)
9D01BD10  AFB10014   SW S1, 20(SP)
348:                    uint8 value;
349:                    
350:                    /* handle mirrored reads up to $3FFF */
351:                    switch (address & 0x2007)
9D01BD14  30842007   ANDI A0, A0, 8199
9D01BD18  24022002   ADDIU V0, ZERO, 8194
9D01BD1C  1082002C   BEQ A0, V0, 0x9D01BDD0
9D01BD20  AFB00010   SW S0, 16(SP)
9D01BD24  24022007   ADDIU V0, ZERO, 8199
9D01BD28  1082000A   BEQ A0, V0, 0x9D01BD54
9D01BD2C  3C10A000   LUI S0, -24576
352:                    {
353:                    case PPU_STAT:
354:                       value = (ppu.stat & 0xE0) | (ppu.latch & 0x1F);
9D01BDD0  3C10A000   LUI S0, -24576
9D01BDD4  261068D4   ADDIU S0, S0, 26836
9D01BDD8  92021162   LBU V0, 4450(S0)
9D01BDDC  92111198   LBU S1, 4504(S0)
9D01BDE4  2405FFE0   ADDIU A1, ZERO, -32
9D01BDE8  00452024   AND A0, V0, A1
9D01BDEC  3231001F   ANDI S1, S1, 31
355:                 
356:                       if (ppu.strikeflag)
9D01BDE0  8E03119C   LW V1, 4508(S0)
9D01BDF0  1460001A   BNE V1, ZERO, 0x9D01BE5C
9D01BDF4  02248825   OR S1, S1, A0
357:                       {
358:                          if (nes6502_getcycles(false) >= ppu.strike_cycle)
9D01BE5C  0F400115   JAL nes6502_getcycles
9D01BE60  00002021   ADDU A0, ZERO, ZERO
9D01BE64  8E0311A0   LW V1, 4512(S0)
9D01BE68  0043102B   SLTU V0, V0, V1
9D01BE6C  1440FFE2   BNE V0, ZERO, 0x9D01BDF8
9D01BE70  92021162   LBU V0, 4450(S0)
359:                             value |= PPU_STATF_STRIKE;
9D01BE74  0B406F7E   J 0x9D01BDF8
9D01BE78  36310040   ORI S1, S1, 64
360:                       }
361:                 
362:                       /* clear both vblank flag and vram address flipflop */
363:                       ppu.stat &= ~PPU_STATF_VBLANK;
9D01BDF8  3042007F   ANDI V0, V0, 127
9D01BDFC  A2021162   SB V0, 4450(S0)
364:                       ppu.flipflop = 0;
9D01BE00  AE001170   SW ZERO, 4464(S0)
365:                       break;
366:                 
367:                    case PPU_VDATA:
368:                       /* buffered VRAM reads */
369:                       value = ppu.latch = ppu.vdata_latch;
9D01BD54  261068D4   ADDIU S0, S0, 26836
9D01BD58  92111199   LBU S1, 4505(S0)
370:                 
371:                       /* VRAM only accessible during VBL */
372:                       if ((ppu.bg_on || ppu.obj_on) && !ppu.vram_accessible)
9D01BD5C  8E021188   LW V0, 4488(S0)
9D01BD60  1040002F   BEQ V0, ZERO, 0x9D01BE20
9D01BD64  A2111198   SB S1, 4504(S0)
9D01BD68  8E021DAC   LW V0, 7596(S0)
9D01BD6C  50400031   BEQL V0, ZERO, 0x9D01BE34
9D01BD70  8E121164   LW S2, 4452(S0)
9D01BE20  8E02118C   LW V0, 4492(S0)
9D01BE24  5040FFD4   BEQL V0, ZERO, 0x9D01BD78
9D01BE28  8E021164   LW V0, 4452(S0)
9D01BE2C  0B406F5B   J 0x9D01BD6C
9D01BE30  8E021DAC   LW V0, 7596(S0)
373:                       {
374:                          ppu.vdata_latch = 0xFF;
9D01BE34  2402FFFF   ADDIU V0, ZERO, -1
375:                          log_printf("VRAM read at $%04X, scanline %d\n", 
9D01BE40  8C460320   LW A2, 800(V0)
9D01BE44  3C049D03   LUI A0, -25341
9D01BE48  24846724   ADDIU A0, A0, 26404
9D01BE4C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D01BE50  02402821   ADDU A1, S2, ZERO
9D01BE54  0B406F69   J .LBE62
9D01BE58  8E021164   LW V0, 4452(S0)
376:                                     ppu.vaddr, nes_getcontextptr()->scanline);
9D01BE38  0F4094AC   JAL nes_getcontextptr
9D01BE3C  A2021199   SB V0, 4505(S0)
377:                       }
378:                       else
379:                       {
380:                          uint32 addr = ppu.vaddr;
9D01BD74  8E021164   LW V0, 4452(S0)
381:                          if (addr >= 0x3000)
9D01BD78  2C443000   SLTIU A0, V0, 12288
382:                             addr -= 0x1000;
9D01BD7C  2443F000   ADDIU V1, V0, -4096
9D01BD80  0044180B   MOVN V1, V0, A0
383:                          ppu.vdata_latch = PPU_MEM(addr);
9D01BD84  00032282   SRL A0, V1, 10
9D01BD88  24840448   ADDIU A0, A0, 1096
9D01BD8C  00042080   SLL A0, A0, 2
9D01BD90  02042021   ADDU A0, S0, A0
9D01BD94  8C840000   LW A0, 0(A0)
9D01BD98  00831821   ADDU V1, A0, V1
9D01BD9C  90630000   LBU V1, 0(V1)
9D01BDA0  A2031199   SB V1, 4505(S0)
384:                       }
385:                 
386:                       ppu.vaddr += ppu.vaddr_inc;
9D01BDA4  8E031174   LW V1, 4468(S0)
9D01BDA8  00431021   ADDU V0, V0, V1
387:                       ppu.vaddr &= 0x3FFF;
9D01BDAC  30423FFF   ANDI V0, V0, 16383
9D01BDB0  AE021164   SW V0, 4452(S0)
388:                       break;
389:                 
390:                    case PPU_OAMDATA:
391:                    case PPU_CTRL0:
392:                    case PPU_CTRL1:
393:                    case PPU_OAMADDR:
394:                    case PPU_SCROLL:
395:                    case PPU_VADDR:
396:                    default:
397:                       value = ppu.latch;
9D01BD30  3C02A000   LUI V0, -24576
9D01BD34  90517A6C   LBU S1, 31340(V0)
398:                       break;
399:                    }
400:                 
401:                    return value;
402:                 }
9D01BD38  02201021   ADDU V0, S1, ZERO
9D01BD3C  8FBF001C   LW RA, 28(SP)
9D01BD40  8FB20018   LW S2, 24(SP)
9D01BD44  8FB10014   LW S1, 20(SP)
9D01BD48  8FB00010   LW S0, 16(SP)
9D01BD4C  03E00008   JR RA
9D01BD50  27BD0020   ADDIU SP, SP, 32
9D01BDB4  02201021   ADDU V0, S1, ZERO
9D01BDB8  8FBF001C   LW RA, 28(SP)
9D01BDBC  8FB20018   LW S2, 24(SP)
9D01BDC0  8FB10014   LW S1, 20(SP)
9D01BDC4  8FB00010   LW S0, 16(SP)
9D01BDC8  03E00008   JR RA
9D01BDCC  27BD0020   ADDIU SP, SP, 32
9D01BE04  02201021   ADDU V0, S1, ZERO
9D01BE08  8FBF001C   LW RA, 28(SP)
9D01BE0C  8FB20018   LW S2, 24(SP)
9D01BE10  8FB10014   LW S1, 20(SP)
9D01BE14  8FB00010   LW S0, 16(SP)
9D01BE18  03E00008   JR RA
9D01BE1C  27BD0020   ADDIU SP, SP, 32
9D01BE20  8E02118C   LW V0, 4492(S0)
9D01BE24  5040FFD4   BEQL V0, ZERO, 0x9D01BD78
9D01BE28  8E021164   LW V0, 4452(S0)
9D01BE2C  0B406F5B   J 0x9D01BD6C
9D01BE30  8E021DAC   LW V0, 7596(S0)
9D01BE34  2402FFFF   ADDIU V0, ZERO, -1
9D01BE38  0F4094AC   JAL nes_getcontextptr
9D01BE3C  A2021199   SB V0, 4505(S0)
9D01BE40  8C460320   LW A2, 800(V0)
9D01BE44  3C049D03   LUI A0, -25341
9D01BE48  24846724   ADDIU A0, A0, 26404
9D01BE4C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D01BE50  02402821   ADDU A1, S2, ZERO
9D01BE54  0B406F69   J .LBE62
9D01BE58  8E021164   LW V0, 4452(S0)
9D01BE5C  0F400115   JAL nes6502_getcycles
9D01BE60  00002021   ADDU A0, ZERO, ZERO
9D01BE64  8E0311A0   LW V1, 4512(S0)
9D01BE68  0043102B   SLTU V0, V0, V1
9D01BE6C  1440FFE2   BNE V0, ZERO, 0x9D01BDF8
9D01BE70  92021162   LBU V0, 4450(S0)
9D01BE74  0B406F7E   J 0x9D01BDF8
9D01BE78  36310040   ORI S1, S1, 64
403:                 
404:                 /* Write to $2000-$2007 */
405:                 void ppu_write(uint32 address, uint8 value)
406:                 {
9D01BE7C  27BDFFE0   ADDIU SP, SP, -32
9D01BE80  AFBF001C   SW RA, 28(SP)
9D01BE84  AFB10018   SW S1, 24(SP)
9D01BE88  AFB00014   SW S0, 20(SP)
407:                    /* write goes into ppu latch... */
408:                    ppu.latch = value;
9D01BE94  3C10A000   LUI S0, -24576
9D01BE98  261068D4   ADDIU S0, S0, 26836
409:                    
410:                    switch (address & 0x2007)
9D01BE8C  30842007   ANDI A0, A0, 8199
9D01BE90  2484E000   ADDIU A0, A0, -8192
9D01BE9C  2C820008   SLTIU V0, A0, 8
9D01BEA0  1040002E   BEQ V0, ZERO, 0x9D01BF5C
9D01BEA4  A2051198   SB A1, 4504(S0)
9D01BEA8  00042080   SLL A0, A0, 2
9D01BEAC  3C029D02   LUI V0, -25342
9D01BEB0  2442BEC4   ADDIU V0, V0, -16700
9D01BEB4  00442021   ADDU A0, V0, A0
9D01BEB8  8C820000   LW V0, 0(A0)
9D01BEBC  00400008   JR V0
9D01BEC0  00000000   NOP
411:                    {
412:                    case PPU_CTRL0:
413:                       ppu.ctrl0 = value;
9D01BFBC  A2051160   SB A1, 4448(S0)
414:                 
415:                       ppu.obj_height = (value & PPU_CTRL0F_OBJ16) ? 16 : 8;
9D01BF7C  30AD0020   ANDI T5, A1, 32
9D01BF80  24030010   ADDIU V1, ZERO, 16
9D01BF9C  240C0008   ADDIU T4, ZERO, 8
9D01BFA0  018D180A   MOVZ V1, T4, T5
9D01BFC0  A203117C   SB V1, 4476(S0)
416:                       ppu.bg_base = (value & PPU_CTRL0F_BGADDR) ? 0x1000 : 0;
9D01BF78  24061000   ADDIU A2, ZERO, 4096
9D01BF84  30A80010   ANDI T0, A1, 16
9D01BFA4  00006021   ADDU T4, ZERO, ZERO
9D01BFA8  00C8600B   MOVN T4, A2, T0
9D01BFC4  AE0C1184   SW T4, 4484(S0)
417:                       ppu.obj_base = (value & PPU_CTRL0F_OBJADDR) ? 0x1000 : 0;
9D01BF88  30AA0008   ANDI T2, A1, 8
9D01BFAC  000A300A   MOVZ A2, ZERO, T2
9D01BFC8  AE061180   SW A2, 4480(S0)
418:                       ppu.vaddr_inc = (value & PPU_CTRL0F_ADDRINC) ? 32 : 1;
9D01BF8C  30AB0004   ANDI T3, A1, 4
9D01BF90  24020020   ADDIU V0, ZERO, 32
9D01BFB0  240A0001   ADDIU T2, ZERO, 1
9D01BFB4  014B100A   MOVZ V0, T2, T3
9D01BFCC  AE021174   SW V0, 4468(S0)
419:                       ppu.tile_nametab = value & PPU_CTRL0F_NAMETAB;      
9D01BF74  30A40003   ANDI A0, A1, 3
9D01BFD0  AE041178   SW A0, 4472(S0)
420:                 
421:                       /* Mask out bits 10 & 11 in the ppu latch */
422:                       ppu.vaddr_latch &= ~0x0C00;
9D01BF70  8E071168   LW A3, 4456(S0)
9D01BF98  7C075A84   INS A3, ZERO, 10, 2
423:                       ppu.vaddr_latch |= ((value & 3) << 10);
9D01BF94  00044A80   SLL T1, A0, 10
9D01BFB8  01273825   OR A3, T1, A3
9D01BFD4  AE071168   SW A3, 4456(S0)
424:                       break;
425:                 
426:                    case PPU_CTRL1:
427:                       ppu.ctrl1 = value;
9D01C004  A2051161   SB A1, 4449(S0)
428:                 
429:                       ppu.obj_on = (value & PPU_CTRL1F_OBJON) ? true : false;
9D01BFF4  7CA60100   EXT A2, A1, 4, 1
9D01C008  AE06118C   SW A2, 4492(S0)
430:                       ppu.bg_on = (value & PPU_CTRL1F_BGON) ? true : false;
9D01BFF8  7CA400C0   EXT A0, A1, 3, 1
9D01C00C  AE041188   SW A0, 4488(S0)
431:                       ppu.obj_mask = (value & PPU_CTRL1F_OBJMASK) ? false : true;
9D01BFEC  38A30004   XORI V1, A1, 4
9D01BFFC  7C630080   EXT V1, V1, 2, 1
9D01C010  AE031190   SW V1, 4496(S0)
432:                       ppu.bg_mask = (value & PPU_CTRL1F_BGMASK) ? false : true;
9D01BFF0  38A20002   XORI V0, A1, 2
9D01C000  7C420040   EXT V0, V0, 1, 1
9D01C014  AE021194   SW V0, 4500(S0)
433:                       break;
434:                 
435:                    case PPU_OAMADDR:
436:                       ppu.oam_addr = value;
9D01C02C  A2051163   SB A1, 4451(S0)
437:                       break;
438:                 
439:                    case PPU_OAMDATA:
440:                       ppu.oam[ppu.oam_addr++] = value;
9D01C044  92021163   LBU V0, 4451(S0)
9D01C048  24430001   ADDIU V1, V0, 1
9D01C04C  02021021   ADDU V0, S0, V0
9D01C050  A2031163   SB V1, 4451(S0)
9D01C054  A0451000   SB A1, 4096(V0)
441:                       break;
442:                 
443:                    case PPU_SCROLL:
444:                       if (0 == ppu.flipflop)
9D01C06C  8E021170   LW V0, 4464(S0)
9D01C070  54400024   BNEL V0, ZERO, 0x9D01C104
9D01C074  8E061168   LW A2, 4456(S0)
445:                       {
446:                          /* Mask out bits 4 - 0 in the ppu latch */
447:                          ppu.vaddr_latch &= ~0x001F;
9D01C078  8E031168   LW V1, 4456(S0)
9D01C084  7C032004   INS V1, ZERO, 0, 5
448:                          ppu.vaddr_latch |= (value >> 3);    /* Tile number */
9D01C07C  000520C2   SRL A0, A1, 3
9D01C088  00831825   OR V1, A0, V1
9D01C08C  AE031168   SW V1, 4456(S0)
449:                          ppu.tile_xofs = (value & 7);  /* Tile offset (0-7 pix) */
9D01C080  30A50007   ANDI A1, A1, 7
9D01C090  AE05116C   SW A1, 4460(S0)
450:                       }
451:                       else
452:                       {
453:                          /* Mask out bits 14-12 and 9-5 in the ppu latch */
454:                          ppu.vaddr_latch &= ~0x73E0;
9D01C118  24038C1F   ADDIU V1, ZERO, -29665
9D01C11C  00C31824   AND V1, A2, V1
455:                          ppu.vaddr_latch |= ((value & 0xF8) << 2);   /* Tile number */
9D01C104  30A400F8   ANDI A0, A1, 248
9D01C10C  00042080   SLL A0, A0, 2
9D01C114  00852025   OR A0, A0, A1
456:                          ppu.vaddr_latch |= ((value & 7) << 12);     /* Tile offset (0-7 pix) */
9D01C108  30A50007   ANDI A1, A1, 7
9D01C110  00052B00   SLL A1, A1, 12
9D01C120  00831825   OR V1, A0, V1
9D01C124  AE031168   SW V1, 4456(S0)
457:                       }
458:                 
459:                       ppu.flipflop ^= 1;
460:                 
461:                       break;
462:                 
463:                    case PPU_VADDR:
464:                       if (0 == ppu.flipflop)
9D01C0B0  8E021170   LW V0, 4464(S0)
9D01C0B4  1440001F   BNE V0, ZERO, 0x9D01C134
9D01C0B8  8E031168   LW V1, 4456(S0)
465:                       {
466:                          /* Mask out bits 15-8 in ppu latch */
467:                          ppu.vaddr_latch &= ~0xFF00;
9D01C0C4  7C037A04   INS V1, ZERO, 8, 8
468:                          ppu.vaddr_latch |= ((value & 0x3F) << 8);
9D01C0BC  30A5003F   ANDI A1, A1, 63
9D01C0C0  00052A00   SLL A1, A1, 8
9D01C0C8  00A31825   OR V1, A1, V1
9D01C0CC  AE031168   SW V1, 4456(S0)
469:                       }
470:                       else
471:                       {
472:                          /* Mask out bits 7-0 in ppu latch */
473:                          ppu.vaddr_latch &= ~0x00FF;
9D01C134  7C033804   INS V1, ZERO, 0, 8
474:                          ppu.vaddr_latch |= value;
9D01C138  00A32825   OR A1, A1, V1
9D01C13C  AE051168   SW A1, 4456(S0)
475:                          ppu.vaddr = ppu.vaddr_latch;
9D01C140  AE051164   SW A1, 4452(S0)
476:                       }
477:                       
478:                       ppu.flipflop ^= 1;
9D01C094  38420001   XORI V0, V0, 1
9D01C098  AE021170   SW V0, 4464(S0)
9D01C0D0  38420001   XORI V0, V0, 1
9D01C0D4  0B407027   J 0x9D01C09C
9D01C0D8  AE021170   SW V0, 4464(S0)
9D01C128  38420001   XORI V0, V0, 1
9D01C12C  0B407027   J 0x9D01C09C
9D01C130  AE021170   SW V0, 4464(S0)
9D01C144  38420001   XORI V0, V0, 1
9D01C148  0B407027   J 0x9D01C09C
9D01C14C  AE021170   SW V0, 4464(S0)
9D01C150  34A50080   ORI A1, A1, 128
479:                 
480:                       break;
481:                 
482:                    case PPU_VDATA:
483:                       if (ppu.vaddr < 0x3F00)
9D01BEE4  8E111164   LW S1, 4452(S0)
9D01BEE8  2E223F00   SLTIU V0, S1, 16128
9D01BEEC  1040007B   BEQ V0, ZERO, 0x9D01C0DC
9D01BEF0  3222000F   ANDI V0, S1, 15
484:                       {
485:                          /* VRAM only accessible during scanlines 241-260 */
486:                          if ((ppu.bg_on || ppu.obj_on) && !ppu.vram_accessible)
9D01BEF4  8E021188   LW V0, 4488(S0)
9D01BEF8  5040009F   BEQL V0, ZERO, .LBE64
9D01BEFC  8E02118C   LW V0, 4492(S0)
9D01BF00  8E021DAC   LW V0, 7596(S0)
9D01BF04  104000A0   BEQ V0, ZERO, 0x9D01C188
9D01BF08  00000000   NOP
9D01C178  5040FF65   BEQL V0, ZERO, 0x9D01BF10
9D01C17C  8E021DB0   LW V0, 7600(S0)
9D01C180  0B406FC1   J 0x9D01BF04
9D01C184  8E021DAC   LW V0, 7596(S0)
487:                          {
488:                             log_printf("VRAM write to $%04X, scanline %d\n", 
9D01C190  8C460320   LW A2, 800(V0)
9D01C194  3C049D03   LUI A0, -25341
9D01C198  24846748   ADDIU A0, A0, 26440
9D01C19C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D01C1A0  02202821   ADDU A1, S1, ZERO
489:                                        ppu.vaddr, nes_getcontextptr()->scanline);
9D01C188  0F4094AC   JAL nes_getcontextptr
9D01C18C  00000000   NOP
490:                             PPU_MEM(ppu.vaddr) = 0xFF; /* corrupt */
9D01C1A4  8E021164   LW V0, 4452(S0)
9D01C1A8  00021A82   SRL V1, V0, 10
9D01C1AC  24630448   ADDIU V1, V1, 1096
9D01C1B0  00031880   SLL V1, V1, 2
9D01C1B4  00701821   ADDU V1, V1, S0
9D01C1B8  8C630000   LW V1, 0(V1)
9D01C1BC  00621021   ADDU V0, V1, V0
9D01C1C0  2403FFFF   ADDIU V1, ZERO, -1
9D01C1C4  A0430000   SB V1, 0(V0)
9D01C1C8  0B406FD3   J .LBE63
9D01C1CC  8E111164   LW S1, 4452(S0)
491:                          }
492:                          else 
493:                          {
494:                             uint32 addr = ppu.vaddr;
495:                 
496:                             if (false == ppu.vram_present && addr >= 0x3000)
9D01BF0C  8E021DB0   LW V0, 7600(S0)
9D01BF10  14400007   BNE V0, ZERO, 0x9D01BF30
9D01BF14  00111282   SRL V0, S1, 10
9D01BF18  2E223000   SLTIU V0, S1, 12288
9D01BF1C  14400004   BNE V0, ZERO, 0x9D01BF30
9D01BF20  00111282   SRL V0, S1, 10
497:                                ppu.vaddr -= 0x1000;
9D01BF24  2622F000   ADDIU V0, S1, -4096
9D01BF28  AE021164   SW V0, 4452(S0)
498:                 
499:                             PPU_MEM(addr) = value;
9D01BF2C  00111282   SRL V0, S1, 10
9D01BF30  24420448   ADDIU V0, V0, 1096
9D01BF34  00021080   SLL V0, V0, 2
9D01BF38  02021021   ADDU V0, S0, V0
9D01BF3C  8C420000   LW V0, 0(V0)
9D01BF40  00518821   ADDU S1, V0, S1
9D01BF44  A2250000   SB A1, 0(S1)
9D01BF48  8E111164   LW S1, 4452(S0)
500:                          }
501:                       }
502:                       else
503:                       {
504:                          if (0 == (ppu.vaddr & 0x0F))
9D01C0DC  5040001C   BEQL V0, ZERO, 0x9D01C150
9D01C0E0  30A5003F   ANDI A1, A1, 63
505:                          {
506:                             int i;
507:                 
508:                             for (i = 0; i < 8; i ++)
509:                                ppu.palette[i << 2] = (value & 0x3F) | BG_TRANS;
9D01C154  A2051100   SB A1, 4352(S0)
9D01C158  A2051104   SB A1, 4356(S0)
9D01C15C  A2051108   SB A1, 4360(S0)
9D01C160  A205110C   SB A1, 4364(S0)
9D01C164  A2051110   SB A1, 4368(S0)
9D01C168  A2051114   SB A1, 4372(S0)
9D01C16C  A2051118   SB A1, 4376(S0)
9D01C170  0B406FD3   J .LBE63
9D01C174  A205111C   SB A1, 4380(S0)
510:                          }
511:                          else if (ppu.vaddr & 3)
9D01C0E4  32220003   ANDI V0, S1, 3
9D01C0E8  5040FF99   BEQL V0, ZERO, 0x9D01BF50
9D01C0EC  8E021174   LW V0, 4468(S0)
512:                          {
513:                             ppu.palette[ppu.vaddr & 0x1F] = value & 0x3F;
9D01C0F0  3222001F   ANDI V0, S1, 31
9D01C0F4  00501021   ADDU V0, V0, S0
9D01C0F8  30A5003F   ANDI A1, A1, 63
9D01C0FC  0B406FD3   J .LBE63
9D01C100  A0451100   SB A1, 4352(V0)
514:                          }
515:                       }
516:                 
517:                       ppu.vaddr += ppu.vaddr_inc;
9D01BF4C  8E021174   LW V0, 4468(S0)
9D01BF50  02228821   ADDU S1, S1, V0
518:                       ppu.vaddr &= 0x3FFF;
9D01BF54  32313FFF   ANDI S1, S1, 16383
9D01BF58  AE111164   SW S1, 4452(S0)
519:                       break;
520:                 
521:                    default:
522:                       break;
523:                    }
524:                 }
9D01BF5C  8FBF001C   LW RA, 28(SP)
9D01BF60  8FB10018   LW S1, 24(SP)
9D01BF64  8FB00014   LW S0, 20(SP)
9D01BF68  03E00008   JR RA
9D01BF6C  27BD0020   ADDIU SP, SP, 32
9D01BFD8  8FBF001C   LW RA, 28(SP)
9D01BFDC  8FB10018   LW S1, 24(SP)
9D01BFE0  8FB00014   LW S0, 20(SP)
9D01BFE4  03E00008   JR RA
9D01BFE8  27BD0020   ADDIU SP, SP, 32
9D01C018  8FBF001C   LW RA, 28(SP)
9D01C01C  8FB10018   LW S1, 24(SP)
9D01C020  8FB00014   LW S0, 20(SP)
9D01C024  03E00008   JR RA
9D01C028  27BD0020   ADDIU SP, SP, 32
9D01C030  8FBF001C   LW RA, 28(SP)
9D01C034  8FB10018   LW S1, 24(SP)
9D01C038  8FB00014   LW S0, 20(SP)
9D01C03C  03E00008   JR RA
9D01C040  27BD0020   ADDIU SP, SP, 32
9D01C058  8FBF001C   LW RA, 28(SP)
9D01C05C  8FB10018   LW S1, 24(SP)
9D01C060  8FB00014   LW S0, 20(SP)
9D01C064  03E00008   JR RA
9D01C068  27BD0020   ADDIU SP, SP, 32
9D01C09C  8FBF001C   LW RA, 28(SP)
9D01C0A0  8FB10018   LW S1, 24(SP)
9D01C0A4  8FB00014   LW S0, 20(SP)
9D01C0A8  03E00008   JR RA
9D01C0AC  27BD0020   ADDIU SP, SP, 32
9D01C0B0  8E021170   LW V0, 4464(S0)
9D01C0B4  1440001F   BNE V0, ZERO, 0x9D01C134
9D01C0B8  8E031168   LW V1, 4456(S0)
9D01C0BC  30A5003F   ANDI A1, A1, 63
9D01C0C0  00052A00   SLL A1, A1, 8
9D01C0C4  7C037A04   INS V1, ZERO, 8, 8
9D01C0C8  00A31825   OR V1, A1, V1
9D01C0CC  AE031168   SW V1, 4456(S0)
9D01C0D0  38420001   XORI V0, V0, 1
9D01C0D4  0B407027   J 0x9D01C09C
9D01C0D8  AE021170   SW V0, 4464(S0)
9D01C0DC  5040001C   BEQL V0, ZERO, 0x9D01C150
9D01C0E0  30A5003F   ANDI A1, A1, 63
9D01C0E4  32220003   ANDI V0, S1, 3
9D01C0E8  5040FF99   BEQL V0, ZERO, 0x9D01BF50
9D01C0EC  8E021174   LW V0, 4468(S0)
9D01C0F0  3222001F   ANDI V0, S1, 31
9D01C0F4  00501021   ADDU V0, V0, S0
9D01C0F8  30A5003F   ANDI A1, A1, 63
9D01C0FC  0B406FD3   J .LBE63
9D01C100  A0451100   SB A1, 4352(V0)
9D01C104  30A400F8   ANDI A0, A1, 248
9D01C108  30A50007   ANDI A1, A1, 7
9D01C10C  00042080   SLL A0, A0, 2
9D01C110  00052B00   SLL A1, A1, 12
9D01C114  00852025   OR A0, A0, A1
9D01C118  24038C1F   ADDIU V1, ZERO, -29665
9D01C11C  00C31824   AND V1, A2, V1
9D01C120  00831825   OR V1, A0, V1
9D01C124  AE031168   SW V1, 4456(S0)
9D01C128  38420001   XORI V0, V0, 1
9D01C12C  0B407027   J 0x9D01C09C
9D01C130  AE021170   SW V0, 4464(S0)
9D01C134  7C033804   INS V1, ZERO, 0, 8
9D01C138  00A32825   OR A1, A1, V1
9D01C13C  AE051168   SW A1, 4456(S0)
9D01C140  AE051164   SW A1, 4452(S0)
9D01C144  38420001   XORI V0, V0, 1
9D01C148  0B407027   J 0x9D01C09C
9D01C14C  AE021170   SW V0, 4464(S0)
9D01C150  34A50080   ORI A1, A1, 128
9D01C154  A2051100   SB A1, 4352(S0)
9D01C158  A2051104   SB A1, 4356(S0)
9D01C15C  A2051108   SB A1, 4360(S0)
9D01C160  A205110C   SB A1, 4364(S0)
9D01C164  A2051110   SB A1, 4368(S0)
9D01C168  A2051114   SB A1, 4372(S0)
9D01C16C  A2051118   SB A1, 4376(S0)
9D01C170  0B406FD3   J .LBE63
9D01C174  A205111C   SB A1, 4380(S0)
9D01C178  5040FF65   BEQL V0, ZERO, 0x9D01BF10
9D01C17C  8E021DB0   LW V0, 7600(S0)
9D01C180  0B406FC1   J 0x9D01BF04
9D01C184  8E021DAC   LW V0, 7596(S0)
9D01C188  0F4094AC   JAL nes_getcontextptr
9D01C18C  00000000   NOP
9D01C190  8C460320   LW A2, 800(V0)
9D01C194  3C049D03   LUI A0, -25341
9D01C198  24846748   ADDIU A0, A0, 26440
9D01C19C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D01C1A0  02202821   ADDU A1, S1, ZERO
9D01C1A4  8E021164   LW V0, 4452(S0)
9D01C1A8  00021A82   SRL V1, V0, 10
9D01C1AC  24630448   ADDIU V1, V1, 1096
9D01C1B0  00031880   SLL V1, V1, 2
9D01C1B4  00701821   ADDU V1, V1, S0
9D01C1B8  8C630000   LW V1, 0(V1)
9D01C1BC  00621021   ADDU V0, V1, V0
9D01C1C0  2403FFFF   ADDIU V1, ZERO, -1
9D01C1C4  A0430000   SB V1, 0(V0)
9D01C1C8  0B406FD3   J .LBE63
9D01C1CC  8E111164   LW S1, 4452(S0)
525:                 
526:                 /* Builds a 256 color 8-bit palette based on a 64-color NES palette
527:                 ** Note that we set it up 3 times so that we flip bits on the primary
528:                 ** NES buffer for priorities
529:                 */
530:                 static void ppu_buildpalette(ppu_t *src_ppu, rgb_t *pal)
531:                 {
532:                    int i;
533:                 
534:                    /* Set it up 3 times, for sprite priority/BG transparency trickery */
535:                    for (i = 0; i < 64; i++)
9D01B640  14A7FFF2   BNE A1, A3, .LBB38, .LBB40, .LBB42, .LBB43
9D01C1D4  00003021   ADDU A2, ZERO, ZERO
9D01C1D8  24070040   ADDIU A3, ZERO, 64
9D01C1E0  24C60001   ADDIU A2, A2, 1
9D01C1E4  24A5000C   ADDIU A1, A1, 12
9D01C214  14C7FFF1   BNE A2, A3, 0x9D01C1DC
9D01C218  AC43F9FC   SW V1, -1540(V0)
9D01C414  1466FFF2   BNE V1, A2, .LBB81, .LBB83
9D01C418  AC45F9FC   SW A1, -1540(V0)
536:                    {
537:                       src_ppu->curpal[i].r = src_ppu->curpal[i + 64].r 
9D01B620  AC66F9F4   SW A2, -1548(V1)
9D01C1F0  AC43FA00   SW V1, -1536(V0)
9D01C3F4  AC45F9F4   SW A1, -1548(V0)
538:                                            = src_ppu->curpal[i + 128].r = pal[i].r;
9D01B60C  8CA60000   LW A2, 0(A1)
9D01C1DC  8CA30000   LW V1, 0(A1)
9D01C1E8  AC430000   SW V1, 0(V0)
9D01C1EC  AC43FD00   SW V1, -768(V0)
9D01C3E0  8C650000   LW A1, 0(V1)
9D01C3E4  2463000C   ADDIU V1, V1, 12
9D01C3E8  2442000C   ADDIU V0, V0, 12
9D01C3EC  AC45FFF4   SW A1, -12(V0)
9D01C3F0  AC45FCF4   SW A1, -780(V0)
539:                       src_ppu->curpal[i].g = src_ppu->curpal[i + 64].g
9D01B630  AC66F9F8   SW A2, -1544(V1)
9D01C204  AC43F9F8   SW V1, -1544(V0)
9D01C404  AC45F9F8   SW A1, -1544(V0)
540:                                            = src_ppu->curpal[i + 128].g = pal[i].g;
9D01B624  8CA6FFF8   LW A2, -8(A1)
9D01C1F4  8CA3FFF8   LW V1, -8(A1)
9D01C1F8  2442000C   ADDIU V0, V0, 12
9D01C1FC  AC43FFF8   SW V1, -8(V0)
9D01C200  AC43FCF8   SW V1, -776(V0)
9D01C3F8  8C65FFF8   LW A1, -8(V1)
9D01C3FC  AC45FFF8   SW A1, -8(V0)
9D01C400  AC45FCF8   SW A1, -776(V0)
541:                       src_ppu->curpal[i].b = src_ppu->curpal[i + 64].b
542:                                            = src_ppu->curpal[i + 128].b = pal[i].b;
9D01B634  8CA6FFFC   LW A2, -4(A1)
9D01C208  8CA3FFFC   LW V1, -4(A1)
9D01C20C  AC43FFFC   SW V1, -4(V0)
9D01C210  AC43FCFC   SW V1, -772(V0)
9D01C408  8C65FFFC   LW A1, -4(V1)
9D01C40C  AC45FFFC   SW A1, -4(V0)
9D01C410  AC45FCFC   SW A1, -772(V0)
543:                    }
544:                 
545:                    for (i = 0; i < GUI_TOTALCOLORS; i++)
546:                    {
547:                       src_ppu->curpal[i + 192].r = gui_pal[i].r;
9D01B648  3C03A001   LUI V1, -24575
9D01B650  8C63ACB4   LW V1, -21324(V1)
9D01B660  8C58000C   LW T8, 12(V0)
9D01B66C  8C4D0018   LW T5, 24(V0)
9D01B678  8C4A0024   LW T2, 36(V0)
9D01B684  8C470030   LW A3, 48(V0)
9D01B690  8C44003C   LW A0, 60(V0)
9D01B6A0  AE181AB8   SW T8, 6840(S0)
9D01B6AC  AE0D1AC4   SW T5, 6852(S0)
9D01B6B8  AE0A1AD0   SW T2, 6864(S0)
9D01B6C4  AE071ADC   SW A3, 6876(S0)
9D01B6D0  AE041AE8   SW A0, 6888(S0)
9D01B6D8  8C510048   LW S1, 72(V0)
9D01B6E4  8C4F0054   LW T7, 84(V0)
9D01B6F0  8C4C0060   LW T4, 96(V0)
9D01B6FC  8C49006C   LW T1, 108(V0)
9D01B708  8C460078   LW A2, 120(V0)
9D01B714  8C430084   LW V1, 132(V0)
9D01B720  AE111AF4   SW S1, 6900(S0)
9D01B72C  AE0F1B00   SW T7, 6912(S0)
9D01B738  AE0C1B0C   SW T4, 6924(S0)
9D01B744  AE091B18   SW T1, 6936(S0)
9D01B750  AE061B24   SW A2, 6948(S0)
9D01B75C  AE031B30   SW V1, 6960(S0)
9D01B768  8C480090   LW T0, 144(V0)
9D01B774  8C44009C   LW A0, 156(V0)
9D01B790  AE081B3C   SW T0, 6972(S0)
9D01B79C  AE041B48   SW A0, 6984(S0)
9D01C224  3C03A001   LUI V1, -24575
9D01C22C  8C63ACB4   LW V1, -21324(V1)
9D01C230  AC831AAC   SW V1, 6828(A0)
9D01C234  8C59000C   LW T9, 12(V0)
9D01C240  8C4E0018   LW T6, 24(V0)
9D01C24C  8C4B0024   LW T3, 36(V0)
9D01C258  8C480030   LW T0, 48(V0)
9D01C264  8C45003C   LW A1, 60(V0)
9D01C27C  AC991AB8   SW T9, 6840(A0)
9D01C288  AC8E1AC4   SW T6, 6852(A0)
9D01C294  AC8B1AD0   SW T3, 6864(A0)
9D01C2A0  AC881ADC   SW T0, 6876(A0)
9D01C2AC  AC851AE8   SW A1, 6888(A0)
9D01C2B8  8C580054   LW T8, 84(V0)
9D01C2C4  8C4D0060   LW T5, 96(V0)
9D01C2D0  8C4A006C   LW T2, 108(V0)
9D01C2DC  8C470078   LW A3, 120(V0)
9D01C2E8  8C430084   LW V1, 132(V0)
9D01C2F4  8C500048   LW S0, 72(V0)
9D01C2F8  AC901AF4   SW S0, 6900(A0)
9D01C308  AC981B00   SW T8, 6912(A0)
9D01C314  AC8D1B0C   SW T5, 6924(A0)
9D01C320  AC8A1B18   SW T2, 6936(A0)
9D01C32C  AC871B24   SW A3, 6948(A0)
9D01C338  AC831B30   SW V1, 6960(A0)
9D01C344  8C490090   LW T1, 144(V0)
9D01C350  8C46009C   LW A2, 156(V0)
9D01C36C  AC891B3C   SW T1, 6972(A0)
9D01C378  AC861B48   SW A2, 6984(A0)
9D01C424  3C03A001   LUI V1, -24575
9D01C42C  8C63ACB4   LW V1, -21324(V1)
9D01C430  AC831AAC   SW V1, 6828(A0)
9D01C434  8C59000C   LW T9, 12(V0)
9D01C440  8C4E0018   LW T6, 24(V0)
9D01C44C  8C4B0024   LW T3, 36(V0)
9D01C458  8C480030   LW T0, 48(V0)
9D01C464  8C45003C   LW A1, 60(V0)
9D01C47C  AC991AB8   SW T9, 6840(A0)
9D01C488  AC8E1AC4   SW T6, 6852(A0)
9D01C494  AC8B1AD0   SW T3, 6864(A0)
9D01C4A0  AC881ADC   SW T0, 6876(A0)
9D01C4AC  AC851AE8   SW A1, 6888(A0)
9D01C4B8  8C580054   LW T8, 84(V0)
9D01C4C4  8C4D0060   LW T5, 96(V0)
9D01C4D0  8C4A006C   LW T2, 108(V0)
9D01C4DC  8C470078   LW A3, 120(V0)
9D01C4E8  8C430084   LW V1, 132(V0)
9D01C4F4  8C500048   LW S0, 72(V0)
9D01C4F8  AC901AF4   SW S0, 6900(A0)
9D01C508  AC981B00   SW T8, 6912(A0)
9D01C514  AC8D1B0C   SW T5, 6924(A0)
9D01C520  AC8A1B18   SW T2, 6936(A0)
9D01C52C  AC871B24   SW A3, 6948(A0)
9D01C538  AC831B30   SW V1, 6960(A0)
9D01C544  8C490090   LW T1, 144(V0)
9D01C550  8C46009C   LW A2, 156(V0)
9D01C56C  AC891B3C   SW T1, 6972(A0)
9D01C578  AC861B48   SW A2, 6984(A0)
548:                       src_ppu->curpal[i + 192].g = gui_pal[i].g;
9D01B64C  2462ACB4   ADDIU V0, V1, -21324
9D01B658  8C510004   LW S1, 4(V0)
9D01B664  8C4F0010   LW T7, 16(V0)
9D01B670  8C4C001C   LW T4, 28(V0)
9D01B67C  8C490028   LW T1, 40(V0)
9D01B688  8C460034   LW A2, 52(V0)
9D01B694  8C430040   LW V1, 64(V0)
9D01B6A4  AE0F1ABC   SW T7, 6844(S0)
9D01B6B0  AE0C1AC8   SW T4, 6856(S0)
9D01B6BC  AE091AD4   SW T1, 6868(S0)
9D01B6C8  AE061AE0   SW A2, 6880(S0)
9D01B6D4  AE031AEC   SW V1, 6892(S0)
9D01B6DC  8C59004C   LW T9, 76(V0)
9D01B6E8  8C4E0058   LW T6, 88(V0)
9D01B6F4  8C4B0064   LW T3, 100(V0)
9D01B700  8C480070   LW T0, 112(V0)
9D01B70C  8C45007C   LW A1, 124(V0)
9D01B724  AE191AF8   SW T9, 6904(S0)
9D01B730  AE0E1B04   SW T6, 6916(S0)
9D01B73C  AE0B1B10   SW T3, 6928(S0)
9D01B748  AE081B1C   SW T0, 6940(S0)
9D01B754  AE051B28   SW A1, 6952(S0)
9D01B760  8C4A0088   LW T2, 136(V0)
9D01B76C  8C470094   LW A3, 148(V0)
9D01B778  8C4300A0   LW V1, 160(V0)
9D01B788  AE0A1B34   SW T2, 6964(S0)
9D01B794  AE071B40   SW A3, 6976(S0)
9D01B7A0  AE031B4C   SW V1, 6988(S0)
9D01C228  2462ACB4   ADDIU V0, V1, -21324
9D01C238  8C580010   LW T8, 16(V0)
9D01C244  8C4D001C   LW T5, 28(V0)
9D01C250  8C4A0028   LW T2, 40(V0)
9D01C25C  8C470034   LW A3, 52(V0)
9D01C268  8C430040   LW V1, 64(V0)
9D01C26C  8C500004   LW S0, 4(V0)
9D01C270  AC901AB0   SW S0, 6832(A0)
9D01C280  AC981ABC   SW T8, 6844(A0)
9D01C28C  AC8D1AC8   SW T5, 6856(A0)
9D01C298  AC8A1AD4   SW T2, 6868(A0)
9D01C2A4  AC871AE0   SW A3, 6880(A0)
9D01C2B0  AC831AEC   SW V1, 6892(A0)
9D01C2BC  8C4F0058   LW T7, 88(V0)
9D01C2C8  8C4C0064   LW T4, 100(V0)
9D01C2D4  8C490070   LW T1, 112(V0)
9D01C2E0  8C46007C   LW A2, 124(V0)
9D01C2FC  8C50004C   LW S0, 76(V0)
9D01C300  AC901AF8   SW S0, 6904(A0)
9D01C30C  AC8F1B04   SW T7, 6916(A0)
9D01C318  AC8C1B10   SW T4, 6928(A0)
9D01C324  AC891B1C   SW T1, 6940(A0)
9D01C330  AC861B28   SW A2, 6952(A0)
9D01C33C  8C4B0088   LW T3, 136(V0)
9D01C348  8C480094   LW T0, 148(V0)
9D01C354  8C4500A0   LW A1, 160(V0)
9D01C364  AC8B1B34   SW T3, 6964(A0)
9D01C370  AC881B40   SW T0, 6976(A0)
9D01C37C  AC851B4C   SW A1, 6988(A0)
9D01C428  2462ACB4   ADDIU V0, V1, -21324
9D01C438  8C580010   LW T8, 16(V0)
9D01C444  8C4D001C   LW T5, 28(V0)
9D01C450  8C4A0028   LW T2, 40(V0)
9D01C45C  8C470034   LW A3, 52(V0)
9D01C468  8C430040   LW V1, 64(V0)
9D01C46C  8C500004   LW S0, 4(V0)
9D01C470  AC901AB0   SW S0, 6832(A0)
9D01C480  AC981ABC   SW T8, 6844(A0)
9D01C48C  AC8D1AC8   SW T5, 6856(A0)
9D01C498  AC8A1AD4   SW T2, 6868(A0)
9D01C4A4  AC871AE0   SW A3, 6880(A0)
9D01C4B0  AC831AEC   SW V1, 6892(A0)
9D01C4BC  8C4F0058   LW T7, 88(V0)
9D01C4C8  8C4C0064   LW T4, 100(V0)
9D01C4D4  8C490070   LW T1, 112(V0)
9D01C4E0  8C46007C   LW A2, 124(V0)
9D01C4FC  8C50004C   LW S0, 76(V0)
9D01C500  AC901AF8   SW S0, 6904(A0)
9D01C50C  AC8F1B04   SW T7, 6916(A0)
9D01C518  AC8C1B10   SW T4, 6928(A0)
9D01C524  AC891B1C   SW T1, 6940(A0)
9D01C530  AC861B28   SW A2, 6952(A0)
9D01C53C  8C4B0088   LW T3, 136(V0)
9D01C548  8C480094   LW T0, 148(V0)
9D01C554  8C4500A0   LW A1, 160(V0)
9D01C564  AC8B1B34   SW T3, 6964(A0)
9D01C570  AC881B40   SW T0, 6976(A0)
9D01C57C  AC851B4C   SW A1, 6988(A0)
549:                       src_ppu->curpal[i + 192].b = gui_pal[i].b;
9D01B65C  8C590008   LW T9, 8(V0)
9D01B668  8C4E0014   LW T6, 20(V0)
9D01B674  8C4B0020   LW T3, 32(V0)
9D01B680  8C48002C   LW T0, 44(V0)
9D01B68C  8C450038   LW A1, 56(V0)
9D01B69C  AE191AB4   SW T9, 6836(S0)
9D01B6A8  AE0E1AC0   SW T6, 6848(S0)
9D01B6B4  AE0B1ACC   SW T3, 6860(S0)
9D01B6C0  AE081AD8   SW T0, 6872(S0)
9D01B6CC  AE051AE4   SW A1, 6884(S0)
9D01B6E0  8C580050   LW T8, 80(V0)
9D01B6EC  8C4D005C   LW T5, 92(V0)
9D01B6F8  8C4A0068   LW T2, 104(V0)
9D01B704  8C470074   LW A3, 116(V0)
9D01B710  8C440080   LW A0, 128(V0)
9D01B718  8C520044   LW S2, 68(V0)
9D01B728  AE181AFC   SW T8, 6908(S0)
9D01B734  AE0D1B08   SW T5, 6920(S0)
9D01B740  AE0A1B14   SW T2, 6932(S0)
9D01B74C  AE071B20   SW A3, 6944(S0)
9D01B758  AE041B2C   SW A0, 6956(S0)
9D01B764  8C49008C   LW T1, 140(V0)
9D01B770  8C460098   LW A2, 152(V0)
9D01B77C  8C4200A4   LW V0, 164(V0)
9D01B78C  AE091B38   SW T1, 6968(S0)
9D01B798  AE061B44   SW A2, 6980(S0)
9D01B7A4  AE021B50   SW V0, 6992(S0)
9D01C23C  8C4F0014   LW T7, 20(V0)
9D01C248  8C4C0020   LW T4, 32(V0)
9D01C254  8C49002C   LW T1, 44(V0)
9D01C260  8C460038   LW A2, 56(V0)
9D01C274  8C500008   LW S0, 8(V0)
9D01C278  AC901AB4   SW S0, 6836(A0)
9D01C284  AC8F1AC0   SW T7, 6848(A0)
9D01C290  AC8C1ACC   SW T4, 6860(A0)
9D01C29C  AC891AD8   SW T1, 6872(A0)
9D01C2A8  AC861AE4   SW A2, 6884(A0)
9D01C2B4  8C590050   LW T9, 80(V0)
9D01C2C0  8C4E005C   LW T6, 92(V0)
9D01C2CC  8C4B0068   LW T3, 104(V0)
9D01C2D8  8C480074   LW T0, 116(V0)
9D01C2E4  8C450080   LW A1, 128(V0)
9D01C2EC  8C500044   LW S0, 68(V0)
9D01C2F0  AC901AF0   SW S0, 6896(A0)
9D01C304  AC991AFC   SW T9, 6908(A0)
9D01C310  AC8E1B08   SW T6, 6920(A0)
9D01C31C  AC8B1B14   SW T3, 6932(A0)
9D01C328  AC881B20   SW T0, 6944(A0)
9D01C334  AC851B2C   SW A1, 6956(A0)
9D01C340  8C4A008C   LW T2, 140(V0)
9D01C34C  8C470098   LW A3, 152(V0)
9D01C358  8C4200A4   LW V0, 164(V0)
9D01C35C  3C03A000   LUI V1, -24576
9D01C360  246303D4   ADDIU V1, V1, 980
9D01C368  AC8A1B38   SW T2, 6968(A0)
9D01C374  AC871B44   SW A3, 6980(A0)
9D01C380  AC821B50   SW V0, 6992(A0)
9D01C43C  8C4F0014   LW T7, 20(V0)
9D01C448  8C4C0020   LW T4, 32(V0)
9D01C454  8C49002C   LW T1, 44(V0)
9D01C460  8C460038   LW A2, 56(V0)
9D01C474  8C500008   LW S0, 8(V0)
9D01C478  AC901AB4   SW S0, 6836(A0)
9D01C484  AC8F1AC0   SW T7, 6848(A0)
9D01C490  AC8C1ACC   SW T4, 6860(A0)
9D01C49C  AC891AD8   SW T1, 6872(A0)
9D01C4A8  AC861AE4   SW A2, 6884(A0)
9D01C4B4  8C590050   LW T9, 80(V0)
9D01C4C0  8C4E005C   LW T6, 92(V0)
9D01C4CC  8C4B0068   LW T3, 104(V0)
9D01C4D8  8C480074   LW T0, 116(V0)
9D01C4E4  8C450080   LW A1, 128(V0)
9D01C4EC  8C500044   LW S0, 68(V0)
9D01C4F0  AC901AF0   SW S0, 6896(A0)
9D01C504  AC991AFC   SW T9, 6908(A0)
9D01C510  AC8E1B08   SW T6, 6920(A0)
9D01C51C  AC8B1B14   SW T3, 6932(A0)
9D01C528  AC881B20   SW T0, 6944(A0)
9D01C534  AC851B2C   SW A1, 6956(A0)
9D01C540  8C4A008C   LW T2, 140(V0)
9D01C54C  8C470098   LW A3, 152(V0)
9D01C558  8C4200A4   LW V0, 164(V0)
9D01C55C  3C03A000   LUI V1, -24576
9D01C560  246303D4   ADDIU V1, V1, 980
9D01C568  AC8A1B38   SW T2, 6968(A0)
9D01C574  AC871B44   SW A3, 6980(A0)
9D01C580  AC821B50   SW V0, 6992(A0)
550:                    }
551:                 }
552:                 
553:                 uint16 myPalette[256];
554:                 
555:                 /* copy nes palette over to hardware */
556:                 static void set_palette(rgb_t *pal)
557:                 {
558:                 	uint16 c;
559:                 
560:                    int i;
561:                 
562:                    for (i = 0; i < 256; i++)
9D01B7E0  14A9FFF3   BNE A1, T1, .LBB44, .LBB45
9D01C3BC  1467FFF3   BNE V1, A3, .LBB73, .LBB74
9D01C5BC  1467FFF3   BNE V1, A3, .LBB87, .LBB88
563:                    {
564:                       c=(pal[i].b>>3)+((pal[i].g>>2)<<5)+((pal[i].r>>3)<<11);
9D01B7B0  8C680004   LW T0, 4(V1)
9D01C38C  8C460004   LW A2, 4(V0)
9D01C58C  8C460004   LW A2, 4(V0)
565:                       //myPalette[i]=(c>>8)|((c&0xff)<<8);
566:                       myPalette[i]=c;
9D01B7D8  A4A60000   SH A2, 0(A1)
9D01C3B4  A4640000   SH A0, 0(V1)
9D01C5B4  A4640000   SH A0, 0(V1)
9D01C5B8  24630002   ADDIU V1, V1, 2
9D01C5BC  1467FFF3   BNE V1, A3, .LBB87, .LBB88
9D01C5C0  2442000C   ADDIU V0, V0, 12
567:                    }
568:                 
569:                 }
570:                 
571:                 /* build the emulator specific palette based on a 64-entry palette
572:                 ** input palette can be either nes_palette or a 64-entry RGB palette
573:                 ** read in from disk (i.e. for VS games)
574:                 */
575:                 void ppu_setpal(ppu_t *src_ppu, rgb_t *pal)
576:                 {
9D01C1D0  248217AC   ADDIU V0, A0, 6060
9D01C21C  27BDFFF8   ADDIU SP, SP, -8
9D01C220  AFB00004   SW S0, 4(SP)
577:                    ppu_buildpalette(src_ppu, pal);
578:                    //vid_setpalette(src_ppu->curpal);
579:                    set_palette(src_ppu->curpal);
9D01B7A8  260311AC   ADDIU V1, S0, 4524
9D01C384  248211AC   ADDIU V0, A0, 4524
9D01C388  24670200   ADDIU A3, V1, 512
9D01C584  248211AC   ADDIU V0, A0, 4524
9D01C588  24670200   ADDIU A3, V1, 512
580:                 }
9D01C3C4  8FB00004   LW S0, 4(SP)
9D01C3C8  03E00008   JR RA
9D01C3CC  27BD0008   ADDIU SP, SP, 8
581:                 
582:                 void ppu_setdefaultpal(ppu_t *src_ppu)
583:                 {
9D01C3D0  3C03A000   LUI V1, -24576
9D01C3D4  246305D4   ADDIU V1, V1, 1492
9D01C3D8  248217AC   ADDIU V0, A0, 6060
9D01C3DC  24660300   ADDIU A2, V1, 768
9D01C41C  27BDFFF8   ADDIU SP, SP, -8
9D01C420  AFB00004   SW S0, 4(SP)
584:                    ppu_setpal(src_ppu, nes_palette);
585:                 }
9D01C5C4  8FB00004   LW S0, 4(SP)
9D01C5C8  03E00008   JR RA
9D01C5CC  27BD0008   ADDIU SP, SP, 8
586:                 
587:                 void ppu_setlatchfunc(ppulatchfunc_t func)
588:                 {
589:                    ppu.latchfunc = func;
9D01C5D0  3C02A000   LUI V0, -24576
9D01C5D4  03E00008   JR RA
9D01C5D8  AC447A78   SW A0, 31352(V0)
590:                 }
591:                 
592:                 void ppu_setvromswitch(ppuvromswitch_t func)
593:                 {
594:                    ppu.vromswitch = func;
9D01C5DC  3C02A000   LUI V0, -24576
9D01C5E0  03E00008   JR RA
9D01C5E4  AC447A7C   SW A0, 31356(V0)
595:                 }
596:                 
597:                 /* rendering routines */
598:                 INLINE void draw_bgtile(uint8 *surface, uint8 pat1, uint8 pat2, 
599:                                         const uint8 *colors)
600:                 {
601:                    uint32 pattern = ((pat2 & 0xAA) << 8) | ((pat2 & 0x55) << 1)
9D01CD88  2416FFAA   ADDIU S6, ZERO, -86
9D01CD8C  0B407373   J 0x9D01CDCC
9D01CD90  01401821   ADDU V1, T2, ZERO
9D01CE10  01362824   AND A1, T1, S6
9D01CE14  31290055   ANDI T1, T1, 85
9D01CE18  00052A00   SLL A1, A1, 8
9D01CE1C  00094840   SLL T1, T1, 1
9D01CE20  00A92825   OR A1, A1, T1
9D01D3CC  240CFFAA   ADDIU T4, ZERO, -86
9D01D518  006CA824   AND S5, V1, T4
9D01D51C  30630055   ANDI V1, V1, 85
9D01D520  0015AA00   SLL S5, S5, 8
9D01D524  00031840   SLL V1, V1, 1
9D01D528  02A31825   OR V1, S5, V1
9D01D844  240BFFAA   ADDIU T3, ZERO, -86
9D01D890  014B1824   AND V1, T2, T3
9D01D894  314A0055   ANDI T2, T2, 85
9D01D898  00031A00   SLL V1, V1, 8
9D01D89C  000A5040   SLL T2, T2, 1
9D01D8A0  006A1825   OR V1, V1, T2
602:                                     | ((pat1 & 0xAA) << 7) | (pat1 & 0x55);
9D01CE24  310E0055   ANDI T6, T0, 85
9D01CE28  01164024   AND T0, T0, S6
9D01CE2C  00AE2825   OR A1, A1, T6
9D01CE30  000841C0   SLL T0, T0, 7
9D01CE34  00A82825   OR A1, A1, T0
9D01D52C  32750055   ANDI S5, S3, 85
9D01D530  026C9824   AND S3, S3, T4
9D01D534  00751825   OR V1, V1, S5
9D01D538  001399C0   SLL S3, S3, 7
9D01D53C  00731825   OR V1, V1, S3
9D01D8A4  31320055   ANDI S2, T1, 85
9D01D8A8  012B4824   AND T1, T1, T3
9D01D8AC  00721825   OR V1, V1, S2
9D01D8B0  000949C0   SLL T1, T1, 7
9D01D8B4  00691825   OR V1, V1, T1
603:                    
604:                    *surface++ = colors[(pattern >> 14) & 3];
9D01CE3C  00054382   SRL T0, A1, 14
9D01CE40  00884021   ADDU T0, A0, T0
9D01CE44  91090000   LBU T1, 0(T0)
9D01CE50  A2A90000   SB T1, 0(S5)
9D01D540  00039B82   SRL S3, V1, 14
9D01D544  00F39821   ADDU S3, A3, S3
9D01D548  92750000   LBU S5, 0(S3)
9D01D554  A0550000   SB S5, 0(V0)
9D01D8B8  00034B82   SRL T1, V1, 14
9D01D8BC  00E94821   ADDU T1, A3, T1
9D01D8C0  912A0000   LBU T2, 0(T1)
9D01D8CC  A04A0000   SB T2, 0(V0)
605:                    *surface++ = colors[(pattern >> 6) & 3];
9D01CE48  7CA80980   EXT T0, A1, 6, 2
9D01CE4C  00884021   ADDU T0, A0, T0
9D01CE54  91090000   LBU T1, 0(T0)
9D01CE60  A2A90001   SB T1, 1(S5)
9D01D54C  7C730980   EXT S3, V1, 6, 2
9D01D550  00F39821   ADDU S3, A3, S3
9D01D558  92750000   LBU S5, 0(S3)
9D01D564  A0550001   SB S5, 1(V0)
9D01D8C4  7C690980   EXT T1, V1, 6, 2
9D01D8C8  00E94821   ADDU T1, A3, T1
9D01D8D0  912A0000   LBU T2, 0(T1)
9D01D8DC  A04A0001   SB T2, 1(V0)
606:                    *surface++ = colors[(pattern >> 12) & 3];
9D01CE58  7CA80B00   EXT T0, A1, 12, 2
9D01CE5C  00884021   ADDU T0, A0, T0
9D01CE64  91090000   LBU T1, 0(T0)
9D01CE70  A2A90002   SB T1, 2(S5)
9D01D55C  7C730B00   EXT S3, V1, 12, 2
9D01D560  00F39821   ADDU S3, A3, S3
9D01D568  92750000   LBU S5, 0(S3)
9D01D574  A0550002   SB S5, 2(V0)
9D01D8D4  7C690B00   EXT T1, V1, 12, 2
9D01D8D8  00E94821   ADDU T1, A3, T1
9D01D8E0  912A0000   LBU T2, 0(T1)
9D01D8EC  A04A0002   SB T2, 2(V0)
607:                    *surface++ = colors[(pattern >> 4) & 3];
9D01CE68  7CA80900   EXT T0, A1, 4, 2
9D01CE6C  00884021   ADDU T0, A0, T0
9D01CE74  91090000   LBU T1, 0(T0)
9D01CE80  A2A90003   SB T1, 3(S5)
9D01D56C  7C730900   EXT S3, V1, 4, 2
9D01D570  00F39821   ADDU S3, A3, S3
9D01D578  92750000   LBU S5, 0(S3)
9D01D584  A0550003   SB S5, 3(V0)
9D01D8E4  7C690900   EXT T1, V1, 4, 2
9D01D8E8  00E94821   ADDU T1, A3, T1
9D01D8F0  912A0000   LBU T2, 0(T1)
9D01D8FC  A04A0003   SB T2, 3(V0)
608:                    *surface++ = colors[(pattern >> 10) & 3];
9D01CE78  7CA80A80   EXT T0, A1, 10, 2
9D01CE7C  00884021   ADDU T0, A0, T0
9D01CE84  91090000   LBU T1, 0(T0)
9D01CE90  A2A90004   SB T1, 4(S5)
9D01D57C  7C730A80   EXT S3, V1, 10, 2
9D01D580  00F39821   ADDU S3, A3, S3
9D01D588  92750000   LBU S5, 0(S3)
9D01D594  A0550004   SB S5, 4(V0)
9D01D8F4  7C690A80   EXT T1, V1, 10, 2
9D01D8F8  00E94821   ADDU T1, A3, T1
9D01D900  912A0000   LBU T2, 0(T1)
9D01D90C  A04A0004   SB T2, 4(V0)
609:                    *surface++ = colors[(pattern >> 2) & 3];
9D01CE88  7CA80880   EXT T0, A1, 2, 2
9D01CE8C  00884021   ADDU T0, A0, T0
9D01CE94  91090000   LBU T1, 0(T0)
9D01CEA0  A2A90005   SB T1, 5(S5)
9D01D58C  7C730880   EXT S3, V1, 2, 2
9D01D590  00F39821   ADDU S3, A3, S3
9D01D598  92750000   LBU S5, 0(S3)
9D01D5A4  A0550005   SB S5, 5(V0)
9D01D904  7C690880   EXT T1, V1, 2, 2
9D01D908  00E94821   ADDU T1, A3, T1
9D01D910  912A0000   LBU T2, 0(T1)
9D01D91C  A04A0005   SB T2, 5(V0)
610:                    *surface++ = colors[(pattern >> 8) & 3];
9D01CE98  7CA80A00   EXT T0, A1, 8, 2
9D01CE9C  00884021   ADDU T0, A0, T0
9D01CEA4  91080000   LBU T0, 0(T0)
9D01CEB0  A2A80006   SB T0, 6(S5)
9D01D59C  7C730A00   EXT S3, V1, 8, 2
9D01D5A0  00F39821   ADDU S3, A3, S3
9D01D5A8  92730000   LBU S3, 0(S3)
9D01D5B4  A0530006   SB S3, 6(V0)
9D01D914  7C690A00   EXT T1, V1, 8, 2
9D01D918  00E94821   ADDU T1, A3, T1
9D01D920  91290000   LBU T1, 0(T1)
9D01D92C  A0490006   SB T1, 6(V0)
611:                    *surface = colors[pattern & 3];
9D01CEA8  30A50003   ANDI A1, A1, 3
9D01CEAC  00852021   ADDU A0, A0, A1
9D01CEB4  90850000   LBU A1, 0(A0)
9D01CEC8  A2A50007   SB A1, 7(S5)
9D01D5AC  30630003   ANDI V1, V1, 3
9D01D5B0  00E31821   ADDU V1, A3, V1
9D01D5B8  90730000   LBU S3, 0(V1)
9D01D5C4  A0530007   SB S3, 7(V0)
9D01D924  30630003   ANDI V1, V1, 3
9D01D928  00E31821   ADDU V1, A3, V1
9D01D930  90630000   LBU V1, 0(V1)
9D01D934  A0430007   SB V1, 7(V0)
612:                 }
613:                 
614:                 INLINE int draw_oamtile(uint8 *surface, uint8 attrib, uint8 pat1, 
615:                                         uint8 pat2, const uint8 *col_tbl, bool check_strike)
616:                 {
617:                    int strike_pixel = -1;
9D01D274  2B180000   SLTI T8, T8, 0
9D01D278  240F0007   ADDIU T7, ZERO, 7
9D01D27C  0B4073FA   J 0x9D01CFE8
9D01D280  01F8280A   MOVZ A1, T7, T8
618:                    uint32 color = ((pat2 & 0xAA) << 8) | ((pat2 & 0x55) << 1)
9D01CA90  2402FFAA   ADDIU V0, ZERO, -86
9D01CA94  00A24024   AND T0, A1, V0
9D01CA98  30A50055   ANDI A1, A1, 85
9D01CA9C  00084200   SLL T0, T0, 8
9D01CAA0  00052840   SLL A1, A1, 1
9D01CAA4  01054025   OR T0, T0, A1
619:                                   | ((pat1 & 0xAA) << 7) | (pat1 & 0x55);
9D01CAA8  30850055   ANDI A1, A0, 85
9D01CAAC  00822024   AND A0, A0, V0
9D01CAB0  01052825   OR A1, T0, A1
9D01CAB4  000421C0   SLL A0, A0, 7
9D01CABC  00A42825   OR A1, A1, A0
620:                 
621:                    /* sprite is not 100% transparent */
622:                    if (color)
9D01CAC0  10A0005E   BEQ A1, ZERO, .LBE190, .LBE188
9D01CAC4  02E21021   ADDU V0, S7, V0
623:                    {
624:                       uint8 colors[8];
625:                 
626:                       /* swap pixels around if our tile is flipped */
627:                       if (0 == (attrib & OAMF_HFLIP))
9D01CAC8  30640040   ANDI A0, V1, 64
9D01CACC  1480013E   BNE A0, ZERO, 0x9D01CFC8
9D01CAD0  00057382   SRL T6, A1, 14
628:                       {
629:                          colors[0] = (color >> 14) & 3;
9D01CAD4  00052382   SRL A0, A1, 14
630:                          colors[1] = (color >> 6) & 3;
9D01CAD8  7CA80980   EXT T0, A1, 6, 2
631:                          colors[2] = (color >> 12) & 3;
9D01CADC  7CA90B00   EXT T1, A1, 12, 2
632:                          colors[3] = (color >> 4) & 3;
9D01CAE0  7CAA0900   EXT T2, A1, 4, 2
633:                          colors[4] = (color >> 10) & 3;
9D01CAE4  7CAB0A80   EXT T3, A1, 10, 2
634:                          colors[5] = (color >> 2) & 3;
9D01CAE8  7CAC0880   EXT T4, A1, 2, 2
635:                          colors[6] = (color >> 8) & 3;
9D01CAEC  7CAD0A00   EXT T5, A1, 8, 2
636:                          colors[7] = color & 3;
9D01CAF0  30AE0003   ANDI T6, A1, 3
637:                       }
638:                       else
639:                       {
640:                          colors[7] = (color >> 14) & 3;
641:                          colors[6] = (color >> 6) & 3;
9D01CFC8  7CAD0980   EXT T5, A1, 6, 2
642:                          colors[5] = (color >> 12) & 3;
9D01CFCC  7CAC0B00   EXT T4, A1, 12, 2
643:                          colors[4] = (color >> 4) & 3;
9D01CFD0  7CAB0900   EXT T3, A1, 4, 2
644:                          colors[3] = (color >> 10) & 3;
9D01CFD4  7CAA0A80   EXT T2, A1, 10, 2
645:                          colors[2] = (color >> 2) & 3;
9D01CFD8  7CA90880   EXT T1, A1, 2, 2
646:                          colors[1] = (color >> 8) & 3;
9D01CFDC  7CA80A00   EXT T0, A1, 8, 2
647:                          colors[0] = color & 3;
9D01CFE0  0B4072BD   J 0x9D01CAF4
9D01CFE4  30A40003   ANDI A0, A1, 3
648:                       }
649:                 
650:                       /* check for solid sprite pixel overlapping solid bg pixel */
651:                       if (check_strike)
9D01CAF4  11E0013C   BEQ T7, ZERO, 0x9D01CFE8
9D01CAF8  2405FFFF   ADDIU A1, ZERO, -1
652:                       {
653:                          if (colors[0] && BG_SOLID(surface[0]))
9D01CAFC  108001BC   BEQ A0, ZERO, 0x9D01D1F0
9D01CB00  00000000   NOP
9D01CB04  82C50000   LB A1, 0(S6)
9D01CB08  04A001B9   BLTZ A1, 0x9D01D1F0
9D01CB0C  00000000   NOP
654:                             strike_pixel = 0;
655:                          else if (colors[1] && BG_SOLID(surface[1]))
9D01D1F0  11000004   BEQ T0, ZERO, 0x9D01D204
9D01D1F4  00000000   NOP
9D01D1F8  82CF0001   LB T7, 1(S6)
9D01D1FC  05E1FF7A   BGEZ T7, 0x9D01CFE8
9D01D200  24050001   ADDIU A1, ZERO, 1
656:                             strike_pixel = 1;
657:                          else if (colors[2] && BG_SOLID(surface[2]))
9D01D204  11200004   BEQ T1, ZERO, 0x9D01D218
9D01D208  00000000   NOP
9D01D20C  82CF0002   LB T7, 2(S6)
9D01D210  05E1FF75   BGEZ T7, 0x9D01CFE8
9D01D214  24050002   ADDIU A1, ZERO, 2
658:                             strike_pixel = 2;
659:                          else if (colors[3] && BG_SOLID(surface[3]))
9D01D218  11400004   BEQ T2, ZERO, 0x9D01D22C
9D01D21C  00000000   NOP
9D01D220  82CF0003   LB T7, 3(S6)
9D01D224  05E1FF70   BGEZ T7, 0x9D01CFE8
9D01D228  24050003   ADDIU A1, ZERO, 3
660:                             strike_pixel = 3;
661:                          else if (colors[4] && BG_SOLID(surface[4]))
9D01D22C  11600004   BEQ T3, ZERO, 0x9D01D240
9D01D230  00000000   NOP
9D01D234  82CF0004   LB T7, 4(S6)
9D01D238  05E1FF6B   BGEZ T7, 0x9D01CFE8
9D01D23C  24050004   ADDIU A1, ZERO, 4
662:                             strike_pixel = 4;
663:                          else if (colors[5] && BG_SOLID(surface[5]))
9D01D240  11800004   BEQ T4, ZERO, 0x9D01D254
9D01D244  00000000   NOP
9D01D248  82CF0005   LB T7, 5(S6)
9D01D24C  05E1FF66   BGEZ T7, 0x9D01CFE8
9D01D250  24050005   ADDIU A1, ZERO, 5
664:                             strike_pixel = 5;
665:                          else if (colors[6] && BG_SOLID(surface[6]))
9D01D254  11A00004   BEQ T5, ZERO, 0x9D01D268
9D01D258  00000000   NOP
9D01D25C  82CF0006   LB T7, 6(S6)
9D01D260  05E1FF61   BGEZ T7, 0x9D01CFE8
9D01D264  24050006   ADDIU A1, ZERO, 6
666:                             strike_pixel = 6;
667:                          else if (colors[7] && BG_SOLID(surface[7]))
9D01D268  11C0FF5F   BEQ T6, ZERO, 0x9D01CFE8
9D01D26C  2405FFFF   ADDIU A1, ZERO, -1
9D01D270  82D80007   LB T8, 7(S6)
668:                             strike_pixel = 7;
669:                       }
670:                 
671:                       /* draw the character */
672:                       if (attrib & OAMF_BEHIND)
9D01CB10  30630020   ANDI V1, V1, 32
9D01CB14  1060016E   BEQ V1, ZERO, 0x9D01D0D0
9D01CB18  00002821   ADDU A1, ZERO, ZERO
9D01CFE8  30630020   ANDI V1, V1, 32
9D01CFEC  10600036   BEQ V1, ZERO, 0x9D01D0C8
9D01CFF0  00000000   NOP
673:                       {
674:                          if (colors[0])
9D01CFF4  1080FECC   BEQ A0, ZERO, 0x9D01CB28
9D01CFF8  00000000   NOP
675:                             surface[0] = SP_PIXEL | (BG_CLEAR(surface[0]) ? col_tbl[colors[0]] : surface[0]);
9D01CB1C  92CF0000   LBU T7, 0(S6)
9D01CB20  35EF0040   ORI T7, T7, 64
9D01CB24  A2CF0000   SB T7, 0(S6)
9D01CFFC  92CF0000   LBU T7, 0(S6)
9D01D000  7C0FC420   SEB T8, T7
9D01D004  0701FEC7   BGEZ T8, 0x9D01CB24
9D01D008  35EF0040   ORI T7, T7, 64
9D01D00C  00442021   ADDU A0, V0, A0
9D01D010  908F0000   LBU T7, 0(A0)
9D01D014  35EF0040   ORI T7, T7, 64
9D01D018  31EF00FF   ANDI T7, T7, 255
9D01D01C  0B4072CA   J 0x9D01CB28
9D01D020  A2CF0000   SB T7, 0(S6)
676:                          if (colors[1])
9D01CB28  11000006   BEQ T0, ZERO, 0x9D01CB44
9D01CB2C  00000000   NOP
677:                             surface[1] = SP_PIXEL | (BG_CLEAR(surface[1]) ? col_tbl[colors[1]] : surface[1]);
9D01CB30  92C40001   LBU A0, 1(S6)
9D01CB34  7C047C20   SEB T7, A0
9D01CB38  05E0015D   BLTZ T7, 0x9D01D0B0
9D01CB3C  34840040   ORI A0, A0, 64
9D01CB40  A2C40001   SB A0, 1(S6)
9D01D0B0  00484021   ADDU T0, V0, T0
9D01D0B4  91040000   LBU A0, 0(T0)
9D01D0B8  34840040   ORI A0, A0, 64
9D01D0BC  308400FF   ANDI A0, A0, 255
9D01D0C0  0B4072D1   J 0x9D01CB44
9D01D0C4  A2C40001   SB A0, 1(S6)
678:                          if (colors[2])
9D01CB44  11200006   BEQ T1, ZERO, 0x9D01CB60
9D01CB48  00000000   NOP
679:                             surface[2] = SP_PIXEL | (BG_CLEAR(surface[2]) ? col_tbl[colors[2]] : surface[2]);
9D01CB4C  92C40002   LBU A0, 2(S6)
9D01CB50  7C044420   SEB T0, A0
9D01CB54  05000150   BLTZ T0, 0x9D01D098
9D01CB58  34840040   ORI A0, A0, 64
9D01CB5C  A2C40002   SB A0, 2(S6)
9D01D098  00494821   ADDU T1, V0, T1
9D01D09C  91240000   LBU A0, 0(T1)
9D01D0A0  34840040   ORI A0, A0, 64
9D01D0A4  308400FF   ANDI A0, A0, 255
9D01D0A8  0B4072D8   J 0x9D01CB60
9D01D0AC  A2C40002   SB A0, 2(S6)
680:                          if (colors[3])
9D01CB60  11400006   BEQ T2, ZERO, 0x9D01CB7C
9D01CB64  00000000   NOP
681:                             surface[3] = SP_PIXEL | (BG_CLEAR(surface[3]) ? col_tbl[colors[3]] : surface[3]);
9D01CB68  92C40003   LBU A0, 3(S6)
9D01CB6C  7C044420   SEB T0, A0
9D01CB70  05000143   BLTZ T0, 0x9D01D080
9D01CB74  34840040   ORI A0, A0, 64
9D01CB78  A2C40003   SB A0, 3(S6)
9D01D080  004A5021   ADDU T2, V0, T2
9D01D084  91440000   LBU A0, 0(T2)
9D01D088  34840040   ORI A0, A0, 64
9D01D08C  308400FF   ANDI A0, A0, 255
9D01D090  0B4072DF   J 0x9D01CB7C
9D01D094  A2C40003   SB A0, 3(S6)
682:                          if (colors[4])
9D01CB7C  11600006   BEQ T3, ZERO, 0x9D01CB98
9D01CB80  00000000   NOP
683:                             surface[4] = SP_PIXEL | (BG_CLEAR(surface[4]) ? col_tbl[colors[4]] : surface[4]);
9D01CB84  92C40004   LBU A0, 4(S6)
9D01CB88  7C044420   SEB T0, A0
9D01CB8C  05000136   BLTZ T0, 0x9D01D068
9D01CB90  34840040   ORI A0, A0, 64
9D01CB94  A2C40004   SB A0, 4(S6)
9D01D068  004B5821   ADDU T3, V0, T3
9D01D06C  91640000   LBU A0, 0(T3)
9D01D070  34840040   ORI A0, A0, 64
9D01D074  308400FF   ANDI A0, A0, 255
9D01D078  0B4072E6   J 0x9D01CB98
9D01D07C  A2C40004   SB A0, 4(S6)
684:                          if (colors[5])
9D01CB98  11800006   BEQ T4, ZERO, 0x9D01CBB4
9D01CB9C  00000000   NOP
685:                             surface[5] = SP_PIXEL | (BG_CLEAR(surface[5]) ? col_tbl[colors[5]] : surface[5]);
9D01CBA0  92C40005   LBU A0, 5(S6)
9D01CBA4  7C044420   SEB T0, A0
9D01CBA8  05000129   BLTZ T0, 0x9D01D050
9D01CBAC  34840040   ORI A0, A0, 64
9D01CBB0  A2C40005   SB A0, 5(S6)
9D01D050  004C6021   ADDU T4, V0, T4
9D01D054  91840000   LBU A0, 0(T4)
9D01D058  34840040   ORI A0, A0, 64
9D01D05C  308400FF   ANDI A0, A0, 255
9D01D060  0B4072ED   J 0x9D01CBB4
9D01D064  A2C40005   SB A0, 5(S6)
686:                          if (colors[6])
9D01CBB4  11A00006   BEQ T5, ZERO, 0x9D01CBD0
9D01CBB8  00000000   NOP
687:                             surface[6] = SP_PIXEL | (BG_CLEAR(surface[6]) ? col_tbl[colors[6]] : surface[6]);
9D01CBBC  92C40006   LBU A0, 6(S6)
9D01CBC0  7C044420   SEB T0, A0
9D01CBC4  0500011C   BLTZ T0, 0x9D01D038
9D01CBC8  34840040   ORI A0, A0, 64
9D01CBCC  A2C40006   SB A0, 6(S6)
9D01D038  004D6821   ADDU T5, V0, T5
9D01D03C  91A40000   LBU A0, 0(T5)
9D01D040  34840040   ORI A0, A0, 64
9D01D044  308400FF   ANDI A0, A0, 255
9D01D048  0B4072F4   J 0x9D01CBD0
9D01D04C  A2C40006   SB A0, 6(S6)
688:                          if (colors[7])
9D01CBD0  51C00007   BEQL T6, ZERO, 0x9D01CBF0
9D01CBD4  2402FFFF   ADDIU V0, ZERO, -1
689:                             surface[7] = SP_PIXEL | (BG_CLEAR(surface[7]) ? col_tbl[colors[7]] : surface[7]);
9D01CBD8  92C40007   LBU A0, 7(S6)
9D01CBDC  7C044420   SEB T0, A0
9D01CBE0  05000110   BLTZ T0, 0x9D01D024
9D01CBE4  34840040   ORI A0, A0, 64
9D01CBE8  A2C40007   SB A0, 7(S6)
9D01D024  004E1021   ADDU V0, V0, T6
9D01D028  90440000   LBU A0, 0(V0)
9D01D02C  34840040   ORI A0, A0, 64
9D01D030  0B4072FA   J 0x9D01CBE8
9D01D034  308400FF   ANDI A0, A0, 255
690:                       }
691:                       else
692:                       {
693:                          if (colors[0] && SP_CLEAR(surface[0]))
9D01D0C8  10800008   BEQ A0, ZERO, 0x9D01D0EC
9D01D0CC  00000000   NOP
9D01D0D0  92CF0000   LBU T7, 0(S6)
9D01D0D4  31EF0040   ANDI T7, T7, 64
9D01D0D8  15E00004   BNE T7, ZERO, 0x9D01D0EC
9D01D0DC  00442021   ADDU A0, V0, A0
694:                             surface[0] = SP_PIXEL | col_tbl[colors[0]];
9D01D0E0  90840000   LBU A0, 0(A0)
9D01D0E4  34840040   ORI A0, A0, 64
9D01D0E8  A2C40000   SB A0, 0(S6)
695:                          if (colors[1] && SP_CLEAR(surface[1]))
9D01D0EC  11000008   BEQ T0, ZERO, 0x9D01D110
9D01D0F0  00000000   NOP
9D01D0F4  92C40001   LBU A0, 1(S6)
9D01D0F8  30840040   ANDI A0, A0, 64
9D01D0FC  14800004   BNE A0, ZERO, 0x9D01D110
9D01D100  00484021   ADDU T0, V0, T0
696:                             surface[1] = SP_PIXEL | col_tbl[colors[1]];
9D01D104  91040000   LBU A0, 0(T0)
9D01D108  34840040   ORI A0, A0, 64
9D01D10C  A2C40001   SB A0, 1(S6)
697:                          if (colors[2] && SP_CLEAR(surface[2]))
9D01D110  11200008   BEQ T1, ZERO, 0x9D01D134
9D01D114  00000000   NOP
9D01D118  92C40002   LBU A0, 2(S6)
9D01D11C  30840040   ANDI A0, A0, 64
9D01D120  14800004   BNE A0, ZERO, 0x9D01D134
9D01D124  00494821   ADDU T1, V0, T1
698:                             surface[2] = SP_PIXEL | col_tbl[colors[2]];
9D01D128  91240000   LBU A0, 0(T1)
9D01D12C  34840040   ORI A0, A0, 64
9D01D130  A2C40002   SB A0, 2(S6)
699:                          if (colors[3] && SP_CLEAR(surface[3]))
9D01D134  11400008   BEQ T2, ZERO, 0x9D01D158
9D01D138  00000000   NOP
9D01D13C  92C40003   LBU A0, 3(S6)
9D01D140  30840040   ANDI A0, A0, 64
9D01D144  14800004   BNE A0, ZERO, 0x9D01D158
9D01D148  004A5021   ADDU T2, V0, T2
700:                             surface[3] = SP_PIXEL | col_tbl[colors[3]];
9D01D14C  91440000   LBU A0, 0(T2)
9D01D150  34840040   ORI A0, A0, 64
9D01D154  A2C40003   SB A0, 3(S6)
701:                          if (colors[4] && SP_CLEAR(surface[4]))
9D01D158  11600008   BEQ T3, ZERO, 0x9D01D17C
9D01D15C  00000000   NOP
9D01D160  92C40004   LBU A0, 4(S6)
9D01D164  30840040   ANDI A0, A0, 64
9D01D168  14800004   BNE A0, ZERO, 0x9D01D17C
9D01D16C  004B5821   ADDU T3, V0, T3
702:                             surface[4] = SP_PIXEL | col_tbl[colors[4]];
9D01D170  91640000   LBU A0, 0(T3)
9D01D174  34840040   ORI A0, A0, 64
9D01D178  A2C40004   SB A0, 4(S6)
703:                          if (colors[5] && SP_CLEAR(surface[5]))
9D01D17C  11800008   BEQ T4, ZERO, 0x9D01D1A0
9D01D180  00000000   NOP
9D01D184  92C40005   LBU A0, 5(S6)
9D01D188  30840040   ANDI A0, A0, 64
9D01D18C  14800004   BNE A0, ZERO, 0x9D01D1A0
9D01D190  004C6021   ADDU T4, V0, T4
704:                             surface[5] = SP_PIXEL | col_tbl[colors[5]];
9D01D194  91840000   LBU A0, 0(T4)
9D01D198  34840040   ORI A0, A0, 64
9D01D19C  A2C40005   SB A0, 5(S6)
705:                          if (colors[6] && SP_CLEAR(surface[6]))
9D01D1A0  11A00008   BEQ T5, ZERO, 0x9D01D1C4
9D01D1A4  00000000   NOP
9D01D1A8  92C40006   LBU A0, 6(S6)
9D01D1AC  30840040   ANDI A0, A0, 64
9D01D1B0  14800004   BNE A0, ZERO, 0x9D01D1C4
9D01D1B4  004D6821   ADDU T5, V0, T5
706:                             surface[6] = SP_PIXEL | col_tbl[colors[6]];
9D01D1B8  91A40000   LBU A0, 0(T5)
9D01D1BC  34840040   ORI A0, A0, 64
9D01D1C0  A2C40006   SB A0, 6(S6)
707:                          if (colors[7] && SP_CLEAR(surface[7]))
9D01D1C4  51C0FE8A   BEQL T6, ZERO, 0x9D01CBF0
9D01D1C8  2402FFFF   ADDIU V0, ZERO, -1
9D01D1CC  92C40007   LBU A0, 7(S6)
9D01D1D0  30840040   ANDI A0, A0, 64
9D01D1D4  5480FE86   BNEL A0, ZERO, 0x9D01CBF0
9D01D1D8  2402FFFF   ADDIU V0, ZERO, -1
708:                             surface[7] = SP_PIXEL | col_tbl[colors[7]];
9D01D1DC  004E1021   ADDU V0, V0, T6
9D01D1E0  90420000   LBU V0, 0(V0)
9D01D1E4  34420040   ORI V0, V0, 64
9D01D1E8  0B4072FB   J 0x9D01CBEC
9D01D1EC  A2C20007   SB V0, 7(S6)
709:                       }
710:                    }
711:                 
712:                    return strike_pixel;
713:                 }
714:                 
715:                 static void ppu_renderbg(uint8 *vidbuf)
716:                 {
717:                    uint8 *bmp_ptr, *data_ptr, *tile_ptr, *attrib_ptr;
718:                    uint32 refresh_vaddr, bg_offset, attrib_base;
719:                    int tile_count;
720:                    uint8 tile_index, x_tile, y_tile;
721:                    uint8 col_high, attrib, attrib_shift;
722:                 
723:                    /* draw a line of transparent background color if bg is disabled */
724:                    if (false == ppu.bg_on)
9D01CCC8  1040009E   BEQ V0, ZERO, 0x9D01CF44
9D01CCCC  30B50FE0   ANDI S5, A1, 4064
725:                    {
726:                       memset(vidbuf, FULLBG, NES_SCREEN_WIDTH);
9D01CF44  92E51100   LBU A1, 4352(S7)
9D01CF48  8FA4002C   LW A0, 44(SP)
9D01CF4C  24060100   ADDIU A2, ZERO, 256
9D01CF50  30A5007F   ANDI A1, A1, 127
9D01CF54  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D01CF58  34A50080   ORI A1, A1, 128
727:                       return;
728:                    }
729:                 
730:                    bmp_ptr = vidbuf - ppu.tile_xofs; /* scroll x */
9D01CD38  8EED116C   LW T5, 4460(S7)
9D01CD58  8FA3002C   LW V1, 44(SP)
9D01CD5C  006DA823   SUBU S5, V1, T5
731:                    refresh_vaddr = 0x2000 + (ppu.vaddr & 0x0FE0); /* mask out x tile */
9D01CCD0  26B52000   ADDIU S5, S5, 8192
9D01CCD4  AFB50024   SW S5, 36(SP)
732:                    x_tile = ppu.vaddr & 0x1F;
9D01CCDC  30A800FF   ANDI T0, A1, 255
9D01CCE8  3110001F   ANDI S0, T0, 31
733:                    y_tile = (ppu.vaddr >> 5) & 0x1F; /* to simplify calculations */
9D01CCD8  7CA23940   EXT V0, A1, 5, 8
734:                    bg_offset = ((ppu.vaddr >> 12) & 7) + ppu.bg_base; /* offset in y tile */
9D01CD48  8EEA1184   LW T2, 4484(S7)
9D01CD60  7CA51300   EXT A1, A1, 12, 3
9D01CD68  00AA5021   ADDU T2, A1, T2
9D01CD6C  AFAA0014   SW T2, 20(SP)
735:                 
736:                    /* calculate initial values */
737:                    tile_ptr = &PPU_MEM(refresh_vaddr + x_tile); /* pointer to tile index */
9D01CD18  02152021   ADDU A0, S0, S5
9D01CD1C  00045282   SRL T2, A0, 10
9D01CD24  25490448   ADDIU T1, T2, 1096
9D01CD28  00094880   SLL T1, T1, 2
9D01CD3C  02E94821   ADDU T1, S7, T1
9D01CD4C  8D290000   LW T1, 0(T1)
9D01CD70  01242021   ADDU A0, T1, A0
738:                    attrib_base = (refresh_vaddr & 0x2C00) + 0x3C0 + ((y_tile & 0x1C) << 1);
9D01CCE0  32B62C00   ANDI S6, S5, 11264
9D01CCE4  3044001C   ANDI A0, V0, 28
9D01CCEC  26D603C0   ADDIU S6, S6, 960
9D01CCF0  00042040   SLL A0, A0, 1
9D01CCF4  02C42021   ADDU A0, S6, A0
9D01CCF8  AFA40028   SW A0, 40(SP)
739:                    attrib_ptr = &PPU_MEM(attrib_base + (x_tile >> 2));
9D01CCFC  00104882   SRL T1, S0, 2
9D01CD00  00894821   ADDU T1, A0, T1
9D01CD04  00092282   SRL A0, T1, 10
9D01CD08  24840448   ADDIU A0, A0, 1096
9D01CD0C  00042080   SLL A0, A0, 2
9D01CD10  02E42021   ADDU A0, S7, A0
9D01CD14  8C920000   LW S2, 0(A0)
9D01CD20  02499021   ADDU S2, S2, T1
740:                    attrib = *attrib_ptr++;
9D01CD2C  92430000   LBU V1, 0(S2)
9D01CD30  AFA30020   SW V1, 32(SP)
9D01CD74  26520001   ADDIU S2, S2, 1
9D01CD78  AFB20018   SW S2, 24(SP)
741:                    attrib_shift = (x_tile & 2) + ((y_tile & 2) << 1);
9D01CD34  304B0002   ANDI T3, V0, 2
9D01CD40  000B5840   SLL T3, T3, 1
9D01CD44  31080002   ANDI T0, T0, 2
9D01CD50  01689821   ADDU S3, T3, T0
742:                    col_high = ((attrib >> attrib_shift) & 3) << 2;
9D01CD54  02636007   SRAV T4, V1, S3
9D01CD64  318C0003   ANDI T4, T4, 3
9D01CD7C  000CA080   SLL S4, T4, 2
9D01CD80  26A20108   ADDIU V0, S5, 264
9D01CD84  AFA20010   SW V0, 16(SP)
743:                 
744:                    /* ppu fetches 33 tiles */
745:                    tile_count = 33;
746:                    while (tile_count--)
9D01CDBC  8FA30010   LW V1, 16(SP)
9D01CDC0  12A30072   BEQ S5, V1, 0x9D01CF8C
9D01CDC4  02402021   ADDU A0, S2, ZERO
9D01CDC8  8FA30014   LW V1, 20(SP)
747:                    {
748:                       /* Tile number from nametable */
749:                       tile_index = *tile_ptr++;
9D01CDCC  90850000   LBU A1, 0(A0)
9D01CDD4  24920001   ADDIU S2, A0, 1
750:                       data_ptr = &PPU_MEM(bg_offset + (tile_index << 4));
9D01CDD8  00054100   SLL T0, A1, 4
9D01CDDC  01034021   ADDU T0, T0, V1
9D01CDE0  00082282   SRL A0, T0, 10
9D01CDE4  24840448   ADDIU A0, A0, 1096
9D01CDE8  00042080   SLL A0, A0, 2
9D01CDEC  02E42021   ADDU A0, S7, A0
9D01CDF0  8C840000   LW A0, 0(A0)
751:                 
752:                       /* Handle $FD/$FE tile VROM switching (PunchOut) */
753:                       if (ppu.latchfunc)
9D01CDD0  8EE911A4   LW T1, 4516(S7)
9D01CDF4  11200003   BEQ T1, ZERO, 0x9D01CE04
9D01CDF8  00888821   ADDU S1, A0, T0
754:                          ppu.latchfunc(ppu.bg_base, tile_index);
9D01CDFC  0120F809   JALR T1
9D01CE00  8EE41184   LW A0, 4484(S7)
755:                 
756:                       draw_bgtile(bmp_ptr, data_ptr[0], data_ptr[8], ppu.palette + col_high);
9D01CE04  92290008   LBU T1, 8(S1)
9D01CE08  92280000   LBU T0, 0(S1)
9D01CE0C  26841100   ADDIU A0, S4, 4352
9D01CE38  02E42021   ADDU A0, S7, A0
757:                       bmp_ptr += 8;
758:                 
759:                       x_tile++;
9D01CEB8  26060001   ADDIU A2, S0, 1
9D01CEBC  30D000FF   ANDI S0, A2, 255
760:                 
761:                       if (0 == (x_tile & 1))     /* check every 2 tiles */
9D01CEC0  32040001   ANDI A0, S0, 1
9D01CECC  1480FFBB   BNE A0, ZERO, 0x9D01CDBC
9D01CED0  26B50008   ADDIU S5, S5, 8
762:                       {
763:                          if (0 == (x_tile & 3))  /* check every 4 tiles */
9D01CEC4  32080003   ANDI T0, S0, 3
9D01CED4  1500FFB5   BNE T0, ZERO, 0x9D01CDAC
9D01CED8  3A730002   XORI S3, S3, 2
764:                          {
765:                             if (32 == x_tile)    /* check every 32 tiles */
9D01CEDC  24040020   ADDIU A0, ZERO, 32
9D01CEE0  1604FFAD   BNE S0, A0, 0x9D01CD98
9D01CEE4  8FA20018   LW V0, 24(SP)
766:                             {
767:                                x_tile = 0;
9D01CF28  00008021   ADDU S0, ZERO, ZERO
768:                                refresh_vaddr ^= (1 << 10); /* switch nametable */
9D01CEE8  8FA20024   LW V0, 36(SP)
9D01CEEC  38420400   XORI V0, V0, 1024
9D01CEF0  AFA20024   SW V0, 36(SP)
769:                                attrib_base ^= (1 << 10);
9D01CEF4  8FA30028   LW V1, 40(SP)
9D01CEF8  38630400   XORI V1, V1, 1024
9D01CEFC  AFA30028   SW V1, 40(SP)
770:                 
771:                                /* recalculate pointers */
772:                                tile_ptr = &PPU_MEM(refresh_vaddr);
9D01CF00  00022A82   SRL A1, V0, 10
9D01CF08  24A50448   ADDIU A1, A1, 1096
9D01CF10  00052880   SLL A1, A1, 2
9D01CF18  00B72821   ADDU A1, A1, S7
9D01CF20  8CAD0000   LW T5, 0(A1)
9D01CF2C  8FA30024   LW V1, 36(SP)
9D01CF30  01A39021   ADDU S2, T5, V1
773:                                attrib_ptr = &PPU_MEM(attrib_base);
9D01CF04  00032282   SRL A0, V1, 10
9D01CF0C  24840448   ADDIU A0, A0, 1096
9D01CF14  00042080   SLL A0, A0, 2
9D01CF1C  00972021   ADDU A0, A0, S7
9D01CF24  8C820000   LW V0, 0(A0)
9D01CF34  8FA30028   LW V1, 40(SP)
9D01CF38  00431021   ADDU V0, V0, V1
9D01CF3C  0B407365   J 0x9D01CD94
9D01CF40  AFA20018   SW V0, 24(SP)
774:                             }
775:                 
776:                             /* Get the attribute byte */
777:                             attrib = *attrib_ptr++;
9D01CD94  8FA20018   LW V0, 24(SP)
9D01CD98  90420000   LBU V0, 0(V0)
9D01CD9C  AFA20020   SW V0, 32(SP)
9D01CDA0  8FA30018   LW V1, 24(SP)
9D01CDA4  24630001   ADDIU V1, V1, 1
9D01CDA8  AFA30018   SW V1, 24(SP)
778:                          }
779:                 
780:                          attrib_shift ^= 2;
781:                          col_high = ((attrib >> attrib_shift) & 3) << 2;
9D01CDAC  8FA20020   LW V0, 32(SP)
9D01CDB0  02626007   SRAV T4, V0, S3
9D01CDB4  318C0003   ANDI T4, T4, 3
9D01CDB8  000CA080   SLL S4, T4, 2
782:                       }
783:                    }
784:                 
785:                    /* Blank left hand column if need be */
786:                    if (ppu.bg_mask)
9D01CF8C  8EE21194   LW V0, 4500(S7)
9D01CF90  1040FE6E   BEQ V0, ZERO, 0x9D01C94C
9D01CF94  8FA3002C   LW V1, 44(SP)
787:                    {
788:                       uint32 *buf_ptr = (uint32 *) vidbuf;
789:                       uint32 bg_clear = FULLBG | FULLBG << 8 | FULLBG << 16 | FULLBG << 24;
9D01CF98  92E21100   LBU V0, 4352(S7)
9D01CF9C  3042007F   ANDI V0, V0, 127
9D01CFA0  34420080   ORI V0, V0, 128
9D01CFA4  00022A00   SLL A1, V0, 8
9D01CFA8  00022400   SLL A0, V0, 16
9D01CFAC  00A42025   OR A0, A1, A0
9D01CFB0  00822025   OR A0, A0, V0
9D01CFB4  00021600   SLL V0, V0, 24
9D01CFB8  00821025   OR V0, A0, V0
790:                 
791:                       ((uint32 *) buf_ptr)[0] = bg_clear;
9D01CFBC  AC620000   SW V0, 0(V1)
792:                       ((uint32 *) buf_ptr)[1] = bg_clear;
9D01CFC0  0B407253   J 0x9D01C94C
9D01CFC4  AC620004   SW V0, 4(V1)
793:                    }
794:                 }
795:                 
796:                 /* OAM entry */
797:                 typedef struct obj_s
798:                 {
799:                    uint8 y_loc;
800:                    uint8 tile;
801:                    uint8 atr;
802:                    uint8 x_loc;
803:                 } obj_t;
804:                 
805:                 /* TODO: fetch valid OAM a scanline before, like the Real Thing */
806:                 static void ppu_renderoam(uint8 *vidbuf, int scanline)
807:                 {
808:                    uint8 *buf_ptr;
809:                    uint32 vram_offset, savecol[2];
810:                    int sprite_num, spritecount;
811:                    obj_t *sprite_ptr;
812:                    uint8 sprite_height;
813:                 
814:                    if (false == ppu.obj_on)
9D01C968  1040FF6E   BEQ V0, ZERO, 0x9D01C724
9D01C96C  8FBF006C   LW RA, 108(SP)
815:                       return;
816:                 
817:                    /* Get our buffer pointer */
818:                    buf_ptr = vidbuf;
819:                 
820:                    /* Save left hand column? */
821:                    if (ppu.obj_mask)
9D01C970  8EE21190   LW V0, 4496(S7)
9D01C974  50400008   BEQL V0, ZERO, 0x9D01C998
9D01C978  92F5117C   LBU S5, 4476(S7)
822:                    {
823:                       savecol[0] = ((uint32 *) buf_ptr)[0];
9D01C97C  8FA3002C   LW V1, 44(SP)
9D01C980  8C630000   LW V1, 0(V1)
9D01C984  AFA30030   SW V1, 48(SP)
824:                       savecol[1] = ((uint32 *) buf_ptr)[1];
9D01C988  8FA3002C   LW V1, 44(SP)
9D01C98C  8C630004   LW V1, 4(V1)
9D01C990  AFA30034   SW V1, 52(SP)
825:                    }
826:                 
827:                    sprite_height = ppu.obj_height;
9D01C994  92F5117C   LBU S5, 4476(S7)
828:                    vram_offset = ppu.obj_base;
9D01C998  8EF31180   LW S3, 4480(S7)
829:                    spritecount = 0;
9D01C99C  0000A021   ADDU S4, ZERO, ZERO
830:                 
831:                    sprite_ptr = (obj_t *) ppu.oam;
9D01C9A4  3C10A000   LUI S0, -24576
9D01C9A8  261078D4   ADDIU S0, S0, 30932
832:                 
833:                    for (sprite_num = 0; sprite_num < 64; sprite_num++, sprite_ptr++)
9D01C9A0  00008821   ADDU S1, ZERO, ZERO
9D01C9B0  3C12A000   LUI S2, -24576
9D01C9B4  265279D4   ADDIU S2, S2, 31188
9D01CF64  1612FE94   BNE S0, S2, 0x9D01C9B8
9D01CF68  26310001   ADDIU S1, S1, 1
834:                    {
835:                       uint8 *data_ptr, *bmp_ptr;
836:                       uint32 vram_adr;
837:                       int y_offset;
838:                       uint8 tile_index, attrib, col_high;
839:                       uint8 sprite_y, sprite_x;
840:                       bool check_strike;
841:                       int strike_pixel;
842:                 
843:                       sprite_y = sprite_ptr->y_loc + 1;
9D01C9B8  92040000   LBU A0, 0(S0)
9D01C9BC  24820001   ADDIU V0, A0, 1
844:                 
845:                       /* Check to see if sprite is out of range */
846:                       if ((sprite_y > scanline) || (sprite_y <= (scanline - sprite_height))
9D01C9AC  03D5A823   SUBU S5, FP, S5
9D01C9C0  304200FF   ANDI V0, V0, 255
9D01C9C4  03C2282A   SLT A1, FP, V0
9D01C9C8  54A00166   BNEL A1, ZERO, 0x9D01CF64
9D01C9CC  26100004   ADDIU S0, S0, 4
9D01C9D0  02A2282A   SLT A1, S5, V0
9D01C9D4  50A00163   BEQL A1, ZERO, 0x9D01CF64
9D01C9D8  26100004   ADDIU S0, S0, 4
847:                           || (0 == sprite_y) || (sprite_y >= 240))
9D01C9DC  24840011   ADDIU A0, A0, 17
9D01C9E0  308400FF   ANDI A0, A0, 255
9D01C9E4  2C840011   SLTIU A0, A0, 17
9D01C9E8  5480015E   BNEL A0, ZERO, 0x9D01CF64
9D01C9EC  26100004   ADDIU S0, S0, 4
848:                          continue;
849:                 
850:                       sprite_x = sprite_ptr->x_loc;
851:                       tile_index = sprite_ptr->tile;
9D01C9F8  92080001   LBU T0, 1(S0)
852:                       attrib = sprite_ptr->atr;
9D01C9FC  92030002   LBU V1, 2(S0)
853:                 
854:                       bmp_ptr = buf_ptr + sprite_x;
9D01C9F0  92160003   LBU S6, 3(S0)
9D01CA00  8FA4002C   LW A0, 44(SP)
855:                 
856:                       /* Handle $FD/$FE tile VROM switching (PunchOut) */
857:                       if (ppu.latchfunc)
9D01C9F4  8EE911A4   LW T1, 4516(S7)
9D01CA04  1120000A   BEQ T1, ZERO, 0x9D01CA30
9D01CA08  0096B021   ADDU S6, A0, S6
858:                          ppu.latchfunc(vram_offset, tile_index);
9D01CA0C  02602021   ADDU A0, S3, ZERO
9D01CA10  01002821   ADDU A1, T0, ZERO
9D01CA14  AFA20038   SW V0, 56(SP)
9D01CA18  AFA30040   SW V1, 64(SP)
9D01CA1C  0120F809   JALR T1
9D01CA20  AFA8003C   SW T0, 60(SP)
9D01CA24  8FA8003C   LW T0, 60(SP)
9D01CA28  8FA30040   LW V1, 64(SP)
9D01CA2C  8FA20038   LW V0, 56(SP)
859:                 
860:                       /* Get upper two bits of color */
861:                       col_high = ((attrib & 3) << 2);
9D01CA34  30690003   ANDI T1, V1, 3
862:                 
863:                       /* 8x16 even sprites use $0000, odd use $1000 */
864:                       if (16 == ppu.obj_height)
9D01CA30  92EA117C   LBU T2, 4476(S7)
9D01CA38  24040010   ADDIU A0, ZERO, 16
9D01CA3C  11440211   BEQ T2, A0, 0x9D01D284
9D01CA40  00094880   SLL T1, T1, 2
865:                          vram_adr = ((tile_index & 1) << 12) | ((tile_index & 0xFE) << 4);
9D01D284  310500FE   ANDI A1, T0, 254
9D01D288  31040001   ANDI A0, T0, 1
9D01D28C  00052900   SLL A1, A1, 4
9D01D290  00042300   SLL A0, A0, 12
9D01D294  0B407293   J 0x9D01CA4C
9D01D298  00A42025   OR A0, A1, A0
866:                       else
867:                          vram_adr = vram_offset + (tile_index << 4);
9D01CA44  00082100   SLL A0, T0, 4
9D01CA48  00932021   ADDU A0, A0, S3
868:                 
869:                       /* Get the address of the tile */
870:                       data_ptr = &PPU_MEM(vram_adr);
9D01CA4C  00042A82   SRL A1, A0, 10
9D01CA50  24A50448   ADDIU A1, A1, 1096
9D01CA54  00052880   SLL A1, A1, 2
9D01CA58  02E52821   ADDU A1, S7, A1
9D01CA5C  8CA50000   LW A1, 0(A1)
9D01CA6C  00A42821   ADDU A1, A1, A0
871:                 
872:                       /* Calculate offset (line within the sprite) */
873:                       y_offset = scanline - sprite_y;
9D01CA60  03C21023   SUBU V0, FP, V0
874:                       if (y_offset > 7)
9D01CA64  284B0008   SLTI T3, V0, 8
875:                          y_offset += 8;
9D01CA68  24480008   ADDIU T0, V0, 8
9D01CA70  010B100A   MOVZ V0, T0, T3
876:                 
877:                       /* Account for vertical flippage */
878:                       if (attrib & OAMF_VFLIP)
9D01CA74  7C034420   SEB T0, V1
9D01CA78  05000208   BLTZ T0, 0x9D01D29C
9D01CA7C  00A22021   ADDU A0, A1, V0
879:                       {
880:                          if (16 == ppu.obj_height)
881:                             y_offset -= 23;
9D01D29C  2444FFE9   ADDIU A0, V0, -23
9D01D2A0  2442FFF9   ADDIU V0, V0, -7
9D01D2A4  394A0010   XORI T2, T2, 16
9D01D2A8  004A200B   MOVN A0, V0, T2
882:                          else
883:                             y_offset -= 7;
884:                 
885:                          data_ptr -= y_offset;
9D01D2AC  0B4072A0   J 0x9D01CA80
9D01D2B0  00A42023   SUBU A0, A1, A0
886:                       }
887:                       else
888:                       {
889:                          data_ptr += y_offset;
890:                       }
891:                 
892:                       /* if we're on sprite 0 and sprite 0 strike flag isn't set,
893:                       ** check for a strike 
894:                       */
895:                       check_strike = (0 == sprite_num) && (false == ppu.strikeflag);
9D01CA80  12200234   BEQ S1, ZERO, 0x9D01D354
9D01CA84  00007821   ADDU T7, ZERO, ZERO
9D01D354  8EEF119C   LW T7, 4508(S7)
9D01D358  0B4072A2   J 0x9D01CA88
9D01D35C  2DEF0001   SLTIU T7, T7, 1
896:                       strike_pixel = draw_oamtile(bmp_ptr, attrib, data_ptr[0], data_ptr[8], ppu.palette + 16 + col_high, check_strike);
9D01CA88  90850008   LBU A1, 8(A0)
9D01CA8C  90840000   LBU A0, 0(A0)
9D01CAB8  25221110   ADDIU V0, T1, 4368
897:                       if (strike_pixel >= 0)
9D01CBEC  2402FFFF   ADDIU V0, ZERO, -1
9D01CBF0  50A20013   BEQL A1, V0, 0x9D01CC40
9D01CBF4  26940001   ADDIU S4, S4, 1
898:                          ppu_setstrike(strike_pixel);
899:                 
900:                       /* maximum of 8 sprites per scanline */
901:                       if (++spritecount == PPU_MAXSPRITE)
9D01CC3C  26940001   ADDIU S4, S4, 1
9D01CC40  24020008   ADDIU V0, ZERO, 8
9D01CC44  168200C7   BNE S4, V0, 0x9D01CF64
9D01CC48  26100004   ADDIU S0, S0, 4
902:                       {
903:                          ppu.stat |= PPU_STATF_MAXSPRITE;
9D01CC4C  92E21162   LBU V0, 4450(S7)
9D01CC50  34420020   ORI V0, V0, 32
9D01CC54  0B4073DB   J 0x9D01CF6C
9D01CC58  A2E21162   SB V0, 4450(S7)
904:                          break;
905:                       }
906:                    }
907:                 
908:                    /* Restore lefthand column */
909:                    if (ppu.obj_mask)
9D01CF6C  8EE21190   LW V0, 4496(S7)
9D01CF70  1040FDEB   BEQ V0, ZERO, 0x9D01C720
9D01CF74  8FA3002C   LW V1, 44(SP)
910:                    {
911:                       ((uint32 *) buf_ptr)[0] = savecol[0];
9D01CF78  8FA40030   LW A0, 48(SP)
9D01CF7C  AC640000   SW A0, 0(V1)
912:                       ((uint32 *) buf_ptr)[1] = savecol[1];
9D01CF80  8FA20034   LW V0, 52(SP)
9D01CF84  0B4071C8   J 0x9D01C720
9D01CF88  AC620004   SW V0, 4(V1)
913:                    }
914:                 }
915:                 
916:                 /* Fake rendering a line */
917:                 /* This is needed for sprite 0 hits when we're skipping drawing a frame */
918:                 static void ppu_fakeoam(int scanline)
919:                 {
920:                    uint8 *data_ptr;
921:                    obj_t *sprite_ptr;
922:                    uint32 vram_adr, color;
923:                    int y_offset;
924:                    uint8 pat1, pat2;
925:                    uint8 tile_index, attrib;
926:                    uint8 sprite_height, sprite_y, sprite_x;
927:                 
928:                    /* we don't need to be here if strike flag is set */
929:                 
930:                    if (false == ppu.obj_on || ppu.strikeflag)
9D01C7EC  8EE2118C   LW V0, 4492(S7)
9D01C7F0  1040FFCC   BEQ V0, ZERO, 0x9D01C724
9D01C7F4  8FBF006C   LW RA, 108(SP)
9D01C7F8  8EE2119C   LW V0, 4508(S7)
9D01C7FC  5440FFCA   BNEL V0, ZERO, 0x9D01C728
9D01C800  8FBE0068   LW FP, 104(SP)
931:                       return;
932:                 
933:                    sprite_height = ppu.obj_height;
934:                    sprite_ptr = (obj_t *) ppu.oam;
935:                    sprite_y = sprite_ptr->y_loc + 1;
9D01C804  92E41000   LBU A0, 4096(S7)
9D01C808  24820001   ADDIU V0, A0, 1
936:                 
937:                    /* Check to see if sprite is out of range */
938:                    if ((sprite_y > scanline) || (sprite_y <= (scanline - sprite_height)) 
9D01C80C  304200FF   ANDI V0, V0, 255
9D01C810  03C2282A   SLT A1, FP, V0
9D01C814  14A0FFC3   BNE A1, ZERO, 0x9D01C724
9D01C818  92E6117C   LBU A2, 4476(S7)
9D01C81C  03C62823   SUBU A1, FP, A2
9D01C820  00A2282A   SLT A1, A1, V0
9D01C824  50A0FFC0   BEQL A1, ZERO, 0x9D01C728
9D01C828  8FBE0068   LW FP, 104(SP)
939:                        || (0 == sprite_y) || (sprite_y > 240))
9D01C82C  24840010   ADDIU A0, A0, 16
9D01C830  308400FF   ANDI A0, A0, 255
9D01C834  2C840010   SLTIU A0, A0, 16
9D01C838  1480FFBA   BNE A0, ZERO, 0x9D01C724
9D01C83C  24050010   ADDIU A1, ZERO, 16
940:                       return;
941:                 
942:                    sprite_x = sprite_ptr->x_loc;
9D01C840  92E41003   LBU A0, 4099(S7)
943:                    tile_index = sprite_ptr->tile;
9D01C844  92E91001   LBU T1, 4097(S7)
944:                    attrib = sprite_ptr->atr;
945:                 
946:                    /* 8x16 even sprites use $0000, odd use $1000 */
947:                    if (16 == ppu.obj_height)
9D01C848  10C502A2   BEQ A2, A1, 0x9D01D2D4
9D01C84C  92E81002   LBU T0, 4098(S7)
948:                       vram_adr = ((tile_index & 1) << 12) | ((tile_index & 0xFE) << 4);
9D01D2D4  312A00FE   ANDI T2, T1, 254
9D01D2D8  31250001   ANDI A1, T1, 1
9D01D2DC  000A5100   SLL T2, T2, 4
9D01D2E0  00052B00   SLL A1, A1, 12
9D01D2E4  0B407217   J 0x9D01C85C
9D01D2E8  01452825   OR A1, T2, A1
949:                    else
950:                       vram_adr = ppu.obj_base + (tile_index << 4);
9D01C850  8EE51180   LW A1, 4480(S7)
9D01C854  00094900   SLL T1, T1, 4
9D01C858  01252821   ADDU A1, T1, A1
951:                 
952:                    data_ptr = &PPU_MEM(vram_adr);
9D01C85C  00054A82   SRL T1, A1, 10
9D01C860  25290448   ADDIU T1, T1, 1096
9D01C864  00094880   SLL T1, T1, 2
9D01C868  02E91821   ADDU V1, S7, T1
9D01C86C  8C690000   LW T1, 0(V1)
9D01C87C  01252821   ADDU A1, T1, A1
953:                 
954:                    /* Calculate offset (line within the sprite) */
955:                    y_offset = scanline - sprite_y;
9D01C870  03C21023   SUBU V0, FP, V0
956:                    if (y_offset > 7)
9D01C874  28470008   SLTI A3, V0, 8
957:                       y_offset += 8;
9D01C878  24430008   ADDIU V1, V0, 8
9D01C880  0067100A   MOVZ V0, V1, A3
958:                 
959:                    /* Account for vertical flippage */
960:                    if (attrib & OAMF_VFLIP)
9D01C884  7C083C20   SEB A3, T0
9D01C888  04E00298   BLTZ A3, 0x9D01D2EC
9D01C88C  00A21821   ADDU V1, A1, V0
961:                    {
962:                       if (16 == ppu.obj_height)
963:                          y_offset -= 23;
9D01D2EC  2443FFE9   ADDIU V1, V0, -23
9D01D2F0  2442FFF9   ADDIU V0, V0, -7
9D01D2F4  38C60010   XORI A2, A2, 16
9D01D2F8  0046180B   MOVN V1, V0, A2
964:                       else
965:                          y_offset -= 7;
966:                       data_ptr -= y_offset;
9D01D2FC  0B407224   J 0x9D01C890
9D01D300  00A31823   SUBU V1, A1, V1
967:                    }
968:                    else
969:                    {
970:                       data_ptr += y_offset;
971:                    }
972:                 
973:                    /* check for a solid sprite 0 pixel */
974:                    pat1 = data_ptr[0];
9D01C894  90630000   LBU V1, 0(V1)
975:                    pat2 = data_ptr[8];
9D01C890  90650008   LBU A1, 8(V1)
976:                    color = ((pat2 & 0xAA) << 8) | ((pat2 & 0x55) << 1)
9D01C898  2402FFAA   ADDIU V0, ZERO, -86
9D01C89C  00A23024   AND A2, A1, V0
9D01C8A0  30A50055   ANDI A1, A1, 85
9D01C8A4  00063200   SLL A2, A2, 8
9D01C8A8  00052840   SLL A1, A1, 1
9D01C8AC  00C53025   OR A2, A2, A1
977:                                   | ((pat1 & 0xAA) << 7) | (pat1 & 0x55);
9D01C8B0  30650055   ANDI A1, V1, 85
9D01C8B4  00621024   AND V0, V1, V0
9D01C8B8  00C52825   OR A1, A2, A1
9D01C8BC  000211C0   SLL V0, V0, 7
9D01C8C0  00A21025   OR V0, A1, V0
978:                 
979:                    if (color)
9D01C8C4  1040FF96   BEQ V0, ZERO, 0x9D01C720
9D01C8C8  31080040   ANDI T0, T0, 64
980:                    {
981:                       uint8 colors[8];
982:                 
983:                       /* buckle up, it's going to get ugly... */
984:                       if (0 == (attrib & OAMF_HFLIP))
9D01C8CC  15000279   BNE T0, ZERO, 0x9D01D2B4
9D01C8D0  00022B82   SRL A1, V0, 14
985:                       {
986:                          colors[0] = (color >> 14) & 3;
9D01C8D4  00021B82   SRL V1, V0, 14
987:                          colors[1] = (color >> 6) & 3;
9D01C8D8  7C4B0980   EXT T3, V0, 6, 2
988:                          colors[2] = (color >> 12) & 3;
9D01C8DC  7C4A0B00   EXT T2, V0, 12, 2
989:                          colors[3] = (color >> 4) & 3;
9D01C8E0  7C490900   EXT T1, V0, 4, 2
990:                          colors[4] = (color >> 10) & 3;
9D01C8E4  7C480A80   EXT T0, V0, 10, 2
991:                          colors[5] = (color >> 2) & 3;
9D01C8E8  7C470880   EXT A3, V0, 2, 2
992:                          colors[6] = (color >> 8) & 3;
9D01C8EC  7C460A00   EXT A2, V0, 8, 2
993:                          colors[7] = color & 3;
9D01C8F0  30450003   ANDI A1, V0, 3
994:                       }
995:                       else
996:                       {
997:                          colors[7] = (color >> 14) & 3;
998:                          colors[6] = (color >> 6) & 3;
9D01D2B4  7C460980   EXT A2, V0, 6, 2
999:                          colors[5] = (color >> 12) & 3;
9D01D2B8  7C470B00   EXT A3, V0, 12, 2
1000:                         colors[4] = (color >> 4) & 3;
9D01D2BC  7C480900   EXT T0, V0, 4, 2
1001:                         colors[3] = (color >> 10) & 3;
9D01D2C0  7C490A80   EXT T1, V0, 10, 2
1002:                         colors[2] = (color >> 2) & 3;
9D01D2C4  7C4A0880   EXT T2, V0, 2, 2
1003:                         colors[1] = (color >> 8) & 3;
9D01D2C8  7C4B0A00   EXT T3, V0, 8, 2
1004:                         colors[0] = color & 3;
9D01D2CC  0B40723D   J 0x9D01C8F4
9D01D2D0  30430003   ANDI V1, V0, 3
1005:                      }
1006:                
1007:                      if (colors[0])
9D01C8F4  54600005   BNEL V1, ZERO, 0x9D01C90C
9D01C8F8  8FBF006C   LW RA, 108(SP)
1008:                         ppu_setstrike(sprite_x + 0);
1009:                      else if (colors[1])
9D01C8FC  11600281   BEQ T3, ZERO, 0x9D01D304
9D01C900  00000000   NOP
9D01C904  24840001   ADDIU A0, A0, 1
1010:                         ppu_setstrike(sprite_x + 1);
1011:                      else if (colors[2])
9D01D304  11400003   BEQ T2, ZERO, 0x9D01D314
9D01D308  00000000   NOP
9D01D30C  0B407242   J .LBE135
9D01D310  24840002   ADDIU A0, A0, 2
1012:                         ppu_setstrike(sprite_x + 2);
1013:                      else if (colors[3])
9D01D314  11200003   BEQ T1, ZERO, 0x9D01D324
9D01D318  00000000   NOP
9D01D31C  0B407242   J .LBE135
9D01D320  24840003   ADDIU A0, A0, 3
1014:                         ppu_setstrike(sprite_x + 3);
1015:                      else if (colors[4])
9D01D324  11000003   BEQ T0, ZERO, 0x9D01D334
9D01D328  00000000   NOP
9D01D32C  0B407242   J .LBE135
9D01D330  24840004   ADDIU A0, A0, 4
1016:                         ppu_setstrike(sprite_x + 4);
1017:                      else if (colors[5])
9D01D334  10E00003   BEQ A3, ZERO, 0x9D01D344
9D01D338  00000000   NOP
9D01D33C  0B407242   J .LBE135
9D01D340  24840005   ADDIU A0, A0, 5
1018:                         ppu_setstrike(sprite_x + 5);
1019:                      else if (colors[6])
9D01D344  10C00006   BEQ A2, ZERO, 0x9D01D360
9D01D348  00000000   NOP
9D01D34C  0B407242   J .LBE135
9D01D350  24840006   ADDIU A0, A0, 6
1020:                         ppu_setstrike(sprite_x + 6);
1021:                      else if (colors[7])
9D01D360  10A0FCF0   BEQ A1, ZERO, 0x9D01C724
9D01D364  8FBF006C   LW RA, 108(SP)
9D01D368  0B407243   J 0x9D01C90C
9D01D36C  24840007   ADDIU A0, A0, 7
1022:                         ppu_setstrike(sprite_x + 7);
1023:                   }
1024:                }
1025:                
1026:                bool ppu_enabled(void)
1027:                {
1028:                   return (ppu.bg_on || ppu.obj_on);
9D01C5E8  3C03A000   LUI V1, -24576
9D01C5EC  246368D4   ADDIU V1, V1, 26836
9D01C5F0  8C641188   LW A0, 4488(V1)
9D01C5F4  14800003   BNE A0, ZERO, 0x9D01C604
9D01C5F8  24020001   ADDIU V0, ZERO, 1
9D01C5FC  8C62118C   LW V0, 4492(V1)
9D01C600  0002102B   SLTU V0, ZERO, V0
1029:                }
9D01C604  03E00008   JR RA
9D01C608  00000000   NOP
1030:                
1031:                static void ppu_renderscanline(bitmap_t *bmp, int scanline, bool draw_flag)
1032:                {
1033:                   uint8 *buf = bmp->line[scanline];
9D01C7AC  24A50004   ADDIU A1, A1, 4
9D01C7B8  00052880   SLL A1, A1, 2
9D01C7C0  00852021   ADDU A0, A0, A1
9D01C7C4  8C840004   LW A0, 4(A0)
1034:                
1035:                   /* start scanline - transfer ppu latch into vaddr */
1036:                   if (ppu.bg_on || ppu.obj_on)
9D01C7B0  8EE21188   LW V0, 4488(S7)
9D01C7C8  1040005B   BEQ V0, ZERO, .LVL280, .LBE137
9D01C7CC  AFA4002C   SW A0, 44(SP)
9D01C938  8EE4118C   LW A0, 4492(S7)
9D01C93C  1480FFA4   BNE A0, ZERO, 0x9D01C7D0
9D01C940  8FA3001C   LW V1, 28(SP)
1037:                   {
1038:                      if (0 == scanline)
9D01C7D0  57C00136   BNEL FP, ZERO, 0x9D01CCAC
9D01C7D4  8EE61164   LW A2, 4452(S7)
1039:                      {
1040:                         ppu.vaddr = ppu.vaddr_latch;
9D01C7D8  8EE51168   LW A1, 4456(S7)
9D01C7DC  AEE51164   SW A1, 4452(S7)
1041:                      }
1042:                      else
1043:                      {
1044:                         ppu.vaddr &= ~0x041F;
9D01CCB0  2404FBE0   ADDIU A0, ZERO, -1056
9D01CCB4  00C42024   AND A0, A2, A0
1045:                         ppu.vaddr |= (ppu.vaddr_latch & 0x041F);
9D01CCAC  8EE51168   LW A1, 4456(S7)
9D01CCB8  30A5041F   ANDI A1, A1, 1055
9D01CCBC  00A42825   OR A1, A1, A0
9D01CCC0  0B4071F8   J 0x9D01C7E0
9D01CCC4  AEE51164   SW A1, 4452(S7)
1046:                      }
1047:                   }
1048:                
1049:                   if (draw_flag)
9D01C7E0  8FA3001C   LW V1, 28(SP)
9D01C7E4  14600138   BNE V1, ZERO, .LBB233
9D01C7E8  00000000   NOP
9D01C944  54600180   BNEL V1, ZERO, 0x9D01CF48
9D01C948  92E51100   LBU A1, 4352(S7)
1050:                      ppu_renderbg(buf);
1051:                
1052:                   /* TODO: fetch obj data 1 scanline before */
1053:                   if (true == ppu.drawsprites && true == draw_flag)
9D01C94C  8EE21DB4   LW V0, 7604(S7)
9D01C950  24040001   ADDIU A0, ZERO, 1
9D01C954  5444FFA6   BNEL V0, A0, 0x9D01C7F0
9D01C958  8EE2118C   LW V0, 4492(S7)
9D01C95C  8FA3001C   LW V1, 28(SP)
9D01C960  1462FFA3   BNE V1, V0, 0x9D01C7F0
9D01C964  8EE2118C   LW V0, 4492(S7)
9D01CF5C  0B407254   J 0x9D01C950
9D01CF60  8EE21DB4   LW V0, 7604(S7)
1054:                      ppu_renderoam(buf, scanline);
1055:                   else
1056:                      ppu_fakeoam(scanline);
1057:                }
1058:                
1059:                
1060:                void ppu_endscanline(int scanline)
1061:                {
1062:                   /* modify vram address at end of scanline */
1063:                   if (scanline < 240 && (ppu.bg_on || ppu.obj_on))
9D01C60C  288400F0   SLTI A0, A0, 240
9D01C610  1080000C   BEQ A0, ZERO, 0x9D01C644
9D01C614  3C02A000   LUI V0, -24576
9D01C618  244268D4   ADDIU V0, V0, 26836
9D01C61C  8C431188   LW V1, 4488(V0)
9D01C620  5060000A   BEQL V1, ZERO, 0x9D01C64C
9D01C624  8C43118C   LW V1, 4492(V0)
9D01C64C  1060FFFD   BEQ V1, ZERO, 0x9D01C644
9D01C650  24040007   ADDIU A0, ZERO, 7
1064:                   {
1065:                      int ytile;
1066:                
1067:                      /* check for max 3 bit y tile offset */
1068:                      if (7 == (ppu.vaddr >> 12))
9D01C628  8C431164   LW V1, 4452(V0)
9D01C62C  00032B02   SRL A1, V1, 12
9D01C630  24040007   ADDIU A0, ZERO, 7
9D01C634  10A4000C   BEQ A1, A0, 0x9D01C668
9D01C638  24048FFF   ADDIU A0, ZERO, -28673
9D01C654  8C431164   LW V1, 4452(V0)
9D01C658  00032B02   SRL A1, V1, 12
9D01C65C  54A4FFF8   BNEL A1, A0, 0x9D01C640
9D01C660  24631000   ADDIU V1, V1, 4096
1069:                      {
1070:                         ppu.vaddr &= ~0x7000;      /* clear y tile offset */
9D01C664  24048FFF   ADDIU A0, ZERO, -28673
9D01C668  00642824   AND A1, V1, A0
1071:                         ytile = (ppu.vaddr >> 5) & 0x1F;
9D01C66C  7CA42140   EXT A0, A1, 5, 5
1072:                
1073:                         if (29 == ytile)
9D01C670  2406001D   ADDIU A2, ZERO, 29
9D01C674  10860009   BEQ A0, A2, 0x9D01C69C
9D01C678  2406001F   ADDIU A2, ZERO, 31
1074:                         {
1075:                            ppu.vaddr &= ~0x03E0;   /* clear y tile */
9D01C69C  24048C1F   ADDIU A0, ZERO, -29665
9D01C6A0  00641824   AND V1, V1, A0
1076:                            ppu.vaddr ^= 0x0800;    /* toggle nametable */
9D01C6A4  38630800   XORI V1, V1, 2048
9D01C6A8  03E00008   JR RA
9D01C6AC  AC431164   SW V1, 4452(V0)
1077:                         }
1078:                         else if (31 == ytile)
9D01C67C  10860003   BEQ A0, A2, 0x9D01C68C
9D01C680  24A50020   ADDIU A1, A1, 32
1079:                         {
1080:                            ppu.vaddr &= ~0x03E0;   /* clear y tile */
9D01C68C  24048C1F   ADDIU A0, ZERO, -29665
9D01C690  00641824   AND V1, V1, A0
9D01C694  03E00008   JR RA
9D01C698  AC431164   SW V1, 4452(V0)
1081:                         }
1082:                         else
1083:                         {
1084:                            ppu.vaddr += 0x20;      /* increment y tile */
9D01C684  03E00008   JR RA
9D01C688  AC451164   SW A1, 4452(V0)
1085:                         }
1086:                      }
1087:                      else
1088:                      {
1089:                         ppu.vaddr += 0x1000;       /* increment tile y offset */
9D01C63C  24631000   ADDIU V1, V1, 4096
9D01C640  AC431164   SW V1, 4452(V0)
9D01C644  03E00008   JR RA
9D01C648  00000000   NOP
9D01C64C  1060FFFD   BEQ V1, ZERO, 0x9D01C644
9D01C650  24040007   ADDIU A0, ZERO, 7
9D01C654  8C431164   LW V1, 4452(V0)
9D01C658  00032B02   SRL A1, V1, 12
9D01C65C  54A4FFF8   BNEL A1, A0, 0x9D01C640
9D01C660  24631000   ADDIU V1, V1, 4096
9D01C664  24048FFF   ADDIU A0, ZERO, -28673
9D01C668  00642824   AND A1, V1, A0
9D01C66C  7CA42140   EXT A0, A1, 5, 5
9D01C670  2406001D   ADDIU A2, ZERO, 29
9D01C674  10860009   BEQ A0, A2, 0x9D01C69C
9D01C678  2406001F   ADDIU A2, ZERO, 31
9D01C67C  10860003   BEQ A0, A2, 0x9D01C68C
9D01C680  24A50020   ADDIU A1, A1, 32
9D01C684  03E00008   JR RA
9D01C688  AC451164   SW A1, 4452(V0)
9D01C68C  24048C1F   ADDIU A0, ZERO, -29665
9D01C690  00641824   AND V1, V1, A0
9D01C694  03E00008   JR RA
9D01C698  AC431164   SW V1, 4452(V0)
9D01C69C  24048C1F   ADDIU A0, ZERO, -29665
9D01C6A0  00641824   AND V1, V1, A0
9D01C6A4  38630800   XORI V1, V1, 2048
9D01C6A8  03E00008   JR RA
9D01C6AC  AC431164   SW V1, 4452(V0)
1090:                      }
1091:                   }
1092:                }
1093:                
1094:                void ppu_checknmi(void)
1095:                {
1096:                   if (ppu.ctrl0 & PPU_CTRL0F_NMI)
9D01C6B0  3C02A000   LUI V0, -24576
9D01C6B4  80427A34   LB V0, 31284(V0)
9D01C6B8  04400003   BLTZ V0, 0x9D01C6C8
9D01C6BC  00000000   NOP
9D01C6C0  03E00008   JR RA
9D01C6C4  00000000   NOP
1097:                      nes_nmi();
9D01C6C8  0B4094FC   J nes_nmi
9D01C6CC  00000000   NOP
1098:                }
1099:                
1100:                void ppu_scanline(bitmap_t *bmp, int scanline, bool draw_flag)
1101:                {
9D01C6D0  27BDFF90   ADDIU SP, SP, -112
9D01C6D4  AFBF006C   SW RA, 108(SP)
9D01C6D8  AFBE0068   SW FP, 104(SP)
9D01C6DC  AFB70064   SW S7, 100(SP)
9D01C6E0  AFB60060   SW S6, 96(SP)
9D01C6E4  AFB5005C   SW S5, 92(SP)
9D01C6E8  AFB40058   SW S4, 88(SP)
9D01C6EC  AFB30054   SW S3, 84(SP)
9D01C6F0  AFB20050   SW S2, 80(SP)
9D01C6F4  AFB1004C   SW S1, 76(SP)
9D01C6F8  AFB00048   SW S0, 72(SP)
9D01C6FC  00A0F021   ADDU FP, A1, ZERO
1102:                   if (scanline < 240)
9D01C700  28A200F0   SLTI V0, A1, 240
9D01C704  14400026   BNE V0, ZERO, 0x9D01C7A0
9D01C708  AFA6001C   SW A2, 28(SP)
1103:                   {
1104:                      /* Lower the Max Sprite per scanline flag */
1105:                      ppu.stat &= ~PPU_STATF_MAXSPRITE;
9D01C7A0  3C03A000   LUI V1, -24576
9D01C7A4  247768D4   ADDIU S7, V1, 26836
9D01C7A8  92E61162   LBU A2, 4450(S7)
9D01C7B4  7C062944   INS A2, ZERO, 5, 1
9D01C7BC  A2E61162   SB A2, 4450(S7)
1106:                      ppu_renderscanline(bmp, scanline, draw_flag);
1107:                   }
1108:                   else if (241 == scanline)
9D01C70C  240200F1   ADDIU V0, ZERO, 241
9D01C710  10A20152   BEQ A1, V0, 0x9D01CC5C
9D01C714  24020105   ADDIU V0, ZERO, 261
1109:                   {
1110:                      ppu.stat |= PPU_STATF_VBLANK;
9D01CC5C  3C02A000   LUI V0, -24576
9D01CC60  244268D4   ADDIU V0, V0, 26836
9D01CC64  90441162   LBU A0, 4450(V0)
9D01CC68  2403FF80   ADDIU V1, ZERO, -128
9D01CC6C  00831825   OR V1, A0, V1
9D01CC70  A0431162   SB V1, 4450(V0)
1111:                      ppu.vram_accessible = true;
9D01CC74  24030001   ADDIU V1, ZERO, 1
9D01CC78  AC431DAC   SW V1, 7596(V0)
1112:                   }
1113:                   else if (261 == scanline)
9D01C718  10A2000D   BEQ A1, V0, 0x9D01C750
9D01C71C  3C02A000   LUI V0, -24576
1114:                   {
1115:                      ppu.stat &= ~PPU_STATF_VBLANK;
9D01C750  244268D4   ADDIU V0, V0, 26836
9D01C754  90431162   LBU V1, 4450(V0)
9D01C75C  3063007F   ANDI V1, V1, 127
9D01C760  A0431162   SB V1, 4450(V0)
1116:                      ppu.strikeflag = false;
9D01C758  AC40119C   SW ZERO, 4508(V0)
1117:                      ppu.strike_cycle = (uint32) -1;
9D01C764  2403FFFF   ADDIU V1, ZERO, -1
9D01C768  AC4311A0   SW V1, 4512(V0)
1118:                
1119:                      ppu.vram_accessible = false;
9D01C76C  AC401DAC   SW ZERO, 7596(V0)
1120:                   }
1121:                }
9D01C720  8FBF006C   LW RA, 108(SP)
9D01C724  8FBE0068   LW FP, 104(SP)
9D01C728  8FB70064   LW S7, 100(SP)
9D01C72C  8FB60060   LW S6, 96(SP)
9D01C730  8FB5005C   LW S5, 92(SP)
9D01C734  8FB40058   LW S4, 88(SP)
9D01C738  8FB30054   LW S3, 84(SP)
9D01C73C  8FB20050   LW S2, 80(SP)
9D01C740  8FB1004C   LW S1, 76(SP)
9D01C744  8FB00048   LW S0, 72(SP)
9D01C748  03E00008   JR RA
9D01C74C  27BD0070   ADDIU SP, SP, 112
9D01C770  8FBF006C   LW RA, 108(SP)
9D01C774  8FBE0068   LW FP, 104(SP)
9D01C778  8FB70064   LW S7, 100(SP)
9D01C77C  8FB60060   LW S6, 96(SP)
9D01C780  8FB5005C   LW S5, 92(SP)
9D01C784  8FB40058   LW S4, 88(SP)
9D01C788  8FB30054   LW S3, 84(SP)
9D01C78C  8FB20050   LW S2, 80(SP)
9D01C790  8FB1004C   LW S1, 76(SP)
9D01C794  8FB00048   LW S0, 72(SP)
9D01C798  03E00008   JR RA
9D01C79C  27BD0070   ADDIU SP, SP, 112
9D01C908  8FBF006C   LW RA, 108(SP)
9D01C90C  8FBE0068   LW FP, 104(SP)
9D01C910  8FB70064   LW S7, 100(SP)
9D01C914  8FB60060   LW S6, 96(SP)
9D01C918  8FB5005C   LW S5, 92(SP)
9D01C91C  8FB40058   LW S4, 88(SP)
9D01C920  8FB30054   LW S3, 84(SP)
9D01C924  8FB20050   LW S2, 80(SP)
9D01C928  8FB1004C   LW S1, 76(SP)
9D01C92C  8FB00048   LW S0, 72(SP)
9D01C930  0B406CDA   J .LFB46, ppu_setstrike.part.0, .Ltext0, _binary_SuperMarioBros_nes_end
9D01C934  27BD0070   ADDIU SP, SP, 112
9D01CC7C  8FBF006C   LW RA, 108(SP)
9D01CC80  8FBE0068   LW FP, 104(SP)
9D01CC84  8FB70064   LW S7, 100(SP)
9D01CC88  8FB60060   LW S6, 96(SP)
9D01CC8C  8FB5005C   LW S5, 92(SP)
9D01CC90  8FB40058   LW S4, 88(SP)
9D01CC94  8FB30054   LW S3, 84(SP)
9D01CC98  8FB20050   LW S2, 80(SP)
9D01CC9C  8FB1004C   LW S1, 76(SP)
9D01CCA0  8FB00048   LW S0, 72(SP)
9D01CCA4  03E00008   JR RA
9D01CCA8  27BD0070   ADDIU SP, SP, 112
9D01CCAC  8EE51168   LW A1, 4456(S7)
9D01CCB0  2404FBE0   ADDIU A0, ZERO, -1056
9D01CCB4  00C42024   AND A0, A2, A0
9D01CCB8  30A5041F   ANDI A1, A1, 1055
9D01CCBC  00A42825   OR A1, A1, A0
9D01CCC0  0B4071F8   J 0x9D01C7E0
9D01CCC4  AEE51164   SW A1, 4452(S7)
9D01CCC8  1040009E   BEQ V0, ZERO, 0x9D01CF44
9D01CCCC  30B50FE0   ANDI S5, A1, 4064
9D01CCD0  26B52000   ADDIU S5, S5, 8192
9D01CCD4  AFB50024   SW S5, 36(SP)
9D01CCD8  7CA23940   EXT V0, A1, 5, 8
9D01CCDC  30A800FF   ANDI T0, A1, 255
9D01CCE0  32B62C00   ANDI S6, S5, 11264
9D01CCE4  3044001C   ANDI A0, V0, 28
9D01CCE8  3110001F   ANDI S0, T0, 31
9D01CCEC  26D603C0   ADDIU S6, S6, 960
9D01CCF0  00042040   SLL A0, A0, 1
9D01CCF4  02C42021   ADDU A0, S6, A0
9D01CCF8  AFA40028   SW A0, 40(SP)
9D01CCFC  00104882   SRL T1, S0, 2
9D01CD00  00894821   ADDU T1, A0, T1
9D01CD04  00092282   SRL A0, T1, 10
9D01CD08  24840448   ADDIU A0, A0, 1096
9D01CD0C  00042080   SLL A0, A0, 2
9D01CD10  02E42021   ADDU A0, S7, A0
9D01CD14  8C920000   LW S2, 0(A0)
9D01CD18  02152021   ADDU A0, S0, S5
9D01CD1C  00045282   SRL T2, A0, 10
9D01CD20  02499021   ADDU S2, S2, T1
9D01CD24  25490448   ADDIU T1, T2, 1096
9D01CD28  00094880   SLL T1, T1, 2
9D01CD2C  92430000   LBU V1, 0(S2)
9D01CD30  AFA30020   SW V1, 32(SP)
9D01CD34  304B0002   ANDI T3, V0, 2
9D01CD38  8EED116C   LW T5, 4460(S7)
9D01CD3C  02E94821   ADDU T1, S7, T1
9D01CD40  000B5840   SLL T3, T3, 1
9D01CD44  31080002   ANDI T0, T0, 2
9D01CD48  8EEA1184   LW T2, 4484(S7)
9D01CD4C  8D290000   LW T1, 0(T1)
9D01CD50  01689821   ADDU S3, T3, T0
9D01CD54  02636007   SRAV T4, V1, S3
9D01CD58  8FA3002C   LW V1, 44(SP)
9D01CD5C  006DA823   SUBU S5, V1, T5
9D01CD60  7CA51300   EXT A1, A1, 12, 3
9D01CD64  318C0003   ANDI T4, T4, 3
9D01CD68  00AA5021   ADDU T2, A1, T2
9D01CD6C  AFAA0014   SW T2, 20(SP)
9D01CD70  01242021   ADDU A0, T1, A0
9D01CD74  26520001   ADDIU S2, S2, 1
9D01CD78  AFB20018   SW S2, 24(SP)
9D01CD7C  000CA080   SLL S4, T4, 2
9D01CD80  26A20108   ADDIU V0, S5, 264
9D01CD84  AFA20010   SW V0, 16(SP)
9D01CD88  2416FFAA   ADDIU S6, ZERO, -86
9D01CD8C  0B407373   J 0x9D01CDCC
9D01CD90  01401821   ADDU V1, T2, ZERO
9D01CD94  8FA20018   LW V0, 24(SP)
9D01CD98  90420000   LBU V0, 0(V0)
9D01CD9C  AFA20020   SW V0, 32(SP)
9D01CDA0  8FA30018   LW V1, 24(SP)
9D01CDA4  24630001   ADDIU V1, V1, 1
9D01CDA8  AFA30018   SW V1, 24(SP)
9D01CDAC  8FA20020   LW V0, 32(SP)
9D01CDB0  02626007   SRAV T4, V0, S3
9D01CDB4  318C0003   ANDI T4, T4, 3
9D01CDB8  000CA080   SLL S4, T4, 2
9D01CDBC  8FA30010   LW V1, 16(SP)
9D01CDC0  12A30072   BEQ S5, V1, 0x9D01CF8C
9D01CDC4  02402021   ADDU A0, S2, ZERO
9D01CDC8  8FA30014   LW V1, 20(SP)
9D01CDCC  90850000   LBU A1, 0(A0)
9D01CDD0  8EE911A4   LW T1, 4516(S7)
9D01CDD4  24920001   ADDIU S2, A0, 1
9D01CDD8  00054100   SLL T0, A1, 4
9D01CDDC  01034021   ADDU T0, T0, V1
9D01CDE0  00082282   SRL A0, T0, 10
9D01CDE4  24840448   ADDIU A0, A0, 1096
9D01CDE8  00042080   SLL A0, A0, 2
9D01CDEC  02E42021   ADDU A0, S7, A0
9D01CDF0  8C840000   LW A0, 0(A0)
9D01CDF4  11200003   BEQ T1, ZERO, 0x9D01CE04
9D01CDF8  00888821   ADDU S1, A0, T0
9D01CDFC  0120F809   JALR T1
9D01CE00  8EE41184   LW A0, 4484(S7)
9D01CE04  92290008   LBU T1, 8(S1)
9D01CE08  92280000   LBU T0, 0(S1)
9D01CE0C  26841100   ADDIU A0, S4, 4352
9D01CE10  01362824   AND A1, T1, S6
9D01CE14  31290055   ANDI T1, T1, 85
9D01CE18  00052A00   SLL A1, A1, 8
9D01CE1C  00094840   SLL T1, T1, 1
9D01CE20  00A92825   OR A1, A1, T1
9D01CE24  310E0055   ANDI T6, T0, 85
9D01CE28  01164024   AND T0, T0, S6
9D01CE2C  00AE2825   OR A1, A1, T6
9D01CE30  000841C0   SLL T0, T0, 7
9D01CE34  00A82825   OR A1, A1, T0
9D01CE38  02E42021   ADDU A0, S7, A0
9D01CE3C  00054382   SRL T0, A1, 14
9D01CE40  00884021   ADDU T0, A0, T0
9D01CE44  91090000   LBU T1, 0(T0)
9D01CE48  7CA80980   EXT T0, A1, 6, 2
9D01CE4C  00884021   ADDU T0, A0, T0
9D01CE50  A2A90000   SB T1, 0(S5)
9D01CE54  91090000   LBU T1, 0(T0)
9D01CE58  7CA80B00   EXT T0, A1, 12, 2
9D01CE5C  00884021   ADDU T0, A0, T0
9D01CE60  A2A90001   SB T1, 1(S5)
9D01CE64  91090000   LBU T1, 0(T0)
9D01CE68  7CA80900   EXT T0, A1, 4, 2
9D01CE6C  00884021   ADDU T0, A0, T0
9D01CE70  A2A90002   SB T1, 2(S5)
9D01CE74  91090000   LBU T1, 0(T0)
9D01CE78  7CA80A80   EXT T0, A1, 10, 2
9D01CE7C  00884021   ADDU T0, A0, T0
9D01CE80  A2A90003   SB T1, 3(S5)
9D01CE84  91090000   LBU T1, 0(T0)
9D01CE88  7CA80880   EXT T0, A1, 2, 2
9D01CE8C  00884021   ADDU T0, A0, T0
9D01CE90  A2A90004   SB T1, 4(S5)
9D01CE94  91090000   LBU T1, 0(T0)
9D01CE98  7CA80A00   EXT T0, A1, 8, 2
9D01CE9C  00884021   ADDU T0, A0, T0
9D01CEA0  A2A90005   SB T1, 5(S5)
9D01CEA4  91080000   LBU T0, 0(T0)
9D01CEA8  30A50003   ANDI A1, A1, 3
9D01CEAC  00852021   ADDU A0, A0, A1
9D01CEB0  A2A80006   SB T0, 6(S5)
9D01CEB4  90850000   LBU A1, 0(A0)
9D01CEB8  26060001   ADDIU A2, S0, 1
9D01CEBC  30D000FF   ANDI S0, A2, 255
9D01CEC0  32040001   ANDI A0, S0, 1
9D01CEC4  32080003   ANDI T0, S0, 3
9D01CEC8  A2A50007   SB A1, 7(S5)
9D01CECC  1480FFBB   BNE A0, ZERO, 0x9D01CDBC
9D01CED0  26B50008   ADDIU S5, S5, 8
9D01CED4  1500FFB5   BNE T0, ZERO, 0x9D01CDAC
9D01CED8  3A730002   XORI S3, S3, 2
9D01CEDC  24040020   ADDIU A0, ZERO, 32
9D01CEE0  1604FFAD   BNE S0, A0, 0x9D01CD98
9D01CEE4  8FA20018   LW V0, 24(SP)
9D01CEE8  8FA20024   LW V0, 36(SP)
9D01CEEC  38420400   XORI V0, V0, 1024
9D01CEF0  AFA20024   SW V0, 36(SP)
9D01CEF4  8FA30028   LW V1, 40(SP)
9D01CEF8  38630400   XORI V1, V1, 1024
9D01CEFC  AFA30028   SW V1, 40(SP)
9D01CF00  00022A82   SRL A1, V0, 10
9D01CF04  00032282   SRL A0, V1, 10
9D01CF08  24A50448   ADDIU A1, A1, 1096
9D01CF0C  24840448   ADDIU A0, A0, 1096
9D01CF10  00052880   SLL A1, A1, 2
9D01CF14  00042080   SLL A0, A0, 2
9D01CF18  00B72821   ADDU A1, A1, S7
9D01CF1C  00972021   ADDU A0, A0, S7
9D01CF20  8CAD0000   LW T5, 0(A1)
9D01CF24  8C820000   LW V0, 0(A0)
9D01CF28  00008021   ADDU S0, ZERO, ZERO
9D01CF2C  8FA30024   LW V1, 36(SP)
9D01CF30  01A39021   ADDU S2, T5, V1
9D01CF34  8FA30028   LW V1, 40(SP)
9D01CF38  00431021   ADDU V0, V0, V1
9D01CF3C  0B407365   J 0x9D01CD94
9D01CF40  AFA20018   SW V0, 24(SP)
9D01CF44  92E51100   LBU A1, 4352(S7)
9D01CF48  8FA4002C   LW A0, 44(SP)
9D01CF4C  24060100   ADDIU A2, ZERO, 256
9D01CF50  30A5007F   ANDI A1, A1, 127
9D01CF54  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D01CF58  34A50080   ORI A1, A1, 128
9D01CF5C  0B407254   J 0x9D01C950
9D01CF60  8EE21DB4   LW V0, 7604(S7)
9D01CF64  1612FE94   BNE S0, S2, 0x9D01C9B8
9D01CF68  26310001   ADDIU S1, S1, 1
9D01CF6C  8EE21190   LW V0, 4496(S7)
9D01CF70  1040FDEB   BEQ V0, ZERO, 0x9D01C720
9D01CF74  8FA3002C   LW V1, 44(SP)
9D01CF78  8FA40030   LW A0, 48(SP)
9D01CF7C  AC640000   SW A0, 0(V1)
9D01CF80  8FA20034   LW V0, 52(SP)
9D01CF84  0B4071C8   J 0x9D01C720
9D01CF88  AC620004   SW V0, 4(V1)
9D01CF8C  8EE21194   LW V0, 4500(S7)
9D01CF90  1040FE6E   BEQ V0, ZERO, 0x9D01C94C
9D01CF94  8FA3002C   LW V1, 44(SP)
9D01CF98  92E21100   LBU V0, 4352(S7)
9D01CF9C  3042007F   ANDI V0, V0, 127
9D01CFA0  34420080   ORI V0, V0, 128
9D01CFA4  00022A00   SLL A1, V0, 8
9D01CFA8  00022400   SLL A0, V0, 16
9D01CFAC  00A42025   OR A0, A1, A0
9D01CFB0  00822025   OR A0, A0, V0
9D01CFB4  00021600   SLL V0, V0, 24
9D01CFB8  00821025   OR V0, A0, V0
9D01CFBC  AC620000   SW V0, 0(V1)
9D01CFC0  0B407253   J 0x9D01C94C
9D01CFC4  AC620004   SW V0, 4(V1)
9D01CFC8  7CAD0980   EXT T5, A1, 6, 2
9D01CFCC  7CAC0B00   EXT T4, A1, 12, 2
9D01CFD0  7CAB0900   EXT T3, A1, 4, 2
9D01CFD4  7CAA0A80   EXT T2, A1, 10, 2
9D01CFD8  7CA90880   EXT T1, A1, 2, 2
9D01CFDC  7CA80A00   EXT T0, A1, 8, 2
9D01CFE0  0B4072BD   J 0x9D01CAF4
9D01CFE4  30A40003   ANDI A0, A1, 3
9D01CFE8  30630020   ANDI V1, V1, 32
9D01CFEC  10600036   BEQ V1, ZERO, 0x9D01D0C8
9D01CFF0  00000000   NOP
9D01CFF4  1080FECC   BEQ A0, ZERO, 0x9D01CB28
9D01CFF8  00000000   NOP
9D01CFFC  92CF0000   LBU T7, 0(S6)
9D01D000  7C0FC420   SEB T8, T7
9D01D004  0701FEC7   BGEZ T8, 0x9D01CB24
9D01D008  35EF0040   ORI T7, T7, 64
9D01D00C  00442021   ADDU A0, V0, A0
9D01D010  908F0000   LBU T7, 0(A0)
9D01D014  35EF0040   ORI T7, T7, 64
9D01D018  31EF00FF   ANDI T7, T7, 255
9D01D01C  0B4072CA   J 0x9D01CB28
9D01D020  A2CF0000   SB T7, 0(S6)
9D01D024  004E1021   ADDU V0, V0, T6
9D01D028  90440000   LBU A0, 0(V0)
9D01D02C  34840040   ORI A0, A0, 64
9D01D030  0B4072FA   J 0x9D01CBE8
9D01D034  308400FF   ANDI A0, A0, 255
9D01D038  004D6821   ADDU T5, V0, T5
9D01D03C  91A40000   LBU A0, 0(T5)
9D01D040  34840040   ORI A0, A0, 64
9D01D044  308400FF   ANDI A0, A0, 255
9D01D048  0B4072F4   J 0x9D01CBD0
9D01D04C  A2C40006   SB A0, 6(S6)
9D01D050  004C6021   ADDU T4, V0, T4
9D01D054  91840000   LBU A0, 0(T4)
9D01D058  34840040   ORI A0, A0, 64
9D01D05C  308400FF   ANDI A0, A0, 255
9D01D060  0B4072ED   J 0x9D01CBB4
9D01D064  A2C40005   SB A0, 5(S6)
9D01D068  004B5821   ADDU T3, V0, T3
9D01D06C  91640000   LBU A0, 0(T3)
9D01D070  34840040   ORI A0, A0, 64
9D01D074  308400FF   ANDI A0, A0, 255
9D01D078  0B4072E6   J 0x9D01CB98
9D01D07C  A2C40004   SB A0, 4(S6)
9D01D080  004A5021   ADDU T2, V0, T2
9D01D084  91440000   LBU A0, 0(T2)
9D01D088  34840040   ORI A0, A0, 64
9D01D08C  308400FF   ANDI A0, A0, 255
9D01D090  0B4072DF   J 0x9D01CB7C
9D01D094  A2C40003   SB A0, 3(S6)
9D01D098  00494821   ADDU T1, V0, T1
9D01D09C  91240000   LBU A0, 0(T1)
9D01D0A0  34840040   ORI A0, A0, 64
9D01D0A4  308400FF   ANDI A0, A0, 255
9D01D0A8  0B4072D8   J 0x9D01CB60
9D01D0AC  A2C40002   SB A0, 2(S6)
9D01D0B0  00484021   ADDU T0, V0, T0
9D01D0B4  91040000   LBU A0, 0(T0)
9D01D0B8  34840040   ORI A0, A0, 64
9D01D0BC  308400FF   ANDI A0, A0, 255
9D01D0C0  0B4072D1   J 0x9D01CB44
9D01D0C4  A2C40001   SB A0, 1(S6)
9D01D0C8  10800008   BEQ A0, ZERO, 0x9D01D0EC
9D01D0CC  00000000   NOP
9D01D0D0  92CF0000   LBU T7, 0(S6)
9D01D0D4  31EF0040   ANDI T7, T7, 64
9D01D0D8  15E00004   BNE T7, ZERO, 0x9D01D0EC
9D01D0DC  00442021   ADDU A0, V0, A0
9D01D0E0  90840000   LBU A0, 0(A0)
9D01D0E4  34840040   ORI A0, A0, 64
9D01D0E8  A2C40000   SB A0, 0(S6)
9D01D0EC  11000008   BEQ T0, ZERO, 0x9D01D110
9D01D0F0  00000000   NOP
9D01D0F4  92C40001   LBU A0, 1(S6)
9D01D0F8  30840040   ANDI A0, A0, 64
9D01D0FC  14800004   BNE A0, ZERO, 0x9D01D110
9D01D100  00484021   ADDU T0, V0, T0
9D01D104  91040000   LBU A0, 0(T0)
9D01D108  34840040   ORI A0, A0, 64
9D01D10C  A2C40001   SB A0, 1(S6)
9D01D110  11200008   BEQ T1, ZERO, 0x9D01D134
9D01D114  00000000   NOP
9D01D118  92C40002   LBU A0, 2(S6)
9D01D11C  30840040   ANDI A0, A0, 64
9D01D120  14800004   BNE A0, ZERO, 0x9D01D134
9D01D124  00494821   ADDU T1, V0, T1
9D01D128  91240000   LBU A0, 0(T1)
9D01D12C  34840040   ORI A0, A0, 64
9D01D130  A2C40002   SB A0, 2(S6)
9D01D134  11400008   BEQ T2, ZERO, 0x9D01D158
9D01D138  00000000   NOP
9D01D13C  92C40003   LBU A0, 3(S6)
9D01D140  30840040   ANDI A0, A0, 64
9D01D144  14800004   BNE A0, ZERO, 0x9D01D158
9D01D148  004A5021   ADDU T2, V0, T2
9D01D14C  91440000   LBU A0, 0(T2)
9D01D150  34840040   ORI A0, A0, 64
9D01D154  A2C40003   SB A0, 3(S6)
9D01D158  11600008   BEQ T3, ZERO, 0x9D01D17C
9D01D15C  00000000   NOP
9D01D160  92C40004   LBU A0, 4(S6)
9D01D164  30840040   ANDI A0, A0, 64
9D01D168  14800004   BNE A0, ZERO, 0x9D01D17C
9D01D16C  004B5821   ADDU T3, V0, T3
9D01D170  91640000   LBU A0, 0(T3)
9D01D174  34840040   ORI A0, A0, 64
9D01D178  A2C40004   SB A0, 4(S6)
9D01D17C  11800008   BEQ T4, ZERO, 0x9D01D1A0
9D01D180  00000000   NOP
9D01D184  92C40005   LBU A0, 5(S6)
9D01D188  30840040   ANDI A0, A0, 64
9D01D18C  14800004   BNE A0, ZERO, 0x9D01D1A0
9D01D190  004C6021   ADDU T4, V0, T4
9D01D194  91840000   LBU A0, 0(T4)
9D01D198  34840040   ORI A0, A0, 64
9D01D19C  A2C40005   SB A0, 5(S6)
9D01D1A0  11A00008   BEQ T5, ZERO, 0x9D01D1C4
9D01D1A4  00000000   NOP
9D01D1A8  92C40006   LBU A0, 6(S6)
9D01D1AC  30840040   ANDI A0, A0, 64
9D01D1B0  14800004   BNE A0, ZERO, 0x9D01D1C4
9D01D1B4  004D6821   ADDU T5, V0, T5
9D01D1B8  91A40000   LBU A0, 0(T5)
9D01D1BC  34840040   ORI A0, A0, 64
9D01D1C0  A2C40006   SB A0, 6(S6)
9D01D1C4  51C0FE8A   BEQL T6, ZERO, 0x9D01CBF0
9D01D1C8  2402FFFF   ADDIU V0, ZERO, -1
9D01D1CC  92C40007   LBU A0, 7(S6)
9D01D1D0  30840040   ANDI A0, A0, 64
9D01D1D4  5480FE86   BNEL A0, ZERO, 0x9D01CBF0
9D01D1D8  2402FFFF   ADDIU V0, ZERO, -1
9D01D1DC  004E1021   ADDU V0, V0, T6
9D01D1E0  90420000   LBU V0, 0(V0)
9D01D1E4  34420040   ORI V0, V0, 64
9D01D1E8  0B4072FB   J 0x9D01CBEC
9D01D1EC  A2C20007   SB V0, 7(S6)
9D01D1F0  11000004   BEQ T0, ZERO, 0x9D01D204
9D01D1F4  00000000   NOP
9D01D1F8  82CF0001   LB T7, 1(S6)
9D01D1FC  05E1FF7A   BGEZ T7, 0x9D01CFE8
9D01D200  24050001   ADDIU A1, ZERO, 1
9D01D204  11200004   BEQ T1, ZERO, 0x9D01D218
9D01D208  00000000   NOP
9D01D20C  82CF0002   LB T7, 2(S6)
9D01D210  05E1FF75   BGEZ T7, 0x9D01CFE8
9D01D214  24050002   ADDIU A1, ZERO, 2
9D01D218  11400004   BEQ T2, ZERO, 0x9D01D22C
9D01D21C  00000000   NOP
9D01D220  82CF0003   LB T7, 3(S6)
9D01D224  05E1FF70   BGEZ T7, 0x9D01CFE8
9D01D228  24050003   ADDIU A1, ZERO, 3
9D01D22C  11600004   BEQ T3, ZERO, 0x9D01D240
9D01D230  00000000   NOP
9D01D234  82CF0004   LB T7, 4(S6)
9D01D238  05E1FF6B   BGEZ T7, 0x9D01CFE8
9D01D23C  24050004   ADDIU A1, ZERO, 4
9D01D240  11800004   BEQ T4, ZERO, 0x9D01D254
9D01D244  00000000   NOP
9D01D248  82CF0005   LB T7, 5(S6)
9D01D24C  05E1FF66   BGEZ T7, 0x9D01CFE8
9D01D250  24050005   ADDIU A1, ZERO, 5
9D01D254  11A00004   BEQ T5, ZERO, 0x9D01D268
9D01D258  00000000   NOP
9D01D25C  82CF0006   LB T7, 6(S6)
9D01D260  05E1FF61   BGEZ T7, 0x9D01CFE8
9D01D264  24050006   ADDIU A1, ZERO, 6
9D01D268  11C0FF5F   BEQ T6, ZERO, 0x9D01CFE8
9D01D26C  2405FFFF   ADDIU A1, ZERO, -1
9D01D270  82D80007   LB T8, 7(S6)
9D01D274  2B180000   SLTI T8, T8, 0
9D01D278  240F0007   ADDIU T7, ZERO, 7
9D01D27C  0B4073FA   J 0x9D01CFE8
9D01D280  01F8280A   MOVZ A1, T7, T8
9D01D284  310500FE   ANDI A1, T0, 254
9D01D288  31040001   ANDI A0, T0, 1
9D01D28C  00052900   SLL A1, A1, 4
9D01D290  00042300   SLL A0, A0, 12
9D01D294  0B407293   J 0x9D01CA4C
9D01D298  00A42025   OR A0, A1, A0
9D01D29C  2444FFE9   ADDIU A0, V0, -23
9D01D2A0  2442FFF9   ADDIU V0, V0, -7
9D01D2A4  394A0010   XORI T2, T2, 16
9D01D2A8  004A200B   MOVN A0, V0, T2
9D01D2AC  0B4072A0   J 0x9D01CA80
9D01D2B0  00A42023   SUBU A0, A1, A0
9D01D2B4  7C460980   EXT A2, V0, 6, 2
9D01D2B8  7C470B00   EXT A3, V0, 12, 2
9D01D2BC  7C480900   EXT T0, V0, 4, 2
9D01D2C0  7C490A80   EXT T1, V0, 10, 2
9D01D2C4  7C4A0880   EXT T2, V0, 2, 2
9D01D2C8  7C4B0A00   EXT T3, V0, 8, 2
9D01D2CC  0B40723D   J 0x9D01C8F4
9D01D2D0  30430003   ANDI V1, V0, 3
9D01D2D4  312A00FE   ANDI T2, T1, 254
9D01D2D8  31250001   ANDI A1, T1, 1
9D01D2DC  000A5100   SLL T2, T2, 4
9D01D2E0  00052B00   SLL A1, A1, 12
9D01D2E4  0B407217   J 0x9D01C85C
9D01D2E8  01452825   OR A1, T2, A1
9D01D2EC  2443FFE9   ADDIU V1, V0, -23
9D01D2F0  2442FFF9   ADDIU V0, V0, -7
9D01D2F4  38C60010   XORI A2, A2, 16
9D01D2F8  0046180B   MOVN V1, V0, A2
9D01D2FC  0B407224   J 0x9D01C890
9D01D300  00A31823   SUBU V1, A1, V1
9D01D304  11400003   BEQ T2, ZERO, 0x9D01D314
9D01D308  00000000   NOP
9D01D30C  0B407242   J .LBE135
9D01D310  24840002   ADDIU A0, A0, 2
9D01D314  11200003   BEQ T1, ZERO, 0x9D01D324
9D01D318  00000000   NOP
9D01D31C  0B407242   J .LBE135
9D01D320  24840003   ADDIU A0, A0, 3
9D01D324  11000003   BEQ T0, ZERO, 0x9D01D334
9D01D328  00000000   NOP
9D01D32C  0B407242   J .LBE135
9D01D330  24840004   ADDIU A0, A0, 4
9D01D334  10E00003   BEQ A3, ZERO, 0x9D01D344
9D01D338  00000000   NOP
9D01D33C  0B407242   J .LBE135
9D01D340  24840005   ADDIU A0, A0, 5
9D01D344  10C00006   BEQ A2, ZERO, 0x9D01D360
9D01D348  00000000   NOP
9D01D34C  0B407242   J .LBE135
9D01D350  24840006   ADDIU A0, A0, 6
9D01D354  8EEF119C   LW T7, 4508(S7)
9D01D358  0B4072A2   J 0x9D01CA88
9D01D35C  2DEF0001   SLTIU T7, T7, 1
9D01D360  10A0FCF0   BEQ A1, ZERO, 0x9D01C724
9D01D364  8FBF006C   LW RA, 108(SP)
9D01D368  0B407243   J 0x9D01C90C
9D01D36C  24840007   ADDIU A0, A0, 7
1122:                
1123:                /*
1124:                bool ppu_checkzapperhit(bitmap_t *bmp, int x, int y)
1125:                {
1126:                   uint8 pixel = bmp->line[y][x] & 0x3F;
1127:                
1128:                   if (0x20 == pixel || 0x30 == pixel)
1129:                      return true;
1130:                
1131:                   return false;
1132:                }
1133:                */
1134:                
1135:                /*************************************************/
1136:                /* TODO: all this stuff should go somewhere else */
1137:                /*************************************************/
1138:                INLINE void draw_box(bitmap_t *bmp, int x, int y, int height)
1139:                {
1140:                   int i;
1141:                   uint8 *vid;
1142:                
1143:                   vid = bmp->line[y] + x;
9D01D3F8  26620004   ADDIU V0, S3, 4
9D01D3FC  00021080   SLL V0, V0, 2
9D01D400  00821021   ADDU V0, A0, V0
9D01D404  8C420004   LW V0, 4(V0)
9D01D408  004A1021   ADDU V0, V0, T2
1144:                
1145:                   for (i = 0; i < 10; i++)
1146:                      *vid++ = GUI_GRAY;
9D01D3BC  2408FFC2   ADDIU T0, ZERO, -62
9D01D40C  A0480000   SB T0, 0(V0)
9D01D410  A0480001   SB T0, 1(V0)
9D01D414  A0480002   SB T0, 2(V0)
9D01D418  A0480003   SB T0, 3(V0)
9D01D41C  A0480004   SB T0, 4(V0)
9D01D420  A0480005   SB T0, 5(V0)
9D01D424  A0480006   SB T0, 6(V0)
9D01D428  A0480007   SB T0, 7(V0)
9D01D42C  A0480008   SB T0, 8(V0)
9D01D430  A0480009   SB T0, 9(V0)
1147:                   vid += (bmp->pitch - 10);
9D01D434  8C830008   LW V1, 8(A0)
1148:                   for (i = 0; i < height; i++)
9D01D438  11600009   BEQ T3, ZERO, 0x9D01D460
9D01D43C  00431021   ADDU V0, V0, V1
9D01D440  00001821   ADDU V1, ZERO, ZERO
9D01D450  24630001   ADDIU V1, V1, 1
9D01D454  006B382A   SLT A3, V1, T3
9D01D458  14E0FFFA   BNE A3, ZERO, 0x9D01D444
9D01D45C  00491021   ADDU V0, V0, T1
9D01D500  0B407543   J 0x9D01D50C
9D01D504  00005021   ADDU T2, ZERO, ZERO
1149:                   {
1150:                      vid[0] = vid[9] = GUI_GRAY;
9D01D444  A0480009   SB T0, 9(V0)
9D01D448  A0480000   SB T0, 0(V0)
1151:                      vid += bmp->pitch;
9D01D44C  8C890008   LW T1, 8(A0)
1152:                   }
1153:                   for (i = 0; i < 10; i++)
1154:                      *vid++ = GUI_GRAY;
9D01D460  A0480000   SB T0, 0(V0)
9D01D464  A0480001   SB T0, 1(V0)
9D01D468  A0480002   SB T0, 2(V0)
9D01D46C  A0480003   SB T0, 3(V0)
9D01D470  A0480004   SB T0, 4(V0)
9D01D474  A0480005   SB T0, 5(V0)
9D01D478  A0480006   SB T0, 6(V0)
9D01D47C  A0480007   SB T0, 7(V0)
9D01D480  A0480008   SB T0, 8(V0)
9D01D484  A0480009   SB T0, 9(V0)
1155:                }
1156:                
1157:                INLINE void draw_deadsprite(bitmap_t *bmp, int x, int y, int height)
1158:                {
1159:                   int i, j, index;
1160:                   uint8 *vid;
1161:                   uint8 colbuf[8] = { GUI_BLACK, GUI_BLACK, GUI_BLACK, GUI_BLACK,
9D01D3C0  3C189D03   LUI T8, -25341
9D01D3C4  256F0001   ADDIU T7, T3, 1
9D01D610  88470003   LWL A3, 3(V0)
9D01D614  88430007   LWL V1, 7(V0)
9D01D624  9B07676C   LWR A3, 26476(T8)
9D01D628  98430004   LWR V1, 4(V0)
9D01D634  AFA70000   SW A3, 0(SP)
9D01D638  AFA30004   SW V1, 4(SP)
1162:                                       GUI_BLACK, GUI_BLACK, GUI_BLACK, GUI_DKGRAY };
1163:                
1164:                   vid = bmp->line[y] + x;
9D01D618  26690005   ADDIU T1, S3, 5
9D01D61C  00094880   SLL T1, T1, 2
9D01D620  00894821   ADDU T1, A0, T1
9D01D62C  8D220004   LW V0, 4(T1)
1165:                
1166:                   for (i = 0; i < height; i++)
9D01D63C  1160FFE7   BEQ T3, ZERO, 0x9D01D5DC
9D01D640  004A1021   ADDU V0, V0, T2
9D01D644  1179003B   BEQ T3, T9, 0x9D01D734
9D01D648  24030001   ADDIU V1, ZERO, 1
9D01D6E8  146FFFD8   BNE V1, T7, 0x9D01D64C
9D01D6EC  00471021   ADDU V0, V0, A3
9D01D734  00001821   ADDU V1, ZERO, ZERO
9D01D7D8  24630001   ADDIU V1, V1, 1
9D01D7DC  28670010   SLTI A3, V1, 16
9D01D7E0  14E0FFD5   BNE A3, ZERO, 0x9D01D738
9D01D7E4  00491021   ADDU V0, V0, T1
1167:                   {
1168:                      index = i;
1169:                
1170:                      if (height == 16)
1171:                         index >>= 1;
9D01D738  0003B043   SRA S6, V1, 1
1172:                
1173:                      for (j = 0; j < 8; j++)
1174:                      {
1175:                         *(vid + j) = colbuf[index++];
9D01D650  26B40001   ADDIU S4, S5, 1
9D01D658  26930001   ADDIU S3, S4, 1
9D01D660  266A0001   ADDIU T2, S3, 1
9D01D668  25490001   ADDIU T1, T2, 1
9D01D670  25270001   ADDIU A3, T1, 1
9D01D678  24F70001   ADDIU S7, A3, 1
9D01D684  03B5A821   ADDU S5, SP, S5
9D01D688  03B4A021   ADDU S4, SP, S4
9D01D68C  03B39821   ADDU S3, SP, S3
9D01D690  03AA5021   ADDU T2, SP, T2
9D01D694  03A94821   ADDU T1, SP, T1
9D01D698  03A73821   ADDU A3, SP, A3
9D01D69C  03B7B821   ADDU S7, SP, S7
9D01D6A0  92D6FFFF   LBU S6, -1(S6)
9D01D6A4  92B50000   LBU S5, 0(S5)
9D01D6A8  92940000   LBU S4, 0(S4)
9D01D6AC  92730000   LBU S3, 0(S3)
9D01D6B0  914A0000   LBU T2, 0(T2)
9D01D6B4  91290000   LBU T1, 0(T1)
9D01D6B8  90E70000   LBU A3, 0(A3)
9D01D6BC  A0470006   SB A3, 6(V0)
9D01D6C0  92E70000   LBU A3, 0(S7)
9D01D6C4  A0560000   SB S6, 0(V0)
9D01D6C8  A0550001   SB S5, 1(V0)
9D01D6CC  A0540002   SB S4, 2(V0)
9D01D6D0  A0530003   SB S3, 3(V0)
9D01D6D4  A04A0004   SB T2, 4(V0)
9D01D6D8  A0490005   SB T1, 5(V0)
9D01D6DC  A0470007   SB A3, 7(V0)
9D01D73C  26D50001   ADDIU S5, S6, 1
9D01D744  26B40001   ADDIU S4, S5, 1
9D01D74C  26930001   ADDIU S3, S4, 1
9D01D754  266A0001   ADDIU T2, S3, 1
9D01D75C  25490001   ADDIU T1, T2, 1
9D01D764  25270001   ADDIU A3, T1, 1
9D01D76C  24F70001   ADDIU S7, A3, 1
9D01D774  03B6B021   ADDU S6, SP, S6
9D01D778  03B5A821   ADDU S5, SP, S5
9D01D77C  03B4A021   ADDU S4, SP, S4
9D01D780  03B39821   ADDU S3, SP, S3
9D01D784  03AA5021   ADDU T2, SP, T2
9D01D788  03A94821   ADDU T1, SP, T1
9D01D78C  03A73821   ADDU A3, SP, A3
9D01D790  03B7B821   ADDU S7, SP, S7
9D01D794  92D60000   LBU S6, 0(S6)
9D01D798  92B50000   LBU S5, 0(S5)
9D01D79C  92940000   LBU S4, 0(S4)
9D01D7A0  92730000   LBU S3, 0(S3)
9D01D7A4  914A0000   LBU T2, 0(T2)
9D01D7A8  91290000   LBU T1, 0(T1)
9D01D7AC  90E70000   LBU A3, 0(A3)
9D01D7B0  A0470006   SB A3, 6(V0)
9D01D7B4  92E70000   LBU A3, 0(S7)
9D01D7B8  A0560000   SB S6, 0(V0)
9D01D7BC  A0550001   SB S5, 1(V0)
9D01D7C0  A0540002   SB S4, 2(V0)
9D01D7C4  A0530003   SB S3, 3(V0)
9D01D7C8  A04A0004   SB T2, 4(V0)
9D01D7CC  A0490005   SB T1, 5(V0)
9D01D7D0  A0470007   SB A3, 7(V0)
1176:                         index &= 7;
9D01D64C  30750007   ANDI S5, V1, 7
9D01D654  32940007   ANDI S4, S4, 7
9D01D65C  32730007   ANDI S3, S3, 7
9D01D664  314A0007   ANDI T2, T2, 7
9D01D66C  31290007   ANDI T1, T1, 7
9D01D674  30E70007   ANDI A3, A3, 7
9D01D67C  32F70007   ANDI S7, S7, 7
9D01D680  03A3B021   ADDU S6, SP, V1
9D01D740  32B50007   ANDI S5, S5, 7
9D01D748  32940007   ANDI S4, S4, 7
9D01D750  32730007   ANDI S3, S3, 7
9D01D758  314A0007   ANDI T2, T2, 7
9D01D760  31290007   ANDI T1, T1, 7
9D01D768  30E70007   ANDI A3, A3, 7
9D01D770  32F70007   ANDI S7, S7, 7
1177:                      }
1178:                
1179:                      vid += bmp->pitch;
9D01D6E0  8C870008   LW A3, 8(A0)
9D01D6E4  24630001   ADDIU V1, V1, 1
9D01D7D4  8C890008   LW T1, 8(A0)
1180:                   }
1181:                }
1182:                
1183:                
1184:                /* Stuff for the OAM viewer */
1185:                static void draw_sprite(bitmap_t *bmp, int x, int y, uint8 tile_num, uint8 attrib)
1186:                {
1187:                   int line, height;
1188:                   int col_high, vram_adr;
1189:                   uint8 *vid, *data_ptr;
1190:                
1191:                   vid = bmp->line[y] + x;
9D01D4A0  26620005   ADDIU V0, S3, 5
9D01D4A4  00021080   SLL V0, V0, 2
9D01D4A8  00821021   ADDU V0, A0, V0
9D01D4B0  8C420004   LW V0, 4(V0)
9D01D4C4  004A1021   ADDU V0, V0, T2
1192:                
1193:                   /* Get upper two bits of color */
1194:                   col_high = ((attrib & 3) << 2);
9D01D4AC  91A70002   LBU A3, 2(T5)
9D01D4BC  30E70003   ANDI A3, A3, 3
1195:                
1196:                   /* 8x16 even sprites use $0000, odd use $1000 */
1197:                   height = ppu.obj_height;
9D01D3C8  02009021   ADDU S2, S0, ZERO
9D01D4B4  9214117C   LBU S4, 4476(S0)
1198:                   if (16 == height)
9D01D4C8  1299008E   BEQ S4, T9, 0x9D01D704
9D01D4CC  00073880   SLL A3, A3, 2
1199:                      vram_adr = ((tile_num & 1) << 12) | ((tile_num & 0xFE) << 4);
9D01D704  306900FE   ANDI T1, V1, 254
9D01D708  30630001   ANDI V1, V1, 1
9D01D70C  00094900   SLL T1, T1, 4
9D01D710  00031B00   SLL V1, V1, 12
9D01D714  01231825   OR V1, T1, V1
1200:                   /* else just use the offset from $2000 */
1201:                   else
1202:                      vram_adr = ppu.obj_base + (tile_num << 4);
9D01D4D0  8E491180   LW T1, 4480(S2)
9D01D4D4  00031900   SLL V1, V1, 4
9D01D4D8  00691821   ADDU V1, V1, T1
1203:                
1204:                   data_ptr = &PPU_MEM(vram_adr);
9D01D4DC  00034A83   SRA T1, V1, 10
9D01D4E0  25290448   ADDIU T1, T1, 1096
9D01D4E4  00094880   SLL T1, T1, 2
9D01D4E8  01324821   ADDU T1, T1, S2
9D01D4EC  8D290000   LW T1, 0(T1)
9D01D718  00034A83   SRA T1, V1, 10
9D01D71C  25290448   ADDIU T1, T1, 1096
9D01D720  00094880   SLL T1, T1, 2
9D01D724  01324821   ADDU T1, T1, S2
9D01D728  8D290000   LW T1, 0(T1)
9D01D72C  0B40753E   J 0x9D01D4F8
9D01D730  01234821   ADDU T1, T1, V1
1205:                
1206:                   for (line = 0; line < height; line++)
9D01D4F0  1280003A   BEQ S4, ZERO, 0x9D01D5DC
9D01D4F4  01234821   ADDU T1, T1, V1
9D01D4F8  24E71110   ADDIU A3, A3, 4368
9D01D4FC  02073821   ADDU A3, S0, A3
9D01D514  254A0001   ADDIU T2, T2, 1
9D01D5BC  0154182A   SLT V1, T2, S4
9D01D5D4  1460FFCC   BNE V1, ZERO, 0x9D01D508
9D01D5D8  00531021   ADDU V0, V0, S3
1207:                   {
1208:                      if (line == 8)
1209:                         data_ptr += 8;
9D01D508  02B6480B   MOVN T1, S5, S6
9D01D5C0  39560008   XORI S6, T2, 8
9D01D5D0  25290009   ADDIU T1, T1, 9
1210:                
1211:                      draw_bgtile(vid, data_ptr[0], data_ptr[8], ppu.palette + 16 + col_high);
9D01D50C  91230008   LBU V1, 8(T1)
9D01D510  91330000   LBU S3, 0(T1)
1212:                      //draw_oamtile(vid, attrib, data_ptr[0], data_ptr[8], ppu.palette + 16 + col_high);
1213:                
1214:                      data_ptr++;
9D01D5CC  25350001   ADDIU S5, T1, 1
1215:                      vid += bmp->pitch;
9D01D5C8  8C930008   LW S3, 8(A0)
1216:                   }
1217:                }
1218:                
1219:                void ppu_dumpoam(bitmap_t *bmp, int x_loc, int y_loc)
1220:                {
9D01D370  27BDFFD8   ADDIU SP, SP, -40
9D01D374  AFB70024   SW S7, 36(SP)
9D01D378  AFB60020   SW S6, 32(SP)
9D01D37C  AFB5001C   SW S5, 28(SP)
9D01D380  AFB40018   SW S4, 24(SP)
9D01D384  AFB30014   SW S3, 20(SP)
9D01D388  AFB20010   SW S2, 16(SP)
9D01D38C  AFB1000C   SW S1, 12(SP)
9D01D390  AFB00008   SW S0, 8(SP)
9D01D3A0  00C08821   ADDU S1, A2, ZERO
1221:                   int sprite, x_pos, y_pos, height;
1222:                   obj_t *spr_ptr;
1223:                
1224:                   spr_ptr = (obj_t *) ppu.oam;
9D01D3A4  3C0DA000   LUI T5, -24576
9D01D3A8  25AD78D4   ADDIU T5, T5, 30932
1225:                   height = ppu.obj_height;
9D01D394  3C10A000   LUI S0, -24576
9D01D398  261068D4   ADDIU S0, S0, 26836
9D01D39C  920B117C   LBU T3, 4476(S0)
1226:                
1227:                   for (sprite = 0; sprite < 64; sprite++)
9D01D3AC  00007021   ADDU T6, ZERO, ZERO
9D01D3B0  3C06A000   LUI A2, -24576
9D01D3B4  24C679D4   ADDIU A2, A2, 31188
9D01D5E0  15A6FF7B   BNE T5, A2, 0x9D01D3D0
9D01D5E4  25CE0001   ADDIU T6, T6, 1
9D01D6F4  15A6FF36   BNE T5, A2, 0x9D01D3D0
9D01D6F8  25CE0001   ADDIU T6, T6, 1
9D01D7EC  15A6FEF8   BNE T5, A2, 0x9D01D3D0
9D01D7F0  25CE0001   ADDIU T6, T6, 1
1228:                   {
1229:                      x_pos = ((sprite & 0x0F) << 3) + (sprite & 0x0F) + x_loc;
9D01D3D0  31C2000F   ANDI V0, T6, 15
9D01D3D4  000250C0   SLL T2, V0, 3
9D01D3D8  004A1021   ADDU V0, V0, T2
9D01D3DC  00455021   ADDU T2, V0, A1
1230:                      if (height == 16)
9D01D3B8  24190010   ADDIU T9, ZERO, 16
9D01D3E0  11790002   BEQ T3, T9, 0x9D01D3EC
9D01D3E4  31D300F0   ANDI S3, T6, 240
1231:                         y_pos = (sprite & 0xF0) + (sprite >> 4) + y_loc;
1232:                      else
1233:                         y_pos = ((sprite & 0xF0) >> 1) + (sprite >> 4) + y_loc;
9D01D3E8  00139843   SRA S3, S3, 1
9D01D3EC  000E1103   SRA V0, T6, 4
9D01D3F0  02629821   ADDU S3, S3, V0
9D01D3F4  02719821   ADDU S3, S3, S1
1234:                
1235:                      draw_box(bmp, x_pos, y_pos, height);
1236:                
1237:                      if (spr_ptr->y_loc && spr_ptr->y_loc < 240)
9D01D488  91A20000   LBU V0, 0(T5)
9D01D48C  2442FFFF   ADDIU V0, V0, -1
9D01D490  304200FF   ANDI V0, V0, 255
9D01D494  2C4200EF   SLTIU V0, V0, 239
9D01D498  1040005D   BEQ V0, ZERO, 0x9D01D610
9D01D49C  2702676C   ADDIU V0, T8, 26476
1238:                         draw_sprite(bmp, x_pos + 1, y_pos + 1, spr_ptr->tile, spr_ptr->atr);
9D01D4B8  254A0001   ADDIU T2, T2, 1
9D01D4C0  91A30001   LBU V1, 1(T5)
1239:                      else
1240:                         draw_deadsprite(bmp, x_pos + 1, y_pos + 1, height);
9D01D630  254A0001   ADDIU T2, T2, 1
1241:                
1242:                      spr_ptr++;
9D01D5DC  25AD0004   ADDIU T5, T5, 4
9D01D6F0  25AD0004   ADDIU T5, T5, 4
9D01D7E8  25AD0004   ADDIU T5, T5, 4
1243:                   }
1244:                }
9D01D5E8  8FB70024   LW S7, 36(SP)
9D01D5EC  8FB60020   LW S6, 32(SP)
9D01D5F0  8FB5001C   LW S5, 28(SP)
9D01D5F4  8FB40018   LW S4, 24(SP)
9D01D5F8  8FB30014   LW S3, 20(SP)
9D01D5FC  8FB20010   LW S2, 16(SP)
9D01D600  8FB1000C   LW S1, 12(SP)
9D01D604  8FB00008   LW S0, 8(SP)
9D01D608  03E00008   JR RA
9D01D60C  27BD0028   ADDIU SP, SP, 40
9D01D6FC  0B40757B   J 0x9D01D5EC
9D01D700  8FB70024   LW S7, 36(SP)
9D01D7F4  0B40757B   J 0x9D01D5EC
9D01D7F8  8FB70024   LW S7, 36(SP)
1245:                
1246:                /* More of a debugging thing than anything else */
1247:                void ppu_dumppattern(bitmap_t *bmp, int table_num, int x_loc, int y_loc, int col)
1248:                {
9D01D7FC  27BDFFF0   ADDIU SP, SP, -16
9D01D800  AFB2000C   SW S2, 12(SP)
9D01D804  AFB10008   SW S1, 8(SP)
9D01D808  AFB00004   SW S0, 4(SP)
9D01D80C  24E70004   ADDIU A3, A3, 4
9D01D830  00C08021   ADDU S0, A2, ZERO
9D01D834  00052B00   SLL A1, A1, 12
9D01D838  03033821   ADDU A3, T8, V1
9D01D83C  24460004   ADDIU A2, V0, 4
1249:                   int x_tile, y_tile;
1250:                   uint8 *bmp_ptr, *data_ptr, *ptr;
1251:                   int tile_num, line;
1252:                   uint8 col_high;
1253:                
1254:                   tile_num = 0;
9D01D840  0000C821   ADDU T9, ZERO, ZERO
1255:                   col_high = col << 2;
9D01D810  8FA30020   LW V1, 32(SP)
9D01D814  00031880   SLL V1, V1, 2
9D01D818  306300FF   ANDI V1, V1, 255
9D01D81C  00071080   SLL V0, A3, 2
9D01D820  24631100   ADDIU V1, V1, 4352
9D01D824  3C18A000   LUI T8, -24576
9D01D828  271868D4   ADDIU T8, T8, 26836
9D01D82C  00821021   ADDU V0, A0, V0
1256:                
1257:                   for (y_tile = 0; y_tile < 16; y_tile++)
9D01D848  24110100   ADDIU S1, ZERO, 256
9D01D954  1731FFBD   BNE T9, S1, 0x9D01D84C
9D01D958  24C60020   ADDIU A2, A2, 32
1258:                   {
1259:                      /* Get our pointer to the bitmap */
1260:                      bmp_ptr = bmp->line[y_loc] + x_loc;
9D01D84C  8CCD0000   LW T5, 0(A2)
9D01D850  03207021   ADDU T6, T9, ZERO
9D01D854  01B06821   ADDU T5, T5, S0
9D01D858  25AF0080   ADDIU T7, T5, 128
1261:                
1262:                      for (x_tile = 0; x_tile < 16; x_tile++)
9D01D948  15AFFFC4   BNE T5, T7, 0x9D01D85C
9D01D94C  25CE0001   ADDIU T6, T6, 1
9D01D950  27390010   ADDIU T9, T9, 16
1263:                      {
1264:                         data_ptr = &PPU_MEM((table_num << 12) + (tile_num << 4));
9D01D85C  000E4100   SLL T0, T6, 4
9D01D860  01054021   ADDU T0, T0, A1
9D01D864  00081283   SRA V0, T0, 10
9D01D868  24420448   ADDIU V0, V0, 1096
9D01D86C  00021080   SLL V0, V0, 2
9D01D870  03021021   ADDU V0, T8, V0
9D01D874  8C430000   LW V1, 0(V0)
9D01D878  01A01021   ADDU V0, T5, ZERO
9D01D87C  00684021   ADDU T0, V1, T0
9D01D880  250C0008   ADDIU T4, T0, 8
1265:                         ptr = bmp_ptr;
1266:                
1267:                         for (line = 0; line < 8; line ++)
9D01D93C  150CFFD1   BNE T0, T4, 0x9D01D884
9D01D940  00431021   ADDU V0, V0, V1
1268:                         {
1269:                            draw_bgtile(ptr, data_ptr[0], data_ptr[8], ppu.palette + col_high);
9D01D884  910A0008   LBU T2, 8(T0)
9D01D888  91090000   LBU T1, 0(T0)
1270:                            data_ptr++;
9D01D88C  25080001   ADDIU T0, T0, 1
1271:                            ptr += bmp->pitch;
9D01D938  8C830008   LW V1, 8(A0)
1272:                         }
1273:                
1274:                         bmp_ptr += 8;
9D01D944  25AD0008   ADDIU T5, T5, 8
1275:                         tile_num++;
1276:                      }
1277:                      y_loc += 8;
1278:                   }
1279:                }
9D01D95C  8FB2000C   LW S2, 12(SP)
9D01D960  8FB10008   LW S1, 8(SP)
9D01D964  8FB00004   LW S0, 4(SP)
9D01D968  03E00008   JR RA
9D01D96C  27BD0010   ADDIU SP, SP, 16
1280:                
1281:                /*
1282:                ** $Log: nes_ppu.c,v $
1283:                ** Revision 1.2  2001/04/27 14:37:11  neil
1284:                ** wheeee
1285:                **
1286:                ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
1287:                ** initial
1288:                **
1289:                ** Revision 1.14  2000/11/29 12:58:23  matt
1290:                ** timing/fiq fixes
1291:                **
1292:                ** Revision 1.13  2000/11/27 19:36:15  matt
1293:                ** more timing fixes
1294:                **
1295:                ** Revision 1.12  2000/11/26 15:51:13  matt
1296:                ** frame IRQ emulation
1297:                **
1298:                ** Revision 1.11  2000/11/25 20:30:39  matt
1299:                ** scanline emulation simplifications/timing fixes
1300:                **
1301:                ** Revision 1.10  2000/11/24 14:56:02  matt
1302:                ** fixed a long-standing sprite 0 strike bug
1303:                **
1304:                ** Revision 1.9  2000/11/20 13:23:17  matt
1305:                ** PPU fixes
1306:                **
1307:                ** Revision 1.8  2000/11/19 13:47:30  matt
1308:                ** problem with frame irqs fixed
1309:                **
1310:                ** Revision 1.7  2000/11/19 13:40:19  matt
1311:                ** more accurate ppu behavior
1312:                **
1313:                ** Revision 1.6  2000/11/14 12:09:37  matt
1314:                ** only generate the palette once, please
1315:                **
1316:                ** Revision 1.5  2000/11/11 14:51:43  matt
1317:                ** context get/set fixed
1318:                **
1319:                ** Revision 1.4  2000/11/09 12:35:50  matt
1320:                ** fixed timing problem with VRAM reads/writes
1321:                **
1322:                ** Revision 1.3  2000/11/05 16:35:41  matt
1323:                ** rolled rgb.h into bitmap.h
1324:                **
1325:                ** Revision 1.2  2000/10/27 12:55:03  matt
1326:                ** palette generating functions now take *this pointers
1327:                **
1328:                ** Revision 1.1  2000/10/24 12:20:28  matt
1329:                ** changed directory structure
1330:                **
1331:                ** Revision 1.33  2000/10/23 15:53:08  matt
1332:                ** better system handling
1333:                **
1334:                ** Revision 1.32  2000/10/22 15:02:32  matt
1335:                ** simplified mirroring
1336:                **
1337:                ** Revision 1.31  2000/10/21 21:36:04  matt
1338:                ** ppu cleanups / fixes
1339:                **
1340:                ** Revision 1.30  2000/10/21 19:26:59  matt
1341:                ** many more cleanups
1342:                **
1343:                ** Revision 1.29  2000/10/10 13:58:15  matt
1344:                ** stroustrup squeezing his way in the door
1345:                **
1346:                ** Revision 1.28  2000/10/08 17:54:32  matt
1347:                ** reject VRAM access out of VINT period
1348:                **
1349:                ** Revision 1.27  2000/09/15 04:58:07  matt
1350:                ** simplifying and optimizing APU core
1351:                **
1352:                ** Revision 1.26  2000/09/08 11:57:29  matt
1353:                ** no more nes_fiq
1354:                **
1355:                ** Revision 1.25  2000/09/07 21:57:31  matt
1356:                ** api change
1357:                **
1358:                ** Revision 1.24  2000/07/31 04:27:59  matt
1359:                ** one million cleanups
1360:                **
1361:                ** Revision 1.23  2000/07/30 06:13:12  matt
1362:                ** default to no FIQs on startup
1363:                **
1364:                ** Revision 1.22  2000/07/30 04:32:32  matt
1365:                ** emulation of the NES frame IRQ
1366:                **
1367:                ** Revision 1.21  2000/07/25 02:25:53  matt
1368:                ** safer xxx_destroy calls
1369:                **
1370:                ** Revision 1.20  2000/07/23 15:12:43  matt
1371:                ** removed unused variables, changed INLINE
1372:                **
1373:                ** Revision 1.19  2000/07/21 04:50:39  matt
1374:                ** moved palette calls out of nofrendo.c and into ppu_create
1375:                **
1376:                ** Revision 1.18  2000/07/17 05:12:55  matt
1377:                ** nes_ppu.c is no longer a scary place to be-- cleaner & faster
1378:                **
1379:                ** Revision 1.17  2000/07/17 01:52:28  matt
1380:                ** made sure last line of all source files is a newline
1381:                **
1382:                ** Revision 1.16  2000/07/11 04:42:39  matt
1383:                ** updated for new screen dimension defines
1384:                **
1385:                ** Revision 1.15  2000/07/10 19:10:16  matt
1386:                ** should bomb out now if a game tries to write to VROM
1387:                **
1388:                ** Revision 1.14  2000/07/10 05:28:30  matt
1389:                ** moved joypad/oam dma from apu to ppu
1390:                **
1391:                ** Revision 1.13  2000/07/10 03:03:16  matt
1392:                ** added ppu_getcontext() routine
1393:                **
1394:                ** Revision 1.12  2000/07/09 03:46:05  matt
1395:                ** using pitch instead of width...
1396:                **
1397:                ** Revision 1.11  2000/07/06 16:42:40  matt
1398:                ** better palette setting interface
1399:                **
1400:                ** Revision 1.10  2000/07/05 22:49:25  matt
1401:                ** changed mmc2 (punchout) tile-access switching
1402:                **
1403:                ** Revision 1.9  2000/07/04 23:13:26  matt
1404:                ** added an irq line drawing debug feature hack
1405:                **
1406:                ** Revision 1.8  2000/06/26 04:58:08  matt
1407:                ** accuracy changes
1408:                **
1409:                ** Revision 1.7  2000/06/22 02:13:49  matt
1410:                ** more accurate emulation of $2002
1411:                **
1412:                ** Revision 1.6  2000/06/20 20:42:47  matt
1413:                ** accuracy changes
1414:                **
1415:                ** Revision 1.5  2000/06/20 00:05:12  matt
1416:                ** tested and verified STAT quirk, added code
1417:                **
1418:                ** Revision 1.4  2000/06/09 15:12:26  matt
1419:                ** initial revision
1420:                **
1421:                */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nes_pal.c  -----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes_pal.c
21:                  **
22:                  ** NES RGB palette
23:                  ** $Id: nes_pal.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <math.h>
27:                  #include <noftypes.h>
28:                  #include <bitmap.h>
29:                  #include <nes_pal.h>
30:                  
31:                  #ifndef PI
32:                  #define PI 3.1415926535897932384626433832795
33:                  #endif
34:                  
35:                  /* my NES palette, converted to RGB */
36:                  rgb_t shady_palette[] =
37:                  {
38:                     {0x80,0x80,0x80}, {0x00,0x00,0xBB}, {0x37,0x00,0xBF}, {0x84,0x00,0xA6},
39:                     {0xBB,0x00,0x6A}, {0xB7,0x00,0x1E}, {0xB3,0x00,0x00}, {0x91,0x26,0x00},
40:                     {0x7B,0x2B,0x00}, {0x00,0x3E,0x00}, {0x00,0x48,0x0D}, {0x00,0x3C,0x22},
41:                     {0x00,0x2F,0x66}, {0x00,0x00,0x00}, {0x05,0x05,0x05}, {0x05,0x05,0x05},
42:                  
43:                     {0xC8,0xC8,0xC8}, {0x00,0x59,0xFF}, {0x44,0x3C,0xFF}, {0xB7,0x33,0xCC},
44:                     {0xFF,0x33,0xAA}, {0xFF,0x37,0x5E}, {0xFF,0x37,0x1A}, {0xD5,0x4B,0x00},
45:                     {0xC4,0x62,0x00}, {0x3C,0x7B,0x00}, {0x1E,0x84,0x15}, {0x00,0x95,0x66},
46:                     {0x00,0x84,0xC4}, {0x11,0x11,0x11}, {0x09,0x09,0x09}, {0x09,0x09,0x09},
47:                  
48:                     {0xFF,0xFF,0xFF}, {0x00,0x95,0xFF}, {0x6F,0x84,0xFF}, {0xD5,0x6F,0xFF},
49:                     {0xFF,0x77,0xCC}, {0xFF,0x6F,0x99}, {0xFF,0x7B,0x59}, {0xFF,0x91,0x5F},
50:                     {0xFF,0xA2,0x33}, {0xA6,0xBF,0x00}, {0x51,0xD9,0x6A}, {0x4D,0xD5,0xAE},
51:                     {0x00,0xD9,0xFF}, {0x66,0x66,0x66}, {0x0D,0x0D,0x0D}, {0x0D,0x0D,0x0D},
52:                  
53:                     {0xFF,0xFF,0xFF}, {0x84,0xBF,0xFF}, {0xBB,0xBB,0xFF}, {0xD0,0xBB,0xFF},
54:                     {0xFF,0xBF,0xEA}, {0xFF,0xBF,0xCC}, {0xFF,0xC4,0xB7}, {0xFF,0xCC,0xAE},
55:                     {0xFF,0xD9,0xA2}, {0xCC,0xE1,0x99}, {0xAE,0xEE,0xB7}, {0xAA,0xF7,0xEE},
56:                     {0xB3,0xEE,0xFF}, {0xDD,0xDD,0xDD}, {0x11,0x11,0x11}, {0x11,0x11,0x11}
57:                  };
58:                  
59:                  /* dynamic palette building routines,
60:                  ** care of Kevin Horton (khorton@iquest.net)
61:                  */
62:                  
63:                  /* our global palette */
64:                  rgb_t nes_palette[64];
65:                  
66:                  
67:                  static float hue = 334.0f;
68:                  static float tint = 0.4f;
69:                  
70:                  #include <gui.h>
71:                  
72:                  void pal_dechue(void)
73:                  {
9D02F438  27BDFFE8   ADDIU SP, SP, -24
9D02F43C  AFBF0014   SW RA, 20(SP)
74:                     hue -= 0.5f;
9D02F440  8F848018   LW A0, -32744(GP)
9D02F444  3C029D03   LUI V0, -25341
9D02F448  0F40C3F8   JAL __subsf3
9D02F44C  8C455154   LW A1, 20820(V0)
75:                     gui_sendmsg(GUI_GREEN, "hue: %.02f", hue);
9D02F450  240400C6   ADDIU A0, ZERO, 198
9D02F454  3C059D03   LUI A1, -25341
9D02F458  24A550A8   ADDIU A1, A1, 20648
9D02F45C  00403021   ADDU A2, V0, ZERO
9D02F460  0F408C43   JAL gui_sendmsg
9D02F464  AF828018   SW V0, -32744(GP)
76:                     pal_generate();
9D02F46C  0B40BC53   J pal_generate
9D02F470  27BD0018   ADDIU SP, SP, 24
77:                  }
9D02F468  8FBF0014   LW RA, 20(SP)
9D02F46C  0B40BC53   J pal_generate
9D02F470  27BD0018   ADDIU SP, SP, 24
78:                  void pal_inchue(void)
79:                  {
9D02F474  27BDFFE8   ADDIU SP, SP, -24
9D02F478  AFBF0014   SW RA, 20(SP)
80:                     hue += 0.5f;
9D02F47C  8F848018   LW A0, -32744(GP)
9D02F480  3C029D03   LUI V0, -25341
9D02F484  0F40C3FA   JAL fpadd
9D02F488  8C455154   LW A1, 20820(V0)
81:                     gui_sendmsg(GUI_GREEN, "hue: %.02f", hue);
9D02F48C  240400C6   ADDIU A0, ZERO, 198
9D02F490  3C059D03   LUI A1, -25341
9D02F494  24A550A8   ADDIU A1, A1, 20648
9D02F498  00403021   ADDU A2, V0, ZERO
9D02F49C  0F408C43   JAL gui_sendmsg
9D02F4A0  AF828018   SW V0, -32744(GP)
82:                     pal_generate();
9D02F4A8  0B40BC53   J pal_generate
9D02F4AC  27BD0018   ADDIU SP, SP, 24
83:                  }
9D02F4A4  8FBF0014   LW RA, 20(SP)
9D02F4A8  0B40BC53   J pal_generate
9D02F4AC  27BD0018   ADDIU SP, SP, 24
84:                  void pal_dectint(void)
85:                  {
9D02F4B0  27BDFFE8   ADDIU SP, SP, -24
9D02F4B4  AFBF0014   SW RA, 20(SP)
86:                     tint -= 0.01f;
9D02F4B8  8F848014   LW A0, -32748(GP)
9D02F4BC  3C029D03   LUI V0, -25341
9D02F4C0  0F40C3F8   JAL __subsf3
9D02F4C4  8C455158   LW A1, 20824(V0)
87:                     gui_sendmsg(GUI_GREEN, "tint: %.02f", tint);
9D02F4C8  240400C6   ADDIU A0, ZERO, 198
9D02F4CC  3C059D03   LUI A1, -25341
9D02F4D0  24A550B4   ADDIU A1, A1, 20660
9D02F4D4  00403021   ADDU A2, V0, ZERO
9D02F4D8  0F408C43   JAL gui_sendmsg
9D02F4DC  AF828014   SW V0, -32748(GP)
88:                     pal_generate();
9D02F4E4  0B40BC53   J pal_generate
9D02F4E8  27BD0018   ADDIU SP, SP, 24
89:                  }
9D02F4E0  8FBF0014   LW RA, 20(SP)
9D02F4E4  0B40BC53   J pal_generate
9D02F4E8  27BD0018   ADDIU SP, SP, 24
90:                  void pal_inctint(void)
91:                  {
9D02F4EC  27BDFFE8   ADDIU SP, SP, -24
9D02F4F0  AFBF0014   SW RA, 20(SP)
92:                     tint += 0.01f;
9D02F4F4  8F848014   LW A0, -32748(GP)
9D02F4F8  3C029D03   LUI V0, -25341
9D02F4FC  0F40C3FA   JAL fpadd
9D02F500  8C455158   LW A1, 20824(V0)
93:                     gui_sendmsg(GUI_GREEN, "tint: %.02f", tint);
9D02F504  240400C6   ADDIU A0, ZERO, 198
9D02F508  3C059D03   LUI A1, -25341
9D02F50C  24A550B4   ADDIU A1, A1, 20660
9D02F510  00403021   ADDU A2, V0, ZERO
9D02F514  0F408C43   JAL gui_sendmsg
9D02F518  AF828014   SW V0, -32748(GP)
94:                     pal_generate();
9D02F520  0B40BC53   J pal_generate
95:                  }
9D02F51C  8FBF0014   LW RA, 20(SP)
9D02F520  0B40BC53   J pal_generate
9D02F524  27BD0018   ADDIU SP, SP, 24
96:                  
97:                  static const float brightness[4][4] = 
98:                  {
99:                     { 0.50f, 0.75f, 1.00f, 1.00f },
100:                    { 0.29f, 0.45f, 0.73f, 0.90f },
101:                    { 0.00f, 0.24f, 0.47f, 0.77f },
102:                    { 0.02f, 0.04f, 0.05f, 0.07f }
103:                 };
104:                 
105:                 static const int col_angles[16] =
106:                 {
107:                    0, 240, 210, 180, 150, 120, 90, 60, 30, 0, 330, 300, 270, 0, 0, 0
108:                 };
109:                 
110:                 void pal_generate(void)
111:                 {
9D02F14C  27BDFFB0   ADDIU SP, SP, -80
9D02F150  AFBF004C   SW RA, 76(SP)
9D02F154  AFBE0048   SW FP, 72(SP)
9D02F158  AFB70044   SW S7, 68(SP)
9D02F15C  AFB60040   SW S6, 64(SP)
9D02F160  AFB5003C   SW S5, 60(SP)
9D02F164  AFB40038   SW S4, 56(SP)
9D02F168  AFB30034   SW S3, 52(SP)
9D02F16C  AFB20030   SW S2, 48(SP)
9D02F170  AFB1002C   SW S1, 44(SP)
9D02F174  AFB00028   SW S0, 40(SP)
9D02F178  8F838018   LW V1, -32744(GP)
9D02F17C  AFA30018   SW V1, 24(SP)
9D02F1C0  0B40BCD4   J 0x9D02F350
9D02F1C4  0000F021   ADDU FP, ZERO, ZERO
112:                    int x, z;
113:                    float s, y, theta;
114:                    int r, g, b;
115:                 
116:                    for (x = 0; x < 4; x++)
9D02F194  AFA00020   SW ZERO, 32(SP)
9D02F198  241700FF   ADDIU S7, ZERO, 255
9D02F19C  8FA30020   LW V1, 32(SP)
9D02F1A0  00033180   SLL A2, V1, 6
9D02F1A4  00031200   SLL V0, V1, 8
9D02F1A8  00463023   SUBU A2, V0, A2
9D02F1AC  3C159D03   LUI S5, -25341
9D02F1B0  26B550C0   ADDIU S5, S5, 20672
9D02F1B4  3C02A000   LUI V0, -24576
9D02F1B8  244205D4   ADDIU V0, V0, 1492
9D02F1BC  0046B021   ADDU S6, V0, A2
9D02F3E0  8FA30020   LW V1, 32(SP)
9D02F3E4  24630001   ADDIU V1, V1, 1
9D02F3E8  AFA30020   SW V1, 32(SP)
9D02F3EC  8FA30014   LW V1, 20(SP)
9D02F3F0  24630004   ADDIU V1, V1, 4
9D02F3F4  AFA30014   SW V1, 20(SP)
9D02F3F8  8FA30020   LW V1, 32(SP)
9D02F3FC  24020004   ADDIU V0, ZERO, 4
9D02F400  1462FF68   BNE V1, V0, 0x9D02F1A4
9D02F404  00033180   SLL A2, V1, 6
117:                    {
118:                       for (z = 0; z < 16; z++)
9D02F1E8  27DE0001   ADDIU FP, FP, 1
9D02F344  24020010   ADDIU V0, ZERO, 16
9D02F348  13C20025   BEQ FP, V0, 0x9D02F3E0
9D02F34C  26D6000C   ADDIU S6, S6, 12
119:                       {
120:                          switch (z)
9D02F1C8  17C00075   BNE FP, ZERO, 0x9D02F3A0
9D02F1CC  8FA30014   LW V1, 20(SP)
9D02F350  2402000D   ADDIU V0, ZERO, 13
9D02F354  13C2000B   BEQ FP, V0, 0x9D02F384
9D02F358  2BC2000E   SLTI V0, FP, 14
9D02F35C  1440FF9A   BNE V0, ZERO, 0x9D02F1C8
9D02F360  2BC20010   SLTI V0, FP, 16
9D02F364  1040000E   BEQ V0, ZERO, 0x9D02F3A0
9D02F368  8FA30014   LW V1, 20(SP)
121:                          {
122:                          case 0:
123:                             /* is color $x0?  If so, get luma */
124:                             s = 0;
9D02F1E0  00609021   ADDU S2, V1, ZERO
125:                             y = brightness[0][x];
9D02F1D0  8C700000   LW S0, 0(V1)
126:                             break;
9D02F1D4  00001821   ADDU V1, ZERO, ZERO
9D02F1D8  AFA30010   SW V1, 16(SP)
9D02F1DC  0060A021   ADDU S4, V1, ZERO
127:                 
128:                          case 13:
129:                             /* is color $xD?  If so, get luma */
130:                             s = 0;
131:                             y = brightness[2][x];
9D02F384  8FA30014   LW V1, 20(SP)
9D02F388  8C700020   LW S0, 32(V1)
132:                             break;
9D02F38C  00001821   ADDU V1, ZERO, ZERO
9D02F390  AFA30010   SW V1, 16(SP)
9D02F394  0060A021   ADDU S4, V1, ZERO
9D02F398  0B40BC79   J 0x9D02F1E4
9D02F39C  00609021   ADDU S2, V1, ZERO
9D02F3A0  8FA4001C   LW A0, 28(SP)
9D02F3A4  3C029D03   LUI V0, -25341
9D02F3A8  24425140   ADDIU V0, V0, 20800
9D02F3AC  8C450000   LW A1, 0(V0)
133:                 
134:                          case 14:
135:                          case 15:
136:                             /* is color $xE/F?  If so, set to black */
137:                             s = 0;
138:                             y = brightness[3][x];
9D02F36C  8C700030   LW S0, 48(V1)
139:                             
140:                             break;
9D02F370  00001821   ADDU V1, ZERO, ZERO
9D02F374  AFA30010   SW V1, 16(SP)
9D02F378  0060A021   ADDU S4, V1, ZERO
9D02F37C  0B40BC79   J 0x9D02F1E4
9D02F380  00609021   ADDU S2, V1, ZERO
141:                 
142:                          default:
143:                             s = tint;                  /* grab tint */
9D02F180  8F838014   LW V1, -32748(GP)
9D02F184  AFA3001C   SW V1, 28(SP)
9D02F188  3C159D03   LUI S5, -25341
9D02F18C  26B55100   ADDIU S5, S5, 20736
9D02F190  AFB50014   SW S5, 20(SP)
144:                             y = brightness[1][x];      /* grab default luminance */
9D02F3B0  8FA30014   LW V1, 20(SP)
9D02F3B4  0F40C8DF   JAL __mulsf3
9D02F3B8  8C700010   LW S0, 16(V1)
9D02F3BC  0040A021   ADDU S4, V0, ZERO
9D02F3C0  8FA4001C   LW A0, 28(SP)
9D02F3C4  3C029D03   LUI V0, -25341
9D02F3C8  24425144   ADDIU V0, V0, 20804
9D02F3CC  0F40C8DF   JAL __mulsf3
9D02F3D0  8C450000   LW A1, 0(V0)
9D02F3D4  AFA20010   SW V0, 16(SP)
145:                             break;
9D02F3D8  0B40BC79   J 0x9D02F1E4
9D02F3DC  8FB2001C   LW S2, 28(SP)
146:                          }
147:                 
148:                          theta = (float) (PI * ((col_angles[z] + hue) / 180.0));
9D02F1E4  8EA40000   LW A0, 0(S5)
9D02F1EC  0F40D8FF   JAL sitofp
9D02F1F0  26B50004   ADDIU S5, S5, 4
9D02F1F4  00402021   ADDU A0, V0, ZERO
9D02F1F8  0F40C3FA   JAL fpadd
9D02F1FC  8FA50018   LW A1, 24(SP)
9D02F200  00402021   ADDU A0, V0, ZERO
9D02F204  3C039D03   LUI V1, -25341
9D02F208  24635148   ADDIU V1, V1, 20808
9D02F20C  0F40C6E1   JAL __divsf3
9D02F210  8C650000   LW A1, 0(V1)
9D02F214  00402021   ADDU A0, V0, ZERO
9D02F218  3C029D03   LUI V0, -25341
9D02F21C  2442514C   ADDIU V0, V0, 20812
9D02F220  0F40C8DF   JAL __mulsf3
9D02F224  8C450000   LW A1, 0(V0)
9D02F228  00408821   ADDU S1, V0, ZERO
149:                 
150:                          r = (int) (256.0 * (y + s * sin(theta)));
9D02F22C  0F40CEDF   JAL fpsin, sinf
9D02F230  00402021   ADDU A0, V0, ZERO
9D02F234  00409821   ADDU S3, V0, ZERO
9D02F238  00402021   ADDU A0, V0, ZERO
9D02F23C  0F40C8DF   JAL __mulsf3
9D02F240  02402821   ADDU A1, S2, ZERO
9D02F244  00402021   ADDU A0, V0, ZERO
9D02F248  0F40C3FA   JAL fpadd
9D02F24C  02002821   ADDU A1, S0, ZERO
9D02F250  00402021   ADDU A0, V0, ZERO
9D02F254  3C039D03   LUI V1, -25341
9D02F258  24635150   ADDIU V1, V1, 20816
9D02F25C  0F40C8DF   JAL __mulsf3
9D02F260  8C650000   LW A1, 0(V1)
9D02F264  0F40D798   JAL __fixsfsi
9D02F268  00402021   ADDU A0, V0, ZERO
151:                          g = (int) (256.0 * (y - ((27 / 53.0) * s * sin(theta)) + ((10 / 53.0) * s * cos(theta))));
9D02F26C  02202021   ADDU A0, S1, ZERO
9D02F270  0F40CF26   JAL fpcos, cosf
9D02F274  AFA20024   SW V0, 36(SP)
9D02F278  00408821   ADDU S1, V0, ZERO
9D02F27C  02602021   ADDU A0, S3, ZERO
9D02F280  0F40C8DF   JAL __mulsf3
9D02F284  02802821   ADDU A1, S4, ZERO
9D02F288  02002021   ADDU A0, S0, ZERO
9D02F28C  0F40C3F8   JAL __subsf3
9D02F290  00402821   ADDU A1, V0, ZERO
9D02F294  0040A021   ADDU S4, V0, ZERO
9D02F298  02202021   ADDU A0, S1, ZERO
9D02F29C  0F40C8DF   JAL __mulsf3
9D02F2A0  8FA50010   LW A1, 16(SP)
9D02F2A4  02802021   ADDU A0, S4, ZERO
9D02F2A8  0F40C3FA   JAL fpadd
9D02F2AC  00402821   ADDU A1, V0, ZERO
9D02F2B0  00402021   ADDU A0, V0, ZERO
9D02F2B4  3C029D03   LUI V0, -25341
9D02F2B8  24425150   ADDIU V0, V0, 20816
9D02F2BC  0F40C8DF   JAL __mulsf3
9D02F2C0  8C450000   LW A1, 0(V0)
9D02F2C4  0F40D798   JAL __fixsfsi
9D02F2C8  00402021   ADDU A0, V0, ZERO
9D02F2CC  00409821   ADDU S3, V0, ZERO
152:                          b = (int) (256.0 * (y - (s * cos(theta))));
9D02F2D0  02402021   ADDU A0, S2, ZERO
9D02F2D4  0F40C8DF   JAL __mulsf3
9D02F2D8  02202821   ADDU A1, S1, ZERO
9D02F2DC  02002021   ADDU A0, S0, ZERO
9D02F2E0  0F40C3F8   JAL __subsf3
9D02F2E4  00402821   ADDU A1, V0, ZERO
9D02F2E8  00402021   ADDU A0, V0, ZERO
9D02F2EC  3C039D03   LUI V1, -25341
9D02F2F0  24635150   ADDIU V1, V1, 20816
9D02F2F4  0F40C8DF   JAL __mulsf3
9D02F2F8  8C650000   LW A1, 0(V1)
9D02F2FC  0F40D798   JAL __fixsfsi
9D02F300  00402021   ADDU A0, V0, ZERO
9D02F304  8FA80024   LW T0, 36(SP)
9D02F308  29090000   SLTI T1, T0, 0
9D02F30C  2A650000   SLTI A1, S3, 0
9D02F310  28440000   SLTI A0, V0, 0
9D02F314  0009400B   MOVN T0, ZERO, T1
9D02F318  0005980B   MOVN S3, ZERO, A1
9D02F31C  0004100B   MOVN V0, ZERO, A0
9D02F320  29090100   SLTI T1, T0, 256
9D02F324  2A650100   SLTI A1, S3, 256
9D02F328  28440100   SLTI A0, V0, 256
9D02F32C  02E9400A   MOVZ T0, S7, T1
9D02F330  02E5980A   MOVZ S3, S7, A1
9D02F334  02E4100A   MOVZ V0, S7, A0
153:                 
154:                          if (r > 255)
155:                             r = 255;
156:                          else if (r < 0)
157:                             r = 0;
158:                 
159:                          if (g > 255)
160:                             g = 255;
161:                          else if (g < 0)
162:                             g = 0;
163:                 
164:                          if (b > 255)
165:                             b = 255;
166:                          else if (b < 0)
167:                             b = 0;
168:                 
169:                          nes_palette[(x << 4) + z].r = r;
9D02F338  AEC80000   SW T0, 0(S6)
170:                          nes_palette[(x << 4) + z].g = g;
9D02F33C  AED30004   SW S3, 4(S6)
171:                          nes_palette[(x << 4) + z].b = b;
9D02F340  AEC20008   SW V0, 8(S6)
172:                       }
173:                    }   
174:                 }
9D02F408  8FBF004C   LW RA, 76(SP)
9D02F40C  8FBE0048   LW FP, 72(SP)
9D02F410  8FB70044   LW S7, 68(SP)
9D02F414  8FB60040   LW S6, 64(SP)
9D02F418  8FB5003C   LW S5, 60(SP)
9D02F41C  8FB40038   LW S4, 56(SP)
9D02F420  8FB30034   LW S3, 52(SP)
9D02F424  8FB20030   LW S2, 48(SP)
9D02F428  8FB1002C   LW S1, 44(SP)
9D02F42C  8FB00028   LW S0, 40(SP)
9D02F430  03E00008   JR RA
9D02F434  27BD0050   ADDIU SP, SP, 80
175:                 
176:                 /*
177:                 ** $Log: nes_pal.c,v $
178:                 ** Revision 1.2  2001/04/27 14:37:11  neil
179:                 ** wheeee
180:                 **
181:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
182:                 ** initial
183:                 **
184:                 ** Revision 1.3  2000/11/06 02:17:18  matt
185:                 ** no more double->float warnings
186:                 **
187:                 ** Revision 1.2  2000/11/05 16:35:41  matt
188:                 ** rolled rgb.h into bitmap.h
189:                 **
190:                 ** Revision 1.1  2000/10/24 12:20:28  matt
191:                 ** changed directory structure
192:                 **
193:                 ** Revision 1.9  2000/07/17 01:52:28  matt
194:                 ** made sure last line of all source files is a newline
195:                 **
196:                 ** Revision 1.8  2000/07/10 13:49:31  matt
197:                 ** renamed my palette and extern'ed it
198:                 **
199:                 ** Revision 1.7  2000/06/26 04:59:13  matt
200:                 ** selectable tint/hue hack (just for the time being)
201:                 **
202:                 ** Revision 1.6  2000/06/21 21:48:19  matt
203:                 ** changed range multiplier from 255.0 to 256.0
204:                 **
205:                 ** Revision 1.5  2000/06/20 20:42:47  matt
206:                 ** accuracy changes
207:                 **
208:                 ** Revision 1.4  2000/06/09 15:12:26  matt
209:                 ** initial revision
210:                 **
211:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nes_mmc.c  -----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes_mmc.c
21:                  **
22:                  ** NES Memory Management Controller (mapper) emulation
23:                  ** $Id: nes_mmc.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include "nes6502.h"
29:                  #include <nes_mmc.h>
30:                  #include <nes_ppu.h>
31:                  #include <libsnss.h>
32:                  #include <log.h>
33:                  #include <mmclist.h>
34:                  #include <nes_rom.h>
35:                  
36:                  #define  MMC_8KROM         (mmc.cart->rom_banks * 2)
37:                  #define  MMC_16KROM        (mmc.cart->rom_banks)
38:                  #define  MMC_32KROM        (mmc.cart->rom_banks / 2)
39:                  #define  MMC_8KVROM        (mmc.cart->vrom_banks)
40:                  #define  MMC_4KVROM        (mmc.cart->vrom_banks * 2)
41:                  #define  MMC_2KVROM        (mmc.cart->vrom_banks * 4)
42:                  #define  MMC_1KVROM        (mmc.cart->vrom_banks * 8)
43:                  
44:                  #define  MMC_LAST8KROM     (MMC_8KROM - 1)
45:                  #define  MMC_LAST16KROM    (MMC_16KROM - 1)
46:                  #define  MMC_LAST32KROM    (MMC_32KROM - 1)
47:                  #define  MMC_LAST8KVROM    (MMC_8KVROM - 1)
48:                  #define  MMC_LAST4KVROM    (MMC_4KVROM - 1)
49:                  #define  MMC_LAST2KVROM    (MMC_2KVROM - 1)
50:                  #define  MMC_LAST1KVROM    (MMC_1KVROM - 1)
51:                  
52:                  static mmc_t mmc;
53:                  
54:                  rominfo_t *mmc_getinfo(void)
55:                  {
56:                     return mmc.cart;
57:                  }
9D02BCEC  03E00008   JR RA
9D02BCF0  8F828134   LW V0, -32460(GP)
58:                  
59:                  void mmc_setcontext(mmc_t *src_mmc)
60:                  {
61:                     ASSERT(src_mmc);
62:                  
63:                     mmc = *src_mmc;
9D02BCF4  8C830000   LW V1, 0(A0)
9D02BCF8  8C820004   LW V0, 4(A0)
9D02BCFC  AF838130   SW V1, -32464(GP)
9D02BD00  03E00008   JR RA
9D02BD04  AF828134   SW V0, -32460(GP)
9D02C308  AF828130   SW V0, -32464(GP)
64:                  }
65:                  
66:                  void mmc_getcontext(mmc_t *dest_mmc)
67:                  {
68:                     *dest_mmc = mmc;
9D02BD08  8F828130   LW V0, -32464(GP)
9D02BD0C  AC820000   SW V0, 0(A0)
9D02BD10  8F828134   LW V0, -32460(GP)
9D02BD14  03E00008   JR RA
9D02BD18  AC820004   SW V0, 4(A0)
69:                  }
70:                  
71:                  /* VROM bankswitching */
72:                  void mmc_bankvrom(int size, uint32 address, int bank)
73:                  {
9D02BD20  00801021   ADDU V0, A0, ZERO
74:                     if (0 == mmc.cart->vrom_banks)
9D02BD1C  8F878134   LW A3, -32460(GP)
9D02BD24  8CE30014   LW V1, 20(A3)
9D02BD28  10600014   BEQ V1, ZERO, .LVL7
9D02BD2C  00A04021   ADDU T0, A1, ZERO
9D02C180  8F828134   LW V0, -32460(GP)
75:                        return;
76:                  
77:                     switch (size)
9D02BD30  24050002   ADDIU A1, ZERO, 2
9D02BD34  10850021   BEQ A0, A1, .LVL13
9D02BD38  28850003   SLTI A1, A0, 3
9D02BD3C  14A0002D   BNE A1, ZERO, .LVL18
9D02BD40  24050004   ADDIU A1, ZERO, 4
9D02BD44  1085000F   BEQ A0, A1, 0x9D02BD84
9D02BD48  24050008   ADDIU A1, ZERO, 8
9D02BD4C  1485003A   BNE A0, A1, .LVL22
9D02BD50  00062827   NOR A1, ZERO, A2
9D02BDF4  24040001   ADDIU A0, ZERO, 1
9D02BDF8  14440010   BNE V0, A0, 0x9D02BE3C
9D02BDFC  3C049D03   LUI A0, -25341
78:                     {
79:                     case 1:
80:                        if (bank == MMC_LASTBANK)
9D02BE00  2402FFFF   ADDIU V0, ZERO, -1
9D02BE04  14C20002   BNE A2, V0, 0x9D02BE10
9D02BE08  000318C0   SLL V1, V1, 3
81:                           bank = MMC_LAST1KVROM;
9D02BE0C  2466FFFF   ADDIU A2, V1, -1
82:                        ppu_setpage(1, address >> 10, &mmc.cart->vrom[(bank % MMC_1KVROM) << 10] - address);
9D02BE10  00C3001A   DIV A2, V1
9D02BE14  006001F4   TEQ V1, ZERO
9D02BE18  00004810   MFHI T1
9D02BE1C  8CE20004   LW V0, 4(A3)
9D02BE20  24040001   ADDIU A0, ZERO, 1
9D02BE24  00082A82   SRL A1, T0, 10
9D02BE28  00091A80   SLL V1, T1, 10
9D02BE2C  00683023   SUBU A2, V1, T0
9D02BE30  0B406E14   J ppu_setpage
9D02BE34  00463021   ADDU A2, V0, A2
83:                        break;
84:                  
85:                     case 2:
86:                        if (bank == MMC_LASTBANK)
9D02BDBC  2402FFFF   ADDIU V0, ZERO, -1
9D02BDC0  14C20002   BNE A2, V0, 0x9D02BDCC
9D02BDC4  00031880   SLL V1, V1, 2
87:                           bank = MMC_LAST2KVROM;
9D02BDC8  2466FFFF   ADDIU A2, V1, -1
88:                        ppu_setpage(2, address >> 10, &mmc.cart->vrom[(bank % MMC_2KVROM) << 11] - address);
9D02BDCC  00C3001A   DIV A2, V1
9D02BDD0  006001F4   TEQ V1, ZERO
9D02BDD4  00004810   MFHI T1
9D02BDD8  8CE20004   LW V0, 4(A3)
9D02BDDC  24040002   ADDIU A0, ZERO, 2
9D02BDE0  00082A82   SRL A1, T0, 10
9D02BDE4  00091AC0   SLL V1, T1, 11
9D02BDE8  00683023   SUBU A2, V1, T0
9D02BDEC  0B406E14   J ppu_setpage
9D02BDF0  00463021   ADDU A2, V0, A2
89:                        break;
90:                  
91:                     case 4:
92:                        if (bank == MMC_LASTBANK)
9D02BD84  2402FFFF   ADDIU V0, ZERO, -1
9D02BD88  14C20002   BNE A2, V0, 0x9D02BD94
9D02BD8C  00031840   SLL V1, V1, 1
93:                           bank = MMC_LAST4KVROM;
9D02BD90  2466FFFF   ADDIU A2, V1, -1
94:                        ppu_setpage(4, address >> 10, &mmc.cart->vrom[(bank % MMC_4KVROM) << 12] - address);
9D02BD94  00C3001A   DIV A2, V1
9D02BD98  006001F4   TEQ V1, ZERO
9D02BD9C  00004810   MFHI T1
9D02BDA0  8CE20004   LW V0, 4(A3)
9D02BDA4  24040004   ADDIU A0, ZERO, 4
9D02BDA8  00082A82   SRL A1, T0, 10
9D02BDAC  00091B00   SLL V1, T1, 12
9D02BDB0  00683023   SUBU A2, V1, T0
9D02BDB4  0B406E14   J ppu_setpage
9D02BDB8  00463021   ADDU A2, V0, A2
95:                        break;
96:                  
97:                     case 8:
98:                        if (bank == MMC_LASTBANK)
99:                           bank = MMC_LAST8KVROM;
9D02BD54  2462FFFF   ADDIU V0, V1, -1
9D02BD58  0045300A   MOVZ A2, V0, A1
100:                       ppu_setpage(8, 0, &mmc.cart->vrom[(bank % MMC_8KVROM) << 13]);
9D02BD5C  00C3001A   DIV A2, V1
9D02BD60  006001F4   TEQ V1, ZERO
9D02BD64  00004010   MFHI T0
9D02BD68  8CE20004   LW V0, 4(A3)
9D02BD6C  00002821   ADDU A1, ZERO, ZERO
9D02BD70  00083340   SLL A2, T0, 13
9D02BD74  0B406E14   J ppu_setpage
9D02BD78  00463021   ADDU A2, V0, A2
9D02BD7C  03E00008   JR RA
9D02BD80  00000000   NOP
9D02C190  8C460004   LW A2, 4(V0)
9D02C194  0F406E14   JAL ppu_setpage
9D02C198  00002821   ADDU A1, ZERO, ZERO
9D02C19C  8F828134   LW V0, -32460(GP)
101:                       break;
102:                 
103:                    default:
104:                       log_printf("invalid VROM bank size %d\n", size);
9D02BE38  3C049D03   LUI A0, -25341
9D02BE3C  24845D5C   ADDIU A0, A0, 23900
9D02BE40  0B40DAA4   J .LFB6, .LFE5, log_printf
9D02BE44  00402821   ADDU A1, V0, ZERO
105:                    }
106:                 }
107:                 
108:                 /* ROM bankswitching */
109:                 void mmc_bankrom(int size, uint32 address, int bank)
110:                 {
9D02BE48  27BDFF80   ADDIU SP, SP, -128
9D02BE4C  AFBF007C   SW RA, 124(SP)
9D02BE50  AFB20078   SW S2, 120(SP)
9D02BE54  AFB10074   SW S1, 116(SP)
9D02BE58  AFB00070   SW S0, 112(SP)
9D02BE5C  00808821   ADDU S1, A0, ZERO
9D02BE64  00A09021   ADDU S2, A1, ZERO
111:                    nes6502_context mmc_cpu;
112:                 
113:                    nes6502_getcontext(&mmc_cpu); 
9D02BE60  27A40010   ADDIU A0, SP, 16
9D02BE68  0F4000C0   JAL nes6502_getcontext
9D02BE6C  00C08021   ADDU S0, A2, ZERO
9D02C0FC  0F4000C0   JAL nes6502_getcontext
9D02C130  0F4000C0   JAL nes6502_getcontext
114:                 
115:                    switch (size)
9D02BE70  24020010   ADDIU V0, ZERO, 16
9D02BE74  12220051   BEQ S1, V0, 0x9D02BFBC
9D02BE78  24020020   ADDIU V0, ZERO, 32
9D02BE7C  1222002B   BEQ S1, V0, 0x9D02BF2C
9D02BE80  24020008   ADDIU V0, ZERO, 8
9D02BE84  1222000C   BEQ S1, V0, 0x9D02BEB8
9D02BE88  3C049D03   LUI A0, -25341
116:                    {
117:                    case 8:
118:                       if (bank == MMC_LASTBANK)
9D02BEB8  2402FFFF   ADDIU V0, ZERO, -1
9D02BEBC  12020068   BEQ S0, V0, 0x9D02C060
9D02BEC0  8F838134   LW V1, -32460(GP)
9D02BEC4  8C620010   LW V0, 16(V1)
9D02BEC8  00021040   SLL V0, V0, 1
119:                          bank = MMC_LAST8KROM;
9D02C060  8C620010   LW V0, 16(V1)
9D02C064  00021040   SLL V0, V0, 1
9D02C068  0B40AFB3   J .LBB6
9D02C06C  2450FFFF   ADDIU S0, V0, -1
120:                       {
121:                          int page = address >> NES6502_BANKSHIFT;
9D02BEDC  00129302   SRL S2, S2, 12
122:                          mmc_cpu.mem_page[page] = &mmc.cart->rom[(bank % MMC_8KROM) << 13];
9D02BECC  0202001A   DIV S0, V0
9D02BED0  004001F4   TEQ V0, ZERO
9D02BED4  00002810   MFHI A1
9D02BED8  8C640000   LW A0, 0(V1)
9D02BEE4  00129080   SLL S2, S2, 2
9D02BEEC  27A20010   ADDIU V0, SP, 16
9D02BEF0  00529021   ADDU S2, V0, S2
9D02BEF8  00051340   SLL V0, A1, 13
9D02BEFC  00821021   ADDU V0, A0, V0
9D02BF04  AE420000   SW V0, 0(S2)
123:                          mmc_cpu.mem_page[page + 1] = mmc_cpu.mem_page[page] + 0x1000;
9D02BEE0  26430001   ADDIU V1, S2, 1
9D02BEE8  00031880   SLL V1, V1, 2
9D02BEF4  00431821   ADDU V1, V0, V1
9D02BF00  24441000   ADDIU A0, V0, 4096
9D02BF08  AC640000   SW A0, 0(V1)
124:                       }
125:                 
126:                       break;
127:                 
128:                    case 16:
129:                       if (bank == MMC_LASTBANK)
9D02BFBC  2402FFFF   ADDIU V0, ZERO, -1
9D02BFC0  1202002B   BEQ S0, V0, 0x9D02C070
9D02BFC4  8F838134   LW V1, -32460(GP)
9D02BFC8  8C620010   LW V0, 16(V1)
130:                          bank = MMC_LAST16KROM;
9D02C070  8C620010   LW V0, 16(V1)
9D02C074  0B40AFF3   J .LBB7
9D02C078  2450FFFF   ADDIU S0, V0, -1
9D02C138  8F828134   LW V0, -32460(GP)
9D02C140  8C430010   LW V1, 16(V0)
9D02C148  2465FFFF   ADDIU A1, V1, -1
131:                       {
132:                          int page = address >> NES6502_BANKSHIFT;
9D02BFDC  00129302   SRL S2, S2, 12
133:                          mmc_cpu.mem_page[page] = &mmc.cart->rom[(bank % MMC_16KROM) << 14];
9D02BFCC  0202001A   DIV S0, V0
9D02BFD0  004001F4   TEQ V0, ZERO
9D02BFD4  00003010   MFHI A2
9D02BFD8  8C650000   LW A1, 0(V1)
9D02BFE4  00121080   SLL V0, S2, 2
9D02BFEC  27A30010   ADDIU V1, SP, 16
9D02BFF0  00621021   ADDU V0, V1, V0
9D02C014  00068380   SLL S0, A2, 14
9D02C018  00B08021   ADDU S0, A1, S0
9D02C020  AC500000   SW S0, 0(V0)
9D02C108  8F828134   LW V0, -32460(GP)
9D02C11C  AFA20030   SW V0, 48(SP)
9D02C144  8C420000   LW V0, 0(V0)
9D02C14C  00A3001A   DIV A1, V1
9D02C16C  AFA20040   SW V0, 64(SP)
134:                          mmc_cpu.mem_page[page + 1] = mmc_cpu.mem_page[page] + 0x1000;
9D02BFE0  26440001   ADDIU A0, S2, 1
9D02BFE8  00042080   SLL A0, A0, 2
9D02BFF4  00642021   ADDU A0, V1, A0
9D02C01C  26051000   ADDIU A1, S0, 4096
9D02C024  AC850000   SW A1, 0(A0)
9D02C110  24461000   ADDIU A2, V0, 4096
9D02C120  AFA60034   SW A2, 52(SP)
9D02C160  24461000   ADDIU A2, V0, 4096
9D02C170  AFA60044   SW A2, 68(SP)
135:                          mmc_cpu.mem_page[page + 2] = mmc_cpu.mem_page[page] + 0x2000;
9D02BFF8  26430002   ADDIU V1, S2, 2
9D02BFFC  00031880   SLL V1, V1, 2
9D02C000  27A70010   ADDIU A3, SP, 16
9D02C004  00E31821   ADDU V1, A3, V1
9D02C028  8C440000   LW A0, 0(V0)
9D02C02C  24842000   ADDIU A0, A0, 8192
9D02C030  AC640000   SW A0, 0(V1)
9D02C114  24452000   ADDIU A1, V0, 8192
9D02C124  AFA50038   SW A1, 56(SP)
9D02C164  24452000   ADDIU A1, V0, 8192
9D02C174  AFA50048   SW A1, 72(SP)
136:                          mmc_cpu.mem_page[page + 3] = mmc_cpu.mem_page[page] + 0x3000;
9D02C008  26520003   ADDIU S2, S2, 3
9D02C00C  00129080   SLL S2, S2, 2
9D02C010  00F29021   ADDU S2, A3, S2
9D02C034  8C420000   LW V0, 0(V0)
9D02C038  24423000   ADDIU V0, V0, 12288
9D02C03C  AE420000   SW V0, 0(S2)
9D02C118  24433000   ADDIU V1, V0, 12288
9D02C168  24433000   ADDIU V1, V0, 12288
137:                       }
138:                       break;
139:                 
140:                    case 32:
141:                       if (bank == MMC_LASTBANK)
9D02BF2C  2402FFFF   ADDIU V0, ZERO, -1
9D02BF30  12020052   BEQ S0, V0, 0x9D02C07C
9D02BF34  8F838134   LW V1, -32460(GP)
9D02BF38  8C620010   LW V0, 16(V1)
9D02BF3C  000227C2   SRL A0, V0, 31
9D02BF40  00821021   ADDU V0, A0, V0
9D02BF44  00021043   SRA V0, V0, 1
142:                          bank = MMC_LAST32KROM;
9D02C07C  8C620010   LW V0, 16(V1)
9D02C080  000227C2   SRL A0, V0, 31
9D02C084  00821021   ADDU V0, A0, V0
9D02C088  00021043   SRA V0, V0, 1
9D02C08C  0B40AFD2   J 0x9D02BF48
9D02C090  2450FFFF   ADDIU S0, V0, -1
143:                 
144:                       mmc_cpu.mem_page[8] = &mmc.cart->rom[(bank % MMC_32KROM) << 15];
9D02BF48  0202001A   DIV S0, V0
9D02BF4C  004001F4   TEQ V0, ZERO
9D02BF50  00002010   MFHI A0
9D02BF54  8C630000   LW V1, 0(V1)
9D02BF58  000483C0   SLL S0, A0, 15
9D02BF5C  00708021   ADDU S0, V1, S0
9D02BF7C  AFB00030   SW S0, 48(SP)
145:                       mmc_cpu.mem_page[9] = mmc_cpu.mem_page[8] + 0x1000;
9D02BF60  26081000   ADDIU T0, S0, 4096
9D02BF80  AFA80034   SW T0, 52(SP)
146:                       mmc_cpu.mem_page[10] = mmc_cpu.mem_page[8] + 0x2000;
9D02BF64  26072000   ADDIU A3, S0, 8192
9D02BF84  AFA70038   SW A3, 56(SP)
147:                       mmc_cpu.mem_page[11] = mmc_cpu.mem_page[8] + 0x3000;
9D02BF68  26063000   ADDIU A2, S0, 12288
9D02BF88  AFA6003C   SW A2, 60(SP)
148:                       mmc_cpu.mem_page[12] = mmc_cpu.mem_page[8] + 0x4000;
9D02BF6C  26054000   ADDIU A1, S0, 16384
9D02BF8C  AFA50040   SW A1, 64(SP)
149:                       mmc_cpu.mem_page[13] = mmc_cpu.mem_page[8] + 0x5000;
9D02BF70  26045000   ADDIU A0, S0, 20480
9D02BF90  AFA40044   SW A0, 68(SP)
150:                       mmc_cpu.mem_page[14] = mmc_cpu.mem_page[8] + 0x6000;
9D02BF74  26036000   ADDIU V1, S0, 24576
9D02BF94  AFA30048   SW V1, 72(SP)
151:                       mmc_cpu.mem_page[15] = mmc_cpu.mem_page[8] + 0x7000;
9D02BF78  26027000   ADDIU V0, S0, 28672
9D02BF98  AFA2004C   SW V0, 76(SP)
152:                       break;
153:                 
154:                    default:
155:                       log_printf("invalid ROM bank size %d\n", size);
9D02BE8C  24845D78   ADDIU A0, A0, 23928
9D02BE90  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02BE94  02202821   ADDU A1, S1, ZERO
156:                       break;
157:                    }
158:                 
159:                    nes6502_setcontext(&mmc_cpu);
9D02BE98  0F400017   JAL nes6502_setcontext
9D02BE9C  27A40010   ADDIU A0, SP, 16
9D02BF0C  0F400017   JAL nes6502_setcontext
9D02BF10  27A40010   ADDIU A0, SP, 16
9D02BF9C  0F400017   JAL nes6502_setcontext
9D02BFA0  27A40010   ADDIU A0, SP, 16
9D02C040  0F400017   JAL nes6502_setcontext
9D02C044  27A40010   ADDIU A0, SP, 16
9D02C104  27A40010   ADDIU A0, SP, 16
9D02C128  0F400017   JAL nes6502_setcontext
9D02C13C  27A40010   ADDIU A0, SP, 16
9D02C178  0F400017   JAL nes6502_setcontext
9D02C17C  AFA3004C   SW V1, 76(SP)
160:                 }
9D02BEA0  8FBF007C   LW RA, 124(SP)
9D02BEA4  8FB20078   LW S2, 120(SP)
9D02BEA8  8FB10074   LW S1, 116(SP)
9D02BEAC  8FB00070   LW S0, 112(SP)
9D02BEB0  03E00008   JR RA
9D02BEB4  27BD0080   ADDIU SP, SP, 128
9D02BF14  8FBF007C   LW RA, 124(SP)
9D02BF18  8FB20078   LW S2, 120(SP)
9D02BF1C  8FB10074   LW S1, 116(SP)
9D02BF20  8FB00070   LW S0, 112(SP)
9D02BF24  03E00008   JR RA
9D02BF28  27BD0080   ADDIU SP, SP, 128
9D02BFA4  8FBF007C   LW RA, 124(SP)
9D02BFA8  8FB20078   LW S2, 120(SP)
9D02BFAC  8FB10074   LW S1, 116(SP)
9D02BFB0  8FB00070   LW S0, 112(SP)
9D02BFB4  03E00008   JR RA
9D02BFB8  27BD0080   ADDIU SP, SP, 128
9D02C048  8FBF007C   LW RA, 124(SP)
9D02C04C  8FB20078   LW S2, 120(SP)
9D02C050  8FB10074   LW S1, 116(SP)
9D02C054  8FB00070   LW S0, 112(SP)
9D02C058  03E00008   JR RA
9D02C05C  27BD0080   ADDIU SP, SP, 128
9D02C060  8C620010   LW V0, 16(V1)
9D02C064  00021040   SLL V0, V0, 1
9D02C068  0B40AFB3   J .LBB6
9D02C06C  2450FFFF   ADDIU S0, V0, -1
9D02C070  8C620010   LW V0, 16(V1)
9D02C074  0B40AFF3   J .LBB7
9D02C078  2450FFFF   ADDIU S0, V0, -1
9D02C07C  8C620010   LW V0, 16(V1)
9D02C080  000227C2   SRL A0, V0, 31
9D02C084  00821021   ADDU V0, A0, V0
9D02C088  00021043   SRA V0, V0, 1
9D02C08C  0B40AFD2   J 0x9D02BF48
9D02C090  2450FFFF   ADDIU S0, V0, -1
161:                 
162:                 /* Check to see if this mapper is supported */
163:                 bool mmc_peek(int map_num)
164:                 {
165:                    mapintf_t **map_ptr = mappers;
9D02C0B0  0B40B030   J 0x9D02C0C0
9D02C0B4  2442AD5C   ADDIU V0, V0, -21156
166:                 
167:                    while (NULL != *map_ptr)
9D02C094  3C02A001   LUI V0, -24575
9D02C098  8C43AD5C   LW V1, -21156(V0)
9D02C09C  1060000C   BEQ V1, ZERO, 0x9D02C0D0
9D02C0A0  00000000   NOP
9D02C0C4  8C430000   LW V1, 0(V0)
9D02C0C8  5460FFFB   BNEL V1, ZERO, 0x9D02C0B8
9D02C0CC  8C630000   LW V1, 0(V1)
168:                    {
169:                       if ((*map_ptr)->number == map_num)
9D02C0A4  8C630000   LW V1, 0(V1)
9D02C0A8  1064000B   BEQ V1, A0, 0x9D02C0D8
9D02C0AC  00000000   NOP
9D02C0B8  10640007   BEQ V1, A0, 0x9D02C0D8
9D02C0BC  00000000   NOP
170:                          return true;
171:                       map_ptr++;
9D02C0C0  24420004   ADDIU V0, V0, 4
172:                    }
173:                 
174:                    return false;
9D02C0D0  03E00008   JR RA
9D02C0D4  00001021   ADDU V0, ZERO, ZERO
175:                 }
9D02C0D8  03E00008   JR RA
9D02C0DC  24020001   ADDIU V0, ZERO, 1
176:                 
177:                 static void mmc_setpages(void)
178:                 {
179:                    log_printf("setting up mapper %d\n", mmc.intf->number);
9D02C0E8  8F828130   LW V0, -32464(GP)
9D02C0EC  8C450000   LW A1, 0(V0)
9D02C0F0  3C049D03   LUI A0, -25341
9D02C0F4  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02C0F8  24845D94   ADDIU A0, A0, 23956
180:                 
181:                    /* Switch ROM into CPU space, set VROM/VRAM (done for ALL ROMs) */
182:                    mmc_bankrom(16, 0x8000, 0);
183:                    mmc_bankrom(16, 0xC000, MMC_LASTBANK);
184:                    mmc_bankvrom(8, 0x0000, 0);
185:                 
186:                    if (mmc.cart->flags & ROM_FLAG_FOURSCREEN)
9D02C1A0  90430028   LBU V1, 40(V0)
9D02C1A4  30630004   ANDI V1, V1, 4
9D02C1A8  14600021   BNE V1, ZERO, 0x9D02C230
9D02C1AC  00002021   ADDU A0, ZERO, ZERO
187:                    {
188:                       ppu_mirror(0, 1, 2, 3);
9D02C230  24050001   ADDIU A1, ZERO, 1
9D02C234  24060002   ADDIU A2, ZERO, 2
9D02C238  0F406E5E   JAL ppu_mirror
9D02C23C  24070003   ADDIU A3, ZERO, 3
189:                    }
190:                    else
191:                    {
192:                       if (MIRROR_VERT == mmc.cart->mirror)
9D02C1B0  8C430024   LW V1, 36(V0)
9D02C1B4  24020001   ADDIU V0, ZERO, 1
9D02C1B8  10620023   BEQ V1, V0, 0x9D02C248
9D02C1BC  00002821   ADDU A1, ZERO, ZERO
193:                          ppu_mirror(0, 1, 0, 1);
9D02C248  24050001   ADDIU A1, ZERO, 1
9D02C24C  00003021   ADDU A2, ZERO, ZERO
9D02C250  0F406E5E   JAL ppu_mirror
9D02C254  24070001   ADDIU A3, ZERO, 1
194:                       else
195:                          ppu_mirror(0, 0, 1, 1);
9D02C1C0  24060001   ADDIU A2, ZERO, 1
9D02C1C4  0F406E5E   JAL ppu_mirror
9D02C1C8  24070001   ADDIU A3, ZERO, 1
196:                    }
197:                 
198:                    /* if we have no VROM, switch in VRAM */
199:                    /* TODO: fix this hack implementation */
200:                    if (0 == mmc.cart->vrom_banks)
9D02C1CC  8F828134   LW V0, -32460(GP)
9D02C1D0  8C430014   LW V1, 20(V0)
9D02C1D4  14600006   BNE V1, ZERO, .LVL71
9D02C1D8  24040008   ADDIU A0, ZERO, 8
9D02C240  0B40B074   J 0x9D02C1D0
9D02C244  8F828134   LW V0, -32460(GP)
9D02C258  0B40B074   J 0x9D02C1D0
9D02C25C  8F828134   LW V0, -32460(GP)
201:                    {
202:                       ASSERT(mmc.cart->vram);
203:                 
204:                       ppu_setpage(8, 0, mmc.cart->vram);
9D02C1DC  8C46000C   LW A2, 12(V0)
9D02C1E0  0F406E14   JAL ppu_setpage
9D02C1E4  00002821   ADDU A1, ZERO, ZERO
205:                       ppu_mirrorhipages();
9D02C1E8  0F406E4F   JAL ppu_mirrorhipages
9D02C1EC  00000000   NOP
206:                    }
207:                 }
208:                 
209:                 /* Mapper initialization routine */
210:                 void mmc_reset(void)
211:                 {
9D02C0E0  27BDFF88   ADDIU SP, SP, -120
9D02C0E4  AFBF0074   SW RA, 116(SP)
212:                    mmc_setpages();
213:                 
214:                    ppu_setlatchfunc(NULL);
9D02C1F0  0F407174   JAL ppu_setlatchfunc
9D02C1F4  00002021   ADDU A0, ZERO, ZERO
215:                    ppu_setvromswitch(NULL);
9D02C1F8  0F407177   JAL ppu_setvromswitch
9D02C1FC  00002021   ADDU A0, ZERO, ZERO
216:                 
217:                    if (mmc.intf->init)
9D02C200  8F828130   LW V0, -32464(GP)
9D02C204  8C420008   LW V0, 8(V0)
9D02C208  50400004   BEQL V0, ZERO, 0x9D02C21C
9D02C20C  3C049D03   LUI A0, -25341
218:                       mmc.intf->init();
9D02C210  0040F809   JALR V0
9D02C214  00000000   NOP
219:                 
220:                    log_printf("reset memory mapper\n");
9D02C218  3C049D03   LUI A0, -25341
9D02C21C  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02C220  24845DAC   ADDIU A0, A0, 23980
221:                 }
9D02C224  8FBF0074   LW RA, 116(SP)
9D02C228  03E00008   JR RA
9D02C22C  27BD0078   ADDIU SP, SP, 120
9D02C230  24050001   ADDIU A1, ZERO, 1
9D02C234  24060002   ADDIU A2, ZERO, 2
9D02C238  0F406E5E   JAL ppu_mirror
9D02C23C  24070003   ADDIU A3, ZERO, 3
9D02C240  0B40B074   J 0x9D02C1D0
9D02C244  8F828134   LW V0, -32460(GP)
9D02C248  24050001   ADDIU A1, ZERO, 1
9D02C24C  00003021   ADDU A2, ZERO, ZERO
9D02C250  0F406E5E   JAL ppu_mirror
9D02C254  24070001   ADDIU A3, ZERO, 1
9D02C258  0B40B074   J 0x9D02C1D0
9D02C25C  8F828134   LW V0, -32460(GP)
222:                 
223:                 
224:                 void mmc_destroy(mmc_t **nes_mmc)
225:                 {
226:                    if (*nes_mmc)
9D02C260  8C820000   LW V0, 0(A0)
9D02C264  10400003   BEQ V0, ZERO, .LVL79
9D02C268  00000000   NOP
227:                       free(*nes_mmc);
9D02C26C  0B40CB6E   J _my_free
9D02C270  00000000   NOP
9D02C274  03E00008   JR RA
9D02C278  00000000   NOP
228:                 }
229:                 
230:                 mmc_t *mmc_create(rominfo_t *rominfo)
231:                 {
9D02C27C  27BDFFE0   ADDIU SP, SP, -32
9D02C280  AFBF001C   SW RA, 28(SP)
9D02C284  AFB20018   SW S2, 24(SP)
9D02C288  AFB10014   SW S1, 20(SP)
9D02C28C  AFB00010   SW S0, 16(SP)
9D02C298  00809021   ADDU S2, A0, ZERO
232:                    mmc_t *temp;
233:                    mapintf_t **map_ptr;
234:                   
235:                    for (map_ptr = mappers; (*map_ptr)->number != rominfo->mapper_number; map_ptr++)
9D02C290  3C10A001   LUI S0, -24575
9D02C294  8E02AD5C   LW V0, -21156(S0)
9D02C29C  8C830020   LW V1, 32(A0)
9D02C2A0  8C420000   LW V0, 0(V0)
9D02C2A4  10430006   BEQ V0, V1, 0x9D02C2C0
9D02C2A8  2610AD5C   ADDIU S0, S0, -21156
9D02C2AC  26100004   ADDIU S0, S0, 4
9D02C2B0  8E020000   LW V0, 0(S0)
9D02C2B4  8C420000   LW V0, 0(V0)
9D02C2B8  5443FFFD   BNEL V0, V1, 0x9D02C2B0
9D02C2BC  26100004   ADDIU S0, S0, 4
236:                    {
237:                       if (NULL == *map_ptr)
238:                          return NULL; /* Should *never* happen */
239:                    }
240:                 
241:                    temp = malloc(sizeof(mmc_t));
9D02C2C0  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D02C2C4  24040008   ADDIU A0, ZERO, 8
242:                    if (NULL == temp)
9D02C2C8  10400013   BEQ V0, ZERO, .LVL88
9D02C2CC  00408821   ADDU S1, V0, ZERO
243:                       return NULL;
244:                 
245:                    memset(temp, 0, sizeof(mmc_t));
9D02C2D0  A0400000   SB ZERO, 0(V0)
9D02C2D4  A0400001   SB ZERO, 1(V0)
9D02C2D8  A0400002   SB ZERO, 2(V0)
9D02C2DC  A0400003   SB ZERO, 3(V0)
9D02C2E0  A0400004   SB ZERO, 4(V0)
9D02C2E4  A0400005   SB ZERO, 5(V0)
9D02C2E8  A0400006   SB ZERO, 6(V0)
9D02C2EC  A0400007   SB ZERO, 7(V0)
246:                 
247:                    temp->intf = *map_ptr;
9D02C2F0  8E020000   LW V0, 0(S0)
9D02C2F8  AE220000   SW V0, 0(S1)
248:                    temp->cart = rominfo;
9D02C2F4  AE320004   SW S2, 4(S1)
249:                 
250:                    mmc_setcontext(temp);
251:                 
252:                    log_printf("created memory mapper: %s\n", (*map_ptr)->name);
9D02C2FC  8E030000   LW V1, 0(S0)
9D02C300  3C049D03   LUI A0, -25341
9D02C304  24845DC4   ADDIU A0, A0, 24004
9D02C30C  8C650004   LW A1, 4(V1)
9D02C310  0F40DAA4   JAL .LFB6, .LFE5, log_printf
9D02C314  AF928134   SW S2, -32460(GP)
253:                 
254:                    return temp;
255:                 }
9D02C318  02201021   ADDU V0, S1, ZERO
9D02C31C  8FBF001C   LW RA, 28(SP)
9D02C320  8FB20018   LW S2, 24(SP)
9D02C324  8FB10014   LW S1, 20(SP)
9D02C328  8FB00010   LW S0, 16(SP)
9D02C32C  03E00008   JR RA
9D02C330  27BD0020   ADDIU SP, SP, 32
256:                 
257:                 
258:                 /*
259:                 ** $Log: nes_mmc.c,v $
260:                 ** Revision 1.2  2001/04/27 14:37:11  neil
261:                 ** wheeee
262:                 **
263:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
264:                 ** initial
265:                 **
266:                 ** Revision 1.4  2000/11/21 13:28:40  matt
267:                 ** take care to zero allocated mem
268:                 **
269:                 ** Revision 1.3  2000/10/27 12:55:58  matt
270:                 ** nes6502 now uses 4kB banks across the boards
271:                 **
272:                 ** Revision 1.2  2000/10/25 00:23:16  matt
273:                 ** makefiles updated for new directory structure
274:                 **
275:                 ** Revision 1.1  2000/10/24 12:20:28  matt
276:                 ** changed directory structure
277:                 **
278:                 ** Revision 1.28  2000/10/22 19:17:24  matt
279:                 ** mapper cleanups galore
280:                 **
281:                 ** Revision 1.27  2000/10/22 15:02:32  matt
282:                 ** simplified mirroring
283:                 **
284:                 ** Revision 1.26  2000/10/21 19:38:56  matt
285:                 ** that two year old crap code *was* flushed
286:                 **
287:                 ** Revision 1.25  2000/10/21 19:26:59  matt
288:                 ** many more cleanups
289:                 **
290:                 ** Revision 1.24  2000/10/17 03:22:57  matt
291:                 ** cleaning up rom module
292:                 **
293:                 ** Revision 1.23  2000/10/10 13:58:15  matt
294:                 ** stroustrup squeezing his way in the door
295:                 **
296:                 ** Revision 1.22  2000/08/16 02:51:55  matt
297:                 ** random cleanups
298:                 **
299:                 ** Revision 1.21  2000/07/31 04:27:59  matt
300:                 ** one million cleanups
301:                 **
302:                 ** Revision 1.20  2000/07/25 02:25:53  matt
303:                 ** safer xxx_destroy calls
304:                 **
305:                 ** Revision 1.19  2000/07/23 15:11:45  matt
306:                 ** removed unused variables
307:                 **
308:                 ** Revision 1.18  2000/07/15 23:50:03  matt
309:                 ** migrated state get/set from nes_mmc.c to state.c
310:                 **
311:                 ** Revision 1.17  2000/07/11 03:15:09  melanson
312:                 ** Added support for mappers 16, 34, and 231
313:                 **
314:                 ** Revision 1.16  2000/07/10 05:27:41  matt
315:                 ** cleaned up mapper-specific callbacks
316:                 **
317:                 ** Revision 1.15  2000/07/10 03:02:49  matt
318:                 ** minor change on loading state
319:                 **
320:                 ** Revision 1.14  2000/07/06 17:38:49  matt
321:                 ** replaced missing string.h include
322:                 **
323:                 ** Revision 1.13  2000/07/06 02:47:11  matt
324:                 ** mapper addition madness
325:                 **
326:                 ** Revision 1.12  2000/07/05 05:04:15  matt
327:                 ** added more mappers
328:                 **
329:                 ** Revision 1.11  2000/07/04 23:12:58  matt
330:                 ** brand spankin' new mapper interface implemented
331:                 **
332:                 ** Revision 1.10  2000/07/04 04:56:36  matt
333:                 ** modifications for new SNSS
334:                 **
335:                 ** Revision 1.9  2000/06/29 14:17:18  matt
336:                 ** uses snsslib now
337:                 **
338:                 ** Revision 1.8  2000/06/29 03:09:24  matt
339:                 ** modified to support new snss code
340:                 **
341:                 ** Revision 1.7  2000/06/26 04:57:54  matt
342:                 ** bugfix - irqs/mmcstate not cleared on reset
343:                 **
344:                 ** Revision 1.6  2000/06/23 11:01:10  matt
345:                 ** updated for new external sound interface
346:                 **
347:                 ** Revision 1.5  2000/06/20 04:04:57  matt
348:                 ** hacked to use new external soundchip struct
349:                 **
350:                 ** Revision 1.4  2000/06/09 15:12:26  matt
351:                 ** initial revision
352:                 **
353:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/nes/nes.c  ---------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes.c
21:                  **
22:                  ** NES hardware related routines
23:                  ** $Id: nes.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdio.h>
27:                  #include <string.h>
28:                  #include <stdlib.h>
29:                  #include <noftypes.h>
30:                  #include "nes6502.h"
31:                  #include <log.h>
32:                  #include <osd.h>
33:                  #include <gui.h>
34:                  #include <nes.h>
35:                  #include <nes_apu.h>
36:                  #include <nes_ppu.h>
37:                  #include <nes_rom.h>
38:                  #include <nes_mmc.h>
39:                  #include <vid_drv.h>
40:                  #include <nofrendo.h>
41:                  #include "../../disp.h"
42:                  
43:                  #define  NES_CLOCK_DIVIDER    12
44:                  //#define  NES_MASTER_CLOCK     21477272.727272727272
45:                  #define  NES_MASTER_CLOCK     (236250000 / 11)
46:                  #define  NES_SCANLINE_CYCLES  (1364.0 / NES_CLOCK_DIVIDER)
47:                  #define  NES_FIQ_PERIOD       (NES_MASTER_CLOCK / NES_CLOCK_DIVIDER / 60)
48:                  
49:                  #define  NES_RAMSIZE          0x800
50:                  
51:                  #define  NES_SKIP_LIMIT       (NES_REFRESH_RATE / 5)   /* 12 or 10, depending on PAL/NTSC */
52:                  
53:                  static nes_t nes;
54:                  
55:                  /* find out if a file is ours */
56:                  int nes_isourfile(const char *filename)
57:                  {
58:                     return rom_checkmagic(filename);
9D0252A8  0B40A97F   J rom_checkmagic
9D0252AC  00000000   NOP
59:                  }
60:                  
61:                  /* TODO: just asking for problems -- please remove */
62:                  nes_t *nes_getcontextptr(void)
63:                  {
64:                     return &nes;
9D0252B0  3C02A001   LUI V0, -24575
65:                  }
9D0252B4  03E00008   JR RA
9D0252B8  24429F24   ADDIU V0, V0, -24796
66:                  
67:                  void nes_getcontext(nes_t *machine)
68:                  {
9D0252BC  27BDFFE0   ADDIU SP, SP, -32
9D0252C0  AFBF001C   SW RA, 28(SP)
9D0252C4  AFB20018   SW S2, 24(SP)
9D0252C8  AFB10014   SW S1, 20(SP)
9D0252CC  AFB00010   SW S0, 16(SP)
9D0252D8  00809021   ADDU S2, A0, ZERO
69:                     apu_getcontext(nes.apu);
9D0252D0  3C11A001   LUI S1, -24575
9D0252D4  26309F24   ADDIU S0, S1, -24796
9D0252DC  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D0252E0  8E040308   LW A0, 776(S0)
70:                     ppu_getcontext(nes.ppu);
9D0252E4  0F406D2F   JAL ppu_getcontext
9D0252E8  8E040304   LW A0, 772(S0)
71:                     nes6502_getcontext(nes.cpu);
9D0252EC  0F4000C0   JAL nes6502_getcontext
9D0252F0  8E249F24   LW A0, -24796(S1)
72:                     mmc_getcontext(nes.mmc);
9D0252F4  0F40AF42   JAL mmc_getcontext
9D0252F8  8E04030C   LW A0, 780(S0)
73:                  
74:                     *machine = nes;
9D0252FC  02001021   ADDU V0, S0, ZERO
9D025300  02402021   ADDU A0, S2, ZERO
9D025304  26030330   ADDIU V1, S0, 816
9D025308  8C480000   LW T0, 0(V0)
9D02530C  8C470004   LW A3, 4(V0)
9D025310  8C460008   LW A2, 8(V0)
9D025314  8C45000C   LW A1, 12(V0)
9D025318  24420010   ADDIU V0, V0, 16
9D02531C  AC880000   SW T0, 0(A0)
9D025320  AC870004   SW A3, 4(A0)
9D025324  AC860008   SW A2, 8(A0)
9D025328  AC85000C   SW A1, 12(A0)
9D02532C  1443FFF6   BNE V0, V1, 0x9D025308
9D025330  24840010   ADDIU A0, A0, 16
9D025334  8C420000   LW V0, 0(V0)
9D025338  AC820000   SW V0, 0(A0)
75:                  }
9D02533C  8FBF001C   LW RA, 28(SP)
9D025340  8FB20018   LW S2, 24(SP)
9D025344  8FB10014   LW S1, 20(SP)
9D025348  8FB00010   LW S0, 16(SP)
9D02534C  03E00008   JR RA
9D025350  27BD0020   ADDIU SP, SP, 32
76:                  
77:                  void nes_setcontext(nes_t *machine)
78:                  {
9D025354  27BDFFE8   ADDIU SP, SP, -24
9D025358  AFBF0014   SW RA, 20(SP)
9D02535C  AFB00010   SW S0, 16(SP)
9D025360  00808021   ADDU S0, A0, ZERO
79:                     ASSERT(machine);
80:                  
81:                     apu_setcontext(machine->apu);
9D025364  0F40790A   JAL .LFB5, .LFE17, apu_setcontext
9D025368  8C840308   LW A0, 776(A0)
9D025B18  8E040308   LW A0, 776(S0)
9D025B64  0F40790A   JAL .LFB5, .LFE17, apu_setcontext
9D025B68  AE40018C   SW ZERO, 396(S2)
82:                     ppu_setcontext(machine->ppu);
9D02536C  0F406CF5   JAL ppu_setcontext
9D025370  8E040304   LW A0, 772(S0)
9D025B6C  0F406CF5   JAL ppu_setcontext
9D025B70  8E040304   LW A0, 772(S0)
83:                     nes6502_setcontext(machine->cpu);
9D025374  0F400017   JAL nes6502_setcontext
9D025378  8E040000   LW A0, 0(S0)
9D025B74  0F400017   JAL nes6502_setcontext
9D025B78  8E040000   LW A0, 0(S0)
84:                     mmc_setcontext(machine->mmc);
9D02537C  0F40AF3D   JAL .LFB6, .LFE5, mmc_setcontext
9D025380  8E04030C   LW A0, 780(S0)
9D025B7C  0F40AF3D   JAL .LFB6, .LFE5, mmc_setcontext
9D025B80  8E04030C   LW A0, 780(S0)
85:                  
86:                     nes = *machine;
9D025384  02002021   ADDU A0, S0, ZERO
9D025388  3C02A001   LUI V0, -24575
9D02538C  24429F24   ADDIU V0, V0, -24796
9D025390  26030330   ADDIU V1, S0, 816
9D025394  8C880000   LW T0, 0(A0)
9D025398  8C870004   LW A3, 4(A0)
9D02539C  8C860008   LW A2, 8(A0)
9D0253A0  8C85000C   LW A1, 12(A0)
9D0253A4  24840010   ADDIU A0, A0, 16
9D0253A8  AC480000   SW T0, 0(V0)
9D0253AC  AC470004   SW A3, 4(V0)
9D0253B0  AC460008   SW A2, 8(V0)
9D0253B4  AC45000C   SW A1, 12(V0)
9D0253B8  1483FFF6   BNE A0, V1, 0x9D025394
9D0253BC  24420010   ADDIU V0, V0, 16
9D0253C0  8C830000   LW V1, 0(A0)
9D0253C4  AC430000   SW V1, 0(V0)
9D025B84  3C04A001   LUI A0, -24575
9D025B88  02001021   ADDU V0, S0, ZERO
9D025B8C  24929F24   ADDIU S2, A0, -24796
9D025B90  02401821   ADDU V1, S2, ZERO
9D025B94  26050330   ADDIU A1, S0, 816
9D025B98  8C490000   LW T1, 0(V0)
9D025B9C  8C480004   LW T0, 4(V0)
9D025BA0  8C470008   LW A3, 8(V0)
9D025BA4  8C46000C   LW A2, 12(V0)
9D025BA8  24420010   ADDIU V0, V0, 16
9D025BAC  AC690000   SW T1, 0(V1)
9D025BB0  AC680004   SW T0, 4(V1)
9D025BB4  AC670008   SW A3, 8(V1)
9D025BB8  AC66000C   SW A2, 12(V1)
9D025BBC  1445FFF6   BNE V0, A1, 0x9D025B98
9D025BC0  24630010   ADDIU V1, V1, 16
9D025BC4  8C420000   LW V0, 0(V0)
9D025BD0  AC620000   SW V0, 0(V1)
87:                  }
9D0253C8  8FBF0014   LW RA, 20(SP)
9D0253CC  8FB00010   LW S0, 16(SP)
9D0253D0  03E00008   JR RA
9D0253D4  27BD0018   ADDIU SP, SP, 24
88:                  
89:                  static uint8 ram_read(uint32 address)
90:                  {
91:                     return nes.cpu->mem_page[0][address & (NES_RAMSIZE - 1)];
9D025230  3C02A001   LUI V0, -24575
9D025234  8C429F24   LW V0, -24796(V0)
9D025238  308407FF   ANDI A0, A0, 2047
9D02523C  8C420000   LW V0, 0(V0)
9D025240  00442021   ADDU A0, V0, A0
92:                  }
9D025244  03E00008   JR RA
9D025248  90820000   LBU V0, 0(A0)
93:                  
94:                  static void ram_write(uint32 address, uint8 value)
95:                  {
96:                     nes.cpu->mem_page[0][address & (NES_RAMSIZE - 1)] = value;
9D02524C  3C02A001   LUI V0, -24575
9D025250  8C429F24   LW V0, -24796(V0)
9D025254  308407FF   ANDI A0, A0, 2047
9D025258  8C420000   LW V0, 0(V0)
9D02525C  00442021   ADDU A0, V0, A0
9D025260  03E00008   JR RA
9D025264  A0850000   SB A1, 0(A0)
97:                  }
98:                  
99:                  static void write_protect(uint32 address, uint8 value)
100:                 {
9D025268  03E00008   JR RA
9D02526C  00000000   NOP
101:                    /* don't allow write to go through */
102:                    UNUSED(address);
103:                    UNUSED(value);
104:                 }
105:                 
106:                 static uint8 read_protect(uint32 address)
107:                 {
108:                    /* don't allow read to go through */
109:                    UNUSED(address);
110:                 
111:                    return 0xFF;
112:                 }
9D025270  03E00008   JR RA
9D025274  240200FF   ADDIU V0, ZERO, 255
113:                 
114:                 #define  LAST_MEMORY_HANDLER  { -1, -1, NULL }
115:                 /* read/write handlers for standard NES */
116:                 static nes6502_memread default_readhandler[] =
117:                 {
118:                    { 0x0800, 0x1FFF, ram_read },
119:                    { 0x2000, 0x3FFF, ppu_read },
120:                    { 0x4000, 0x4015, apu_read },
121:                    { 0x4016, 0x4017, ppu_readhigh },
122:                    LAST_MEMORY_HANDLER
123:                 };
124:                 
125:                 static nes6502_memwrite default_writehandler[] =
126:                 {
127:                    { 0x0800, 0x1FFF, ram_write },
128:                    { 0x2000, 0x3FFF, ppu_write },
129:                    { 0x4000, 0x4013, apu_write },
130:                    { 0x4015, 0x4015, apu_write },
131:                    { 0x4014, 0x4017, ppu_writehigh },
132:                    LAST_MEMORY_HANDLER
133:                 };
134:                 
135:                 /* this big nasty boy sets up the address handlers that the CPU uses */
136:                 static void build_address_handlers(nes_t *machine)
137:                 {
138:                    int count, num_handlers = 0;
9D025DBC  0B40964A   J 0x9D025928
9D025DC0  00002821   ADDU A1, ZERO, ZERO
139:                    mapintf_t *intf;
140:                    
141:                    ASSERT(machine);
142:                    intf = machine->mmc->intf;
9D0258A0  8E42030C   LW V0, 780(S2)
143:                 
144:                    memset(machine->readhandler, 0, sizeof(machine->readhandler));
9D025898  00002821   ADDU A1, ZERO, ZERO
9D02589C  24060180   ADDIU A2, ZERO, 384
9D0258A4  26530004   ADDIU S3, S2, 4
9D0258A8  02602021   ADDU A0, S3, ZERO
9D0258B0  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D0258B4  8C510000   LW S1, 0(V0)
145:                    memset(machine->writehandler, 0, sizeof(machine->writehandler));
9D0258AC  26500184   ADDIU S0, S2, 388
9D0258B8  02002021   ADDU A0, S0, ZERO
9D0258BC  00002821   ADDU A1, ZERO, ZERO
9D0258C0  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D0258C4  24060180   ADDIU A2, ZERO, 384
146:                 
147:                    for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D0258DC  00002821   ADDU A1, ZERO, ZERO
9D025914  24A50001   ADDIU A1, A1, 1
9D025918  2442000C   ADDIU V0, V0, 12
148:                    {
149:                       if (NULL == default_readhandler[count].read_func)
9D0258C8  3C03A001   LUI V1, -24575
9D0258CC  2463AEB8   ADDIU V1, V1, -20808
9D0258D0  8C620008   LW V0, 8(V1)
9D0258D4  10400138   BEQ V0, ZERO, 0x9D025DB8
9D0258D8  02601021   ADDU V0, S3, ZERO
9D025910  8C640014   LW A0, 20(V1)
9D02591C  1480FFF0   BNE A0, ZERO, 0x9D0258E0
9D025920  2463000C   ADDIU V1, V1, 12
9D025924  24A40001   ADDIU A0, A1, 1
9D025DB8  24040001   ADDIU A0, ZERO, 1
150:                          break;
151:                 
152:                       memcpy(&machine->readhandler[num_handlers], &default_readhandler[count],
9D0258E0  88670003   LWL A3, 3(V1)
9D0258E4  88640007   LWL A0, 7(V1)
9D0258E8  8866000B   LWL A2, 11(V1)
9D0258EC  98670000   LWR A3, 0(V1)
9D0258F0  98640004   LWR A0, 4(V1)
9D0258F4  98660008   LWR A2, 8(V1)
9D0258F8  A8470003   SWL A3, 3(V0)
9D0258FC  B8470000   SWR A3, 0(V0)
9D025900  A8440007   SWL A0, 7(V0)
9D025904  B8440004   SWR A0, 4(V0)
9D025908  A846000B   SWL A2, 11(V0)
9D02590C  B8460008   SWR A2, 8(V0)
153:                              sizeof(nes6502_memread));
154:                    }
155:                 
156:                    if (intf->sound_ext)
9D025928  8E220024   LW V0, 36(S1)
9D02592C  504000FB   BEQL V0, ZERO, 0x9D025D1C
9D025930  8E23001C   LW V1, 28(S1)
157:                    {
158:                       if (NULL != intf->sound_ext->mem_read)
9D025934  8C430010   LW V1, 16(V0)
9D025938  106000F7   BEQ V1, ZERO, 0x9D025D18
9D02593C  00054880   SLL T1, A1, 2
9D025940  00051100   SLL V0, A1, 4
9D025944  00494823   SUBU T1, V0, T1
9D025948  02494821   ADDU T1, S2, T1
9D02594C  00004021   ADDU T0, ZERO, ZERO
9D025950  0B409658   J 0x9D025960
9D025954  25290004   ADDIU T1, T1, 4
9D025958  8E220024   LW V0, 36(S1)
9D02595C  8C430010   LW V1, 16(V0)
9D025960  01281021   ADDU V0, T1, T0
159:                       {
160:                          for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D02599C  24A50001   ADDIU A1, A1, 1
9D0259A4  28A30020   SLTI V1, A1, 32
9D0259A8  1460FFEB   BNE V1, ZERO, 0x9D025958
9D0259AC  B8440008   SWR A0, 8(V0)
9D0259B0  24A40001   ADDIU A0, A1, 1
161:                          {
162:                             if (NULL == intf->sound_ext->mem_read[count].read_func)
9D025964  00681821   ADDU V1, V1, T0
9D025968  8C640008   LW A0, 8(V1)
9D02596C  108000E9   BEQ A0, ZERO, 0x9D025D14
9D025970  2508000C   ADDIU T0, T0, 12
163:                                break;
164:                 
165:                             memcpy(&machine->readhandler[num_handlers], &intf->sound_ext->mem_read[count],
9D025974  88670003   LWL A3, 3(V1)
9D025978  88660007   LWL A2, 7(V1)
9D02597C  8864000B   LWL A0, 11(V1)
9D025980  98670000   LWR A3, 0(V1)
9D025984  98660004   LWR A2, 4(V1)
9D025988  98640008   LWR A0, 8(V1)
9D02598C  A8470003   SWL A3, 3(V0)
9D025990  B8470000   SWR A3, 0(V0)
9D025994  A8460007   SWL A2, 7(V0)
9D025998  B8460004   SWR A2, 4(V0)
9D0259A0  A844000B   SWL A0, 11(V0)
166:                                    sizeof(nes6502_memread));
167:                          }
168:                       }
169:                    }
170:                 
171:                    if (NULL != intf->mem_read)
9D025D18  8E23001C   LW V1, 28(S1)
9D025D1C  1060FF25   BEQ V1, ZERO, 0x9D0259B4
9D025D20  28A20020   SLTI V0, A1, 32
172:                    {
173:                       for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D025D24  1040FF24   BEQ V0, ZERO, 0x9D0259B8
9D025D28  3C02A001   LUI V0, -24575
9D025D4C  0B40975A   J 0x9D025D68
9D025D50  24090020   ADDIU T1, ZERO, 32
9D025D98  24A50001   ADDIU A1, A1, 1
9D025D9C  14A9FFED   BNE A1, T1, 0x9D025D54
9D025DA0  B8440008   SWR A0, 8(V0)
9D025DA4  0B40966D   J 0x9D0259B4
9D025DA8  24040021   ADDIU A0, ZERO, 33
174:                       {
175:                          if (NULL == intf->mem_read[count].read_func)
9D025D2C  8C620008   LW V0, 8(V1)
9D025D30  1040FF20   BEQ V0, ZERO, 0x9D0259B4
9D025D34  00055080   SLL T2, A1, 2
9D025D38  00051100   SLL V0, A1, 4
9D025D3C  004A5023   SUBU T2, V0, T2
9D025D40  024A5021   ADDU T2, S2, T2
9D025D44  2408000C   ADDIU T0, ZERO, 12
9D025D48  254AFFF8   ADDIU T2, T2, -8
9D025D54  8E23001C   LW V1, 28(S1)
9D025D58  00681821   ADDU V1, V1, T0
9D025D5C  8C620008   LW V0, 8(V1)
9D025D60  1040FF13   BEQ V0, ZERO, 0x9D0259B0
9D025D64  2508000C   ADDIU T0, T0, 12
176:                             break;
177:                 
178:                          memcpy(&machine->readhandler[num_handlers], &intf->mem_read[count],
9D025D68  88670003   LWL A3, 3(V1)
9D025D6C  88660007   LWL A2, 7(V1)
9D025D70  8864000B   LWL A0, 11(V1)
9D025D74  98670000   LWR A3, 0(V1)
9D025D78  01481021   ADDU V0, T2, T0
9D025D7C  98660004   LWR A2, 4(V1)
9D025D80  98640008   LWR A0, 8(V1)
9D025D84  A8470003   SWL A3, 3(V0)
9D025D88  B8470000   SWR A3, 0(V0)
9D025D8C  A8460007   SWL A2, 7(V0)
9D025D90  B8460004   SWR A2, 4(V0)
9D025D94  A844000B   SWL A0, 11(V0)
179:                                 sizeof(nes6502_memread));
180:                       }
181:                    }
182:                 
183:                    /* TODO: poof! numbers */
184:                    machine->readhandler[num_handlers].min_range = 0x4018;
9D0259E4  24074018   ADDIU A3, ZERO, 16408
9D0259E8  ACA70004   SW A3, 4(A1)
185:                    machine->readhandler[num_handlers].max_range = 0x5FFF;
9D0259EC  24075FFF   ADDIU A3, ZERO, 24575
9D0259F0  ACA70008   SW A3, 8(A1)
186:                    machine->readhandler[num_handlers].read_func = read_protect;
9D0259F4  3C079D02   LUI A3, -25342
9D0259F8  24E75270   ADDIU A3, A3, 21104
9D0259FC  ACA7000C   SW A3, 12(A1)
187:                    num_handlers++;
188:                    machine->readhandler[num_handlers].min_range = -1;
9D0259E0  2403FFFF   ADDIU V1, ZERO, -1
9D025A00  AC830004   SW V1, 4(A0)
189:                    machine->readhandler[num_handlers].max_range = -1;
9D025A04  AC830008   SW V1, 8(A0)
190:                    machine->readhandler[num_handlers].read_func = NULL;
191:                    num_handlers++;
192:                    ASSERT(num_handlers <= MAX_MEM_HANDLERS);
193:                 
194:                    num_handlers = 0;
9D025DB0  0B409698   J 0x9D025A60
9D025DB4  00002821   ADDU A1, ZERO, ZERO
195:                 
196:                    for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D025A14  00002821   ADDU A1, ZERO, ZERO
9D025A4C  24A50001   ADDIU A1, A1, 1
9D025A50  2484000C   ADDIU A0, A0, 12
197:                    {
198:                       if (NULL == default_writehandler[count].write_func)
9D0259B4  3C02A001   LUI V0, -24575
9D0259B8  2442AE70   ADDIU V0, V0, -20880
9D0259BC  00053880   SLL A3, A1, 2
9D0259C0  00052900   SLL A1, A1, 4
9D0259C4  00041880   SLL V1, A0, 2
9D0259C8  00042100   SLL A0, A0, 4
9D0259CC  8C460008   LW A2, 8(V0)
9D0259D0  00A72823   SUBU A1, A1, A3
9D0259D4  00832023   SUBU A0, A0, V1
9D0259D8  02452821   ADDU A1, S2, A1
9D0259DC  02442021   ADDU A0, S2, A0
9D025A08  10C000E8   BEQ A2, ZERO, 0x9D025DAC
9D025A0C  AC80000C   SW ZERO, 12(A0)
9D025A10  02002021   ADDU A0, S0, ZERO
9D025A48  8C430014   LW V1, 20(V0)
9D025A54  1460FFF0   BNE V1, ZERO, 0x9D025A18
9D025A58  2442000C   ADDIU V0, V0, 12
9D025A5C  24A20001   ADDIU V0, A1, 1
9D025DAC  24020001   ADDIU V0, ZERO, 1
199:                          break;
200:                 
201:                       memcpy(&machine->writehandler[num_handlers], &default_writehandler[count],
9D025A18  88470003   LWL A3, 3(V0)
9D025A1C  88460007   LWL A2, 7(V0)
9D025A20  8843000B   LWL V1, 11(V0)
9D025A24  98470000   LWR A3, 0(V0)
9D025A28  98460004   LWR A2, 4(V0)
9D025A2C  98430008   LWR V1, 8(V0)
9D025A30  A8870003   SWL A3, 3(A0)
9D025A34  B8870000   SWR A3, 0(A0)
9D025A38  A8860007   SWL A2, 7(A0)
9D025A3C  B8860004   SWR A2, 4(A0)
9D025A40  A883000B   SWL V1, 11(A0)
9D025A44  B8830008   SWR V1, 8(A0)
202:                              sizeof(nes6502_memwrite));
203:                    }
204:                 
205:                    if (intf->sound_ext)
9D025A60  8E230024   LW V1, 36(S1)
9D025A64  50600086   BEQL V1, ZERO, 0x9D025C80
9D025A68  8E230020   LW V1, 32(S1)
206:                    {
207:                       if (NULL != intf->sound_ext->mem_write)
9D025A6C  8C630014   LW V1, 20(V1)
9D025A70  10600082   BEQ V1, ZERO, 0x9D025C7C
9D025A74  00054880   SLL T1, A1, 2
9D025A78  00051100   SLL V0, A1, 4
9D025A7C  00494823   SUBU T1, V0, T1
9D025A80  02494821   ADDU T1, S2, T1
9D025A84  00004021   ADDU T0, ZERO, ZERO
9D025A88  0B4096A6   J 0x9D025A98
9D025A8C  25290184   ADDIU T1, T1, 388
9D025A90  8E220024   LW V0, 36(S1)
9D025A94  8C430014   LW V1, 20(V0)
9D025A98  01281021   ADDU V0, T1, T0
208:                       {
209:                          for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D025AD4  24A50001   ADDIU A1, A1, 1
9D025ADC  28A30020   SLTI V1, A1, 32
9D025AE0  1460FFEB   BNE V1, ZERO, 0x9D025A90
9D025AE4  B8440008   SWR A0, 8(V0)
9D025AE8  24A20001   ADDIU V0, A1, 1
210:                          {
211:                             if (NULL == intf->sound_ext->mem_write[count].write_func)
9D025A9C  00681821   ADDU V1, V1, T0
9D025AA0  8C640008   LW A0, 8(V1)
9D025AA4  10800074   BEQ A0, ZERO, 0x9D025C78
9D025AA8  2508000C   ADDIU T0, T0, 12
212:                                break;
213:                 
214:                             memcpy(&machine->writehandler[num_handlers], &intf->sound_ext->mem_write[count],
9D025AAC  88670003   LWL A3, 3(V1)
9D025AB0  88660007   LWL A2, 7(V1)
9D025AB4  8864000B   LWL A0, 11(V1)
9D025AB8  98670000   LWR A3, 0(V1)
9D025ABC  98660004   LWR A2, 4(V1)
9D025AC0  98640008   LWR A0, 8(V1)
9D025AC4  A8470003   SWL A3, 3(V0)
9D025AC8  B8470000   SWR A3, 0(V0)
9D025ACC  A8460007   SWL A2, 7(V0)
9D025AD0  B8460004   SWR A2, 4(V0)
9D025AD8  A844000B   SWL A0, 11(V0)
215:                                    sizeof(nes6502_memwrite));
216:                          }
217:                       }
218:                    }
219:                 
220:                    if (NULL != intf->mem_write)
9D025C7C  8E230020   LW V1, 32(S1)
9D025C80  1060FF9B   BEQ V1, ZERO, 0x9D025AF0
9D025C84  8FB0002C   LW S0, 44(SP)
221:                    {
222:                       for (count = 0; num_handlers < MAX_MEM_HANDLERS; count++, num_handlers++)
9D025C88  28A40020   SLTI A0, A1, 32
9D025C8C  5080FF99   BEQL A0, ZERO, 0x9D025AF4
9D025C90  24A30002   ADDIU V1, A1, 2
9D025CB4  0B409734   J 0x9D025CD0
9D025CB8  24090020   ADDIU T1, ZERO, 32
9D025D00  24A50001   ADDIU A1, A1, 1
9D025D04  14A9FFED   BNE A1, T1, 0x9D025CBC
9D025D08  B8440008   SWR A0, 8(V0)
9D025D0C  0B4096BB   J 0x9D025AEC
9D025D10  24020021   ADDIU V0, ZERO, 33
9D025D14  24A40001   ADDIU A0, A1, 1
223:                       {
224:                          if (NULL == intf->mem_write[count].write_func)
9D025C94  8C640008   LW A0, 8(V1)
9D025C98  1080FF95   BEQ A0, ZERO, 0x9D025AF0
9D025C9C  00055080   SLL T2, A1, 2
9D025CA0  00051100   SLL V0, A1, 4
9D025CA4  004A5023   SUBU T2, V0, T2
9D025CA8  024A5021   ADDU T2, S2, T2
9D025CAC  2408000C   ADDIU T0, ZERO, 12
9D025CB0  254A0178   ADDIU T2, T2, 376
9D025CBC  8E230020   LW V1, 32(S1)
9D025CC0  00681821   ADDU V1, V1, T0
9D025CC4  8C620008   LW V0, 8(V1)
9D025CC8  1040FF87   BEQ V0, ZERO, 0x9D025AE8
9D025CCC  2508000C   ADDIU T0, T0, 12
225:                             break;
226:                 
227:                          memcpy(&machine->writehandler[num_handlers], &intf->mem_write[count],
9D025CD0  88670003   LWL A3, 3(V1)
9D025CD4  88660007   LWL A2, 7(V1)
9D025CD8  8864000B   LWL A0, 11(V1)
9D025CDC  98670000   LWR A3, 0(V1)
9D025CE0  01481021   ADDU V0, T2, T0
9D025CE4  98660004   LWR A2, 4(V1)
9D025CE8  98640008   LWR A0, 8(V1)
9D025CEC  A8470003   SWL A3, 3(V0)
9D025CF0  B8470000   SWR A3, 0(V0)
9D025CF4  A8460007   SWL A2, 7(V0)
9D025CF8  B8460004   SWR A2, 4(V0)
9D025CFC  A844000B   SWL A0, 11(V0)
228:                                 sizeof(nes6502_memwrite));
229:                       }
230:                    }
231:                 
232:                    /* catch-all for bad writes */
233:                    /* TODO: poof! numbers */
234:                    machine->writehandler[num_handlers].min_range = 0x4018;
9D025AF4  00053880   SLL A3, A1, 2
9D025AF8  00052900   SLL A1, A1, 4
9D025B0C  00A72823   SUBU A1, A1, A3
9D025B1C  02452821   ADDU A1, S2, A1
9D025B34  24074018   ADDIU A3, ZERO, 16408
9D025B38  ACA70184   SW A3, 388(A1)
235:                    machine->writehandler[num_handlers].max_range = 0x5FFF;
9D025B3C  24075FFF   ADDIU A3, ZERO, 24575
9D025B40  ACA70188   SW A3, 392(A1)
236:                    machine->writehandler[num_handlers].write_func = write_protect;
9D025B28  3C069D02   LUI A2, -25342
9D025B2C  24C65268   ADDIU A2, A2, 21096
9D025B44  ACA6018C   SW A2, 396(A1)
237:                    num_handlers++;
238:                    machine->writehandler[num_handlers].min_range = 0x8000;
9D025AFC  00023080   SLL A2, V0, 2
9D025B00  00021100   SLL V0, V0, 4
9D025B10  00461023   SUBU V0, V0, A2
9D025B20  02421021   ADDU V0, S2, V0
9D025B48  34058000   ORI A1, ZERO, -32768
9D025B4C  AC450184   SW A1, 388(V0)
239:                    machine->writehandler[num_handlers].max_range = 0xFFFF;
9D025B50  3405FFFF   ORI A1, ZERO, -1
9D025B54  AC450188   SW A1, 392(V0)
240:                    machine->writehandler[num_handlers].write_func = write_protect;
9D025B58  AC46018C   SW A2, 396(V0)
241:                    num_handlers++;
9D025AF0  24A30002   ADDIU V1, A1, 2
242:                    machine->writehandler[num_handlers].min_range = -1;
9D025B04  00032080   SLL A0, V1, 2
9D025B08  00031900   SLL V1, V1, 4
9D025B14  00641823   SUBU V1, V1, A0
9D025B24  02439021   ADDU S2, S2, V1
9D025B30  2403FFFF   ADDIU V1, ZERO, -1
9D025B5C  AE430184   SW V1, 388(S2)
243:                    machine->writehandler[num_handlers].max_range = -1;
9D025B60  AE430188   SW V1, 392(S2)
244:                    machine->writehandler[num_handlers].write_func = NULL;
245:                    num_handlers++;
246:                    ASSERT(num_handlers <= MAX_MEM_HANDLERS);
247:                 }
248:                 
249:                 /* raise an IRQ */
250:                 void nes_irq(void)
251:                 {
252:                 #ifdef NOFRENDO_DEBUG
253:                 //   if (nes.scanline <= NES_SCREEN_HEIGHT)
254:                 //      memset(nes.vidbuf->line[nes.scanline - 1], GUI_RED, NES_SCREEN_WIDTH);
255:                 #endif /* NOFRENDO_DEBUG */
256:                 
257:                    nes6502_irq();
9D0252A0  0B404467   J nes6502_irq
9D0252A4  00000000   NOP
258:                 }
259:                 
260:                 static uint8 nes_clearfiq(void)
261:                 {
262:                    if (nes.fiq_occurred)
9D025278  3C02A001   LUI V0, -24575
9D02527C  24429F24   ADDIU V0, V0, -24796
9D025280  8C430314   LW V1, 788(V0)
9D025284  10600004   BEQ V1, ZERO, 0x9D025298
9D025288  00000000   NOP
263:                    {
264:                       nes.fiq_occurred = false;
9D02528C  AC400314   SW ZERO, 788(V0)
265:                       return 0x40;
9D025290  03E00008   JR RA
9D025294  24020040   ADDIU V0, ZERO, 64
266:                    }
267:                 
268:                    return 0;
269:                 }
9D025298  03E00008   JR RA
9D02529C  00001021   ADDU V0, ZERO, ZERO
270:                 
271:                 void nes_setfiq(uint8 value)
272:                 {
273:                    nes.fiq_state = value;
9D0253D8  3C02A001   LUI V0, -24575
9D0253DC  24429F24   ADDIU V0, V0, -24796
9D0253E0  A0440318   SB A0, 792(V0)
274:                    nes.fiq_cycles = (int) NES_FIQ_PERIOD;
9D0253E4  24037485   ADDIU V1, ZERO, 29829
9D0253E8  03E00008   JR RA
9D0253EC  AC43031C   SW V1, 796(V0)
275:                 }
276:                 
277:                 static void nes_checkfiq(int cycles)
278:                 {
279:                    nes.fiq_cycles -= cycles;
9D02546C  AE11031C   SW S1, 796(S0)
9D0254F8  8E03031C   LW V1, 796(S0)
9D0254FC  00718823   SUBU S1, V1, S1
9D0255A4  8E03031C   LW V1, 796(S0)
9D0255A8  00718823   SUBU S1, V1, S1
9D0255B4  AE11031C   SW S1, 796(S0)
280:                    if (nes.fiq_cycles <= 0)
9D025500  1E20FFDA   BGTZ S1, .LBB16
9D025504  AE020324   SW V0, 804(S0)
9D0255AC  1A20000B   BLEZ S1, 0x9D0255DC
9D0255B0  AE020324   SW V0, 804(S0)
281:                    {
282:                       nes.fiq_cycles += (int) NES_FIQ_PERIOD;
9D02550C  26317485   ADDIU S1, S1, 29829
9D0255E0  26317485   ADDIU S1, S1, 29829
283:                       if (0 == (nes.fiq_state & 0xC0))
9D025508  92020318   LBU V0, 792(S0)
9D025510  304200C0   ANDI V0, V0, 192
9D025514  1440FFD6   BNE V0, ZERO, 0x9D025470
9D025518  AE11031C   SW S1, 796(S0)
9D0255DC  92020318   LBU V0, 792(S0)
9D0255E4  304200C0   ANDI V0, V0, 192
9D0255E8  1440FFF3   BNE V0, ZERO, 0x9D0255B8
9D0255EC  AE11031C   SW S1, 796(S0)
284:                       {
285:                          nes.fiq_occurred = true;
9D02551C  24020001   ADDIU V0, ZERO, 1
9D0255F0  24020001   ADDIU V0, ZERO, 1
286:                          nes6502_irq();
9D025520  0F404467   JAL nes6502_irq
9D025524  AE020314   SW V0, 788(S0)
9D0255F4  0F404467   JAL nes6502_irq
9D0255F8  AE020314   SW V0, 788(S0)
287:                       }
288:                    }
289:                 }
290:                 
291:                 void nes_nmi(void)
292:                 {
293:                    nes6502_nmi();
9D0253F0  0B404431   J nes6502_nmi
9D0253F4  00000000   NOP
294:                 }
295:                 
296:                 static void nes_renderframe(bool draw_flag)
297:                 {
298:                    int elapsed_cycles;
299:                    mapintf_t *mapintf = nes.mmc->intf;
9D025450  8E03030C   LW V1, 780(S0)
300:                    int in_vblank = 0;
9D025458  0000B021   ADDU S6, ZERO, ZERO
301:                 
302:                    while (262 != nes.scanline)
9D025448  24130106   ADDIU S3, ZERO, 262
9D025454  8E020320   LW V0, 800(S0)
9D02545C  1453000A   BNE V0, S3, 0x9D025488
9D025460  8C720000   LW S2, 0(V1)
9D025480  1053002F   BEQ V0, S3, 0x9D025540
9D025484  AE020320   SW V0, 800(S0)
9D025538  1453FFD3   BNE V0, S3, 0x9D025488
9D02553C  AE020320   SW V0, 800(S0)
303:                    {
304:                 //      ppu_scanline(nes.vidbuf, nes.scanline, draw_flag);
305:                 		ppu_scanline(vid_getbuffer(), nes.scanline, draw_flag);
9D025488  0F40B82F   JAL vid_getbuffer
9D02548C  00000000   NOP
9D025490  00402021   ADDU A0, V0, ZERO
9D025494  8E050320   LW A1, 800(S0)
9D025498  0F4071B4   JAL ppu_scanline
9D02549C  24060001   ADDIU A2, ZERO, 1
306:                 
307:                       if (241 == nes.scanline)
9D02544C  241400F1   ADDIU S4, ZERO, 241
9D0254A0  8E020320   LW V0, 800(S0)
9D0254A4  10540037   BEQ V0, S4, 0x9D025584
9D0254A8  00000000   NOP
308:                       {
309:                          /* 7-9 cycle delay between when VINT flag goes up and NMI is taken */
310:                          elapsed_cycles = nes6502_execute(7);
9D025584  0F40011C   JAL nes6502_execute
9D025588  24040007   ADDIU A0, ZERO, 7
9D02558C  00408821   ADDU S1, V0, ZERO
311:                          nes.scanline_cycles -= elapsed_cycles;
9D025590  0F40D8FF   JAL sitofp
9D025594  00402021   ADDU A0, V0, ZERO
9D025598  8E040324   LW A0, 804(S0)
9D02559C  0F40C3F8   JAL __subsf3
9D0255A0  00402821   ADDU A1, V0, ZERO
312:                          nes_checkfiq(elapsed_cycles);
313:                 
314:                          ppu_checknmi();
9D0255B8  0F4071AC   JAL ppu_checknmi
9D0255BC  00000000   NOP
9D0255FC  0F4071AC   JAL ppu_checknmi
9D025600  00000000   NOP
315:                 
316:                          if (mapintf->vblank)
9D0255C0  8E42000C   LW V0, 12(S2)
9D0255C4  5040FFB9   BEQL V0, ZERO, 0x9D0254AC
9D0255C8  24160001   ADDIU S6, ZERO, 1
9D025604  8E42000C   LW V0, 12(S2)
9D025608  1440FFF0   BNE V0, ZERO, 0x9D0255CC
9D02560C  00000000   NOP
317:                             mapintf->vblank();
9D0255CC  0040F809   JALR V0
9D0255D0  24160001   ADDIU S6, ZERO, 1
318:                          in_vblank = 1;
9D025610  0B40952B   J 0x9D0254AC
9D025614  24160001   ADDIU S6, ZERO, 1
319:                       } 
320:                 
321:                       if (mapintf->hblank)
9D0254AC  8E420010   LW V0, 16(S2)
9D0254B0  50400004   BEQL V0, ZERO, 0x9D0254C4
9D0254B4  8E040324   LW A0, 804(S0)
9D0255D4  0B40952C   J 0x9D0254B0
9D0255D8  8E420010   LW V0, 16(S2)
322:                          mapintf->hblank(in_vblank);
9D0254B8  0040F809   JALR V0
9D0254BC  02C02021   ADDU A0, S6, ZERO
323:                 
324:                       nes.scanline_cycles += (float) NES_SCANLINE_CYCLES;
9D025444  8C556D9C   LW S5, 28060(V0)
9D0254C0  8E040324   LW A0, 804(S0)
9D0254C4  0F40C3FA   JAL fpadd
9D0254C8  02A02821   ADDU A1, S5, ZERO
325:                       elapsed_cycles = nes6502_execute((int) nes.scanline_cycles);
9D0254CC  00402021   ADDU A0, V0, ZERO
9D0254D0  0F40D798   JAL __fixsfsi
9D0254D4  AE020324   SW V0, 804(S0)
9D0254D8  0F40011C   JAL nes6502_execute
9D0254DC  00402021   ADDU A0, V0, ZERO
9D0254E0  00408821   ADDU S1, V0, ZERO
326:                       nes.scanline_cycles -= (float) elapsed_cycles;
9D0254E4  0F40D8FF   JAL sitofp
9D0254E8  00402021   ADDU A0, V0, ZERO
9D0254EC  8E040324   LW A0, 804(S0)
9D0254F0  0F40C3F8   JAL __subsf3
9D0254F4  00402821   ADDU A1, V0, ZERO
327:                       nes_checkfiq(elapsed_cycles);
328:                 
329:                       ppu_endscanline(nes.scanline);
9D025470  0F407183   JAL ppu_endscanline
9D025474  8E040320   LW A0, 800(S0)
9D025528  0F407183   JAL ppu_endscanline
9D02552C  8E040320   LW A0, 800(S0)
330:                       nes.scanline++; 
9D025478  8E020320   LW V0, 800(S0)
9D02547C  24420001   ADDIU V0, V0, 1
9D025530  8E020320   LW V0, 800(S0)
9D025534  24420001   ADDIU V0, V0, 1
331:                    }
332:                 
333:                    nes.scanline = 0;
9D025464  0B409551   J .LBB28
9D025468  AE000320   SW ZERO, 800(S0)
9D025540  AE000320   SW ZERO, 800(S0)
334:                 }
335:                 
336:                 extern bitmap_t *primary_buffer;
337:                 
338:                 static void system_video(bool draw)
339:                 {
340:                    /* TODO: hack */
341:                 //   if (false == draw)
342:                 //   {
343:                 //      //gui_frame(false);
344:                 //      return;
345:                 //   }
346:                 
347:                    /* blit the NES screen to our video surface */
348:                 //   vid_blit(nes.vidbuf, 0, (NES_SCREEN_HEIGHT - NES_VISIBLE_HEIGHT) / 2,
349:                 //            0, 0, NES_SCREEN_WIDTH, NES_VISIBLE_HEIGHT);
350:                 
351:                    /* overlay our GUI on top of it */
352:                    //gui_frame(true);
353:                 
354:                    /* blit to screen */
355:                    //vid_flush();
356:                     //tft_writebuf((const uint8_t **)primary_buffer->line);
357:                     tft_writebuf(primary_buffer->data);
9D025544  8F828164   LW V0, -32412(GP)
358:                 
359:                    /* grab input */
360:                    //osd_getinput();
361:                 }
362:                 
363:                 /* main emulation loop */
364:                 void nes_emulate(void)
365:                 {
9D0253F8  27BDFFD0   ADDIU SP, SP, -48
9D0253FC  AFBF002C   SW RA, 44(SP)
9D025400  AFB60028   SW S6, 40(SP)
9D025404  AFB50024   SW S5, 36(SP)
9D025408  AFB40020   SW S4, 32(SP)
9D02540C  AFB3001C   SW S3, 28(SP)
9D025410  AFB20018   SW S2, 24(SP)
9D025414  AFB10014   SW S1, 20(SP)
9D025418  AFB00010   SW S0, 16(SP)
366:                    int last_ticks, frames_to_render;
367:                 
368:                    //osd_setsound(nes.apu->process);
369:                 
370:                    last_ticks = nofrendo_ticks;
9D025428  8F8381B0   LW V1, -32336(GP)
371:                    frames_to_render = 0;
372:                    nes.scanline_cycles = 0;
9D02541C  3C10A001   LUI S0, -24575
9D025420  26109F24   ADDIU S0, S0, -24796
9D02542C  00001821   ADDU V1, ZERO, ZERO
9D025430  AE030324   SW V1, 804(S0)
373:                    nes.fiq_cycles = (int) NES_FIQ_PERIOD;
9D025434  24037485   ADDIU V1, ZERO, 29829
374:                 
375:                    while (false == nes.poweroff)
9D025424  8E02032C   LW V0, 812(S0)
9D025438  14400048   BNE V0, ZERO, 0x9D02555C
9D02543C  AE03031C   SW V1, 796(S0)
9D025440  3C029D03   LUI V0, -25341
9D025550  8E02032C   LW V0, 812(S0)
9D025554  5040FFBF   BEQL V0, ZERO, 0x9D025454
9D025558  8E03030C   LW V1, 780(S0)
376:                    {
377:                        nes_renderframe(true);
378:                        system_video(true);
379:                        
380:                 //      if (nofrendo_ticks != last_ticks)
381:                 //      {
382:                 //         int tick_diff = nofrendo_ticks - last_ticks;
383:                 //
384:                 //         frames_to_render += tick_diff;
385:                 //         gui_tick(tick_diff);
386:                 //         last_ticks = nofrendo_ticks;
387:                 //      }
388:                 
389:                 //      if (true == nes.pause)
390:                 //      {
391:                 //         /* TODO: dim the screen, and pause/silence the apu */
392:                 //         system_video(true);
393:                 //         frames_to_render = 0;
394:                 //      }
395:                 //      else if (frames_to_render > 1)
396:                 //      {
397:                 //         frames_to_render--;
398:                 //         nes_renderframe(true);
399:                 //         system_video(true);
400:                 //      }
401:                 //      else if ((1 == frames_to_render && true == nes.autoframeskip)
402:                 //               || false == nes.autoframeskip)
403:                 //      {
404:                 //         frames_to_render = 0;
405:                 //         nes_renderframe(true);
406:                 //         system_video(true);
407:                 //      }
408:                    }
409:                 }
9D02555C  8FBF002C   LW RA, 44(SP)
9D025560  8FB60028   LW S6, 40(SP)
9D025564  8FB50024   LW S5, 36(SP)
9D025568  8FB40020   LW S4, 32(SP)
9D02556C  8FB3001C   LW S3, 28(SP)
9D025570  8FB20018   LW S2, 24(SP)
9D025574  8FB10014   LW S1, 20(SP)
9D025578  8FB00010   LW S0, 16(SP)
9D02557C  03E00008   JR RA
9D025580  27BD0030   ADDIU SP, SP, 48
9D025584  0F40011C   JAL nes6502_execute
9D025588  24040007   ADDIU A0, ZERO, 7
9D02558C  00408821   ADDU S1, V0, ZERO
9D025590  0F40D8FF   JAL sitofp
9D025594  00402021   ADDU A0, V0, ZERO
9D025598  8E040324   LW A0, 804(S0)
9D02559C  0F40C3F8   JAL __subsf3
9D0255A0  00402821   ADDU A1, V0, ZERO
9D0255A4  8E03031C   LW V1, 796(S0)
9D0255A8  00718823   SUBU S1, V1, S1
9D0255AC  1A20000B   BLEZ S1, 0x9D0255DC
9D0255B0  AE020324   SW V0, 804(S0)
9D0255B4  AE11031C   SW S1, 796(S0)
9D0255B8  0F4071AC   JAL ppu_checknmi
9D0255BC  00000000   NOP
9D0255C0  8E42000C   LW V0, 12(S2)
9D0255C4  5040FFB9   BEQL V0, ZERO, 0x9D0254AC
9D0255C8  24160001   ADDIU S6, ZERO, 1
9D0255CC  0040F809   JALR V0
9D0255D0  24160001   ADDIU S6, ZERO, 1
9D0255D4  0B40952C   J 0x9D0254B0
9D0255D8  8E420010   LW V0, 16(S2)
9D0255DC  92020318   LBU V0, 792(S0)
9D0255E0  26317485   ADDIU S1, S1, 29829
9D0255E4  304200C0   ANDI V0, V0, 192
9D0255E8  1440FFF3   BNE V0, ZERO, 0x9D0255B8
9D0255EC  AE11031C   SW S1, 796(S0)
9D0255F0  24020001   ADDIU V0, ZERO, 1
9D0255F4  0F404467   JAL nes6502_irq
9D0255F8  AE020314   SW V0, 788(S0)
9D0255FC  0F4071AC   JAL ppu_checknmi
9D025600  00000000   NOP
9D025604  8E42000C   LW V0, 12(S2)
9D025608  1440FFF0   BNE V0, ZERO, 0x9D0255CC
9D02560C  00000000   NOP
9D025610  0B40952B   J 0x9D0254AC
9D025614  24160001   ADDIU S6, ZERO, 1
410:                 
411:                 static void mem_trash(uint8 *buffer, int length)
412:                 {
413:                    int i;
414:                 
415:                    for (i = 0; i < length; i++)
9D0256C0  1A200007   BLEZ S1, .LBE35, .LBE34
9D0256D8  1611FFFB   BNE S0, S1, 0x9D0256C8
9D025BF8  1A200007   BLEZ S1, .LBE66, .LBE65
9D025C10  1611FFFB   BNE S0, S1, 0x9D025C00
416:                       buffer[i] = (uint8) rand();
9D0256C8  0F40D98A   JAL rand
9D025C00  0F40D98A   JAL rand
9D025C04  00000000   NOP
9D025C08  A2020000   SB V0, 0(S0)
9D025C0C  26100001   ADDIU S0, S0, 1
9D025C10  1611FFFB   BNE S0, S1, 0x9D025C00
9D025C14  00000000   NOP
417:                 }
418:                 
419:                 /* Reset NES hardware */
420:                 void nes_reset(int reset_type)
421:                 {
9D025618  27BDFFD8   ADDIU SP, SP, -40
9D02561C  AFBF0024   SW RA, 36(SP)
9D025620  AFB20020   SW S2, 32(SP)
9D025624  AFB1001C   SW S1, 28(SP)
422:                    if (HARD_RESET == reset_type)
9D025628  24020001   ADDIU V0, ZERO, 1
9D02562C  10820017   BEQ A0, V0, .LVL67
9D025630  AFB00018   SW S0, 24(SP)
423:                    {
424:                       memset(nes.cpu->mem_page[0], 0, NES_RAMSIZE);
9D02568C  3C12A001   LUI S2, -24575
9D025690  8E429F24   LW V0, -24796(S2)
9D025694  00002821   ADDU A1, ZERO, ZERO
9D025698  24060800   ADDIU A2, ZERO, 2048
9D02569C  8C440000   LW A0, 0(V0)
9D0256A0  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D0256A4  26529F24   ADDIU S2, S2, -24796
9D025BC8  00002821   ADDU A1, ZERO, ZERO
9D025BCC  24060800   ADDIU A2, ZERO, 2048
9D025BD4  8C829F24   LW V0, -24796(A0)
9D025BD8  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D025BDC  8C440000   LW A0, 0(V0)
425:                       if (nes.rominfo->vram)
9D0256A8  8E420310   LW V0, 784(S2)
9D0256AC  8C50000C   LW S0, 12(V0)
9D0256B0  1200000B   BEQ S0, ZERO, .LBE35, .LBE34
9D0256B4  00000000   NOP
9D025BE0  8E420310   LW V0, 784(S2)
9D025BE4  8C50000C   LW S0, 12(V0)
9D025BE8  1200000B   BEQ S0, ZERO, .LBE66, .LBE65
9D025BEC  00000000   NOP
426:                          mem_trash(nes.rominfo->vram, 0x2000 * nes.rominfo->vram_banks);
9D0256B8  8C51001C   LW S1, 28(V0)
9D0256BC  00118B40   SLL S1, S1, 13
9D025BF0  8C51001C   LW S1, 28(V0)
9D025BF4  00118B40   SLL S1, S1, 13
427:                    }
428:                 
429:                    apu_reset();
9D025634  0F407AC3   JAL apu_reset
9D025638  AFA40010   SW A0, 16(SP)
9D0256E0  0F407AC3   JAL apu_reset
9D0256E4  00000000   NOP
9D025C18  0F407AC3   JAL apu_reset
9D025C1C  00000000   NOP
430:                    ppu_reset(reset_type);
9D02563C  0F406E80   JAL ppu_reset
9D025640  8FA40010   LW A0, 16(SP)
9D0256E8  0F406E80   JAL ppu_reset
9D0256EC  24040001   ADDIU A0, ZERO, 1
9D025C20  0F406E80   JAL ppu_reset
9D025C24  24040001   ADDIU A0, ZERO, 1
431:                    mmc_reset();
9D025644  0F40B038   JAL mmc_reset
9D025648  00000000   NOP
9D0256F0  0F40B038   JAL mmc_reset
9D0256F4  00000000   NOP
9D025C28  0F40B038   JAL mmc_reset
9D025C2C  00000000   NOP
432:                    nes6502_reset();
9D02564C  0F404421   JAL nes6502_reset
9D025650  00000000   NOP
9D0256F8  0F404421   JAL nes6502_reset
9D0256FC  00000000   NOP
9D025C30  0F404421   JAL nes6502_reset
9D025C34  00000000   NOP
433:                 
434:                    nes.scanline = 241;
9D025654  240300F1   ADDIU V1, ZERO, 241
9D025658  3C02A001   LUI V0, -24575
9D02565C  AC43A244   SW V1, -23996(V0)
9D025700  240200F1   ADDIU V0, ZERO, 241
9D025704  AE420320   SW V0, 800(S2)
9D025C4C  240200F1   ADDIU V0, ZERO, 241
435:                 
436:                    gui_sendmsg(GUI_GREEN, "NES %s", 
9D025660  3C069D03   LUI A2, -25341
9D025664  24C66D8C   ADDIU A2, A2, 28044
9D025668  240400C6   ADDIU A0, ZERO, 198
9D02566C  3C059D03   LUI A1, -25341
9D025670  24A56D94   ADDIU A1, A1, 28052
9D025684  0B408C43   J gui_sendmsg
9D025688  27BD0028   ADDIU SP, SP, 40
9D025708  3C069D03   LUI A2, -25341
9D02570C  24C66D80   ADDIU A2, A2, 28032
9D025710  240400C6   ADDIU A0, ZERO, 198
9D025714  3C059D03   LUI A1, -25341
9D025718  24A56D94   ADDIU A1, A1, 28052
9D02572C  0B408C43   J gui_sendmsg
9D025730  27BD0028   ADDIU SP, SP, 40
9D025C38  240400C6   ADDIU A0, ZERO, 198
9D025C3C  3C059D03   LUI A1, -25341
9D025C40  24A56D94   ADDIU A1, A1, 28052
9D025C44  3C069D03   LUI A2, -25341
9D025C48  24C66D80   ADDIU A2, A2, 28032
9D025C50  0F408C43   JAL gui_sendmsg
9D025C54  AE420320   SW V0, 800(S2)
437:                                (HARD_RESET == reset_type) ? "powered on" : "reset");
438:                 }
9D025674  8FBF0024   LW RA, 36(SP)
9D025678  8FB20020   LW S2, 32(SP)
9D02567C  8FB1001C   LW S1, 28(SP)
9D025680  8FB00018   LW S0, 24(SP)
9D02571C  8FBF0024   LW RA, 36(SP)
9D025720  8FB20020   LW S2, 32(SP)
9D025724  8FB1001C   LW S1, 28(SP)
9D025728  8FB00018   LW S0, 24(SP)
9D02572C  0B408C43   J gui_sendmsg
9D025730  27BD0028   ADDIU SP, SP, 40
439:                 
440:                 void nes_destroy(nes_t **machine)
441:                 {
9D025734  27BDFFE8   ADDIU SP, SP, -24
9D025738  AFBF0014   SW RA, 20(SP)
9D02573C  AFB00010   SW S0, 16(SP)
9D025740  00808021   ADDU S0, A0, ZERO
442:                    if (*machine)
9D025744  8C840000   LW A0, 0(A0)
9D025748  1080001C   BEQ A0, ZERO, 0x9D0257BC
9D02574C  8FBF0014   LW RA, 20(SP)
443:                    {
444:                       rom_free(&(*machine)->rominfo);
9D025750  0F40AA29   JAL rom_free
9D025754  24840310   ADDIU A0, A0, 784
9D025DC4  0F40AA29   JAL rom_free
9D025F50  0F40AA29   JAL rom_free
445:                       mmc_destroy(&(*machine)->mmc);
9D025758  8E040000   LW A0, 0(S0)
9D02575C  0F40B098   JAL mmc_destroy
9D025760  2484030C   ADDIU A0, A0, 780
9D025DCC  8FA4002C   LW A0, 44(SP)
9D025F58  8FA40018   LW A0, 24(SP)
446:                       ppu_destroy(&(*machine)->ppu);
9D025764  8E040000   LW A0, 0(S0)
9D025768  0F406E07   JAL ppu_destroy
9D02576C  24840304   ADDIU A0, A0, 772
9D025DD8  8FA4002C   LW A0, 44(SP)
9D025F64  8FA40018   LW A0, 24(SP)
447:                       apu_destroy(&(*machine)->apu);
9D025770  8E040000   LW A0, 0(S0)
9D025774  0F407D52   JAL apu_destroy
9D025778  24840308   ADDIU A0, A0, 776
9D025DE4  8FA4002C   LW A0, 44(SP)
9D025F70  8FA40018   LW A0, 24(SP)
448:                 //      bmp_destroy(&(*machine)->vidbuf);
449:                       if ((*machine)->cpu)
9D02577C  8E040000   LW A0, 0(S0)
9D025780  8C820000   LW V0, 0(A0)
9D025784  10400009   BEQ V0, ZERO, .LVL85
9D025788  00000000   NOP
9D025DF0  8FA2002C   LW V0, 44(SP)
9D025F7C  8FA40018   LW A0, 24(SP)
450:                       {
451:                          if ((*machine)->cpu->mem_page[0])
9D02578C  8C430000   LW V1, 0(V0)
9D025790  10600004   BEQ V1, ZERO, 0x9D0257A4
9D025794  00000000   NOP
9D025E00  8C830000   LW V1, 0(A0)
9D025F8C  8C430000   LW V1, 0(V0)
452:                             free((*machine)->cpu->mem_page[0]);
9D025798  0F40CB6E   JAL _my_free
9D02579C  00402021   ADDU A0, V0, ZERO
9D0257A0  8E040000   LW A0, 0(S0)
9D025E0C  0F40CB6E   JAL _my_free
9D025F98  0F40CB6E   JAL _my_free
453:                          free((*machine)->cpu);
9D0257A4  0F40CB6E   JAL _my_free
9D0257A8  00000000   NOP
9D025E18  0F40CB6E   JAL _my_free
9D025FA4  0F40CB6E   JAL _my_free
454:                       }
455:                 
456:                       free(*machine);
9D0257AC  0F40CB6E   JAL _my_free
9D0257B0  02002021   ADDU A0, S0, ZERO
9D025E20  0F40CB6E   JAL _my_free
9D025FAC  0F40CB6E   JAL _my_free
9D025FB0  27A40018   ADDIU A0, SP, 24
457:                       *machine = NULL;
9D0257B4  AE000000   SW ZERO, 0(S0)
458:                    }
459:                 }
9D0257B8  8FBF0014   LW RA, 20(SP)
9D0257BC  8FB00010   LW S0, 16(SP)
9D0257C0  03E00008   JR RA
9D0257C4  27BD0018   ADDIU SP, SP, 24
460:                 
461:                 void nes_poweroff(void)
462:                 {
463:                    nes.poweroff = true;
9D0257C8  24030001   ADDIU V1, ZERO, 1
9D0257CC  3C02A001   LUI V0, -24575
9D0257D0  03E00008   JR RA
9D0257D4  AC43A250   SW V1, -23984(V0)
464:                 }
465:                 
466:                 void nes_togglepause(void)
467:                 {
468:                    nes.pause ^= true;
9D0257D8  3C02A001   LUI V0, -24575
9D0257DC  24429F24   ADDIU V0, V0, -24796
9D0257E0  8C430330   LW V1, 816(V0)
9D0257E4  38630001   XORI V1, V1, 1
9D0257E8  03E00008   JR RA
9D0257EC  AC430330   SW V1, 816(V0)
469:                 }
470:                 
471:                 /* insert a cart into the NES */
472:                 int nes_insertcart(const char *file_ptr, nes_t *machine)
473:                 {
9D0257F0  27BDFFD8   ADDIU SP, SP, -40
9D0257F4  AFBF0024   SW RA, 36(SP)
9D0257F8  AFB30020   SW S3, 32(SP)
9D0257FC  AFB2001C   SW S2, 28(SP)
9D025800  AFB10018   SW S1, 24(SP)
9D025804  AFB00014   SW S0, 20(SP)
9D025808  00808021   ADDU S0, A0, ZERO
474:                    nes6502_setcontext(machine->cpu);
9D02580C  8CA40000   LW A0, 0(A1)
9D025810  0F400017   JAL nes6502_setcontext
9D025814  AFA5002C   SW A1, 44(SP)
475:                 
476:                    /* rom file */
477:                    machine->rominfo = rom_load(file_ptr);
9D025818  8FB1002C   LW S1, 44(SP)
9D02581C  0F40AA66   JAL rom_load
9D025820  02002021   ADDU A0, S0, ZERO
9D025828  AE220310   SW V0, 784(S1)
478:                    if (NULL == machine->rominfo)
9D025824  8FB0002C   LW S0, 44(SP)
9D02582C  8E040310   LW A0, 784(S0)
9D025830  50800164   BEQL A0, ZERO, .LBB76, .L80
9D025834  02002021   ADDU A0, S0, ZERO
479:                       goto _fail;
480:                 
481:                    /* map cart's SRAM to CPU $6000-$7FFF */
482:                    if (machine->rominfo->sram)
9D025838  8C820008   LW V0, 8(A0)
9D02583C  10400004   BEQ V0, ZERO, 0x9D025850
9D025840  24451000   ADDIU A1, V0, 4096
483:                    {
484:                       machine->cpu->mem_page[6] = machine->rominfo->sram;
9D025844  8E030000   LW V1, 0(S0)
9D025848  AC620018   SW V0, 24(V1)
485:                       machine->cpu->mem_page[7] = machine->rominfo->sram + 0x1000;
9D02584C  AC65001C   SW A1, 28(V1)
486:                    }
487:                 
488:                    /* mapper */
489:                    machine->mmc = mmc_create(machine->rominfo);
9D025850  0F40B09F   JAL mmc_create
9D025854  00000000   NOP
9D02585C  AE02030C   SW V0, 780(S0)
490:                    if (NULL == machine->mmc)
9D025858  8FA3002C   LW V1, 44(SP)
9D025860  8C62030C   LW V0, 780(V1)
9D025864  10400157   BEQ V0, ZERO, .LBB76, .L80
9D025868  00602021   ADDU A0, V1, ZERO
491:                       goto _fail;
492:                 
493:                    /* if there's VRAM, let the PPU know */
494:                    if (NULL != machine->rominfo->vram)
9D02586C  8C640310   LW A0, 784(V1)
9D025870  8C84000C   LW A0, 12(A0)
9D025874  10800003   BEQ A0, ZERO, 0x9D025884
9D025878  24050001   ADDIU A1, ZERO, 1
495:                       machine->ppu->vram_present = true;
9D02587C  8C640304   LW A0, 772(V1)
9D025880  AC851DB0   SW A1, 7600(A0)
496:                    
497:                    apu_setext(machine->apu, machine->mmc->intf->sound_ext);
9D025884  8C420000   LW V0, 0(V0)
9D025888  8C640308   LW A0, 776(V1)
9D02588C  0F407D67   JAL apu_setext
9D025890  8C450024   LW A1, 36(V0)
498:                    
499:                    build_address_handlers(machine);
9D025894  8FB2002C   LW S2, 44(SP)
500:                 
501:                    nes_setcontext(machine);
9D025AEC  8FB0002C   LW S0, 44(SP)
502:                 
503:                    nes_reset(HARD_RESET);
504:                    return 0;
9D025C58  00001021   ADDU V0, ZERO, ZERO
505:                 
506:                 _fail:
507:                    nes_destroy(&machine);
508:                    return -1;
9D025E28  0B409717   J 0x9D025C5C
9D025E2C  2402FFFF   ADDIU V0, ZERO, -1
509:                 }
9D025C5C  8FBF0024   LW RA, 36(SP)
9D025C60  8FB30020   LW S3, 32(SP)
9D025C64  8FB2001C   LW S2, 28(SP)
9D025C68  8FB10018   LW S1, 24(SP)
9D025C6C  8FB00014   LW S0, 20(SP)
9D025C70  03E00008   JR RA
9D025C74  27BD0028   ADDIU SP, SP, 40
9D025C78  24A20001   ADDIU V0, A1, 1
9D025C7C  8E230020   LW V1, 32(S1)
9D025C80  1060FF9B   BEQ V1, ZERO, 0x9D025AF0
9D025C84  8FB0002C   LW S0, 44(SP)
9D025C88  28A40020   SLTI A0, A1, 32
9D025C8C  5080FF99   BEQL A0, ZERO, 0x9D025AF4
9D025C90  24A30002   ADDIU V1, A1, 2
9D025C94  8C640008   LW A0, 8(V1)
9D025C98  1080FF95   BEQ A0, ZERO, 0x9D025AF0
9D025C9C  00055080   SLL T2, A1, 2
9D025CA0  00051100   SLL V0, A1, 4
9D025CA4  004A5023   SUBU T2, V0, T2
9D025CA8  024A5021   ADDU T2, S2, T2
9D025CAC  2408000C   ADDIU T0, ZERO, 12
9D025CB0  254A0178   ADDIU T2, T2, 376
9D025CB4  0B409734   J 0x9D025CD0
9D025CB8  24090020   ADDIU T1, ZERO, 32
9D025CBC  8E230020   LW V1, 32(S1)
9D025CC0  00681821   ADDU V1, V1, T0
9D025CC4  8C620008   LW V0, 8(V1)
9D025CC8  1040FF87   BEQ V0, ZERO, 0x9D025AE8
9D025CCC  2508000C   ADDIU T0, T0, 12
9D025CD0  88670003   LWL A3, 3(V1)
9D025CD4  88660007   LWL A2, 7(V1)
9D025CD8  8864000B   LWL A0, 11(V1)
9D025CDC  98670000   LWR A3, 0(V1)
9D025CE0  01481021   ADDU V0, T2, T0
9D025CE4  98660004   LWR A2, 4(V1)
9D025CE8  98640008   LWR A0, 8(V1)
9D025CEC  A8470003   SWL A3, 3(V0)
9D025CF0  B8470000   SWR A3, 0(V0)
9D025CF4  A8460007   SWL A2, 7(V0)
9D025CF8  B8460004   SWR A2, 4(V0)
9D025CFC  A844000B   SWL A0, 11(V0)
9D025D00  24A50001   ADDIU A1, A1, 1
9D025D04  14A9FFED   BNE A1, T1, 0x9D025CBC
9D025D08  B8440008   SWR A0, 8(V0)
9D025D0C  0B4096BB   J 0x9D025AEC
9D025D10  24020021   ADDIU V0, ZERO, 33
9D025D14  24A40001   ADDIU A0, A1, 1
9D025D18  8E23001C   LW V1, 28(S1)
9D025D1C  1060FF25   BEQ V1, ZERO, 0x9D0259B4
9D025D20  28A20020   SLTI V0, A1, 32
9D025D24  1040FF24   BEQ V0, ZERO, 0x9D0259B8
9D025D28  3C02A001   LUI V0, -24575
9D025D2C  8C620008   LW V0, 8(V1)
9D025D30  1040FF20   BEQ V0, ZERO, 0x9D0259B4
9D025D34  00055080   SLL T2, A1, 2
9D025D38  00051100   SLL V0, A1, 4
9D025D3C  004A5023   SUBU T2, V0, T2
9D025D40  024A5021   ADDU T2, S2, T2
9D025D44  2408000C   ADDIU T0, ZERO, 12
9D025D48  254AFFF8   ADDIU T2, T2, -8
9D025D4C  0B40975A   J 0x9D025D68
9D025D50  24090020   ADDIU T1, ZERO, 32
9D025D54  8E23001C   LW V1, 28(S1)
9D025D58  00681821   ADDU V1, V1, T0
9D025D5C  8C620008   LW V0, 8(V1)
9D025D60  1040FF13   BEQ V0, ZERO, 0x9D0259B0
9D025D64  2508000C   ADDIU T0, T0, 12
9D025D68  88670003   LWL A3, 3(V1)
9D025D6C  88660007   LWL A2, 7(V1)
9D025D70  8864000B   LWL A0, 11(V1)
9D025D74  98670000   LWR A3, 0(V1)
9D025D78  01481021   ADDU V0, T2, T0
9D025D7C  98660004   LWR A2, 4(V1)
9D025D80  98640008   LWR A0, 8(V1)
9D025D84  A8470003   SWL A3, 3(V0)
9D025D88  B8470000   SWR A3, 0(V0)
9D025D8C  A8460007   SWL A2, 7(V0)
9D025D90  B8460004   SWR A2, 4(V0)
9D025D94  A844000B   SWL A0, 11(V0)
9D025D98  24A50001   ADDIU A1, A1, 1
9D025D9C  14A9FFED   BNE A1, T1, 0x9D025D54
9D025DA0  B8440008   SWR A0, 8(V0)
9D025DA4  0B40966D   J 0x9D0259B4
9D025DA8  24040021   ADDIU A0, ZERO, 33
9D025DAC  24020001   ADDIU V0, ZERO, 1
9D025DB0  0B409698   J 0x9D025A60
9D025DB4  00002821   ADDU A1, ZERO, ZERO
9D025DB8  24040001   ADDIU A0, ZERO, 1
9D025DBC  0B40964A   J 0x9D025928
9D025DC0  00002821   ADDU A1, ZERO, ZERO
9D025DC4  0F40AA29   JAL rom_free
9D025DC8  24840310   ADDIU A0, A0, 784
9D025DCC  8FA4002C   LW A0, 44(SP)
9D025DD0  0F40B098   JAL mmc_destroy
9D025DD4  2484030C   ADDIU A0, A0, 780
9D025DD8  8FA4002C   LW A0, 44(SP)
9D025DDC  0F406E07   JAL ppu_destroy
9D025DE0  24840304   ADDIU A0, A0, 772
9D025DE4  8FA4002C   LW A0, 44(SP)
9D025DE8  0F407D52   JAL apu_destroy
9D025DEC  24840308   ADDIU A0, A0, 776
9D025DF0  8FA2002C   LW V0, 44(SP)
9D025DF4  8C440000   LW A0, 0(V0)
9D025DF8  10800009   BEQ A0, ZERO, .LVL157
9D025DFC  00000000   NOP
9D025E00  8C830000   LW V1, 0(A0)
9D025E04  10600004   BEQ V1, ZERO, 0x9D025E18
9D025E08  00000000   NOP
9D025E0C  0F40CB6E   JAL _my_free
9D025E10  00000000   NOP
9D025E14  8FA2002C   LW V0, 44(SP)
9D025E18  0F40CB6E   JAL _my_free
9D025E1C  00402021   ADDU A0, V0, ZERO
9D025E20  0F40CB6E   JAL _my_free
9D025E24  27A4002C   ADDIU A0, SP, 44
9D025E28  0B409717   J 0x9D025C5C
9D025E2C  2402FFFF   ADDIU V0, ZERO, -1
510:                 
511:                 
512:                 /* Initialize NES CPU, hardware, etc. */
513:                 nes_t *nes_create(void)
514:                 {
9D025E30  27BDFFD0   ADDIU SP, SP, -48
9D025E34  AFBF002C   SW RA, 44(SP)
9D025E38  AFB10028   SW S1, 40(SP)
9D025E3C  AFB00024   SW S0, 36(SP)
515:                    nes_t *machine;
516:                    sndinfo_t osd_sound;
517:                    int i;
518:                 
519:                    int sizee = sizeof(nes_t);
520:                    
521:                    machine = malloc(sizee);
9D025E40  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D025E44  24040334   ADDIU A0, ZERO, 820
522:                    if (NULL == machine)
9D025E48  1040003E   BEQ V0, ZERO, 0x9D025F44
9D025E4C  AFA20018   SW V0, 24(SP)
523:                       return NULL;
9D025F44  0B4097CC   J 0x9D025F30
9D025F48  00001021   ADDU V0, ZERO, ZERO
9D025F4C  02202021   ADDU A0, S1, ZERO
524:                 
525:                    memset(machine, 0, sizeof(nes_t));
9D025E50  00402021   ADDU A0, V0, ZERO
9D025E54  00002821   ADDU A1, ZERO, ZERO
9D025E58  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D025E5C  24060334   ADDIU A2, ZERO, 820
526:                 
527:                    /* bitmap */
528:                    /* 8 pixel overdraw */
529:                 //   machine->vidbuf = bmp_create(NES_SCREEN_WIDTH, NES_SCREEN_HEIGHT, 8);
530:                 //   if (NULL == machine->vidbuf)
531:                 //      goto _fail;
532:                 
533:                    machine->autoframeskip = true;
9D025E60  8FB00018   LW S0, 24(SP)
9D025E68  24020001   ADDIU V0, ZERO, 1
534:                 
535:                    /* cpu */
536:                    machine->cpu = malloc(sizeof(nes6502_context));
9D025E64  2404005C   ADDIU A0, ZERO, 92
9D025E6C  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D025E70  AE020328   SW V0, 808(S0)
9D025E78  AE020000   SW V0, 0(S0)
537:                    if (NULL == machine->cpu)
9D025E74  8FA30018   LW V1, 24(SP)
9D025E7C  8C640000   LW A0, 0(V1)
9D025E80  1080004E   BEQ A0, ZERO, 0x9D025FBC
9D025E84  00002821   ADDU A1, ZERO, ZERO
538:                       goto _fail;
539:                 
540:                    memset(machine->cpu, 0, sizeof(nes6502_context));
9D025E88  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D025E8C  2406005C   ADDIU A2, ZERO, 92
541:                    
542:                    /* allocate 2kB RAM */
543:                    machine->cpu->mem_page[0] = malloc(NES_RAMSIZE);
9D025E90  24040800   ADDIU A0, ZERO, 2048
9D025E94  8FA20018   LW V0, 24(SP)
9D025E98  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D025E9C  8C510000   LW S1, 0(V0)
9D025EA4  AE220000   SW V0, 0(S1)
544:                    if (NULL == machine->cpu->mem_page[0])
9D025EA0  8FB00018   LW S0, 24(SP)
9D025EA8  8E110000   LW S1, 0(S0)
9D025EAC  8E220000   LW V0, 0(S1)
9D025EB0  10400044   BEQ V0, ZERO, 0x9D025FC4
9D025EB4  00002821   ADDU A1, ZERO, ZERO
9D025EB8  26240004   ADDIU A0, S1, 4
9D025EBC  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D025EC0  2406003C   ADDIU A2, ZERO, 60
545:                       goto _fail;
546:                 
547:                    /* point all pages at NULL for now */
548:                    for (i = 1; i < NES6502_NUMBANKS; i++)
549:                       machine->cpu->mem_page[i] = NULL;
550:                 
551:                    machine->cpu->read_handler = machine->readhandler;
9D025ECC  26030004   ADDIU V1, S0, 4
9D025ED4  AE230040   SW V1, 64(S1)
552:                    machine->cpu->write_handler = machine->writehandler;
9D025ED0  26020184   ADDIU V0, S0, 388
9D025ED8  AE220044   SW V0, 68(S1)
553:                 
554:                    /* apu */
555:                    //osd_getsoundinfo(&osd_sound);
556:                    machine->apu = apu_create(0, osd_sound.sample_rate, NES_REFRESH_RATE, osd_sound.bps);
9D025EC4  8FA50010   LW A1, 16(SP)
9D025EC8  8FA70014   LW A3, 20(SP)
9D025EDC  00002021   ADDU A0, ZERO, ZERO
9D025EE0  0F407CA4   JAL apu_create
9D025EE4  2406003C   ADDIU A2, ZERO, 60
9D025EEC  AE020308   SW V0, 776(S0)
557:                 
558:                    if (NULL == machine->apu)
9D025EE8  8FB10018   LW S1, 24(SP)
9D025EF0  8E220308   LW V0, 776(S1)
9D025EF4  10400015   BEQ V0, ZERO, 0x9D025F4C
9D025EF8  3C039D02   LUI V1, -25342
559:                       goto _fail;
560:                 
561:                    /* set the IRQ routines */
562:                    machine->apu->irq_callback = nes_irq;
9D025EFC  246352A0   ADDIU V1, V1, 21152
9D025F00  AC430160   SW V1, 352(V0)
563:                    machine->apu->irqclear_callback = nes_clearfiq;
9D025F04  3C039D02   LUI V1, -25342
9D025F08  24635278   ADDIU V1, V1, 21112
564:                 
565:                    /* ppu */
566:                    machine->ppu = ppu_create();
9D025F0C  0F406D6D   JAL ppu_create
9D025F10  AC430164   SW V1, 356(V0)
9D025F18  AE220304   SW V0, 772(S1)
567:                    if (NULL == machine->ppu)
9D025F14  8FA30018   LW V1, 24(SP)
9D025F1C  8C620304   LW V0, 772(V1)
9D025F20  10400026   BEQ V0, ZERO, 0x9D025FBC
9D025F24  00601021   ADDU V0, V1, ZERO
568:                       goto _fail;
569:                 
570:                    machine->poweroff = false;
9D025F28  AC60032C   SW ZERO, 812(V1)
571:                    machine->pause = false;
9D025F2C  AC600330   SW ZERO, 816(V1)
572:                 
573:                    return machine;
574:                 
575:                 _fail:
576:                    nes_destroy(&machine);
577:                    return NULL;
9D025FB4  0B4097CC   J 0x9D025F30
578:                 }
9D025F30  8FBF002C   LW RA, 44(SP)
9D025F34  8FB10028   LW S1, 40(SP)
9D025F38  8FB00024   LW S0, 36(SP)
9D025F3C  03E00008   JR RA
9D025F40  27BD0030   ADDIU SP, SP, 48
9D025F44  0B4097CC   J 0x9D025F30
9D025F48  00001021   ADDU V0, ZERO, ZERO
9D025F4C  02202021   ADDU A0, S1, ZERO
9D025F50  0F40AA29   JAL rom_free
9D025F54  24840310   ADDIU A0, A0, 784
9D025F58  8FA40018   LW A0, 24(SP)
9D025F5C  0F40B098   JAL mmc_destroy
9D025F60  2484030C   ADDIU A0, A0, 780
9D025F64  8FA40018   LW A0, 24(SP)
9D025F68  0F406E07   JAL ppu_destroy
9D025F6C  24840304   ADDIU A0, A0, 772
9D025F70  8FA40018   LW A0, 24(SP)
9D025F74  0F407D52   JAL apu_destroy
9D025F78  24840308   ADDIU A0, A0, 776
9D025F7C  8FA40018   LW A0, 24(SP)
9D025F80  8C820000   LW V0, 0(A0)
9D025F84  10400009   BEQ V0, ZERO, .LVL174
9D025F88  00000000   NOP
9D025F8C  8C430000   LW V1, 0(V0)
9D025F90  10600004   BEQ V1, ZERO, 0x9D025FA4
9D025F94  00000000   NOP
9D025F98  0F40CB6E   JAL _my_free
9D025F9C  00402021   ADDU A0, V0, ZERO
9D025FA0  8FA40018   LW A0, 24(SP)
9D025FA4  0F40CB6E   JAL _my_free
9D025FA8  00000000   NOP
9D025FAC  0F40CB6E   JAL _my_free
9D025FB0  27A40018   ADDIU A0, SP, 24
9D025FB4  0B4097CC   J 0x9D025F30
9D025FB8  00001021   ADDU V0, ZERO, ZERO
9D025FBC  0B4097D4   J .LBB80, .L168
9D025FC0  00602021   ADDU A0, V1, ZERO
9D025FC4  0B4097D4   J .LBB80, .L168
9D025FC8  02002021   ADDU A0, S0, ZERO
579:                 
580:                 /*
581:                 ** $Log: nes.c,v $
582:                 ** Revision 1.2  2001/04/27 14:37:11  neil
583:                 ** wheeee
584:                 **
585:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
586:                 ** initial
587:                 **
588:                 ** Revision 1.18  2000/11/29 12:58:23  matt
589:                 ** timing/fiq fixes
590:                 **
591:                 ** Revision 1.17  2000/11/27 19:36:15  matt
592:                 ** more timing fixes
593:                 **
594:                 ** Revision 1.16  2000/11/26 16:13:13  matt
595:                 ** slight fix (?) to nes_fiq
596:                 **
597:                 ** Revision 1.15  2000/11/26 15:51:13  matt
598:                 ** frame IRQ emulation
599:                 **
600:                 ** Revision 1.14  2000/11/25 20:30:39  matt
601:                 ** scanline emulation simplifications/timing fixes
602:                 **
603:                 ** Revision 1.13  2000/11/25 01:53:42  matt
604:                 ** bool stinks sometimes
605:                 **
606:                 ** Revision 1.12  2000/11/21 13:28:40  matt
607:                 ** take care to zero allocated mem
608:                 **
609:                 ** Revision 1.11  2000/11/20 13:23:32  matt
610:                 ** nofrendo.c now handles timer
611:                 **
612:                 ** Revision 1.10  2000/11/09 14:07:27  matt
613:                 ** state load fixed, state save mostly fixed
614:                 **
615:                 ** Revision 1.9  2000/11/05 22:19:37  matt
616:                 ** pause buglet fixed
617:                 **
618:                 ** Revision 1.8  2000/11/05 06:27:09  matt
619:                 ** thinlib spawns changes
620:                 **
621:                 ** Revision 1.7  2000/10/29 14:36:45  matt
622:                 ** nes_clearframeirq is static
623:                 **
624:                 ** Revision 1.6  2000/10/28 15:20:41  matt
625:                 ** irq callbacks in nes_apu
626:                 **
627:                 ** Revision 1.5  2000/10/27 12:55:58  matt
628:                 ** nes6502 now uses 4kB banks across the boards
629:                 **
630:                 ** Revision 1.4  2000/10/25 13:44:02  matt
631:                 ** no more silly define names
632:                 **
633:                 ** Revision 1.3  2000/10/25 01:23:08  matt
634:                 ** basic system autodetection
635:                 **
636:                 ** Revision 1.2  2000/10/25 00:23:16  matt
637:                 ** makefiles updated for new directory structure
638:                 **
639:                 ** Revision 1.1  2000/10/24 12:20:28  matt
640:                 ** changed directory structure
641:                 **
642:                 ** Revision 1.50  2000/10/23 17:51:09  matt
643:                 ** adding fds support
644:                 **
645:                 ** Revision 1.49  2000/10/23 15:53:08  matt
646:                 ** better system handling
647:                 **
648:                 ** Revision 1.48  2000/10/22 20:02:29  matt
649:                 ** autoframeskip bugfix
650:                 **
651:                 ** Revision 1.47  2000/10/22 19:16:15  matt
652:                 ** more sane timer ISR / autoframeskip
653:                 **
654:                 ** Revision 1.46  2000/10/21 19:26:59  matt
655:                 ** many more cleanups
656:                 **
657:                 ** Revision 1.45  2000/10/17 12:00:56  matt
658:                 ** selectable apu base frequency
659:                 **
660:                 ** Revision 1.44  2000/10/10 13:58:14  matt
661:                 ** stroustrup squeezing his way in the door
662:                 **
663:                 ** Revision 1.43  2000/10/10 13:05:30  matt
664:                 ** Mr. Clean makes a guest appearance
665:                 **
666:                 ** Revision 1.42  2000/10/08 17:53:37  matt
667:                 ** minor accuracy changes
668:                 **
669:                 ** Revision 1.41  2000/09/18 02:09:12  matt
670:                 ** -pedantic is your friend
671:                 **
672:                 ** Revision 1.40  2000/09/15 13:38:39  matt
673:                 ** changes for optimized apu core
674:                 **
675:                 ** Revision 1.39  2000/09/15 04:58:07  matt
676:                 ** simplifying and optimizing APU core
677:                 **
678:                 ** Revision 1.38  2000/09/08 11:57:29  matt
679:                 ** no more nes_fiq
680:                 **
681:                 ** Revision 1.37  2000/08/31 02:39:01  matt
682:                 ** moved dos stuff in here (temp)
683:                 **
684:                 ** Revision 1.36  2000/08/16 02:51:55  matt
685:                 ** random cleanups
686:                 **
687:                 ** Revision 1.35  2000/08/11 02:43:50  matt
688:                 ** moved frame irq stuff out of APU into here
689:                 **
690:                 ** Revision 1.34  2000/08/11 01:42:43  matt
691:                 ** change to OSD sound info interface
692:                 **
693:                 ** Revision 1.33  2000/07/31 04:27:59  matt
694:                 ** one million cleanups
695:                 **
696:                 ** Revision 1.32  2000/07/30 04:32:32  matt
697:                 ** emulation of the NES frame IRQ
698:                 **
699:                 ** Revision 1.31  2000/07/27 04:07:14  matt
700:                 ** cleaned up the neighborhood lawns
701:                 **
702:                 ** Revision 1.30  2000/07/27 03:59:52  neil
703:                 ** pausing tweaks, during fullscreen toggles
704:                 **
705:                 ** Revision 1.29  2000/07/27 03:19:22  matt
706:                 ** just a little cleaner, that's all
707:                 **
708:                 ** Revision 1.28  2000/07/27 02:55:23  matt
709:                 ** nes_emulate went through detox
710:                 **
711:                 ** Revision 1.27  2000/07/27 02:49:18  matt
712:                 ** cleaner flow in nes_emulate
713:                 **
714:                 ** Revision 1.26  2000/07/27 01:17:09  matt
715:                 ** nes_insertrom -> nes_insertcart
716:                 **
717:                 ** Revision 1.25  2000/07/26 21:36:14  neil
718:                 ** Big honkin' change -- see the mailing list
719:                 **
720:                 ** Revision 1.24  2000/07/25 02:25:53  matt
721:                 ** safer xxx_destroy calls
722:                 **
723:                 ** Revision 1.23  2000/07/24 04:32:40  matt
724:                 ** autoframeskip bugfix
725:                 **
726:                 ** Revision 1.22  2000/07/23 15:13:48  matt
727:                 ** apu API change, autoframeskip part of nes_t struct
728:                 **
729:                 ** Revision 1.21  2000/07/21 02:44:41  matt
730:                 ** merged osd_getinput and osd_gethostinput
731:                 **
732:                 ** Revision 1.20  2000/07/17 05:12:55  matt
733:                 ** nes_ppu.c is no longer a scary place to be-- cleaner & faster
734:                 **
735:                 ** Revision 1.19  2000/07/17 01:52:28  matt
736:                 ** made sure last line of all source files is a newline
737:                 **
738:                 ** Revision 1.18  2000/07/15 23:51:23  matt
739:                 ** hack for certain filthy NES titles
740:                 **
741:                 ** Revision 1.17  2000/07/11 04:31:54  matt
742:                 ** less magic number nastiness for screen dimensions
743:                 **
744:                 ** Revision 1.16  2000/07/11 02:38:25  matt
745:                 ** encapsulated memory address handlers into nes/nsf
746:                 **
747:                 ** Revision 1.15  2000/07/10 13:50:49  matt
748:                 ** added function nes_irq()
749:                 **
750:                 ** Revision 1.14  2000/07/10 05:27:55  matt
751:                 ** cleaned up mapper-specific callbacks
752:                 **
753:                 ** Revision 1.13  2000/07/09 03:43:26  matt
754:                 ** minor changes to gui handling
755:                 **
756:                 ** Revision 1.12  2000/07/06 16:42:23  matt
757:                 ** updated for new video driver
758:                 **
759:                 ** Revision 1.11  2000/07/05 19:57:36  neil
760:                 ** __GNUC -> __DJGPP in nes.c
761:                 **
762:                 ** Revision 1.10  2000/07/05 12:23:03  matt
763:                 ** removed unnecessary references
764:                 **
765:                 ** Revision 1.9  2000/07/04 23:12:34  matt
766:                 ** memory protection handlers
767:                 **
768:                 ** Revision 1.8  2000/07/04 04:58:29  matt
769:                 ** dynamic memory range handlers
770:                 **
771:                 ** Revision 1.7  2000/06/26 04:58:51  matt
772:                 ** minor bugfix
773:                 **
774:                 ** Revision 1.6  2000/06/20 20:42:12  matt
775:                 ** fixed some NULL pointer problems
776:                 **
777:                 ** Revision 1.5  2000/06/09 15:12:26  matt
778:                 ** initial revision
779:                 **
780:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/memguard.c  --------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** memguard.c
21:                  **
22:                  ** memory allocation wrapper routines
23:                  **
24:                  ** NOTE: based on code (c) 1998 the Retrocade group
25:                  ** $Id: memguard.c,v 1.2 2001/04/27 14:37:11 neil Exp $
26:                  */
27:                  
28:                  #include <noftypes.h>
29:                  #include <memguard.h>
30:                  
31:                  /* undefine macro definitions, so we get real calls */
32:                  #undef malloc
33:                  #undef free
34:                  #undef strdup
35:                  
36:                  #include <string.h>
37:                  #include <stdlib.h>
38:                  #include <log.h>
39:                  
40:                  
41:                  /* Maximum number of allocated blocks at any one time */
42:                  #define  MAX_BLOCKS        4096
43:                  
44:                  /* Memory block structure */
45:                  typedef struct memblock_s
46:                  {
47:                     void  *block_addr;
48:                     int   block_size;
49:                     char  *file_name;
50:                     int   line_num;
51:                  } memblock_t;
52:                  
53:                  /* debugging flag */
54:                  bool mem_debug = true;
55:                  
56:                  
57:                  #ifdef NOFRENDO_DEBUG
58:                  
59:                  static int mem_blockcount = 0;   /* allocated block count */
60:                  static memblock_t *mem_record = NULL;
61:                  
62:                  #define  GUARD_STRING   "GgUuAaRrDdSsTtRrIiNnGgBbLlOoCcKk"
63:                  #define  GUARD_LENGTH   256         /* before and after allocated block */
64:                  
65:                  
66:                  /*
67:                  ** Check the memory guard to make sure out of bounds writes have not
68:                  ** occurred.
69:                  */
70:                  static int mem_checkguardblock(void *data, int guard_size)
71:                  {
72:                     char *check, *block;
73:                     int i, alloc_size;
74:                  
75:                     /* get the original pointer */
76:                     block = ((char *) data) - guard_size;
77:                  
78:                     /* get the size */
79:                     alloc_size = *((uint32 *) block);
80:                     block+=4;
81:                  
82:                     /* check leading guard string */
83:                     check = GUARD_STRING;
84:                     for (i = sizeof(uint32); i < guard_size; i++)
85:                     {
86:                        /* wrap */
87:                        if ('\0' == *check)
88:                           check = GUARD_STRING;
89:                        
90:                        if (*block++ != *check++)
91:                           return -1;
92:                     }
93:                  
94:                     /* check end of block */
95:                     check = GUARD_STRING;
96:                     block = ((char *) data) + alloc_size;
97:                     for (i = 0; i < guard_size; i++)
98:                     {
99:                        /* wrap */
100:                       if ('\0' == *check)
101:                          check = GUARD_STRING;
102:                       if (*block++ != *check++)
103:                          return -1;
104:                    }
105:                 
106:                    /* we're okay! */
107:                    return 0;
108:                 }
109:                 
110:                 /* free a guard block */
111:                 static void mem_freeguardblock(void *data, int guard_size)
112:                 {
113:                    char *orig = ((char *) data) - guard_size;
114:                 
115:                    free(orig);
116:                 }
117:                 
118:                 /* allocate memory, guarding with a guard block in front and behind */
119:                 static void *mem_guardalloc(int alloc_size, int guard_size)
120:                 {
121:                    void *orig;
122:                    char *block, *check;
123:                    uint32 *ptr;
124:                    int i;
125:                 
126:                    /* pad it up to a 32-bit multiple */
127:                    alloc_size = (alloc_size + 3) & ~3;
128:                 
129:                    /* allocate memory */
130:                    orig = malloc(alloc_size + (guard_size * 2));
131:                    if (NULL == orig)
132:                       return NULL;
133:                 
134:                    block = (char *) orig;
135:                    
136:                    /* get it to the pointer we will actually return */
137:                    orig = (void *) ((char *) orig + guard_size);
138:                 
139:                    /* trash it all */
140:                    ptr = (uint32 *) orig;
141:                    for (i = alloc_size / 4; i; i--)
142:                       *ptr++ = 0xDEADBEEF;
143:                    
144:                    /* store the size of the newly allocated block*/
145:                    *((uint32 *) block) = alloc_size;
146:                 	block+=4;
147:                 
148:                    /* put guard string at beginning of block */
149:                    check = GUARD_STRING;
150:                    for (i = sizeof(uint32); i < guard_size; i++)
151:                    {
152:                       /* wrap */
153:                       if ('\0' == *check)
154:                          check = GUARD_STRING;
155:                 
156:                       *block++ = *check++;
157:                    }
158:                 
159:                    /* put at end of block */
160:                    check = GUARD_STRING;
161:                    block = (char *) orig + alloc_size;
162:                    for (i = 0; i < guard_size; i++)
163:                    {
164:                       /* wrap */
165:                       if ('\0' == *check)
166:                          check = GUARD_STRING;
167:                       
168:                       *block++ = *check++;
169:                    }
170:                 
171:                    return orig;
172:                 }
173:                 
174:                 
175:                 /* Free up the space used by the memory block manager */
176:                 void mem_cleanup(void)
177:                 {
178:                    if (mem_record)
179:                    {
180:                       free(mem_record);
181:                       mem_record = NULL;
182:                    }
183:                 }
184:                 
185:                 
186:                 /* Allocate a bunch of memory to keep track of all memory blocks */
187:                 static void mem_init(void)
188:                 {
189:                    mem_cleanup();
190:                 
191:                    mem_blockcount = 0;
192:                 
193:                    mem_record = malloc(MAX_BLOCKS * sizeof(memblock_t));
194:                    ASSERT(mem_record);
195:                    memset(mem_record, 0, MAX_BLOCKS * sizeof(memblock_t));
196:                 }
197:                 
198:                 
199:                 /* add a block of memory to the master record */
200:                 static void mem_addblock(void *data, int block_size, char *file, int line)
201:                 {
202:                    int i;
203:                 
204:                    for (i = 0; i < MAX_BLOCKS; i++)
205:                    {
206:                       if (NULL == mem_record[i].block_addr)
207:                       {
208:                          mem_record[i].block_addr = data;
209:                          mem_record[i].block_size = block_size;
210:                          mem_record[i].file_name = file;
211:                          mem_record[i].line_num = line;
212:                          return;
213:                       }
214:                    }
215:                 
216:                    ASSERT_MSG("out of memory blocks.");
217:                 }
218:                 
219:                 /* find an entry in the block record and delete it */
220:                 static void mem_deleteblock(void *data, char *file, int line)
221:                 {
222:                    int i;
223:                    char fail[256];
224:                 
225:                    for (i = 0; i < MAX_BLOCKS; i++)
226:                    {
227:                       if (data == mem_record[i].block_addr)
228:                       {
229:                          if (mem_checkguardblock(mem_record[i].block_addr, GUARD_LENGTH))
230:                          {
231:                             sprintf(fail, "mem_deleteblock 0x%08X at line %d of %s -- block corrupt",
232:                                     (uint32) data, line, file);
233:                             ASSERT_MSG(fail);
234:                          }
235:                 
236:                          memset(&mem_record[i], 0, sizeof(memblock_t));
237:                          return;
238:                       }
239:                    }
240:                 
241:                    sprintf(fail, "mem_deleteblock 0x%08X at line %d of %s -- block not found",
242:                            (uint32) data, line, file);
243:                    ASSERT_MSG(fail);
244:                 }
245:                 #endif /* NOFRENDO_DEBUG */
246:                 
247:                 /* debugger-friendly versions of calls */
248:                 #ifdef NOFRENDO_DEBUG
249:                 
250:                 /* allocates memory and clears it */
251:                 void *_my_malloc(int size, char *file, int line)
252:                 {
253:                    void *temp;
254:                    char fail[256];
255:                 
256:                    if (NULL == mem_record && false != mem_debug)
257:                       mem_init();
258:                 
259:                    if (false != mem_debug)
260:                       temp = mem_guardalloc(size, GUARD_LENGTH);
261:                    else
262:                       temp = malloc(size);
263:                 
264:                    printf("Malloc: %d at %s:%d\n", size, file, line);
265:                    if (NULL == temp)
266:                    {
267:                       sprintf(fail, "malloc: out of memory at line %d of %s.  block size: %d\n",
268:                               line, file, size);
269:                       ASSERT_MSG(fail);
270:                    }
271:                 
272:                    if (false != mem_debug)
273:                       mem_addblock(temp, size, file, line);
274:                 
275:                    mem_blockcount++;
276:                 
277:                    return temp;
278:                 }
279:                 
280:                 /* free a pointer allocated with my_malloc */
281:                 void _my_free(void **data, char *file, int line)
282:                 {
283:                    char fail[256];
284:                 
285:                    if (NULL == data || NULL == *data)
286:                    {
287:                       sprintf(fail, "free: attempted to free NULL pointer at line %d of %s\n",
288:                               line, file);
289:                       ASSERT_MSG(fail);
290:                    }
291:                 
292:                    /* if this is true, we are in REAL trouble */
293:                    if (0 == mem_blockcount)
294:                    {
295:                       ASSERT_MSG("free: attempted to free memory when no blocks available");
296:                    }
297:                 
298:                    mem_blockcount--; /* dec our block count */
299:                 
300:                    if (false != mem_debug)
301:                    {
302:                       mem_deleteblock(*data, file, line);
303:                       mem_freeguardblock(*data, GUARD_LENGTH);
304:                    }
305:                    else
306:                    {
307:                       free(*data);
308:                    }
309:                 
310:                    *data = NULL; /* NULL our source */
311:                 }
312:                 
313:                 char *_my_strdup(const char *string, char *file, int line)
314:                 {
315:                    char *temp;
316:                 
317:                    if (NULL == string)
318:                       return NULL;
319:                 
320:                    temp = (char *) _my_malloc(strlen(string) + 1, file, line);
321:                    if (NULL == temp)
322:                       return NULL;
323:                 
324:                    strcpy(temp, string);
325:                 
326:                    return temp;
327:                 }
328:                 
329:                 #else /* !NOFRENDO_DEBUG */
330:                 
331:                 /* allocates memory and clears it */
332:                 void *_my_malloc(int size)
333:                 {
9D032D54  27BDFEE0   ADDIU SP, SP, -288
9D032D58  AFBF011C   SW RA, 284(SP)
9D032D5C  AFB10118   SW S1, 280(SP)
9D032D60  AFB00114   SW S0, 276(SP)
334:                    void *temp;
335:                    char fail[256];
336:                 
337:                    temp = malloc(size);
9D032D64  0F40AB4D   JAL .Letext0, .LFE16, malloc
9D032D68  00808821   ADDU S1, A0, ZERO
9D032E74  0F40AB4D   JAL .Letext0, .LFE16, malloc
9D032E78  02002021   ADDU A0, S0, ZERO
338:                 
339:                    if (NULL == temp)
9D032D6C  10400007   BEQ V0, ZERO, 0x9D032D8C
9D032D70  00408021   ADDU S0, V0, ZERO
9D032E7C  10400009   BEQ V0, ZERO, 0x9D032EA4
9D032E80  00402021   ADDU A0, V0, ZERO
340:                    {
341:                       sprintf(fail, "malloc: out of memory.  block size: %d\n", size);
9D032D8C  27A40010   ADDIU A0, SP, 16
9D032D90  3C059D03   LUI A1, -25341
9D032D94  24A56774   ADDIU A1, A1, 26484
9D032D98  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D032D9C  02203021   ADDU A2, S1, ZERO
9D032EA4  27A40010   ADDIU A0, SP, 16
9D032EA8  3C059D03   LUI A1, -25341
9D032EAC  24A56774   ADDIU A1, A1, 26484
9D032EB0  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D032EB4  02003021   ADDU A2, S0, ZERO
342:                       ASSERT_MSG(fail);
343:                    }
344:                 
345:                    return temp;
346:                 }
9D032D74  02001021   ADDU V0, S0, ZERO
9D032D78  8FBF011C   LW RA, 284(SP)
9D032D7C  8FB10118   LW S1, 280(SP)
9D032D80  8FB00114   LW S0, 276(SP)
9D032D84  03E00008   JR RA
9D032D88  27BD0120   ADDIU SP, SP, 288
9D032DA0  02001021   ADDU V0, S0, ZERO
9D032DA4  8FBF011C   LW RA, 284(SP)
9D032DA8  8FB10118   LW S1, 280(SP)
9D032DAC  8FB00114   LW S0, 276(SP)
9D032DB0  03E00008   JR RA
9D032DB4  27BD0120   ADDIU SP, SP, 288
347:                 
348:                 /* free a pointer allocated with my_malloc */
349:                 void _my_free(void **data)
350:                 {
9D032DB8  27BDFEE8   ADDIU SP, SP, -280
9D032DBC  AFBF0114   SW RA, 276(SP)
9D032DC0  AFB00110   SW S0, 272(SP)
351:                    char fail[256];
352:                 
353:                    if (NULL == data || NULL == *data)
9D032DC4  1080000B   BEQ A0, ZERO, 0x9D032DF4
9D032DC8  00808021   ADDU S0, A0, ZERO
9D032DCC  8C840000   LW A0, 0(A0)
9D032DD0  1080000A   BEQ A0, ZERO, 0x9D032DFC
9D032DD4  3C029D03   LUI V0, -25341
354:                    {
355:                       sprintf(fail, "free: attempted to free NULL pointer.\n");
9D032DF8  3C029D03   LUI V0, -25341
9D032DFC  2442679C   ADDIU V0, V0, 26524
9D032E00  27A30010   ADDIU V1, SP, 16
9D032E04  24450020   ADDIU A1, V0, 32
9D032E08  8C490000   LW T1, 0(V0)
9D032E0C  8C480004   LW T0, 4(V0)
9D032E10  8C470008   LW A3, 8(V0)
9D032E14  8C46000C   LW A2, 12(V0)
9D032E18  24420010   ADDIU V0, V0, 16
9D032E1C  AC690000   SW T1, 0(V1)
9D032E20  AC680004   SW T0, 4(V1)
9D032E24  AC670008   SW A3, 8(V1)
9D032E28  AC66000C   SW A2, 12(V1)
9D032E2C  1445FFF6   BNE V0, A1, 0x9D032E08
9D032E30  24630010   ADDIU V1, V1, 16
9D032E34  8C460000   LW A2, 0(V0)
9D032E38  94450004   LHU A1, 4(V0)
9D032E3C  90420006   LBU V0, 6(V0)
9D032E40  AC660000   SW A2, 0(V1)
9D032E44  A4650004   SH A1, 4(V1)
9D032E48  0B40CB76   J 0x9D032DD8
9D032E4C  A0620006   SB V0, 6(V1)
356:                       ASSERT_MSG(fail);
357:                    }
358:                 
359:                    free(*data);
9D032DD8  0F40C359   JAL free
9D032DDC  00000000   NOP
360:                    *data = NULL; /* NULL our source */
9D032DE0  AE000000   SW ZERO, 0(S0)
361:                 }
9D032DE4  8FBF0114   LW RA, 276(SP)
9D032DE8  8FB00110   LW S0, 272(SP)
9D032DEC  03E00008   JR RA
9D032DF0  27BD0118   ADDIU SP, SP, 280
9D032DF4  8C040000   LW A0, 0(ZERO)
9D032DF8  3C029D03   LUI V0, -25341
9D032DFC  2442679C   ADDIU V0, V0, 26524
9D032E00  27A30010   ADDIU V1, SP, 16
9D032E04  24450020   ADDIU A1, V0, 32
9D032E08  8C490000   LW T1, 0(V0)
9D032E0C  8C480004   LW T0, 4(V0)
9D032E10  8C470008   LW A3, 8(V0)
9D032E14  8C46000C   LW A2, 12(V0)
9D032E18  24420010   ADDIU V0, V0, 16
9D032E1C  AC690000   SW T1, 0(V1)
9D032E20  AC680004   SW T0, 4(V1)
9D032E24  AC670008   SW A3, 8(V1)
9D032E28  AC66000C   SW A2, 12(V1)
9D032E2C  1445FFF6   BNE V0, A1, 0x9D032E08
9D032E30  24630010   ADDIU V1, V1, 16
9D032E34  8C460000   LW A2, 0(V0)
9D032E38  94450004   LHU A1, 4(V0)
9D032E3C  90420006   LBU V0, 6(V0)
9D032E40  AC660000   SW A2, 0(V1)
9D032E44  A4650004   SH A1, 4(V1)
9D032E48  0B40CB76   J 0x9D032DD8
9D032E4C  A0620006   SB V0, 6(V1)
362:                 
363:                 char *_my_strdup(const char *string)
364:                 {
9D032E50  27BDFEE0   ADDIU SP, SP, -288
9D032E54  AFBF011C   SW RA, 284(SP)
9D032E58  AFB10118   SW S1, 280(SP)
9D032E5C  AFB00114   SW S0, 276(SP)
365:                    char *temp;
366:                 
367:                    if (NULL == string)
9D032E60  10800017   BEQ A0, ZERO, 0x9D032EC0
9D032E64  00808821   ADDU S1, A0, ZERO
368:                       return NULL;
9D032EC0  0B40CBA4   J .LVL17
9D032EC4  00001021   ADDU V0, ZERO, ZERO
369:                 
370:                    /* will ASSERT for us */
371:                    temp = (char *) _my_malloc(strlen(string) + 1);
9D032E68  0F40CC10   JAL strlen
9D032E6C  00000000   NOP
9D032E70  24500001   ADDIU S0, V0, 1
372:                    if (NULL == temp)
373:                       return NULL;
9D032EB8  0B40CBA4   J .LVL17
9D032EBC  00001021   ADDU V0, ZERO, ZERO
374:                 
375:                    strcpy(temp, string);
9D032E84  02202821   ADDU A1, S1, ZERO
9D032E88  0F40CBB6   JAL .Letext0, .LFE12, memcpy
9D032E8C  02003021   ADDU A2, S0, ZERO
376:                 
377:                    return temp;
378:                 }
9D032E90  8FBF011C   LW RA, 284(SP)
9D032E94  8FB10118   LW S1, 280(SP)
9D032E98  8FB00114   LW S0, 276(SP)
9D032E9C  03E00008   JR RA
9D032EA0  27BD0120   ADDIU SP, SP, 288
9D032EA4  27A40010   ADDIU A0, SP, 16
9D032EA8  3C059D03   LUI A1, -25341
9D032EAC  24A56774   ADDIU A1, A1, 26484
9D032EB0  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D032EB4  02003021   ADDU A2, S0, ZERO
9D032EB8  0B40CBA4   J .LVL17
9D032EBC  00001021   ADDU V0, ZERO, ZERO
9D032EC0  0B40CBA4   J .LVL17
9D032EC4  00001021   ADDU V0, ZERO, ZERO
379:                 
380:                 #endif /* !NOFRENDO_DEBUG */
381:                 
382:                 /* check for orphaned memory handles */
383:                 void mem_checkleaks(void)
384:                 {
9D032EC8  03E00008   JR RA
9D032ECC  00000000   NOP
385:                 #ifdef NOFRENDO_DEBUG
386:                    int i;
387:                 
388:                    if (false == mem_debug || NULL == mem_record)
389:                       return;
390:                 
391:                    if (mem_blockcount)
392:                    {
393:                       log_printf("memory leak - %d unfreed block%s\n\n", mem_blockcount, 
394:                          mem_blockcount == 1 ? "" : "s");
395:                 
396:                       for (i = 0; i < MAX_BLOCKS; i++)
397:                       {
398:                          if (mem_record[i].block_addr)
399:                          {
400:                             log_printf("addr: 0x%08X, size: %d, line %d of %s%s\n",
401:                                     (uint32) mem_record[i].block_addr,
402:                                     mem_record[i].block_size,
403:                                     mem_record[i].line_num,
404:                                     mem_record[i].file_name,
405:                                     (mem_checkguardblock(mem_record[i].block_addr, GUARD_LENGTH))
406:                                     ? " -- block corrupt" : "");
407:                          }
408:                       }
409:                    }
410:                    else
411:                       log_printf("no memory leaks\n");
412:                 #endif /* NOFRENDO_DEBUG */
413:                 }
414:                 
415:                 void mem_checkblocks(void)
416:                 {
9D032ED0  03E00008   JR RA
417:                 #ifdef NOFRENDO_DEBUG
418:                    int i;
419:                 
420:                    if (false == mem_debug || NULL == mem_record)
421:                       return;
422:                 
423:                    for (i = 0; i < MAX_BLOCKS; i++)
424:                    {
425:                       if (mem_record[i].block_addr)
426:                       {
427:                          if (mem_checkguardblock(mem_record[i].block_addr, GUARD_LENGTH))
428:                          {
429:                             log_printf("addr: 0x%08X, size: %d, line %d of %s -- block corrupt\n",
430:                                     (uint32) mem_record[i].block_addr,
431:                                     mem_record[i].block_size,
432:                                     mem_record[i].line_num,
433:                                     mem_record[i].file_name);
434:                          }
435:                       }
436:                    }
437:                 #endif /* NOFRENDO_DEBUG */
438:                 }
439:                 
440:                 /*
441:                 ** $Log: memguard.c,v $
442:                 ** Revision 1.2  2001/04/27 14:37:11  neil
443:                 ** wheeee
444:                 **
445:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
446:                 ** initial
447:                 **
448:                 ** Revision 1.23  2000/11/24 21:42:48  matt
449:                 ** vc complaints
450:                 **
451:                 ** Revision 1.22  2000/11/21 13:27:30  matt
452:                 ** trash all newly allocated memory
453:                 **
454:                 ** Revision 1.21  2000/11/21 13:22:30  matt
455:                 ** memory guard shouldn't zero memory for us
456:                 **
457:                 ** Revision 1.20  2000/10/28 14:01:53  matt
458:                 ** memguard.h was being included in the wrong place
459:                 **
460:                 ** Revision 1.19  2000/10/26 22:48:33  matt
461:                 ** strdup'ing a NULL ptr returns NULL
462:                 **
463:                 ** Revision 1.18  2000/10/25 13:41:29  matt
464:                 ** added strdup
465:                 **
466:                 ** Revision 1.17  2000/10/10 13:58:13  matt
467:                 ** stroustrup squeezing his way in the door
468:                 **
469:                 ** Revision 1.16  2000/10/10 13:03:54  matt
470:                 ** Mr. Clean makes a guest appearance
471:                 **
472:                 ** Revision 1.15  2000/09/18 02:06:48  matt
473:                 ** -pedantic is your friend
474:                 **
475:                 ** Revision 1.14  2000/08/11 01:45:48  matt
476:                 ** hearing about no corrupt blocks every 10 seconds really was annoying
477:                 **
478:                 ** Revision 1.13  2000/07/31 04:28:46  matt
479:                 ** one million cleanups
480:                 **
481:                 ** Revision 1.12  2000/07/24 04:31:07  matt
482:                 ** mem_checkblocks now gives feedback
483:                 **
484:                 ** Revision 1.11  2000/07/06 17:20:52  matt
485:                 ** block manager space itself wasn't being freed - d'oh!
486:                 **
487:                 ** Revision 1.10  2000/07/06 17:15:43  matt
488:                 ** false isn't NULL, Neil... =)
489:                 **
490:                 ** Revision 1.9  2000/07/05 23:10:01  neil
491:                 ** It's a shame if the memguard segfaults
492:                 **
493:                 ** Revision 1.8  2000/06/26 04:54:48  matt
494:                 ** simplified and made more robust
495:                 **
496:                 ** Revision 1.7  2000/06/12 01:11:41  matt
497:                 ** cleaned up some error output for win32
498:                 **
499:                 ** Revision 1.6  2000/06/09 15:12:25  matt
500:                 ** initial revision
501:                 **
502:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/mapvrc.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map_vrc.c
21:                  **
22:                  ** VRC mapper interface
23:                  ** $Id: mapvrc.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <log.h>
30:                  
31:                  #define VRC_VBANK(bank, value, high) \
32:                  { \
33:                     if ((high)) \
34:                        highnybbles[(bank)] = (value) & 0x0F; \
35:                     else \
36:                        lownybbles[(bank)] = (value) & 0x0F; \
37:                     mmc_bankvrom(1, (bank) << 10, (highnybbles[(bank)] << 4)+lownybbles[(bank)]); \
38:                  }
39:                  
40:                  static struct
41:                  {
42:                     int counter, enabled;
43:                     int latch, wait_state;
44:                  } irq;
45:                  
46:                  static int select_c000 = 0;
47:                  static uint8 lownybbles[8];
48:                  static uint8 highnybbles[8];
49:                  
50:                  static void vrc_init(void)
51:                  {
52:                     irq.counter = irq.enabled = 0;
9D027A58  3C03A001   LUI V1, -24575
9D027A5C  2462B930   ADDIU V0, V1, -18128
9D027A60  AC400004   SW ZERO, 4(V0)
9D027A64  AC60B930   SW ZERO, -18128(V1)
53:                     irq.latch = irq.wait_state = 0;
9D027A68  AC40000C   SW ZERO, 12(V0)
9D027A6C  03E00008   JR RA
9D027A70  AC400008   SW ZERO, 8(V0)
54:                  }
55:                  
56:                  static void map21_write(uint32 address, uint8 value)
57:                  {
58:                     switch (address)
9D027AAC  3402D002   ORI V0, ZERO, -12286
9D027AB0  108200B4   BEQ A0, V0, 0x9D027D84
9D027AB4  00A03021   ADDU A2, A1, ZERO
9D027AB8  3402D003   ORI V0, ZERO, -12285
9D027ABC  0082182B   SLTU V1, A0, V0
9D027AC0  50600036   BEQL V1, ZERO, .LVL9
9D027AC4  3403E006   ORI V1, ZERO, -8186
9D027AC8  3402B080   ORI V0, ZERO, -20352
9D027ACC  10820103   BEQ A0, V0, .LVL44
9D027AD0  3402B081   ORI V0, ZERO, -20351
9D027AD4  0082102B   SLTU V0, A0, V0
9D027AD8  1040001C   BEQ V0, ZERO, .LVL6
9D027ADC  3402B001   ORI V0, ZERO, -20479
9D027AE0  108200FE   BEQ A0, V0, .LVL44
9D027AE4  3402B002   ORI V0, ZERO, -20478
9D027AE8  0082182B   SLTU V1, A0, V0
9D027AEC  50600081   BEQL V1, ZERO, 0x9D027CF4
9D027AF0  3403B004   ORI V1, ZERO, -20476
9D027AF4  34029002   ORI V0, ZERO, -28670
9D027AF8  108200AA   BEQ A0, V0, .LVL24
9D027AFC  34029003   ORI V0, ZERO, -28669
9D027B00  0082102B   SLTU V0, A0, V0
9D027B04  1040008C   BEQ V0, ZERO, .LVL18
9D027B08  3402A000   ORI V0, ZERO, -24576
9D027B0C  34028000   ORI V0, ZERO, -32768
9D027B10  108200A7   BEQ A0, V0, 0x9D027DB0
9D027B14  34029000   ORI V0, ZERO, -28672
9D027B18  148200E4   BNE A0, V0, 0x9D027EAC
9D027B1C  30A60003   ANDI A2, A1, 3
9D027B4C  3402C004   ORI V0, ZERO, -16380
9D027B50  108200EF   BEQ A0, V0, 0x9D027F10
9D027B54  3402C005   ORI V0, ZERO, -16379
9D027B58  0082102B   SLTU V0, A0, V0
9D027B5C  14400029   BNE V0, ZERO, 0x9D027C04
9D027B60  3402C080   ORI V0, ZERO, -16256
9D027B64  108200EA   BEQ A0, V0, 0x9D027F10
9D027B68  3402C081   ORI V0, ZERO, -16255
9D027B6C  0082102B   SLTU V0, A0, V0
9D027B70  14400107   BNE V0, ZERO, .LVL59
9D027B74  3402D000   ORI V0, ZERO, -12288
9D027B78  148200BB   BNE A0, V0, 0x9D027E68
9D027B7C  938380FC   LBU V1, -32516(GP)
9D027B9C  108300E4   BEQ A0, V1, .LVL50
9D027BA0  3403E007   ORI V1, ZERO, -8185
9D027BA4  0083182B   SLTU V1, A0, V1
9D027BA8  14600028   BNE V1, ZERO, .LVL12
9D027BAC  3403D0C0   ORI V1, ZERO, -12096
9D027BB0  3402F002   ORI V0, ZERO, -4094
9D027BB4  10820046   BEQ A0, V0, 0x9D027CD0
9D027BB8  3402F003   ORI V0, ZERO, -4093
9D027BBC  0082182B   SLTU V1, A0, V0
9D027BC0  50600037   BEQL V1, ZERO, .LVL15
9D027BC4  3403F006   ORI V1, ZERO, -4090
9D027BC8  3402E0C0   ORI V0, ZERO, -8000
9D027BCC  108200D8   BEQ A0, V0, .LVL50
9D027BD0  3402E0C1   ORI V0, ZERO, -7999
9D027BD4  0082102B   SLTU V0, A0, V0
9D027BD8  144000F9   BNE V0, ZERO, .LVL62
9D027BDC  3402F000   ORI V0, ZERO, -4096
9D027BE0  148200AF   BNE A0, V0, .LVL41
9D027BE4  3C02A001   LUI V0, -24575
9D027C04  3402C001   ORI V0, ZERO, -16383
9D027C08  108200C1   BEQ A0, V0, 0x9D027F10
9D027C0C  3402C002   ORI V0, ZERO, -16382
9D027C10  0082182B   SLTU V1, A0, V0
9D027C14  106000F2   BEQ V1, ZERO, 0x9D027FE0
9D027C18  00000000   NOP
9D027C1C  3402B0C0   ORI V0, ZERO, -20288
9D027C20  10820070   BEQ A0, V0, 0x9D027DE4
9D027C24  3402C000   ORI V0, ZERO, -16384
9D027C28  148200A0   BNE A0, V0, 0x9D027EAC
9D027C2C  938380FA   LBU V1, -32518(GP)
9D027C4C  108300C8   BEQ A0, V1, .LVL56
9D027C50  3403D0C1   ORI V1, ZERO, -12095
9D027C54  0083182B   SLTU V1, A0, V1
9D027C58  14600042   BNE V1, ZERO, .LVL21
9D027C5C  3403D006   ORI V1, ZERO, -12282
9D027C60  3402E002   ORI V0, ZERO, -8190
9D027C64  108200BA   BEQ A0, V0, .LVL53
9D027C68  3402E003   ORI V0, ZERO, -8189
9D027C6C  0082182B   SLTU V1, A0, V0
9D027C70  106000E2   BEQ V1, ZERO, 0x9D027FFC
9D027C74  00000000   NOP
9D027C78  3402E000   ORI V0, ZERO, -8192
9D027C7C  1482008D   BNE A0, V0, 0x9D027EB4
9D027C80  938380FE   LBU V1, -32514(GP)
9D027CA0  10830096   BEQ A0, V1, .LVL47
9D027CA4  3403F007   ORI V1, ZERO, -4089
9D027CA8  0083182B   SLTU V1, A0, V1
9D027CAC  14600061   BNE V1, ZERO, .LVL35
9D027CB0  00000000   NOP
9D027CB4  3402F080   ORI V0, ZERO, -3968
9D027CB8  10820062   BEQ A0, V0, 0x9D027E44
9D027CBC  3402F0C0   ORI V0, ZERO, -3904
9D027CC0  1082008E   BEQ A0, V0, .LVL47
9D027CC4  3402F040   ORI V0, ZERO, -4032
9D027CC8  148200E6   BNE A0, V0, .LVL73
9D027CCC  00000000   NOP
9D027CF4  10830079   BEQ A0, V1, .LVL44
9D027CF8  3403B005   ORI V1, ZERO, -20475
9D027CFC  0083182B   SLTU V1, A0, V1
9D027D00  14600033   BNE V1, ZERO, .LVL29
9D027D04  00000000   NOP
9D027D08  3402B006   ORI V0, ZERO, -20474
9D027D0C  10820035   BEQ A0, V0, 0x9D027DE4
9D027D10  3402B040   ORI V0, ZERO, -20416
9D027D14  14820065   BNE A0, V0, 0x9D027EAC
9D027D18  93838100   LBU V1, -32512(GP)
9D027D38  10820022   BEQ A0, V0, .LVL27
9D027D3C  3402B000   ORI V0, ZERO, -20480
9D027D40  1482005A   BNE A0, V0, 0x9D027EAC
9D027D44  938380F8   LBU V1, -32520(GP)
9D027D64  10830082   BEQ A0, V1, .LVL56
9D027D68  3403D007   ORI V1, ZERO, -12281
9D027D6C  0083182B   SLTU V1, A0, V1
9D027D70  14600024   BNE V1, ZERO, .LVL32
9D027D74  00000000   NOP
9D027D78  3402D040   ORI V0, ZERO, -12224
9D027D7C  148200A7   BNE A0, V0, .LVL64
9D027D80  3402D080   ORI V0, ZERO, -12160
9D027DD0  1082FFD2   BEQ A0, V0, 0x9D027D1C
9D027DD4  93838100   LBU V1, -32512(GP)
9D027DD8  3402B003   ORI V0, ZERO, -20477
9D027DDC  148200A1   BNE A0, V0, .LVL73
9D027DE0  00000000   NOP
9D027E04  1082005A   BEQ A0, V0, .LVL56
9D027E08  3402D004   ORI V0, ZERO, -12284
9D027E0C  14820095   BNE A0, V0, .LVL73
9D027E10  00000000   NOP
9D027E34  10820031   BEQ A0, V0, .LVL47
9D027E38  3402F004   ORI V0, ZERO, -4092
9D027E3C  14820089   BNE A0, V0, .LVL73
9D027E40  00000000   NOP
9D027E68  3402D001   ORI V0, ZERO, -12287
9D027E6C  0082102B   SLTU V0, A0, V0
9D027E70  1040FFE8   BEQ V0, ZERO, 0x9D027E14
9D027E74  3402C0C0   ORI V0, ZERO, -16192
9D027E78  1482007A   BNE A0, V0, .LVL73
9D027E7C  00000000   NOP
9D027EA0  3402F001   ORI V0, ZERO, -4095
9D027EA4  1082FFE8   BEQ A0, V0, 0x9D027E48
9D027EA8  3C03A001   LUI V1, -24575
9D027EAC  03E00008   JR RA
9D027EB0  00000000   NOP
9D027EB4  3402E001   ORI V0, ZERO, -8191
9D027EB8  1482FFFC   BNE A0, V0, 0x9D027EAC
9D027EBC  938380FF   LBU V1, -32513(GP)
9D027F90  3402C006   ORI V0, ZERO, -16378
9D027F94  1082FFBA   BEQ A0, V0, 0x9D027E80
9D027F98  3402C040   ORI V0, ZERO, -16320
9D027F9C  1482FFC3   BNE A0, V0, 0x9D027EAC
9D027FA0  93838102   LBU V1, -32510(GP)
9D027FC0  3402E040   ORI V0, ZERO, -8128
9D027FC4  1082FFE3   BEQ A0, V0, 0x9D027F54
9D027FC8  93838106   LBU V1, -32506(GP)
9D027FCC  3402E080   ORI V0, ZERO, -8064
9D027FD0  1082FFBB   BEQ A0, V0, 0x9D027EC0
9D027FD4  938380FF   LBU V1, -32513(GP)
9D027FD8  03E00008   JR RA
9D027FDC  00000000   NOP
9D027FE0  1082FFF0   BEQ A0, V0, 0x9D027FA4
9D027FE4  93838102   LBU V1, -32510(GP)
9D027FE8  3402C003   ORI V0, ZERO, -16381
9D027FEC  1082FFA5   BEQ A0, V0, 0x9D027E84
9D027FF0  93838103   LBU V1, -32509(GP)
9D027FF4  03E00008   JR RA
9D027FF8  00000000   NOP
9D027FFC  1082FFCC   BEQ A0, V0, .LVL50
9D028000  3402E004   ORI V0, ZERO, -8188
9D028004  1082FFAE   BEQ A0, V0, 0x9D027EC0
9D028008  938380FF   LBU V1, -32513(GP)
9D02800C  03E00008   JR RA
9D028010  00000000   NOP
9D02801C  1082FF7E   BEQ A0, V0, 0x9D027E18
9D028020  938380FD   LBU V1, -32515(GP)
9D028024  03E00008   JR RA
9D028028  00000000   NOP
59:                     {
60:                     case 0x8000:
61:                        if (select_c000) 
9D027DB0  8F828108   LW V0, -32504(GP)
9D027DB4  10400097   BEQ V0, ZERO, 0x9D028014
9D027DB8  24040008   ADDIU A0, ZERO, 8
62:                           mmc_bankrom(8, 0xC000,value);
9D027DBC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D027DC0  3405C000   ORI A1, ZERO, -16384
63:                        else
64:                           mmc_bankrom(8, 0x8000,value);
9D028014  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D028018  34058000   ORI A1, ZERO, -32768
65:                        break;
66:                  
67:                     case 0x9000:
68:                        switch (value & 3)
9D027B20  24020002   ADDIU V0, ZERO, 2
9D027B24  10C2014A   BEQ A2, V0, .LVL70
9D027B28  24020003   ADDIU V0, ZERO, 3
9D027B2C  10C20143   BEQ A2, V0, .LVL67
9D027B30  24020001   ADDIU V0, ZERO, 1
9D027B34  10C2013D   BEQ A2, V0, 0x9D02802C
9D027B38  00002021   ADDU A0, ZERO, ZERO
69:                        {
70:                        case 0:
71:                           ppu_mirror(0, 1, 0, 1); /* vertical */
9D027B3C  24050001   ADDIU A1, ZERO, 1
9D027B40  00003021   ADDU A2, ZERO, ZERO
9D027B44  0B406E5E   J ppu_mirror
9D027B48  24070001   ADDIU A3, ZERO, 1
72:                           break;
73:                  
74:                        case 1: 
75:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
9D02802C  00002821   ADDU A1, ZERO, ZERO
9D028030  24060001   ADDIU A2, ZERO, 1
9D028034  0B406E5E   J ppu_mirror
9D028038  24070001   ADDIU A3, ZERO, 1
76:                           break;
77:                  
78:                        case 2: 
79:                           ppu_mirror(0, 0, 0, 0); 
9D028050  00002021   ADDU A0, ZERO, ZERO
9D028054  00002821   ADDU A1, ZERO, ZERO
9D028058  00003021   ADDU A2, ZERO, ZERO
9D02805C  0B406E5E   J ppu_mirror
9D028060  00003821   ADDU A3, ZERO, ZERO
9D028064  03E00008   JR RA
9D028068  00000000   NOP
80:                           break;
81:                  
82:                        case 3: 
83:                           ppu_mirror(1, 1, 1, 1); 
9D02803C  24040001   ADDIU A0, ZERO, 1
9D028040  24050001   ADDIU A1, ZERO, 1
9D028044  24060001   ADDIU A2, ZERO, 1
9D028048  0B406E5E   J ppu_mirror
9D02804C  24070001   ADDIU A3, ZERO, 1
84:                           break;
85:                  
86:                        default: 
87:                           break;
88:                        }
89:                        break;
90:                     case 0x9002: select_c000=(value&0x02)>>1; break;
9D027DA4  7CA60040   EXT A2, A1, 1, 1
9D027DA8  03E00008   JR RA
9D027DAC  AF868108   SW A2, -32504(GP)
91:                     case 0xA000: mmc_bankrom(8, 0xA000,value); break;
9D027DC4  24040008   ADDIU A0, ZERO, 8
9D027DC8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D027DCC  3405A000   ORI A1, ZERO, -24576
92:                  
93:                     case 0xB000: VRC_VBANK(0,value,0); break;
9D027D48  30A2000F   ANDI V0, A1, 15
9D027D4C  24040001   ADDIU A0, ZERO, 1
9D027D50  00033100   SLL A2, V1, 4
9D027D54  00002821   ADDU A1, ZERO, ZERO
9D027D58  00C23021   ADDU A2, A2, V0
9D027D5C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027D60  A3828100   SB V0, -32512(GP)
94:                     case 0xB002:
95:                     case 0xB040: VRC_VBANK(0,value,1); break;
9D027D1C  30C2000F   ANDI V0, A2, 15
9D027D20  00023100   SLL A2, V0, 4
9D027D24  24040001   ADDIU A0, ZERO, 1
9D027D28  00002821   ADDU A1, ZERO, ZERO
9D027D2C  00C33021   ADDU A2, A2, V1
9D027D30  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027D34  A38280F8   SB V0, -32520(GP)
96:                     case 0xB001:
97:                     case 0xB004:
98:                     case 0xB080: VRC_VBANK(1,value,0); break;
9D027EDC  938380F9   LBU V1, -32519(GP)
9D027EE0  30C2000F   ANDI V0, A2, 15
9D027EE4  24040001   ADDIU A0, ZERO, 1
9D027EE8  00033100   SLL A2, V1, 4
9D027EEC  24050400   ADDIU A1, ZERO, 1024
9D027EF0  00C23021   ADDU A2, A2, V0
9D027EF4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027EF8  A3828101   SB V0, -32511(GP)
99:                     case 0xB003:
100:                    case 0xB006:
101:                    case 0xB0C0: VRC_VBANK(1,value,1); break;
9D027DE4  93838101   LBU V1, -32511(GP)
9D027DE8  30C2000F   ANDI V0, A2, 15
9D027DEC  00023100   SLL A2, V0, 4
9D027DF0  24040001   ADDIU A0, ZERO, 1
9D027DF4  24050400   ADDIU A1, ZERO, 1024
9D027DF8  00C33021   ADDU A2, A2, V1
9D027DFC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027E00  A38280F9   SB V0, -32519(GP)
102:                    case 0xC000: VRC_VBANK(2,value,0); break;
9D027C30  30A2000F   ANDI V0, A1, 15
9D027C34  24040001   ADDIU A0, ZERO, 1
9D027C38  00033100   SLL A2, V1, 4
9D027C3C  24050800   ADDIU A1, ZERO, 2048
9D027C40  00C23021   ADDU A2, A2, V0
9D027C44  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027C48  A3828102   SB V0, -32510(GP)
103:                    case 0xC002:
104:                    case 0xC040: VRC_VBANK(2,value,1); break;
9D027FA4  30C2000F   ANDI V0, A2, 15
9D027FA8  00023100   SLL A2, V0, 4
9D027FAC  24040001   ADDIU A0, ZERO, 1
9D027FB0  24050800   ADDIU A1, ZERO, 2048
9D027FB4  00C33021   ADDU A2, A2, V1
9D027FB8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027FBC  A38280FA   SB V0, -32518(GP)
105:                    case 0xC001:
106:                    case 0xC004:
107:                    case 0xC080: VRC_VBANK(3,value,0); break;
9D027F10  938380FB   LBU V1, -32517(GP)
9D027F14  30C2000F   ANDI V0, A2, 15
9D027F18  24040001   ADDIU A0, ZERO, 1
9D027F1C  00033100   SLL A2, V1, 4
9D027F20  24050C00   ADDIU A1, ZERO, 3072
9D027F24  00C23021   ADDU A2, A2, V0
9D027F28  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F2C  A3828103   SB V0, -32509(GP)
108:                    case 0xC003:
109:                    case 0xC006:
110:                    case 0xC0C0: VRC_VBANK(3,value,1); break;
9D027E80  93838103   LBU V1, -32509(GP)
9D027E84  30C2000F   ANDI V0, A2, 15
9D027E88  00023100   SLL A2, V0, 4
9D027E8C  24040001   ADDIU A0, ZERO, 1
9D027E90  24050C00   ADDIU A1, ZERO, 3072
9D027E94  00C33021   ADDU A2, A2, V1
9D027E98  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027E9C  A38280FB   SB V0, -32517(GP)
111:                    case 0xD000: VRC_VBANK(4,value,0); break;
9D027B80  30A2000F   ANDI V0, A1, 15
9D027B84  24040001   ADDIU A0, ZERO, 1
9D027B88  00033100   SLL A2, V1, 4
9D027B8C  24051000   ADDIU A1, ZERO, 4096
9D027B90  00C23021   ADDU A2, A2, V0
9D027B94  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027B98  A3828104   SB V0, -32508(GP)
112:                    case 0xD002:
113:                    case 0xD040: VRC_VBANK(4,value,1); break;
9D027D84  93838104   LBU V1, -32508(GP)
9D027D88  30C2000F   ANDI V0, A2, 15
9D027D8C  00023100   SLL A2, V0, 4
9D027D90  24040001   ADDIU A0, ZERO, 1
9D027D94  24051000   ADDIU A1, ZERO, 4096
9D027D98  00C33021   ADDU A2, A2, V1
9D027D9C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027DA0  A38280FC   SB V0, -32516(GP)
114:                    case 0xD001:
115:                    case 0xD004:
116:                    case 0xD080: VRC_VBANK(5,value,0); break;
9D027E14  938380FD   LBU V1, -32515(GP)
9D027E18  30C2000F   ANDI V0, A2, 15
9D027E1C  24040001   ADDIU A0, ZERO, 1
9D027E20  00033100   SLL A2, V1, 4
9D027E24  24051400   ADDIU A1, ZERO, 5120
9D027E28  00C23021   ADDU A2, A2, V0
9D027E2C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027E30  A3828105   SB V0, -32507(GP)
117:                    case 0xD003:
118:                    case 0xD006:
119:                    case 0xD0C0: VRC_VBANK(5,value,1); break;
9D027F70  93838105   LBU V1, -32507(GP)
9D027F74  30C2000F   ANDI V0, A2, 15
9D027F78  00023100   SLL A2, V0, 4
9D027F7C  24040001   ADDIU A0, ZERO, 1
9D027F80  24051400   ADDIU A1, ZERO, 5120
9D027F84  00C33021   ADDU A2, A2, V1
9D027F88  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F8C  A38280FD   SB V0, -32515(GP)
120:                    case 0xE000: VRC_VBANK(6,value,0); break;
9D027C84  30A2000F   ANDI V0, A1, 15
9D027C88  24040001   ADDIU A0, ZERO, 1
9D027C8C  00033100   SLL A2, V1, 4
9D027C90  24051800   ADDIU A1, ZERO, 6144
9D027C94  00C23021   ADDU A2, A2, V0
9D027C98  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027C9C  A3828106   SB V0, -32506(GP)
121:                    case 0xE002:
122:                    case 0xE040: VRC_VBANK(6,value,1); break;
9D027F50  93838106   LBU V1, -32506(GP)
9D027F54  30C2000F   ANDI V0, A2, 15
9D027F58  00023100   SLL A2, V0, 4
9D027F5C  24040001   ADDIU A0, ZERO, 1
9D027F60  24051800   ADDIU A1, ZERO, 6144
9D027F64  00C33021   ADDU A2, A2, V1
9D027F68  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F6C  A38280FE   SB V0, -32514(GP)
123:                    case 0xE001:
124:                    case 0xE004:
125:                    case 0xE080: VRC_VBANK(7,value,0); break;
9D027EC0  30C2000F   ANDI V0, A2, 15
9D027EC4  24040001   ADDIU A0, ZERO, 1
9D027EC8  00033100   SLL A2, V1, 4
9D027ECC  24051C00   ADDIU A1, ZERO, 7168
9D027ED0  00C23021   ADDU A2, A2, V0
9D027ED4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027ED8  A3828107   SB V0, -32505(GP)
126:                    case 0xE003:
127:                    case 0xE006:
128:                    case 0xE0C0: VRC_VBANK(7,value,1); break;
9D027F30  93838107   LBU V1, -32505(GP)
9D027F34  30C2000F   ANDI V0, A2, 15
9D027F38  00023100   SLL A2, V0, 4
9D027F3C  24040001   ADDIU A0, ZERO, 1
9D027F40  24051C00   ADDIU A1, ZERO, 7168
9D027F44  00C33021   ADDU A2, A2, V1
9D027F48  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F4C  A38280FF   SB V0, -32513(GP)
129:                 
130:                    case 0xF000:
131:                       irq.latch &= 0xF0;
9D027BEC  8C430008   LW V1, 8(V0)
9D027BF4  306300F0   ANDI V1, V1, 240
132:                       irq.latch |= (value & 0x0F);
9D027BE8  2442B930   ADDIU V0, V0, -18128
9D027BF0  30A6000F   ANDI A2, A1, 15
9D027BF8  00C33025   OR A2, A2, V1
133:                       break;
9D027BFC  03E00008   JR RA
9D027C00  AC460008   SW A2, 8(V0)
134:                    case 0xF002:
135:                    case 0xF040:
136:                       irq.latch &= 0x0F;
9D027CD8  8C430008   LW V1, 8(V0)
9D027CE4  3063000F   ANDI V1, V1, 15
137:                       irq.latch |= ((value & 0x0F) << 4);
9D027CD0  3C02A001   LUI V0, -24575
9D027CD4  2442B930   ADDIU V0, V0, -18128
9D027CDC  00063100   SLL A2, A2, 4
9D027CE0  30C600FF   ANDI A2, A2, 255
9D027CE8  00C31825   OR V1, A2, V1
138:                       break;
9D027CEC  03E00008   JR RA
9D027CF0  AC430008   SW V1, 8(V0)
139:                    case 0xF004:
140:                    case 0xF001:
141:                    case 0xF080:
142:                       irq.enabled = (value >> 1) & 0x01;
9D027E44  3C03A001   LUI V1, -24575
9D027E48  2462B930   ADDIU V0, V1, -18128
9D027E50  7CC50040   EXT A1, A2, 1, 1
9D027E58  AC450004   SW A1, 4(V0)
143:                       irq.wait_state = value & 0x01;
9D027E54  30C60001   ANDI A2, A2, 1
9D027E5C  AC46000C   SW A2, 12(V0)
144:                       irq.counter = irq.latch;
9D027E4C  8C440008   LW A0, 8(V0)
145:                       break;
9D027E60  03E00008   JR RA
9D027E64  AC64B930   SW A0, -18128(V1)
146:                    case 0xF006:
147:                    case 0xF003:
148:                    case 0xF0C0:
149:                       irq.enabled = irq.wait_state;
9D027EFC  3C02A001   LUI V0, -24575
9D027F00  2442B930   ADDIU V0, V0, -18128
9D027F04  8C43000C   LW V1, 12(V0)
9D027F08  03E00008   JR RA
9D027F0C  AC430004   SW V1, 4(V0)
9D027F10  938380FB   LBU V1, -32517(GP)
9D027F14  30C2000F   ANDI V0, A2, 15
9D027F18  24040001   ADDIU A0, ZERO, 1
9D027F1C  00033100   SLL A2, V1, 4
9D027F20  24050C00   ADDIU A1, ZERO, 3072
9D027F24  00C23021   ADDU A2, A2, V0
9D027F28  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F2C  A3828103   SB V0, -32509(GP)
9D027F30  93838107   LBU V1, -32505(GP)
9D027F34  30C2000F   ANDI V0, A2, 15
9D027F38  00023100   SLL A2, V0, 4
9D027F3C  24040001   ADDIU A0, ZERO, 1
9D027F40  24051C00   ADDIU A1, ZERO, 7168
9D027F44  00C33021   ADDU A2, A2, V1
9D027F48  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F4C  A38280FF   SB V0, -32513(GP)
9D027F50  93838106   LBU V1, -32506(GP)
9D027F54  30C2000F   ANDI V0, A2, 15
9D027F58  00023100   SLL A2, V0, 4
9D027F5C  24040001   ADDIU A0, ZERO, 1
9D027F60  24051800   ADDIU A1, ZERO, 6144
9D027F64  00C33021   ADDU A2, A2, V1
9D027F68  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F6C  A38280FE   SB V0, -32514(GP)
9D027F70  93838105   LBU V1, -32507(GP)
9D027F74  30C2000F   ANDI V0, A2, 15
9D027F78  00023100   SLL A2, V0, 4
9D027F7C  24040001   ADDIU A0, ZERO, 1
9D027F80  24051400   ADDIU A1, ZERO, 5120
9D027F84  00C33021   ADDU A2, A2, V1
9D027F88  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027F8C  A38280FD   SB V0, -32515(GP)
9D027F90  3402C006   ORI V0, ZERO, -16378
9D027F94  1082FFBA   BEQ A0, V0, 0x9D027E80
9D027F98  3402C040   ORI V0, ZERO, -16320
9D027F9C  1482FFC3   BNE A0, V0, 0x9D027EAC
9D027FA0  93838102   LBU V1, -32510(GP)
9D027FA4  30C2000F   ANDI V0, A2, 15
9D027FA8  00023100   SLL A2, V0, 4
9D027FAC  24040001   ADDIU A0, ZERO, 1
9D027FB0  24050800   ADDIU A1, ZERO, 2048
9D027FB4  00C33021   ADDU A2, A2, V1
9D027FB8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D027FBC  A38280FA   SB V0, -32518(GP)
9D027FC0  3402E040   ORI V0, ZERO, -8128
9D027FC4  1082FFE3   BEQ A0, V0, 0x9D027F54
9D027FC8  93838106   LBU V1, -32506(GP)
9D027FCC  3402E080   ORI V0, ZERO, -8064
9D027FD0  1082FFBB   BEQ A0, V0, 0x9D027EC0
9D027FD4  938380FF   LBU V1, -32513(GP)
9D027FD8  03E00008   JR RA
9D027FDC  00000000   NOP
9D027FE0  1082FFF0   BEQ A0, V0, 0x9D027FA4
9D027FE4  93838102   LBU V1, -32510(GP)
9D027FE8  3402C003   ORI V0, ZERO, -16381
9D027FEC  1082FFA5   BEQ A0, V0, 0x9D027E84
9D027FF0  93838103   LBU V1, -32509(GP)
9D027FF4  03E00008   JR RA
9D027FF8  00000000   NOP
9D027FFC  1082FFCC   BEQ A0, V0, .LVL50
9D028000  3402E004   ORI V0, ZERO, -8188
9D028004  1082FFAE   BEQ A0, V0, 0x9D027EC0
9D028008  938380FF   LBU V1, -32513(GP)
9D02800C  03E00008   JR RA
9D028010  00000000   NOP
9D028014  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D028018  34058000   ORI A1, ZERO, -32768
9D02801C  1082FF7E   BEQ A0, V0, 0x9D027E18
9D028020  938380FD   LBU V1, -32515(GP)
9D028024  03E00008   JR RA
9D028028  00000000   NOP
9D02802C  00002821   ADDU A1, ZERO, ZERO
9D028030  24060001   ADDIU A2, ZERO, 1
9D028034  0B406E5E   J ppu_mirror
9D028038  24070001   ADDIU A3, ZERO, 1
9D02803C  24040001   ADDIU A0, ZERO, 1
9D028040  24050001   ADDIU A1, ZERO, 1
9D028044  24060001   ADDIU A2, ZERO, 1
9D028048  0B406E5E   J ppu_mirror
9D02804C  24070001   ADDIU A3, ZERO, 1
9D028050  00002021   ADDU A0, ZERO, ZERO
9D028054  00002821   ADDU A1, ZERO, ZERO
9D028058  00003021   ADDU A2, ZERO, ZERO
9D02805C  0B406E5E   J ppu_mirror
9D028060  00003821   ADDU A3, ZERO, ZERO
9D028064  03E00008   JR RA
9D028068  00000000   NOP
150:                       break;
151:                 
152:                    default:
153:                 #ifdef NOFRENDO_DEBUG
154:                       log_printf("wrote $%02X to $%04X", value, address);
155:                 #endif
156:                       break;
157:                    }
158:                 }
159:                 
160:                 static void map22_write(uint32 address, uint8 value)
161:                 {
162:                    int reg = address >> 12;
9D028568  00041B02   SRL V1, A0, 12
163:                    
164:                    switch (reg)
9D02856C  2462FFF8   ADDIU V0, V1, -8
9D028570  2C470007   SLTIU A3, V0, 7
9D028574  10E00029   BEQ A3, ZERO, .LVL153
9D028578  00A03021   ADDU A2, A1, ZERO
9D02857C  00021080   SLL V0, V0, 2
9D028580  3C059D03   LUI A1, -25341
9D028584  24A58598   ADDIU A1, A1, -31336
9D028588  00A21021   ADDU V0, A1, V0
9D02858C  8C420000   LW V0, 0(V0)
9D028590  00400008   JR V0
9D028594  00000000   NOP
165:                    {
166:                    case 0x8:
167:                       mmc_bankrom(8, 0x8000, value);
9D0285F0  24040008   ADDIU A0, ZERO, 8
9D0285F4  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0285F8  34058000   ORI A1, ZERO, -32768
168:                       break;
169:                    
170:                    case 0xA:
171:                       mmc_bankrom(8, 0xA000, value);
9D0285B4  24040008   ADDIU A0, ZERO, 8
9D0285B8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0285BC  3405A000   ORI A1, ZERO, -24576
172:                       break;
173:                 
174:                    case 0x9:
175:                       switch (value & 3)
9D0285C0  30C60003   ANDI A2, A2, 3
9D0285C4  24020002   ADDIU V0, ZERO, 2
9D0285C8  10C20016   BEQ A2, V0, .LBE10
9D0285CC  24020003   ADDIU V0, ZERO, 3
9D0285D0  10C2001D   BEQ A2, V0, .LVL157
9D0285D4  24020001   ADDIU V0, ZERO, 1
9D0285D8  10C20017   BEQ A2, V0, .LVL156
9D0285DC  00002021   ADDU A0, ZERO, ZERO
176:                       {
177:                       case 0:
178:                          ppu_mirror(0, 1, 0, 1); /* vertical */
9D0285E0  24050001   ADDIU A1, ZERO, 1
9D0285E4  00003021   ADDU A2, ZERO, ZERO
9D0285E8  0B406E5E   J ppu_mirror
9D0285EC  24070001   ADDIU A3, ZERO, 1
179:                          break;
180:                 
181:                       case 1: 
182:                          ppu_mirror(0, 0, 1, 1); /* horizontal */
9D028638  00002821   ADDU A1, ZERO, ZERO
9D02863C  24060001   ADDIU A2, ZERO, 1
9D028640  0B406E5E   J ppu_mirror
9D028644  24070001   ADDIU A3, ZERO, 1
183:                          break;
184:                 
185:                       case 2:
186:                          ppu_mirror(1, 1, 1, 1);
9D028624  24040001   ADDIU A0, ZERO, 1
9D028628  24050001   ADDIU A1, ZERO, 1
9D02862C  24060001   ADDIU A2, ZERO, 1
9D028630  0B406E5E   J ppu_mirror
9D028634  24070001   ADDIU A3, ZERO, 1
187:                          break;
188:                 
189:                       case 3:
190:                          ppu_mirror(0, 0, 0, 0);
9D028648  00002021   ADDU A0, ZERO, ZERO
9D02864C  00002821   ADDU A1, ZERO, ZERO
9D028650  00003021   ADDU A2, ZERO, ZERO
9D028654  0B406E5E   J ppu_mirror
9D028658  00003821   ADDU A3, ZERO, ZERO
191:                          break;
192:                       }
193:                       break;
194:                 
195:                    case 0xB:
196:                    case 0xC:
197:                    case 0xD:
198:                    case 0xE:
199:                       {
200:                          int loc = (((reg - 0xB) << 1) + (address & 1)) << 10;
9D0285FC  2465FFF5   ADDIU A1, V1, -11
9D028600  00052840   SLL A1, A1, 1
9D028604  30840001   ANDI A0, A0, 1
9D028608  00A42821   ADDU A1, A1, A0
201:                          mmc_bankvrom(1, loc, value >> 1);
9D02860C  24040001   ADDIU A0, ZERO, 1
9D028610  00052A80   SLL A1, A1, 10
9D028614  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028618  00063042   SRL A2, A2, 1
9D02861C  03E00008   JR RA
9D028620  00000000   NOP
9D028624  24040001   ADDIU A0, ZERO, 1
9D028628  24050001   ADDIU A1, ZERO, 1
9D02862C  24060001   ADDIU A2, ZERO, 1
9D028630  0B406E5E   J ppu_mirror
9D028634  24070001   ADDIU A3, ZERO, 1
9D028638  00002821   ADDU A1, ZERO, ZERO
9D02863C  24060001   ADDIU A2, ZERO, 1
9D028640  0B406E5E   J ppu_mirror
9D028644  24070001   ADDIU A3, ZERO, 1
9D028648  00002021   ADDU A0, ZERO, ZERO
9D02864C  00002821   ADDU A1, ZERO, ZERO
9D028650  00003021   ADDU A2, ZERO, ZERO
9D028654  0B406E5E   J ppu_mirror
9D028658  00003821   ADDU A3, ZERO, ZERO
202:                       }
203:                       break;
204:                 
205:                    default:
206:                       break;
207:                    }
208:                 }
209:                 
210:                 static void map23_write(uint32 address, uint8 value)
211:                 {
212:                    switch (address)
9D02806C  3402C008   ORI V0, ZERO, -16376
9D028070  108200E9   BEQ A0, V0, 0x9D028418
9D028074  00A03021   ADDU A2, A1, ZERO
9D028078  3402C009   ORI V0, ZERO, -16375
9D02807C  0082102B   SLTU V0, A0, V0
9D028080  14400030   BNE V0, ZERO, .LVL77
9D028084  3402E001   ORI V0, ZERO, -8191
9D028088  108200EB   BEQ A0, V0, .LVL115
9D02808C  3402E002   ORI V0, ZERO, -8190
9D028090  0082102B   SLTU V0, A0, V0
9D028094  14400013   BNE V0, ZERO, 0x9D0280E4
9D028098  3402E00C   ORI V0, ZERO, -8180
9D02809C  108200EE   BEQ A0, V0, .LVL118
9D0280A0  3402E00D   ORI V0, ZERO, -8179
9D0280A4  0082102B   SLTU V0, A0, V0
9D0280A8  14400053   BNE V0, ZERO, .LVL83
9D0280AC  3402F004   ORI V0, ZERO, -4092
9D0280B0  108200F1   BEQ A0, V0, .LVL121
9D0280B4  3402F005   ORI V0, ZERO, -4091
9D0280B8  0082102B   SLTU V0, A0, V0
9D0280BC  144000CC   BNE V0, ZERO, .LVL112
9D0280C0  3402F008   ORI V0, ZERO, -4088
9D0280C4  10820097   BEQ A0, V0, .LVL95
9D0280C8  3402F00C   ORI V0, ZERO, -4084
9D0280CC  14820110   BNE A0, V0, 0x9D028510
9D0280D0  3C02A001   LUI V0, -24575
9D0280E4  3402D003   ORI V0, ZERO, -12285
9D0280E8  108200B9   BEQ A0, V0, .LVL109
9D0280EC  3402D004   ORI V0, ZERO, -12284
9D0280F0  0082182B   SLTU V1, A0, V0
9D0280F4  5460002F   BNEL V1, ZERO, .LVL80
9D0280F8  3402D000   ORI V0, ZERO, -12288
9D0280FC  3403D008   ORI V1, ZERO, -12280
9D028100  10830035   BEQ A0, V1, 0x9D0281D8
9D028104  3403D009   ORI V1, ZERO, -12279
9D028108  0083182B   SLTU V1, A0, V1
9D02810C  146000FE   BNE V1, ZERO, .LVL132
9D028110  00000000   NOP
9D028114  3402D00C   ORI V0, ZERO, -12276
9D028118  108200AD   BEQ A0, V0, .LVL109
9D02811C  3402E000   ORI V0, ZERO, -8192
9D028120  148200FB   BNE A0, V0, 0x9D028510
9D028124  938380FE   LBU V1, -32514(GP)
9D028144  3402B002   ORI V0, ZERO, -20478
9D028148  108200E4   BEQ A0, V0, .LVL127
9D02814C  3402B003   ORI V0, ZERO, -20477
9D028150  0082102B   SLTU V0, A0, V0
9D028154  14400039   BNE V0, ZERO, .LVL86
9D028158  3402C000   ORI V0, ZERO, -16384
9D02815C  1082007A   BEQ A0, V0, 0x9D028348
9D028160  3402C001   ORI V0, ZERO, -16383
9D028164  0082102B   SLTU V0, A0, V0
9D028168  10400048   BEQ V0, ZERO, .LVL89
9D02816C  3402C002   ORI V0, ZERO, -16382
9D028170  3402B004   ORI V0, ZERO, -20476
9D028174  1082008E   BEQ A0, V0, 0x9D0283B0
9D028178  0082102B   SLTU V0, A0, V0
9D02817C  14400006   BNE V0, ZERO, 0x9D028198
9D028180  93838101   LBU V1, -32511(GP)
9D028184  3402B008   ORI V0, ZERO, -20472
9D028188  108200D4   BEQ A0, V0, .LVL127
9D02818C  3402B00C   ORI V0, ZERO, -20468
9D028190  148200F3   BNE A0, V0, .LVL141
9D028194  00000000   NOP
9D0281B4  108200C1   BEQ A0, V0, .LVL124
9D0281B8  3402D001   ORI V0, ZERO, -12287
9D0281BC  0082182B   SLTU V1, A0, V0
9D0281C0  54600069   BNEL V1, ZERO, .LVL101
9D0281C4  3402C00C   ORI V0, ZERO, -16372
9D0281C8  108200B4   BEQ A0, V0, 0x9D02849C
9D0281CC  3402D002   ORI V0, ZERO, -12286
9D0281D0  148200E3   BNE A0, V0, .LVL141
9D0281D4  00000000   NOP
9D0281F8  3402E003   ORI V0, ZERO, -8189
9D0281FC  10820096   BEQ A0, V0, .LVL118
9D028200  0082102B   SLTU V0, A0, V0
9D028204  14400005   BNE V0, ZERO, 0x9D02821C
9D028208  3402E004   ORI V0, ZERO, -8188
9D02820C  1082008A   BEQ A0, V0, .LVL115
9D028210  3402E008   ORI V0, ZERO, -8184
9D028214  148200D2   BNE A0, V0, .LVL141
9D028218  00000000   NOP
9D02823C  34029008   ORI V0, ZERO, -28664
9D028240  1082002C   BEQ A0, V0, 0x9D0282F4
9D028244  34029009   ORI V0, ZERO, -28663
9D028248  0082102B   SLTU V0, A0, V0
9D02824C  1440001F   BNE V0, ZERO, .LVL92
9D028250  3402AFFF   ORI V0, ZERO, -20481
9D028254  108200A9   BEQ A0, V0, .LVL130
9D028258  3402B000   ORI V0, ZERO, -20480
9D02825C  0082182B   SLTU V1, A0, V0
9D028260  546000AD   BNEL V1, ZERO, 0x9D028518
9D028264  3402A000   ORI V0, ZERO, -24576
9D028268  1482004E   BNE A0, V0, .LVL106
9D02826C  938380F8   LBU V1, -32520(GP)
9D02828C  10820062   BEQ A0, V0, 0x9D028418
9D028290  0082102B   SLTU V0, A0, V0
9D028294  14400005   BNE V0, ZERO, 0x9D0282AC
9D028298  3402C003   ORI V0, ZERO, -16381
9D02829C  10820034   BEQ A0, V0, 0x9D028370
9D0282A0  3402C004   ORI V0, ZERO, -16380
9D0282A4  148200AE   BNE A0, V0, .LVL141
9D0282A8  00000000   NOP
9D0282CC  34028FFF   ORI V0, ZERO, -28673
9D0282D0  10820031   BEQ A0, V0, 0x9D028398
9D0282D4  34029000   ORI V0, ZERO, -28672
9D0282D8  0082182B   SLTU V1, A0, V0
9D0282DC  5460002C   BNEL V1, ZERO, .LVL104
9D0282E0  34028000   ORI V0, ZERO, -32768
9D0282E4  10820003   BEQ A0, V0, 0x9D0282F4
9D0282E8  34029004   ORI V0, ZERO, -28668
9D0282EC  1482009C   BNE A0, V0, .LVL141
9D0282F0  00000000   NOP
9D028368  1482007D   BNE A0, V0, .LVL141
9D02836C  00000000   NOP
9D028390  14820073   BNE A0, V0, .LVL141
9D028394  00000000   NOP
9D0283A4  3402B001   ORI V0, ZERO, -20479
9D0283A8  1482006D   BNE A0, V0, .LVL141
9D0283AC  00000000   NOP
9D0283F0  3402F000   ORI V0, ZERO, -4096
9D0283F4  14820046   BNE A0, V0, 0x9D028510
9D0283F8  3C02A001   LUI V0, -24575
9D028508  1082FFE5   BEQ A0, V0, 0x9D0284A0
9D02850C  93838104   LBU V1, -32508(GP)
9D028510  03E00008   JR RA
9D028514  00000000   NOP
9D028518  1082FFF9   BEQ A0, V0, 0x9D028500
9D02851C  24040008   ADDIU A0, ZERO, 8
9D028520  03E00008   JR RA
9D028524  00000000   NOP
213:                    {
214:                    case 0x8000:
215:                    case 0x8FFF:
216:                       mmc_bankrom(8, 0x8000, value);
9D028398  24040008   ADDIU A0, ZERO, 8
9D02839C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0283A0  34058000   ORI A1, ZERO, -32768
217:                       break;
218:                 
219:                    case 0xA000:
220:                    case 0xAFFF:
221:                       mmc_bankrom(8, 0xA000, value);
9D0284FC  24040008   ADDIU A0, ZERO, 8
9D028500  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D028504  3405A000   ORI A1, ZERO, -24576
222:                       break;
223:                    
224:                    case 0x9000:
225:                    case 0x9004:
226:                    case 0x9008:
227:                       switch(value & 3)
9D0282F4  30C60003   ANDI A2, A2, 3
9D0282F8  24020002   ADDIU V0, ZERO, 2
9D0282FC  10C20093   BEQ A2, V0, .LVL138
9D028300  24020003   ADDIU V0, ZERO, 3
9D028304  10C2008C   BEQ A2, V0, .LVL135
9D028308  24020001   ADDIU V0, ZERO, 1
9D02830C  10C20086   BEQ A2, V0, 0x9D028528
9D028310  00002021   ADDU A0, ZERO, ZERO
228:                       {
229:                       case 0:
230:                          ppu_mirror(0, 1, 0, 1); /* vertical */
9D028314  24050001   ADDIU A1, ZERO, 1
9D028318  00003021   ADDU A2, ZERO, ZERO
9D02831C  0B406E5E   J ppu_mirror
9D028320  24070001   ADDIU A3, ZERO, 1
231:                          break;
232:                 
233:                       case 1: 
234:                          ppu_mirror(0, 0, 1, 1); /* horizontal */
9D028528  00002821   ADDU A1, ZERO, ZERO
9D02852C  24060001   ADDIU A2, ZERO, 1
9D028530  0B406E5E   J ppu_mirror
9D028534  24070001   ADDIU A3, ZERO, 1
235:                          break;
236:                 
237:                       case 2:
238:                          ppu_mirror(0, 0, 0, 0);
9D02854C  00002021   ADDU A0, ZERO, ZERO
9D028550  00002821   ADDU A1, ZERO, ZERO
9D028554  00003021   ADDU A2, ZERO, ZERO
9D028558  0B406E5E   J ppu_mirror
9D02855C  00003821   ADDU A3, ZERO, ZERO
9D028560  03E00008   JR RA
9D028564  00000000   NOP
239:                          break;
240:                 
241:                       case 3:
242:                          ppu_mirror(1, 1, 1, 1);
9D028538  24040001   ADDIU A0, ZERO, 1
9D02853C  24050001   ADDIU A1, ZERO, 1
9D028540  24060001   ADDIU A2, ZERO, 1
9D028544  0B406E5E   J ppu_mirror
9D028548  24070001   ADDIU A3, ZERO, 1
243:                          break;
244:                       }
245:                       break;
246:                 
247:                    case 0xB000: VRC_VBANK(0,value,0); break;
9D028270  30A2000F   ANDI V0, A1, 15
9D028274  24040001   ADDIU A0, ZERO, 1
9D028278  00033100   SLL A2, V1, 4
9D02827C  00002821   ADDU A1, ZERO, ZERO
9D028280  00C23021   ADDU A2, A2, V0
9D028284  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028288  A3828100   SB V0, -32512(GP)
248:                    case 0xB001:
249:                    case 0xB004: VRC_VBANK(0,value,1); break;
9D0283B0  93838100   LBU V1, -32512(GP)
9D0283B4  30C2000F   ANDI V0, A2, 15
9D0283B8  00023100   SLL A2, V0, 4
9D0283BC  24040001   ADDIU A0, ZERO, 1
9D0283C0  00002821   ADDU A1, ZERO, ZERO
9D0283C4  00C33021   ADDU A2, A2, V1
9D0283C8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0283CC  A38280F8   SB V0, -32520(GP)
250:                    case 0xB002:
251:                    case 0xB008: VRC_VBANK(1,value,0); break;
9D0284DC  938380F9   LBU V1, -32519(GP)
9D0284E0  30C2000F   ANDI V0, A2, 15
9D0284E4  24040001   ADDIU A0, ZERO, 1
9D0284E8  00033100   SLL A2, V1, 4
9D0284EC  24050400   ADDIU A1, ZERO, 1024
9D0284F0  00C23021   ADDU A2, A2, V0
9D0284F4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284F8  A3828101   SB V0, -32511(GP)
252:                    case 0xB003:
253:                    case 0xB00C: VRC_VBANK(1,value,1); break;
9D028198  30C2000F   ANDI V0, A2, 15
9D02819C  00023100   SLL A2, V0, 4
9D0281A0  24040001   ADDIU A0, ZERO, 1
9D0281A4  24050400   ADDIU A1, ZERO, 1024
9D0281A8  00C33021   ADDU A2, A2, V1
9D0281AC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0281B0  A38280F9   SB V0, -32519(GP)
254:                    case 0xC000: VRC_VBANK(2,value,0); break;
9D028348  938380FA   LBU V1, -32518(GP)
9D02834C  30A2000F   ANDI V0, A1, 15
9D028350  24040001   ADDIU A0, ZERO, 1
9D028354  00033100   SLL A2, V1, 4
9D028358  24050800   ADDIU A1, ZERO, 2048
9D02835C  00C23021   ADDU A2, A2, V0
9D028360  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028364  A3828102   SB V0, -32510(GP)
255:                    case 0xC001:
256:                    case 0xC004: VRC_VBANK(2,value,1); break;
9D0282AC  93838102   LBU V1, -32510(GP)
9D0282B0  30C2000F   ANDI V0, A2, 15
9D0282B4  00023100   SLL A2, V0, 4
9D0282B8  24040001   ADDIU A0, ZERO, 1
9D0282BC  24050800   ADDIU A1, ZERO, 2048
9D0282C0  00C33021   ADDU A2, A2, V1
9D0282C4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0282C8  A38280FA   SB V0, -32518(GP)
257:                    case 0xC002:
258:                    case 0xC008: VRC_VBANK(3,value,0); break;
9D028418  938380FB   LBU V1, -32517(GP)
9D02841C  30C2000F   ANDI V0, A2, 15
9D028420  24040001   ADDIU A0, ZERO, 1
9D028424  00033100   SLL A2, V1, 4
9D028428  24050C00   ADDIU A1, ZERO, 3072
9D02842C  00C23021   ADDU A2, A2, V0
9D028430  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028434  A3828103   SB V0, -32509(GP)
259:                    case 0xC003:
260:                    case 0xC00C: VRC_VBANK(3,value,1); break;
9D028370  93838103   LBU V1, -32509(GP)
9D028374  30C2000F   ANDI V0, A2, 15
9D028378  00023100   SLL A2, V0, 4
9D02837C  24040001   ADDIU A0, ZERO, 1
9D028380  24050C00   ADDIU A1, ZERO, 3072
9D028384  00C33021   ADDU A2, A2, V1
9D028388  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02838C  A38280FB   SB V0, -32517(GP)
261:                    case 0xD000: VRC_VBANK(4,value,0); break;
9D0284BC  938380FC   LBU V1, -32516(GP)
9D0284C0  30A2000F   ANDI V0, A1, 15
9D0284C4  24040001   ADDIU A0, ZERO, 1
9D0284C8  00033100   SLL A2, V1, 4
9D0284CC  24051000   ADDIU A1, ZERO, 4096
9D0284D0  00C23021   ADDU A2, A2, V0
9D0284D4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284D8  A3828104   SB V0, -32508(GP)
262:                    case 0xD001:
263:                    case 0xD004: VRC_VBANK(4,value,1); break;
9D02849C  93838104   LBU V1, -32508(GP)
9D0284A0  30C2000F   ANDI V0, A2, 15
9D0284A4  00023100   SLL A2, V0, 4
9D0284A8  24040001   ADDIU A0, ZERO, 1
9D0284AC  24051000   ADDIU A1, ZERO, 4096
9D0284B0  00C33021   ADDU A2, A2, V1
9D0284B4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284B8  A38280FC   SB V0, -32516(GP)
264:                    case 0xD002:
265:                    case 0xD008: VRC_VBANK(5,value,0); break;
9D0281D8  938380FD   LBU V1, -32515(GP)
9D0281DC  30C2000F   ANDI V0, A2, 15
9D0281E0  24040001   ADDIU A0, ZERO, 1
9D0281E4  00033100   SLL A2, V1, 4
9D0281E8  24051400   ADDIU A1, ZERO, 5120
9D0281EC  00C23021   ADDU A2, A2, V0
9D0281F0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0281F4  A3828105   SB V0, -32507(GP)
266:                    case 0xD003:
267:                    case 0xD00C: VRC_VBANK(5,value,1); break;
9D0283D0  93838105   LBU V1, -32507(GP)
9D0283D4  30C2000F   ANDI V0, A2, 15
9D0283D8  00023100   SLL A2, V0, 4
9D0283DC  24040001   ADDIU A0, ZERO, 1
9D0283E0  24051400   ADDIU A1, ZERO, 5120
9D0283E4  00C33021   ADDU A2, A2, V1
9D0283E8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0283EC  A38280FD   SB V0, -32515(GP)
268:                    case 0xE000: VRC_VBANK(6,value,0); break;
9D028128  30A2000F   ANDI V0, A1, 15
9D02812C  24040001   ADDIU A0, ZERO, 1
9D028130  00033100   SLL A2, V1, 4
9D028134  24051800   ADDIU A1, ZERO, 6144
9D028138  00C23021   ADDU A2, A2, V0
9D02813C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028140  A3828106   SB V0, -32506(GP)
269:                    case 0xE001:
270:                    case 0xE004: VRC_VBANK(6,value,1); break;
9D028438  93838106   LBU V1, -32506(GP)
9D02843C  30C2000F   ANDI V0, A2, 15
9D028440  00023100   SLL A2, V0, 4
9D028444  24040001   ADDIU A0, ZERO, 1
9D028448  24051800   ADDIU A1, ZERO, 6144
9D02844C  00C33021   ADDU A2, A2, V1
9D028450  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028454  A38280FE   SB V0, -32514(GP)
271:                    case 0xE002:
272:                    case 0xE008: VRC_VBANK(7,value,0); break;
9D02821C  938380FF   LBU V1, -32513(GP)
9D028220  30C2000F   ANDI V0, A2, 15
9D028224  24040001   ADDIU A0, ZERO, 1
9D028228  00033100   SLL A2, V1, 4
9D02822C  24051C00   ADDIU A1, ZERO, 7168
9D028230  00C23021   ADDU A2, A2, V0
9D028234  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028238  A3828107   SB V0, -32505(GP)
273:                    case 0xE003:
274:                    case 0xE00C: VRC_VBANK(7,value,1); break;
9D028458  93838107   LBU V1, -32505(GP)
9D02845C  30C2000F   ANDI V0, A2, 15
9D028460  00023100   SLL A2, V0, 4
9D028464  24040001   ADDIU A0, ZERO, 1
9D028468  24051C00   ADDIU A1, ZERO, 7168
9D02846C  00C33021   ADDU A2, A2, V1
9D028470  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028474  A38280FF   SB V0, -32513(GP)
275:                 
276:                    case 0xF000: 
277:                       irq.latch &= 0xF0;
9D028400  8C430008   LW V1, 8(V0)
9D028408  306300F0   ANDI V1, V1, 240
278:                       irq.latch |= (value & 0x0F);
9D0283FC  2442B930   ADDIU V0, V0, -18128
9D028404  30A6000F   ANDI A2, A1, 15
9D02840C  00C33025   OR A2, A2, V1
279:                       break;
9D028410  03E00008   JR RA
9D028414  AC460008   SW A2, 8(V0)
280:                 
281:                    case 0xF004: 
282:                       irq.latch &= 0x0F;
9D028480  8C430008   LW V1, 8(V0)
9D02848C  3063000F   ANDI V1, V1, 15
283:                       irq.latch |= ((value & 0x0F) << 4);
9D028478  3C02A001   LUI V0, -24575
9D02847C  2442B930   ADDIU V0, V0, -18128
9D028484  00053100   SLL A2, A1, 4
9D028488  30C600FF   ANDI A2, A2, 255
9D028490  00C31825   OR V1, A2, V1
284:                       break;
9D028494  03E00008   JR RA
9D028498  AC430008   SW V1, 8(V0)
285:                 
286:                    case 0xF008:
287:                       irq.enabled = (value >> 1) & 0x01;
9D028324  3C03A001   LUI V1, -24575
9D028328  2462B930   ADDIU V0, V1, -18128
9D028330  7CA50040   EXT A1, A1, 1, 1
9D028338  AC450004   SW A1, 4(V0)
288:                       irq.wait_state = value & 0x01;
9D028334  30C60001   ANDI A2, A2, 1
9D02833C  AC46000C   SW A2, 12(V0)
289:                       irq.counter = irq.latch;
9D02832C  8C440008   LW A0, 8(V0)
290:                       break;
9D028340  03E00008   JR RA
9D028344  AC64B930   SW A0, -18128(V1)
291:                 
292:                    case 0xF00C:
293:                       irq.enabled = irq.wait_state;
9D0280D4  2442B930   ADDIU V0, V0, -18128
9D0280D8  8C43000C   LW V1, 12(V0)
9D0280DC  03E00008   JR RA
9D0280E0  AC430004   SW V1, 4(V0)
9D0280E4  3402D003   ORI V0, ZERO, -12285
9D0280E8  108200B9   BEQ A0, V0, .LVL109
9D0280EC  3402D004   ORI V0, ZERO, -12284
9D0280F0  0082182B   SLTU V1, A0, V0
9D0280F4  5460002F   BNEL V1, ZERO, .LVL80
9D0280F8  3402D000   ORI V0, ZERO, -12288
9D0280FC  3403D008   ORI V1, ZERO, -12280
9D028100  10830035   BEQ A0, V1, 0x9D0281D8
9D028104  3403D009   ORI V1, ZERO, -12279
9D028108  0083182B   SLTU V1, A0, V1
9D02810C  146000FE   BNE V1, ZERO, .LVL132
9D028110  00000000   NOP
9D028114  3402D00C   ORI V0, ZERO, -12276
9D028118  108200AD   BEQ A0, V0, .LVL109
9D02811C  3402E000   ORI V0, ZERO, -8192
9D028120  148200FB   BNE A0, V0, 0x9D028510
9D028124  938380FE   LBU V1, -32514(GP)
9D028128  30A2000F   ANDI V0, A1, 15
9D02812C  24040001   ADDIU A0, ZERO, 1
9D028130  00033100   SLL A2, V1, 4
9D028134  24051800   ADDIU A1, ZERO, 6144
9D028138  00C23021   ADDU A2, A2, V0
9D02813C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028140  A3828106   SB V0, -32506(GP)
9D028144  3402B002   ORI V0, ZERO, -20478
9D028148  108200E4   BEQ A0, V0, .LVL127
9D02814C  3402B003   ORI V0, ZERO, -20477
9D028150  0082102B   SLTU V0, A0, V0
9D028154  14400039   BNE V0, ZERO, .LVL86
9D028158  3402C000   ORI V0, ZERO, -16384
9D02815C  1082007A   BEQ A0, V0, 0x9D028348
9D028160  3402C001   ORI V0, ZERO, -16383
9D028164  0082102B   SLTU V0, A0, V0
9D028168  10400048   BEQ V0, ZERO, .LVL89
9D02816C  3402C002   ORI V0, ZERO, -16382
9D028170  3402B004   ORI V0, ZERO, -20476
9D028174  1082008E   BEQ A0, V0, 0x9D0283B0
9D028178  0082102B   SLTU V0, A0, V0
9D02817C  14400006   BNE V0, ZERO, 0x9D028198
9D028180  93838101   LBU V1, -32511(GP)
9D028184  3402B008   ORI V0, ZERO, -20472
9D028188  108200D4   BEQ A0, V0, .LVL127
9D02818C  3402B00C   ORI V0, ZERO, -20468
9D028190  148200F3   BNE A0, V0, .LVL141
9D028194  00000000   NOP
9D028198  30C2000F   ANDI V0, A2, 15
9D02819C  00023100   SLL A2, V0, 4
9D0281A0  24040001   ADDIU A0, ZERO, 1
9D0281A4  24050400   ADDIU A1, ZERO, 1024
9D0281A8  00C33021   ADDU A2, A2, V1
9D0281AC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0281B0  A38280F9   SB V0, -32519(GP)
9D0281B4  108200C1   BEQ A0, V0, .LVL124
9D0281B8  3402D001   ORI V0, ZERO, -12287
9D0281BC  0082182B   SLTU V1, A0, V0
9D0281C0  54600069   BNEL V1, ZERO, .LVL101
9D0281C4  3402C00C   ORI V0, ZERO, -16372
9D0281C8  108200B4   BEQ A0, V0, 0x9D02849C
9D0281CC  3402D002   ORI V0, ZERO, -12286
9D0281D0  148200E3   BNE A0, V0, .LVL141
9D0281D4  00000000   NOP
9D0281D8  938380FD   LBU V1, -32515(GP)
9D0281DC  30C2000F   ANDI V0, A2, 15
9D0281E0  24040001   ADDIU A0, ZERO, 1
9D0281E4  00033100   SLL A2, V1, 4
9D0281E8  24051400   ADDIU A1, ZERO, 5120
9D0281EC  00C23021   ADDU A2, A2, V0
9D0281F0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0281F4  A3828105   SB V0, -32507(GP)
9D0281F8  3402E003   ORI V0, ZERO, -8189
9D0281FC  10820096   BEQ A0, V0, .LVL118
9D028200  0082102B   SLTU V0, A0, V0
9D028204  14400005   BNE V0, ZERO, 0x9D02821C
9D028208  3402E004   ORI V0, ZERO, -8188
9D02820C  1082008A   BEQ A0, V0, .LVL115
9D028210  3402E008   ORI V0, ZERO, -8184
9D028214  148200D2   BNE A0, V0, .LVL141
9D028218  00000000   NOP
9D02821C  938380FF   LBU V1, -32513(GP)
9D028220  30C2000F   ANDI V0, A2, 15
9D028224  24040001   ADDIU A0, ZERO, 1
9D028228  00033100   SLL A2, V1, 4
9D02822C  24051C00   ADDIU A1, ZERO, 7168
9D028230  00C23021   ADDU A2, A2, V0
9D028234  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028238  A3828107   SB V0, -32505(GP)
9D02823C  34029008   ORI V0, ZERO, -28664
9D028240  1082002C   BEQ A0, V0, 0x9D0282F4
9D028244  34029009   ORI V0, ZERO, -28663
9D028248  0082102B   SLTU V0, A0, V0
9D02824C  1440001F   BNE V0, ZERO, .LVL92
9D028250  3402AFFF   ORI V0, ZERO, -20481
9D028254  108200A9   BEQ A0, V0, .LVL130
9D028258  3402B000   ORI V0, ZERO, -20480
9D02825C  0082182B   SLTU V1, A0, V0
9D028260  546000AD   BNEL V1, ZERO, 0x9D028518
9D028264  3402A000   ORI V0, ZERO, -24576
9D028268  1482004E   BNE A0, V0, .LVL106
9D02826C  938380F8   LBU V1, -32520(GP)
9D028270  30A2000F   ANDI V0, A1, 15
9D028274  24040001   ADDIU A0, ZERO, 1
9D028278  00033100   SLL A2, V1, 4
9D02827C  00002821   ADDU A1, ZERO, ZERO
9D028280  00C23021   ADDU A2, A2, V0
9D028284  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028288  A3828100   SB V0, -32512(GP)
9D02828C  10820062   BEQ A0, V0, 0x9D028418
9D028290  0082102B   SLTU V0, A0, V0
9D028294  14400005   BNE V0, ZERO, 0x9D0282AC
9D028298  3402C003   ORI V0, ZERO, -16381
9D02829C  10820034   BEQ A0, V0, 0x9D028370
9D0282A0  3402C004   ORI V0, ZERO, -16380
9D0282A4  148200AE   BNE A0, V0, .LVL141
9D0282A8  00000000   NOP
9D0282AC  93838102   LBU V1, -32510(GP)
9D0282B0  30C2000F   ANDI V0, A2, 15
9D0282B4  00023100   SLL A2, V0, 4
9D0282B8  24040001   ADDIU A0, ZERO, 1
9D0282BC  24050800   ADDIU A1, ZERO, 2048
9D0282C0  00C33021   ADDU A2, A2, V1
9D0282C4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0282C8  A38280FA   SB V0, -32518(GP)
9D0282CC  34028FFF   ORI V0, ZERO, -28673
9D0282D0  10820031   BEQ A0, V0, 0x9D028398
9D0282D4  34029000   ORI V0, ZERO, -28672
9D0282D8  0082182B   SLTU V1, A0, V0
9D0282DC  5460002C   BNEL V1, ZERO, .LVL104
9D0282E0  34028000   ORI V0, ZERO, -32768
9D0282E4  10820003   BEQ A0, V0, 0x9D0282F4
9D0282E8  34029004   ORI V0, ZERO, -28668
9D0282EC  1482009C   BNE A0, V0, .LVL141
9D0282F0  00000000   NOP
9D0282F4  30C60003   ANDI A2, A2, 3
9D0282F8  24020002   ADDIU V0, ZERO, 2
9D0282FC  10C20093   BEQ A2, V0, .LVL138
9D028300  24020003   ADDIU V0, ZERO, 3
9D028304  10C2008C   BEQ A2, V0, .LVL135
9D028308  24020001   ADDIU V0, ZERO, 1
9D02830C  10C20086   BEQ A2, V0, 0x9D028528
9D028310  00002021   ADDU A0, ZERO, ZERO
9D028314  24050001   ADDIU A1, ZERO, 1
9D028318  00003021   ADDU A2, ZERO, ZERO
9D02831C  0B406E5E   J ppu_mirror
9D028320  24070001   ADDIU A3, ZERO, 1
9D028324  3C03A001   LUI V1, -24575
9D028328  2462B930   ADDIU V0, V1, -18128
9D02832C  8C440008   LW A0, 8(V0)
9D028330  7CA50040   EXT A1, A1, 1, 1
9D028334  30C60001   ANDI A2, A2, 1
9D028338  AC450004   SW A1, 4(V0)
9D02833C  AC46000C   SW A2, 12(V0)
9D028340  03E00008   JR RA
9D028344  AC64B930   SW A0, -18128(V1)
9D028348  938380FA   LBU V1, -32518(GP)
9D02834C  30A2000F   ANDI V0, A1, 15
9D028350  24040001   ADDIU A0, ZERO, 1
9D028354  00033100   SLL A2, V1, 4
9D028358  24050800   ADDIU A1, ZERO, 2048
9D02835C  00C23021   ADDU A2, A2, V0
9D028360  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028364  A3828102   SB V0, -32510(GP)
9D028368  1482007D   BNE A0, V0, .LVL141
9D02836C  00000000   NOP
9D028370  93838103   LBU V1, -32509(GP)
9D028374  30C2000F   ANDI V0, A2, 15
9D028378  00023100   SLL A2, V0, 4
9D02837C  24040001   ADDIU A0, ZERO, 1
9D028380  24050C00   ADDIU A1, ZERO, 3072
9D028384  00C33021   ADDU A2, A2, V1
9D028388  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02838C  A38280FB   SB V0, -32517(GP)
9D028390  14820073   BNE A0, V0, .LVL141
9D028394  00000000   NOP
9D028398  24040008   ADDIU A0, ZERO, 8
9D02839C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0283A0  34058000   ORI A1, ZERO, -32768
9D0283A4  3402B001   ORI V0, ZERO, -20479
9D0283A8  1482006D   BNE A0, V0, .LVL141
9D0283AC  00000000   NOP
9D0283B0  93838100   LBU V1, -32512(GP)
9D0283B4  30C2000F   ANDI V0, A2, 15
9D0283B8  00023100   SLL A2, V0, 4
9D0283BC  24040001   ADDIU A0, ZERO, 1
9D0283C0  00002821   ADDU A1, ZERO, ZERO
9D0283C4  00C33021   ADDU A2, A2, V1
9D0283C8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0283CC  A38280F8   SB V0, -32520(GP)
9D0283D0  93838105   LBU V1, -32507(GP)
9D0283D4  30C2000F   ANDI V0, A2, 15
9D0283D8  00023100   SLL A2, V0, 4
9D0283DC  24040001   ADDIU A0, ZERO, 1
9D0283E0  24051400   ADDIU A1, ZERO, 5120
9D0283E4  00C33021   ADDU A2, A2, V1
9D0283E8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0283EC  A38280FD   SB V0, -32515(GP)
9D0283F0  3402F000   ORI V0, ZERO, -4096
9D0283F4  14820046   BNE A0, V0, 0x9D028510
9D0283F8  3C02A001   LUI V0, -24575
9D0283FC  2442B930   ADDIU V0, V0, -18128
9D028400  8C430008   LW V1, 8(V0)
9D028404  30A6000F   ANDI A2, A1, 15
9D028408  306300F0   ANDI V1, V1, 240
9D02840C  00C33025   OR A2, A2, V1
9D028410  03E00008   JR RA
9D028414  AC460008   SW A2, 8(V0)
9D028418  938380FB   LBU V1, -32517(GP)
9D02841C  30C2000F   ANDI V0, A2, 15
9D028420  24040001   ADDIU A0, ZERO, 1
9D028424  00033100   SLL A2, V1, 4
9D028428  24050C00   ADDIU A1, ZERO, 3072
9D02842C  00C23021   ADDU A2, A2, V0
9D028430  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028434  A3828103   SB V0, -32509(GP)
9D028438  93838106   LBU V1, -32506(GP)
9D02843C  30C2000F   ANDI V0, A2, 15
9D028440  00023100   SLL A2, V0, 4
9D028444  24040001   ADDIU A0, ZERO, 1
9D028448  24051800   ADDIU A1, ZERO, 6144
9D02844C  00C33021   ADDU A2, A2, V1
9D028450  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028454  A38280FE   SB V0, -32514(GP)
9D028458  93838107   LBU V1, -32505(GP)
9D02845C  30C2000F   ANDI V0, A2, 15
9D028460  00023100   SLL A2, V0, 4
9D028464  24040001   ADDIU A0, ZERO, 1
9D028468  24051C00   ADDIU A1, ZERO, 7168
9D02846C  00C33021   ADDU A2, A2, V1
9D028470  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D028474  A38280FF   SB V0, -32513(GP)
9D028478  3C02A001   LUI V0, -24575
9D02847C  2442B930   ADDIU V0, V0, -18128
9D028480  8C430008   LW V1, 8(V0)
9D028484  00053100   SLL A2, A1, 4
9D028488  30C600FF   ANDI A2, A2, 255
9D02848C  3063000F   ANDI V1, V1, 15
9D028490  00C31825   OR V1, A2, V1
9D028494  03E00008   JR RA
9D028498  AC430008   SW V1, 8(V0)
9D02849C  93838104   LBU V1, -32508(GP)
9D0284A0  30C2000F   ANDI V0, A2, 15
9D0284A4  00023100   SLL A2, V0, 4
9D0284A8  24040001   ADDIU A0, ZERO, 1
9D0284AC  24051000   ADDIU A1, ZERO, 4096
9D0284B0  00C33021   ADDU A2, A2, V1
9D0284B4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284B8  A38280FC   SB V0, -32516(GP)
9D0284BC  938380FC   LBU V1, -32516(GP)
9D0284C0  30A2000F   ANDI V0, A1, 15
9D0284C4  24040001   ADDIU A0, ZERO, 1
9D0284C8  00033100   SLL A2, V1, 4
9D0284CC  24051000   ADDIU A1, ZERO, 4096
9D0284D0  00C23021   ADDU A2, A2, V0
9D0284D4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284D8  A3828104   SB V0, -32508(GP)
9D0284DC  938380F9   LBU V1, -32519(GP)
9D0284E0  30C2000F   ANDI V0, A2, 15
9D0284E4  24040001   ADDIU A0, ZERO, 1
9D0284E8  00033100   SLL A2, V1, 4
9D0284EC  24050400   ADDIU A1, ZERO, 1024
9D0284F0  00C23021   ADDU A2, A2, V0
9D0284F4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0284F8  A3828101   SB V0, -32511(GP)
9D0284FC  24040008   ADDIU A0, ZERO, 8
9D028500  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D028504  3405A000   ORI A1, ZERO, -24576
9D028508  1082FFE5   BEQ A0, V0, 0x9D0284A0
9D02850C  93838104   LBU V1, -32508(GP)
9D028510  03E00008   JR RA
9D028514  00000000   NOP
9D028518  1082FFF9   BEQ A0, V0, 0x9D028500
9D02851C  24040008   ADDIU A0, ZERO, 8
9D028520  03E00008   JR RA
9D028524  00000000   NOP
9D028528  00002821   ADDU A1, ZERO, ZERO
9D02852C  24060001   ADDIU A2, ZERO, 1
9D028530  0B406E5E   J ppu_mirror
9D028534  24070001   ADDIU A3, ZERO, 1
9D028538  24040001   ADDIU A0, ZERO, 1
9D02853C  24050001   ADDIU A1, ZERO, 1
9D028540  24060001   ADDIU A2, ZERO, 1
9D028544  0B406E5E   J ppu_mirror
9D028548  24070001   ADDIU A3, ZERO, 1
9D02854C  00002021   ADDU A0, ZERO, ZERO
9D028550  00002821   ADDU A1, ZERO, ZERO
9D028554  00003021   ADDU A2, ZERO, ZERO
9D028558  0B406E5E   J ppu_mirror
9D02855C  00003821   ADDU A3, ZERO, ZERO
9D028560  03E00008   JR RA
9D028564  00000000   NOP
294:                       break;
295:                 
296:                    default:
297:                 #ifdef NOFRENDO_DEBUG
298:                       log_printf("wrote $%02X to $%04X",value,address);
299:                 #endif
300:                       break;
301:                    }
302:                 }
303:                 
304:                 static void vrc_hblank(int vblank) 
305:                 {
9D02865C  27BDFFE8   ADDIU SP, SP, -24
9D028660  AFBF0014   SW RA, 20(SP)
9D028664  AFB00010   SW S0, 16(SP)
306:                    UNUSED(vblank);
307:                 
308:                    if (irq.enabled)
9D028668  3C02A001   LUI V0, -24575
9D02866C  2450B930   ADDIU S0, V0, -18128
9D028670  8E030004   LW V1, 4(S0)
9D028674  10600005   BEQ V1, ZERO, 0x9D02868C
9D028678  8C43B930   LW V1, -18128(V0)
309:                    {
310:                       if (256 == ++irq.counter)
9D02867C  24630001   ADDIU V1, V1, 1
9D028680  24040100   ADDIU A0, ZERO, 256
9D028684  10640005   BEQ V1, A0, .LBB14
9D028688  AC43B930   SW V1, -18128(V0)
311:                       {
312:                          irq.counter = irq.latch;
9D02869C  8E030008   LW V1, 8(S0)
313:                          nes_irq();
9D0286A0  0F4094A8   JAL nes_irq
9D0286A4  AC43B930   SW V1, -18128(V0)
314:                          //irq.enabled = false;
315:                          irq.enabled = irq.wait_state;
9D0286A8  8E02000C   LW V0, 12(S0)
9D0286AC  AE020004   SW V0, 4(S0)
316:                       }
317:                    }
318:                 }
9D02868C  8FBF0014   LW RA, 20(SP)
9D028690  8FB00010   LW S0, 16(SP)
9D028694  03E00008   JR RA
9D028698  27BD0018   ADDIU SP, SP, 24
9D0286B0  8FBF0014   LW RA, 20(SP)
9D0286B4  8FB00010   LW S0, 16(SP)
9D0286B8  03E00008   JR RA
9D0286BC  27BD0018   ADDIU SP, SP, 24
319:                 
320:                 
321:                 
322:                 static map_memwrite map21_memwrite[] =
323:                 {
324:                    { 0x8000, 0xFFFF, map21_write },
325:                    {     -1,     -1, NULL }
326:                 };
327:                 
328:                 static map_memwrite map22_memwrite[] =
329:                 {
330:                    { 0x8000, 0xFFFF, map22_write },
331:                    {     -1,     -1, NULL }
332:                 };
333:                 
334:                 static map_memwrite map23_memwrite[] =
335:                 {
336:                    { 0x8000, 0xFFFF, map23_write },
337:                    {     -1,     -1, NULL }
338:                 };
339:                 
340:                 static void map21_getstate(SnssMapperBlock *state)
341:                 {
342:                    state->extraData.mapper21.irqCounter = irq.counter;
9D027A74  3C02A001   LUI V0, -24575
9D027A7C  8C43B930   LW V1, -18128(V0)
9D027A84  A0830018   SB V1, 24(A0)
343:                    state->extraData.mapper21.irqCounterEnabled = irq.enabled;
9D027A78  2445B930   ADDIU A1, V0, -18128
9D027A80  8CA20004   LW V0, 4(A1)
9D027A88  03E00008   JR RA
9D027A8C  A0820019   SB V0, 25(A0)
344:                 }
345:                 
346:                 static void map21_setstate(SnssMapperBlock *state)
347:                 {
348:                    irq.counter = state->extraData.mapper21.irqCounter;
9D027A90  90850018   LBU A1, 24(A0)
9D027A98  3C02A001   LUI V0, -24575
9D027AA0  AC45B930   SW A1, -18128(V0)
349:                    irq.enabled = state->extraData.mapper21.irqCounterEnabled;
9D027A94  90840019   LBU A0, 25(A0)
9D027A9C  2443B930   ADDIU V1, V0, -18128
9D027AA4  03E00008   JR RA
9D027AA8  AC640004   SW A0, 4(V1)
350:                 }
351:                 
352:                 mapintf_t map21_intf =
353:                 {
354:                    21, /* mapper number */
355:                    "Konami VRC4 A", /* mapper name */
356:                    vrc_init, /* init routine */
357:                    NULL, /* vblank callback */
358:                    vrc_hblank, /* hblank callback */
359:                    map21_getstate, /* get state (snss) */
360:                    map21_setstate, /* set state (snss) */
361:                    NULL, /* memory read structure */
362:                    map21_memwrite, /* memory write structure */
363:                    NULL /* external sound device */
364:                 };
365:                 
366:                 mapintf_t map22_intf =
367:                 {
368:                    22, /* mapper number */
369:                    "Konami VRC2 A", /* mapper name */
370:                    vrc_init, /* init routine */
371:                    NULL, /* vblank callback */
372:                    NULL, /* hblank callback */
373:                    NULL, /* get state (snss) */
374:                    NULL, /* set state (snss) */
375:                    NULL, /* memory read structure */
376:                    map22_memwrite, /* memory write structure */
377:                    NULL /* external sound device */
378:                 };
379:                 
380:                 mapintf_t map23_intf =
381:                 {
382:                    23, /* mapper number */
383:                    "Konami VRC2 B", /* mapper name */
384:                    vrc_init, /* init routine */
385:                    NULL, /* vblank callback */
386:                    vrc_hblank, /* hblank callback */
387:                    NULL, /* get state (snss) */
388:                    NULL, /* set state (snss) */
389:                    NULL, /* memory read structure */
390:                    map23_memwrite, /* memory write structure */
391:                    NULL /* external sound device */
392:                 };
393:                 
394:                 mapintf_t map25_intf =
395:                 {
396:                    25, /* mapper number */
397:                    "Konami VRC4 B", /* mapper name */
398:                    NULL, /* init routine */
399:                    NULL, /* vblank callback */
400:                    vrc_hblank, /* hblank callback */
401:                    NULL, /* get state (snss) */
402:                    NULL, /* set state (snss) */
403:                    NULL, /* memory read structure */
404:                    map21_memwrite, /* memory write structure */
405:                    NULL /* external sound device */
406:                 };
407:                 
408:                 /*
409:                 ** $Log: mapvrc.c,v $
410:                 ** Revision 1.2  2001/04/27 14:37:11  neil
411:                 ** wheeee
412:                 **
413:                 ** Revision 1.1  2001/04/27 12:54:40  neil
414:                 ** blah
415:                 **
416:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
417:                 ** initial
418:                 **
419:                 ** Revision 1.1  2000/10/24 12:19:33  matt
420:                 ** changed directory structure
421:                 **
422:                 ** Revision 1.10  2000/10/22 19:17:46  matt
423:                 ** mapper cleanups galore
424:                 **
425:                 ** Revision 1.9  2000/10/22 15:03:14  matt
426:                 ** simplified mirroring
427:                 **
428:                 ** Revision 1.8  2000/10/21 19:33:38  matt
429:                 ** many more cleanups
430:                 **
431:                 ** Revision 1.7  2000/10/10 13:58:17  matt
432:                 ** stroustrup squeezing his way in the door
433:                 **
434:                 ** Revision 1.6  2000/08/16 02:50:11  matt
435:                 ** random mapper cleanups
436:                 **
437:                 ** Revision 1.5  2000/07/15 23:52:20  matt
438:                 ** rounded out a bunch more mapper interfaces
439:                 **
440:                 ** Revision 1.4  2000/07/10 13:51:25  matt
441:                 ** using generic nes_irq() routine now
442:                 **
443:                 ** Revision 1.3  2000/07/10 05:29:03  matt
444:                 ** cleaned up some mirroring issues
445:                 **
446:                 ** Revision 1.2  2000/07/06 02:48:43  matt
447:                 ** clearly labelled structure members
448:                 **
449:                 ** Revision 1.1  2000/07/06 01:01:56  matt
450:                 ** initial revision
451:                 **
452:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map231.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map231.c
21:                  **
22:                  ** mapper 231 interface
23:                  ** $Id: map231.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 231: NINA-07, used in Wally Bear and the NO! Gang */
30:                  
31:                  static void map231_init(void)
32:                  {
33:                     mmc_bankrom(32, 0x8000, MMC_LASTBANK);
9D03645C  24040020   ADDIU A0, ZERO, 32
9D036460  34058000   ORI A1, ZERO, -32768
9D036464  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D036468  2406FFFF   ADDIU A2, ZERO, -1
34:                  }
35:                  
36:                  static void map231_write(uint32 address, uint8 value)
37:                  {
9D03646C  27BDFFE8   ADDIU SP, SP, -24
9D036470  AFBF0014   SW RA, 20(SP)
9D036474  AFB00010   SW S0, 16(SP)
9D036478  00A08021   ADDU S0, A1, ZERO
38:                     int bank, vbank;
39:                     UNUSED(address);
40:                  
41:                     bank = ((value & 0x80) >> 5) | (value & 0x03);
9D03647C  2402FF80   ADDIU V0, ZERO, -128
9D036480  00A23024   AND A2, A1, V0
9D036484  00063142   SRL A2, A2, 5
9D036488  30A20003   ANDI V0, A1, 3
42:                     vbank = (value >> 4) & 0x07;
43:                  
44:                     mmc_bankrom(32, 0x8000, bank);
9D03648C  24040020   ADDIU A0, ZERO, 32
9D036490  34058000   ORI A1, ZERO, -32768
9D036494  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D036498  00C23025   OR A2, A2, V0
45:                     mmc_bankvrom(8, 0x0000, vbank);
9D03649C  24040008   ADDIU A0, ZERO, 8
9D0364A0  00002821   ADDU A1, ZERO, ZERO
9D0364A4  7E061100   EXT A2, S0, 4, 3
9D0364B0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
46:                  }
9D0364A8  8FBF0014   LW RA, 20(SP)
9D0364AC  8FB00010   LW S0, 16(SP)
9D0364B0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0364B4  27BD0018   ADDIU SP, SP, 24
47:                  
48:                  static map_memwrite map231_memwrite[] =
49:                  {
50:                     { 0x8000, 0xFFFF, map231_write },
51:                     {     -1,     -1, NULL }
52:                  };
53:                  
54:                  mapintf_t map231_intf = 
55:                  {
56:                     231, /* mapper number */
57:                     "NINA-07", /* mapper name */
58:                     map231_init, /* init routine */
59:                     NULL, /* vblank callback */
60:                     NULL, /* hblank callback */
61:                     NULL, /* get state (snss) */
62:                     NULL, /* set state (snss) */
63:                     NULL, /* memory read structure */
64:                     map231_memwrite, /* memory write structure */
65:                     NULL /* external sound device */
66:                  };
67:                  
68:                  /*
69:                  ** $Log: map231.c,v $
70:                  ** Revision 1.2  2001/04/27 14:37:11  neil
71:                  ** wheeee
72:                  **
73:                  ** Revision 1.1  2001/04/27 12:54:40  neil
74:                  ** blah
75:                  **
76:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
77:                  ** initial
78:                  **
79:                  ** Revision 1.1  2000/10/24 12:19:33  matt
80:                  ** changed directory structure
81:                  **
82:                  ** Revision 1.4  2000/10/22 19:17:46  matt
83:                  ** mapper cleanups galore
84:                  **
85:                  ** Revision 1.3  2000/10/21 19:33:38  matt
86:                  ** many more cleanups
87:                  **
88:                  ** Revision 1.2  2000/08/16 02:50:11  matt
89:                  ** random mapper cleanups
90:                  **
91:                  ** Revision 1.1  2000/07/11 03:14:18  melanson
92:                  ** Initial commit for mappers 16, 34, and 231
93:                  **
94:                  **
95:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map099.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map99.c
21:                  **
22:                  ** mapper 99 interface
23:                  ** $Id: map099.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* Switch VROM for VS games */
31:                  static void map99_vromswitch(uint8 value)
32:                  {
33:                     int bank = (value & 0x04) >> 2;
9D0369E8  7C860080   EXT A2, A0, 2, 1
34:                     mmc_bankvrom(8, 0x0000, bank);
9D0369EC  00002821   ADDU A1, ZERO, ZERO
9D0369F0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0369F4  24040008   ADDIU A0, ZERO, 8
35:                  }
36:                  
37:                  /* mapper 99: VS. System */
38:                  static void map99_init(void)
39:                  {
9D0369B8  27BDFFE8   ADDIU SP, SP, -24
9D0369BC  AFBF0014   SW RA, 20(SP)
40:                     ppu_mirror(0, 1, 2, 3);
9D0369C0  00002021   ADDU A0, ZERO, ZERO
9D0369C4  24050001   ADDIU A1, ZERO, 1
9D0369C8  24060002   ADDIU A2, ZERO, 2
9D0369CC  0F406E5E   JAL ppu_mirror
9D0369D0  24070003   ADDIU A3, ZERO, 3
41:                     ppu_setvromswitch(map99_vromswitch);
9D0369D4  3C049D03   LUI A0, -25341
9D0369D8  248469E8   ADDIU A0, A0, 27112
9D0369E0  0B407177   J ppu_setvromswitch
9D0369E4  27BD0018   ADDIU SP, SP, 24
42:                  }
9D0369DC  8FBF0014   LW RA, 20(SP)
9D0369E0  0B407177   J ppu_setvromswitch
9D0369E4  27BD0018   ADDIU SP, SP, 24
43:                  
44:                  mapintf_t map99_intf =
45:                  {
46:                     99, /* mapper number */
47:                     "VS. System", /* mapper name */
48:                     map99_init, /* init routine */
49:                     NULL, /* vblank callback */
50:                     NULL, /* hblank callback */
51:                     NULL, /* get state (snss) */
52:                     NULL, /* set state (snss) */
53:                     NULL, /* memory read structure */
54:                     NULL, /* memory write structure */
55:                     NULL /* external sound device */
56:                  };
57:                  
58:                  /*
59:                  ** $Log: map099.c,v $
60:                  ** Revision 1.2  2001/04/27 14:37:11  neil
61:                  ** wheeee
62:                  **
63:                  ** Revision 1.1  2001/04/27 12:54:40  neil
64:                  ** blah
65:                  **
66:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
67:                  ** initial
68:                  **
69:                  ** Revision 1.1  2000/10/24 12:19:33  matt
70:                  ** changed directory structure
71:                  **
72:                  ** Revision 1.6  2000/10/22 19:17:47  matt
73:                  ** mapper cleanups galore
74:                  **
75:                  ** Revision 1.5  2000/10/21 19:33:38  matt
76:                  ** many more cleanups
77:                  **
78:                  ** Revision 1.4  2000/10/10 13:58:17  matt
79:                  ** stroustrup squeezing his way in the door
80:                  **
81:                  ** Revision 1.3  2000/07/10 05:29:03  matt
82:                  ** cleaned up some mirroring issues
83:                  **
84:                  ** Revision 1.2  2000/07/06 02:48:43  matt
85:                  ** clearly labelled structure members
86:                  **
87:                  ** Revision 1.1  2000/07/05 05:05:18  matt
88:                  ** initial revision
89:                  **
90:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map094.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map94.c
21:                  **
22:                  ** mapper 94 interface
23:                  ** $Id: map094.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 94: Senjou no Ookami */
30:                  static void map94_write(uint32 address, uint8 value)
31:                  {
32:                     UNUSED(address);
33:                  
34:                     /* ($8000-$FFFF) D7-D2 = switch $8000-$BFFF */
35:                     mmc_bankrom(16, 0x8000, value >> 2);
9D036E58  00053082   SRL A2, A1, 2
9D036E5C  24040010   ADDIU A0, ZERO, 16
9D036E60  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D036E64  34058000   ORI A1, ZERO, -32768
36:                  }
37:                  
38:                  static map_memwrite map94_memwrite[] =
39:                  {
40:                     { 0x8000, 0xFFFF, map94_write },
41:                     {     -1,     -1, NULL }
42:                  };
43:                  
44:                  mapintf_t map94_intf =
45:                  {
46:                     94, /* mapper number */
47:                     "Mapper 94", /* mapper name */
48:                     NULL, /* init routine */
49:                     NULL, /* vblank callback */
50:                     NULL, /* hblank callback */
51:                     NULL, /* get state (snss) */
52:                     NULL, /* set state (snss) */
53:                     NULL, /* memory read structure */
54:                     map94_memwrite, /* memory write structure */
55:                     NULL /* external sound device */
56:                  };
57:                  
58:                  /*
59:                  ** $Log: map094.c,v $
60:                  ** Revision 1.2  2001/04/27 14:37:11  neil
61:                  ** wheeee
62:                  **
63:                  ** Revision 1.1  2001/04/27 12:54:40  neil
64:                  ** blah
65:                  **
66:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
67:                  ** initial
68:                  **
69:                  ** Revision 1.1  2000/10/24 12:19:33  matt
70:                  ** changed directory structure
71:                  **
72:                  ** Revision 1.5  2000/10/22 19:17:47  matt
73:                  ** mapper cleanups galore
74:                  **
75:                  ** Revision 1.4  2000/10/21 19:33:38  matt
76:                  ** many more cleanups
77:                  **
78:                  ** Revision 1.3  2000/08/16 02:50:11  matt
79:                  ** random mapper cleanups
80:                  **
81:                  ** Revision 1.2  2000/07/06 02:48:43  matt
82:                  ** clearly labelled structure members
83:                  **
84:                  ** Revision 1.1  2000/07/06 01:01:56  matt
85:                  ** initial revision
86:                  **
87:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map085.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map85.c
21:                  **
22:                  ** mapper 85 interface
23:                  ** $Id: map085.c,v 1.3 2001/05/06 01:42:03 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <log.h>
30:                  
31:                  static struct
32:                  {
33:                     int counter, latch;
34:                     int wait_state;
35:                     bool enabled;
36:                  } irq;
37:                  
38:                  /* mapper 85: Konami VRC7 */
39:                  static void map85_write(uint32 address, uint8 value)
40:                  {
9D0319C4  00A03021   ADDU A2, A1, ZERO
41:                     uint8 bank = address >> 12;
42:                     uint8 reg = (address & 0x10) | ((address & 0x08) << 1);
9D0319A8  308200FF   ANDI V0, A0, 255
9D0319AC  7C843B00   EXT A0, A0, 12, 8
9D0319B0  30470008   ANDI A3, V0, 8
9D0319B8  00073840   SLL A3, A3, 1
9D0319BC  30420010   ANDI V0, V0, 16
43:                  
44:                     switch (bank)
9D0319B4  2484FFF8   ADDIU A0, A0, -8
9D0319C0  2C830008   SLTIU V1, A0, 8
9D0319C8  1060001A   BEQ V1, ZERO, 0x9D031A34
9D0319CC  00E21025   OR V0, A3, V0
9D0319D0  00042080   SLL A0, A0, 2
9D0319D4  3C039D03   LUI V1, -25341
9D0319D8  246319EC   ADDIU V1, V1, 6636
9D0319DC  00642021   ADDU A0, V1, A0
9D0319E0  8C830000   LW V1, 0(A0)
9D0319E4  00600008   JR V1
9D0319E8  00000000   NOP
45:                     {
46:                     case 0x08:
47:                        if (0x10 == reg)
9D031A70  14400023   BNE V0, ZERO, .LVL30
9D031A74  24040008   ADDIU A0, ZERO, 8
48:                           mmc_bankrom(8, 0xA000, value);
9D031B00  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031B04  3405A000   ORI A1, ZERO, -24576
49:                        else
50:                           mmc_bankrom(8, 0x8000, value);
9D031A78  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031A7C  34058000   ORI A1, ZERO, -32768
51:                        break;
52:                  
53:                     case 0x09:
54:                        /* 0x10 & 0x30 should be trapped by sound emulation */
55:                        mmc_bankrom(8, 0xC000, value);
9D031A80  24040008   ADDIU A0, ZERO, 8
9D031A84  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031A88  3405C000   ORI A1, ZERO, -16384
56:                        break;
57:                  
58:                     case 0x0A:
59:                        if (0x10 == reg)
9D031A8C  1440001A   BNE V0, ZERO, .LVL29
9D031A90  24040001   ADDIU A0, ZERO, 1
60:                           mmc_bankvrom(1, 0x0400, value);
9D031AF8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AFC  24050400   ADDIU A1, ZERO, 1024
61:                        else
62:                           mmc_bankvrom(1, 0x0000, value);
9D031A94  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031A98  00002821   ADDU A1, ZERO, ZERO
63:                        break;
64:                  
65:                     case 0x0B:
66:                        if (0x10 == reg)
9D031A9C  14400014   BNE V0, ZERO, .LVL28
9D031AA0  24040001   ADDIU A0, ZERO, 1
67:                           mmc_bankvrom(1, 0x0C00, value);
9D031AF0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AF4  24050C00   ADDIU A1, ZERO, 3072
68:                        else
69:                           mmc_bankvrom(1, 0x0800, value);
9D031AA4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AA8  24050800   ADDIU A1, ZERO, 2048
70:                        break;
71:                  
72:                     case 0x0C:
73:                        if (0x10 == reg)
9D031AAC  1440000E   BNE V0, ZERO, .LVL27
9D031AB0  24040001   ADDIU A0, ZERO, 1
74:                           mmc_bankvrom(1, 0x1400, value);
9D031AE8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AEC  24051400   ADDIU A1, ZERO, 5120
75:                        else
76:                           mmc_bankvrom(1, 0x1000, value);
9D031AB4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AB8  24051000   ADDIU A1, ZERO, 4096
77:                        break;
78:                  
79:                     case 0x0D:
80:                        if (0x10 == reg)
9D031ABC  14400008   BNE V0, ZERO, .LVL26
9D031AC0  24040001   ADDIU A0, ZERO, 1
81:                           mmc_bankvrom(1, 0x1C00, value);
9D031AE0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AE4  24051C00   ADDIU A1, ZERO, 7168
82:                        else
83:                           mmc_bankvrom(1, 0x1800, value);
9D031AC4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AC8  24051800   ADDIU A1, ZERO, 6144
84:                        break;
85:                  
86:                     case 0x0E:
87:                        if (0x10 == reg)
9D031A3C  14400032   BNE V0, ZERO, .LVL31
9D031A40  30A60003   ANDI A2, A1, 3
88:                        {
89:                           irq.latch = value;
9D031B08  3C02A001   LUI V0, -24575
9D031B0C  03E00008   JR RA
9D031B10  AC45B914   SW A1, -18156(V0)
90:                        }
91:                        else
92:                        {
93:                           switch (value & 3)
9D031A44  24020002   ADDIU V0, ZERO, 2
9D031A48  10C20037   BEQ A2, V0, 0x9D031B28
9D031A4C  24020003   ADDIU V0, ZERO, 3
9D031A50  10C2001E   BEQ A2, V0, .LVL23
9D031A54  24020001   ADDIU V0, ZERO, 1
9D031A58  10C20038   BEQ A2, V0, .LVL37
9D031A5C  00002021   ADDU A0, ZERO, ZERO
94:                           {
95:                           case 0:
96:                              ppu_mirror(0, 1, 0, 1); /* vertical */
9D031A60  24050001   ADDIU A1, ZERO, 1
9D031A64  00003021   ADDU A2, ZERO, ZERO
9D031A68  0B406E5E   J ppu_mirror
9D031A6C  24070001   ADDIU A3, ZERO, 1
97:                              break;
98:                  
99:                           case 1:
100:                             ppu_mirror(0, 0, 1, 1); /* horizontal */
9D031B3C  00002821   ADDU A1, ZERO, ZERO
9D031B40  24060001   ADDIU A2, ZERO, 1
9D031B44  0B406E5E   J ppu_mirror
9D031B48  24070001   ADDIU A3, ZERO, 1
101:                             break;
102:                 
103:                          case 2:
104:                             ppu_mirror(0, 0, 0, 0);
9D031B28  00002021   ADDU A0, ZERO, ZERO
9D031B2C  00002821   ADDU A1, ZERO, ZERO
9D031B30  00003021   ADDU A2, ZERO, ZERO
9D031B34  0B406E5E   J ppu_mirror
9D031B38  00003821   ADDU A3, ZERO, ZERO
105:                             break;
106:                 
107:                          case 3:
108:                             ppu_mirror(1, 1, 1, 1);
9D031ACC  24040001   ADDIU A0, ZERO, 1
9D031AD0  24050001   ADDIU A1, ZERO, 1
9D031AD4  24060001   ADDIU A2, ZERO, 1
9D031AD8  0B406E5E   J ppu_mirror
9D031ADC  24070001   ADDIU A3, ZERO, 1
109:                             break;
110:                          }
111:                       }
112:                       break;
113:                 
114:                    case 0x0F:
115:                       if (0x10 == reg)
9D031A0C  14400041   BNE V0, ZERO, 0x9D031B14
9D031A10  3C03A001   LUI V1, -24575
116:                       {
117:                          irq.enabled = irq.wait_state;
9D031B14  3C02A001   LUI V0, -24575
9D031B18  2442B910   ADDIU V0, V0, -18160
9D031B1C  8C430008   LW V1, 8(V0)
9D031B20  03E00008   JR RA
9D031B24  AC43000C   SW V1, 12(V0)
118:                       }
119:                       else
120:                       {
121:                          irq.wait_state = value & 0x01;
9D031A14  2462B910   ADDIU V0, V1, -18160
9D031A18  30A40001   ANDI A0, A1, 1
9D031A20  AC440008   SW A0, 8(V0)
122:                          irq.enabled = (value & 0x02) ? true : false;
9D031A1C  7CA60040   EXT A2, A1, 1, 1
123:                          if (true == irq.enabled)
9D031A24  10C00003   BEQ A2, ZERO, 0x9D031A34
9D031A28  AC46000C   SW A2, 12(V0)
124:                             irq.counter = irq.latch;
9D031A2C  8C420004   LW V0, 4(V0)
9D031A30  AC62B910   SW V0, -18160(V1)
9D031A34  03E00008   JR RA
9D031A38  00000000   NOP
9D031A3C  14400032   BNE V0, ZERO, .LVL31
9D031A40  30A60003   ANDI A2, A1, 3
9D031A44  24020002   ADDIU V0, ZERO, 2
9D031A48  10C20037   BEQ A2, V0, 0x9D031B28
9D031A4C  24020003   ADDIU V0, ZERO, 3
9D031A50  10C2001E   BEQ A2, V0, .LVL23
9D031A54  24020001   ADDIU V0, ZERO, 1
9D031A58  10C20038   BEQ A2, V0, .LVL37
9D031A5C  00002021   ADDU A0, ZERO, ZERO
9D031A60  24050001   ADDIU A1, ZERO, 1
9D031A64  00003021   ADDU A2, ZERO, ZERO
9D031A68  0B406E5E   J ppu_mirror
9D031A6C  24070001   ADDIU A3, ZERO, 1
9D031A70  14400023   BNE V0, ZERO, .LVL30
9D031A74  24040008   ADDIU A0, ZERO, 8
9D031A78  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031A7C  34058000   ORI A1, ZERO, -32768
9D031A80  24040008   ADDIU A0, ZERO, 8
9D031A84  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031A88  3405C000   ORI A1, ZERO, -16384
9D031A8C  1440001A   BNE V0, ZERO, .LVL29
9D031A90  24040001   ADDIU A0, ZERO, 1
9D031A94  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031A98  00002821   ADDU A1, ZERO, ZERO
9D031A9C  14400014   BNE V0, ZERO, .LVL28
9D031AA0  24040001   ADDIU A0, ZERO, 1
9D031AA4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AA8  24050800   ADDIU A1, ZERO, 2048
9D031AAC  1440000E   BNE V0, ZERO, .LVL27
9D031AB0  24040001   ADDIU A0, ZERO, 1
9D031AB4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AB8  24051000   ADDIU A1, ZERO, 4096
9D031ABC  14400008   BNE V0, ZERO, .LVL26
9D031AC0  24040001   ADDIU A0, ZERO, 1
9D031AC4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AC8  24051800   ADDIU A1, ZERO, 6144
9D031ACC  24040001   ADDIU A0, ZERO, 1
9D031AD0  24050001   ADDIU A1, ZERO, 1
9D031AD4  24060001   ADDIU A2, ZERO, 1
9D031AD8  0B406E5E   J ppu_mirror
9D031ADC  24070001   ADDIU A3, ZERO, 1
9D031AE0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AE4  24051C00   ADDIU A1, ZERO, 7168
9D031AE8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AEC  24051400   ADDIU A1, ZERO, 5120
9D031AF0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AF4  24050C00   ADDIU A1, ZERO, 3072
9D031AF8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031AFC  24050400   ADDIU A1, ZERO, 1024
9D031B00  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031B04  3405A000   ORI A1, ZERO, -24576
9D031B08  3C02A001   LUI V0, -24575
9D031B0C  03E00008   JR RA
9D031B10  AC45B914   SW A1, -18156(V0)
9D031B14  3C02A001   LUI V0, -24575
9D031B18  2442B910   ADDIU V0, V0, -18160
9D031B1C  8C430008   LW V1, 8(V0)
9D031B20  03E00008   JR RA
9D031B24  AC43000C   SW V1, 12(V0)
9D031B28  00002021   ADDU A0, ZERO, ZERO
9D031B2C  00002821   ADDU A1, ZERO, ZERO
9D031B30  00003021   ADDU A2, ZERO, ZERO
9D031B34  0B406E5E   J ppu_mirror
9D031B38  00003821   ADDU A3, ZERO, ZERO
9D031B3C  00002821   ADDU A1, ZERO, ZERO
9D031B40  24060001   ADDIU A2, ZERO, 1
9D031B44  0B406E5E   J ppu_mirror
9D031B48  24070001   ADDIU A3, ZERO, 1
125:                       }
126:                       break;
127:                 
128:                    default:
129:                 #ifdef NOFRENDO_DEBUG
130:                       log_printf("unhandled vrc7 write: $%02X to $%04X\n", value, address);
131:                 #endif /* NOFRENDO_DEBUG */
132:                       break;
133:                    }
134:                 }
135:                 
136:                 static void map85_hblank(int vblank)
137:                 {
138:                    UNUSED(vblank);
139:                 
140:                    if (irq.enabled)
9D031B4C  3C02A001   LUI V0, -24575
9D031B50  2443B910   ADDIU V1, V0, -18160
9D031B54  8C64000C   LW A0, 12(V1)
9D031B58  10800005   BEQ A0, ZERO, 0x9D031B70
9D031B5C  8C44B910   LW A0, -18160(V0)
141:                    {
142:                       if (++irq.counter > 0xFF)
9D031B60  24840001   ADDIU A0, A0, 1
9D031B64  28850100   SLTI A1, A0, 256
9D031B68  10A00003   BEQ A1, ZERO, .LBB4
9D031B6C  AC44B910   SW A0, -18160(V0)
9D031B70  03E00008   JR RA
9D031B74  00000000   NOP
143:                       {
144:                          irq.counter = irq.latch;
9D031B78  8C630004   LW V1, 4(V1)
145:                          nes_irq();
9D031B7C  0B4094A8   J nes_irq
9D031B80  AC43B910   SW V1, -18160(V0)
146:                 
147:                          //return;
148:                       }
149:                       //irq.counter++;
150:                    }
151:                 }
152:                 
153:                 static map_memwrite map85_memwrite[] =
154:                 {
155:                    { 0x8000, 0xFFFF, map85_write },
156:                    {     -1,     -1, NULL }
157:                 };
158:                 
159:                 static void map85_init(void)
160:                 {
9D03194C  27BDFFE8   ADDIU SP, SP, -24
9D031950  AFBF0014   SW RA, 20(SP)
161:                    mmc_bankrom(16, 0x8000, 0);
9D031954  24040010   ADDIU A0, ZERO, 16
9D031958  34058000   ORI A1, ZERO, -32768
9D03195C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031960  00003021   ADDU A2, ZERO, ZERO
162:                    mmc_bankrom(16, 0xC000, MMC_LASTBANK);
9D031964  24040010   ADDIU A0, ZERO, 16
9D031968  3405C000   ORI A1, ZERO, -16384
9D03196C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031970  2406FFFF   ADDIU A2, ZERO, -1
163:                    
164:                    mmc_bankvrom(8, 0x0000, 0);
9D031974  24040008   ADDIU A0, ZERO, 8
9D031978  00002821   ADDU A1, ZERO, ZERO
9D03197C  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D031980  00003021   ADDU A2, ZERO, ZERO
165:                 
166:                    irq.counter = irq.latch = 0;
9D031984  3C03A001   LUI V1, -24575
9D031988  2462B910   ADDIU V0, V1, -18160
9D03198C  AC400004   SW ZERO, 4(V0)
9D031990  AC60B910   SW ZERO, -18160(V1)
167:                    irq.wait_state = 0;
9D031994  AC400008   SW ZERO, 8(V0)
168:                    irq.enabled = false;
9D031998  AC40000C   SW ZERO, 12(V0)
169:                 }
9D03199C  8FBF0014   LW RA, 20(SP)
9D0319A0  03E00008   JR RA
9D0319A4  27BD0018   ADDIU SP, SP, 24
170:                 
171:                 mapintf_t map85_intf = 
172:                 {
173:                    85, /* mapper number */
174:                    "Konami VRC7", /* mapper name */
175:                    map85_init, /* init routine */
176:                    NULL, /* vblank callback */
177:                    map85_hblank, /* hblank callback */
178:                    NULL, /* get state (snss) */
179:                    NULL, /* set state (snss) */
180:                    NULL, /* memory read structure */
181:                    map85_memwrite, /* memory write structure */
182:                    NULL
183:                 };
184:                 
185:                 /*
186:                 ** $Log: map085.c,v $
187:                 ** Revision 1.3  2001/05/06 01:42:03  neil
188:                 ** boooo
189:                 **
190:                 ** Revision 1.2  2001/04/27 14:37:11  neil
191:                 ** wheeee
192:                 **
193:                 ** Revision 1.1  2001/04/27 12:54:40  neil
194:                 ** blah
195:                 **
196:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
197:                 ** initial
198:                 **
199:                 ** Revision 1.1  2000/10/24 12:19:33  matt
200:                 ** changed directory structure
201:                 **
202:                 ** Revision 1.10  2000/10/22 19:17:46  matt
203:                 ** mapper cleanups galore
204:                 **
205:                 ** Revision 1.9  2000/10/22 15:03:14  matt
206:                 ** simplified mirroring
207:                 **
208:                 ** Revision 1.8  2000/10/21 19:33:38  matt
209:                 ** many more cleanups
210:                 **
211:                 ** Revision 1.7  2000/10/10 13:58:17  matt
212:                 ** stroustrup squeezing his way in the door
213:                 **
214:                 ** Revision 1.6  2000/08/16 02:50:11  matt
215:                 ** random mapper cleanups
216:                 **
217:                 ** Revision 1.5  2000/07/23 14:37:21  matt
218:                 ** added a break statement
219:                 **
220:                 ** Revision 1.4  2000/07/15 23:52:19  matt
221:                 ** rounded out a bunch more mapper interfaces
222:                 **
223:                 ** Revision 1.3  2000/07/10 13:51:25  matt
224:                 ** using generic nes_irq() routine now
225:                 **
226:                 ** Revision 1.2  2000/07/10 05:29:03  matt
227:                 ** cleaned up some mirroring issues
228:                 **
229:                 ** Revision 1.1  2000/07/06 02:47:47  matt
230:                 ** initial revision
231:                 **
232:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map079.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map78.c
21:                  **
22:                  ** mapper 78 interface
23:                  ** $Id: map079.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 79: NINA-03/06 */
30:                  static void map79_write(uint32 address, uint8 value)
31:                  {
9D035E28  AFBF0014   SW RA, 20(SP)
9D035E2C  AFB00010   SW S0, 16(SP)
9D035E30  00A08021   ADDU S0, A1, ZERO
32:                     if ((address & 0x5100) == 0x4100)
9D035E10  30845100   ANDI A0, A0, 20736
9D035E14  24024100   ADDIU V0, ZERO, 16640
9D035E18  50820003   BEQL A0, V0, 0x9D035E28
9D035E1C  27BDFFE8   ADDIU SP, SP, -24
9D035E20  03E00008   JR RA
9D035E24  00000000   NOP
33:                     {
34:                        mmc_bankrom(32, 0x8000, (value >> 3) & 1);
9D035E34  24040020   ADDIU A0, ZERO, 32
9D035E38  34058000   ORI A1, ZERO, -32768
9D035E3C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035E40  7E0600C0   EXT A2, S0, 3, 1
35:                        mmc_bankvrom(8, 0x0000, value & 7);
9D035E44  24040008   ADDIU A0, ZERO, 8
9D035E48  00002821   ADDU A1, ZERO, ZERO
9D035E4C  32060007   ANDI A2, S0, 7
9D035E58  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
36:                     }
37:                  }
9D035E50  8FBF0014   LW RA, 20(SP)
9D035E54  8FB00010   LW S0, 16(SP)
9D035E58  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035E5C  27BD0018   ADDIU SP, SP, 24
38:                  
39:                  static void map79_init(void)
40:                  {
9D035DE0  27BDFFE8   ADDIU SP, SP, -24
9D035DE4  AFBF0014   SW RA, 20(SP)
41:                     mmc_bankrom(32, 0x8000, 0);
9D035DE8  24040020   ADDIU A0, ZERO, 32
9D035DEC  34058000   ORI A1, ZERO, -32768
9D035DF0  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035DF4  00003021   ADDU A2, ZERO, ZERO
42:                     mmc_bankvrom(8, 0x0000, 0);
9D035DF8  24040008   ADDIU A0, ZERO, 8
9D035DFC  00002821   ADDU A1, ZERO, ZERO
9D035E00  00003021   ADDU A2, ZERO, ZERO
9D035E08  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035E0C  27BD0018   ADDIU SP, SP, 24
43:                  }
9D035E04  8FBF0014   LW RA, 20(SP)
9D035E08  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035E0C  27BD0018   ADDIU SP, SP, 24
44:                  
45:                  static map_memwrite map79_memwrite[] =
46:                  {
47:                     { 0x4100, 0x5FFF, map79_write }, /* ????? incorrect range ??? */
48:                     {     -1,     -1, NULL }
49:                  };
50:                  
51:                  mapintf_t map79_intf =
52:                  {
53:                     79, /* mapper number */
54:                     "NINA-03/06", /* mapper name */
55:                     map79_init, /* init routine */
56:                     NULL, /* vblank callback */
57:                     NULL, /* hblank callback */
58:                     NULL, /* get state (snss) */
59:                     NULL, /* set state (snss) */
60:                     NULL, /* memory read structure */
61:                     map79_memwrite, /* memory write structure */
62:                     NULL /* external sound device */
63:                  };
64:                  
65:                  /*
66:                  ** $Log: map079.c,v $
67:                  ** Revision 1.2  2001/04/27 14:37:11  neil
68:                  ** wheeee
69:                  **
70:                  ** Revision 1.1  2001/04/27 12:54:40  neil
71:                  ** blah
72:                  **
73:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
74:                  ** initial
75:                  **
76:                  ** Revision 1.1  2000/10/24 12:19:33  matt
77:                  ** changed directory structure
78:                  **
79:                  ** Revision 1.4  2000/10/22 19:17:47  matt
80:                  ** mapper cleanups galore
81:                  **
82:                  ** Revision 1.3  2000/10/21 19:33:38  matt
83:                  ** many more cleanups
84:                  **
85:                  ** Revision 1.2  2000/07/06 02:48:43  matt
86:                  ** clearly labelled structure members
87:                  **
88:                  ** Revision 1.1  2000/07/06 01:01:56  matt
89:                  ** initial revision
90:                  **
91:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map078.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map78.c
21:                  **
22:                  ** mapper 78 interface
23:                  ** $Id: map078.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* mapper 78: Holy Diver, Cosmo Carrier */
31:                  /* ($8000-$FFFF) D2-D0 = switch $8000-$BFFF */
32:                  /* ($8000-$FFFF) D7-D4 = switch PPU $0000-$1FFF */
33:                  /* ($8000-$FFFF) D3 = switch mirroring */
34:                  static void map78_write(uint32 address, uint8 value)
35:                  {
9D0354C8  27BDFFE8   ADDIU SP, SP, -24
9D0354CC  AFBF0014   SW RA, 20(SP)
9D0354D0  AFB00010   SW S0, 16(SP)
9D0354D4  00A08021   ADDU S0, A1, ZERO
36:                     UNUSED(address);
37:                  
38:                     mmc_bankrom(16, 0x8000, value & 7);
9D0354D8  24040010   ADDIU A0, ZERO, 16
9D0354DC  34058000   ORI A1, ZERO, -32768
9D0354E0  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0354E4  32060007   ANDI A2, S0, 7
39:                     mmc_bankvrom(8, 0x0000, (value >> 4) & 0x0F);
9D0354E8  24040008   ADDIU A0, ZERO, 8
9D0354EC  00002821   ADDU A1, ZERO, ZERO
9D0354F0  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D0354F4  00103102   SRL A2, S0, 4
40:                  
41:                     /* Ugh! Same abuse of the 4-screen bit as with Mapper #70 */
42:                     if (mmc_getinfo()->flags & ROM_FLAG_FOURSCREEN)
9D0354F8  0F40AF3B   JAL mmc_getinfo
9D0354FC  00000000   NOP
9D035500  90420028   LBU V0, 40(V0)
9D035504  30420004   ANDI V0, V0, 4
9D035508  50400012   BEQL V0, ZERO, .LVL7
9D03550C  7E0400C0   EXT A0, S0, 3, 1
43:                     {
44:                        if (value & 0x08)
9D035510  32100008   ANDI S0, S0, 8
9D035514  16000008   BNE S0, ZERO, .LVL6
9D035518  00002021   ADDU A0, ZERO, ZERO
45:                           ppu_mirror(0, 1, 0, 1); /* vert */
9D035538  24050001   ADDIU A1, ZERO, 1
9D03553C  00003021   ADDU A2, ZERO, ZERO
46:                        else
47:                           ppu_mirror(0, 0, 1, 1); /* horiz */
9D03551C  00002821   ADDU A1, ZERO, ZERO
9D035520  24060001   ADDIU A2, ZERO, 1
9D035524  24070001   ADDIU A3, ZERO, 1
9D035530  0B406E5E   J ppu_mirror
9D035534  27BD0018   ADDIU SP, SP, 24
9D035540  24070001   ADDIU A3, ZERO, 1
9D03554C  0B406E5E   J ppu_mirror
9D035550  27BD0018   ADDIU SP, SP, 24
48:                     }
49:                     else
50:                     {
51:                        int mirror = (value >> 3) & 1;
52:                        ppu_mirror(mirror, mirror, mirror, mirror);
9D035554  00802821   ADDU A1, A0, ZERO
9D035558  00803021   ADDU A2, A0, ZERO
9D03555C  00803821   ADDU A3, A0, ZERO
9D035568  0B406E5E   J ppu_mirror
53:                     }
54:                  }
9D035528  8FBF0014   LW RA, 20(SP)
9D03552C  8FB00010   LW S0, 16(SP)
9D035544  8FBF0014   LW RA, 20(SP)
9D035548  8FB00010   LW S0, 16(SP)
9D035560  8FBF0014   LW RA, 20(SP)
9D035564  8FB00010   LW S0, 16(SP)
9D035568  0B406E5E   J ppu_mirror
9D03556C  27BD0018   ADDIU SP, SP, 24
55:                  
56:                  static map_memwrite map78_memwrite[] =
57:                  {
58:                     { 0x8000, 0xFFFF, map78_write },
59:                     {     -1,     -1, NULL }
60:                  };
61:                  
62:                  mapintf_t map78_intf =
63:                  {
64:                     78, /* mapper number */
65:                     "Mapper 78", /* mapper name */
66:                     NULL, /* init routine */
67:                     NULL, /* vblank callback */
68:                     NULL, /* hblank callback */
69:                     NULL, /* get state (snss) */
70:                     NULL, /* set state (snss) */
71:                     NULL, /* memory read structure */
72:                     map78_memwrite, /* memory write structure */
73:                     NULL /* external sound device */
74:                  };
75:                  
76:                  /*
77:                  ** $Log: map078.c,v $
78:                  ** Revision 1.2  2001/04/27 14:37:11  neil
79:                  ** wheeee
80:                  **
81:                  ** Revision 1.1  2001/04/27 12:54:40  neil
82:                  ** blah
83:                  **
84:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
85:                  ** initial
86:                  **
87:                  ** Revision 1.1  2000/10/24 12:19:33  matt
88:                  ** changed directory structure
89:                  **
90:                  ** Revision 1.7  2000/10/22 19:17:46  matt
91:                  ** mapper cleanups galore
92:                  **
93:                  ** Revision 1.6  2000/10/22 15:03:14  matt
94:                  ** simplified mirroring
95:                  **
96:                  ** Revision 1.5  2000/10/21 19:33:38  matt
97:                  ** many more cleanups
98:                  **
99:                  ** Revision 1.4  2000/08/16 02:50:11  matt
100:                 ** random mapper cleanups
101:                 **
102:                 ** Revision 1.3  2000/07/10 05:29:03  matt
103:                 ** cleaned up some mirroring issues
104:                 **
105:                 ** Revision 1.2  2000/07/06 02:48:43  matt
106:                 ** clearly labelled structure members
107:                 **
108:                 ** Revision 1.1  2000/07/06 01:01:56  matt
109:                 ** initial revision
110:                 **
111:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map075.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map75.c
21:                  **
22:                  ** mapper 75 interface
23:                  ** $Id: map075.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  
31:                  static uint8 latch[2];
32:                  static uint8 hibits;
33:                  
34:                  /* mapper 75: Konami VRC1 */
35:                  static void map75_write(uint32 address, uint8 value)
36:                  {
9D0328AC  27BDFFE8   ADDIU SP, SP, -24
9D0328B0  AFBF0014   SW RA, 20(SP)
9D0328B4  AFB00010   SW S0, 16(SP)
37:                     switch ((address & 0xF000) >> 12)
9D032898  7C841B00   EXT A0, A0, 12, 4
9D03289C  2484FFF8   ADDIU A0, A0, -8
9D0328A0  2C820008   SLTIU V0, A0, 8
9D0328A4  1040005D   BEQ V0, ZERO, 0x9D032A1C
9D0328A8  00042080   SLL A0, A0, 2
9D0328B8  3C029D03   LUI V0, -25341
9D0328BC  244228D0   ADDIU V0, V0, 10448
9D0328C0  00442021   ADDU A0, V0, A0
9D0328C4  8C820000   LW V0, 0(A0)
9D0328C8  00400008   JR V0
9D0328CC  00A08021   ADDU S0, A1, ZERO
38:                     {
39:                     case 0x8:
40:                        mmc_bankrom(8, 0x8000, value);
9D032920  24040008   ADDIU A0, ZERO, 8
9D032924  34058000   ORI A1, ZERO, -32768
41:                        break;
42:                  
43:                     case 0x9:
44:                        hibits = (value & 0x06);
9D032954  32020006   ANDI V0, S0, 6
45:                        
46:                        mmc_bankvrom(4, 0x0000, ((hibits & 0x02) << 3) | latch[0]);
9D03293C  93828084   LBU V0, -32636(GP)
9D032940  30A60002   ANDI A2, A1, 2
9D032944  000630C0   SLL A2, A2, 3
9D032948  24040004   ADDIU A0, ZERO, 4
9D03294C  00002821   ADDU A1, ZERO, ZERO
9D032950  00C23025   OR A2, A2, V0
9D032958  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D03295C  A3828080   SB V0, -32640(GP)
47:                        mmc_bankvrom(4, 0x1000, ((hibits & 0x04) << 2) | latch[1]);
9D032960  93868080   LBU A2, -32640(GP)
9D032964  93828085   LBU V0, -32635(GP)
9D032968  24040004   ADDIU A0, ZERO, 4
9D03296C  30C60004   ANDI A2, A2, 4
9D032970  00063080   SLL A2, A2, 2
9D032974  24051000   ADDIU A1, ZERO, 4096
9D032978  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D03297C  00C23025   OR A2, A2, V0
48:                  
49:                        if (value & 1)
9D032980  32100001   ANDI S0, S0, 1
9D032984  12000027   BEQ S0, ZERO, 0x9D032A24
9D032988  00002021   ADDU A0, ZERO, ZERO
50:                           ppu_mirror(0, 1, 0, 1); /* vert */
9D03298C  24050001   ADDIU A1, ZERO, 1
9D032990  00003021   ADDU A2, ZERO, ZERO
51:                        else
52:                           ppu_mirror(0, 0, 1, 1); /* horiz */
9D032994  24070001   ADDIU A3, ZERO, 1
9D0329A0  0B406E5E   J ppu_mirror
9D0329A4  27BD0018   ADDIU SP, SP, 24
9D032A24  00002821   ADDU A1, ZERO, ZERO
53:                  
54:                        break;
55:                  
56:                     case 0xA:
57:                        mmc_bankrom(8, 0xA000, value);
9D032928  02003021   ADDU A2, S0, ZERO
9D032934  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032938  27BD0018   ADDIU SP, SP, 24
9D0329A8  24040008   ADDIU A0, ZERO, 8
9D0329AC  3405A000   ORI A1, ZERO, -24576
9D0329B0  02003021   ADDU A2, S0, ZERO
9D0329BC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0329C0  27BD0018   ADDIU SP, SP, 24
9D0329CC  02003021   ADDU A2, S0, ZERO
9D0329D8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0329DC  27BD0018   ADDIU SP, SP, 24
58:                        break;
59:                  
60:                     case 0xC:
61:                        mmc_bankrom(8, 0xC000, value);
9D0329C4  24040008   ADDIU A0, ZERO, 8
9D0329C8  3405C000   ORI A1, ZERO, -16384
62:                        break;
63:                  
64:                     case 0xE:
65:                        latch[0] = (value & 0x0F);
9D0329E4  30B0000F   ANDI S0, A1, 15
9D0329FC  A3908084   SB S0, -32636(GP)
66:                        mmc_bankvrom(4, 0x0000, ((hibits & 0x02) << 3) | latch[0]);
9D0329E0  93868080   LBU A2, -32640(GP)
9D0329E8  24040004   ADDIU A0, ZERO, 4
9D0329EC  30C60002   ANDI A2, A2, 2
9D0329F0  000630C0   SLL A2, A2, 3
9D0329F4  00002821   ADDU A1, ZERO, ZERO
9D0329F8  02063025   OR A2, S0, A2
9D032A08  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D032A0C  27BD0018   ADDIU SP, SP, 24
67:                        break;
68:                  
69:                     case 0xF:
70:                        latch[1] = (value & 0x0F);
9D0328F4  30B0000F   ANDI S0, A1, 15
9D03290C  A3908085   SB S0, -32635(GP)
71:                        mmc_bankvrom(4, 0x1000, ((hibits & 0x04) << 2) | latch[1]);
9D0328F0  93868080   LBU A2, -32640(GP)
9D0328F8  24040004   ADDIU A0, ZERO, 4
9D0328FC  30C60004   ANDI A2, A2, 4
9D032900  00063080   SLL A2, A2, 2
9D032904  24051000   ADDIU A1, ZERO, 4096
9D032908  02063025   OR A2, S0, A2
9D032918  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D03291C  27BD0018   ADDIU SP, SP, 24
72:                        break;
73:                  
74:                     default:
75:                        break;
76:                     }
77:                  }
9D032910  8FBF0014   LW RA, 20(SP)
9D032914  8FB00010   LW S0, 16(SP)
9D03292C  8FBF0014   LW RA, 20(SP)
9D032930  8FB00010   LW S0, 16(SP)
9D032998  8FBF0014   LW RA, 20(SP)
9D03299C  8FB00010   LW S0, 16(SP)
9D0329B4  8FBF0014   LW RA, 20(SP)
9D0329B8  8FB00010   LW S0, 16(SP)
9D0329D0  8FBF0014   LW RA, 20(SP)
9D0329D4  8FB00010   LW S0, 16(SP)
9D032A00  8FBF0014   LW RA, 20(SP)
9D032A04  8FB00010   LW S0, 16(SP)
9D032A10  8FBF0014   LW RA, 20(SP)
9D032A14  8FB00010   LW S0, 16(SP)
9D032A18  27BD0018   ADDIU SP, SP, 24
9D032A1C  03E00008   JR RA
9D032A20  00000000   NOP
9D032A24  00002821   ADDU A1, ZERO, ZERO
9D032A28  0B40CA65   J 0x9D032994
9D032A2C  24060001   ADDIU A2, ZERO, 1
78:                  
79:                  static map_memwrite map75_memwrite[] =
80:                  {
81:                     { 0x8000, 0xFFFF, map75_write },
82:                     {     -1,     -1, NULL }
83:                  };
84:                  
85:                  mapintf_t map75_intf =
86:                  {
87:                     75, /* mapper number */
88:                     "Konami VRC1", /* mapper name */
89:                     NULL, /* init routine */
90:                     NULL, /* vblank callback */
91:                     NULL, /* hblank callback */
92:                     NULL, /* get state (snss) */
93:                     NULL, /* set state (snss) */
94:                     NULL, /* memory read structure */
95:                     map75_memwrite, /* memory write structure */
96:                     NULL /* external sound device */
97:                  };
98:                  
99:                  /*
100:                 ** $Log: map075.c,v $
101:                 ** Revision 1.2  2001/04/27 14:37:11  neil
102:                 ** wheeee
103:                 **
104:                 ** Revision 1.1  2001/04/27 12:54:40  neil
105:                 ** blah
106:                 **
107:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
108:                 ** initial
109:                 **
110:                 ** Revision 1.1  2000/10/24 12:19:33  matt
111:                 ** changed directory structure
112:                 **
113:                 ** Revision 1.6  2000/10/22 19:17:46  matt
114:                 ** mapper cleanups galore
115:                 **
116:                 ** Revision 1.5  2000/10/22 15:03:14  matt
117:                 ** simplified mirroring
118:                 **
119:                 ** Revision 1.4  2000/10/21 19:33:38  matt
120:                 ** many more cleanups
121:                 **
122:                 ** Revision 1.3  2000/07/10 05:29:03  matt
123:                 ** cleaned up some mirroring issues
124:                 **
125:                 ** Revision 1.2  2000/07/06 02:48:43  matt
126:                 ** clearly labelled structure members
127:                 **
128:                 ** Revision 1.1  2000/07/06 01:01:56  matt
129:                 ** initial revision
130:                 **
131:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map070.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map70.c
21:                  **
22:                  ** mapper 70 interface
23:                  ** $Id: map070.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* mapper 70: Arkanoid II, Kamen Rider Club, etc. */
31:                  /* ($8000-$FFFF) D6-D4 = switch $8000-$BFFF */
32:                  /* ($8000-$FFFF) D3-D0 = switch PPU $0000-$1FFF */
33:                  /* ($8000-$FFFF) D7 = switch mirroring */
34:                  static void map70_write(uint32 address, uint8 value)
35:                  {
9D035570  27BDFFE8   ADDIU SP, SP, -24
9D035574  AFBF0014   SW RA, 20(SP)
9D035578  AFB00010   SW S0, 16(SP)
9D03557C  00A08021   ADDU S0, A1, ZERO
36:                     UNUSED(address);
37:                  
38:                     mmc_bankrom(16, 0x8000, (value >> 4) & 0x07);
9D035580  24040010   ADDIU A0, ZERO, 16
9D035584  34058000   ORI A1, ZERO, -32768
9D035588  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03558C  7E061100   EXT A2, S0, 4, 3
39:                     mmc_bankvrom(8, 0x0000, value & 0x0F);
9D035590  24040008   ADDIU A0, ZERO, 8
9D035594  00002821   ADDU A1, ZERO, ZERO
9D035598  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D03559C  3206000F   ANDI A2, S0, 15
40:                  
41:                     /* Argh! FanWen used the 4-screen bit to determine
42:                     ** whether the game uses D7 to switch between
43:                     ** horizontal and vertical mirroring, or between
44:                     ** one-screen mirroring from $2000 or $2400.
45:                     */
46:                     if (mmc_getinfo()->flags & ROM_FLAG_FOURSCREEN)
9D0355A0  0F40AF3B   JAL mmc_getinfo
9D0355A4  00000000   NOP
9D0355A8  90420028   LBU V0, 40(V0)
9D0355AC  30420004   ANDI V0, V0, 4
9D0355B0  5040000B   BEQL V0, ZERO, .LVL6
9D0355B4  001021C2   SRL A0, S0, 7
47:                     {
48:                        if (value & 0x80)
9D0355B8  7C108420   SEB S0, S0
9D0355BC  0600000F   BLTZ S0, .LVL7, .LBB9
9D0355C0  00002021   ADDU A0, ZERO, ZERO
49:                           ppu_mirror(0, 0, 1, 1); /* horiz */
9D0355FC  00002821   ADDU A1, ZERO, ZERO
9D035600  24060001   ADDIU A2, ZERO, 1
50:                        else
51:                           ppu_mirror(0, 1, 0, 1); /* vert */
9D0355C4  24050001   ADDIU A1, ZERO, 1
9D0355C8  00003021   ADDU A2, ZERO, ZERO
9D0355CC  24070001   ADDIU A3, ZERO, 1
9D0355D8  0B406E5E   J ppu_mirror
9D0355DC  27BD0018   ADDIU SP, SP, 24
9D035604  24070001   ADDIU A3, ZERO, 1
9D035610  0B406E5E   J ppu_mirror
52:                     }
53:                     else
54:                     {
55:                        int mirror = (value & 0x80) >> 7;
56:                        ppu_mirror(mirror, mirror, mirror, mirror);
9D0355E0  00802821   ADDU A1, A0, ZERO
9D0355E4  00803021   ADDU A2, A0, ZERO
9D0355E8  00803821   ADDU A3, A0, ZERO
9D0355F4  0B406E5E   J ppu_mirror
9D0355F8  27BD0018   ADDIU SP, SP, 24
57:                     }
58:                  }
9D0355D0  8FBF0014   LW RA, 20(SP)
9D0355D4  8FB00010   LW S0, 16(SP)
9D0355EC  8FBF0014   LW RA, 20(SP)
9D0355F0  8FB00010   LW S0, 16(SP)
9D035608  8FBF0014   LW RA, 20(SP)
9D03560C  8FB00010   LW S0, 16(SP)
9D035610  0B406E5E   J ppu_mirror
9D035614  27BD0018   ADDIU SP, SP, 24
59:                  
60:                  static map_memwrite map70_memwrite[] =
61:                  {
62:                     { 0x8000, 0xFFFF, map70_write },
63:                     {     -1,     -1, NULL }
64:                  };
65:                  
66:                  mapintf_t map70_intf =
67:                  {
68:                     70, /* mapper number */
69:                     "Mapper 70", /* mapper name */
70:                     NULL, /* init routine */
71:                     NULL, /* vblank callback */
72:                     NULL, /* hblank callback */
73:                     NULL, /* get state (snss) */
74:                     NULL, /* set state (snss) */
75:                     NULL, /* memory read structure */
76:                     map70_memwrite, /* memory write structure */
77:                     NULL /* external sound device */
78:                  };
79:                  
80:                  /*
81:                  ** $Log: map070.c,v $
82:                  ** Revision 1.2  2001/04/27 14:37:11  neil
83:                  ** wheeee
84:                  **
85:                  ** Revision 1.1  2001/04/27 12:54:40  neil
86:                  ** blah
87:                  **
88:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
89:                  ** initial
90:                  **
91:                  ** Revision 1.1  2000/10/24 12:19:33  matt
92:                  ** changed directory structure
93:                  **
94:                  ** Revision 1.7  2000/10/22 19:17:46  matt
95:                  ** mapper cleanups galore
96:                  **
97:                  ** Revision 1.6  2000/10/22 15:03:13  matt
98:                  ** simplified mirroring
99:                  **
100:                 ** Revision 1.5  2000/10/21 19:33:38  matt
101:                 ** many more cleanups
102:                 **
103:                 ** Revision 1.4  2000/08/16 02:50:11  matt
104:                 ** random mapper cleanups
105:                 **
106:                 ** Revision 1.3  2000/07/10 05:29:03  matt
107:                 ** cleaned up some mirroring issues
108:                 **
109:                 ** Revision 1.2  2000/07/06 02:48:43  matt
110:                 ** clearly labelled structure members
111:                 **
112:                 ** Revision 1.1  2000/07/06 01:01:56  matt
113:                 ** initial revision
114:                 **
115:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map066.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map66.c
21:                  **
22:                  ** mapper 66 interface
23:                  ** $Id: map066.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 66: GNROM */
30:                  static void map66_write(uint32 address, uint8 value)
31:                  {
9D036050  27BDFFE8   ADDIU SP, SP, -24
9D036054  AFBF0014   SW RA, 20(SP)
9D036058  AFB00010   SW S0, 16(SP)
9D03605C  00A08021   ADDU S0, A1, ZERO
32:                     UNUSED(address);
33:                  
34:                     mmc_bankrom(32, 0x8000, (value >> 4) & 3);
9D036060  24040020   ADDIU A0, ZERO, 32
9D036064  34058000   ORI A1, ZERO, -32768
9D036068  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03606C  7E060900   EXT A2, S0, 4, 2
35:                     mmc_bankvrom(8, 0x0000, value & 3);
9D036070  24040008   ADDIU A0, ZERO, 8
9D036074  00002821   ADDU A1, ZERO, ZERO
9D036078  32060003   ANDI A2, S0, 3
9D036084  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D036088  27BD0018   ADDIU SP, SP, 24
36:                  }
9D03607C  8FBF0014   LW RA, 20(SP)
9D036080  8FB00010   LW S0, 16(SP)
9D036084  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D036088  27BD0018   ADDIU SP, SP, 24
37:                  
38:                  static void map66_init(void)
39:                  {
9D03608C  27BDFFE8   ADDIU SP, SP, -24
9D036090  AFBF0014   SW RA, 20(SP)
40:                     mmc_bankrom(32, 0x8000, 0);
9D036094  24040020   ADDIU A0, ZERO, 32
9D036098  34058000   ORI A1, ZERO, -32768
9D03609C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0360A0  00003021   ADDU A2, ZERO, ZERO
41:                     mmc_bankvrom(8, 0x0000, 0);
9D0360A4  24040008   ADDIU A0, ZERO, 8
9D0360A8  00002821   ADDU A1, ZERO, ZERO
9D0360AC  00003021   ADDU A2, ZERO, ZERO
9D0360B4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
42:                  }
9D0360B0  8FBF0014   LW RA, 20(SP)
9D0360B4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0360B8  27BD0018   ADDIU SP, SP, 24
43:                  
44:                  
45:                  static map_memwrite map66_memwrite[] =
46:                  {
47:                     { 0x8000, 0xFFFF, map66_write },
48:                     {     -1,     -1, NULL }
49:                  };
50:                  
51:                  mapintf_t map66_intf =
52:                  {
53:                     66, /* mapper number */
54:                     "GNROM", /* mapper name */
55:                     map66_init, /* init routine */
56:                     NULL, /* vblank callback */
57:                     NULL, /* hblank callback */
58:                     NULL, /* get state (snss) */
59:                     NULL, /* set state (snss) */
60:                     NULL, /* memory read structure */
61:                     map66_memwrite, /* memory write structure */
62:                     NULL /* external sound device */
63:                  };
64:                  
65:                  /*
66:                  ** $Log: map066.c,v $
67:                  ** Revision 1.2  2001/04/27 14:37:11  neil
68:                  ** wheeee
69:                  **
70:                  ** Revision 1.1  2001/04/27 12:54:40  neil
71:                  ** blah
72:                  **
73:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
74:                  ** initial
75:                  **
76:                  ** Revision 1.1  2000/10/24 12:19:33  matt
77:                  ** changed directory structure
78:                  **
79:                  ** Revision 1.5  2000/10/22 19:17:46  matt
80:                  ** mapper cleanups galore
81:                  **
82:                  ** Revision 1.4  2000/10/21 19:33:38  matt
83:                  ** many more cleanups
84:                  **
85:                  ** Revision 1.3  2000/08/16 02:50:11  matt
86:                  ** random mapper cleanups
87:                  **
88:                  ** Revision 1.2  2000/07/06 02:48:43  matt
89:                  ** clearly labelled structure members
90:                  **
91:                  ** Revision 1.1  2000/07/05 05:05:18  matt
92:                  ** initial revision
93:                  **
94:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map065.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map65.c
21:                  **
22:                  ** mapper 65 interface
23:                  ** $Id: map065.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  static struct
31:                  {
32:                     int counter;
33:                     bool enabled;
34:                     int cycles;
35:                     uint8 low, high;
36:                  } irq;
37:                  
38:                  static void map65_init(void)
39:                  {
40:                     irq.counter = 0;
9D033EBC  3C03A001   LUI V1, -24575
9D033EC4  AC60B900   SW ZERO, -18176(V1)
41:                     irq.enabled = false;
9D033EC0  2462B900   ADDIU V0, V1, -18176
9D033EC8  AC400004   SW ZERO, 4(V0)
42:                     irq.low = irq.high = 0;
9D033ECC  A040000D   SB ZERO, 13(V0)
9D033ED0  A040000C   SB ZERO, 12(V0)
43:                     irq.cycles = 0;
9D033ED4  03E00008   JR RA
9D033ED8  AC400008   SW ZERO, 8(V0)
44:                  }
45:                  
46:                  /* TODO: shouldn't there be some kind of HBlank callback??? */
47:                  
48:                  /* mapper 65: Irem H-3001*/
49:                  static void map65_write(uint32 address, uint8 value)
50:                  {
9D033EE0  00A03021   ADDU A2, A1, ZERO
51:                     int range = address & 0xF000;
9D033EDC  3082F000   ANDI V0, A0, -4096
52:                     int reg = address & 7;
53:                  
54:                     switch (range)
9D033EE4  3403A000   ORI V1, ZERO, -24576
9D033EE8  10430019   BEQ V0, V1, 0x9D033F50
9D033EEC  30850007   ANDI A1, A0, 7
9D033EF0  3403A001   ORI V1, ZERO, -24575
9D033EF4  0043182A   SLT V1, V0, V1
9D033EF8  1060000E   BEQ V1, ZERO, 0x9D033F34
9D033EFC  3403B000   ORI V1, ZERO, -20480
9D033F00  34038000   ORI V1, ZERO, -32768
9D033F04  10430012   BEQ V0, V1, 0x9D033F50
9D033F08  34039000   ORI V1, ZERO, -28672
9D033F0C  14430007   BNE V0, V1, 0x9D033F2C
9D033F10  24020005   ADDIU V0, ZERO, 5
9D033F34  14430003   BNE V0, V1, .LVL6
9D033F38  24040001   ADDIU A0, ZERO, 1
9D033F44  3403C000   ORI V1, ZERO, -16384
9D033F48  14430012   BNE V0, V1, 0x9D033F94
9D033F4C  00000000   NOP
55:                     {
56:                     case 0x8000:
57:                     case 0xA000:
58:                     case 0xC000:
59:                        mmc_bankrom(8, range, value);
9D033F50  24040008   ADDIU A0, ZERO, 8
9D033F54  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D033F58  00402821   ADDU A1, V0, ZERO
60:                        break;
61:                  
62:                     case 0xB000:
63:                        mmc_bankvrom(1, reg << 10, value);
9D033F3C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D033F40  00052A80   SLL A1, A1, 10
64:                        break;
65:                  
66:                     case 0x9000:
67:                        switch (reg)
9D033F14  10A20011   BEQ A1, V0, .LVL8
9D033F18  24020006   ADDIU V0, ZERO, 6
9D033F1C  10A2001F   BEQ A1, V0, 0x9D033F9C
9D033F20  24020004   ADDIU V0, ZERO, 4
9D033F24  10A20017   BEQ A1, V0, 0x9D033F84
9D033F28  30C60001   ANDI A2, A2, 1
9D033F2C  03E00008   JR RA
9D033F30  00000000   NOP
68:                        {
69:                        case 4:
70:                           irq.enabled = (value & 0x01) ? false : true;
9D033F84  38C60001   XORI A2, A2, 1
9D033F88  3C02A001   LUI V0, -24575
71:                           break;
9D033F8C  03E00008   JR RA
9D033F90  AC46B904   SW A2, -18172(V0)
9D033F94  03E00008   JR RA
9D033F98  00000000   NOP
72:                  
73:                        case 5:
74:                           irq.high = value;
9D033F5C  3C03A001   LUI V1, -24575
9D033F60  2462B900   ADDIU V0, V1, -18176
9D033F6C  A046000D   SB A2, 13(V0)
75:                           irq.cycles = (irq.high << 8) | irq.low;
9D033F64  9044000C   LBU A0, 12(V0)
9D033F68  00062A00   SLL A1, A2, 8
9D033F70  00A42025   OR A0, A1, A0
9D033F78  AC440008   SW A0, 8(V0)
76:                           irq.counter = (uint8)(irq.cycles / 128);
9D033F74  7C8539C0   EXT A1, A0, 7, 8
77:                           break;
9D033F7C  03E00008   JR RA
9D033F80  AC65B900   SW A1, -18176(V1)
78:                  
79:                        case 6:
80:                           irq.low = value;
9D033F9C  3C03A001   LUI V1, -24575
9D033FA0  2462B900   ADDIU V0, V1, -18176
9D033FA8  A046000C   SB A2, 12(V0)
81:                           irq.cycles = (irq.high << 8) | irq.low;
9D033FA4  9044000D   LBU A0, 13(V0)
9D033FAC  00042200   SLL A0, A0, 8
9D033FB0  00C43025   OR A2, A2, A0
9D033FB8  AC460008   SW A2, 8(V0)
82:                           irq.counter = (uint8)(irq.cycles / 128);
9D033FB4  7CC439C0   EXT A0, A2, 7, 8
9D033FBC  03E00008   JR RA
9D033FC0  AC64B900   SW A0, -18176(V1)
83:                           break;
84:                  
85:                        default:
86:                           break;
87:                        }
88:                        break;
89:                  
90:                     default:
91:                        break;
92:                     }
93:                  }
94:                  
95:                  static map_memwrite map65_memwrite[] =
96:                  {
97:                     { 0x8000, 0xFFFF, map65_write },
98:                     {     -1,     -1, NULL }
99:                  };
100:                 
101:                 mapintf_t map65_intf =
102:                 {
103:                    65, /* mapper number */
104:                    "Irem H-3001", /* mapper name */
105:                    map65_init, /* init routine */
106:                    NULL, /* vblank callback */
107:                    NULL, /* hblank callback */
108:                    NULL, /* get state (snss) */
109:                    NULL, /* set state (snss) */
110:                    NULL, /* memory read structure */
111:                    map65_memwrite, /* memory write structure */
112:                    NULL /* external sound device */
113:                 };
114:                 
115:                 /*
116:                 ** $Log: map065.c,v $
117:                 ** Revision 1.2  2001/04/27 14:37:11  neil
118:                 ** wheeee
119:                 **
120:                 ** Revision 1.1  2001/04/27 12:54:40  neil
121:                 ** blah
122:                 **
123:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
124:                 ** initial
125:                 **
126:                 ** Revision 1.1  2000/10/24 12:19:33  matt
127:                 ** changed directory structure
128:                 **
129:                 ** Revision 1.5  2000/10/22 19:17:46  matt
130:                 ** mapper cleanups galore
131:                 **
132:                 ** Revision 1.4  2000/10/21 19:33:38  matt
133:                 ** many more cleanups
134:                 **
135:                 ** Revision 1.3  2000/10/10 13:58:17  matt
136:                 ** stroustrup squeezing his way in the door
137:                 **
138:                 ** Revision 1.2  2000/07/06 02:48:43  matt
139:                 ** clearly labelled structure members
140:                 **
141:                 ** Revision 1.1  2000/07/06 01:01:56  matt
142:                 ** initial revision
143:                 **
144:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map064.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map64.c
21:                  **
22:                  ** mapper 64 interface
23:                  ** $Id: map064.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <log.h>
30:                  
31:                  static struct
32:                  {
33:                     int counter, latch;
34:                     bool enabled, reset;
35:                  } irq;
36:                  
37:                  static uint8 command = 0;
38:                  static uint16 vrombase = 0x0000;
39:                  
40:                  static void map64_hblank(int vblank)
41:                  {
9D02ECD8  AFBF001C   SW RA, 28(SP)
9D02ECDC  AFB10018   SW S1, 24(SP)
9D02ECE0  AFB00014   SW S0, 20(SP)
42:                     if (vblank)
9D02ECC8  50800003   BEQL A0, ZERO, 0x9D02ECD8
9D02ECCC  27BDFFE0   ADDIU SP, SP, -32
43:                        return;
44:                  
45:                     irq.reset = false;
9D02ECE4  3C10A001   LUI S0, -24575
9D02ECE8  2611B940   ADDIU S1, S0, -18112
46:                  
47:                     if (ppu_enabled())
9D02ECEC  0F40717A   JAL ppu_enabled
9D02ECF0  AE20000C   SW ZERO, 12(S1)
9D02ECF4  1040000B   BEQ V0, ZERO, 0x9D02ED24
9D02ECF8  8E02B940   LW V0, -18112(S0)
48:                     {
49:                        if (0 == irq.counter--)
9D02ECFC  2443FFFF   ADDIU V1, V0, -1
9D02ED00  14400008   BNE V0, ZERO, 0x9D02ED24
9D02ED04  AE03B940   SW V1, -18112(S0)
50:                        {
51:                           irq.counter = irq.latch;
9D02ED08  8E220004   LW V0, 4(S1)
9D02ED10  AE02B940   SW V0, -18112(S0)
52:                         
53:                           if (true == irq.enabled)
9D02ED0C  8E230008   LW V1, 8(S1)
9D02ED14  24020001   ADDIU V0, ZERO, 1
9D02ED18  10620007   BEQ V1, V0, 0x9D02ED38
9D02ED1C  00000000   NOP
54:                              nes_irq();
9D02ED38  0F4094A8   JAL nes_irq
9D02ED3C  00000000   NOP
55:                  
56:                           irq.reset = true;
9D02ED20  AE22000C   SW V0, 12(S1)
9D02ED40  24020001   ADDIU V0, ZERO, 1
57:                        }
58:                     }
59:                  }
9D02ECD0  03E00008   JR RA
9D02ECD4  00000000   NOP
9D02ED24  8FBF001C   LW RA, 28(SP)
9D02ED28  8FB10018   LW S1, 24(SP)
9D02ED2C  8FB00014   LW S0, 20(SP)
9D02ED30  03E00008   JR RA
9D02ED34  27BD0020   ADDIU SP, SP, 32
9D02ED38  0F4094A8   JAL nes_irq
9D02ED3C  00000000   NOP
9D02ED40  24020001   ADDIU V0, ZERO, 1
9D02ED44  0B40BB49   J 0x9D02ED24
9D02ED48  AE22000C   SW V0, 12(S1)
60:                  
61:                  /* mapper 64: Tengen RAMBO-1 */
62:                  static void map64_write(uint32 address, uint8 value)
63:                  {
9D02E9AC  27BDFFE8   ADDIU SP, SP, -24
9D02E9B0  AFBF0014   SW RA, 20(SP)
9D02E9B4  AFB00010   SW S0, 16(SP)
64:                     switch (address & 0xE001)
9D02E9B8  3084E001   ANDI A0, A0, -8191
9D02E9BC  3402C000   ORI V0, ZERO, -16384
9D02E9C0  1082005C   BEQ A0, V0, 0x9D02EB34
9D02E9C4  00A08021   ADDU S0, A1, ZERO
9D02E9C8  3402C001   ORI V0, ZERO, -16383
9D02E9CC  0082182B   SLTU V1, A0, V0
9D02E9D0  54600013   BNEL V1, ZERO, 0x9D02EA20
9D02E9D4  34028001   ORI V0, ZERO, -32767
9D02E9D8  3403E000   ORI V1, ZERO, -8192
9D02E9DC  10830039   BEQ A0, V1, 0x9D02EAC4
9D02E9E0  3C03A001   LUI V1, -24575
9D02E9E4  3403E001   ORI V1, ZERO, -8191
9D02E9E8  10830026   BEQ A0, V1, 0x9D02EA84
9D02E9EC  3C03A001   LUI V1, -24575
9D02E9F0  1082002F   BEQ A0, V0, 0x9D02EAB0
9D02E9F4  2462B940   ADDIU V0, V1, -18112
9D02EA20  1082002B   BEQ A0, V0, 0x9D02EAD0
9D02EA24  3402A000   ORI V0, ZERO, -24576
9D02EA28  10820006   BEQ A0, V0, 0x9D02EA44
9D02EA2C  34028000   ORI V0, ZERO, -32768
9D02EA30  50820018   BEQL A0, V0, 0x9D02EA94
9D02EA34  24021000   ADDIU V0, ZERO, 4096
9D02EA38  3C03A001   LUI V1, -24575
9D02EA3C  0B40BA7E   J 0x9D02E9F8
9D02EA40  2462B940   ADDIU V0, V1, -18112
65:                     {
66:                     case 0x8000:
67:                        command = value;
9D02EAA0  A3858110   SB A1, -32496(GP)
68:                        vrombase = (value & 0x80) ? 0x1000 : 0x0000;
9D02EA94  000519C2   SRL V1, A1, 7
9D02EA98  0003100A   MOVZ V0, ZERO, V1
9D02EA9C  3C03A001   LUI V1, -24575
9D02EAA4  A782810C   SH V0, -32500(GP)
69:                        break;
9D02EAA8  0B40BA9A   J 0x9D02EA68
9D02EAAC  2462B940   ADDIU V0, V1, -18112
70:                  
71:                     case 0x8001:
72:                        switch (command & 0xF)
9D02EAD0  93828110   LBU V0, -32496(GP)
9D02EAD4  3044000F   ANDI A0, V0, 15
9D02EAD8  00042080   SLL A0, A0, 2
9D02EADC  3C039D03   LUI V1, -25341
9D02EAE0  2463EAF4   ADDIU V1, V1, -5388
9D02EAE4  00641821   ADDU V1, V1, A0
9D02EAE8  8C630000   LW V1, 0(V1)
9D02EAEC  00600008   JR V1
9D02EAF0  00000000   NOP
73:                        {
74:                        case 0:
75:                           mmc_bankvrom(1, 0x0000 ^ vrombase, value);
9D02EC9C  9785810C   LHU A1, -32500(GP)
9D02ECA0  24040001   ADDIU A0, ZERO, 1
9D02ECA4  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02ECA8  02003021   ADDU A2, S0, ZERO
76:                           mmc_bankvrom(1, 0x0400 ^ vrombase, value);
9D02ECAC  9785810C   LHU A1, -32500(GP)
9D02ECB0  24040001   ADDIU A0, ZERO, 1
9D02ECB4  02003021   ADDU A2, S0, ZERO
9D02ECB8  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02ECBC  38A50400   XORI A1, A1, 1024
9D02ECC0  0B40BA8F   J 0x9D02EA3C
9D02ECC4  3C03A001   LUI V1, -24575
77:                           break;
78:                  
79:                        case 1:
80:                           mmc_bankvrom(1, 0x0800 ^ vrombase, value);
9D02EC68  9785810C   LHU A1, -32500(GP)
9D02EC6C  24040001   ADDIU A0, ZERO, 1
9D02EC70  02003021   ADDU A2, S0, ZERO
9D02EC74  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC78  38A50800   XORI A1, A1, 2048
81:                           mmc_bankvrom(1, 0x0C00 ^ vrombase, value);
9D02EC7C  9785810C   LHU A1, -32500(GP)
9D02EC80  24040001   ADDIU A0, ZERO, 1
9D02EC84  02003021   ADDU A2, S0, ZERO
9D02EC88  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC8C  38A50C00   XORI A1, A1, 3072
9D02EC90  3C03A001   LUI V1, -24575
82:                           break;
9D02EC94  0B40BA9A   J 0x9D02EA68
9D02EC98  2462B940   ADDIU V0, V1, -18112
83:                  
84:                        case 2:
85:                           mmc_bankvrom(1, 0x1000 ^ vrombase, value);
9D02EC48  9785810C   LHU A1, -32500(GP)
9D02EC4C  24040001   ADDIU A0, ZERO, 1
9D02EC50  02003021   ADDU A2, S0, ZERO
9D02EC54  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC58  38A51000   XORI A1, A1, 4096
9D02EC5C  3C03A001   LUI V1, -24575
86:                           break;
9D02EC60  0B40BA9A   J 0x9D02EA68
9D02EC64  2462B940   ADDIU V0, V1, -18112
87:                  
88:                        case 3:
89:                           mmc_bankvrom(1, 0x1400 ^ vrombase, value);
9D02EC28  9785810C   LHU A1, -32500(GP)
9D02EC2C  24040001   ADDIU A0, ZERO, 1
9D02EC30  02003021   ADDU A2, S0, ZERO
9D02EC34  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC38  38A51400   XORI A1, A1, 5120
9D02EC3C  3C03A001   LUI V1, -24575
90:                           break;
9D02EC40  0B40BA9A   J 0x9D02EA68
9D02EC44  2462B940   ADDIU V0, V1, -18112
91:                  
92:                        case 4:
93:                           mmc_bankvrom(1, 0x1800 ^ vrombase, value);
9D02EC08  9785810C   LHU A1, -32500(GP)
9D02EC0C  24040001   ADDIU A0, ZERO, 1
9D02EC10  02003021   ADDU A2, S0, ZERO
9D02EC14  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC18  38A51800   XORI A1, A1, 6144
9D02EC1C  3C03A001   LUI V1, -24575
94:                           break;
9D02EC20  0B40BA9A   J 0x9D02EA68
9D02EC24  2462B940   ADDIU V0, V1, -18112
95:                  
96:                        case 5:
97:                           mmc_bankvrom(1, 0x1C00 ^ vrombase, value);
9D02EBE8  9785810C   LHU A1, -32500(GP)
9D02EBEC  24040001   ADDIU A0, ZERO, 1
9D02EBF0  02003021   ADDU A2, S0, ZERO
9D02EBF4  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EBF8  38A51C00   XORI A1, A1, 7168
9D02EBFC  3C03A001   LUI V1, -24575
98:                           break;
9D02EC00  0B40BA9A   J 0x9D02EA68
9D02EC04  2462B940   ADDIU V0, V1, -18112
99:                  
100:                       case 6:
101:                          mmc_bankrom(8, (command & 0x40) ? 0xA000 : 0x8000, value);
9D02EBD4  30420040   ANDI V0, V0, 64
9D02EBD8  24040008   ADDIU A0, ZERO, 8
9D02EBDC  3403A000   ORI V1, ZERO, -24576
9D02EBE0  0B40BADC   J 0x9D02EB70
9D02EBE4  34058000   ORI A1, ZERO, -32768
102:                          break;
103:                 
104:                       case 7:
105:                          mmc_bankrom(8, (command & 0x40) ? 0xC000 : 0xA000, value);
9D02EBC0  30420040   ANDI V0, V0, 64
9D02EBC4  24040008   ADDIU A0, ZERO, 8
9D02EBC8  3403C000   ORI V1, ZERO, -16384
9D02EBCC  0B40BADC   J 0x9D02EB70
9D02EBD0  3405A000   ORI A1, ZERO, -24576
106:                          break;
107:                 
108:                       case 8:
109:                          mmc_bankvrom(1, 0x0400, value);
9D02EBA4  24040001   ADDIU A0, ZERO, 1
9D02EBA8  24050400   ADDIU A1, ZERO, 1024
9D02EBAC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EBB0  02003021   ADDU A2, S0, ZERO
9D02EBB4  3C03A001   LUI V1, -24575
110:                          break;
9D02EBB8  0B40BA9A   J 0x9D02EA68
9D02EBBC  2462B940   ADDIU V0, V1, -18112
111:                 
112:                       case 9:
113:                          mmc_bankvrom(1, 0x0C00, value);
9D02EB88  24040001   ADDIU A0, ZERO, 1
9D02EB8C  24050C00   ADDIU A1, ZERO, 3072
9D02EB90  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EB94  02003021   ADDU A2, S0, ZERO
9D02EB98  3C03A001   LUI V1, -24575
114:                          break;
9D02EB9C  0B40BA9A   J 0x9D02EA68
9D02EBA0  2462B940   ADDIU V0, V1, -18112
115:                 
116:                       case 15:
117:                          mmc_bankrom(8, (command & 0x40) ? 0x8000 : 0xC000, value);
9D02EB60  30420040   ANDI V0, V0, 64
9D02EB64  24040008   ADDIU A0, ZERO, 8
9D02EB68  34038000   ORI V1, ZERO, -32768
9D02EB6C  3405C000   ORI A1, ZERO, -16384
9D02EB70  0062280B   MOVN A1, V1, V0
9D02EB74  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02EB78  02003021   ADDU A2, S0, ZERO
9D02EB7C  3C03A001   LUI V1, -24575
118:                          break;
9D02EB80  0B40BA9A   J 0x9D02EA68
9D02EB84  2462B940   ADDIU V0, V1, -18112
119:                 
120:                       default:
121:                 #ifdef NOFRENDO_DEBUG
122:                          log_printf("mapper 64: unknown command #%d", command & 0xF);
123:                 #endif
124:                          break;
125:                       }
126:                       break;
127:                    
128:                    case 0xA000:
129:                       if (value & 1)
9D02EA44  30B00001   ANDI S0, A1, 1
9D02EA48  1200003E   BEQ S0, ZERO, 0x9D02EB44
9D02EA4C  00002021   ADDU A0, ZERO, ZERO
130:                          ppu_mirror(0, 0, 1, 1);
9D02EA50  00002821   ADDU A1, ZERO, ZERO
9D02EA54  24060001   ADDIU A2, ZERO, 1
9D02EA58  0F406E5E   JAL ppu_mirror
9D02EA5C  24070001   ADDIU A3, ZERO, 1
9D02EA60  3C03A001   LUI V1, -24575
9D02EA64  2462B940   ADDIU V0, V1, -18112
131:                       else
132:                          ppu_mirror(0, 1, 0, 1);
9D02EB44  24050001   ADDIU A1, ZERO, 1
9D02EB48  00003021   ADDU A2, ZERO, ZERO
9D02EB4C  0F406E5E   JAL ppu_mirror
9D02EB50  24070001   ADDIU A3, ZERO, 1
9D02EB54  3C03A001   LUI V1, -24575
9D02EB58  0B40BA9A   J 0x9D02EA68
9D02EB5C  2462B940   ADDIU V0, V1, -18112
133:                       break;
134:                    
135:                    case 0xC000:
136:                       //irq.counter = value;
137:                       irq.latch = value;
9D02EB34  3C03A001   LUI V1, -24575
9D02EB38  2462B940   ADDIU V0, V1, -18112
138:                       break;
9D02EB3C  0B40BA9A   J 0x9D02EA68
9D02EB40  AC450004   SW A1, 4(V0)
139:                    
140:                    case 0xC001:
141:                       //irq.latch = value;
142:                       irq.reset = true;
9D02EAB0  24040001   ADDIU A0, ZERO, 1
9D02EAB4  AC44000C   SW A0, 12(V0)
143:                       break;
144:                    
145:                    case 0xE000:
146:                       //irq.counter = irq.latch;
147:                       irq.enabled = false;
9D02EAC4  2462B940   ADDIU V0, V1, -18112
148:                       break;
9D02EAC8  0B40BA9A   J 0x9D02EA68
9D02EACC  AC400008   SW ZERO, 8(V0)
149:                    
150:                    case 0xE001:
151:                       irq.enabled = true;
9D02EA84  2462B940   ADDIU V0, V1, -18112
9D02EA88  24040001   ADDIU A0, ZERO, 1
152:                       break;
9D02EA8C  0B40BA9A   J 0x9D02EA68
9D02EA90  AC440008   SW A0, 8(V0)
153:                    
154:                    default:
155:                 #ifdef NOFRENDO_DEBUG
156:                       log_printf("mapper 64: Wrote $%02X to $%04X", value, address);
157:                 #endif
158:                       break;
159:                    }
160:                 
161:                    if (true == irq.reset)
9D02E9F8  8C45000C   LW A1, 12(V0)
9D02E9FC  24040001   ADDIU A0, ZERO, 1
9D02EA00  14A4001D   BNE A1, A0, 0x9D02EA78
9D02EA04  8FBF0014   LW RA, 20(SP)
9D02EA68  8C45000C   LW A1, 12(V0)
9D02EA6C  24040001   ADDIU A0, ZERO, 1
9D02EA70  10A4FFE5   BEQ A1, A0, 0x9D02EA08
9D02EA74  8FBF0014   LW RA, 20(SP)
162:                       irq.counter = irq.latch;
9D02EA08  8C420004   LW V0, 4(V0)
9D02EA0C  AC62B940   SW V0, -18112(V1)
9D02EAB8  8C420004   LW V0, 4(V0)
9D02EABC  0B40BA84   J 0x9D02EA10
9D02EAC0  AC62B940   SW V0, -18112(V1)
163:                 }
9D02EA10  8FBF0014   LW RA, 20(SP)
9D02EA14  8FB00010   LW S0, 16(SP)
9D02EA18  03E00008   JR RA
9D02EA1C  27BD0018   ADDIU SP, SP, 24
9D02EA78  8FB00010   LW S0, 16(SP)
9D02EA7C  03E00008   JR RA
9D02EA80  27BD0018   ADDIU SP, SP, 24
9D02EA84  2462B940   ADDIU V0, V1, -18112
9D02EA88  24040001   ADDIU A0, ZERO, 1
9D02EA8C  0B40BA9A   J 0x9D02EA68
9D02EA90  AC440008   SW A0, 8(V0)
9D02EA94  000519C2   SRL V1, A1, 7
9D02EA98  0003100A   MOVZ V0, ZERO, V1
9D02EA9C  3C03A001   LUI V1, -24575
9D02EAA0  A3858110   SB A1, -32496(GP)
9D02EAA4  A782810C   SH V0, -32500(GP)
9D02EAA8  0B40BA9A   J 0x9D02EA68
9D02EAAC  2462B940   ADDIU V0, V1, -18112
9D02EAB0  24040001   ADDIU A0, ZERO, 1
9D02EAB4  AC44000C   SW A0, 12(V0)
9D02EAB8  8C420004   LW V0, 4(V0)
9D02EABC  0B40BA84   J 0x9D02EA10
9D02EAC0  AC62B940   SW V0, -18112(V1)
9D02EAC4  2462B940   ADDIU V0, V1, -18112
9D02EAC8  0B40BA9A   J 0x9D02EA68
9D02EACC  AC400008   SW ZERO, 8(V0)
9D02EAD0  93828110   LBU V0, -32496(GP)
9D02EAD4  3044000F   ANDI A0, V0, 15
9D02EAD8  00042080   SLL A0, A0, 2
9D02EADC  3C039D03   LUI V1, -25341
9D02EAE0  2463EAF4   ADDIU V1, V1, -5388
9D02EAE4  00641821   ADDU V1, V1, A0
9D02EAE8  8C630000   LW V1, 0(V1)
9D02EAEC  00600008   JR V1
9D02EAF0  00000000   NOP
9D02EB34  3C03A001   LUI V1, -24575
9D02EB38  2462B940   ADDIU V0, V1, -18112
9D02EB3C  0B40BA9A   J 0x9D02EA68
9D02EB40  AC450004   SW A1, 4(V0)
9D02EB44  24050001   ADDIU A1, ZERO, 1
9D02EB48  00003021   ADDU A2, ZERO, ZERO
9D02EB4C  0F406E5E   JAL ppu_mirror
9D02EB50  24070001   ADDIU A3, ZERO, 1
9D02EB54  3C03A001   LUI V1, -24575
9D02EB58  0B40BA9A   J 0x9D02EA68
9D02EB5C  2462B940   ADDIU V0, V1, -18112
9D02EB60  30420040   ANDI V0, V0, 64
9D02EB64  24040008   ADDIU A0, ZERO, 8
9D02EB68  34038000   ORI V1, ZERO, -32768
9D02EB6C  3405C000   ORI A1, ZERO, -16384
9D02EB70  0062280B   MOVN A1, V1, V0
9D02EB74  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02EB78  02003021   ADDU A2, S0, ZERO
9D02EB7C  3C03A001   LUI V1, -24575
9D02EB80  0B40BA9A   J 0x9D02EA68
9D02EB84  2462B940   ADDIU V0, V1, -18112
9D02EB88  24040001   ADDIU A0, ZERO, 1
9D02EB8C  24050C00   ADDIU A1, ZERO, 3072
9D02EB90  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EB94  02003021   ADDU A2, S0, ZERO
9D02EB98  3C03A001   LUI V1, -24575
9D02EB9C  0B40BA9A   J 0x9D02EA68
9D02EBA0  2462B940   ADDIU V0, V1, -18112
9D02EBA4  24040001   ADDIU A0, ZERO, 1
9D02EBA8  24050400   ADDIU A1, ZERO, 1024
9D02EBAC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EBB0  02003021   ADDU A2, S0, ZERO
9D02EBB4  3C03A001   LUI V1, -24575
9D02EBB8  0B40BA9A   J 0x9D02EA68
9D02EBBC  2462B940   ADDIU V0, V1, -18112
9D02EBC0  30420040   ANDI V0, V0, 64
9D02EBC4  24040008   ADDIU A0, ZERO, 8
9D02EBC8  3403C000   ORI V1, ZERO, -16384
9D02EBCC  0B40BADC   J 0x9D02EB70
9D02EBD0  3405A000   ORI A1, ZERO, -24576
9D02EBD4  30420040   ANDI V0, V0, 64
9D02EBD8  24040008   ADDIU A0, ZERO, 8
9D02EBDC  3403A000   ORI V1, ZERO, -24576
9D02EBE0  0B40BADC   J 0x9D02EB70
9D02EBE4  34058000   ORI A1, ZERO, -32768
9D02EBE8  9785810C   LHU A1, -32500(GP)
9D02EBEC  24040001   ADDIU A0, ZERO, 1
9D02EBF0  02003021   ADDU A2, S0, ZERO
9D02EBF4  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EBF8  38A51C00   XORI A1, A1, 7168
9D02EBFC  3C03A001   LUI V1, -24575
9D02EC00  0B40BA9A   J 0x9D02EA68
9D02EC04  2462B940   ADDIU V0, V1, -18112
9D02EC08  9785810C   LHU A1, -32500(GP)
9D02EC0C  24040001   ADDIU A0, ZERO, 1
9D02EC10  02003021   ADDU A2, S0, ZERO
9D02EC14  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC18  38A51800   XORI A1, A1, 6144
9D02EC1C  3C03A001   LUI V1, -24575
9D02EC20  0B40BA9A   J 0x9D02EA68
9D02EC24  2462B940   ADDIU V0, V1, -18112
9D02EC28  9785810C   LHU A1, -32500(GP)
9D02EC2C  24040001   ADDIU A0, ZERO, 1
9D02EC30  02003021   ADDU A2, S0, ZERO
9D02EC34  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC38  38A51400   XORI A1, A1, 5120
9D02EC3C  3C03A001   LUI V1, -24575
9D02EC40  0B40BA9A   J 0x9D02EA68
9D02EC44  2462B940   ADDIU V0, V1, -18112
9D02EC48  9785810C   LHU A1, -32500(GP)
9D02EC4C  24040001   ADDIU A0, ZERO, 1
9D02EC50  02003021   ADDU A2, S0, ZERO
9D02EC54  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC58  38A51000   XORI A1, A1, 4096
9D02EC5C  3C03A001   LUI V1, -24575
9D02EC60  0B40BA9A   J 0x9D02EA68
9D02EC64  2462B940   ADDIU V0, V1, -18112
9D02EC68  9785810C   LHU A1, -32500(GP)
9D02EC6C  24040001   ADDIU A0, ZERO, 1
9D02EC70  02003021   ADDU A2, S0, ZERO
9D02EC74  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC78  38A50800   XORI A1, A1, 2048
9D02EC7C  9785810C   LHU A1, -32500(GP)
9D02EC80  24040001   ADDIU A0, ZERO, 1
9D02EC84  02003021   ADDU A2, S0, ZERO
9D02EC88  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02EC8C  38A50C00   XORI A1, A1, 3072
9D02EC90  3C03A001   LUI V1, -24575
9D02EC94  0B40BA9A   J 0x9D02EA68
9D02EC98  2462B940   ADDIU V0, V1, -18112
9D02EC9C  9785810C   LHU A1, -32500(GP)
9D02ECA0  24040001   ADDIU A0, ZERO, 1
9D02ECA4  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02ECA8  02003021   ADDU A2, S0, ZERO
9D02ECAC  9785810C   LHU A1, -32500(GP)
9D02ECB0  24040001   ADDIU A0, ZERO, 1
9D02ECB4  02003021   ADDU A2, S0, ZERO
9D02ECB8  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02ECBC  38A50400   XORI A1, A1, 1024
9D02ECC0  0B40BA8F   J 0x9D02EA3C
9D02ECC4  3C03A001   LUI V1, -24575
164:                 
165:                 static void map64_init(void)
166:                 {
9D02E940  27BDFFE8   ADDIU SP, SP, -24
9D02E944  AFBF0014   SW RA, 20(SP)
167:                    mmc_bankrom(8, 0x8000, MMC_LASTBANK);
9D02E948  24040008   ADDIU A0, ZERO, 8
9D02E94C  34058000   ORI A1, ZERO, -32768
9D02E950  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E954  2406FFFF   ADDIU A2, ZERO, -1
168:                    mmc_bankrom(8, 0xA000, MMC_LASTBANK);
9D02E958  24040008   ADDIU A0, ZERO, 8
9D02E95C  3405A000   ORI A1, ZERO, -24576
9D02E960  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E964  2406FFFF   ADDIU A2, ZERO, -1
169:                    mmc_bankrom(8, 0xC000, MMC_LASTBANK);
9D02E968  24040008   ADDIU A0, ZERO, 8
9D02E96C  3405C000   ORI A1, ZERO, -16384
9D02E970  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E974  2406FFFF   ADDIU A2, ZERO, -1
170:                    mmc_bankrom(8, 0xE000, MMC_LASTBANK);
9D02E978  24040008   ADDIU A0, ZERO, 8
9D02E97C  3405E000   ORI A1, ZERO, -8192
9D02E980  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E984  2406FFFF   ADDIU A2, ZERO, -1
171:                 
172:                    irq.counter = irq.latch = 0;
9D02E988  3C03A001   LUI V1, -24575
9D02E98C  2462B940   ADDIU V0, V1, -18112
9D02E990  AC400004   SW ZERO, 4(V0)
9D02E994  AC60B940   SW ZERO, -18112(V1)
173:                    irq.reset = irq.enabled = false;
9D02E998  AC400008   SW ZERO, 8(V0)
9D02E99C  AC40000C   SW ZERO, 12(V0)
174:                 }
9D02E9A0  8FBF0014   LW RA, 20(SP)
9D02E9A4  03E00008   JR RA
9D02E9A8  27BD0018   ADDIU SP, SP, 24
175:                 
176:                 static map_memwrite map64_memwrite[] =
177:                 {
178:                    { 0x8000, 0xFFFF, map64_write },
179:                    {     -1,     -1, NULL }
180:                 };
181:                 
182:                 mapintf_t map64_intf =
183:                 {
184:                    64, /* mapper number */
185:                    "Tengen RAMBO-1", /* mapper name */
186:                    map64_init, /* init routine */
187:                    NULL, /* vblank callback */
188:                    map64_hblank, /* hblank callback */
189:                    NULL, /* get state (snss) */
190:                    NULL, /* set state (snss) */
191:                    NULL, /* memory read structure */
192:                    map64_memwrite, /* memory write structure */
193:                    NULL /* external sound device */
194:                 };
195:                 
196:                 /*
197:                 ** $Log: map064.c,v $
198:                 ** Revision 1.2  2001/04/27 14:37:11  neil
199:                 ** wheeee
200:                 **
201:                 ** Revision 1.1  2001/04/27 12:54:40  neil
202:                 ** blah
203:                 **
204:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
205:                 ** initial
206:                 **
207:                 ** Revision 1.1  2000/10/24 12:19:33  matt
208:                 ** changed directory structure
209:                 **
210:                 ** Revision 1.8  2000/10/22 19:17:46  matt
211:                 ** mapper cleanups galore
212:                 **
213:                 ** Revision 1.7  2000/10/22 15:03:13  matt
214:                 ** simplified mirroring
215:                 **
216:                 ** Revision 1.6  2000/10/21 19:33:38  matt
217:                 ** many more cleanups
218:                 **
219:                 ** Revision 1.5  2000/10/10 13:58:17  matt
220:                 ** stroustrup squeezing his way in the door
221:                 **
222:                 ** Revision 1.4  2000/07/10 13:51:25  matt
223:                 ** using generic nes_irq() routine now
224:                 **
225:                 ** Revision 1.3  2000/07/10 05:29:03  matt
226:                 ** cleaned up some mirroring issues
227:                 **
228:                 ** Revision 1.2  2000/07/06 02:48:43  matt
229:                 ** clearly labelled structure members
230:                 **
231:                 ** Revision 1.1  2000/07/05 05:05:18  matt
232:                 ** initial revision
233:                 **
234:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map040.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map40.c
21:                  **
22:                  ** mapper 40 interface
23:                  ** $Id: map040.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <libsnss.h>
30:                  #include <log.h>
31:                  
32:                  #define  MAP40_IRQ_PERIOD  (4096 / 113.666666)
33:                  
34:                  static struct
35:                  {
36:                     int enabled, counter;
37:                  } irq;
38:                  
39:                  /* mapper 40: SMB 2j (hack) */
40:                  static void map40_init(void)
41:                  {
9D033964  27BDFFE8   ADDIU SP, SP, -24
9D033968  AFBF0014   SW RA, 20(SP)
42:                     mmc_bankrom(8, 0x6000, 6);
9D03396C  24040008   ADDIU A0, ZERO, 8
9D033970  24056000   ADDIU A1, ZERO, 24576
9D033974  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D033978  24060006   ADDIU A2, ZERO, 6
43:                     mmc_bankrom(8, 0x8000, 4);
9D03397C  24040008   ADDIU A0, ZERO, 8
9D033980  34058000   ORI A1, ZERO, -32768
9D033984  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D033988  24060004   ADDIU A2, ZERO, 4
44:                     mmc_bankrom(8, 0xA000, 5);
9D03398C  24040008   ADDIU A0, ZERO, 8
9D033990  3405A000   ORI A1, ZERO, -24576
9D033994  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D033998  24060005   ADDIU A2, ZERO, 5
45:                     mmc_bankrom(8, 0xE000, 7);
9D03399C  24040008   ADDIU A0, ZERO, 8
9D0339A0  3405E000   ORI A1, ZERO, -8192
9D0339A4  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0339A8  24060007   ADDIU A2, ZERO, 7
46:                  
47:                     irq.enabled = false;
9D0339AC  AF80809C   SW ZERO, -32612(GP)
48:                     irq.counter = (int) MAP40_IRQ_PERIOD;
9D0339B0  24020024   ADDIU V0, ZERO, 36
9D0339B4  AF8280A0   SW V0, -32608(GP)
49:                  }
9D0339B8  8FBF0014   LW RA, 20(SP)
9D0339BC  03E00008   JR RA
9D0339C0  27BD0018   ADDIU SP, SP, 24
50:                  
51:                  static void map40_hblank(int vblank)
52:                  {
9D033A14  27BDFFE8   ADDIU SP, SP, -24
9D033A18  AFBF0014   SW RA, 20(SP)
53:                     UNUSED(vblank);
54:                  
55:                     if (irq.enabled && irq.counter)
9D033A1C  8F82809C   LW V0, -32612(GP)
9D033A20  10400005   BEQ V0, ZERO, 0x9D033A38
9D033A24  8F8280A0   LW V0, -32608(GP)
9D033A28  10400003   BEQ V0, ZERO, 0x9D033A38
9D033A2C  2442FFFF   ADDIU V0, V0, -1
56:                     {
57:                        irq.counter--;
58:                        if (0 == irq.counter)
9D033A30  10400004   BEQ V0, ZERO, 0x9D033A44
9D033A34  AF8280A0   SW V0, -32608(GP)
59:                        {
60:                           nes_irq();
9D033A44  0F4094A8   JAL nes_irq
9D033A48  00000000   NOP
61:                           irq.enabled = false;
9D033A4C  AF80809C   SW ZERO, -32612(GP)
62:                        }
63:                     }
64:                  }
9D033A38  8FBF0014   LW RA, 20(SP)
9D033A3C  03E00008   JR RA
9D033A40  27BD0018   ADDIU SP, SP, 24
9D033A50  8FBF0014   LW RA, 20(SP)
9D033A54  03E00008   JR RA
9D033A58  27BD0018   ADDIU SP, SP, 24
65:                  
66:                  static void map40_write(uint32 address, uint8 value)
67:                  {
68:                     int range = (address >> 13) - 4;
9D0339C4  00042342   SRL A0, A0, 13
9D0339C8  2484FFFC   ADDIU A0, A0, -4
69:                  
70:                     switch (range)
9D0339CC  24020001   ADDIU V0, ZERO, 1
9D0339D0  1082000E   BEQ A0, V0, .LVL10, .LBE5, .LBE4
9D0339D4  00A03021   ADDU A2, A1, ZERO
9D0339D8  24020003   ADDIU V0, ZERO, 3
9D0339DC  50820008   BEQL A0, V0, .LBB4, .LBB5
9D0339E0  24040008   ADDIU A0, ZERO, 8
9D0339E4  50800003   BEQL A0, ZERO, 0x9D0339F4
9D0339E8  AF80809C   SW ZERO, -32612(GP)
9D0339EC  03E00008   JR RA
9D0339F0  00000000   NOP
71:                     {
72:                     case 0: /* 0x8000-0x9FFF */
73:                        irq.enabled = false;
74:                        irq.counter = (int) MAP40_IRQ_PERIOD;
9D0339F4  24020024   ADDIU V0, ZERO, 36
75:                        break;
9D0339F8  03E00008   JR RA
9D0339FC  AF8280A0   SW V0, -32608(GP)
76:                  
77:                     case 1: /* 0xA000-0xBFFF */
78:                        irq.enabled = true;
79:                        break;
9D033A0C  03E00008   JR RA
9D033A10  AF84809C   SW A0, -32612(GP)
80:                  
81:                     case 3: /* 0xE000-0xFFFF */
82:                        mmc_bankrom(8, 0xC000, value & 7);
9D033A00  3405C000   ORI A1, ZERO, -16384
9D033A04  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D033A08  30C60007   ANDI A2, A2, 7
9D033A0C  03E00008   JR RA
9D033A10  AF84809C   SW A0, -32612(GP)
83:                        break;
84:                  
85:                     default:
86:                        break;
87:                     }
88:                  }
89:                  
90:                  static void map40_getstate(SnssMapperBlock *state)
91:                  {
92:                     state->extraData.mapper40.irqCounter = irq.counter;
9D03393C  8F8280A0   LW V0, -32608(GP)
9D033940  A0820018   SB V0, 24(A0)
93:                     state->extraData.mapper40.irqCounterEnabled = irq.enabled;
9D033944  8F82809C   LW V0, -32612(GP)
9D033948  03E00008   JR RA
9D03394C  A0820019   SB V0, 25(A0)
94:                  }
95:                  
96:                  static void map40_setstate(SnssMapperBlock *state)
97:                  {
98:                     irq.counter = state->extraData.mapper40.irqCounter;
9D033950  90830018   LBU V1, 24(A0)
9D033958  AF8380A0   SW V1, -32608(GP)
99:                     irq.enabled = state->extraData.mapper40.irqCounterEnabled;
9D033954  90820019   LBU V0, 25(A0)
9D03395C  03E00008   JR RA
9D033960  AF82809C   SW V0, -32612(GP)
100:                 }
101:                 
102:                 static map_memwrite map40_memwrite[] =
103:                 {
104:                    { 0x8000, 0xFFFF, map40_write },
105:                    {     -1,     -1, NULL }
106:                 };
107:                 
108:                 mapintf_t map40_intf =
109:                 {
110:                    40, /* mapper number */
111:                    "SMB 2j (pirate)", /* mapper name */
112:                    map40_init, /* init routine */
113:                    NULL, /* vblank callback */
114:                    map40_hblank, /* hblank callback */
115:                    map40_getstate, /* get state (snss) */
116:                    map40_setstate, /* set state (snss) */
117:                    NULL, /* memory read structure */
118:                    map40_memwrite, /* memory write structure */
119:                    NULL /* external sound device */
120:                 };
121:                 
122:                 /*
123:                 ** $Log: map040.c,v $
124:                 ** Revision 1.2  2001/04/27 14:37:11  neil
125:                 ** wheeee
126:                 **
127:                 ** Revision 1.1  2001/04/27 12:54:40  neil
128:                 ** blah
129:                 **
130:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
131:                 ** initial
132:                 **
133:                 ** Revision 1.1  2000/10/24 12:19:33  matt
134:                 ** changed directory structure
135:                 **
136:                 ** Revision 1.9  2000/10/23 15:53:27  matt
137:                 ** suppressed warnings
138:                 **
139:                 ** Revision 1.8  2000/10/22 19:17:46  matt
140:                 ** mapper cleanups galore
141:                 **
142:                 ** Revision 1.7  2000/10/21 19:33:38  matt
143:                 ** many more cleanups
144:                 **
145:                 ** Revision 1.6  2000/10/10 13:58:17  matt
146:                 ** stroustrup squeezing his way in the door
147:                 **
148:                 ** Revision 1.5  2000/08/16 02:50:11  matt
149:                 ** random mapper cleanups
150:                 **
151:                 ** Revision 1.4  2000/07/15 23:52:19  matt
152:                 ** rounded out a bunch more mapper interfaces
153:                 **
154:                 ** Revision 1.3  2000/07/10 13:51:25  matt
155:                 ** using generic nes_irq() routine now
156:                 **
157:                 ** Revision 1.2  2000/07/06 02:48:43  matt
158:                 ** clearly labelled structure members
159:                 **
160:                 ** Revision 1.1  2000/07/05 05:05:18  matt
161:                 ** initial revision
162:                 **
163:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map034.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map34.c
21:                  **
22:                  ** mapper 34 interface
23:                  ** $Id: map034.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  static void map34_init(void)
30:                  {
31:                     mmc_bankrom(32, 0x8000, MMC_LASTBANK);
9D03639C  24040020   ADDIU A0, ZERO, 32
9D0363A0  34058000   ORI A1, ZERO, -32768
9D0363A4  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0363A8  2406FFFF   ADDIU A2, ZERO, -1
32:                  }
33:                  
34:                  static void map34_write(uint32 address, uint8 value)
35:                  {
36:                     if ((address & 0x8000) || (0x7FFD == address))
9D0363AC  30828000   ANDI V0, A0, -32768
9D0363B0  1440000A   BNE V0, ZERO, 0x9D0363DC
9D0363B4  00A03021   ADDU A2, A1, ZERO
9D0363B8  24027FFD   ADDIU V0, ZERO, 32765
9D0363BC  10820007   BEQ A0, V0, 0x9D0363DC
9D0363C0  24027FFE   ADDIU V0, ZERO, 32766
37:                     {
38:                        mmc_bankrom(32, 0x8000, value);
9D0363DC  24040020   ADDIU A0, ZERO, 32
9D0363E0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0363E4  34058000   ORI A1, ZERO, -32768
39:                     }
40:                     else if (0x7FFE == address)
9D0363C4  1082000A   BEQ A0, V0, .LVL4, .LBB4
9D0363C8  24027FFF   ADDIU V0, ZERO, 32767
41:                     {
42:                        mmc_bankvrom(4, 0x0000, value);
9D0363F0  24040004   ADDIU A0, ZERO, 4
43:                     }
44:                     else if (0x7FFF == address)
9D0363CC  10820006   BEQ A0, V0, .LVL3
9D0363D0  24040004   ADDIU A0, ZERO, 4
9D0363D4  03E00008   JR RA
9D0363D8  00000000   NOP
45:                     {
46:                        mmc_bankvrom(4, 0x1000, value);
9D0363E8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0363EC  24051000   ADDIU A1, ZERO, 4096
9D0363F0  24040004   ADDIU A0, ZERO, 4
9D0363F4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0363F8  00002821   ADDU A1, ZERO, ZERO
47:                     }
48:                  }
49:                  
50:                  static map_memwrite map34_memwrite[] = 
51:                  {
52:                     { 0x7FFD, 0xFFFF, map34_write },
53:                     { -1, -1, NULL }
54:                  };
55:                  
56:                  mapintf_t map34_intf = 
57:                  {
58:                     34, /* mapper number */
59:                     "Nina-1", /* mapper name */
60:                     map34_init, /* init routine */
61:                     NULL, /* vblank callback */
62:                     NULL, /* hblank callback */
63:                     NULL, /* get state (snss) */
64:                     NULL, /* set state (snss) */
65:                     NULL, /* memory read structure */
66:                     map34_memwrite, /* memory write structure */
67:                     NULL /* external sound device */
68:                  };
69:                  
70:                  /*
71:                  ** $Log: map034.c,v $
72:                  ** Revision 1.2  2001/04/27 14:37:11  neil
73:                  ** wheeee
74:                  **
75:                  ** Revision 1.1  2001/04/27 12:54:40  neil
76:                  ** blah
77:                  **
78:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
79:                  ** initial
80:                  **
81:                  ** Revision 1.1  2000/10/24 12:19:33  matt
82:                  ** changed directory structure
83:                  **
84:                  ** Revision 1.5  2000/10/22 19:17:46  matt
85:                  ** mapper cleanups galore
86:                  **
87:                  ** Revision 1.4  2000/10/21 19:33:38  matt
88:                  ** many more cleanups
89:                  **
90:                  ** Revision 1.3  2000/07/11 05:03:49  matt
91:                  ** value masking isn't necessary for the banking routines
92:                  **
93:                  ** Revision 1.2  2000/07/11 03:35:08  bsittler
94:                  ** Fixes to make mikes new mappers compile.
95:                  **
96:                  ** Revision 1.1  2000/07/11 03:14:18  melanson
97:                  ** Initial commit for mappers 16, 34, and 231
98:                  **
99:                  **
100:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map033.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map33.c
21:                  **
22:                  ** mapper 33 interface
23:                  ** $Id: map033.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* mapper 33: Taito TC0190*/
31:                  static void map33_write(uint32 address, uint8 value)
32:                  {
9D0356C8  00A03021   ADDU A2, A1, ZERO
33:                     int page = (address >> 13) & 3;
9D0356C0  7C820B40   EXT V0, A0, 13, 2
34:                     int reg = address & 3;
35:                  
36:                     switch (page)
9D0356C4  24030001   ADDIU V1, ZERO, 1
9D0356CC  10430014   BEQ V0, V1, .LVL6, .LBB2
9D0356D0  30840003   ANDI A0, A0, 3
9D0356D4  5040000A   BEQL V0, ZERO, .LVL4
9D0356D8  24020002   ADDIU V0, ZERO, 2
37:                     {
38:                     case 0: /* $800X */
39:                        switch (reg)
9D035700  1082000D   BEQ A0, V0, .LBE2
9D035704  24020003   ADDIU V0, ZERO, 3
9D035708  50820014   BEQL A0, V0, .LVL15
9D03570C  24040002   ADDIU A0, ZERO, 2
9D035710  10830010   BEQ A0, V1, .LVL14
9D035714  24040008   ADDIU A0, ZERO, 8
40:                        {
41:                        case 0:
42:                           mmc_bankrom(8, 0x8000, value);
9D035718  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03571C  34058000   ORI A1, ZERO, -32768
43:                           break;
44:                  
45:                        case 1:
46:                           mmc_bankrom(8, 0xA000, value);
9D035754  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035758  3405A000   ORI A1, ZERO, -24576
47:                           break;
48:                  
49:                        case 2:
50:                           mmc_bankvrom(2, 0x0000, value);
9D035738  24040002   ADDIU A0, ZERO, 2
9D03573C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035740  00002821   ADDU A1, ZERO, ZERO
51:                           break;
52:                  
53:                        case 3:
54:                           mmc_bankvrom(2, 0x0800, value);
9D03575C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
55:                           break;
56:                        }
57:                        break;
58:                  
59:                     case 1: /* $A00X */
60:                        {
61:                           int loc = 0x1000 + (reg << 10);
9D035720  00042A80   SLL A1, A0, 10
62:                           mmc_bankvrom(1, loc, value);
9D035724  24040001   ADDIU A0, ZERO, 1
9D035728  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D03572C  24A51000   ADDIU A1, A1, 4096
9D035730  03E00008   JR RA
9D035734  00000000   NOP
63:                        }
64:                        break;
65:                  
66:                     case 2: /* $C00X */
67:                     case 3: /* $E00X */
68:                        switch (reg)
9D0356DC  2C840002   SLTIU A0, A0, 2
9D0356E0  10800013   BEQ A0, ZERO, .LVL9
9D0356E4  30A60001   ANDI A2, A1, 1
69:                        {
70:                        case 0:
71:                           /* irqs maybe ? */
72:                           //break;
73:                        
74:                        case 1:
75:                           /* this doesn't seem to work just right */
76:                           if (value & 1)
9D0356E8  14C00016   BNE A2, ZERO, .LVL12
9D0356EC  00002021   ADDU A0, ZERO, ZERO
77:                              ppu_mirror(0, 0, 1, 1); /* horizontal */
9D035744  00002821   ADDU A1, ZERO, ZERO
9D035748  24060001   ADDIU A2, ZERO, 1
9D03574C  0B406E5E   J ppu_mirror
9D035750  24070001   ADDIU A3, ZERO, 1
78:                           else
79:                              ppu_mirror(0, 1, 0, 1);
9D0356F0  24050001   ADDIU A1, ZERO, 1
9D0356F4  00003021   ADDU A2, ZERO, ZERO
9D0356F8  0B406E5E   J ppu_mirror
9D0356FC  24070001   ADDIU A3, ZERO, 1
9D035700  1082000D   BEQ A0, V0, .LBE2
9D035704  24020003   ADDIU V0, ZERO, 3
9D035708  50820014   BEQL A0, V0, .LVL15
9D03570C  24040002   ADDIU A0, ZERO, 2
9D035710  10830010   BEQ A0, V1, .LVL14
9D035714  24040008   ADDIU A0, ZERO, 8
9D035718  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03571C  34058000   ORI A1, ZERO, -32768
9D035720  00042A80   SLL A1, A0, 10
9D035724  24040001   ADDIU A0, ZERO, 1
9D035728  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D03572C  24A51000   ADDIU A1, A1, 4096
9D035730  03E00008   JR RA
9D035734  00000000   NOP
9D035738  24040002   ADDIU A0, ZERO, 2
9D03573C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035740  00002821   ADDU A1, ZERO, ZERO
9D035744  00002821   ADDU A1, ZERO, ZERO
9D035748  24060001   ADDIU A2, ZERO, 1
9D03574C  0B406E5E   J ppu_mirror
9D035750  24070001   ADDIU A3, ZERO, 1
9D035754  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035758  3405A000   ORI A1, ZERO, -24576
9D03575C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035760  24050800   ADDIU A1, ZERO, 2048
80:                           break;
81:                  
82:                        default:
83:                           break;
84:                        }
85:                        break;
86:                     }
87:                  }
88:                  
89:                  
90:                  static map_memwrite map33_memwrite[] =
91:                  {
92:                     { 0x8000, 0xFFFF, map33_write },
93:                     {     -1,     -1, NULL }
94:                  };
95:                  
96:                  mapintf_t map33_intf =
97:                  {
98:                     33, /* mapper number */
99:                     "Taito TC0190", /* mapper name */
100:                    NULL, /* init routine */
101:                    NULL, /* vblank callback */
102:                    NULL, /* hblank callback */
103:                    NULL, /* get state (snss) */
104:                    NULL, /* set state (snss) */
105:                    NULL, /* memory read structure */
106:                    map33_memwrite, /* memory write structure */
107:                    NULL /* external sound device */
108:                 };
109:                 
110:                 /*
111:                 ** $Log: map033.c,v $
112:                 ** Revision 1.2  2001/04/27 14:37:11  neil
113:                 ** wheeee
114:                 **
115:                 ** Revision 1.1  2001/04/27 12:54:40  neil
116:                 ** blah
117:                 **
118:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
119:                 ** initial
120:                 **
121:                 ** Revision 1.1  2000/10/24 12:19:33  matt
122:                 ** changed directory structure
123:                 **
124:                 ** Revision 1.7  2000/10/22 19:17:46  matt
125:                 ** mapper cleanups galore
126:                 **
127:                 ** Revision 1.6  2000/10/22 15:03:13  matt
128:                 ** simplified mirroring
129:                 **
130:                 ** Revision 1.5  2000/10/21 19:33:38  matt
131:                 ** many more cleanups
132:                 **
133:                 ** Revision 1.4  2000/07/15 23:52:19  matt
134:                 ** rounded out a bunch more mapper interfaces
135:                 **
136:                 ** Revision 1.3  2000/07/10 05:29:03  matt
137:                 ** cleaned up some mirroring issues
138:                 **
139:                 ** Revision 1.2  2000/07/06 02:48:43  matt
140:                 ** clearly labelled structure members
141:                 **
142:                 ** Revision 1.1  2000/07/06 01:01:56  matt
143:                 ** initial revision
144:                 **
145:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map032.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map32.c
21:                  **
22:                  ** mapper 32 interface
23:                  ** $Id: map032.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  static int select_c000 = 0;
31:                  
32:                  /* mapper 32: Irem G-101 */
33:                  static void map32_write(uint32 address, uint8 value)
34:                  {
9D0344C4  27BDFFE8   ADDIU SP, SP, -24
9D0344C8  AFBF0014   SW RA, 20(SP)
9D0344CC  AFB00010   SW S0, 16(SP)
35:                     switch (address >> 12)
9D0344D0  00041302   SRL V0, A0, 12
9D0344D4  24030009   ADDIU V1, ZERO, 9
9D0344D8  10430016   BEQ V0, V1, .LVL6
9D0344DC  00A08021   ADDU S0, A1, ZERO
9D0344E0  2C43000A   SLTIU V1, V0, 10
9D0344E4  14600020   BNE V1, ZERO, 0x9D034568
9D0344E8  2403000A   ADDIU V1, ZERO, 10
9D0344EC  1043000A   BEQ V0, V1, .LVL3
9D0344F0  2403000B   ADDIU V1, ZERO, 11
9D0344F4  14430018   BNE V0, V1, 0x9D034558
9D0344F8  30850007   ANDI A1, A0, 7
9D034568  24030008   ADDIU V1, ZERO, 8
9D03456C  1443FFFA   BNE V0, V1, 0x9D034558
9D034570  8F8280AC   LW V0, -32596(GP)
36:                     {
37:                     case 0x08: 
38:                        if (select_c000)
9D034578  1440FFE9   BNE V0, ZERO, 0x9D034520
9D03457C  3405C000   ORI A1, ZERO, -16384
39:                           mmc_bankrom(8, 0xC000, value);
9D034574  24040008   ADDIU A0, ZERO, 8
40:                        else
41:                           mmc_bankrom(8, 0x8000, value);
9D034520  02003021   ADDU A2, S0, ZERO
9D03452C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D034530  27BD0018   ADDIU SP, SP, 24
9D034580  34058000   ORI A1, ZERO, -32768
9D034584  02003021   ADDU A2, S0, ZERO
9D034590  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D034594  27BD0018   ADDIU SP, SP, 24
42:                        break;
43:                  
44:                     case 0x09: 
45:                        if (value & 1)
9D034534  30A20001   ANDI V0, A1, 1
9D034538  14400017   BNE V0, ZERO, .LVL14
9D03453C  00002021   ADDU A0, ZERO, ZERO
46:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
9D034598  00002821   ADDU A1, ZERO, ZERO
9D03459C  24060001   ADDIU A2, ZERO, 1
9D0345A0  0F406E5E   JAL ppu_mirror
9D0345A4  24070001   ADDIU A3, ZERO, 1
47:                        else
48:                           ppu_mirror(0, 1, 0, 1); /* vertical */
9D034540  24050001   ADDIU A1, ZERO, 1
9D034544  00003021   ADDU A2, ZERO, ZERO
9D034548  0F406E5E   JAL ppu_mirror
9D03454C  24070001   ADDIU A3, ZERO, 1
49:                     
50:                        select_c000 = (value & 0x02);
9D034550  32100002   ANDI S0, S0, 2
9D034554  AF9080AC   SW S0, -32596(GP)
9D0345A8  32100002   ANDI S0, S0, 2
51:                        break;
52:                  
53:                     case 0x0A: 
54:                        mmc_bankrom(8, 0xA000, value); 
9D034518  24040008   ADDIU A0, ZERO, 8
9D03451C  3405A000   ORI A1, ZERO, -24576
55:                        break;
56:                  
57:                     case 0x0B: 
58:                        {
59:                           int loc = (address & 0x07) << 10;
60:                           mmc_bankvrom(1, loc, value);
9D0344FC  24040001   ADDIU A0, ZERO, 1
9D034500  00052A80   SLL A1, A1, 10
9D034504  02003021   ADDU A2, S0, ZERO
9D034510  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D034514  27BD0018   ADDIU SP, SP, 24
61:                        }
62:                        break;
63:                  
64:                     default:
65:                        break;
66:                     }
67:                  }
9D034508  8FBF0014   LW RA, 20(SP)
9D03450C  8FB00010   LW S0, 16(SP)
9D034524  8FBF0014   LW RA, 20(SP)
9D034528  8FB00010   LW S0, 16(SP)
9D034558  8FBF0014   LW RA, 20(SP)
9D03455C  8FB00010   LW S0, 16(SP)
9D034560  03E00008   JR RA
9D034564  27BD0018   ADDIU SP, SP, 24
9D034588  8FBF0014   LW RA, 20(SP)
9D03458C  8FB00010   LW S0, 16(SP)
9D034590  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D034594  27BD0018   ADDIU SP, SP, 24
9D034598  00002821   ADDU A1, ZERO, ZERO
9D03459C  24060001   ADDIU A2, ZERO, 1
9D0345A0  0F406E5E   JAL ppu_mirror
9D0345A4  24070001   ADDIU A3, ZERO, 1
9D0345A8  32100002   ANDI S0, S0, 2
9D0345AC  0B40D156   J 0x9D034558
9D0345B0  AF9080AC   SW S0, -32596(GP)
68:                  
69:                  static map_memwrite map32_memwrite[] =
70:                  {
71:                     { 0x8000, 0xFFFF, map32_write },
72:                     {     -1,     -1, NULL }
73:                  };
74:                  
75:                  mapintf_t map32_intf =
76:                  {
77:                     32, /* mapper number */
78:                     "Irem G-101", /* mapper name */
79:                     NULL, /* init routine */
80:                     NULL, /* vblank callback */
81:                     NULL, /* hblank callback */
82:                     NULL, /* get state (snss) */
83:                     NULL, /* set state (snss) */
84:                     NULL, /* memory read structure */
85:                     map32_memwrite, /* memory write structure */
86:                     NULL /* external sound device */
87:                  };
88:                  
89:                  /*
90:                  ** $Log: map032.c,v $
91:                  ** Revision 1.2  2001/04/27 14:37:11  neil
92:                  ** wheeee
93:                  **
94:                  ** Revision 1.1  2001/04/27 12:54:40  neil
95:                  ** blah
96:                  **
97:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
98:                  ** initial
99:                  **
100:                 ** Revision 1.1  2000/10/24 12:19:33  matt
101:                 ** changed directory structure
102:                 **
103:                 ** Revision 1.6  2000/10/22 19:17:46  matt
104:                 ** mapper cleanups galore
105:                 **
106:                 ** Revision 1.5  2000/10/22 15:03:13  matt
107:                 ** simplified mirroring
108:                 **
109:                 ** Revision 1.4  2000/10/21 19:33:38  matt
110:                 ** many more cleanups
111:                 **
112:                 ** Revision 1.3  2000/07/10 05:29:03  matt
113:                 ** cleaned up some mirroring issues
114:                 **
115:                 ** Revision 1.2  2000/07/06 02:48:43  matt
116:                 ** clearly labelled structure members
117:                 **
118:                 ** Revision 1.1  2000/07/06 01:01:56  matt
119:                 ** initial revision
120:                 **
121:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map024.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map24.c
21:                  **
22:                  ** mapper 24 interface
23:                  ** $Id: map024.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <log.h>
30:                  #include <vrcvisnd.h>
31:                  
32:                  static struct
33:                  {
34:                     int counter, enabled;
35:                     int latch, wait_state;
36:                  } irq;
37:                  
38:                  static void map24_init(void)
39:                  {
40:                     irq.counter = irq.enabled = 0;
9D030844  3C03A001   LUI V1, -24575
9D030848  2462B960   ADDIU V0, V1, -18080
9D03084C  AC400004   SW ZERO, 4(V0)
9D030850  AC60B960   SW ZERO, -18080(V1)
41:                     irq.latch = irq.wait_state = 0;
9D030854  AC40000C   SW ZERO, 12(V0)
9D030858  03E00008   JR RA
9D03085C  AC400008   SW ZERO, 8(V0)
42:                  }
43:                  
44:                  static void map24_hblank(int vblank) 
45:                  {
9D030A7C  27BDFFE8   ADDIU SP, SP, -24
9D030A80  AFBF0014   SW RA, 20(SP)
9D030A84  AFB00010   SW S0, 16(SP)
46:                     UNUSED(vblank);
47:                  
48:                     if (irq.enabled)
9D030A88  3C02A001   LUI V0, -24575
9D030A8C  2450B960   ADDIU S0, V0, -18080
9D030A90  8E030004   LW V1, 4(S0)
9D030A94  10600005   BEQ V1, ZERO, 0x9D030AAC
9D030A98  8C43B960   LW V1, -18080(V0)
49:                     {
50:                        if (256 == ++irq.counter)
9D030A9C  24630001   ADDIU V1, V1, 1
9D030AA0  24040100   ADDIU A0, ZERO, 256
9D030AA4  10640005   BEQ V1, A0, .LBB4
9D030AA8  AC43B960   SW V1, -18080(V0)
51:                        {
52:                           irq.counter = irq.latch;
9D030ABC  8E030008   LW V1, 8(S0)
53:                           nes_irq();
9D030AC0  0F4094A8   JAL nes_irq
9D030AC4  AC43B960   SW V1, -18080(V0)
54:                           //irq.enabled = false;
55:                           irq.enabled = irq.wait_state;
9D030AC8  8E02000C   LW V0, 12(S0)
9D030ACC  AE020004   SW V0, 4(S0)
56:                        }
57:                     }
58:                  }
9D030AAC  8FBF0014   LW RA, 20(SP)
9D030AB0  8FB00010   LW S0, 16(SP)
9D030AB4  03E00008   JR RA
9D030AB8  27BD0018   ADDIU SP, SP, 24
9D030AD0  8FBF0014   LW RA, 20(SP)
9D030AD4  8FB00010   LW S0, 16(SP)
9D030AD8  03E00008   JR RA
9D030ADC  27BD0018   ADDIU SP, SP, 24
59:                  
60:                  static void map24_write(uint32 address, uint8 value)
61:                  {
62:                     switch (address & 0xF003)
9D030898  3084F003   ANDI A0, A0, -4093
9D03089C  3402D003   ORI V0, ZERO, -12285
9D0308A0  10820058   BEQ A0, V0, .LVL20
9D0308A4  00A03021   ADDU A2, A1, ZERO
9D0308A8  3402D004   ORI V0, ZERO, -12284
9D0308AC  0082102B   SLTU V0, A0, V0
9D0308B0  1440000F   BNE V0, ZERO, .LVL6
9D0308B4  3402E003   ORI V0, ZERO, -8189
9D0308B8  10820035   BEQ A0, V0, .LVL12
9D0308BC  3402E004   ORI V0, ZERO, -8188
9D0308C0  0082102B   SLTU V0, A0, V0
9D0308C4  10400019   BEQ V0, ZERO, .LVL8
9D0308C8  3402E001   ORI V0, ZERO, -8191
9D0308CC  10820020   BEQ A0, V0, 0x9D030950
9D0308D0  3402E002   ORI V0, ZERO, -8190
9D0308D4  0082102B   SLTU V0, A0, V0
9D0308D8  1040004D   BEQ V0, ZERO, .LVL22
9D0308DC  3402E000   ORI V0, ZERO, -8192
9D0308E0  14820019   BNE A0, V0, 0x9D030948
9D0308E4  24040001   ADDIU A0, ZERO, 1
9D0308F0  3402C000   ORI V0, ZERO, -16384
9D0308F4  1082003D   BEQ A0, V0, .LVL16
9D0308F8  3402C001   ORI V0, ZERO, -16383
9D0308FC  0082102B   SLTU V0, A0, V0
9D030900  14400028   BNE V0, ZERO, 0x9D0309A4
9D030904  3402D001   ORI V0, ZERO, -12287
9D030908  1082001E   BEQ A0, V0, 0x9D030984
9D03090C  3402D002   ORI V0, ZERO, -12286
9D030910  0082102B   SLTU V0, A0, V0
9D030914  10400041   BEQ V0, ZERO, .LVL24
9D030918  3402D000   ORI V0, ZERO, -12288
9D03091C  1482000A   BNE A0, V0, 0x9D030948
9D030920  24040001   ADDIU A0, ZERO, 1
9D03092C  3402F001   ORI V0, ZERO, -4095
9D030930  1082000A   BEQ A0, V0, .LVL10
9D030934  3402F002   ORI V0, ZERO, -4094
9D030938  1082003B   BEQ A0, V0, .LVL26
9D03093C  3402F000   ORI V0, ZERO, -4096
9D030940  10820016   BEQ A0, V0, .LVL14
9D030944  3C02A001   LUI V0, -24575
9D030948  03E00008   JR RA
9D03094C  00000000   NOP
9D0309A4  34028000   ORI V0, ZERO, -32768
9D0309A8  10820013   BEQ A0, V0, .LVL18
9D0309AC  3402B003   ORI V0, ZERO, -20477
9D0309B0  1482FFE5   BNE A0, V0, 0x9D030948
9D0309B4  30A6000C   ANDI A2, A1, 12
63:                     {
64:                     case 0x8000:
65:                        mmc_bankrom(16, 0x8000, value);
9D0309F8  24040010   ADDIU A0, ZERO, 16
9D0309FC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D030A00  34058000   ORI A1, ZERO, -32768
66:                        break;
67:                  
68:                     case 0x9003:
69:                        /* ??? */
70:                        break;
71:                     
72:                     case 0xB003:
73:                        switch (value & 0x0C)
9D0309B8  24020004   ADDIU V0, ZERO, 4
9D0309BC  10C20025   BEQ A2, V0, .LVL28
9D0309C0  2CC20005   SLTIU V0, A2, 5
9D0309C4  1440001D   BNE V0, ZERO, 0x9D030A3C
9D0309C8  24020008   ADDIU V0, ZERO, 8
9D0309CC  10C20026   BEQ A2, V0, .LVL30
9D0309D0  2402000C   ADDIU V0, ZERO, 12
9D0309D4  14C2FFDC   BNE A2, V0, 0x9D030948
9D0309D8  24040001   ADDIU A0, ZERO, 1
9D030A3C  14C0FFC2   BNE A2, ZERO, 0x9D030948
9D030A40  00002021   ADDU A0, ZERO, ZERO
74:                        {
75:                        case 0x00:
76:                           ppu_mirror(0, 1, 0, 1); /* vertical */
9D030A44  24050001   ADDIU A1, ZERO, 1
9D030A48  00003021   ADDU A2, ZERO, ZERO
9D030A4C  0B406E5E   J ppu_mirror
9D030A50  24070001   ADDIU A3, ZERO, 1
77:                           break;
78:                        
79:                        case 0x04:
80:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
9D030A54  00002021   ADDU A0, ZERO, ZERO
9D030A58  00002821   ADDU A1, ZERO, ZERO
9D030A5C  24060001   ADDIU A2, ZERO, 1
9D030A60  0B406E5E   J ppu_mirror
9D030A64  24070001   ADDIU A3, ZERO, 1
81:                           break;
82:                        
83:                        case 0x08:
84:                           ppu_mirror(0, 0, 0, 0);
9D030A68  00002021   ADDU A0, ZERO, ZERO
9D030A6C  00002821   ADDU A1, ZERO, ZERO
9D030A70  00003021   ADDU A2, ZERO, ZERO
9D030A74  0B406E5E   J ppu_mirror
9D030A78  00003821   ADDU A3, ZERO, ZERO
85:                           break;
86:                        
87:                        case 0x0C:
88:                           ppu_mirror(1, 1, 1, 1);
9D0309DC  24050001   ADDIU A1, ZERO, 1
9D0309E0  24060001   ADDIU A2, ZERO, 1
9D0309E4  0B406E5E   J ppu_mirror
9D0309E8  24070001   ADDIU A3, ZERO, 1
89:                           break;
90:                        
91:                        default:
92:                           break;
93:                        }
94:                        break;
95:                     
96:                  
97:                     case 0xC000:
98:                        mmc_bankrom(8, 0xC000, value);
9D0309EC  24040008   ADDIU A0, ZERO, 8
9D0309F0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0309F4  3405C000   ORI A1, ZERO, -16384
99:                        break;
100:                    
101:                    case 0xD000:
102:                       mmc_bankvrom(1, 0x0000, value);
9D030924  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030928  00002821   ADDU A1, ZERO, ZERO
103:                       break;
104:                    
105:                    case 0xD001:
106:                       mmc_bankvrom(1, 0x0400, value);
9D030984  24040001   ADDIU A0, ZERO, 1
9D030988  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D03098C  24050400   ADDIU A1, ZERO, 1024
107:                       break;
108:                    
109:                    case 0xD002:
110:                       mmc_bankvrom(1, 0x0800, value);
9D030A1C  24040001   ADDIU A0, ZERO, 1
9D030A20  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030A24  24050800   ADDIU A1, ZERO, 2048
111:                       break;
112:                    
113:                    case 0xD003:
114:                       mmc_bankvrom(1, 0x0C00, value);
9D030A04  24040001   ADDIU A0, ZERO, 1
9D030A08  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030A0C  24050C00   ADDIU A1, ZERO, 3072
115:                       break;
116:                    
117:                    case 0xE000:
118:                       mmc_bankvrom(1, 0x1000, value);
9D0308E8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0308EC  24051000   ADDIU A1, ZERO, 4096
119:                       break;
120:                    
121:                    case 0xE001:
122:                       mmc_bankvrom(1, 0x1400, value);
9D030950  24040001   ADDIU A0, ZERO, 1
9D030954  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030958  24051400   ADDIU A1, ZERO, 5120
123:                       break;
124:                    
125:                    case 0xE002:
126:                       mmc_bankvrom(1, 0x1800, value);
9D030A10  24040001   ADDIU A0, ZERO, 1
9D030A14  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030A18  24051800   ADDIU A1, ZERO, 6144
127:                       break;
128:                    
129:                    case 0xE003:
130:                       mmc_bankvrom(1, 0x1C00, value);
9D030990  24040001   ADDIU A0, ZERO, 1
9D030994  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D030998  24051C00   ADDIU A1, ZERO, 7168
131:                       break;
132:                    
133:                    case 0xF000:
134:                       irq.latch = value;
135:                       break;
9D03099C  03E00008   JR RA
9D0309A0  AC45B968   SW A1, -18072(V0)
136:                    
137:                    case 0xF001:
138:                       irq.enabled = (value >> 1) & 0x01;
9D03095C  3C04A001   LUI A0, -24575
9D030960  2482B960   ADDIU V0, A0, -18080
9D030964  7CA30040   EXT V1, A1, 1, 1
9D03096C  AC430004   SW V1, 4(V0)
139:                       irq.wait_state = value & 0x01;
9D030968  30A60001   ANDI A2, A1, 1
140:                       if (irq.enabled)
9D030970  1060FFF5   BEQ V1, ZERO, 0x9D030948
9D030974  AC46000C   SW A2, 12(V0)
141:                          irq.counter = irq.latch;
9D030978  8C420008   LW V0, 8(V0)
9D03097C  03E00008   JR RA
9D030980  AC82B960   SW V0, -18080(A0)
142:                       break;
143:                    
144:                    case 0xF002:
145:                       irq.enabled = irq.wait_state;
9D030A28  3C02A001   LUI V0, -24575
9D030A2C  2442B960   ADDIU V0, V0, -18080
9D030A30  8C43000C   LW V1, 12(V0)
9D030A34  03E00008   JR RA
9D030A38  AC430004   SW V1, 4(V0)
9D030A3C  14C0FFC2   BNE A2, ZERO, 0x9D030948
9D030A40  00002021   ADDU A0, ZERO, ZERO
9D030A44  24050001   ADDIU A1, ZERO, 1
9D030A48  00003021   ADDU A2, ZERO, ZERO
9D030A4C  0B406E5E   J ppu_mirror
9D030A50  24070001   ADDIU A3, ZERO, 1
9D030A54  00002021   ADDU A0, ZERO, ZERO
9D030A58  00002821   ADDU A1, ZERO, ZERO
9D030A5C  24060001   ADDIU A2, ZERO, 1
9D030A60  0B406E5E   J ppu_mirror
9D030A64  24070001   ADDIU A3, ZERO, 1
9D030A68  00002021   ADDU A0, ZERO, ZERO
9D030A6C  00002821   ADDU A1, ZERO, ZERO
9D030A70  00003021   ADDU A2, ZERO, ZERO
9D030A74  0B406E5E   J ppu_mirror
9D030A78  00003821   ADDU A3, ZERO, ZERO
146:                       break;
147:                    
148:                    default:
149:                 #ifdef NOFRENDO_DEBUG
150:                       log_printf("invalid VRC6 write: $%02X to $%04X", value, address);
151:                 #endif
152:                       break;      
153:                    }
154:                 }
155:                 
156:                 static void map24_getstate(SnssMapperBlock *state)
157:                 {
158:                    state->extraData.mapper24.irqCounter = irq.counter;
9D030860  3C02A001   LUI V0, -24575
9D030868  8C43B960   LW V1, -18080(V0)
9D030870  A0830018   SB V1, 24(A0)
159:                    state->extraData.mapper24.irqCounterEnabled = irq.enabled;
9D030864  2445B960   ADDIU A1, V0, -18080
9D03086C  8CA20004   LW V0, 4(A1)
9D030874  03E00008   JR RA
9D030878  A0820019   SB V0, 25(A0)
160:                 }
161:                 
162:                 static void map24_setstate(SnssMapperBlock *state)
163:                 {
164:                    irq.counter = state->extraData.mapper24.irqCounter;
9D03087C  90850018   LBU A1, 24(A0)
9D030884  3C02A001   LUI V0, -24575
9D03088C  AC45B960   SW A1, -18080(V0)
165:                    irq.enabled = state->extraData.mapper24.irqCounterEnabled;
9D030880  90840019   LBU A0, 25(A0)
9D030888  2443B960   ADDIU V1, V0, -18080
9D030890  03E00008   JR RA
9D030894  AC640004   SW A0, 4(V1)
166:                 }
167:                 
168:                 static map_memwrite map24_memwrite[] =
169:                 {
170:                    { 0x8000, 0xF002, map24_write },
171:                    {     -1,     -1, NULL }
172:                 };
173:                 
174:                 mapintf_t map24_intf =
175:                 {
176:                    24, /* mapper number */
177:                    "Konami VRC6", /* mapper name */
178:                    map24_init, /* init routine */
179:                    NULL, /* vblank callback */
180:                    map24_hblank, /* hblank callback */
181:                    map24_getstate, /* get state (snss) */
182:                    map24_setstate, /* set state (snss) */
183:                    NULL, /* memory read structure */
184:                    map24_memwrite, /* memory write structure */
185:                    &vrcvi_ext /* external sound device */
186:                 };
187:                 
188:                 /*
189:                 ** $Log: map024.c,v $
190:                 ** Revision 1.2  2001/04/27 14:37:11  neil
191:                 ** wheeee
192:                 **
193:                 ** Revision 1.1  2001/04/27 12:54:40  neil
194:                 ** blah
195:                 **
196:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
197:                 ** initial
198:                 **
199:                 ** Revision 1.1  2000/10/24 12:19:33  matt
200:                 ** changed directory structure
201:                 **
202:                 ** Revision 1.11  2000/10/22 19:17:46  matt
203:                 ** mapper cleanups galore
204:                 **
205:                 ** Revision 1.10  2000/10/22 15:03:13  matt
206:                 ** simplified mirroring
207:                 **
208:                 ** Revision 1.9  2000/10/21 19:33:38  matt
209:                 ** many more cleanups
210:                 **
211:                 ** Revision 1.8  2000/10/10 13:58:17  matt
212:                 ** stroustrup squeezing his way in the door
213:                 **
214:                 ** Revision 1.7  2000/10/09 12:00:53  matt
215:                 ** removed old code
216:                 **
217:                 ** Revision 1.6  2000/08/16 02:50:11  matt
218:                 ** random mapper cleanups
219:                 **
220:                 ** Revision 1.5  2000/07/15 23:52:19  matt
221:                 ** rounded out a bunch more mapper interfaces
222:                 **
223:                 ** Revision 1.4  2000/07/10 13:51:25  matt
224:                 ** using generic nes_irq() routine now
225:                 **
226:                 ** Revision 1.3  2000/07/10 05:29:03  matt
227:                 ** cleaned up some mirroring issues
228:                 **
229:                 ** Revision 1.2  2000/07/06 02:48:43  matt
230:                 ** clearly labelled structure members
231:                 **
232:                 ** Revision 1.1  2000/07/04 23:11:45  matt
233:                 ** initial revision
234:                 **
235:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map019.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map19.c
21:                  **
22:                  ** mapper 19 interface
23:                  ** $Id: map019.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* TODO: shouldn't there be an h-blank IRQ handler??? */
31:                  
32:                  /* Special mirroring macro for mapper 19 */
33:                  #define N_BANK1(table, value) \
34:                  { \
35:                     if ((value) < 0xE0) \
36:                        ppu_setpage(1, (table) + 8, &mmc_getinfo()->vrom[((value) % (mmc_getinfo()->vrom_banks * 8)) << 10] - (0x2000 + ((table) << 10))); \
37:                     else \
38:                        ppu_setpage(1, (table) + 8, &mmc_getinfo()->vram[((value) & 7) << 10] - (0x2000 + ((table) << 10))); \
39:                     ppu_mirrorhipages(); \
40:                  }
41:                  
42:                  static struct
43:                  {
44:                     int counter, enabled;
45:                  } irq;
46:                  
47:                  static void map19_init(void)
48:                  {
49:                     irq.counter = irq.enabled = 0;
9D031704  AF8080A8   SW ZERO, -32600(GP)
9D031708  03E00008   JR RA
9D03170C  AF8080A4   SW ZERO, -32604(GP)
50:                  }
51:                  
52:                  /* mapper 19: Namcot 106 */
53:                  static void map19_write(uint32 address, uint8 value)
54:                  {
9D03174C  27BDFFD8   ADDIU SP, SP, -40
9D031750  AFBF0024   SW RA, 36(SP)
9D031754  AFB10020   SW S1, 32(SP)
55:                     int reg = address >> 11;
9D031758  000422C2   SRL A0, A0, 11
56:                     switch (reg)
9D03175C  2482FFF6   ADDIU V0, A0, -10
9D031760  2C430015   SLTIU V1, V0, 21
9D031764  10600021   BEQ V1, ZERO, 0x9D0317EC
9D031768  AFB0001C   SW S0, 28(SP)
9D03176C  00021080   SLL V0, V0, 2
9D031770  3C039D03   LUI V1, -25341
9D031774  24631788   ADDIU V1, V1, 6024
9D031778  00621021   ADDU V0, V1, V0
9D03177C  8C420000   LW V0, 0(V0)
9D031780  00400008   JR V0
9D031784  00A03021   ADDU A2, A1, ZERO
57:                     {
58:                     case 0xA:
59:                        irq.counter &= ~0xFF;
9D0317DC  8F8280A4   LW V0, -32604(GP)
9D0317E0  7C023804   INS V0, ZERO, 0, 8
60:                        irq.counter |= value;
9D0317E4  00A23025   OR A2, A1, V0
9D0317E8  AF8680A4   SW A2, -32604(GP)
61:                        break;
62:                     
63:                     case 0xB:
64:                        irq.counter = ((value & 0x7F) << 8) | (irq.counter & 0xFF);
9D03181C  938380A4   LBU V1, -32604(GP)
9D031820  30A2007F   ANDI V0, A1, 127
9D031824  00021200   SLL V0, V0, 8
9D031828  00431025   OR V0, V0, V1
9D031830  AF8280A4   SW V0, -32604(GP)
65:                        irq.enabled = (value & 0x80) ? true : false;
9D03182C  000531C2   SRL A2, A1, 7
9D031834  AF8680A8   SW A2, -32600(GP)
66:                        break;
67:                  
68:                     case 0x10:
69:                     case 0x11:
70:                     case 0x12:
71:                     case 0x13:
72:                     case 0x14:
73:                     case 0x15:
74:                     case 0x16:
75:                     case 0x17:
76:                        mmc_bankvrom(1, (reg & 7) << 10, value);
9D03184C  30850007   ANDI A1, A0, 7
9D031850  24040001   ADDIU A0, ZERO, 1
9D031854  00052A80   SLL A1, A1, 10
9D031864  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031868  27BD0028   ADDIU SP, SP, 40
77:                        break;
78:                  
79:                     case 0x18:
80:                     case 0x19:
81:                     case 0x1A:
82:                     case 0x1B:
83:                        N_BANK1(reg & 3, value);
9D03186C  30900003   ANDI S0, A0, 3
9D031870  2CA200E0   SLTIU V0, A1, 224
9D031874  10400026   BEQ V0, ZERO, .LVL19
9D031878  AFA50010   SW A1, 16(SP)
9D03187C  0F40AF3B   JAL mmc_getinfo
9D031880  00000000   NOP
9D031884  0F40AF3B   JAL mmc_getinfo
9D031888  8C510004   LW S1, 4(V0)
9D03188C  8C420014   LW V0, 20(V0)
9D031890  00101A80   SLL V1, S0, 10
9D031894  24040001   ADDIU A0, ZERO, 1
9D031898  000210C0   SLL V0, V0, 3
9D03189C  8FA60010   LW A2, 16(SP)
9D0318A0  00C2001A   DIV A2, V0
9D0318A4  004001F4   TEQ V0, ZERO
9D0318A8  00003810   MFHI A3
9D0318AC  26050008   ADDIU A1, S0, 8
9D0318B0  00073280   SLL A2, A3, 10
9D0318B4  24C6E000   ADDIU A2, A2, -8192
9D0318B8  00C33023   SUBU A2, A2, V1
9D0318BC  0F406E14   JAL ppu_setpage
9D0318C0  02263021   ADDU A2, S1, A2
9D0318D0  0B406E4F   J ppu_mirrorhipages
9D0318D4  27BD0028   ADDIU SP, SP, 40
9D031910  0F40AF3B   JAL mmc_getinfo
9D031914  00000000   NOP
9D031918  8FA60010   LW A2, 16(SP)
9D03191C  30C30007   ANDI V1, A2, 7
9D031920  00031A80   SLL V1, V1, 10
9D031924  8C46000C   LW A2, 12(V0)
9D031928  2463E000   ADDIU V1, V1, -8192
9D03192C  00101280   SLL V0, S0, 10
9D031930  00621023   SUBU V0, V1, V0
9D031934  24040001   ADDIU A0, ZERO, 1
9D031938  26050008   ADDIU A1, S0, 8
9D03193C  0F406E14   JAL ppu_setpage
9D031940  00C23021   ADDU A2, A2, V0
84:                        break;
85:                  
86:                     case 0x1C:
87:                        mmc_bankrom(8, 0x8000, value);
9D0318D8  24040008   ADDIU A0, ZERO, 8
9D0318DC  34058000   ORI A1, ZERO, -32768
88:                        break;
89:                  
90:                     case 0x1D:
91:                        mmc_bankrom(8, 0xA000, value);
9D0318F4  24040008   ADDIU A0, ZERO, 8
9D0318F8  3405A000   ORI A1, ZERO, -24576
92:                        break;
93:                     
94:                     case 0x1E:
95:                        mmc_bankrom(8, 0xC000, value);
9D031800  24040008   ADDIU A0, ZERO, 8
9D031804  3405C000   ORI A1, ZERO, -16384
9D031814  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031818  27BD0028   ADDIU SP, SP, 40
9D0318EC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0318F0  27BD0028   ADDIU SP, SP, 40
9D031908  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03190C  27BD0028   ADDIU SP, SP, 40
96:                        break;
97:                     
98:                     default:
99:                        break;
100:                    }
101:                 }
9D0317EC  8FBF0024   LW RA, 36(SP)
9D0317F0  8FB10020   LW S1, 32(SP)
9D0317F4  8FB0001C   LW S0, 28(SP)
9D0317F8  03E00008   JR RA
9D0317FC  27BD0028   ADDIU SP, SP, 40
9D031808  8FBF0024   LW RA, 36(SP)
9D03180C  8FB10020   LW S1, 32(SP)
9D031810  8FB0001C   LW S0, 28(SP)
9D031838  8FBF0024   LW RA, 36(SP)
9D03183C  8FB10020   LW S1, 32(SP)
9D031840  8FB0001C   LW S0, 28(SP)
9D031844  03E00008   JR RA
9D031848  27BD0028   ADDIU SP, SP, 40
9D031858  8FBF0024   LW RA, 36(SP)
9D03185C  8FB10020   LW S1, 32(SP)
9D031860  8FB0001C   LW S0, 28(SP)
9D0318C4  8FBF0024   LW RA, 36(SP)
9D0318C8  8FB10020   LW S1, 32(SP)
9D0318CC  8FB0001C   LW S0, 28(SP)
9D0318E0  8FBF0024   LW RA, 36(SP)
9D0318E4  8FB10020   LW S1, 32(SP)
9D0318E8  8FB0001C   LW S0, 28(SP)
9D0318FC  8FBF0024   LW RA, 36(SP)
9D031900  8FB10020   LW S1, 32(SP)
9D031904  8FB0001C   LW S0, 28(SP)
9D031944  0B40C632   J 0x9D0318C8
9D031948  8FBF0024   LW RA, 36(SP)
102:                 
103:                 static void map19_getstate(SnssMapperBlock *state)
104:                 {
105:                    state->extraData.mapper19.irqCounterLowByte = irq.counter & 0xFF;
9D031710  8F8280A4   LW V0, -32604(GP)
9D031718  A0820018   SB V0, 24(A0)
106:                    state->extraData.mapper19.irqCounterHighByte = irq.counter >> 8;
9D031714  00021A03   SRA V1, V0, 8
9D03171C  A0830019   SB V1, 25(A0)
107:                    state->extraData.mapper19.irqCounterEnabled = irq.enabled;
9D031720  8F8280A8   LW V0, -32600(GP)
9D031724  03E00008   JR RA
9D031728  A082001A   SB V0, 26(A0)
108:                 }
109:                 
110:                 static void map19_setstate(SnssMapperBlock *state)
111:                 {
112:                    irq.counter = (state->extraData.mapper19.irqCounterHighByte << 8)
9D03172C  90830019   LBU V1, 25(A0)
9D031738  00031A00   SLL V1, V1, 8
9D031740  AF8380A4   SW V1, -32604(GP)
113:                                        | state->extraData.mapper19.irqCounterLowByte;
9D031730  90850018   LBU A1, 24(A0)
9D03173C  00651825   OR V1, V1, A1
114:                    irq.enabled = state->extraData.mapper19.irqCounterEnabled;
9D031734  9082001A   LBU V0, 26(A0)
9D031744  03E00008   JR RA
9D031748  AF8280A8   SW V0, -32600(GP)
115:                 }
116:                 
117:                 static map_memwrite map19_memwrite[] =
118:                 {
119:                    { 0x5000, 0x5FFF, map19_write },
120:                    { 0x8000, 0xFFFF, map19_write },
121:                    {     -1,     -1, NULL }
122:                 };
123:                 
124:                 mapintf_t map19_intf =
125:                 {
126:                    19, /* mapper number */
127:                    "Namcot 106", /* mapper name */
128:                    map19_init, /* init routine */
129:                    NULL, /* vblank callback */
130:                    NULL, /* hblank callback */
131:                    map19_getstate, /* get state (snss) */
132:                    map19_setstate, /* set state (snss) */
133:                    NULL, /* memory read structure */
134:                    map19_memwrite, /* memory write structure */
135:                    NULL /* external sound device */
136:                 };
137:                 
138:                 /*
139:                 ** $Log: map019.c,v $
140:                 ** Revision 1.2  2001/04/27 14:37:11  neil
141:                 ** wheeee
142:                 **
143:                 ** Revision 1.1  2001/04/27 12:54:40  neil
144:                 ** blah
145:                 **
146:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
147:                 ** initial
148:                 **
149:                 ** Revision 1.1  2000/10/24 12:19:33  matt
150:                 ** changed directory structure
151:                 **
152:                 ** Revision 1.6  2000/10/22 19:17:46  matt
153:                 ** mapper cleanups galore
154:                 **
155:                 ** Revision 1.5  2000/10/21 19:33:38  matt
156:                 ** many more cleanups
157:                 **
158:                 ** Revision 1.4  2000/10/10 13:58:17  matt
159:                 ** stroustrup squeezing his way in the door
160:                 **
161:                 ** Revision 1.3  2000/07/15 23:52:20  matt
162:                 ** rounded out a bunch more mapper interfaces
163:                 **
164:                 ** Revision 1.2  2000/07/06 02:48:43  matt
165:                 ** clearly labelled structure members
166:                 **
167:                 ** Revision 1.1  2000/07/06 01:01:56  matt
168:                 ** initial revision
169:                 **
170:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map018.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map18.c
21:                  **
22:                  ** mapper 18 interface
23:                  ** $Id: map018.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* mapper 18: Jaleco SS8806 */
31:                  #define  VRC_PBANK(bank, value, high) \
32:                  do { \
33:                     if ((high)) \
34:                        highprgnybbles[(bank)] = (value) & 0x0F; \
35:                     else \
36:                        lowprgnybbles[(bank)] = (value) & 0x0F; \
37:                     mmc_bankrom(8, 0x8000 + ((bank) << 13), (highprgnybbles[(bank)] << 4)+lowprgnybbles[(bank)]); \
38:                  } while (0)
39:                  
40:                  #define VRC_VBANK(bank, value, high) \
41:                  { \
42:                     if ((high)) \
43:                        highnybbles[(bank)] = (value) & 0x0F; \
44:                     else \
45:                        lownybbles[(bank)] = (value) & 0x0F; \
46:                     mmc_bankvrom(1, (bank) << 10, (highnybbles[(bank)] << 4)+lownybbles[(bank)]); \
47:                  }
48:                  
49:                  static struct
50:                  {
51:                     int counter, enabled;
52:                     uint8 nybbles[4];
53:                     int clockticks;
54:                  } irq;
55:                  
56:                  static void map18_init(void)
57:                  {
58:                     irq.counter = irq.enabled = 0;
9D02C334  3C02A001   LUI V0, -24575
9D02C338  2443B920   ADDIU V1, V0, -18144
9D02C33C  AC600004   SW ZERO, 4(V1)
9D02C340  03E00008   JR RA
9D02C344  AC40B920   SW ZERO, -18144(V0)
59:                  }
60:                  
61:                  static uint8 lownybbles[8];
62:                  static uint8 highnybbles[8];
63:                  static uint8 lowprgnybbles[3];
64:                  static uint8 highprgnybbles[3];
65:                  
66:                  
67:                  static void map18_write(uint32 address, uint8 value)
68:                  {
69:                     switch (address)
9D02C394  3402C000   ORI V0, ZERO, -16384
9D02C398  10820137   BEQ A0, V0, .LVL73
9D02C39C  938680CC   LBU A2, -32564(GP)
9D02C3A0  3402C001   ORI V0, ZERO, -16383
9D02C3A4  0082182B   SLTU V1, A0, V0
9D02C3A8  5060001C   BEQL V1, ZERO, .LVL6
9D02C3AC  3403D003   ORI V1, ZERO, -12285
9D02C3B0  3402A000   ORI V0, ZERO, -24576
9D02C3B4  10820137   BEQ A0, V0, .LVL76
9D02C3B8  938680C8   LBU A2, -32568(GP)
9D02C3BC  3402A001   ORI V0, ZERO, -24575
9D02C3C0  0082102B   SLTU V0, A0, V0
9D02C3C4  14400043   BNE V0, ZERO, 0x9D02C4D4
9D02C3C8  3402B000   ORI V0, ZERO, -20480
9D02C3CC  10820150   BEQ A0, V0, 0x9D02C910
9D02C3D0  3402B001   ORI V0, ZERO, -20479
9D02C3D4  0082102B   SLTU V0, A0, V0
9D02C3D8  10400071   BEQ V0, ZERO, 0x9D02C5A0
9D02C3DC  3402A002   ORI V0, ZERO, -24574
9D02C3E0  10820106   BEQ A0, V0, .LVL65
9D02C3E4  938680C9   LBU A2, -32567(GP)
9D02C3E8  0082102B   SLTU V0, A0, V0
9D02C3EC  544000BE   BNEL V0, ZERO, .LVL43
9D02C3F0  938380D0   LBU V1, -32560(GP)
9D02C3F4  3402A003   ORI V0, ZERO, -24573
9D02C3F8  14820044   BNE A0, V0, 0x9D02C50C
9D02C3FC  938380D1   LBU V1, -32559(GP)
9D02C41C  10830124   BEQ A0, V1, .LVL79
9D02C420  938380D7   LBU V1, -32553(GP)
9D02C424  3403D004   ORI V1, ZERO, -12284
9D02C428  0083182B   SLTU V1, A0, V1
9D02C42C  54600039   BNEL V1, ZERO, 0x9D02C514
9D02C430  3403C003   ORI V1, ZERO, -16381
9D02C434  3402E003   ORI V0, ZERO, -8189
9D02C438  50820124   BEQL A0, V0, .LVL82
9D02C43C  3C04A001   LUI A0, -24575
9D02C440  3402E004   ORI V0, ZERO, -8188
9D02C444  0082102B   SLTU V0, A0, V0
9D02C448  10400049   BEQ V0, ZERO, .LVL14
9D02C44C  3402E001   ORI V0, ZERO, -8191
9D02C450  508200F1   BEQL A0, V0, .LVL68
9D02C454  3C04A001   LUI A0, -24575
9D02C458  3402E002   ORI V0, ZERO, -8190
9D02C45C  0082102B   SLTU V0, A0, V0
9D02C460  504000A8   BEQL V0, ZERO, .LVL46
9D02C464  3C04A001   LUI A0, -24575
9D02C468  3402E000   ORI V0, ZERO, -8192
9D02C46C  14820027   BNE A0, V0, 0x9D02C50C
9D02C470  3C04A001   LUI A0, -24575
9D02C4D4  34028002   ORI V0, ZERO, -32766
9D02C4D8  1082006E   BEQ A0, V0, .LVL34
9D02C4DC  938680C1   LBU A2, -32575(GP)
9D02C4E0  34028003   ORI V0, ZERO, -32765
9D02C4E4  0082182B   SLTU V1, A0, V0
9D02C4E8  1460003C   BNE V1, ZERO, .LVL19
9D02C4EC  34039000   ORI V1, ZERO, -28672
9D02C4F0  108300BB   BEQ A0, V1, 0x9D02C7E0
9D02C4F4  938680C2   LBU A2, -32574(GP)
9D02C4F8  34039001   ORI V1, ZERO, -28671
9D02C4FC  5083009E   BEQL A0, V1, .LVL51
9D02C500  938380C6   LBU V1, -32570(GP)
9D02C504  108200A3   BEQ A0, V0, .LVL54
9D02C508  938380C5   LBU V1, -32571(GP)
9D02C50C  03E00008   JR RA
9D02C510  00000000   NOP
9D02C514  1083006D   BEQ A0, V1, .LVL40
9D02C518  938380D5   LBU V1, -32555(GP)
9D02C51C  3403C004   ORI V1, ZERO, -16380
9D02C520  0083182B   SLTU V1, A0, V1
9D02C524  1460003A   BNE V1, ZERO, .LVL22
9D02C528  00000000   NOP
9D02C52C  3402D001   ORI V0, ZERO, -12287
9D02C530  508200CA   BEQL A0, V0, 0x9D02C85C
9D02C534  938380D6   LBU V1, -32554(GP)
9D02C538  3402D002   ORI V0, ZERO, -12286
9D02C53C  0082102B   SLTU V0, A0, V0
9D02C540  1040004D   BEQ V0, ZERO, .LVL31
9D02C544  938680CF   LBU A2, -32561(GP)
9D02C548  3402D000   ORI V0, ZERO, -12288
9D02C54C  1482FFEF   BNE A0, V0, 0x9D02C50C
9D02C550  938680CE   LBU A2, -32562(GP)
9D02C570  3402F001   ORI V0, ZERO, -4095
9D02C574  10820096   BEQ A0, V0, .LVL60
9D02C578  3402F002   ORI V0, ZERO, -4094
9D02C57C  10820072   BEQ A0, V0, 0x9D02C748
9D02C580  3402F000   ORI V0, ZERO, -4096
9D02C584  1482FFE1   BNE A0, V0, 0x9D02C50C
9D02C588  30A50001   ANDI A1, A1, 1
9D02C5A0  3402B002   ORI V0, ZERO, -20478
9D02C5A4  10820082   BEQ A0, V0, .LVL57
9D02C5A8  0082102B   SLTU V0, A0, V0
9D02C5AC  14400040   BNE V0, ZERO, .LVL37
9D02C5B0  938380D2   LBU V1, -32558(GP)
9D02C5B4  3402B003   ORI V0, ZERO, -20477
9D02C5B8  1482FFD4   BNE A0, V0, 0x9D02C50C
9D02C5BC  938380D3   LBU V1, -32557(GP)
9D02C5DC  34028000   ORI V0, ZERO, -32768
9D02C5E0  10820017   BEQ A0, V0, .LVL25
9D02C5E4  938680C0   LBU A2, -32576(GP)
9D02C5E8  34028001   ORI V0, ZERO, -32767
9D02C5EC  1482FFC7   BNE A0, V0, 0x9D02C50C
9D02C5F0  938380C4   LBU V1, -32572(GP)
9D02C610  10820012   BEQ A0, V0, .LVL28
9D02C614  938380D4   LBU V1, -32556(GP)
9D02C618  3402C002   ORI V0, ZERO, -16382
9D02C61C  1482FFBB   BNE A0, V0, 0x9D02C50C
9D02C620  938680CD   LBU A2, -32563(GP)
70:                     {
71:                     case 0x8000: VRC_PBANK(0, value, 0); break;
9D02C640  30A2000F   ANDI V0, A1, 15
9D02C644  24040008   ADDIU A0, ZERO, 8
9D02C648  00063100   SLL A2, A2, 4
9D02C64C  34058000   ORI A1, ZERO, -32768
9D02C650  00C23021   ADDU A2, A2, V0
9D02C654  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C658  A38280C4   SB V0, -32572(GP)
72:                     case 0x8001: VRC_PBANK(0, value, 1); break;
9D02C5F4  30A2000F   ANDI V0, A1, 15
9D02C5F8  00023100   SLL A2, V0, 4
9D02C5FC  24040008   ADDIU A0, ZERO, 8
9D02C600  34058000   ORI A1, ZERO, -32768
9D02C604  00C33021   ADDU A2, A2, V1
9D02C608  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C60C  A38280C0   SB V0, -32576(GP)
73:                     case 0x8002: VRC_PBANK(1, value, 0); break;
9D02C694  30A2000F   ANDI V0, A1, 15
9D02C698  24040008   ADDIU A0, ZERO, 8
9D02C69C  00063100   SLL A2, A2, 4
9D02C6A0  3405A000   ORI A1, ZERO, -24576
9D02C6A4  00C23021   ADDU A2, A2, V0
9D02C6A8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C6AC  A38280C5   SB V0, -32571(GP)
74:                     case 0x8003: VRC_PBANK(1, value, 1); break;
9D02C794  30A2000F   ANDI V0, A1, 15
9D02C798  00023100   SLL A2, V0, 4
9D02C79C  24040008   ADDIU A0, ZERO, 8
9D02C7A0  3405A000   ORI A1, ZERO, -24576
9D02C7A4  00C33021   ADDU A2, A2, V1
9D02C7A8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C7AC  A38280C1   SB V0, -32575(GP)
75:                     case 0x9000: VRC_PBANK(2, value, 0); break;
9D02C7E0  30A2000F   ANDI V0, A1, 15
9D02C7E4  24040008   ADDIU A0, ZERO, 8
9D02C7E8  00063100   SLL A2, A2, 4
9D02C7EC  3405C000   ORI A1, ZERO, -16384
9D02C7F0  00C23021   ADDU A2, A2, V0
9D02C7F4  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C7F8  A38280C6   SB V0, -32570(GP)
76:                     case 0x9001: VRC_PBANK(2, value, 1); break;
9D02C778  30A2000F   ANDI V0, A1, 15
9D02C77C  00023100   SLL A2, V0, 4
9D02C780  24040008   ADDIU A0, ZERO, 8
9D02C784  3405C000   ORI A1, ZERO, -16384
9D02C788  00C33021   ADDU A2, A2, V1
9D02C78C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02C790  A38280C2   SB V0, -32574(GP)
77:                     case 0xA000: VRC_VBANK(0, value, 0); break;
9D02C894  30A2000F   ANDI V0, A1, 15
9D02C898  24040001   ADDIU A0, ZERO, 1
9D02C89C  00063100   SLL A2, A2, 4
9D02C8A0  00002821   ADDU A1, ZERO, ZERO
9D02C8A4  00C23021   ADDU A2, A2, V0
9D02C8A8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C8AC  A38280D0   SB V0, -32560(GP)
78:                     case 0xA001: VRC_VBANK(0, value, 1); break;
9D02C6E8  30A2000F   ANDI V0, A1, 15
9D02C6EC  00023100   SLL A2, V0, 4
9D02C6F0  24040001   ADDIU A0, ZERO, 1
9D02C6F4  00002821   ADDU A1, ZERO, ZERO
9D02C6F8  00C33021   ADDU A2, A2, V1
9D02C6FC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C700  A38280C8   SB V0, -32568(GP)
79:                     case 0xA002: VRC_VBANK(1, value, 0); break;
9D02C7FC  30A2000F   ANDI V0, A1, 15
9D02C800  24040001   ADDIU A0, ZERO, 1
9D02C804  00063100   SLL A2, A2, 4
9D02C808  24050400   ADDIU A1, ZERO, 1024
9D02C80C  00C23021   ADDU A2, A2, V0
9D02C810  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C814  A38280D1   SB V0, -32559(GP)
80:                     case 0xA003: VRC_VBANK(1, value, 1); break;
9D02C400  30A2000F   ANDI V0, A1, 15
9D02C404  00023100   SLL A2, V0, 4
9D02C408  24040001   ADDIU A0, ZERO, 1
9D02C40C  24050400   ADDIU A1, ZERO, 1024
9D02C410  00C33021   ADDU A2, A2, V1
9D02C414  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C418  A38280C9   SB V0, -32567(GP)
81:                     case 0xB000: VRC_VBANK(2, value, 0); break;
9D02C910  938680CA   LBU A2, -32566(GP)
9D02C914  30A2000F   ANDI V0, A1, 15
9D02C918  24040001   ADDIU A0, ZERO, 1
9D02C91C  00063100   SLL A2, A2, 4
9D02C920  24050800   ADDIU A1, ZERO, 2048
9D02C924  00C23021   ADDU A2, A2, V0
9D02C928  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C92C  A38280D2   SB V0, -32558(GP)
82:                     case 0xB001: VRC_VBANK(2, value, 1); break;
9D02C6B0  30A2000F   ANDI V0, A1, 15
9D02C6B4  00023100   SLL A2, V0, 4
9D02C6B8  24040001   ADDIU A0, ZERO, 1
9D02C6BC  24050800   ADDIU A1, ZERO, 2048
9D02C6C0  00C33021   ADDU A2, A2, V1
9D02C6C4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C6C8  A38280CA   SB V0, -32566(GP)
83:                     case 0xB002: VRC_VBANK(3, value, 0); break;
9D02C7B0  938680CB   LBU A2, -32565(GP)
9D02C7B4  30A2000F   ANDI V0, A1, 15
9D02C7B8  24040001   ADDIU A0, ZERO, 1
9D02C7BC  00063100   SLL A2, A2, 4
9D02C7C0  24050C00   ADDIU A1, ZERO, 3072
9D02C7C4  00C23021   ADDU A2, A2, V0
9D02C7C8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C7CC  A38280D3   SB V0, -32557(GP)
84:                     case 0xB003: VRC_VBANK(3, value, 1); break;
9D02C5C0  30A2000F   ANDI V0, A1, 15
9D02C5C4  00023100   SLL A2, V0, 4
9D02C5C8  24040001   ADDIU A0, ZERO, 1
9D02C5CC  24050C00   ADDIU A1, ZERO, 3072
9D02C5D0  00C33021   ADDU A2, A2, V1
9D02C5D4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C5D8  A38280CB   SB V0, -32565(GP)
85:                     case 0xC000: VRC_VBANK(4, value, 0); break;
9D02C878  30A2000F   ANDI V0, A1, 15
9D02C87C  24040001   ADDIU A0, ZERO, 1
9D02C880  00063100   SLL A2, A2, 4
9D02C884  24051000   ADDIU A1, ZERO, 4096
9D02C888  00C23021   ADDU A2, A2, V0
9D02C88C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C890  A38280D4   SB V0, -32556(GP)
86:                     case 0xC001: VRC_VBANK(4, value, 1); break;
9D02C65C  30A2000F   ANDI V0, A1, 15
9D02C660  00023100   SLL A2, V0, 4
9D02C664  24040001   ADDIU A0, ZERO, 1
9D02C668  24051000   ADDIU A1, ZERO, 4096
9D02C66C  00C33021   ADDU A2, A2, V1
9D02C670  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C674  A38280CC   SB V0, -32564(GP)
87:                     case 0xC002: VRC_VBANK(5, value, 0); break;
9D02C624  30A2000F   ANDI V0, A1, 15
9D02C628  24040001   ADDIU A0, ZERO, 1
9D02C62C  00063100   SLL A2, A2, 4
9D02C630  24051400   ADDIU A1, ZERO, 5120
9D02C634  00C23021   ADDU A2, A2, V0
9D02C638  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C63C  A38280D5   SB V0, -32555(GP)
88:                     case 0xC003: VRC_VBANK(5, value, 1); break;
9D02C6CC  30A2000F   ANDI V0, A1, 15
9D02C6D0  00023100   SLL A2, V0, 4
9D02C6D4  24040001   ADDIU A0, ZERO, 1
9D02C6D8  24051400   ADDIU A1, ZERO, 5120
9D02C6DC  00C33021   ADDU A2, A2, V1
9D02C6E0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C6E4  A38280CD   SB V0, -32563(GP)
89:                     case 0xD000: VRC_VBANK(6, value, 0); break;
9D02C554  30A2000F   ANDI V0, A1, 15
9D02C558  24040001   ADDIU A0, ZERO, 1
9D02C55C  00063100   SLL A2, A2, 4
9D02C560  24051800   ADDIU A1, ZERO, 6144
9D02C564  00C23021   ADDU A2, A2, V0
9D02C568  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C56C  A38280D6   SB V0, -32554(GP)
90:                     case 0xD001: VRC_VBANK(6, value, 1); break;
9D02C85C  30A2000F   ANDI V0, A1, 15
9D02C860  00023100   SLL A2, V0, 4
9D02C864  24040001   ADDIU A0, ZERO, 1
9D02C868  24051800   ADDIU A1, ZERO, 6144
9D02C86C  00C33021   ADDU A2, A2, V1
9D02C870  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C874  A38280CE   SB V0, -32562(GP)
91:                     case 0xD002: VRC_VBANK(7, value, 0); break;
9D02C678  30A2000F   ANDI V0, A1, 15
9D02C67C  24040001   ADDIU A0, ZERO, 1
9D02C680  00063100   SLL A2, A2, 4
9D02C684  24051C00   ADDIU A1, ZERO, 7168
9D02C688  00C23021   ADDU A2, A2, V0
9D02C68C  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C690  A38280D7   SB V0, -32553(GP)
92:                     case 0xD003: VRC_VBANK(7, value, 1); break;
9D02C8B0  30A2000F   ANDI V0, A1, 15
9D02C8B4  00023100   SLL A2, V0, 4
9D02C8B8  24040001   ADDIU A0, ZERO, 1
9D02C8BC  24051C00   ADDIU A1, ZERO, 7168
9D02C8C0  00C33021   ADDU A2, A2, V1
9D02C8C4  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02C8C8  A38280CF   SB V0, -32561(GP)
93:                     case 0xE000:
94:                        irq.nybbles[0]=value&0x0F;
9D02C474  2482B920   ADDIU V0, A0, -18144
9D02C494  30A5000F   ANDI A1, A1, 15
9D02C4B0  A0450008   SB A1, 8(V0)
95:                        irq.clockticks= (irq.nybbles[0]) | (irq.nybbles[1]<<4) |
9D02C47C  90460009   LBU A2, 9(V0)
9D02C488  00063100   SLL A2, A2, 4
9D02C48C  00E63025   OR A2, A3, A2
9D02C498  00C31825   OR V1, A2, V1
96:                                       (irq.nybbles[2]<<8) | (irq.nybbles[3]<<12);
9D02C478  9047000A   LBU A3, 10(V0)
9D02C480  9043000B   LBU V1, 11(V0)
9D02C484  00073A00   SLL A3, A3, 8
9D02C490  00031B00   SLL V1, V1, 12
9D02C49C  00651825   OR V1, V1, A1
97:                        irq.counter=(uint8)(irq.clockticks/114);
9D02C4A0  3C068FB8   LUI A2, -28744
9D02C4A4  24C623EF   ADDIU A2, A2, 9199
9D02C4A8  00660018   MULT 0, V1, A2
9D02C4AC  00003010   MFHI A2
98:                        if(irq.counter>15) irq.counter-=16;
99:                        break;
100:                    case 0xE001:
101:                       irq.nybbles[1]=value&0x0F;
9D02C818  2482B920   ADDIU V0, A0, -18144
9D02C830  30A5000F   ANDI A1, A1, 15
9D02C854  0B40B12D   J 0x9D02C4B4
9D02C858  A0450009   SB A1, 9(V0)
102:                       irq.clockticks= (irq.nybbles[0]) | (irq.nybbles[1]<<4) |
9D02C824  90430008   LBU V1, 8(V0)
9D02C834  00E63025   OR A2, A3, A2
9D02C838  00C33025   OR A2, A2, V1
9D02C83C  00051900   SLL V1, A1, 4
103:                                      (irq.nybbles[2]<<8) | (irq.nybbles[3]<<12);
9D02C81C  9047000A   LBU A3, 10(V0)
9D02C820  9046000B   LBU A2, 11(V0)
9D02C828  00073A00   SLL A3, A3, 8
9D02C82C  00063300   SLL A2, A2, 12
9D02C840  00C31825   OR V1, A2, V1
104:                       irq.counter=(uint8)(irq.clockticks/114);
9D02C844  3C068FB8   LUI A2, -28744
9D02C848  24C623EF   ADDIU A2, A2, 9199
9D02C84C  00660018   MULT 0, V1, A2
9D02C850  00003010   MFHI A2
105:                       if(irq.counter>15) irq.counter-=16;
106:                       break;
107:                    case 0xE002:
108:                       irq.nybbles[2]=value&0x0F;
9D02C704  2482B920   ADDIU V0, A0, -18144
9D02C71C  30A5000F   ANDI A1, A1, 15
9D02C740  0B40B12D   J 0x9D02C4B4
9D02C744  A045000A   SB A1, 10(V0)
109:                       irq.clockticks= (irq.nybbles[0]) | (irq.nybbles[1]<<4) |
9D02C708  90470009   LBU A3, 9(V0)
9D02C710  90430008   LBU V1, 8(V0)
9D02C714  00073900   SLL A3, A3, 4
9D02C720  00E63025   OR A2, A3, A2
9D02C724  00C33025   OR A2, A2, V1
110:                                      (irq.nybbles[2]<<8) | (irq.nybbles[3]<<12);
9D02C70C  9046000B   LBU A2, 11(V0)
9D02C718  00063300   SLL A2, A2, 12
9D02C728  00051A00   SLL V1, A1, 8
9D02C72C  00C31825   OR V1, A2, V1
111:                       irq.counter=(uint8)(irq.clockticks/114);
9D02C730  3C068FB8   LUI A2, -28744
9D02C734  24C623EF   ADDIU A2, A2, 9199
9D02C738  00660018   MULT 0, V1, A2
9D02C73C  00003010   MFHI A2
112:                       if(irq.counter>15) irq.counter-=16;
113:                       break;
114:                    case 0xE003:
115:                       irq.nybbles[3]=value&0x0F;
9D02C8CC  2482B920   ADDIU V0, A0, -18144
9D02C8E4  30A5000F   ANDI A1, A1, 15
9D02C908  0B40B12D   J 0x9D02C4B4
9D02C90C  A045000B   SB A1, 11(V0)
116:                       irq.clockticks= (irq.nybbles[0]) | (irq.nybbles[1]<<4) |
9D02C4B4  AC43000C   SW V1, 12(V0)
9D02C8D0  90470009   LBU A3, 9(V0)
9D02C8D8  90430008   LBU V1, 8(V0)
9D02C8DC  00073900   SLL A3, A3, 4
9D02C8E8  00E63025   OR A2, A3, A2
9D02C8EC  00C33025   OR A2, A2, V1
117:                                      (irq.nybbles[2]<<8) | (irq.nybbles[3]<<12);
9D02C8D4  9046000A   LBU A2, 10(V0)
9D02C8E0  00063200   SLL A2, A2, 8
9D02C8F0  00051B00   SLL V1, A1, 12
9D02C8F4  00C31825   OR V1, A2, V1
118:                       irq.counter=(uint8)(irq.clockticks/114);
9D02C4B8  00C31821   ADDU V1, A2, V1
9D02C4BC  7C633980   EXT V1, V1, 6, 8
9D02C8F8  3C068FB8   LUI A2, -28744
9D02C8FC  24C623EF   ADDIU A2, A2, 9199
9D02C900  00660018   MULT 0, V1, A2
9D02C904  00003010   MFHI A2
119:                       if(irq.counter>15) irq.counter-=16;
9D02C4C0  28620010   SLTI V0, V1, 16
9D02C4C4  50400001   BEQL V0, ZERO, 0x9D02C4CC
9D02C4C8  2463FFF0   ADDIU V1, V1, -16
9D02C4CC  03E00008   JR RA
9D02C4D0  AC83B920   SW V1, -18144(A0)
120:                       break;
121:                    case 0xF000:
122:                       if(value&0x01) irq.enabled=true;
9D02C58C  10A0FFDF   BEQ A1, ZERO, 0x9D02C50C
9D02C590  24030001   ADDIU V1, ZERO, 1
9D02C594  3C02A001   LUI V0, -24575
9D02C598  03E00008   JR RA
9D02C59C  AC43B924   SW V1, -18140(V0)
123:                       break;
124:                    case 0xF001: 
125:                       irq.enabled=value&0x01;
9D02C7D0  30A50001   ANDI A1, A1, 1
9D02C7D4  3C02A001   LUI V0, -24575
126:                       break;
9D02C7D8  03E00008   JR RA
9D02C7DC  AC45B924   SW A1, -18140(V0)
127:                    case 0xF002: 
128:                       switch(value&0x03)
9D02C748  30A50003   ANDI A1, A1, 3
9D02C74C  24020002   ADDIU V0, ZERO, 2
9D02C750  10A20077   BEQ A1, V0, .LVL87
9D02C754  24020003   ADDIU V0, ZERO, 3
9D02C758  10A20075   BEQ A1, V0, .LVL87
9D02C75C  24020001   ADDIU V0, ZERO, 1
9D02C760  10A20078   BEQ A1, V0, .LVL89
9D02C764  00002021   ADDU A0, ZERO, ZERO
129:                       {
130:                       case 0:  ppu_mirror(0, 0, 1, 1); break;
9D02C768  00002821   ADDU A1, ZERO, ZERO
9D02C76C  24060001   ADDIU A2, ZERO, 1
9D02C770  0B406E5E   J ppu_mirror
9D02C774  24070001   ADDIU A3, ZERO, 1
131:                       case 1:  ppu_mirror(0, 1, 0, 1); break;
9D02C944  24050001   ADDIU A1, ZERO, 1
132:                       case 2:  ppu_mirror(1,1,1,1);break;
133:                       case 3:  ppu_mirror(1,1,1,1);break; // should this be zero?
9D02C930  24040001   ADDIU A0, ZERO, 1
9D02C934  24050001   ADDIU A1, ZERO, 1
9D02C938  24060001   ADDIU A2, ZERO, 1
9D02C93C  0B406E5E   J ppu_mirror
9D02C940  24070001   ADDIU A3, ZERO, 1
9D02C944  24050001   ADDIU A1, ZERO, 1
9D02C948  00003021   ADDU A2, ZERO, ZERO
9D02C94C  0B406E5E   J ppu_mirror
9D02C950  24070001   ADDIU A3, ZERO, 1
134:                       default: break;
135:                       }
136:                       break;
137:                    default:
138:                       break;
139:                    }
140:                 }
141:                 
142:                 
143:                 static map_memwrite map18_memwrite[] =
144:                 {
145:                    { 0x8000, 0xFFFF, map18_write },
146:                    {     -1,     -1, NULL }
147:                 };
148:                 
149:                 static void map18_getstate(SnssMapperBlock *state)
150:                 {
151:                    state->extraData.mapper18.irqCounterLowByte = irq.counter & 0xFF;
9D02C348  3C03A001   LUI V1, -24575
9D02C34C  8C62B920   LW V0, -18144(V1)
9D02C35C  A0820018   SB V0, 24(A0)
152:                    state->extraData.mapper18.irqCounterHighByte = irq.counter >> 8;
9D02C358  00022A03   SRA A1, V0, 8
9D02C360  A0850019   SB A1, 25(A0)
153:                    state->extraData.mapper18.irqCounterEnabled = irq.enabled;
9D02C350  2463B920   ADDIU V1, V1, -18144
9D02C354  8C630004   LW V1, 4(V1)
9D02C364  03E00008   JR RA
9D02C368  A083001A   SB V1, 26(A0)
154:                 }
155:                 
156:                 static void map18_setstate(SnssMapperBlock *state)
157:                 {
158:                    irq.counter = (state->extraData.mapper18.irqCounterHighByte << 8)
9D02C36C  90850019   LBU A1, 25(A0)
9D02C378  3C02A001   LUI V0, -24575
9D02C37C  00052A00   SLL A1, A1, 8
9D02C388  AC45B920   SW A1, -18144(V0)
159:                                        | state->extraData.mapper18.irqCounterLowByte;
9D02C370  90830018   LBU V1, 24(A0)
9D02C380  00A32825   OR A1, A1, V1
160:                    irq.enabled = state->extraData.mapper18.irqCounterEnabled;
9D02C374  9084001A   LBU A0, 26(A0)
9D02C384  2443B920   ADDIU V1, V0, -18144
9D02C38C  03E00008   JR RA
9D02C390  AC640004   SW A0, 4(V1)
161:                 }
162:                 
163:                 mapintf_t map18_intf =
164:                 {
165:                    18, /* mapper number */
166:                    "Jaleco SS8806", /* mapper name */
167:                    map18_init, /* init routine */
168:                    NULL, /* vblank callback */
169:                    NULL, /* hblank callback */
170:                    map18_getstate, /* get state (snss) */
171:                    map18_setstate, /* set state (snss) */
172:                    NULL, /* memory read structure */
173:                    map18_memwrite, /* memory write structure */
174:                    NULL /* external sound device */
175:                 };
176:                 
177:                 /*
178:                 ** $Log: map018.c,v $
179:                 ** Revision 1.2  2001/04/27 14:37:11  neil
180:                 ** wheeee
181:                 **
182:                 ** Revision 1.1  2001/04/27 12:54:40  neil
183:                 ** blah
184:                 **
185:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
186:                 ** initial
187:                 **
188:                 ** Revision 1.1  2000/10/24 12:19:33  matt
189:                 ** changed directory structure
190:                 **
191:                 ** Revision 1.8  2000/10/22 19:17:46  matt
192:                 ** mapper cleanups galore
193:                 **
194:                 ** Revision 1.7  2000/10/22 15:03:13  matt
195:                 ** simplified mirroring
196:                 **
197:                 ** Revision 1.6  2000/10/21 19:33:38  matt
198:                 ** many more cleanups
199:                 **
200:                 ** Revision 1.5  2000/10/10 13:58:17  matt
201:                 ** stroustrup squeezing his way in the door
202:                 **
203:                 ** Revision 1.4  2000/07/15 23:52:19  matt
204:                 ** rounded out a bunch more mapper interfaces
205:                 **
206:                 ** Revision 1.3  2000/07/10 05:29:03  matt
207:                 ** cleaned up some mirroring issues
208:                 **
209:                 ** Revision 1.2  2000/07/06 02:48:42  matt
210:                 ** clearly labelled structure members
211:                 **
212:                 ** Revision 1.1  2000/07/06 01:01:56  matt
213:                 ** initial revision
214:                 **
215:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map016.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map16.c
21:                  **
22:                  ** mapper 16 interface
23:                  ** $Id: map016.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  #include <nes.h>
30:                  
31:                  static struct
32:                  {
33:                     int counter;
34:                     bool enabled;
35:                  } irq;
36:                  
37:                  /* mapper 16: Bandai */
38:                  
39:                  static void map16_init(void)
40:                  {
9D03272C  27BDFFE8   ADDIU SP, SP, -24
9D032730  AFBF0014   SW RA, 20(SP)
41:                     mmc_bankrom(16, 0x8000, 0);
9D032734  24040010   ADDIU A0, ZERO, 16
9D032738  34058000   ORI A1, ZERO, -32768
9D03273C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032740  00003021   ADDU A2, ZERO, ZERO
42:                     mmc_bankrom(16, 0xC000, MMC_LASTBANK);
9D032744  24040010   ADDIU A0, ZERO, 16
9D032748  3405C000   ORI A1, ZERO, -16384
9D03274C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032750  2406FFFF   ADDIU A2, ZERO, -1
43:                     irq.counter = 0;
9D032754  AF8080D8   SW ZERO, -32552(GP)
44:                     irq.enabled = false;
9D032758  AF8080DC   SW ZERO, -32548(GP)
45:                  }
9D03275C  8FBF0014   LW RA, 20(SP)
9D032760  03E00008   JR RA
9D032764  27BD0018   ADDIU SP, SP, 24
46:                  
47:                  static void map16_write(uint32 address, uint8 value)
48:                  {
49:                     int reg = address & 0xF;
9D032768  3082000F   ANDI V0, A0, 15
50:                  
51:                     if (reg < 8)
9D03276C  28430008   SLTI V1, V0, 8
9D032770  14600016   BNE V1, ZERO, 0x9D0327CC
9D032774  00A03021   ADDU A2, A1, ZERO
52:                     {
53:                        mmc_bankvrom(1, reg << 10, value);
9D0327CC  24040001   ADDIU A0, ZERO, 1
9D0327D0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0327D4  00022A80   SLL A1, V0, 10
54:                     }
55:                     else
56:                     {
57:                        switch (address & 0x000F)
9D032778  2442FFF8   ADDIU V0, V0, -8
9D03277C  2C430005   SLTIU V1, V0, 5
9D032780  10600010   BEQ V1, ZERO, 0x9D0327C4
9D032784  00021080   SLL V0, V0, 2
9D032788  3C039D03   LUI V1, -25341
9D03278C  246327A0   ADDIU V1, V1, 10144
9D032790  00621021   ADDU V0, V1, V0
9D032794  8C420000   LW V0, 0(V0)
9D032798  00400008   JR V0
9D03279C  00000000   NOP
58:                        {
59:                        case 0x8:
60:                           mmc_bankrom(16, 0x8000, value);
9D0327EC  24040010   ADDIU A0, ZERO, 16
9D0327F0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0327F4  34058000   ORI A1, ZERO, -32768
61:                           break;
62:                  
63:                        case 0x9:
64:                           switch (value & 3)
9D0327F8  30A60003   ANDI A2, A1, 3
9D0327FC  24020002   ADDIU V0, ZERO, 2
9D032800  10C20015   BEQ A2, V0, .LVL21
9D032804  24020003   ADDIU V0, ZERO, 3
9D032808  10C2000E   BEQ A2, V0, .LVL18
9D03280C  24020001   ADDIU V0, ZERO, 1
9D032810  10C20008   BEQ A2, V0, 0x9D032834
9D032814  00002021   ADDU A0, ZERO, ZERO
65:                           {
66:                           case 0:
67:                              ppu_mirror(0, 0, 1, 1); /* horizontal */
9D032818  00002821   ADDU A1, ZERO, ZERO
9D03281C  24060001   ADDIU A2, ZERO, 1
9D032820  0B406E5E   J ppu_mirror
9D032824  24070001   ADDIU A3, ZERO, 1
68:                              break;
69:                        
70:                           case 1:
71:                              ppu_mirror(0, 1, 0, 1); /* vertical */
9D032834  24050001   ADDIU A1, ZERO, 1
9D032838  00003021   ADDU A2, ZERO, ZERO
9D03283C  0B406E5E   J ppu_mirror
9D032840  24070001   ADDIU A3, ZERO, 1
72:                              break;
73:                        
74:                           case 2:
75:                              ppu_mirror(0, 0, 0, 0);
9D032858  00002021   ADDU A0, ZERO, ZERO
9D03285C  00002821   ADDU A1, ZERO, ZERO
9D032860  00003021   ADDU A2, ZERO, ZERO
9D032864  0B406E5E   J ppu_mirror
9D032868  00003821   ADDU A3, ZERO, ZERO
76:                              break;
77:                        
78:                           case 3:
79:                              ppu_mirror(1, 1, 1, 1);
9D032844  24040001   ADDIU A0, ZERO, 1
9D032848  24050001   ADDIU A1, ZERO, 1
9D03284C  24060001   ADDIU A2, ZERO, 1
9D032850  0B406E5E   J ppu_mirror
9D032854  24070001   ADDIU A3, ZERO, 1
80:                              break;
81:                           }
82:                           break;
83:                     
84:                        case 0xA:
85:                           irq.enabled = (value & 1) ? true : false;
9D032828  30A60001   ANDI A2, A1, 1
86:                           break;
9D03282C  03E00008   JR RA
9D032830  AF8680DC   SW A2, -32548(GP)
87:                   
88:                        case 0xB:
89:                           irq.counter = (irq.counter & 0xFF00) | value;
9D0327D8  8F8280D8   LW V0, -32552(GP)
9D0327DC  3042FF00   ANDI V0, V0, -256
9D0327E0  00A23025   OR A2, A1, V0
90:                           break;
9D0327E4  03E00008   JR RA
9D0327E8  AF8680D8   SW A2, -32552(GP)
91:                     
92:                        case 0xC:
93:                           irq.counter = (value << 8) | (irq.counter & 0xFF);
9D0327B4  938280D8   LBU V0, -32552(GP)
9D0327B8  00053200   SLL A2, A1, 8
9D0327BC  00C23025   OR A2, A2, V0
9D0327C0  AF8680D8   SW A2, -32552(GP)
9D0327C4  03E00008   JR RA
9D0327C8  00000000   NOP
9D0327CC  24040001   ADDIU A0, ZERO, 1
9D0327D0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0327D4  00022A80   SLL A1, V0, 10
9D0327D8  8F8280D8   LW V0, -32552(GP)
9D0327DC  3042FF00   ANDI V0, V0, -256
9D0327E0  00A23025   OR A2, A1, V0
9D0327E4  03E00008   JR RA
9D0327E8  AF8680D8   SW A2, -32552(GP)
9D0327EC  24040010   ADDIU A0, ZERO, 16
9D0327F0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0327F4  34058000   ORI A1, ZERO, -32768
9D0327F8  30A60003   ANDI A2, A1, 3
9D0327FC  24020002   ADDIU V0, ZERO, 2
9D032800  10C20015   BEQ A2, V0, .LVL21
9D032804  24020003   ADDIU V0, ZERO, 3
9D032808  10C2000E   BEQ A2, V0, .LVL18
9D03280C  24020001   ADDIU V0, ZERO, 1
9D032810  10C20008   BEQ A2, V0, 0x9D032834
9D032814  00002021   ADDU A0, ZERO, ZERO
9D032818  00002821   ADDU A1, ZERO, ZERO
9D03281C  24060001   ADDIU A2, ZERO, 1
9D032820  0B406E5E   J ppu_mirror
9D032824  24070001   ADDIU A3, ZERO, 1
9D032828  30A60001   ANDI A2, A1, 1
9D03282C  03E00008   JR RA
9D032830  AF8680DC   SW A2, -32548(GP)
9D032834  24050001   ADDIU A1, ZERO, 1
9D032838  00003021   ADDU A2, ZERO, ZERO
9D03283C  0B406E5E   J ppu_mirror
9D032840  24070001   ADDIU A3, ZERO, 1
9D032844  24040001   ADDIU A0, ZERO, 1
9D032848  24050001   ADDIU A1, ZERO, 1
9D03284C  24060001   ADDIU A2, ZERO, 1
9D032850  0B406E5E   J ppu_mirror
9D032854  24070001   ADDIU A3, ZERO, 1
9D032858  00002021   ADDU A0, ZERO, ZERO
9D03285C  00002821   ADDU A1, ZERO, ZERO
9D032860  00003021   ADDU A2, ZERO, ZERO
9D032864  0B406E5E   J ppu_mirror
9D032868  00003821   ADDU A3, ZERO, ZERO
94:                           break;
95:                     
96:                        case 0xD:
97:                           /* eeprom I/O port? */
98:                           break;
99:                        }
100:                    }
101:                 }
102:                 
103:                 static void map16_hblank(int vblank)
104:                 {
105:                    UNUSED(vblank);
106:                 
107:                    if (irq.enabled)
9D03286C  8F8280DC   LW V0, -32548(GP)
9D032870  10400005   BEQ V0, ZERO, 0x9D032888
9D032874  8F8280D8   LW V0, -32552(GP)
108:                    {
109:                       if (irq.counter)
9D032878  10400003   BEQ V0, ZERO, 0x9D032888
9D03287C  2442FFFF   ADDIU V0, V0, -1
110:                       {
111:                          if (0 == --irq.counter)
9D032880  10400003   BEQ V0, ZERO, 0x9D032890
9D032884  AF8280D8   SW V0, -32552(GP)
9D032888  03E00008   JR RA
9D03288C  00000000   NOP
112:                             nes_irq();
9D032890  0B4094A8   J nes_irq
9D032894  00000000   NOP
113:                       }
114:                    }
115:                 }
116:                 
117:                 static void map16_getstate(SnssMapperBlock *state)
118:                 {
119:                    state->extraData.mapper16.irqCounterLowByte = irq.counter & 0xFF;
9D0326F0  8F8280D8   LW V0, -32552(GP)
9D0326F8  A0820018   SB V0, 24(A0)
120:                    state->extraData.mapper16.irqCounterHighByte = irq.counter >> 8;
9D0326F4  00021A03   SRA V1, V0, 8
9D0326FC  A0830019   SB V1, 25(A0)
121:                    state->extraData.mapper16.irqCounterEnabled = irq.enabled;
9D032700  8F8280DC   LW V0, -32548(GP)
9D032704  03E00008   JR RA
9D032708  A082001A   SB V0, 26(A0)
122:                 }
123:                 
124:                 static void map16_setstate(SnssMapperBlock *state)
125:                 {
126:                    irq.counter = (state->extraData.mapper16.irqCounterHighByte << 8)
9D03270C  90830019   LBU V1, 25(A0)
9D032718  00031A00   SLL V1, V1, 8
9D032720  AF8380D8   SW V1, -32552(GP)
127:                                        | state->extraData.mapper16.irqCounterLowByte;
9D032710  90850018   LBU A1, 24(A0)
9D03271C  00651825   OR V1, V1, A1
128:                    irq.enabled = state->extraData.mapper16.irqCounterEnabled;
9D032714  9082001A   LBU V0, 26(A0)
9D032724  03E00008   JR RA
9D032728  AF8280DC   SW V0, -32548(GP)
129:                 }
130:                 
131:                 static map_memwrite map16_memwrite[] =
132:                 {
133:                    { 0x6000, 0x600D, map16_write },
134:                    { 0x7FF0, 0x7FFD, map16_write },
135:                    { 0x8000, 0x800D, map16_write },
136:                    {     -1,     -1, NULL }
137:                 };
138:                 
139:                 mapintf_t map16_intf = 
140:                 {
141:                    16, /* mapper number */
142:                    "Bandai", /* mapper name */
143:                    map16_init, /* init routine */
144:                    NULL, /* vblank callback */
145:                    map16_hblank, /* hblank callback */
146:                    map16_getstate, /* get state (snss) */
147:                    map16_setstate, /* set state (snss) */
148:                    NULL, /* memory read structure */
149:                    map16_memwrite, /* memory write structure */
150:                    NULL /* external sound device */
151:                 };
152:                 
153:                 /*
154:                 ** $Log: map016.c,v $
155:                 ** Revision 1.2  2001/04/27 14:37:11  neil
156:                 ** wheeee
157:                 **
158:                 ** Revision 1.1  2001/04/27 12:54:40  neil
159:                 ** blah
160:                 **
161:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
162:                 ** initial
163:                 **
164:                 ** Revision 1.1  2000/10/24 12:19:33  matt
165:                 ** changed directory structure
166:                 **
167:                 ** Revision 1.8  2000/10/22 19:17:46  matt
168:                 ** mapper cleanups galore
169:                 **
170:                 ** Revision 1.7  2000/10/22 15:03:13  matt
171:                 ** simplified mirroring
172:                 **
173:                 ** Revision 1.6  2000/10/21 19:33:38  matt
174:                 ** many more cleanups
175:                 **
176:                 ** Revision 1.5  2000/10/10 13:58:16  matt
177:                 ** stroustrup squeezing his way in the door
178:                 **
179:                 ** Revision 1.4  2000/08/16 02:50:11  matt
180:                 ** random mapper cleanups
181:                 **
182:                 ** Revision 1.3  2000/07/15 23:52:20  matt
183:                 ** rounded out a bunch more mapper interfaces
184:                 **
185:                 ** Revision 1.2  2000/07/11 05:03:49  matt
186:                 ** value masking isn't necessary for the banking routines
187:                 **
188:                 ** Revision 1.1  2000/07/11 03:14:18  melanson
189:                 ** Initial commit for mappers 16, 34, and 231
190:                 **
191:                 **
192:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map015.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map15.c
21:                  **
22:                  ** mapper 15 interface
23:                  ** $Id: map015.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  
30:                  /* mapper 15: Contra 100-in-1 */
31:                  static void map15_write(uint32 address, uint8 value)
32:                  {
9D0321A4  27BDFFD8   ADDIU SP, SP, -40
9D0321A8  AFBF0024   SW RA, 36(SP)
9D0321AC  AFB40020   SW S4, 32(SP)
9D0321B0  AFB3001C   SW S3, 28(SP)
9D0321B4  AFB20018   SW S2, 24(SP)
9D0321B8  AFB10014   SW S1, 20(SP)
9D0321BC  AFB00010   SW S0, 16(SP)
9D0321C0  00A08021   ADDU S0, A1, ZERO
33:                     int bank = value & 0x3F;
9D0321C8  30B2003F   ANDI S2, A1, 63
34:                     uint8 swap = (value & 0x80) >> 7;
35:                  
36:                     switch (address & 0x3)
9D0321C4  30840003   ANDI A0, A0, 3
9D0321CC  24020002   ADDIU V0, ZERO, 2
9D0321D0  10820050   BEQ A0, V0, .LVL26
9D0321D4  000589C2   SRL S1, A1, 7
9D0321D8  24020003   ADDIU V0, ZERO, 3
9D0321DC  10820035   BEQ A0, V0, .LVL19
9D0321E0  24020001   ADDIU V0, ZERO, 1
9D0321E4  10820022   BEQ A0, V0, .LVL13
9D0321E8  0012A040   SLL S4, S2, 1
37:                     {
38:                     case 0:
39:                        mmc_bankrom(8, 0x8000, (bank << 1) + swap);
9D0321EC  24040008   ADDIU A0, ZERO, 8
9D0321F0  34058000   ORI A1, ZERO, -32768
9D0321F4  02913021   ADDU A2, S4, S1
9D0321F8  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0321FC  3A330001   XORI S3, S1, 1
40:                        mmc_bankrom(8, 0xA000, (bank << 1) + (swap ^ 1));
9D032200  24040008   ADDIU A0, ZERO, 8
9D032204  3405A000   ORI A1, ZERO, -24576
9D032208  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03220C  02933021   ADDU A2, S4, S3
41:                        mmc_bankrom(8, 0xC000, ((bank + 1) << 1) + swap);
9D032210  26520001   ADDIU S2, S2, 1
9D032214  00129040   SLL S2, S2, 1
9D032218  24040008   ADDIU A0, ZERO, 8
9D03221C  3405C000   ORI A1, ZERO, -16384
9D032220  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032224  02323021   ADDU A2, S1, S2
42:                        mmc_bankrom(8, 0xE000, ((bank + 1) << 1) + (swap ^ 1));
9D032228  24040008   ADDIU A0, ZERO, 8
9D03222C  3405E000   ORI A1, ZERO, -8192
9D032230  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032234  02723021   ADDU A2, S3, S2
43:                  
44:                        if (value & 0x40)
9D032238  32100040   ANDI S0, S0, 64
9D03223C  1600002A   BNE S0, ZERO, 0x9D0322E8
9D032240  00002021   ADDU A0, ZERO, ZERO
45:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
9D0322E8  00002821   ADDU A1, ZERO, ZERO
9D0322EC  24060001   ADDIU A2, ZERO, 1
46:                        else
47:                           ppu_mirror(0, 1, 0, 1); /* vertical */
9D032244  24050001   ADDIU A1, ZERO, 1
9D032248  00003021   ADDU A2, ZERO, ZERO
9D03224C  24070001   ADDIU A3, ZERO, 1
9D032268  0B406E5E   J ppu_mirror
9D03226C  27BD0028   ADDIU SP, SP, 40
9D0322F0  24070001   ADDIU A3, ZERO, 1
9D03230C  0B406E5E   J ppu_mirror
9D032310  27BD0028   ADDIU SP, SP, 40
48:                        break;
49:                  
50:                     case 1:
51:                        mmc_bankrom(8, 0xC000, (bank << 1) + swap);
9D032270  00129040   SLL S2, S2, 1
9D032274  24040008   ADDIU A0, ZERO, 8
9D032278  3405C000   ORI A1, ZERO, -16384
9D03227C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032280  02513021   ADDU A2, S2, S1
52:                        mmc_bankrom(8, 0xE000, (bank << 1) + (swap ^ 1));
9D032284  3A260001   XORI A2, S1, 1
9D032288  24040008   ADDIU A0, ZERO, 8
9D03228C  3405E000   ORI A1, ZERO, -8192
9D032290  02463021   ADDU A2, S2, A2
53:                        break;
54:                  
55:                     case 2:
56:                        if (swap)
9D032314  12200002   BEQ S1, ZERO, 0x9D032320
9D032318  00129040   SLL S2, S2, 1
57:                        {
58:                           mmc_bankrom(8, 0x8000, (bank << 1) + 1);
9D03231C  26520001   ADDIU S2, S2, 1
59:                           mmc_bankrom(8, 0xA000, (bank << 1) + 1);
60:                           mmc_bankrom(8, 0xC000, (bank << 1) + 1);
61:                           mmc_bankrom(8, 0xE000, (bank << 1) + 1);
62:                        }
63:                        else
64:                        {
65:                           mmc_bankrom(8, 0x8000, (bank << 1));
9D032320  24040008   ADDIU A0, ZERO, 8
9D032324  34058000   ORI A1, ZERO, -32768
9D032328  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03232C  02403021   ADDU A2, S2, ZERO
66:                           mmc_bankrom(8, 0xA000, (bank << 1));
9D032330  24040008   ADDIU A0, ZERO, 8
9D032334  3405A000   ORI A1, ZERO, -24576
9D032338  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03233C  02403021   ADDU A2, S2, ZERO
67:                           mmc_bankrom(8, 0xC000, (bank << 1));
9D032340  24040008   ADDIU A0, ZERO, 8
9D032344  3405C000   ORI A1, ZERO, -16384
9D032348  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03234C  02403021   ADDU A2, S2, ZERO
68:                           mmc_bankrom(8, 0xE000, (bank << 1));
9D0322AC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0322B0  27BD0028   ADDIU SP, SP, 40
9D032350  24040008   ADDIU A0, ZERO, 8
9D032354  3405E000   ORI A1, ZERO, -8192
9D032358  02403021   ADDU A2, S2, ZERO
9D032374  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
69:                        }
70:                        break;
71:                  
72:                     case 3:
73:                        mmc_bankrom(8, 0xC000, (bank << 1) + swap);
9D0322B4  00129040   SLL S2, S2, 1
9D0322B8  24040008   ADDIU A0, ZERO, 8
9D0322BC  3405C000   ORI A1, ZERO, -16384
9D0322C0  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0322C4  02513021   ADDU A2, S2, S1
74:                        mmc_bankrom(8, 0xE000, (bank << 1) + (swap ^ 1));
9D0322C8  3A260001   XORI A2, S1, 1
9D0322CC  24040008   ADDIU A0, ZERO, 8
9D0322D0  3405E000   ORI A1, ZERO, -8192
9D0322D4  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0322D8  02463021   ADDU A2, S2, A2
75:                  
76:                        if (value & 0x40)
9D0322DC  32100040   ANDI S0, S0, 64
9D0322E0  1200FFD8   BEQ S0, ZERO, 0x9D032244
9D0322E4  00002021   ADDU A0, ZERO, ZERO
77:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
78:                        else
79:                           ppu_mirror(0, 1, 0, 1); /* vertical */
80:                        break;
81:                  
82:                     default:
83:                        break;
84:                     }
85:                  }
9D032250  8FBF0024   LW RA, 36(SP)
9D032254  8FB40020   LW S4, 32(SP)
9D032258  8FB3001C   LW S3, 28(SP)
9D03225C  8FB20018   LW S2, 24(SP)
9D032260  8FB10014   LW S1, 20(SP)
9D032264  8FB00010   LW S0, 16(SP)
9D032294  8FBF0024   LW RA, 36(SP)
9D032298  8FB40020   LW S4, 32(SP)
9D03229C  8FB3001C   LW S3, 28(SP)
9D0322A0  8FB20018   LW S2, 24(SP)
9D0322A4  8FB10014   LW S1, 20(SP)
9D0322A8  8FB00010   LW S0, 16(SP)
9D0322F4  8FBF0024   LW RA, 36(SP)
9D0322F8  8FB40020   LW S4, 32(SP)
9D0322FC  8FB3001C   LW S3, 28(SP)
9D032300  8FB20018   LW S2, 24(SP)
9D032304  8FB10014   LW S1, 20(SP)
9D032308  8FB00010   LW S0, 16(SP)
9D03235C  8FBF0024   LW RA, 36(SP)
9D032360  8FB40020   LW S4, 32(SP)
9D032364  8FB3001C   LW S3, 28(SP)
9D032368  8FB20018   LW S2, 24(SP)
9D03236C  8FB10014   LW S1, 20(SP)
9D032370  8FB00010   LW S0, 16(SP)
9D032374  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D032378  27BD0028   ADDIU SP, SP, 40
86:                  
87:                  static void map15_init(void)
88:                  {
89:                     mmc_bankrom(32, 0x8000, 0);
9D032194  24040020   ADDIU A0, ZERO, 32
9D032198  34058000   ORI A1, ZERO, -32768
9D03219C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0321A0  00003021   ADDU A2, ZERO, ZERO
90:                  }
91:                  
92:                  static map_memwrite map15_memwrite[] =
93:                  {
94:                     { 0x8000, 0xFFFF, map15_write },
95:                     {     -1,     -1, NULL }
96:                  };
97:                  
98:                  mapintf_t map15_intf =
99:                  {
100:                    15, /* mapper number */
101:                    "Contra 100-in-1", /* mapper name */
102:                    map15_init, /* init routine */
103:                    NULL, /* vblank callback */
104:                    NULL, /* hblank callback */
105:                    NULL, /* get state (snss) */
106:                    NULL, /* set state (snss) */
107:                    NULL, /* memory read structure */
108:                    map15_memwrite, /* memory write structure */
109:                    NULL /* external sound device */
110:                 };
111:                 
112:                 /*
113:                 ** $Log: map015.c,v $
114:                 ** Revision 1.2  2001/04/27 14:37:11  neil
115:                 ** wheeee
116:                 **
117:                 ** Revision 1.1  2001/04/27 12:54:40  neil
118:                 ** blah
119:                 **
120:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
121:                 ** initial
122:                 **
123:                 ** Revision 1.1  2000/10/24 12:19:33  matt
124:                 ** changed directory structure
125:                 **
126:                 ** Revision 1.6  2000/10/22 19:17:46  matt
127:                 ** mapper cleanups galore
128:                 **
129:                 ** Revision 1.5  2000/10/22 15:03:13  matt
130:                 ** simplified mirroring
131:                 **
132:                 ** Revision 1.4  2000/10/21 19:33:38  matt
133:                 ** many more cleanups
134:                 **
135:                 ** Revision 1.3  2000/07/10 05:29:03  matt
136:                 ** cleaned up some mirroring issues
137:                 **
138:                 ** Revision 1.2  2000/07/06 02:48:43  matt
139:                 ** clearly labelled structure members
140:                 **
141:                 ** Revision 1.1  2000/07/05 05:05:18  matt
142:                 ** initial revision
143:                 **
144:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map011.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map11.c
21:                  **
22:                  ** mapper 11 interface
23:                  ** $Id: map011.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 11: Color Dreams, Wisdom Tree */
30:                  static void map11_write(uint32 address, uint8 value)
31:                  {
9D0360BC  27BDFFE8   ADDIU SP, SP, -24
9D0360C0  AFBF0014   SW RA, 20(SP)
9D0360C4  AFB00010   SW S0, 16(SP)
9D0360C8  00A08021   ADDU S0, A1, ZERO
32:                     UNUSED(address);
33:                  
34:                     mmc_bankrom(32, 0x8000, value & 0x0F);
9D0360CC  24040020   ADDIU A0, ZERO, 32
9D0360D0  34058000   ORI A1, ZERO, -32768
9D0360D4  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0360D8  3206000F   ANDI A2, S0, 15
35:                     mmc_bankvrom(8, 0x0000, value >> 4);
9D0360DC  24040008   ADDIU A0, ZERO, 8
9D0360E0  00002821   ADDU A1, ZERO, ZERO
9D0360E4  00103102   SRL A2, S0, 4
9D0360F0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0360F4  27BD0018   ADDIU SP, SP, 24
36:                  }
9D0360E8  8FBF0014   LW RA, 20(SP)
9D0360EC  8FB00010   LW S0, 16(SP)
9D0360F0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0360F4  27BD0018   ADDIU SP, SP, 24
37:                  
38:                  static void map11_init(void)
39:                  {
9D0360F8  27BDFFE8   ADDIU SP, SP, -24
9D0360FC  AFBF0014   SW RA, 20(SP)
40:                     mmc_bankrom(32, 0x8000, 0);
9D036100  24040020   ADDIU A0, ZERO, 32
9D036104  34058000   ORI A1, ZERO, -32768
9D036108  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D03610C  00003021   ADDU A2, ZERO, ZERO
41:                     mmc_bankvrom(8, 0x0000, 0);
9D036110  24040008   ADDIU A0, ZERO, 8
9D036114  00002821   ADDU A1, ZERO, ZERO
9D036118  00003021   ADDU A2, ZERO, ZERO
9D036120  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
42:                  }
9D03611C  8FBF0014   LW RA, 20(SP)
9D036120  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D036124  27BD0018   ADDIU SP, SP, 24
43:                  
44:                  static map_memwrite map11_memwrite[] =
45:                  {
46:                     { 0x8000, 0xFFFF, map11_write },
47:                     {     -1,     -1, NULL }
48:                  };
49:                  
50:                  mapintf_t map11_intf =
51:                  {
52:                     11, /* mapper number */
53:                     "Color Dreams", /* mapper name */
54:                     map11_init, /* init routine */
55:                     NULL, /* vblank callback */
56:                     NULL, /* hblank callback */
57:                     NULL, /* get state (snss) */
58:                     NULL, /* set state (snss) */
59:                     NULL, /* memory read structure */
60:                     map11_memwrite, /* memory write structure */
61:                     NULL /* external sound device */
62:                  };
63:                  
64:                  /*
65:                  ** $Log: map011.c,v $
66:                  ** Revision 1.2  2001/04/27 14:37:11  neil
67:                  ** wheeee
68:                  **
69:                  ** Revision 1.1  2001/04/27 12:54:40  neil
70:                  ** blah
71:                  **
72:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
73:                  ** initial
74:                  **
75:                  ** Revision 1.1  2000/10/24 12:19:33  matt
76:                  ** changed directory structure
77:                  **
78:                  ** Revision 1.5  2000/10/22 19:17:46  matt
79:                  ** mapper cleanups galore
80:                  **
81:                  ** Revision 1.4  2000/10/21 19:33:38  matt
82:                  ** many more cleanups
83:                  **
84:                  ** Revision 1.3  2000/08/16 02:50:11  matt
85:                  ** random mapper cleanups
86:                  **
87:                  ** Revision 1.2  2000/07/06 02:48:43  matt
88:                  ** clearly labelled structure members
89:                  **
90:                  ** Revision 1.1  2000/07/04 23:11:45  matt
91:                  ** initial revision
92:                  **
93:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map009.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map9.c
21:                  **
22:                  ** mapper 9 interface
23:                  ** $Id: map009.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include <nes_mmc.h>
29:                  #include <nes_ppu.h>
30:                  #include <libsnss.h>
31:                  
32:                  static uint8 latch[2];
33:                  static uint8 regs[4];
34:                  
35:                  /* Used when tile $FD/$FE is accessed */
36:                  static void mmc9_latchfunc(uint32 address, uint8 value)
37:                  {
38:                     if (0xFD == value || 0xFE == value)
9D0316A4  24A20003   ADDIU V0, A1, 3
9D0316A8  304200FF   ANDI V0, V0, 255
9D0316AC  2C420002   SLTIU V0, V0, 2
9D0316B0  14400003   BNE V0, ZERO, .LBB6, .LBB7
9D0316B4  00801821   ADDU V1, A0, ZERO
9D0316B8  03E00008   JR RA
9D0316BC  00000000   NOP
39:                     {
40:                        int reg;
41:                  
42:                        if (address)
9D0316C0  54800009   BNEL A0, ZERO, .LVL27
9D0316C4  A38580B5   SB A1, -32587(GP)
43:                        {
44:                           latch[1] = value;
45:                           reg = 2 + (value - 0xFD);
9D0316E8  24A5FF05   ADDIU A1, A1, -251
46:                        }
47:                        else
48:                        {
49:                           latch[0] = value;
9D0316C8  A38580B4   SB A1, -32588(GP)
50:                           reg = value - 0xFD;
9D0316CC  24A5FF03   ADDIU A1, A1, -253
51:                        }
52:                  
53:                        mmc_bankvrom(4, address, regs[reg]);
9D0316D0  278280B0   ADDIU V0, GP, -32592
9D0316D4  00452821   ADDU A1, V0, A1
9D0316D8  90A60000   LBU A2, 0(A1)
9D0316DC  24040004   ADDIU A0, ZERO, 4
9D0316E0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0316E4  00602821   ADDU A1, V1, ZERO
9D0316EC  278280B0   ADDIU V0, GP, -32592
9D0316F0  00452821   ADDU A1, V0, A1
9D0316F4  90A60000   LBU A2, 0(A1)
9D0316F8  24040004   ADDIU A0, ZERO, 4
9D0316FC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D031700  00602821   ADDU A1, V1, ZERO
54:                     }
55:                  }
56:                  
57:                  /* mapper 9: MMC2 */
58:                  /* MMC2: Punch-Out! */
59:                  static void map9_write(uint32 address, uint8 value)
60:                  {
61:                     switch ((address & 0xF000) >> 12)
9D031520  7C841B00   EXT A0, A0, 12, 4
9D031524  2484FFF6   ADDIU A0, A0, -10
9D031528  2C820006   SLTIU V0, A0, 6
9D03152C  10400012   BEQ V0, ZERO, 0x9D031578
9D031530  00A03021   ADDU A2, A1, ZERO
9D031534  00042080   SLL A0, A0, 2
9D031538  3C029D03   LUI V0, -25341
9D03153C  24421550   ADDIU V0, V0, 5456
9D031540  00442021   ADDU A0, V0, A0
9D031544  8C820000   LW V0, 0(A0)
9D031548  00400008   JR V0
9D03154C  00000000   NOP
62:                     {
63:                     case 0xA:
64:                        mmc_bankrom(8, 0x8000, value);
9D03159C  24040008   ADDIU A0, ZERO, 8
9D0315A0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0315A4  34058000   ORI A1, ZERO, -32768
65:                        break;
66:                  
67:                     case 0xB:
68:                        regs[0] = value;
69:                        if (0xFD == latch[0])
9D0315E0  938380B4   LBU V1, -32588(GP)
9D0315E4  240200FD   ADDIU V0, ZERO, 253
9D0315E8  1062FFF3   BEQ V1, V0, 0x9D0315B8
9D0315EC  A38580B0   SB A1, -32592(GP)
9D0315F0  03E00008   JR RA
9D0315F4  00000000   NOP
70:                           mmc_bankvrom(4, 0x0000, value);
9D0315B8  24040004   ADDIU A0, ZERO, 4
9D0315BC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0315C0  00002821   ADDU A1, ZERO, ZERO
71:                        break;
72:                  
73:                     case 0xC:
74:                        regs[1] = value;
75:                        if (0xFE == latch[0])
9D0315A8  938380B4   LBU V1, -32588(GP)
9D0315AC  240200FE   ADDIU V0, ZERO, 254
9D0315B0  1462FFF1   BNE V1, V0, 0x9D031578
9D0315B4  A38580B1   SB A1, -32591(GP)
76:                           mmc_bankvrom(4, 0x0000, value);
77:                        break;
78:                  
79:                     case 0xD:
80:                        regs[2] = value;
81:                        if (0xFD == latch[1])
9D0315C4  938380B5   LBU V1, -32587(GP)
9D0315C8  240200FD   ADDIU V0, ZERO, 253
9D0315CC  1462FFEA   BNE V1, V0, 0x9D031578
9D0315D0  A38580B2   SB A1, -32590(GP)
82:                           mmc_bankvrom(4, 0x1000, value);
9D0315D4  24040004   ADDIU A0, ZERO, 4
9D0315D8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0315DC  24051000   ADDIU A1, ZERO, 4096
83:                        break;
84:                  
85:                     case 0xE:
86:                        regs[3] = value;
87:                        if (0xFE == latch[1])
9D031568  938380B5   LBU V1, -32587(GP)
9D03156C  240200FE   ADDIU V0, ZERO, 254
9D031570  10620018   BEQ V1, V0, 0x9D0315D4
9D031574  A38580B3   SB A1, -32589(GP)
9D031578  03E00008   JR RA
9D03157C  00000000   NOP
88:                           mmc_bankvrom(4, 0x1000, value);
89:                        break;
90:                  
91:                     case 0xF:
92:                        if (value & 1)
9D031580  30A60001   ANDI A2, A1, 1
9D031584  14C0001C   BNE A2, ZERO, 0x9D0315F8
9D031588  00002021   ADDU A0, ZERO, ZERO
93:                           ppu_mirror(0, 0, 1, 1); /* horizontal */
9D0315F8  00002821   ADDU A1, ZERO, ZERO
9D0315FC  24060001   ADDIU A2, ZERO, 1
9D031600  0B406E5E   J ppu_mirror
9D031604  24070001   ADDIU A3, ZERO, 1
94:                        else
95:                           ppu_mirror(0, 1, 0, 1); /* vertical */
9D03158C  24050001   ADDIU A1, ZERO, 1
9D031590  00003021   ADDU A2, ZERO, ZERO
9D031594  0B406E5E   J ppu_mirror
9D031598  24070001   ADDIU A3, ZERO, 1
9D03159C  24040008   ADDIU A0, ZERO, 8
9D0315A0  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0315A4  34058000   ORI A1, ZERO, -32768
9D0315A8  938380B4   LBU V1, -32588(GP)
9D0315AC  240200FE   ADDIU V0, ZERO, 254
9D0315B0  1462FFF1   BNE V1, V0, 0x9D031578
9D0315B4  A38580B1   SB A1, -32591(GP)
9D0315B8  24040004   ADDIU A0, ZERO, 4
9D0315BC  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0315C0  00002821   ADDU A1, ZERO, ZERO
9D0315C4  938380B5   LBU V1, -32587(GP)
9D0315C8  240200FD   ADDIU V0, ZERO, 253
9D0315CC  1462FFEA   BNE V1, V0, 0x9D031578
9D0315D0  A38580B2   SB A1, -32590(GP)
9D0315D4  24040004   ADDIU A0, ZERO, 4
9D0315D8  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D0315DC  24051000   ADDIU A1, ZERO, 4096
9D0315E0  938380B4   LBU V1, -32588(GP)
9D0315E4  240200FD   ADDIU V0, ZERO, 253
9D0315E8  1062FFF3   BEQ V1, V0, 0x9D0315B8
9D0315EC  A38580B0   SB A1, -32592(GP)
9D0315F0  03E00008   JR RA
9D0315F4  00000000   NOP
9D0315F8  00002821   ADDU A1, ZERO, ZERO
9D0315FC  24060001   ADDIU A2, ZERO, 1
9D031600  0B406E5E   J ppu_mirror
9D031604  24070001   ADDIU A3, ZERO, 1
96:                        break;
97:                  
98:                     default:
99:                        break;
100:                    }
101:                 }
102:                 
103:                 static void map9_init(void)
104:                 {
9D031608  27BDFFE8   ADDIU SP, SP, -24
9D03160C  AFBF0014   SW RA, 20(SP)
105:                    memset(regs, 0, sizeof(regs));
106:                 
107:                    mmc_bankrom(8, 0x8000, 0);
9D031610  24040008   ADDIU A0, ZERO, 8
9D031614  34058000   ORI A1, ZERO, -32768
9D031618  00003021   ADDU A2, ZERO, ZERO
9D03161C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031620  AF8080B0   SW ZERO, -32592(GP)
108:                    mmc_bankrom(8, 0xA000, (mmc_getinfo()->rom_banks * 2) - 3);
9D031624  0F40AF3B   JAL mmc_getinfo
9D031628  00000000   NOP
9D03162C  8C460010   LW A2, 16(V0)
9D031630  24040008   ADDIU A0, ZERO, 8
9D031634  3405A000   ORI A1, ZERO, -24576
9D031638  00063040   SLL A2, A2, 1
9D03163C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031640  24C6FFFD   ADDIU A2, A2, -3
109:                    mmc_bankrom(8, 0xC000, (mmc_getinfo()->rom_banks * 2) - 2);
9D031644  0F40AF3B   JAL mmc_getinfo
9D031648  00000000   NOP
9D03164C  8C460010   LW A2, 16(V0)
9D031650  24040008   ADDIU A0, ZERO, 8
9D031654  3405C000   ORI A1, ZERO, -16384
9D031658  24C6FFFF   ADDIU A2, A2, -1
9D03165C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031660  00063040   SLL A2, A2, 1
110:                    mmc_bankrom(8, 0xE000, (mmc_getinfo()->rom_banks * 2) - 1);
9D031664  0F40AF3B   JAL mmc_getinfo
9D031668  00000000   NOP
9D03166C  8C460010   LW A2, 16(V0)
9D031670  24040008   ADDIU A0, ZERO, 8
9D031674  3405E000   ORI A1, ZERO, -8192
9D031678  00063040   SLL A2, A2, 1
9D03167C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D031680  24C6FFFF   ADDIU A2, A2, -1
111:                 
112:                    latch[0] = 0xFE;
9D031684  2402FFFE   ADDIU V0, ZERO, -2
9D031690  A38280B4   SB V0, -32588(GP)
113:                    latch[1] = 0xFE;
9D031694  A38280B5   SB V0, -32587(GP)
114:                 
115:                    ppu_setlatchfunc(mmc9_latchfunc);
9D031688  3C049D03   LUI A0, -25341
9D03168C  248416A4   ADDIU A0, A0, 5796
9D03169C  0B407174   J ppu_setlatchfunc
9D0316A0  27BD0018   ADDIU SP, SP, 24
116:                 }
9D031698  8FBF0014   LW RA, 20(SP)
9D03169C  0B407174   J ppu_setlatchfunc
9D0316A0  27BD0018   ADDIU SP, SP, 24
117:                 
118:                 static void map9_getstate(SnssMapperBlock *state)
119:                 {
120:                    state->extraData.mapper9.latch[0] = latch[0];
9D0314B8  938280B4   LBU V0, -32588(GP)
9D0314BC  A0820018   SB V0, 24(A0)
121:                    state->extraData.mapper9.latch[1] = latch[1];
9D0314C0  938280B5   LBU V0, -32587(GP)
9D0314C4  A0820019   SB V0, 25(A0)
122:                    state->extraData.mapper9.lastB000Write = regs[0];
9D0314C8  938280B0   LBU V0, -32592(GP)
9D0314CC  A082001A   SB V0, 26(A0)
123:                    state->extraData.mapper9.lastC000Write = regs[1];
9D0314D0  938280B1   LBU V0, -32591(GP)
9D0314D4  A082001B   SB V0, 27(A0)
124:                    state->extraData.mapper9.lastD000Write = regs[2];
9D0314D8  938280B2   LBU V0, -32590(GP)
9D0314DC  A082001C   SB V0, 28(A0)
125:                    state->extraData.mapper9.lastE000Write = regs[3];
9D0314E0  938280B3   LBU V0, -32589(GP)
9D0314E4  03E00008   JR RA
9D0314E8  A082001D   SB V0, 29(A0)
126:                 }
127:                 
128:                 static void map9_setstate(SnssMapperBlock *state)
129:                 {
130:                    latch[0] = state->extraData.mapper9.latch[0];
9D0314EC  90880018   LBU T0, 24(A0)
9D031504  A38880B4   SB T0, -32588(GP)
131:                    latch[1] = state->extraData.mapper9.latch[1];
9D0314F0  90870019   LBU A3, 25(A0)
9D031508  A38780B5   SB A3, -32587(GP)
132:                    regs[0] = state->extraData.mapper9.lastB000Write;
9D0314F4  9086001A   LBU A2, 26(A0)
9D03150C  A38680B0   SB A2, -32592(GP)
133:                    regs[1] = state->extraData.mapper9.lastC000Write;
9D0314F8  9085001B   LBU A1, 27(A0)
9D031510  A38580B1   SB A1, -32591(GP)
134:                    regs[2] = state->extraData.mapper9.lastD000Write;
9D0314FC  9083001C   LBU V1, 28(A0)
9D031514  A38380B2   SB V1, -32590(GP)
135:                    regs[3] = state->extraData.mapper9.lastE000Write;
9D031500  9082001D   LBU V0, 29(A0)
9D031518  03E00008   JR RA
9D03151C  A38280B3   SB V0, -32589(GP)
136:                 }
137:                 
138:                 static map_memwrite map9_memwrite[] =
139:                 {
140:                    { 0x8000, 0xFFFF, map9_write },
141:                    {     -1,     -1, NULL }
142:                 };
143:                 
144:                 mapintf_t map9_intf =
145:                 {
146:                    9, /* mapper number */
147:                    "MMC2", /* mapper name */
148:                    map9_init, /* init routine */
149:                    NULL, /* vblank callback */
150:                    NULL, /* hblank callback */
151:                    map9_getstate, /* get state (snss) */
152:                    map9_setstate, /* set state (snss) */
153:                    NULL, /* memory read structure */
154:                    map9_memwrite, /* memory write structure */
155:                    NULL /* external sound device */
156:                 };
157:                 
158:                 /*
159:                 ** $Log: map009.c,v $
160:                 ** Revision 1.2  2001/04/27 14:37:11  neil
161:                 ** wheeee
162:                 **
163:                 ** Revision 1.1  2001/04/27 12:54:40  neil
164:                 ** blah
165:                 **
166:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
167:                 ** initial
168:                 **
169:                 ** Revision 1.1  2000/10/24 12:19:33  matt
170:                 ** changed directory structure
171:                 **
172:                 ** Revision 1.9  2000/10/22 19:17:46  matt
173:                 ** mapper cleanups galore
174:                 **
175:                 ** Revision 1.8  2000/10/22 15:03:14  matt
176:                 ** simplified mirroring
177:                 **
178:                 ** Revision 1.7  2000/10/21 19:33:38  matt
179:                 ** many more cleanups
180:                 **
181:                 ** Revision 1.6  2000/07/17 05:11:35  matt
182:                 ** minor update from making PPU code less filthy
183:                 **
184:                 ** Revision 1.5  2000/07/15 23:52:19  matt
185:                 ** rounded out a bunch more mapper interfaces
186:                 **
187:                 ** Revision 1.4  2000/07/10 05:29:03  matt
188:                 ** cleaned up some mirroring issues
189:                 **
190:                 ** Revision 1.3  2000/07/06 02:48:43  matt
191:                 ** clearly labelled structure members
192:                 **
193:                 ** Revision 1.2  2000/07/05 22:50:33  matt
194:                 ** fixed punchout -- works 100% now
195:                 **
196:                 ** Revision 1.1  2000/07/05 05:05:18  matt
197:                 ** initial revision
198:                 **
199:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map008.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map8.c
21:                  **
22:                  ** mapper 8 interface
23:                  ** $Id: map008.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 8: FFE F3xxx -- what the hell uses this? */
30:                  static void map8_write(uint32 address, uint8 value)
31:                  {
9D035EE0  27BDFFE8   ADDIU SP, SP, -24
9D035EE4  AFBF0014   SW RA, 20(SP)
9D035EE8  AFB00010   SW S0, 16(SP)
9D035EEC  00A08021   ADDU S0, A1, ZERO
32:                     UNUSED(address);
33:                  
34:                     mmc_bankrom(16, 0x8000, value >> 3);
9D035EF0  24040010   ADDIU A0, ZERO, 16
9D035EF4  34058000   ORI A1, ZERO, -32768
9D035EF8  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035EFC  001030C2   SRL A2, S0, 3
35:                     mmc_bankvrom(8, 0x0000, value & 7);
9D035F00  24040008   ADDIU A0, ZERO, 8
9D035F04  00002821   ADDU A1, ZERO, ZERO
9D035F08  32060007   ANDI A2, S0, 7
9D035F14  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035F18  27BD0018   ADDIU SP, SP, 24
36:                  }
9D035F0C  8FBF0014   LW RA, 20(SP)
9D035F10  8FB00010   LW S0, 16(SP)
9D035F14  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035F18  27BD0018   ADDIU SP, SP, 24
37:                  
38:                  static void map8_init(void)
39:                  {
9D035F1C  27BDFFE8   ADDIU SP, SP, -24
9D035F20  AFBF0014   SW RA, 20(SP)
40:                     mmc_bankrom(16, 0x8000, 0);
9D035F24  24040010   ADDIU A0, ZERO, 16
9D035F28  34058000   ORI A1, ZERO, -32768
9D035F2C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035F30  00003021   ADDU A2, ZERO, ZERO
41:                     mmc_bankrom(16, 0xC000, 1);
9D035F34  24040010   ADDIU A0, ZERO, 16
9D035F38  3405C000   ORI A1, ZERO, -16384
9D035F3C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D035F40  24060001   ADDIU A2, ZERO, 1
42:                     mmc_bankvrom(8, 0x0000, 0);
9D035F44  24040008   ADDIU A0, ZERO, 8
9D035F48  00002821   ADDU A1, ZERO, ZERO
9D035F4C  00003021   ADDU A2, ZERO, ZERO
9D035F54  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
43:                  }
9D035F50  8FBF0014   LW RA, 20(SP)
9D035F54  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D035F58  27BD0018   ADDIU SP, SP, 24
44:                  
45:                  static map_memwrite map8_memwrite[] =
46:                  {
47:                     { 0x8000, 0xFFFF, map8_write },
48:                     {     -1,     -1, NULL }
49:                  };
50:                  
51:                  mapintf_t map8_intf =
52:                  {
53:                     8, /* mapper number */
54:                     "FFE F3xxx", /* mapper name */
55:                     map8_init, /* init routine */
56:                     NULL, /* vblank callback */
57:                     NULL, /* hblank callback */
58:                     NULL, /* get state (snss) */
59:                     NULL, /* set state (snss) */
60:                     NULL, /* memory read structure */
61:                     map8_memwrite, /* memory write structure */
62:                     NULL /* external sound device */
63:                  };
64:                  
65:                  /*
66:                  ** $Log: map008.c,v $
67:                  ** Revision 1.2  2001/04/27 14:37:11  neil
68:                  ** wheeee
69:                  **
70:                  ** Revision 1.1  2001/04/27 12:54:40  neil
71:                  ** blah
72:                  **
73:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
74:                  ** initial
75:                  **
76:                  ** Revision 1.1  2000/10/24 12:19:32  matt
77:                  ** changed directory structure
78:                  **
79:                  ** Revision 1.5  2000/10/22 19:17:47  matt
80:                  ** mapper cleanups galore
81:                  **
82:                  ** Revision 1.4  2000/10/21 19:33:38  matt
83:                  ** many more cleanups
84:                  **
85:                  ** Revision 1.3  2000/08/16 02:50:11  matt
86:                  ** random mapper cleanups
87:                  **
88:                  ** Revision 1.2  2000/07/06 02:48:43  matt
89:                  ** clearly labelled structure members
90:                  **
91:                  ** Revision 1.1  2000/07/04 23:11:45  matt
92:                  ** initial revision
93:                  **
94:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map007.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map7.c
21:                  **
22:                  ** mapper 7 interface
23:                  ** $Id: map007.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes_ppu.h>
29:                  #include <log.h>
30:                  
31:                  /* mapper 7: AOROM */
32:                  static void map7_write(uint32 address, uint8 value)
33:                  {
9D0366E4  27BDFFE8   ADDIU SP, SP, -24
9D0366E8  AFBF0014   SW RA, 20(SP)
9D0366EC  AFB00010   SW S0, 16(SP)
9D0366F0  00A08021   ADDU S0, A1, ZERO
34:                     int mirror;
35:                     UNUSED(address);
36:                  
37:                     mmc_bankrom(32, 0x8000, value);
9D0366F4  24040020   ADDIU A0, ZERO, 32
9D0366F8  34058000   ORI A1, ZERO, -32768
9D0366FC  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D036700  02003021   ADDU A2, S0, ZERO
38:                     mirror = (value & 0x10) >> 4;
9D036704  7E040100   EXT A0, S0, 4, 1
39:                     ppu_mirror(mirror, mirror, mirror, mirror);
9D036708  00802821   ADDU A1, A0, ZERO
9D03670C  00803021   ADDU A2, A0, ZERO
9D036710  00803821   ADDU A3, A0, ZERO
9D03671C  0B406E5E   J ppu_mirror
40:                  }
9D036714  8FBF0014   LW RA, 20(SP)
9D036718  8FB00010   LW S0, 16(SP)
9D03671C  0B406E5E   J ppu_mirror
9D036720  27BD0018   ADDIU SP, SP, 24
41:                  
42:                  static void map7_init(void)
43:                  {
44:                     mmc_bankrom(32, 0x8000, 0);
9D0366D4  24040020   ADDIU A0, ZERO, 32
9D0366D8  34058000   ORI A1, ZERO, -32768
9D0366DC  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0366E0  00003021   ADDU A2, ZERO, ZERO
45:                  }
46:                  
47:                  static map_memwrite map7_memwrite[] =
48:                  {
49:                     { 0x8000, 0xFFFF, map7_write },
50:                     {     -1,     -1, NULL }
51:                  };
52:                  
53:                  mapintf_t map7_intf =
54:                  {
55:                     7, /* mapper number */
56:                     "AOROM", /* mapper name */
57:                     map7_init, /* init routine */
58:                     NULL, /* vblank callback */
59:                     NULL, /* hblank callback */
60:                     NULL, /* get state (snss) */
61:                     NULL, /* set state (snss) */
62:                     NULL, /* memory read structure */
63:                     map7_memwrite, /* memory write structure */
64:                     NULL /* external sound device */
65:                  };
66:                  
67:                  /*
68:                  ** $Log: map007.c,v $
69:                  ** Revision 1.2  2001/04/27 14:37:11  neil
70:                  ** wheeee
71:                  **
72:                  ** Revision 1.1  2001/04/27 12:54:40  neil
73:                  ** blah
74:                  **
75:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
76:                  ** initial
77:                  **
78:                  ** Revision 1.1  2000/10/24 12:19:32  matt
79:                  ** changed directory structure
80:                  **
81:                  ** Revision 1.6  2000/10/22 19:17:46  matt
82:                  ** mapper cleanups galore
83:                  **
84:                  ** Revision 1.5  2000/10/22 15:03:13  matt
85:                  ** simplified mirroring
86:                  **
87:                  ** Revision 1.4  2000/10/21 19:33:38  matt
88:                  ** many more cleanups
89:                  **
90:                  ** Revision 1.3  2000/08/16 02:50:11  matt
91:                  ** random mapper cleanups
92:                  **
93:                  ** Revision 1.2  2000/07/06 02:48:43  matt
94:                  ** clearly labelled structure members
95:                  **
96:                  ** Revision 1.1  2000/07/04 23:11:45  matt
97:                  ** initial revision
98:                  **
99:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map005.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map5.c
21:                  **
22:                  ** mapper 5 interface
23:                  ** $Id: map005.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <log.h>
30:                  #include "mmc5_snd.h"
31:                  
32:                  /* TODO: there's lots of info about this mapper now;
33:                  ** let's implement it correctly/completely
34:                  */
35:                  
36:                  static struct
37:                  {
38:                     int counter, enabled;
39:                     int reset, latch;
40:                  } irq;
41:                  
42:                  /* MMC5 - Castlevania III, etc */
43:                  static void map5_hblank(int vblank)
44:                  {
9D0301F0  27BDFFE0   ADDIU SP, SP, -32
9D0301F4  AFBF001C   SW RA, 28(SP)
9D0301F8  AFB20018   SW S2, 24(SP)
9D0301FC  AFB10014   SW S1, 20(SP)
9D030200  AFB00010   SW S0, 16(SP)
45:                     UNUSED(vblank);
46:                  
47:                     if (irq.counter == nes_getcontextptr()->scanline)
9D030204  3C10A001   LUI S0, -24575
9D030208  0F4094AC   JAL nes_getcontextptr
9D03020C  8E11B950   LW S1, -18096(S0)
9D030210  8C420320   LW V0, 800(V0)
9D030214  12220006   BEQ S1, V0, 0x9D030230
9D030218  8FBF001C   LW RA, 28(SP)
48:                     {
49:                        if (true == irq.enabled)
9D030230  2611B950   ADDIU S1, S0, -18096
9D030234  8E320004   LW S2, 4(S1)
9D030238  24020001   ADDIU V0, ZERO, 1
9D03023C  12420009   BEQ S2, V0, 0x9D030264
9D030240  00000000   NOP
50:                        {
51:                           nes_irq();
9D030264  0F4094A8   JAL nes_irq
9D030268  00000000   NOP
52:                           irq.reset = true;
9D03026C  AE320008   SW S2, 8(S1)
53:                        }
54:                        //else 
55:                        //   irq.reset = false;
56:                        irq.counter = irq.latch;
9D030244  8E22000C   LW V0, 12(S1)
9D030248  AE02B950   SW V0, -18096(S0)
9D030270  8E22000C   LW V0, 12(S1)
57:                     }
58:                  }
9D03021C  8FB20018   LW S2, 24(SP)
9D030220  8FB10014   LW S1, 20(SP)
9D030224  8FB00010   LW S0, 16(SP)
9D030228  03E00008   JR RA
9D03022C  27BD0020   ADDIU SP, SP, 32
9D03024C  8FBF001C   LW RA, 28(SP)
9D030250  8FB20018   LW S2, 24(SP)
9D030254  8FB10014   LW S1, 20(SP)
9D030258  8FB00010   LW S0, 16(SP)
9D03025C  03E00008   JR RA
9D030260  27BD0020   ADDIU SP, SP, 32
9D030264  0F4094A8   JAL nes_irq
9D030268  00000000   NOP
9D03026C  AE320008   SW S2, 8(S1)
9D030270  8E22000C   LW V0, 12(S1)
9D030274  0B40C093   J 0x9D03024C
9D030278  AE02B950   SW V0, -18096(S0)
59:                  
60:                  static void map5_write(uint32 address, uint8 value)
61:                  {
9D030000  27BDFFE8   ADDIU SP, SP, -24
9D030004  AFBF0014   SW RA, 20(SP)
9D030008  AFB00010   SW S0, 16(SP)
62:                     static int page_size = 8;
63:                  
64:                     /* ex-ram memory-- bleh! */
65:                     if (address >= 0x5C00 && address <= 0x5FFF)
9D02FFF0  2482A400   ADDIU V0, A0, -23552
9D02FFF4  2C420400   SLTIU V0, V0, 1024
9D02FFF8  14400029   BNE V0, ZERO, 0x9D0300A0
9D02FFFC  24025122   ADDIU V0, ZERO, 20770
66:                        return;
67:                  
68:                     switch (address)
9D03000C  10820062   BEQ A0, V0, .LVL35
9D030010  00A08021   ADDU S0, A1, ZERO
9D030014  2C825123   SLTIU V0, A0, 20771
9D030018  10400012   BEQ V0, ZERO, .LVL13
9D03001C  24025115   ADDIU V0, ZERO, 20757
9D030020  10820060   BEQ A0, V0, 0x9D0301A4
9D030024  2C825116   SLTIU V0, A0, 20758
9D030028  1440001F   BNE V0, ZERO, 0x9D0300A8
9D03002C  24025105   ADDIU V0, ZERO, 20741
9D030030  24025120   ADDIU V0, ZERO, 20768
9D030034  10820046   BEQ A0, V0, 0x9D030150
9D030038  2C825121   SLTIU V0, A0, 20769
9D03003C  1040003E   BEQ V0, ZERO, 0x9D030138
9D030040  24025116   ADDIU V0, ZERO, 20758
9D030044  14820013   BNE A0, V0, 0x9D030094
9D030048  24040008   ADDIU A0, ZERO, 8
9D030064  2402512A   ADDIU V0, ZERO, 20778
9D030068  10820059   BEQ A0, V0, .LVL42
9D03006C  2C82512B   SLTIU V0, A0, 20779
9D030070  1440001B   BNE V0, ZERO, 0x9D0300E0
9D030074  24025128   ADDIU V0, ZERO, 20776
9D030078  24025203   ADDIU V0, ZERO, 20995
9D03007C  10820037   BEQ A0, V0, 0x9D03015C
9D030080  24025204   ADDIU V0, ZERO, 20996
9D030084  10820022   BEQ A0, V0, .LVL19
9D030088  2402512B   ADDIU V0, ZERO, 20779
9D03008C  10820038   BEQ A0, V0, 0x9D030170
9D030090  24040001   ADDIU A0, ZERO, 1
9D0300A8  10820033   BEQ A0, V0, 0x9D030178
9D0300AC  24025114   ADDIU V0, ZERO, 20756
9D0300B0  1082001E   BEQ A0, V0, 0x9D03012C
9D0300B4  24025100   ADDIU V0, ZERO, 20736
9D0300B8  1482FFF7   BNE A0, V0, 0x9D030098
9D0300BC  8FBF0014   LW RA, 20(SP)
9D0300E0  10820018   BEQ A0, V0, 0x9D030144
9D0300E4  2C825129   SLTIU V0, A0, 20777
9D0300E8  1040000D   BEQ V0, ZERO, 0x9D030120
9D0300EC  24025123   ADDIU V0, ZERO, 20771
9D0300F0  1482FFE8   BNE A0, V0, 0x9D030094
9D0300F4  24040001   ADDIU A0, ZERO, 1
69:                     {
70:                     case 0x5100:
71:                        /* PRG page size setting */
72:                        /* 0:32k 1:16k 2,3:8k */
73:                        switch (value & 3)
9D0300C0  30B00003   ANDI S0, A1, 3
9D0300C4  24020001   ADDIU V0, ZERO, 1
9D0300C8  12020047   BEQ S0, V0, 0x9D0301E8
9D0300CC  24020010   ADDIU V0, ZERO, 16
9D0300D0  12000042   BEQ S0, ZERO, 0x9D0301DC
9D0300D4  24020008   ADDIU V0, ZERO, 8
74:                        {
75:                        case 0:
76:                           page_size = 32;
9D0301DC  24020020   ADDIU V0, ZERO, 32
9D0301E0  0B40C025   J 0x9D030094
9D0301E4  AF828010   SW V0, -32752(GP)
77:                           break;
78:                  
79:                        case 1:
80:                           page_size = 16;
9D0301E8  0B40C025   J 0x9D030094
9D0301EC  AF828010   SW V0, -32752(GP)
81:                           break;
82:                        
83:                        case 2:
84:                        case 3:
85:                           page_size = 8;
9D0300D8  0B40C025   J 0x9D030094
9D0300DC  AF828010   SW V0, -32752(GP)
86:                           break;
87:                        }
88:                        break;
89:                  
90:                     case 0x5101:
91:                        /* CHR page size setting */
92:                        /* 0:8k 1:4k 2:2k 3:1k */
93:                        break;
94:                  
95:                     case 0x5104:
96:                        /* GFX mode setting */
97:                        /*
98:                        00:split mode
99:                        01:split & exgraffix
100:                       10:ex-ram
101:                       11:exram + write protect
102:                       */
103:                       break;
104:                    
105:                    case 0x5105:
106:                       /* TODO: exram needs to fill in nametables 2-3 */
107:                       ppu_mirror(value & 3, (value >> 2) & 3, (value >> 4) & 3, value >> 6);
9D030178  30A40003   ANDI A0, A1, 3
9D03017C  7CA50880   EXT A1, A1, 2, 2
9D030180  7E060900   EXT A2, S0, 4, 2
9D030184  00103982   SRL A3, S0, 6
9D030190  0B406E5E   J ppu_mirror
9D030194  27BD0018   ADDIU SP, SP, 24
108:                       break;
109:                 
110:                    case 0x5106:
111:                    case 0x5107:
112:                       /* ex-ram fill mode stuff */
113:                       break;
114:                    
115:                    case 0x5113:
116:                       /* ram page for $6000-7FFF? bit 2*/
117:                       break;
118:                    
119:                    case 0x5114:
120:                       mmc_bankrom(8, 0x8000, value);
9D03012C  24040008   ADDIU A0, ZERO, 8
9D030130  0B40C014   J 0x9D030050
9D030134  34058000   ORI A1, ZERO, -32768
121:                       //if (page_size == 8)
122:                       //   mmc_bankrom(8, 0x8000, value);
123:                       break;
124:                 
125:                    case 0x5115:
126:                       mmc_bankrom(8, 0x8000, value);
9D0301A4  24040008   ADDIU A0, ZERO, 8
9D0301A8  34058000   ORI A1, ZERO, -32768
9D0301AC  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0301B0  02003021   ADDU A2, S0, ZERO
127:                       mmc_bankrom(8, 0xA000, value + 1);
9D0301B4  24040008   ADDIU A0, ZERO, 8
9D0301B8  3405A000   ORI A1, ZERO, -24576
9D0301BC  26060001   ADDIU A2, S0, 1
9D0301C8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0301CC  27BD0018   ADDIU SP, SP, 24
128:                       //if (page_size == 8)
129:                       //   mmc_bankrom(8, 0xA000, value);
130:                       //else if (page_size == 16)
131:                       //   mmc_bankrom(16, 0x8000, value >> 1);
132:                          //mmc_bankrom(16, 0x8000, value & 0xFE);
133:                       break;
134:                 
135:                    case 0x5116:
136:                       mmc_bankrom(8, 0xC000, value);
9D03004C  3405C000   ORI A1, ZERO, -16384
9D030050  02003021   ADDU A2, S0, ZERO
9D03005C  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D030060  27BD0018   ADDIU SP, SP, 24
137:                       //if (page_size == 8)
138:                       //   mmc_bankrom(8, 0xC000, value);
139:                       break;
140:                 
141:                    case 0x5117:
142:                       //if (page_size == 8)
143:                       //   mmc_bankrom(8, 0xE000, value);
144:                       //else if (page_size == 16)
145:                       //   mmc_bankrom(16, 0xC000, value >> 1);
146:                          //mmc_bankrom(16, 0xC000, value & 0xFE);
147:                       //else if (page_size == 32)
148:                       //   mmc_bankrom(32, 0x8000, value >> 2);
149:                          //mmc_bankrom(32, 0x8000, value & 0xFC);
150:                       break;
151:                 
152:                    case 0x5120:
153:                       mmc_bankvrom(1, 0x0000, value);
9D030150  24040001   ADDIU A0, ZERO, 1
9D030154  0B40C03F   J 0x9D0300FC
9D030158  00002821   ADDU A1, ZERO, ZERO
154:                       break;
155:                 
156:                    case 0x5121:
157:                       mmc_bankvrom(1, 0x0400, value);
9D030138  24040001   ADDIU A0, ZERO, 1
9D03013C  0B40C03F   J 0x9D0300FC
9D030140  24050400   ADDIU A1, ZERO, 1024
158:                       break;
159:                 
160:                    case 0x5122:
161:                       mmc_bankvrom(1, 0x0800, value);
9D030198  24040001   ADDIU A0, ZERO, 1
9D03019C  0B40C03F   J 0x9D0300FC
9D0301A0  24050800   ADDIU A1, ZERO, 2048
162:                       break;
163:                 
164:                    case 0x5123:
165:                       mmc_bankvrom(1, 0x0C00, value);
9D0300F8  24050C00   ADDIU A1, ZERO, 3072
166:                       break;
167:                 
168:                    case 0x5124:
169:                    case 0x5125:
170:                    case 0x5126:
171:                    case 0x5127:
172:                       /* more VROM shit? */
173:                       break;
174:                 
175:                    case 0x5128:
176:                       mmc_bankvrom(1, 0x1000, value);
9D030144  24040001   ADDIU A0, ZERO, 1
9D030148  0B40C03F   J 0x9D0300FC
9D03014C  24051000   ADDIU A1, ZERO, 4096
177:                       break;
178:                 
179:                    case 0x5129:
180:                       mmc_bankvrom(1, 0x1400, value);
9D030120  24040001   ADDIU A0, ZERO, 1
9D030124  0B40C03F   J 0x9D0300FC
9D030128  24051400   ADDIU A1, ZERO, 5120
181:                       break;
182:                 
183:                    case 0x512A:
184:                       mmc_bankvrom(1, 0x1800, value);
9D0301D0  24040001   ADDIU A0, ZERO, 1
9D0301D4  0B40C03F   J 0x9D0300FC
9D0301D8  24051800   ADDIU A1, ZERO, 6144
185:                       break;
186:                 
187:                    case 0x512B:
188:                       mmc_bankvrom(1, 0x1C00, value);
9D0300FC  02003021   ADDU A2, S0, ZERO
9D030108  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D03010C  27BD0018   ADDIU SP, SP, 24
9D030170  0B40C03F   J 0x9D0300FC
9D030174  24051C00   ADDIU A1, ZERO, 7168
189:                       break;
190:                 
191:                    case 0x5203:
192:                       irq.counter = value;
9D03015C  3C02A001   LUI V0, -24575
9D030164  AC45B950   SW A1, -18096(V0)
193:                       irq.latch = value;
9D030160  2443B950   ADDIU V1, V0, -18096
9D030168  0B40C025   J 0x9D030094
9D03016C  AC65000C   SW A1, 12(V1)
194:                 //      irq.reset = false;
195:                       break;
196:                 
197:                    case 0x5204:
198:                       irq.enabled = (value & 0x80) ? true : false;
9D030110  000581C2   SRL S0, A1, 7
9D030114  3C02A001   LUI V0, -24575
9D030118  0B40C025   J 0x9D030094
9D03011C  AC50B954   SW S0, -18092(V0)
199:                 //      irq.reset = false;
200:                       break;
201:                 
202:                    default:
203:                 #ifdef NOFRENDO_DEBUG
204:                       log_printf("unknown mmc5 write: $%02X to $%04X\n", value, address);
205:                 #endif /* NOFRENDO_DEBUG */
206:                       break;
207:                    }
208:                 }
9D030054  8FBF0014   LW RA, 20(SP)
9D030058  8FB00010   LW S0, 16(SP)
9D030094  8FBF0014   LW RA, 20(SP)
9D030098  8FB00010   LW S0, 16(SP)
9D03009C  27BD0018   ADDIU SP, SP, 24
9D0300A0  03E00008   JR RA
9D0300A4  00000000   NOP
9D030100  8FBF0014   LW RA, 20(SP)
9D030104  8FB00010   LW S0, 16(SP)
9D030188  8FBF0014   LW RA, 20(SP)
9D03018C  8FB00010   LW S0, 16(SP)
9D0301C0  8FBF0014   LW RA, 20(SP)
9D0301C4  8FB00010   LW S0, 16(SP)
9D0301C8  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D0301CC  27BD0018   ADDIU SP, SP, 24
9D0301D0  24040001   ADDIU A0, ZERO, 1
9D0301D4  0B40C03F   J 0x9D0300FC
9D0301D8  24051800   ADDIU A1, ZERO, 6144
9D0301DC  24020020   ADDIU V0, ZERO, 32
9D0301E0  0B40C025   J 0x9D030094
9D0301E4  AF828010   SW V0, -32752(GP)
9D0301E8  0B40C025   J 0x9D030094
9D0301EC  AF828010   SW V0, -32752(GP)
209:                 
210:                 static uint8 map5_read(uint32 address)
211:                 {
212:                    /* Castlevania 3 IRQ counter */
213:                    if (address == 0x5204)
9D02FFC8  24035204   ADDIU V1, ZERO, 20996
9D02FFCC  10830003   BEQ A0, V1, .LBB4
9D02FFD0  240200FF   ADDIU V0, ZERO, 255
214:                    {
215:                       /* if reset == 1, we've hit scanline */
216:                       return (irq.reset ? 0x40 : 0x00);
9D02FFDC  3C02A001   LUI V0, -24575
9D02FFE0  8C43B958   LW V1, -18088(V0)
9D02FFE4  24020040   ADDIU V0, ZERO, 64
217:                    }
218:                    else
219:                    {
220:                 #ifdef NOFRENDO_DEBUG
221:                       log_printf("invalid MMC5 read: $%04X", address);
222:                 #endif
223:                       return 0xFF;
224:                    }
225:                 }
9D02FFD4  03E00008   JR RA
9D02FFD8  00000000   NOP
9D02FFE8  03E00008   JR RA
9D02FFEC  0003100A   MOVZ V0, ZERO, V1
226:                 
227:                 static void map5_init(void)
228:                 {
9D02FF5C  27BDFFE8   ADDIU SP, SP, -24
9D02FF60  AFBF0014   SW RA, 20(SP)
229:                    mmc_bankrom(8, 0x8000, MMC_LASTBANK);
9D02FF64  24040008   ADDIU A0, ZERO, 8
9D02FF68  34058000   ORI A1, ZERO, -32768
9D02FF6C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FF70  2406FFFF   ADDIU A2, ZERO, -1
230:                    mmc_bankrom(8, 0xA000, MMC_LASTBANK);
9D02FF74  24040008   ADDIU A0, ZERO, 8
9D02FF78  3405A000   ORI A1, ZERO, -24576
9D02FF7C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FF80  2406FFFF   ADDIU A2, ZERO, -1
231:                    mmc_bankrom(8, 0xC000, MMC_LASTBANK);
9D02FF84  24040008   ADDIU A0, ZERO, 8
9D02FF88  3405C000   ORI A1, ZERO, -16384
9D02FF8C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FF90  2406FFFF   ADDIU A2, ZERO, -1
232:                    mmc_bankrom(8, 0xE000, MMC_LASTBANK);
9D02FF94  24040008   ADDIU A0, ZERO, 8
9D02FF98  3405E000   ORI A1, ZERO, -8192
9D02FF9C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FFA0  2406FFFF   ADDIU A2, ZERO, -1
233:                 
234:                    irq.counter = irq.enabled = 0;
9D02FFA4  3C03A001   LUI V1, -24575
9D02FFA8  2462B950   ADDIU V0, V1, -18096
9D02FFAC  AC400004   SW ZERO, 4(V0)
9D02FFB0  AC60B950   SW ZERO, -18096(V1)
235:                    irq.reset = irq.latch = 0;
9D02FFB4  AC40000C   SW ZERO, 12(V0)
9D02FFB8  AC400008   SW ZERO, 8(V0)
236:                 }
9D02FFBC  8FBF0014   LW RA, 20(SP)
9D02FFC0  03E00008   JR RA
9D02FFC4  27BD0018   ADDIU SP, SP, 24
237:                 
238:                 /* incomplete SNSS definition */
239:                 static void map5_getstate(SnssMapperBlock *state)
240:                 {
241:                    state->extraData.mapper5.dummy = 0;
9D02FF4C  03E00008   JR RA
9D02FF50  A0800018   SB ZERO, 24(A0)
242:                 }
243:                 
244:                 static void map5_setstate(SnssMapperBlock *state)
245:                 {
9D02FF54  03E00008   JR RA
9D02FF58  00000000   NOP
246:                    UNUSED(state);
247:                 }
248:                 
249:                 static map_memwrite map5_memwrite[] =
250:                 {
251:                    /* $5000 - $5015 handled by sound */
252:                    { 0x5016, 0x5FFF, map5_write },
253:                    { 0x8000, 0xFFFF, map5_write },
254:                    {     -1,     -1, NULL }
255:                 };
256:                 
257:                 static map_memread map5_memread[] = 
258:                 {
259:                    { 0x5204, 0x5204, map5_read },
260:                    {     -1,     -1, NULL }
261:                 };
262:                 
263:                 mapintf_t map5_intf =
264:                 {
265:                    5, /* mapper number */
266:                    "MMC5", /* mapper name */
267:                    map5_init, /* init routine */
268:                    NULL, /* vblank callback */
269:                    map5_hblank, /* hblank callback */
270:                    map5_getstate, /* get state (snss) */
271:                    map5_setstate, /* set state (snss) */
272:                    map5_memread, /* memory read structure */
273:                    map5_memwrite, /* memory write structure */
274:                    &mmc5_ext /* external sound device */
275:                 };
276:                 /*
277:                 ** $Log: map005.c,v $
278:                 ** Revision 1.2  2001/04/27 14:37:11  neil
279:                 ** wheeee
280:                 **
281:                 ** Revision 1.1  2001/04/27 12:54:40  neil
282:                 ** blah
283:                 **
284:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
285:                 ** initial
286:                 **
287:                 ** Revision 1.2  2000/11/25 20:32:33  matt
288:                 ** scanline interface change
289:                 **
290:                 ** Revision 1.1  2000/10/24 12:19:32  matt
291:                 ** changed directory structure
292:                 **
293:                 ** Revision 1.11  2000/10/22 19:17:46  matt
294:                 ** mapper cleanups galore
295:                 **
296:                 ** Revision 1.10  2000/10/21 19:33:37  matt
297:                 ** many more cleanups
298:                 **
299:                 ** Revision 1.9  2000/10/17 03:23:16  matt
300:                 ** added mmc5 sound interface
301:                 **
302:                 ** Revision 1.8  2000/10/10 13:58:17  matt
303:                 ** stroustrup squeezing his way in the door
304:                 **
305:                 ** Revision 1.7  2000/08/16 02:50:11  matt
306:                 ** random mapper cleanups
307:                 **
308:                 ** Revision 1.6  2000/07/15 23:52:19  matt
309:                 ** rounded out a bunch more mapper interfaces
310:                 **
311:                 ** Revision 1.5  2000/07/10 13:51:25  matt
312:                 ** using generic nes_irq() routine now
313:                 **
314:                 ** Revision 1.4  2000/07/10 05:29:03  matt
315:                 ** cleaned up some mirroring issues
316:                 **
317:                 ** Revision 1.3  2000/07/06 02:48:43  matt
318:                 ** clearly labelled structure members
319:                 **
320:                 ** Revision 1.2  2000/07/05 05:04:51  matt
321:                 ** fixed h-blank callback
322:                 **
323:                 ** Revision 1.1  2000/07/04 23:11:45  matt
324:                 ** initial revision
325:                 **
326:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map004.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map4.c
21:                  **
22:                  ** mapper 4 interface
23:                  ** $Id: map004.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  #include <nes.h>
29:                  #include <libsnss.h>
30:                  
31:                  static struct
32:                  {
33:                     int counter, latch;
34:                     bool enabled, reset;
35:                  } irq;
36:                  
37:                  static uint8 reg;
38:                  static uint8 command;
39:                  static uint16 vrombase;
40:                  
41:                  /* mapper 4: MMC3 */
42:                  static void map4_write(uint32 address, uint8 value)
43:                  {
9D02E584  27BDFFE0   ADDIU SP, SP, -32
9D02E588  AFBF001C   SW RA, 28(SP)
9D02E58C  AFB10018   SW S1, 24(SP)
9D02E590  AFB00014   SW S0, 20(SP)
44:                     switch (address & 0xE001)
9D02E594  3084E001   ANDI A0, A0, -8191
9D02E598  3402C000   ORI V0, ZERO, -16384
9D02E59C  1082006D   BEQ A0, V0, 0x9D02E754
9D02E5A0  00A08021   ADDU S0, A1, ZERO
9D02E5A4  3402C001   ORI V0, ZERO, -16383
9D02E5A8  0082182B   SLTU V1, A0, V0
9D02E5AC  54600014   BNEL V1, ZERO, 0x9D02E600
9D02E5B0  34028001   ORI V0, ZERO, -32767
9D02E5B4  3403E000   ORI V1, ZERO, -8192
9D02E5B8  10830051   BEQ A0, V1, 0x9D02E700
9D02E5BC  3C03A001   LUI V1, -24575
9D02E5C0  3403E001   ORI V1, ZERO, -8191
9D02E5C4  10830044   BEQ A0, V1, 0x9D02E6D8
9D02E5C8  3C03A001   LUI V1, -24575
9D02E5CC  10820047   BEQ A0, V0, 0x9D02E6EC
9D02E5D0  2462B8F0   ADDIU V0, V1, -18192
9D02E5D4  3C03A001   LUI V1, -24575
9D02E5D8  2462B8F0   ADDIU V0, V1, -18192
9D02E5DC  8C45000C   LW A1, 12(V0)
9D02E600  10820043   BEQ A0, V0, 0x9D02E710
9D02E604  3402A000   ORI V0, ZERO, -24576
9D02E608  10820024   BEQ A0, V0, 0x9D02E69C
9D02E60C  34028000   ORI V0, ZERO, -32768
9D02E610  1482FFF1   BNE A0, V0, 0x9D02E5D8
9D02E614  3C03A001   LUI V1, -24575
45:                     {
46:                     case 0x8000:
47:                        command = value;
9D02E630  A3858094   SB A1, -32620(GP)
48:                        vrombase = (command & 0x80) ? 0x1000 : 0x0000;
9D02E61C  24021000   ADDIU V0, ZERO, 4096
9D02E620  000521C2   SRL A0, A1, 7
9D02E628  0004100A   MOVZ V0, ZERO, A0
49:                        
50:                        if (reg != (value & 0x40))
9D02E618  93838098   LBU V1, -32616(GP)
9D02E624  30B10040   ANDI S1, A1, 64
9D02E62C  323100FF   ANDI S1, S1, 255
9D02E634  1071000B   BEQ V1, S1, .LVL9
9D02E638  A7828090   SH V0, -32624(GP)
51:                        {
52:                           if (value & 0x40)
9D02E63C  1220004A   BEQ S1, ZERO, 0x9D02E768
9D02E640  00000000   NOP
53:                              mmc_bankrom(8, 0x8000, (mmc_getinfo()->rom_banks * 2) - 2);
9D02E644  0F40AF3B   JAL mmc_getinfo
9D02E648  00000000   NOP
9D02E64C  8C460010   LW A2, 16(V0)
9D02E650  24040008   ADDIU A0, ZERO, 8
9D02E654  34058000   ORI A1, ZERO, -32768
9D02E658  24C6FFFF   ADDIU A2, A2, -1
9D02E65C  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E660  00063040   SLL A2, A2, 1
9D02E664  3C03A001   LUI V1, -24575
9D02E668  2462B8F0   ADDIU V0, V1, -18192
54:                           else
55:                              mmc_bankrom(8, 0xC000, (mmc_getinfo()->rom_banks * 2) - 2);
9D02E768  0F40AF3B   JAL mmc_getinfo
9D02E76C  00000000   NOP
9D02E770  8C460010   LW A2, 16(V0)
9D02E774  24040008   ADDIU A0, ZERO, 8
9D02E778  3405C000   ORI A1, ZERO, -16384
9D02E77C  24C6FFFF   ADDIU A2, A2, -1
9D02E780  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E784  00063040   SLL A2, A2, 1
9D02E788  0B40B99A   J 0x9D02E668
9D02E78C  3C03A001   LUI V1, -24575
56:                        }
57:                        reg = value & 0x40;
9D02E66C  A3918098   SB S1, -32616(GP)
9D02E670  8C45000C   LW A1, 12(V0)
58:                        break;
59:                  
60:                     case 0x8001:
61:                        switch (command & 0x07)
9D02E710  93828094   LBU V0, -32620(GP)
9D02E714  30440007   ANDI A0, V0, 7
9D02E718  00042080   SLL A0, A0, 2
9D02E71C  3C039D03   LUI V1, -25341
9D02E720  2463E734   ADDIU V1, V1, -6348
9D02E724  00641821   ADDU V1, V1, A0
9D02E728  8C630000   LW V1, 0(V1)
9D02E72C  00600008   JR V1
9D02E730  00000000   NOP
62:                        {
63:                        case 0:
64:                           value &= 0xFE;
65:                           mmc_bankvrom(1, vrombase ^ 0x0000, value);
9D02E7E4  97858090   LHU A1, -32624(GP)
9D02E7E8  321000FE   ANDI S0, S0, 254
9D02E7EC  24040001   ADDIU A0, ZERO, 1
9D02E7F0  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E7F4  02003021   ADDU A2, S0, ZERO
66:                           mmc_bankvrom(1, vrombase ^ 0x0400, value + 1);
9D02E7F8  97858090   LHU A1, -32624(GP)
9D02E7FC  24040001   ADDIU A0, ZERO, 1
9D02E800  26060001   ADDIU A2, S0, 1
9D02E804  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E808  38A50400   XORI A1, A1, 1024
9D02E80C  3C03A001   LUI V1, -24575
9D02E810  2462B8F0   ADDIU V0, V1, -18192
67:                           break;
9D02E814  0B40B978   J 0x9D02E5E0
9D02E818  8C45000C   LW A1, 12(V0)
68:                  
69:                        case 1:
70:                           value &= 0xFE;
71:                           mmc_bankvrom(1, vrombase ^ 0x0800, value);
9D02E888  97858090   LHU A1, -32624(GP)
9D02E88C  321000FE   ANDI S0, S0, 254
9D02E890  24040001   ADDIU A0, ZERO, 1
9D02E894  38A50800   XORI A1, A1, 2048
9D02E898  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E89C  02003021   ADDU A2, S0, ZERO
72:                           mmc_bankvrom(1, vrombase ^ 0x0C00, value + 1);
9D02E8A0  97858090   LHU A1, -32624(GP)
9D02E8A4  24040001   ADDIU A0, ZERO, 1
9D02E8A8  26060001   ADDIU A2, S0, 1
9D02E8AC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E8B0  38A50C00   XORI A1, A1, 3072
9D02E8B4  3C03A001   LUI V1, -24575
9D02E8B8  2462B8F0   ADDIU V0, V1, -18192
73:                           break;
9D02E8BC  0B40B978   J 0x9D02E5E0
9D02E8C0  8C45000C   LW A1, 12(V0)
74:                  
75:                        case 2:
76:                           mmc_bankvrom(1, vrombase ^ 0x1000, value);
9D02E864  97858090   LHU A1, -32624(GP)
9D02E868  24040001   ADDIU A0, ZERO, 1
9D02E86C  02003021   ADDU A2, S0, ZERO
9D02E870  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E874  38A51000   XORI A1, A1, 4096
9D02E878  3C03A001   LUI V1, -24575
9D02E87C  2462B8F0   ADDIU V0, V1, -18192
77:                           break;
9D02E880  0B40B978   J 0x9D02E5E0
9D02E884  8C45000C   LW A1, 12(V0)
78:                  
79:                        case 3:
80:                           mmc_bankvrom(1, vrombase ^ 0x1400, value);
9D02E840  97858090   LHU A1, -32624(GP)
9D02E844  24040001   ADDIU A0, ZERO, 1
9D02E848  02003021   ADDU A2, S0, ZERO
9D02E84C  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E850  38A51400   XORI A1, A1, 5120
9D02E854  3C03A001   LUI V1, -24575
9D02E858  2462B8F0   ADDIU V0, V1, -18192
81:                           break;
9D02E85C  0B40B978   J 0x9D02E5E0
9D02E860  8C45000C   LW A1, 12(V0)
82:                  
83:                        case 4:
84:                           mmc_bankvrom(1, vrombase ^ 0x1800, value);
9D02E81C  97858090   LHU A1, -32624(GP)
9D02E820  24040001   ADDIU A0, ZERO, 1
9D02E824  02003021   ADDU A2, S0, ZERO
9D02E828  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E82C  38A51800   XORI A1, A1, 6144
9D02E830  3C03A001   LUI V1, -24575
9D02E834  2462B8F0   ADDIU V0, V1, -18192
85:                           break;
9D02E838  0B40B978   J 0x9D02E5E0
9D02E83C  8C45000C   LW A1, 12(V0)
86:                  
87:                        case 5:
88:                           mmc_bankvrom(1, vrombase ^ 0x1C00, value);
9D02E7C0  97858090   LHU A1, -32624(GP)
9D02E7C4  24040001   ADDIU A0, ZERO, 1
9D02E7C8  02003021   ADDU A2, S0, ZERO
9D02E7CC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E7D0  38A51C00   XORI A1, A1, 7168
9D02E7D4  3C03A001   LUI V1, -24575
9D02E7D8  2462B8F0   ADDIU V0, V1, -18192
89:                           break;
9D02E7DC  0B40B978   J 0x9D02E5E0
9D02E7E0  8C45000C   LW A1, 12(V0)
90:                  
91:                        case 6:
92:                           mmc_bankrom(8, (command & 0x40) ? 0xC000 : 0x8000, value);
9D02E79C  30420040   ANDI V0, V0, 64
9D02E7A0  24040008   ADDIU A0, ZERO, 8
9D02E7A4  3403C000   ORI V1, ZERO, -16384
9D02E7A8  34058000   ORI A1, ZERO, -32768
9D02E7AC  0062280B   MOVN A1, V1, V0
93:                           break;
94:                  
95:                        case 7:
96:                           mmc_bankrom(8, 0xA000, value);
9D02E7B0  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E7B4  02003021   ADDU A2, S0, ZERO
9D02E7B8  0B40B976   J 0x9D02E5D8
9D02E7BC  3C03A001   LUI V1, -24575
9D02E8C4  24040008   ADDIU A0, ZERO, 8
9D02E8C8  0B40B9EC   J 0x9D02E7B0
9D02E8CC  3405A000   ORI A1, ZERO, -24576
97:                           break;
98:                        }
99:                        break;
100:                 
101:                    case 0xA000:
102:                       /* four screen mirroring crap */
103:                       if (0 == (mmc_getinfo()->flags & ROM_FLAG_FOURSCREEN))
9D02E69C  0F40AF3B   JAL mmc_getinfo
9D02E6A0  00000000   NOP
9D02E6A4  90420028   LBU V0, 40(V0)
9D02E6A8  30420004   ANDI V0, V0, 4
9D02E6AC  1440FFCA   BNE V0, ZERO, 0x9D02E5D8
9D02E6B0  3C03A001   LUI V1, -24575
104:                       {
105:                          if (value & 1)
9D02E6B4  32100001   ANDI S0, S0, 1
9D02E6B8  16000035   BNE S0, ZERO, 0x9D02E790
9D02E6BC  00002021   ADDU A0, ZERO, ZERO
106:                             ppu_mirror(0, 0, 1, 1); /* horizontal */
9D02E790  00002821   ADDU A1, ZERO, ZERO
9D02E794  0B40B9B2   J 0x9D02E6C8
9D02E798  24060001   ADDIU A2, ZERO, 1
107:                          else
108:                             ppu_mirror(0, 1, 0, 1); /* vertical */
9D02E6C0  24050001   ADDIU A1, ZERO, 1
9D02E6C4  00003021   ADDU A2, ZERO, ZERO
9D02E6C8  0F406E5E   JAL ppu_mirror
9D02E6CC  24070001   ADDIU A3, ZERO, 1
9D02E6D0  0B40B976   J 0x9D02E5D8
9D02E6D4  3C03A001   LUI V1, -24575
109:                       }
110:                       break;
111:                 
112:                    case 0xA001:
113:                       /* Save RAM enable / disable */
114:                       /* Messes up Startropics I/II if implemented -- bah */
115:                       break;
116:                 
117:                    case 0xC000:
118:                       irq.latch = value;
9D02E754  3C03A001   LUI V1, -24575
9D02E758  2462B8F0   ADDIU V0, V1, -18192
9D02E75C  AC450004   SW A1, 4(V0)
119:                 //      if (irq.reset)
120:                 //         irq.counter = irq.latch;
121:                       break;
9D02E760  0B40B978   J 0x9D02E5E0
9D02E764  8C45000C   LW A1, 12(V0)
122:                 
123:                    case 0xC001:
124:                       irq.reset = true;
9D02E6EC  24040001   ADDIU A0, ZERO, 1
9D02E6F0  AC44000C   SW A0, 12(V0)
125:                       irq.counter = irq.latch;
126:                       break;
127:                 
128:                    case 0xE000:
129:                       irq.enabled = false;
9D02E700  2462B8F0   ADDIU V0, V1, -18192
9D02E704  AC400008   SW ZERO, 8(V0)
130:                 //      if (irq.reset)
131:                 //         irq.counter = irq.latch;
132:                       break;
9D02E708  0B40B978   J 0x9D02E5E0
9D02E70C  8C45000C   LW A1, 12(V0)
133:                 
134:                    case 0xE001:
135:                       irq.enabled = true;
9D02E6D8  2462B8F0   ADDIU V0, V1, -18192
9D02E6DC  8C45000C   LW A1, 12(V0)
9D02E6E0  24040001   ADDIU A0, ZERO, 1
136:                 //      if (irq.reset)
137:                 //         irq.counter = irq.latch;
138:                       break;
9D02E6E4  0B40B979   J 0x9D02E5E4
9D02E6E8  AC440008   SW A0, 8(V0)
139:                 
140:                    default:
141:                       break;
142:                    }
143:                 
144:                    if (true == irq.reset)
9D02E5E0  24040001   ADDIU A0, ZERO, 1
9D02E5E4  50A40027   BEQL A1, A0, 0x9D02E684
9D02E5E8  8C420004   LW V0, 4(V0)
9D02E674  24040001   ADDIU A0, ZERO, 1
9D02E678  14A4FFDD   BNE A1, A0, 0x9D02E5F0
9D02E67C  8FBF001C   LW RA, 28(SP)
145:                       irq.counter = irq.latch;
9D02E680  8C420004   LW V0, 4(V0)
9D02E684  AC62B8F0   SW V0, -18192(V1)
9D02E6F4  8C420004   LW V0, 4(V0)
9D02E6F8  0B40B9A2   J 0x9D02E688
9D02E6FC  AC62B8F0   SW V0, -18192(V1)
146:                 }
9D02E5EC  8FBF001C   LW RA, 28(SP)
9D02E5F0  8FB10018   LW S1, 24(SP)
9D02E5F4  8FB00014   LW S0, 20(SP)
9D02E5F8  03E00008   JR RA
9D02E5FC  27BD0020   ADDIU SP, SP, 32
9D02E688  8FBF001C   LW RA, 28(SP)
9D02E68C  8FB10018   LW S1, 24(SP)
9D02E690  8FB00014   LW S0, 20(SP)
9D02E694  03E00008   JR RA
9D02E698  27BD0020   ADDIU SP, SP, 32
9D02E69C  0F40AF3B   JAL mmc_getinfo
9D02E6A0  00000000   NOP
9D02E6A4  90420028   LBU V0, 40(V0)
9D02E6A8  30420004   ANDI V0, V0, 4
9D02E6AC  1440FFCA   BNE V0, ZERO, 0x9D02E5D8
9D02E6B0  3C03A001   LUI V1, -24575
9D02E6B4  32100001   ANDI S0, S0, 1
9D02E6B8  16000035   BNE S0, ZERO, 0x9D02E790
9D02E6BC  00002021   ADDU A0, ZERO, ZERO
9D02E6C0  24050001   ADDIU A1, ZERO, 1
9D02E6C4  00003021   ADDU A2, ZERO, ZERO
9D02E6C8  0F406E5E   JAL ppu_mirror
9D02E6CC  24070001   ADDIU A3, ZERO, 1
9D02E6D0  0B40B976   J 0x9D02E5D8
9D02E6D4  3C03A001   LUI V1, -24575
9D02E6D8  2462B8F0   ADDIU V0, V1, -18192
9D02E6DC  8C45000C   LW A1, 12(V0)
9D02E6E0  24040001   ADDIU A0, ZERO, 1
9D02E6E4  0B40B979   J 0x9D02E5E4
9D02E6E8  AC440008   SW A0, 8(V0)
9D02E6EC  24040001   ADDIU A0, ZERO, 1
9D02E6F0  AC44000C   SW A0, 12(V0)
9D02E6F4  8C420004   LW V0, 4(V0)
9D02E6F8  0B40B9A2   J 0x9D02E688
9D02E6FC  AC62B8F0   SW V0, -18192(V1)
9D02E700  2462B8F0   ADDIU V0, V1, -18192
9D02E704  AC400008   SW ZERO, 8(V0)
9D02E708  0B40B978   J 0x9D02E5E0
9D02E70C  8C45000C   LW A1, 12(V0)
9D02E710  93828094   LBU V0, -32620(GP)
9D02E714  30440007   ANDI A0, V0, 7
9D02E718  00042080   SLL A0, A0, 2
9D02E71C  3C039D03   LUI V1, -25341
9D02E720  2463E734   ADDIU V1, V1, -6348
9D02E724  00641821   ADDU V1, V1, A0
9D02E728  8C630000   LW V1, 0(V1)
9D02E72C  00600008   JR V1
9D02E730  00000000   NOP
9D02E754  3C03A001   LUI V1, -24575
9D02E758  2462B8F0   ADDIU V0, V1, -18192
9D02E75C  AC450004   SW A1, 4(V0)
9D02E760  0B40B978   J 0x9D02E5E0
9D02E764  8C45000C   LW A1, 12(V0)
9D02E768  0F40AF3B   JAL mmc_getinfo
9D02E76C  00000000   NOP
9D02E770  8C460010   LW A2, 16(V0)
9D02E774  24040008   ADDIU A0, ZERO, 8
9D02E778  3405C000   ORI A1, ZERO, -16384
9D02E77C  24C6FFFF   ADDIU A2, A2, -1
9D02E780  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E784  00063040   SLL A2, A2, 1
9D02E788  0B40B99A   J 0x9D02E668
9D02E78C  3C03A001   LUI V1, -24575
9D02E790  00002821   ADDU A1, ZERO, ZERO
9D02E794  0B40B9B2   J 0x9D02E6C8
9D02E798  24060001   ADDIU A2, ZERO, 1
9D02E79C  30420040   ANDI V0, V0, 64
9D02E7A0  24040008   ADDIU A0, ZERO, 8
9D02E7A4  3403C000   ORI V1, ZERO, -16384
9D02E7A8  34058000   ORI A1, ZERO, -32768
9D02E7AC  0062280B   MOVN A1, V1, V0
9D02E7B0  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02E7B4  02003021   ADDU A2, S0, ZERO
9D02E7B8  0B40B976   J 0x9D02E5D8
9D02E7BC  3C03A001   LUI V1, -24575
9D02E7C0  97858090   LHU A1, -32624(GP)
9D02E7C4  24040001   ADDIU A0, ZERO, 1
9D02E7C8  02003021   ADDU A2, S0, ZERO
9D02E7CC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E7D0  38A51C00   XORI A1, A1, 7168
9D02E7D4  3C03A001   LUI V1, -24575
9D02E7D8  2462B8F0   ADDIU V0, V1, -18192
9D02E7DC  0B40B978   J 0x9D02E5E0
9D02E7E0  8C45000C   LW A1, 12(V0)
9D02E7E4  97858090   LHU A1, -32624(GP)
9D02E7E8  321000FE   ANDI S0, S0, 254
9D02E7EC  24040001   ADDIU A0, ZERO, 1
9D02E7F0  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E7F4  02003021   ADDU A2, S0, ZERO
9D02E7F8  97858090   LHU A1, -32624(GP)
9D02E7FC  24040001   ADDIU A0, ZERO, 1
9D02E800  26060001   ADDIU A2, S0, 1
9D02E804  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E808  38A50400   XORI A1, A1, 1024
9D02E80C  3C03A001   LUI V1, -24575
9D02E810  2462B8F0   ADDIU V0, V1, -18192
9D02E814  0B40B978   J 0x9D02E5E0
9D02E818  8C45000C   LW A1, 12(V0)
9D02E81C  97858090   LHU A1, -32624(GP)
9D02E820  24040001   ADDIU A0, ZERO, 1
9D02E824  02003021   ADDU A2, S0, ZERO
9D02E828  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E82C  38A51800   XORI A1, A1, 6144
9D02E830  3C03A001   LUI V1, -24575
9D02E834  2462B8F0   ADDIU V0, V1, -18192
9D02E838  0B40B978   J 0x9D02E5E0
9D02E83C  8C45000C   LW A1, 12(V0)
9D02E840  97858090   LHU A1, -32624(GP)
9D02E844  24040001   ADDIU A0, ZERO, 1
9D02E848  02003021   ADDU A2, S0, ZERO
9D02E84C  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E850  38A51400   XORI A1, A1, 5120
9D02E854  3C03A001   LUI V1, -24575
9D02E858  2462B8F0   ADDIU V0, V1, -18192
9D02E85C  0B40B978   J 0x9D02E5E0
9D02E860  8C45000C   LW A1, 12(V0)
9D02E864  97858090   LHU A1, -32624(GP)
9D02E868  24040001   ADDIU A0, ZERO, 1
9D02E86C  02003021   ADDU A2, S0, ZERO
9D02E870  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E874  38A51000   XORI A1, A1, 4096
9D02E878  3C03A001   LUI V1, -24575
9D02E87C  2462B8F0   ADDIU V0, V1, -18192
9D02E880  0B40B978   J 0x9D02E5E0
9D02E884  8C45000C   LW A1, 12(V0)
9D02E888  97858090   LHU A1, -32624(GP)
9D02E88C  321000FE   ANDI S0, S0, 254
9D02E890  24040001   ADDIU A0, ZERO, 1
9D02E894  38A50800   XORI A1, A1, 2048
9D02E898  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E89C  02003021   ADDU A2, S0, ZERO
9D02E8A0  97858090   LHU A1, -32624(GP)
9D02E8A4  24040001   ADDIU A0, ZERO, 1
9D02E8A8  26060001   ADDIU A2, S0, 1
9D02E8AC  0F40AF47   JAL .LFB8, .LFE7, mmc_bankvrom
9D02E8B0  38A50C00   XORI A1, A1, 3072
9D02E8B4  3C03A001   LUI V1, -24575
9D02E8B8  2462B8F0   ADDIU V0, V1, -18192
9D02E8BC  0B40B978   J 0x9D02E5E0
9D02E8C0  8C45000C   LW A1, 12(V0)
9D02E8C4  24040008   ADDIU A0, ZERO, 8
9D02E8C8  0B40B9EC   J 0x9D02E7B0
9D02E8CC  3405A000   ORI A1, ZERO, -24576
147:                 
148:                 static void map4_hblank(int vblank)
149:                 {
9D02E8E0  AFBF0014   SW RA, 20(SP)
150:                    if (vblank)
9D02E8D0  50800003   BEQL A0, ZERO, 0x9D02E8E0
9D02E8D4  27BDFFE8   ADDIU SP, SP, -24
151:                       return;
152:                 
153:                    if (ppu_enabled())
9D02E8E4  0F40717A   JAL ppu_enabled
9D02E8E8  00000000   NOP
9D02E8EC  1040000D   BEQ V0, ZERO, 0x9D02E924
9D02E8F0  3C02A001   LUI V0, -24575
154:                    {
155:                       if (irq.counter >= 0)
9D02E8F4  8C43B8F0   LW V1, -18192(V0)
9D02E8F8  0460000A   BLTZ V1, 0x9D02E924
9D02E8FC  2463FFFF   ADDIU V1, V1, -1
156:                       {
157:                          irq.reset = false;
9D02E900  2444B8F0   ADDIU A0, V0, -18192
9D02E904  AC80000C   SW ZERO, 12(A0)
158:                          irq.counter--;
9D02E908  AC43B8F0   SW V1, -18192(V0)
159:                 
160:                          if (irq.counter < 0)
9D02E90C  2402FFFF   ADDIU V0, ZERO, -1
9D02E910  14620005   BNE V1, V0, 0x9D02E928
9D02E914  8FBF0014   LW RA, 20(SP)
161:                          {
162:                             if (irq.enabled)
9D02E918  8C820008   LW V0, 8(A0)
9D02E91C  14400004   BNE V0, ZERO, 0x9D02E930
9D02E920  24020001   ADDIU V0, ZERO, 1
163:                             {
164:                                irq.reset = true;
9D02E930  AC82000C   SW V0, 12(A0)
165:                                nes_irq();
9D02E938  0B4094A8   J nes_irq
166:                             }
167:                          }
168:                       }
169:                    }
170:                 }
9D02E8D8  03E00008   JR RA
9D02E8DC  00000000   NOP
9D02E924  8FBF0014   LW RA, 20(SP)
9D02E928  03E00008   JR RA
9D02E92C  27BD0018   ADDIU SP, SP, 24
9D02E934  8FBF0014   LW RA, 20(SP)
9D02E938  0B4094A8   J nes_irq
9D02E93C  27BD0018   ADDIU SP, SP, 24
171:                 
172:                 static void map4_getstate(SnssMapperBlock *state)
173:                 {
174:                    state->extraData.mapper4.irqCounter = irq.counter;
9D02E504  3C03A001   LUI V1, -24575
9D02E50C  8C65B8F0   LW A1, -18192(V1)
9D02E518  A0850018   SB A1, 24(A0)
175:                    state->extraData.mapper4.irqLatchCounter = irq.latch;
9D02E508  2462B8F0   ADDIU V0, V1, -18192
9D02E510  8C430004   LW V1, 4(V0)
9D02E51C  A0830019   SB V1, 25(A0)
176:                    state->extraData.mapper4.irqCounterEnabled = irq.enabled;
9D02E514  8C420008   LW V0, 8(V0)
9D02E520  A082001A   SB V0, 26(A0)
177:                    state->extraData.mapper4.last8000Write = command;
9D02E524  93828094   LBU V0, -32620(GP)
9D02E528  03E00008   JR RA
9D02E52C  A082001B   SB V0, 27(A0)
178:                 }
179:                 
180:                 static void map4_setstate(SnssMapperBlock *state)
181:                 {
182:                    irq.counter = state->extraData.mapper4.irqCounter;
9D02E530  90870018   LBU A3, 24(A0)
9D02E540  3C03A001   LUI V1, -24575
9D02E548  AC67B8F0   SW A3, -18192(V1)
183:                    irq.latch = state->extraData.mapper4.irqLatchCounter;
9D02E534  90860019   LBU A2, 25(A0)
9D02E544  2462B8F0   ADDIU V0, V1, -18192
9D02E54C  AC460004   SW A2, 4(V0)
184:                    irq.enabled = state->extraData.mapper4.irqCounterEnabled;
9D02E538  9085001A   LBU A1, 26(A0)
9D02E550  AC450008   SW A1, 8(V0)
185:                    command = state->extraData.mapper4.last8000Write;
9D02E53C  9084001B   LBU A0, 27(A0)
9D02E554  03E00008   JR RA
9D02E558  A3848094   SB A0, -32620(GP)
186:                 }
187:                 
188:                 static void map4_init(void)
189:                 {
190:                    irq.counter = irq.latch = 0;
9D02E55C  3C03A001   LUI V1, -24575
9D02E560  2462B8F0   ADDIU V0, V1, -18192
9D02E564  AC400004   SW ZERO, 4(V0)
9D02E568  AC60B8F0   SW ZERO, -18192(V1)
191:                    irq.enabled = irq.reset = false;
9D02E56C  AC40000C   SW ZERO, 12(V0)
9D02E570  AC400008   SW ZERO, 8(V0)
192:                    reg = command = 0;
9D02E574  A3808094   SB ZERO, -32620(GP)
9D02E578  A3808098   SB ZERO, -32616(GP)
193:                    vrombase = 0x0000;
9D02E57C  03E00008   JR RA
9D02E580  A7808090   SH ZERO, -32624(GP)
194:                 }
195:                 
196:                 static map_memwrite map4_memwrite[] =
197:                 {
198:                    { 0x8000, 0xFFFF, map4_write },
199:                    {     -1,     -1, NULL }
200:                 };
201:                 
202:                 mapintf_t map4_intf =
203:                 {
204:                    4, /* mapper number */
205:                    "MMC3", /* mapper name */
206:                    map4_init, /* init routine */
207:                    NULL, /* vblank callback */
208:                    map4_hblank, /* hblank callback */
209:                    map4_getstate, /* get state (snss) */
210:                    map4_setstate, /* set state (snss) */
211:                    NULL, /* memory read structure */
212:                    map4_memwrite, /* memory write structure */
213:                    NULL /* external sound device */
214:                 };
215:                 
216:                 /*
217:                 ** $Log: map004.c,v $
218:                 ** Revision 1.2  2001/04/27 14:37:11  neil
219:                 ** wheeee
220:                 **
221:                 ** Revision 1.1  2001/04/27 12:54:40  neil
222:                 ** blah
223:                 **
224:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
225:                 ** initial
226:                 **
227:                 ** Revision 1.2  2000/11/26 15:40:49  matt
228:                 ** hey, it actually works now
229:                 **
230:                 ** Revision 1.1  2000/10/24 12:19:32  matt
231:                 ** changed directory structure
232:                 **
233:                 ** Revision 1.12  2000/10/23 15:53:27  matt
234:                 ** suppressed warnings
235:                 **
236:                 ** Revision 1.11  2000/10/22 19:17:46  matt
237:                 ** mapper cleanups galore
238:                 **
239:                 ** Revision 1.10  2000/10/22 15:03:13  matt
240:                 ** simplified mirroring
241:                 **
242:                 ** Revision 1.9  2000/10/21 19:33:38  matt
243:                 ** many more cleanups
244:                 **
245:                 ** Revision 1.8  2000/10/10 13:58:17  matt
246:                 ** stroustrup squeezing his way in the door
247:                 **
248:                 ** Revision 1.7  2000/10/08 18:05:44  matt
249:                 ** kept old version around, just in case....
250:                 **
251:                 ** Revision 1.6  2000/07/15 23:52:19  matt
252:                 ** rounded out a bunch more mapper interfaces
253:                 **
254:                 ** Revision 1.5  2000/07/10 13:51:25  matt
255:                 ** using generic nes_irq() routine now
256:                 **
257:                 ** Revision 1.4  2000/07/10 05:29:03  matt
258:                 ** cleaned up some mirroring issues
259:                 **
260:                 ** Revision 1.3  2000/07/06 02:48:43  matt
261:                 ** clearly labelled structure members
262:                 **
263:                 ** Revision 1.2  2000/07/05 05:04:39  matt
264:                 ** minor modifications
265:                 **
266:                 ** Revision 1.1  2000/07/04 23:11:45  matt
267:                 ** initial revision
268:                 **
269:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map003.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map3.c
21:                  **
22:                  ** mapper 3 interface
23:                  ** $Id: map003.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 3: CNROM */
30:                  static void map3_write(uint32 address, uint8 value)
31:                  {
9D036E38  00A03021   ADDU A2, A1, ZERO
32:                     UNUSED(address);
33:                  
34:                     mmc_bankvrom(8, 0x0000, value);
9D036E3C  24040008   ADDIU A0, ZERO, 8
9D036E40  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D036E44  00002821   ADDU A1, ZERO, ZERO
35:                  }
36:                  
37:                  static map_memwrite map3_memwrite[] =
38:                  {
39:                     { 0x8000, 0xFFFF, map3_write },
40:                     {     -1,     -1, NULL }
41:                  };
42:                  
43:                  mapintf_t map3_intf =
44:                  {
45:                     3, /* mapper number */
46:                     "CNROM", /* mapper name */
47:                     NULL, /* init routine */
48:                     NULL, /* vblank callback */
49:                     NULL, /* hblank callback */
50:                     NULL, /* get state (snss) */
51:                     NULL, /* set state (snss) */
52:                     NULL, /* memory read structure */
53:                     map3_memwrite, /* memory write structure */
54:                     NULL /* external sound device */
55:                  };
56:                  
57:                  /*
58:                  ** $Log: map003.c,v $
59:                  ** Revision 1.2  2001/04/27 14:37:11  neil
60:                  ** wheeee
61:                  **
62:                  ** Revision 1.1  2001/04/27 12:54:40  neil
63:                  ** blah
64:                  **
65:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
66:                  ** initial
67:                  **
68:                  ** Revision 1.1  2000/10/24 12:19:32  matt
69:                  ** changed directory structure
70:                  **
71:                  ** Revision 1.5  2000/10/22 19:17:46  matt
72:                  ** mapper cleanups galore
73:                  **
74:                  ** Revision 1.4  2000/10/21 19:33:38  matt
75:                  ** many more cleanups
76:                  **
77:                  ** Revision 1.3  2000/08/16 02:50:11  matt
78:                  ** random mapper cleanups
79:                  **
80:                  ** Revision 1.2  2000/07/06 02:48:43  matt
81:                  ** clearly labelled structure members
82:                  **
83:                  ** Revision 1.1  2000/07/04 23:11:45  matt
84:                  ** initial revision
85:                  **
86:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map002.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map2.c
21:                  **
22:                  ** mapper 2 interface
23:                  ** $Id: map002.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <noftypes.h>
27:                  #include <nes_mmc.h>
28:                  
29:                  /* mapper 2: UNROM */
30:                  static void map2_write(uint32 address, uint8 value)
31:                  {
9D036E78  00A03021   ADDU A2, A1, ZERO
32:                     UNUSED(address);
33:                  
34:                     mmc_bankrom(16, 0x8000, value);
9D036E7C  24040010   ADDIU A0, ZERO, 16
9D036E80  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D036E84  34058000   ORI A1, ZERO, -32768
35:                  }
36:                  
37:                  static map_memwrite map2_memwrite[] =
38:                  {
39:                     { 0x8000, 0xFFFF, map2_write },
40:                     {     -1,     -1, NULL }
41:                  };
42:                  
43:                  mapintf_t map2_intf =
44:                  {
45:                     2, /* mapper number */
46:                     "UNROM", /* mapper name */
47:                     NULL, /* init routine */
48:                     NULL, /* vblank callback */
49:                     NULL, /* hblank callback */
50:                     NULL, /* get state (snss) */
51:                     NULL, /* set state (snss) */
52:                     NULL, /* memory read structure */
53:                     map2_memwrite, /* memory write structure */
54:                     NULL /* external sound device */
55:                  };
56:                  
57:                  /*
58:                  ** $Log: map002.c,v $
59:                  ** Revision 1.2  2001/04/27 14:37:11  neil
60:                  ** wheeee
61:                  **
62:                  ** Revision 1.1  2001/04/27 12:54:40  neil
63:                  ** blah
64:                  **
65:                  ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
66:                  ** initial
67:                  **
68:                  ** Revision 1.1  2000/10/24 12:19:32  matt
69:                  ** changed directory structure
70:                  **
71:                  ** Revision 1.5  2000/10/22 19:17:46  matt
72:                  ** mapper cleanups galore
73:                  **
74:                  ** Revision 1.4  2000/10/21 19:33:38  matt
75:                  ** many more cleanups
76:                  **
77:                  ** Revision 1.3  2000/08/16 02:50:11  matt
78:                  ** random mapper cleanups
79:                  **
80:                  ** Revision 1.2  2000/07/06 02:48:43  matt
81:                  ** clearly labelled structure members
82:                  **
83:                  ** Revision 1.1  2000/07/04 23:11:45  matt
84:                  ** initial revision
85:                  **
86:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/mappers/map001.c  --------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** map1.c
21:                  **
22:                  ** mapper 1 interface
23:                  ** $Id: map001.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <string.h>
27:                  #include <noftypes.h>
28:                  #include <nes_mmc.h>
29:                  #include <nes_ppu.h>
30:                  
31:                  /* TODO: WRAM enable ala Mark Knibbs:
32:                     ==================================
33:                  The SNROM board uses 8K CHR-RAM. The CHR-RAM is paged (i.e. it can be split
34:                  into two 4Kbyte pages).
35:                  
36:                  The CRA16 line of the MMC1 is connected to the /CS1 pin of the WRAM. THIS MEANS
37:                  THAT THE WRAM CAN BE ENABLED OR DISABLED ACCORDING TO THE STATE OF THE CRA16
38:                  LINE. The CRA16 line corresponds to bit 4 of MMC1 registers 1 & 2.
39:                  
40:                  The WRAM is enabled when the CRA16 line is low, and disabled when CRA16 is
41:                  high. This has implications when CHR page size is 4K, if the two page numbers
42:                  set have different CRA16 states (e.g. reg 1 bit 4 = 0, reg 2 bit 4 = 1). Then
43:                  the WRAM will be enabled and disabled depending on what CHR address is being
44:                  accessed.
45:                  
46:                  When CHR page size is 8K, bit 4 of MMC1 register 1 (and not register 2, because
47:                  page size is 8K) controls whether the WRAM is enabled or not. It must be low
48:                  to be enabled. When the WRAM is disabled, reading from and writing to it will
49:                  not be possible.
50:                  */
51:                  
52:                  /* TODO: roll this into something... */
53:                  static int bitcount = 0;
54:                  static uint8 latch = 0;
55:                  static uint8 regs[4];
56:                  static int bank_select;
57:                  static uint8 lastreg;
58:                  
59:                  static void map1_write(uint32 address, uint8 value)
60:                  {
9D02FC70  27BDFFE8   ADDIU SP, SP, -24
9D02FC74  AFBF0014   SW RA, 20(SP)
61:                     int regnum = (address >> 13) - 4;
9D02FC78  00042342   SRL A0, A0, 13
62:                  
63:                     if (value & 0x80)
9D02FC7C  7C051420   SEB V0, A1
9D02FC80  04400049   BLTZ V0, .LVL15
9D02FC84  2484FFFC   ADDIU A0, A0, -4
64:                     {
65:                        regs[0] |= 0x0C;
9D02FDA8  93828124   LBU V0, -32476(GP)
9D02FDB4  3442000C   ORI V0, V0, 12
9D02FDB8  A3828124   SB V0, -32476(GP)
9D02FF08  3442000C   ORI V0, V0, 12
9D02FF0C  A3828124   SB V0, -32476(GP)
9D02FF2C  93828124   LBU V0, -32476(GP)
9D02FF38  3442000C   ORI V0, V0, 12
9D02FF3C  A3828124   SB V0, -32476(GP)
66:                        bitcount = 0;
9D02FDAC  AF80812C   SW ZERO, -32468(GP)
9D02FF00  AF80812C   SW ZERO, -32468(GP)
9D02FF30  AF80812C   SW ZERO, -32468(GP)
67:                        latch = 0;
9D02FDB0  A3808128   SB ZERO, -32472(GP)
9D02FF04  A3808128   SB ZERO, -32472(GP)
9D02FF34  A3808128   SB ZERO, -32472(GP)
68:                        return;
69:                     }
70:                  
71:                     if (lastreg != regnum)
9D02FC88  9382811C   LBU V0, -32484(GP)
9D02FC8C  10440009   BEQ V0, A0, 0x9D02FCB4
9D02FC90  8F83812C   LW V1, -32468(GP)
72:                     {
73:                        bitcount = 0;
74:                        latch = 0;
75:                        lastreg = regnum;
9D02FC98  A384811C   SB A0, -32484(GP)
76:                     }
77:                     //lastreg = regnum;
78:                  
79:                     latch |= ((value & 1) << bitcount++);
9D02FC94  30A50001   ANDI A1, A1, 1
9D02FC9C  24020001   ADDIU V0, ZERO, 1
9D02FCA0  AF82812C   SW V0, -32468(GP)
9D02FCA4  A3858128   SB A1, -32472(GP)
9D02FCB8  30A50001   ANDI A1, A1, 1
9D02FCBC  00652804   SLLV A1, A1, V1
9D02FCC0  00C53025   OR A2, A2, A1
9D02FCC4  24630001   ADDIU V1, V1, 1
9D02FCC8  30C600FF   ANDI A2, A2, 255
9D02FCCC  AF83812C   SW V1, -32468(GP)
80:                  
81:                     /* 5 bit registers */
82:                     if (5 != bitcount)
9D02FCD0  24040005   ADDIU A0, ZERO, 5
9D02FCD4  1464FFF4   BNE V1, A0, 0x9D02FCA8
9D02FCD8  A3868128   SB A2, -32472(GP)
83:                        return;
84:                  
85:                     regs[regnum] = latch;
9D02FCDC  27838124   ADDIU V1, GP, -32476
9D02FCE0  00621821   ADDU V1, V1, V0
9D02FCE4  A0660000   SB A2, 0(V1)
86:                     value = latch;
87:                     bitcount = 0;
9D02FCE8  AF80812C   SW ZERO, -32468(GP)
88:                     latch = 0;
89:                  
90:                     switch (regnum)
9D02FCEC  24030001   ADDIU V1, ZERO, 1
9D02FCF0  1043003D   BEQ V0, V1, .LVL17
9D02FCF4  A3808128   SB ZERO, -32472(GP)
9D02FCF8  1040001F   BEQ V0, ZERO, .LVL13
9D02FCFC  24030002   ADDIU V1, ZERO, 2
9D02FD00  10430031   BEQ V0, V1, 0x9D02FDC8
9D02FD04  24030003   ADDIU V1, ZERO, 3
9D02FD08  1443FFE8   BNE V0, V1, 0x9D02FCAC
9D02FD0C  8FBF0014   LW RA, 20(SP)
91:                     {
92:                     case 0:
93:                        {
94:                           if (0 == (value & 2))
9D02FD78  30C20002   ANDI V0, A2, 2
9D02FD7C  5040002F   BEQL V0, ZERO, 0x9D02FE3C
9D02FD80  30C40001   ANDI A0, A2, 1
95:                           {
96:                              int mirror = value & 1;
97:                              ppu_mirror(mirror, mirror, mirror, mirror);
9D02FE3C  00802821   ADDU A1, A0, ZERO
9D02FE40  00803021   ADDU A2, A0, ZERO
9D02FE44  00803821   ADDU A3, A0, ZERO
9D02FE4C  0B406E5E   J ppu_mirror
9D02FE50  27BD0018   ADDIU SP, SP, 24
98:                           }
99:                           else
100:                          {
101:                             if (value & 1)
9D02FD84  30C60001   ANDI A2, A2, 1
9D02FD88  10C00032   BEQ A2, ZERO, .LVL23
9D02FD8C  00002021   ADDU A0, ZERO, ZERO
102:                                ppu_mirror(0, 0, 1, 1);
9D02FD90  00002821   ADDU A1, ZERO, ZERO
9D02FD94  24060001   ADDIU A2, ZERO, 1
9D02FD98  24070001   ADDIU A3, ZERO, 1
9D02FDA0  0B406E5E   J ppu_mirror
9D02FDA4  27BD0018   ADDIU SP, SP, 24
103:                             else
104:                                ppu_mirror(0, 1, 0, 1);
9D02FE54  24050001   ADDIU A1, ZERO, 1
9D02FE58  00003021   ADDU A2, ZERO, ZERO
9D02FE5C  24070001   ADDIU A3, ZERO, 1
9D02FE64  0B406E5E   J ppu_mirror
9D02FE68  27BD0018   ADDIU SP, SP, 24
105:                          }
106:                       }
107:                       break;
108:                 
109:                    case 1:
110:                       if (regs[0] & 0x10)
9D02FDE8  93828124   LBU V0, -32476(GP)
9D02FDEC  30420010   ANDI V0, V0, 16
9D02FDF0  10400006   BEQ V0, ZERO, .LVL18
9D02FDF4  24040008   ADDIU A0, ZERO, 8
111:                          mmc_bankvrom(4, 0x0000, value);
9D02FDF8  24040004   ADDIU A0, ZERO, 4
9D02FDFC  00002821   ADDU A1, ZERO, ZERO
9D02FE04  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02FE08  27BD0018   ADDIU SP, SP, 24
112:                       else
113:                          mmc_bankvrom(8, 0x0000, value >> 1);
9D02FE0C  00002821   ADDU A1, ZERO, ZERO
9D02FE10  00063042   SRL A2, A2, 1
9D02FE18  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02FE1C  27BD0018   ADDIU SP, SP, 24
9D02FE20  93828124   LBU V0, -32476(GP)
114:                       break;
115:                 
116:                    case 2:
117:                       if (regs[0] & 0x10)
9D02FDC8  93828124   LBU V0, -32476(GP)
9D02FDCC  30420010   ANDI V0, V0, 16
9D02FDD0  1040FFB6   BEQ V0, ZERO, 0x9D02FCAC
9D02FDD4  8FBF0014   LW RA, 20(SP)
118:                          mmc_bankvrom(4, 0x1000, value);
9D02FDD8  24040004   ADDIU A0, ZERO, 4
9D02FDDC  24051000   ADDIU A1, ZERO, 4096
9D02FDE0  0B40AF47   J .LFB8, .LFE7, mmc_bankvrom
9D02FDE4  27BD0018   ADDIU SP, SP, 24
119:                       break;
120:                 
121:                    case 3:
122:                       if (mmc_getinfo()->rom_banks == 0x20)
9D02FD10  0F40AF3B   JAL mmc_getinfo
9D02FD14  00000000   NOP
9D02FD18  8C430010   LW V1, 16(V0)
9D02FD1C  24020020   ADDIU V0, ZERO, 32
9D02FD20  1062003F   BEQ V1, V0, .LVL20
9D02FD24  93868125   LBU A2, -32475(GP)
123:                       {
124:                          bank_select = (regs[1] & 0x10) ? 0 : 0x10;
9D02FE24  30C60010   ANDI A2, A2, 16
9D02FE28  24030010   ADDIU V1, ZERO, 16
9D02FE2C  0006180B   MOVN V1, ZERO, A2
9D02FE30  00603021   ADDU A2, V1, ZERO
9D02FE34  0B40BF52   J 0x9D02FD48
9D02FE38  AF838120   SW V1, -32480(GP)
125:                       }
126:                       else if (mmc_getinfo()->rom_banks == 0x40)
9D02FD28  0F40AF3B   JAL mmc_getinfo
9D02FD2C  00000000   NOP
9D02FD30  8C430010   LW V1, 16(V0)
9D02FD34  24020040   ADDIU V0, ZERO, 64
9D02FD38  10620058   BEQ V1, V0, .LVL25
9D02FD3C  93828124   LBU V0, -32476(GP)
127:                       {
128:                          if (regs[0] & 0x10)
9D02FE9C  30430010   ANDI V1, V0, 16
9D02FEA0  50600009   BEQL V1, ZERO, 0x9D02FEC8
9D02FEA4  93868125   LBU A2, -32475(GP)
129:                             bank_select = (regs[1] & 0x10) | ((regs[2] & 0x10) << 1);
9D02FEA8  93868126   LBU A2, -32474(GP)
9D02FEAC  93838125   LBU V1, -32475(GP)
9D02FEB0  30C60010   ANDI A2, A2, 16
9D02FEB4  00063040   SLL A2, A2, 1
9D02FEB8  30630010   ANDI V1, V1, 16
9D02FEBC  00C33025   OR A2, A2, V1
9D02FEC0  0B40BF52   J 0x9D02FD48
9D02FEC4  AF868120   SW A2, -32480(GP)
130:                          else
131:                             bank_select = (regs[1] & 0x10) << 1;
9D02FEC8  30C60010   ANDI A2, A2, 16
9D02FECC  00063040   SLL A2, A2, 1
9D02FED0  0B40BF52   J 0x9D02FD48
9D02FED4  AF868120   SW A2, -32480(GP)
132:                       }
133:                       else
134:                       {
135:                          bank_select = 0;
9D02FD40  AF808120   SW ZERO, -32480(GP)
9D02FD44  00003021   ADDU A2, ZERO, ZERO
136:                       }
137:                    
138:                       if (0 == (regs[0] & 0x08))
9D02FD48  30430008   ANDI V1, V0, 8
9D02FD4C  1060004A   BEQ V1, ZERO, 0x9D02FE78
9D02FD50  30420004   ANDI V0, V0, 4
139:                          mmc_bankrom(32, 0x8000, ((regs[3] >> 1) + (bank_select >> 1)));
9D02FE78  93828127   LBU V0, -32473(GP)
9D02FE7C  00063043   SRA A2, A2, 1
9D02FE80  24040020   ADDIU A0, ZERO, 32
9D02FE84  00021042   SRL V0, V0, 1
9D02FE88  34058000   ORI A1, ZERO, -32768
9D02FE8C  00463021   ADDU A2, V0, A2
9D02FE94  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FE98  27BD0018   ADDIU SP, SP, 24
140:                       else if (regs[0] & 0x04)
9D02FD54  14400045   BNE V0, ZERO, .LVL24
9D02FD58  93828127   LBU V0, -32473(GP)
141:                          mmc_bankrom(16, 0x8000, ((regs[3] & 0xF) + bank_select));
9D02FE6C  24040010   ADDIU A0, ZERO, 16
9D02FE70  0B40BF59   J 0x9D02FD64
9D02FE74  34058000   ORI A1, ZERO, -32768
142:                       else
143:                          mmc_bankrom(16, 0xC000, ((regs[3] & 0xF) + bank_select));
9D02FD5C  24040010   ADDIU A0, ZERO, 16
9D02FD60  3405C000   ORI A1, ZERO, -16384
9D02FD64  3042000F   ANDI V0, V0, 15
9D02FD68  00463021   ADDU A2, V0, A2
9D02FD70  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FD74  27BD0018   ADDIU SP, SP, 24
144:                 
145:                    default:
146:                       break;
147:                    }
148:                 }
9D02FCA8  8FBF0014   LW RA, 20(SP)
9D02FCAC  03E00008   JR RA
9D02FCB0  27BD0018   ADDIU SP, SP, 24
9D02FCB4  83868128   LB A2, -32472(GP)
9D02FD6C  8FBF0014   LW RA, 20(SP)
9D02FD9C  8FBF0014   LW RA, 20(SP)
9D02FDBC  8FBF0014   LW RA, 20(SP)
9D02FDC0  03E00008   JR RA
9D02FDC4  27BD0018   ADDIU SP, SP, 24
9D02FE00  8FBF0014   LW RA, 20(SP)
9D02FE14  8FBF0014   LW RA, 20(SP)
9D02FE48  8FBF0014   LW RA, 20(SP)
9D02FE60  8FBF0014   LW RA, 20(SP)
9D02FE90  8FBF0014   LW RA, 20(SP)
9D02FE94  0B40AF92   J .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FE98  27BD0018   ADDIU SP, SP, 24
9D02FE9C  30430010   ANDI V1, V0, 16
9D02FEA0  50600009   BEQL V1, ZERO, 0x9D02FEC8
9D02FEA4  93868125   LBU A2, -32475(GP)
9D02FEA8  93868126   LBU A2, -32474(GP)
9D02FEAC  93838125   LBU V1, -32475(GP)
9D02FEB0  30C60010   ANDI A2, A2, 16
9D02FEB4  00063040   SLL A2, A2, 1
9D02FEB8  30630010   ANDI V1, V1, 16
9D02FEBC  00C33025   OR A2, A2, V1
9D02FEC0  0B40BF52   J 0x9D02FD48
9D02FEC4  AF868120   SW A2, -32480(GP)
9D02FEC8  30C60010   ANDI A2, A2, 16
9D02FECC  00063040   SLL A2, A2, 1
9D02FED0  0B40BF52   J 0x9D02FD48
9D02FED4  AF868120   SW A2, -32480(GP)
149:                 
150:                 static void map1_init(void)
151:                 {
9D02FED8  27BDFFE8   ADDIU SP, SP, -24
9D02FEDC  AFBF0014   SW RA, 20(SP)
152:                    bitcount = 0;
9D02FEE0  AF80812C   SW ZERO, -32468(GP)
153:                    latch = 0;
9D02FEE4  A3808128   SB ZERO, -32472(GP)
154:                 
155:                    memset(regs, 0, sizeof(regs));
156:                 
157:                    if (mmc_getinfo()->rom_banks == 0x20)
9D02FEE8  0F40AF3B   JAL mmc_getinfo
9D02FEEC  AF808124   SW ZERO, -32476(GP)
9D02FEF0  8C430010   LW V1, 16(V0)
9D02FEF4  24020020   ADDIU V0, ZERO, 32
9D02FEF8  10620008   BEQ V1, V0, 0x9D02FF1C
9D02FEFC  93828124   LBU V0, -32476(GP)
158:                       mmc_bankrom(16, 0xC000, 0x0F);
9D02FF1C  24040010   ADDIU A0, ZERO, 16
9D02FF20  3405C000   ORI A1, ZERO, -16384
9D02FF24  0F40AF92   JAL .LVL23, .LFB9, .LFE8, mmc_bankrom
9D02FF28  2406000F   ADDIU A2, ZERO, 15
159:                 
160:                    map1_write(0x8000, 0x80);
161:                 }
9D02FF10  8FBF0014   LW RA, 20(SP)
9D02FF14  03E00008   JR RA
9D02FF18  27BD0018   ADDIU SP, SP, 24
9D02FF40  8FBF0014   LW RA, 20(SP)
9D02FF44  03E00008   JR RA
9D02FF48  27BD0018   ADDIU SP, SP, 24
162:                 
163:                 static void map1_getstate(SnssMapperBlock *state)
164:                 {
165:                    state->extraData.mapper1.registers[0] = regs[0];
9D02FC10  93828124   LBU V0, -32476(GP)
9D02FC14  A0820018   SB V0, 24(A0)
166:                    state->extraData.mapper1.registers[1] = regs[1];
9D02FC18  93828125   LBU V0, -32475(GP)
9D02FC1C  A0820019   SB V0, 25(A0)
167:                    state->extraData.mapper1.registers[2] = regs[2];
9D02FC20  93828126   LBU V0, -32474(GP)
9D02FC24  A082001A   SB V0, 26(A0)
168:                    state->extraData.mapper1.registers[3] = regs[3];
9D02FC28  93828127   LBU V0, -32473(GP)
9D02FC2C  A082001B   SB V0, 27(A0)
169:                    state->extraData.mapper1.latch = latch;
9D02FC30  93828128   LBU V0, -32472(GP)
9D02FC34  A082001C   SB V0, 28(A0)
170:                    state->extraData.mapper1.numberOfBits = bitcount;
9D02FC38  8F82812C   LW V0, -32468(GP)
9D02FC3C  03E00008   JR RA
9D02FC40  A082001D   SB V0, 29(A0)
171:                 }
172:                 
173:                 
174:                 static void map1_setstate(SnssMapperBlock *state)
175:                 {
176:                    regs[1] = state->extraData.mapper1.registers[0];
177:                    regs[1] = state->extraData.mapper1.registers[1];
9D02FC44  90870019   LBU A3, 25(A0)
9D02FC58  A3878125   SB A3, -32475(GP)
178:                    regs[2] = state->extraData.mapper1.registers[2];
9D02FC48  9086001A   LBU A2, 26(A0)
9D02FC5C  A3868126   SB A2, -32474(GP)
179:                    regs[3] = state->extraData.mapper1.registers[3];
9D02FC4C  9085001B   LBU A1, 27(A0)
9D02FC60  A3858127   SB A1, -32473(GP)
180:                    latch = state->extraData.mapper1.latch;
9D02FC50  9083001C   LBU V1, 28(A0)
9D02FC64  A3838128   SB V1, -32472(GP)
181:                    bitcount = state->extraData.mapper1.numberOfBits;
9D02FC54  9082001D   LBU V0, 29(A0)
9D02FC68  03E00008   JR RA
9D02FC6C  AF82812C   SW V0, -32468(GP)
182:                 }
183:                 
184:                 static map_memwrite map1_memwrite[] =
185:                 {
186:                    { 0x8000, 0xFFFF, map1_write },
187:                    {     -1,     -1, NULL }
188:                 };
189:                 
190:                 mapintf_t map1_intf =
191:                 {
192:                    1, /* mapper number */
193:                    "MMC1", /* mapper name */
194:                    map1_init, /* init routine */
195:                    NULL, /* vblank callback */
196:                    NULL, /* hblank callback */
197:                    map1_getstate, /* get state (snss) */
198:                    map1_setstate, /* set state (snss) */
199:                    NULL, /* memory read structure */
200:                    map1_memwrite, /* memory write structure */
201:                    NULL /* external sound device */
202:                 };
203:                 
204:                 /*
205:                 ** $Log: map001.c,v $
206:                 ** Revision 1.2  2001/04/27 14:37:11  neil
207:                 ** wheeee
208:                 **
209:                 ** Revision 1.1  2001/04/27 12:54:40  neil
210:                 ** blah
211:                 **
212:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
213:                 ** initial
214:                 **
215:                 ** Revision 1.1  2000/10/24 12:19:32  matt
216:                 ** changed directory structure
217:                 **
218:                 ** Revision 1.8  2000/10/22 19:46:50  matt
219:                 ** mirroring bugfix
220:                 **
221:                 ** Revision 1.7  2000/10/22 19:17:46  matt
222:                 ** mapper cleanups galore
223:                 **
224:                 ** Revision 1.6  2000/10/22 15:03:13  matt
225:                 ** simplified mirroring
226:                 **
227:                 ** Revision 1.5  2000/10/21 19:33:38  matt
228:                 ** many more cleanups
229:                 **
230:                 ** Revision 1.4  2000/07/15 23:52:19  matt
231:                 ** rounded out a bunch more mapper interfaces
232:                 **
233:                 ** Revision 1.3  2000/07/10 05:29:03  matt
234:                 ** cleaned up some mirroring issues
235:                 **
236:                 ** Revision 1.2  2000/07/06 02:48:43  matt
237:                 ** clearly labelled structure members
238:                 **
239:                 ** Revision 1.1  2000/07/04 23:11:45  matt
240:                 ** initial revision
241:                 **
242:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/log.c  -------------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** log.c
21:                  **
22:                  ** Error logging functions
23:                  ** $Id: log.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdlib.h>
27:                  #include <stdio.h>
28:                  #include <stdarg.h>
29:                  #include <noftypes.h>
30:                  #include <log.h>
31:                  
32:                  
33:                  //static FILE *errorlog = NULL;
34:                  static int (*log_func)(const char *string) = NULL;
35:                  
36:                  /* first up: debug versions of calls */
37:                  #ifdef NOFRENDO_DEBUG
38:                  int log_init(void)
39:                  {
40:                  //   errorlog = fopen("errorlog.txt", "wt");
41:                  //   if (NULL == errorlog)
42:                  //      return (-1);
43:                  
44:                     return 0;
45:                  }
46:                  
47:                  void log_shutdown(void)
48:                  {
49:                     /* Snoop around for unallocated blocks */
50:                     mem_checkblocks();
51:                     mem_checkleaks();
52:                     mem_cleanup();
53:                  
54:                  //   if (NULL != errorlog)
55:                  //      fclose(errorlog);
56:                  }
57:                  
58:                  int log_print(const char *string)
59:                  {
60:                     /* if we have a custom logging function, use that */
61:                     if (NULL != log_func)
62:                        log_func(string);
63:                     
64:                     /* Log it to disk, as well */
65:                  //   fputs(string, errorlog);
66:                  //	printf("%s\n", string);
67:                  
68:                     return 0;
69:                  }
70:                  
71:                  int log_printf(const char *format, ... )
72:                  {
73:                     /* don't allocate on stack every call */
74:                     static char buffer[1024 + 1];
75:                     va_list arg;
76:                  
77:                     va_start(arg, format);
78:                  
79:                     if (NULL != log_func)
80:                     {
81:                        vsprintf(buffer, format, arg);
82:                        log_func(buffer);
83:                     }
84:                  
85:                  //   vfprintf(errorlog, format, arg);
86:                     va_end(arg);
87:                  
88:                     return 0; /* should be number of chars written */
89:                  }
90:                  
91:                  #else /* !NOFRENDO_DEBUG */
92:                  
93:                  int log_init(void)
94:                  {
95:                     return 0;
96:                  }
9D036A78  03E00008   JR RA
9D036A7C  00001021   ADDU V0, ZERO, ZERO
97:                  
98:                  void log_shutdown(void)
99:                  {
9D036A80  03E00008   JR RA
9D036A84  00000000   NOP
100:                 }
101:                 
102:                 int log_print(const char *string)
103:                 {
104:                    UNUSED(string);
105:                 
106:                    return 0;
107:                 }
9D036A88  03E00008   JR RA
9D036A8C  00001021   ADDU V0, ZERO, ZERO
108:                 
109:                 int log_printf(const char *format, ... )
110:                 {
9D036A90  AFA50004   SW A1, 4(SP)
9D036A94  AFA60008   SW A2, 8(SP)
9D036A98  AFA7000C   SW A3, 12(SP)
111:                    UNUSED(format);
112:                 
113:                    return 0; /* should be number of chars written */
114:                 }
9D036A9C  03E00008   JR RA
9D036AA0  00001021   ADDU V0, ZERO, ZERO
115:                 #endif /* !NOFRENDO_DEBUG */
116:                 
117:                 void log_chain_logfunc(int (*func)(const char *string))
118:                 {
119:                    log_func = func;
9D036AA4  03E00008   JR RA
9D036AA8  AF84815C   SW A0, -32420(GP)
120:                 }
121:                 
122:                 void log_assert(int expr, int line, const char *file, char *msg)
123:                 {
9D036AAC  03E00008   JR RA
124:                    if (expr)
125:                       return;
126:                 
127:                    if (NULL != msg)
128:                       log_printf("ASSERT: line %d of %s, %s\n", line, file, msg);
129:                    else
130:                       log_printf("ASSERT: line %d of %s\n", line, file);
131:                 
132:                    //asm("break.n 1");
133:                 //   exit(-1);
134:                 }
135:                 
136:                 
137:                 /*
138:                 ** $Log: log.c,v $
139:                 ** Revision 1.2  2001/04/27 14:37:11  neil
140:                 ** wheeee
141:                 **
142:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
143:                 ** initial
144:                 **
145:                 ** Revision 1.14  2000/11/13 00:56:17  matt
146:                 ** doesn't look as nasty now
147:                 **
148:                 ** Revision 1.13  2000/11/06 02:15:07  matt
149:                 ** more robust logging routines
150:                 **
151:                 ** Revision 1.12  2000/10/15 13:28:12  matt
152:                 ** need stdlib.h for exit()
153:                 **
154:                 ** Revision 1.11  2000/10/10 13:13:13  matt
155:                 ** dumb bug in log_chain_logfunc
156:                 **
157:                 ** Revision 1.10  2000/10/10 13:03:54  matt
158:                 ** Mr. Clean makes a guest appearance
159:                 **
160:                 ** Revision 1.9  2000/08/28 01:47:10  matt
161:                 ** quelled fricking compiler complaints
162:                 **
163:                 ** Revision 1.8  2000/07/31 04:28:46  matt
164:                 ** one million cleanups
165:                 **
166:                 ** Revision 1.7  2000/07/17 01:52:27  matt
167:                 ** made sure last line of all source files is a newline
168:                 **
169:                 ** Revision 1.6  2000/07/06 17:20:52  matt
170:                 ** block manager space itself wasn't being freed - d'oh!
171:                 **
172:                 ** Revision 1.5  2000/06/26 04:55:33  matt
173:                 ** minor change
174:                 **
175:                 ** Revision 1.4  2000/06/09 15:12:25  matt
176:                 ** initial revision
177:                 **
178:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/libsnss/libsnss.c  -------------------------
1:                   /**************************************************************************/
2:                   /*
3:                         libsnss.c
4:                   
5:                         (C) 2000 The SNSS Group
6:                         See README.TXT file for license and terms of use.
7:                   
8:                         $Id: libsnss.c,v 1.2 2001/04/27 14:37:11 neil Exp $
9:                   */
10:                  /**************************************************************************/
11:                  
12:                  #include <stdio.h>
13:                  #include <stdlib.h>
14:                  #include <string.h>
15:                  #include <libsnss.h>
16:                  
17:                  /**************************************************************************/
18:                  /* This section deals with endian-specific code. */
19:                  /**************************************************************************/
20:                  
21:                  static unsigned int
22:                  swaap32 (unsigned int source)
23:                  {
24:                  #ifdef USE_LITTLE_ENDIAN
25:                     char buffer[4];
26:                     
27:                     buffer[0] = ((char *) &source)[3];
28:                     buffer[1] = ((char *) &source)[2];
29:                     buffer[2] = ((char *) &source)[1];
30:                     buffer[3] = ((char *) &source)[0];
31:                  
32:                     return *((unsigned int *) buffer);
33:                  #else /* !USE_LITTLE_ENDIAN */
34:                     return source;
35:                  #endif /* !USE_LITTLE_ENDIAN */
36:                  }
37:                  
38:                  static unsigned short
39:                  swaap16 (unsigned short source)
40:                  {
41:                  #ifdef USE_LITTLE_ENDIAN
42:                     char buffer[2];
43:                     
44:                     buffer[0] = ((char *) &source)[1];
45:                     buffer[1] = ((char *) &source)[0];
46:                  
47:                     return *((unsigned short *) buffer);
48:                  #else /* !USE_LITTLE_ENDIAN */
49:                     return source;
50:                  #endif /* !USE_LITTLE_ENDIAN */
51:                  }
52:                  
53:                  /**************************************************************************/
54:                  /* support functions */
55:                  /**************************************************************************/
56:                  
57:                  #define MIN(a,b) (((a) < (b)) ? (a) : (b))
58:                  
59:                  /**************************************************************************/
60:                  
61:                  static SNSS_RETURN_CODE
62:                  SNSS_ReadBlockHeader (SnssBlockHeader *header, SNSS_FILE *snssFile)
63:                  {
64:                     char headerBytes[12];
65:                  
66:                     if (fread (headerBytes, 12, 1, snssFile->fp) != 1)
9D020FF8  8C870000   LW A3, 0(A0)
9D020FFC  27A40010   ADDIU A0, SP, 16
9D021000  2405000C   ADDIU A1, ZERO, 12
9D021004  0F40C161   JAL .Letext0, .LFE85, fread
9D021008  24060001   ADDIU A2, ZERO, 1
9D02100C  00409021   ADDU S2, V0, ZERO
9D021010  24020001   ADDIU V0, ZERO, 1
9D021014  12420008   BEQ S2, V0, 0x9D021038
9D021018  24100004   ADDIU S0, ZERO, 4
9D021BDC  8C870000   LW A3, 0(A0)
9D021C74  8C870000   LW A3, 0(A0)
9D021D00  8C870000   LW A3, 0(A0)
9D021D04  27A40020   ADDIU A0, SP, 32
9D021D08  2405000C   ADDIU A1, ZERO, 12
9D021D0C  0F40C161   JAL .Letext0, .LFE85, fread
9D021D10  24060001   ADDIU A2, ZERO, 1
9D021D14  00409021   ADDU S2, V0, ZERO
9D021D18  24020001   ADDIU V0, ZERO, 1
9D021D1C  1642FFA7   BNE S2, V0, 0x9D021BBC
9D021D20  24100004   ADDIU S0, ZERO, 4
9D021D7C  8C870000   LW A3, 0(A0)
9D021D80  27A40020   ADDIU A0, SP, 32
9D021D84  2405000C   ADDIU A1, ZERO, 12
9D021D88  0F40C161   JAL .Letext0, .LFE85, fread
9D021D8C  24060001   ADDIU A2, ZERO, 1
9D021D90  00409021   ADDU S2, V0, ZERO
9D021D94  24020001   ADDIU V0, ZERO, 1
9D021D98  1642FF88   BNE S2, V0, 0x9D021BBC
9D021D9C  24100004   ADDIU S0, ZERO, 4
67:                     {
68:                        return SNSS_READ_FAILED;
69:                     }
70:                  
71:                     strncpy (header->tag, &headerBytes[0], TAG_LENGTH);
9D021038  27A41944   ADDIU A0, SP, 6468
9D02103C  27A50010   ADDIU A1, SP, 16
9D021040  0F40D073   JAL strncpy
9D021044  24060004   ADDIU A2, ZERO, 4
9D021BFC  27A40010   ADDIU A0, SP, 16
9D021C98  27A40010   ADDIU A0, SP, 16
9D021D24  27A40010   ADDIU A0, SP, 16
9D021D28  27A50020   ADDIU A1, SP, 32
9D021D2C  0F40D073   JAL strncpy
9D021D30  24060004   ADDIU A2, ZERO, 4
9D021DA0  27A40010   ADDIU A0, SP, 16
9D021DA4  27A50020   ADDIU A1, SP, 32
9D021DA8  0F40D073   JAL strncpy
9D021DAC  24060004   ADDIU A2, ZERO, 4
72:                     header->tag[4] = '\0';
9D021070  A3A01948   SB ZERO, 6472(SP)
9D021CD0  A3A00014   SB ZERO, 20(SP)
9D021D5C  A3A00014   SB ZERO, 20(SP)
9D021DCC  A3A00014   SB ZERO, 20(SP)
73:                     header->blockVersion = *((unsigned int *) &headerBytes[4]);
74:                     header->blockVersion = swap32 (header->blockVersion);
9D021074  8FA30014   LW V1, 20(SP)
9D021078  7C0318A0   WSBH V1, V1
9D02107C  00231C02   ROTR V1, V1, 16
9D021CD4  8FA20024   LW V0, 36(SP)
9D021D44  8FA30024   LW V1, 36(SP)
9D021D48  7C0318A0   WSBH V1, V1
9D021D4C  00231C02   ROTR V1, V1, 16
9D021D60  AFA30018   SW V1, 24(SP)
9D021DB4  8FA30024   LW V1, 36(SP)
9D021DB8  7C0318A0   WSBH V1, V1
9D021DBC  00231C02   ROTR V1, V1, 16
9D021DD0  AFA30018   SW V1, 24(SP)
75:                     header->blockLength = *((unsigned int *) &headerBytes[8]);
76:                     header->blockLength = swap32 (header->blockLength);
9D02104C  8FA20018   LW V0, 24(SP)
9D021050  7C0210A0   WSBH V0, V0
9D021054  00221402   ROTR V0, V0, 16
9D021080  AFA21950   SW V0, 6480(SP)
9D021C10  8FA20028   LW V0, 40(SP)
9D021CAC  8FB30028   LW S3, 40(SP)
9D021CE0  AFB3001C   SW S3, 28(SP)
9D021D50  8FA20028   LW V0, 40(SP)
9D021D54  7C0210A0   WSBH V0, V0
9D021D58  00221402   ROTR V0, V0, 16
9D021DC0  8FA20028   LW V0, 40(SP)
9D021DC4  7C0210A0   WSBH V0, V0
9D021DC8  00221402   ROTR V0, V0, 16
77:                  
78:                     return SNSS_OK;
79:                  }
80:                  
81:                  /**************************************************************************/
82:                  
83:                  static SNSS_RETURN_CODE
84:                  SNSS_WriteBlockHeader (SnssBlockHeader *header, SNSS_FILE *snssFile)
85:                  {
86:                     char headerBytes[12];
87:                     unsigned int tempInt;
88:                  
89:                     strncpy (&headerBytes[0], header->tag, TAG_LENGTH);
9D0212C0  27A40010   ADDIU A0, SP, 16
9D0212C4  27A51944   ADDIU A1, SP, 6468
9D0212C8  24060004   ADDIU A2, ZERO, 4
9D0212E8  0F40D073   JAL strncpy
9D0212EC  AFA21950   SW V0, 6480(SP)
9D021F00  27A400A8   ADDIU A0, SP, 168
9D021F28  0F40D073   JAL strncpy
9D021FF0  27A400A8   ADDIU A0, SP, 168
9D022014  0F40D073   JAL strncpy
9D0220A4  27A400A8   ADDIU A0, SP, 168
9D0220A8  27A50010   ADDIU A1, SP, 16
9D0220AC  24060004   ADDIU A2, ZERO, 4
9D0220C8  0F40D073   JAL strncpy
9D0220CC  AFB0001C   SW S0, 28(SP)
9D022150  27A40010   ADDIU A0, SP, 16
9D022178  0F40D073   JAL strncpy
90:                  
91:                     tempInt = swap32 (header->blockVersion);
92:                     headerBytes[4] = ((char *) &tempInt)[0];
9D021300  A3A00014   SB ZERO, 20(SP)
9D021F40  A3A000AC   SB ZERO, 172(SP)
9D022040  A3A000AC   SB ZERO, 172(SP)
9D0220F4  A3A000AC   SB ZERO, 172(SP)
9D022190  A3A00014   SB ZERO, 20(SP)
93:                     headerBytes[5] = ((char *) &tempInt)[1];
9D021304  A3A00015   SB ZERO, 21(SP)
9D021F44  A3A000AD   SB ZERO, 173(SP)
9D022044  A3A000AD   SB ZERO, 173(SP)
9D0220F8  A3A000AD   SB ZERO, 173(SP)
9D022194  A3A00015   SB ZERO, 21(SP)
94:                     headerBytes[6] = ((char *) &tempInt)[2];
9D021308  A3A00016   SB ZERO, 22(SP)
9D021F48  A3A000AE   SB ZERO, 174(SP)
9D022048  A3A000AE   SB ZERO, 174(SP)
9D0220FC  A3A000AE   SB ZERO, 174(SP)
9D022198  A3A00016   SB ZERO, 22(SP)
95:                     headerBytes[7] = ((char *) &tempInt)[3];
9D02130C  24020001   ADDIU V0, ZERO, 1
9D021310  A3A20017   SB V0, 23(SP)
9D021F4C  24020001   ADDIU V0, ZERO, 1
9D02204C  240A0001   ADDIU T2, ZERO, 1
9D022100  240A0001   ADDIU T2, ZERO, 1
9D022104  A3AA00AF   SB T2, 175(SP)
9D02219C  24020001   ADDIU V0, ZERO, 1
96:                  
97:                     tempInt = swap32 (header->blockLength);
9D021314  3C023119   LUI V0, 12569
9D021318  AFA21954   SW V0, 6484(SP)
9D021F54  3C021600   LUI V0, 5632
9D022020  7C1010A0   WSBH V0, S0
9D022054  AFA200B8   SW V0, 184(SP)
9D0220D4  7C1010A0   WSBH V0, S0
9D0220D8  00221402   ROTR V0, V0, 16
9D022108  AFA200B8   SW V0, 184(SP)
9D0221A4  3C029800   LUI V0, -26624
98:                     headerBytes[8] = ((char *) &tempInt)[0];
9D02131C  A3A00018   SB ZERO, 24(SP)
9D021F5C  A3A000B0   SB ZERO, 176(SP)
9D022058  A3A200B0   SB V0, 176(SP)
9D02210C  A3A200B0   SB V0, 176(SP)
9D0221AC  A3A00018   SB ZERO, 24(SP)
99:                     headerBytes[9] = ((char *) &tempInt)[1];
9D021320  A3A00019   SB ZERO, 25(SP)
9D021F60  A3A000B1   SB ZERO, 177(SP)
9D022028  00024A02   SRL T1, V0, 8
9D02205C  A3A900B1   SB T1, 177(SP)
9D0220DC  00024A02   SRL T1, V0, 8
9D022110  A3A900B1   SB T1, 177(SP)
9D0221B0  A3A00019   SB ZERO, 25(SP)
100:                    headerBytes[10] = ((char *) &tempInt)[2];
9D021324  24020019   ADDIU V0, ZERO, 25
9D021328  A3A2001A   SB V0, 26(SP)
9D021F64  A3A000B2   SB ZERO, 178(SP)
9D02202C  00024402   SRL T0, V0, 16
9D022060  A3A800B2   SB T0, 178(SP)
9D0220E0  00024402   SRL T0, V0, 16
9D022114  A3A800B2   SB T0, 178(SP)
9D0221B4  A3A0001A   SB ZERO, 26(SP)
101:                    headerBytes[11] = ((char *) &tempInt)[3];
9D02132C  24020031   ADDIU V0, ZERO, 49
9D021F68  24020016   ADDIU V0, ZERO, 22
9D022030  00021E02   SRL V1, V0, 24
9D0220E4  00021E02   SRL V1, V0, 24
9D0221B8  2402FF98   ADDIU V0, ZERO, -104
102:                 
103:                    if (fwrite (headerBytes, 12, 1, snssFile->fp) != 1)
9D0212F0  8E070000   LW A3, 0(S0)
9D0212F4  27A40010   ADDIU A0, SP, 16
9D0212F8  2405000C   ADDIU A1, ZERO, 12
9D0212FC  24060001   ADDIU A2, ZERO, 1
9D021330  0F40DB57   JAL fwrite
9D021334  A3A2001B   SB V0, 27(SP)
9D021338  10510007   BEQ V0, S1, 0x9D021358
9D02133C  24030005   ADDIU V1, ZERO, 5
9D021F30  8E270000   LW A3, 0(S1)
9D021F6C  0F40DB57   JAL fwrite
9D02201C  8E270000   LW A3, 0(S1)
9D022034  27A400A8   ADDIU A0, SP, 168
9D022064  0F40DB57   JAL fwrite
9D0220D0  8E270000   LW A3, 0(S1)
9D0220E8  27A400A8   ADDIU A0, SP, 168
9D0220EC  2405000C   ADDIU A1, ZERO, 12
9D0220F0  24060001   ADDIU A2, ZERO, 1
9D022118  0F40DB57   JAL fwrite
9D02211C  A3A300B3   SB V1, 179(SP)
9D022120  00409821   ADDU S3, V0, ZERO
9D022124  1452FF6A   BNE V0, S2, 0x9D021ED0
9D022128  24100005   ADDIU S0, ZERO, 5
9D022180  8E270000   LW A3, 0(S1)
9D0221BC  0F40DB57   JAL fwrite
104:                    {
105:                       return SNSS_WRITE_FAILED;
106:                    }
107:                 
108:                    return SNSS_OK;
109:                 }
110:                 
111:                 /**************************************************************************/
112:                 
113:                 const char *
114:                 SNSS_GetErrorString (SNSS_RETURN_CODE code)
115:                 {
9D021598  2C820008   SLTIU V0, A0, 8
9D02159C  10400006   BEQ V0, ZERO, 0x9D0215B8
9D0215A0  00042080   SLL A0, A0, 2
9D0215A4  3C029D03   LUI V0, -25341
9D0215A8  244237EC   ADDIU V0, V0, 14316
9D0215AC  00822021   ADDU A0, A0, V0
9D0215B0  03E00008   JR RA
9D0215B4  8C820000   LW V0, 0(A0)
9D0215B8  3C029D03   LUI V0, -25341
116:                    switch (code)
117:                    {
118:                    case SNSS_OK:
119:                       return "no error";
120:                 
121:                    case SNSS_BAD_FILE_TAG:
122:                       return "not an SNSS file";
123:                 
124:                    case SNSS_OPEN_FAILED:
125:                       return "could not open SNSS file";
126:                 
127:                    case SNSS_CLOSE_FAILED:
128:                       return "could not close SNSS file";
129:                 
130:                    case SNSS_READ_FAILED:
131:                       return "could not read from SNSS file";
132:                 
133:                    case SNSS_WRITE_FAILED:
134:                       return "could not write to SNSS file";
135:                 
136:                    case SNSS_OUT_OF_MEMORY:
137:                       return "out of memory";
138:                 
139:                    case SNSS_UNSUPPORTED_BLOCK:
140:                       return "unsupported block type";
141:                 
142:                    default:
143:                       return "unknown error";
144:                    }
145:                 }
9D0215BC  03E00008   JR RA
9D0215C0  244236DC   ADDIU V0, V0, 14044
146:                 
147:                 /**************************************************************************/
148:                 /* functions for reading and writing SNSS file headers */
149:                 /**************************************************************************/
150:                 
151:                 static SNSS_RETURN_CODE 
152:                 SNSS_ReadFileHeader (SNSS_FILE *snssFile)
153:                 {
154:                    if (fread (snssFile->headerBlock.tag, 4, 1, snssFile->fp) != 1)
9D02163C  26500008   ADDIU S0, S2, 8
9D021640  02002021   ADDU A0, S0, ZERO
9D021644  0F40C161   JAL .Letext0, .LFE85, fread
9D021648  24060001   ADDIU A2, ZERO, 1
9D02164C  24030001   ADDIU V1, ZERO, 1
9D021650  10430035   BEQ V0, V1, 0x9D021728
9D021654  02002021   ADDU A0, S0, ZERO
155:                    {
156:                       return SNSS_READ_FAILED;
9D021658  24110004   ADDIU S1, ZERO, 4
157:                    }
158:                  
159:                    if (0 != strncmp(snssFile->headerBlock.tag, "SNSS", 4))
9D021728  3C059D03   LUI A1, -25341
9D02172C  24A536F4   ADDIU A1, A1, 14068
9D021730  0F40D21D   JAL .LFE0, strncmp
9D021734  24060004   ADDIU A2, ZERO, 4
9D021738  1440FFC8   BNE V0, ZERO, 0x9D02165C
9D02173C  24110001   ADDIU S1, ZERO, 1
160:                    {
161:                       return SNSS_BAD_FILE_TAG;
162:                    }
163:                    
164:                    snssFile->headerBlock.tag[4] = '\0';
9D021744  A240000C   SB ZERO, 12(S2)
165:                 
166:                    if (fread (&snssFile->headerBlock.numberOfBlocks, sizeof (unsigned int), 1, snssFile->fp) != 1)
9D021740  8E470000   LW A3, 0(S2)
9D021748  26440010   ADDIU A0, S2, 16
9D02174C  24050004   ADDIU A1, ZERO, 4
9D021750  0F40C161   JAL .Letext0, .LFE85, fread
9D021754  24060001   ADDIU A2, ZERO, 1
9D021758  5451FFC0   BNEL V0, S1, 0x9D02165C
9D02175C  24110004   ADDIU S1, ZERO, 4
167:                    {
168:                       return SNSS_READ_FAILED;
169:                    }
170:                 
171:                    snssFile->headerBlock.numberOfBlocks = swap32 (snssFile->headerBlock.numberOfBlocks);
9D021760  8E420010   LW V0, 16(S2)
9D021768  7C0210A0   WSBH V0, V0
9D02176C  00221402   ROTR V0, V0, 16
9D021770  0B408597   J 0x9D02165C
9D021774  AE420010   SW V0, 16(S2)
172:                 
173:                    return SNSS_OK;
9D021764  00008821   ADDU S1, ZERO, ZERO
174:                 }
175:                 
176:                 /**************************************************************************/
177:                 
178:                 static SNSS_RETURN_CODE 
179:                 SNSS_WriteFileHeader (SNSS_FILE *snssFile)
180:                 {
181:                    unsigned int tempInt;
182:                    char writeBuffer[8];
183:                 
184:                    /* always place the SNSS tag in this field */
185:                    strncpy (&writeBuffer[0], "SNSS", 4);
9D0216B4  3C065353   LUI A2, 21331
9D021810  3C055353   LUI A1, 21331
186:                    tempInt = swap32 (snssFile->headerBlock.numberOfBlocks);
9D02169C  00001021   ADDU V0, ZERO, ZERO
9D0217F8  8C830010   LW V1, 16(A0)
187:                    writeBuffer[4] = ((char *) &tempInt)[0];
9D0216C0  A3A20014   SB V0, 20(SP)
9D02181C  A3A30014   SB V1, 20(SP)
188:                    writeBuffer[5] = ((char *) &tempInt)[1];
9D0216A8  00022A02   SRL A1, V0, 8
9D0216C4  A3A50015   SB A1, 21(SP)
9D021804  00031202   SRL V0, V1, 8
9D021820  A3A20015   SB V0, 21(SP)
189:                    writeBuffer[6] = ((char *) &tempInt)[2];
9D0216AC  00022402   SRL A0, V0, 16
9D0216C8  A3A40016   SB A0, 22(SP)
9D021808  00033C02   SRL A3, V1, 16
9D021824  A3A70016   SB A3, 22(SP)
190:                    writeBuffer[7] = ((char *) &tempInt)[3];
9D0216B0  00021E02   SRL V1, V0, 24
9D0216CC  A3A30017   SB V1, 23(SP)
9D02180C  00033602   SRL A2, V1, 24
9D021828  A3A60017   SB A2, 23(SP)
191:                 
192:                    if (fwrite (writeBuffer, 8, 1, snssFile->fp) != 1)
9D0216D0  8E470000   LW A3, 0(S2)
9D02182C  8C870000   LW A3, 0(A0)
9D021830  27A40010   ADDIU A0, SP, 16
9D021834  24050008   ADDIU A1, ZERO, 8
9D021838  24060001   ADDIU A2, ZERO, 1
9D02183C  0F40DB57   JAL fwrite
9D021840  AFA30018   SW V1, 24(SP)
9D021844  1451FFDC   BNE V0, S1, 0x9D0217B8
9D021848  24030003   ADDIU V1, ZERO, 3
193:                    {
194:                       return SNSS_WRITE_FAILED;
9D0216E8  24110005   ADDIU S1, ZERO, 5
9D0216EC  38420001   XORI V0, V0, 1
9D0216F0  0002880A   MOVZ S1, ZERO, V0
195:                    }
196:                 
197:                    return SNSS_OK;
198:                 }
199:                 
200:                 /**************************************************************************/
201:                 /* general file manipulation functions */
202:                 /**************************************************************************/
203:                 SNSS_RETURN_CODE
204:                 SNSS_OpenFile (SNSS_FILE **snssFile, const char *filename, SNSS_OPEN_MODE mode)
205:                 {
9D0215C4  27BDFFC8   ADDIU SP, SP, -56
9D0215C8  AFBF0034   SW RA, 52(SP)
9D0215CC  AFB30030   SW S3, 48(SP)
9D0215D0  AFB2002C   SW S2, 44(SP)
9D0215D4  AFB10028   SW S1, 40(SP)
9D0215D8  AFB00024   SW S0, 36(SP)
9D0215DC  00808021   ADDU S0, A0, ZERO
9D0215E4  00A09821   ADDU S3, A1, ZERO
206:                    *snssFile = malloc(sizeof(SNSS_FILE));
9D0215E0  240479FC   ADDIU A0, ZERO, 31228
9D0215E8  0F40AB4D   JAL .Letext0, .LFE16, malloc
9D0215EC  00C09021   ADDU S2, A2, ZERO
9D0215F0  AE020000   SW V0, 0(S0)
207:                    if (NULL == *snssFile)
9D0215F4  10400019   BEQ V0, ZERO, 0x9D02165C
9D0215F8  24110006   ADDIU S1, ZERO, 6
208:                    {
209:                       return SNSS_OUT_OF_MEMORY;
210:                    }
211:                  
212:                    /* zero the memory */
213:                    memset (*snssFile, 0, sizeof(SNSS_FILE));
9D0215FC  00402021   ADDU A0, V0, ZERO
9D021600  00002821   ADDU A1, ZERO, ZERO
9D021604  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D021608  240679FC   ADDIU A2, ZERO, 31228
214:                 
215:                    (*snssFile)->mode = mode;
9D02160C  8E110000   LW S1, 0(S0)
9D021610  AE320004   SW S2, 4(S1)
216:                 
217:                    if (SNSS_OPEN_READ == mode)
9D021614  16400019   BNE S2, ZERO, 0x9D02167C
9D021618  02602021   ADDU A0, S3, ZERO
218:                    {
219:                       (*snssFile)->fp = fopen (filename, "rb");
9D02161C  3C059D03   LUI A1, -25341
9D021620  0F40CC6A   JAL fopen
9D021624  24A536EC   ADDIU A1, A1, 14060
9D021628  AE220000   SW V0, 0(S1)
220:                    }
221:                    else
222:                    {
223:                       (*snssFile)->fp = fopen (filename, "wb");
9D02167C  3C059D03   LUI A1, -25341
9D021680  0F40CC6A   JAL fopen
9D021684  24A536F0   ADDIU A1, A1, 14064
9D021688  AE220000   SW V0, 0(S1)
224:                       (*snssFile)->headerBlock.numberOfBlocks = 0;
9D02168C  8E120000   LW S2, 0(S0)
225:                    }
226:                 
227:                    if (NULL == (*snssFile)->fp)
9D02162C  8E120000   LW S2, 0(S0)
9D021630  8E470000   LW A3, 0(S2)
9D021634  10E00037   BEQ A3, ZERO, 0x9D021714
9D021638  24050004   ADDIU A1, ZERO, 4
9D021690  8E420000   LW V0, 0(S2)
9D021694  1040001F   BEQ V0, ZERO, 0x9D021714
9D021698  AE400010   SW ZERO, 16(S2)
228:                    {
229:                       free(*snssFile);
9D021714  0F40C359   JAL free
9D021718  02402021   ADDU A0, S2, ZERO
230:                       *snssFile = NULL;
231:                       return SNSS_OPEN_FAILED;
9D02171C  24110002   ADDIU S1, ZERO, 2
9D021720  0B408597   J 0x9D02165C
9D021724  AE000000   SW ZERO, 0(S0)
232:                    }
233:                 
234:                    if (SNSS_OPEN_READ == mode)
235:                    {
236:                       return SNSS_ReadFileHeader(*snssFile);
237:                    }
238:                    else
239:                    {
240:                       return SNSS_WriteFileHeader(*snssFile);
241:                    }
242:                 }
9D02165C  02201021   ADDU V0, S1, ZERO
9D021660  8FBF0034   LW RA, 52(SP)
9D021664  8FB30030   LW S3, 48(SP)
9D021668  8FB2002C   LW S2, 44(SP)
9D02166C  8FB10028   LW S1, 40(SP)
9D021670  8FB00024   LW S0, 36(SP)
9D021674  03E00008   JR RA
9D021678  27BD0038   ADDIU SP, SP, 56
9D0216F4  02201021   ADDU V0, S1, ZERO
9D0216F8  8FBF0034   LW RA, 52(SP)
9D0216FC  8FB30030   LW S3, 48(SP)
9D021700  8FB2002C   LW S2, 44(SP)
9D021704  8FB10028   LW S1, 40(SP)
9D021708  8FB00024   LW S0, 36(SP)
9D02170C  03E00008   JR RA
9D021710  27BD0038   ADDIU SP, SP, 56
9D021714  0F40C359   JAL free
9D021718  02402021   ADDU A0, S2, ZERO
9D02171C  24110002   ADDIU S1, ZERO, 2
9D021720  0B408597   J 0x9D02165C
9D021724  AE000000   SW ZERO, 0(S0)
9D021728  3C059D03   LUI A1, -25341
9D02172C  24A536F4   ADDIU A1, A1, 14068
9D021730  0F40D21D   JAL .LFE0, strncmp
9D021734  24060004   ADDIU A2, ZERO, 4
9D021738  1440FFC8   BNE V0, ZERO, 0x9D02165C
9D02173C  24110001   ADDIU S1, ZERO, 1
9D021740  8E470000   LW A3, 0(S2)
9D021744  A240000C   SB ZERO, 12(S2)
9D021748  26440010   ADDIU A0, S2, 16
9D02174C  24050004   ADDIU A1, ZERO, 4
9D021750  0F40C161   JAL .Letext0, .LFE85, fread
9D021754  24060001   ADDIU A2, ZERO, 1
9D021758  5451FFC0   BNEL V0, S1, 0x9D02165C
9D02175C  24110004   ADDIU S1, ZERO, 4
9D021760  8E420010   LW V0, 16(S2)
9D021764  00008821   ADDU S1, ZERO, ZERO
9D021768  7C0210A0   WSBH V0, V0
9D02176C  00221402   ROTR V0, V0, 16
9D021770  0B408597   J 0x9D02165C
9D021774  AE420010   SW V0, 16(S2)
243:                 
244:                 /**************************************************************************/
245:                 
246:                 SNSS_RETURN_CODE
247:                 SNSS_CloseFile (SNSS_FILE **snssFile)
248:                 {
9D021778  27BDFFD0   ADDIU SP, SP, -48
9D02177C  AFBF002C   SW RA, 44(SP)
9D021780  AFB20028   SW S2, 40(SP)
9D021784  AFB10024   SW S1, 36(SP)
9D021788  AFB00020   SW S0, 32(SP)
249:                    int prevLoc;
250:                    SNSS_RETURN_CODE code;
251:                 
252:                    /* file was never open, so this should indicate success- kinda. */
253:                    if (NULL == *snssFile)
9D02178C  8C820000   LW V0, 0(A0)
9D021790  10400040   BEQ V0, ZERO, 0x9D021894
9D021794  00808021   ADDU S0, A0, ZERO
254:                    {
255:                       return SNSS_OK;
9D021894  00001821   ADDU V1, ZERO, ZERO
256:                    }
257:                 
258:                    if (SNSS_OPEN_WRITE == (*snssFile)->mode)
9D021798  8C510004   LW S1, 4(V0)
9D02179C  24030001   ADDIU V1, ZERO, 1
9D0217A0  1223000C   BEQ S1, V1, 0x9D0217D4
9D0217A4  00000000   NOP
259:                    {
260:                       prevLoc = ftell((*snssFile)->fp);
9D0217D4  0F40D95C   JAL ftell
9D0217D8  8C440000   LW A0, 0(V0)
9D0217DC  00409021   ADDU S2, V0, ZERO
261:                       fseek((*snssFile)->fp, 0, SEEK_SET);
9D0217E0  8E030000   LW V1, 0(S0)
9D0217E4  00002821   ADDU A1, ZERO, ZERO
9D0217E8  00003021   ADDU A2, ZERO, ZERO
9D0217EC  0F40D735   JAL fseek
9D0217F0  8C640000   LW A0, 0(V1)
262:                 
263:                       /* write the header again to update block count */
264:                       if (SNSS_OK != (code = SNSS_WriteFileHeader(*snssFile)))
9D0217F4  8E040000   LW A0, 0(S0)
265:                       {
266:                          return SNSS_CLOSE_FAILED;
267:                       }
268:                 
269:                       fseek((*snssFile)->fp, prevLoc, SEEK_SET);
9D02184C  8E020000   LW V0, 0(S0)
9D021850  02402821   ADDU A1, S2, ZERO
9D021854  00003021   ADDU A2, ZERO, ZERO
9D021858  0F40D735   JAL fseek
9D02185C  8C440000   LW A0, 0(V0)
9D021860  0B4085EA   J 0x9D0217A8
9D021864  8E020000   LW V0, 0(S0)
270:                    }
271:                 
272:                    if (fclose ((*snssFile)->fp) != 0)
9D0217A8  0F40D713   JAL fclose
9D0217AC  8C440000   LW A0, 0(V0)
9D0217B0  1040002D   BEQ V0, ZERO, 0x9D021868
9D0217B4  24030003   ADDIU V1, ZERO, 3
273:                    {
274:                       return SNSS_CLOSE_FAILED;
275:                    }
276:                 
277:                    free(*snssFile);
9D021868  0F40C359   JAL free
9D02186C  8E040000   LW A0, 0(S0)
278:                    *snssFile = NULL;
9D021870  AE000000   SW ZERO, 0(S0)
279:                 
280:                    return SNSS_OK;
9D021874  00001821   ADDU V1, ZERO, ZERO
281:                 }
9D0217B8  00601021   ADDU V0, V1, ZERO
9D0217BC  8FBF002C   LW RA, 44(SP)
9D0217C0  8FB20028   LW S2, 40(SP)
9D0217C4  8FB10024   LW S1, 36(SP)
9D0217C8  8FB00020   LW S0, 32(SP)
9D0217CC  03E00008   JR RA
9D0217D0  27BD0030   ADDIU SP, SP, 48
9D021878  00601021   ADDU V0, V1, ZERO
9D02187C  8FBF002C   LW RA, 44(SP)
9D021880  8FB20028   LW S2, 40(SP)
9D021884  8FB10024   LW S1, 36(SP)
9D021888  8FB00020   LW S0, 32(SP)
9D02188C  03E00008   JR RA
9D021890  27BD0030   ADDIU SP, SP, 48
9D021898  00601021   ADDU V0, V1, ZERO
9D02189C  8FBF002C   LW RA, 44(SP)
9D0218A0  8FB20028   LW S2, 40(SP)
9D0218A4  8FB10024   LW S1, 36(SP)
9D0218A8  8FB00020   LW S0, 32(SP)
9D0218AC  03E00008   JR RA
9D0218B0  27BD0030   ADDIU SP, SP, 48
282:                 
283:                 /**************************************************************************/
284:                 
285:                 SNSS_RETURN_CODE 
286:                 SNSS_GetNextBlockType (SNSS_BLOCK_TYPE *blockType, SNSS_FILE *snssFile)
287:                 {
9D0218B4  27BDFFD8   ADDIU SP, SP, -40
9D0218B8  AFBF0024   SW RA, 36(SP)
9D0218BC  AFB20020   SW S2, 32(SP)
9D0218C0  AFB1001C   SW S1, 28(SP)
9D0218C4  AFB00018   SW S0, 24(SP)
9D0218C8  00A08021   ADDU S0, A1, ZERO
9D0218D0  00809021   ADDU S2, A0, ZERO
288:                    char tagBuffer[TAG_LENGTH + 1];
289:                 
290:                    if (fread (tagBuffer, TAG_LENGTH, 1, snssFile->fp) != 1)
9D0218CC  8CA70000   LW A3, 0(A1)
9D0218D4  24050004   ADDIU A1, ZERO, 4
9D0218D8  27A40010   ADDIU A0, SP, 16
9D0218DC  0F40C161   JAL .Letext0, .LFE85, fread
9D0218E0  24060001   ADDIU A2, ZERO, 1
9D0218E4  00408821   ADDU S1, V0, ZERO
9D0218E8  24020001   ADDIU V0, ZERO, 1
9D0218EC  52220008   BEQL S1, V0, 0x9D021910
9D0218F0  8E040000   LW A0, 0(S0)
291:                    {
292:                       return SNSS_READ_FAILED;
9D0218F4  24020004   ADDIU V0, ZERO, 4
293:                    }
294:                    tagBuffer[TAG_LENGTH] = '\0';
295:                 
296:                    /* reset the file pointer to the start of the block */
297:                    if (fseek (snssFile->fp, -TAG_LENGTH, SEEK_CUR) != 0)
9D021910  2405FFFC   ADDIU A1, ZERO, -4
9D021914  24060001   ADDIU A2, ZERO, 1
9D021918  0F40D735   JAL fseek
9D02191C  A3A00014   SB ZERO, 20(SP)
9D021920  1440FFF5   BNE V0, ZERO, 0x9D0218F8
9D021924  24020004   ADDIU V0, ZERO, 4
298:                    {
299:                       return SNSS_READ_FAILED;
300:                    }
301:                 
302:                    /* figure out which type of block it is */
303:                    if (strcmp (tagBuffer, "BASR") == 0)
9D021928  27A40010   ADDIU A0, SP, 16
9D02192C  3C059D03   LUI A1, -25341
9D021930  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021934  24A536FC   ADDIU A1, A1, 14076
9D021938  1040001E   BEQ V0, ZERO, 0x9D0219B4
9D02193C  27A40010   ADDIU A0, SP, 16
304:                    {
305:                       *blockType = SNSS_BASR;
306:                    }
307:                    else if (strcmp (tagBuffer, "VRAM") == 0)
9D021940  3C059D03   LUI A1, -25341
9D021944  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021948  24A53704   ADDIU A1, A1, 14084
9D02194C  1040001B   BEQ V0, ZERO, 0x9D0219BC
9D021950  27A40010   ADDIU A0, SP, 16
308:                    {
309:                       *blockType = SNSS_VRAM;
310:                    }
311:                    else if (strcmp (tagBuffer, "SRAM") == 0)
9D021954  3C059D03   LUI A1, -25341
9D021958  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D02195C  24A5370C   ADDIU A1, A1, 14092
9D021960  10400018   BEQ V0, ZERO, 0x9D0219C4
9D021964  27A40010   ADDIU A0, SP, 16
312:                    {
313:                       *blockType = SNSS_SRAM;
9D0219C4  24020002   ADDIU V0, ZERO, 2
9D0219C8  AE420000   SW V0, 0(S2)
9D0219CC  0B40863E   J 0x9D0218F8
9D0219D0  00001021   ADDU V0, ZERO, ZERO
314:                    }
315:                    else if (strcmp (tagBuffer, "MPRD") == 0)
9D021968  3C059D03   LUI A1, -25341
9D02196C  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021970  24A53714   ADDIU A1, A1, 14100
9D021974  10400017   BEQ V0, ZERO, 0x9D0219D4
9D021978  27A40010   ADDIU A0, SP, 16
316:                    {
317:                       *blockType = SNSS_MPRD;
9D0219D4  24020003   ADDIU V0, ZERO, 3
9D0219D8  AE420000   SW V0, 0(S2)
9D0219DC  0B40863E   J 0x9D0218F8
9D0219E0  00001021   ADDU V0, ZERO, ZERO
318:                    }
319:                    else if (strcmp (tagBuffer, "CNTR") == 0)
9D02197C  3C059D03   LUI A1, -25341
9D021980  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021984  24A5371C   ADDIU A1, A1, 14108
9D021988  10400016   BEQ V0, ZERO, 0x9D0219E4
9D02198C  27A40010   ADDIU A0, SP, 16
320:                    {
321:                       *blockType = SNSS_CNTR;
9D0219E4  24020004   ADDIU V0, ZERO, 4
9D0219E8  AE420000   SW V0, 0(S2)
9D0219EC  0B40863E   J 0x9D0218F8
9D0219F0  00001021   ADDU V0, ZERO, ZERO
322:                    }
323:                    else if (strcmp (tagBuffer, "SOUN") == 0)
9D021990  3C059D03   LUI A1, -25341
9D021994  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021998  24A53724   ADDIU A1, A1, 14116
9D02199C  50400015   BEQL V0, ZERO, 0x9D0219F4
9D0219A0  24020005   ADDIU V0, ZERO, 5
324:                    {
325:                       *blockType = SNSS_SOUN;
9D0219F4  AE420000   SW V0, 0(S2)
9D0219F8  0B40863E   J 0x9D0218F8
9D0219FC  00001021   ADDU V0, ZERO, ZERO
326:                    }
327:                    else
328:                    {
329:                       *blockType = SNSS_UNKNOWN_BLOCK;
9D0219A4  24020006   ADDIU V0, ZERO, 6
9D0219A8  AE420000   SW V0, 0(S2)
330:                    }
331:                 
332:                    return SNSS_OK;
9D0219AC  0B40863E   J 0x9D0218F8
9D0219B0  00001021   ADDU V0, ZERO, ZERO
9D0219B4  0B40863E   J 0x9D0218F8
9D0219B8  AE400000   SW ZERO, 0(S2)
9D0219BC  0B40863E   J 0x9D0218F8
9D0219C0  AE510000   SW S1, 0(S2)
333:                 }
9D0218F8  8FBF0024   LW RA, 36(SP)
9D0218FC  8FB20020   LW S2, 32(SP)
9D021900  8FB1001C   LW S1, 28(SP)
9D021904  8FB00018   LW S0, 24(SP)
9D021908  03E00008   JR RA
9D02190C  27BD0028   ADDIU SP, SP, 40
9D021910  2405FFFC   ADDIU A1, ZERO, -4
9D021914  24060001   ADDIU A2, ZERO, 1
9D021918  0F40D735   JAL fseek
9D02191C  A3A00014   SB ZERO, 20(SP)
9D021920  1440FFF5   BNE V0, ZERO, 0x9D0218F8
9D021924  24020004   ADDIU V0, ZERO, 4
9D021928  27A40010   ADDIU A0, SP, 16
9D02192C  3C059D03   LUI A1, -25341
9D021930  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021934  24A536FC   ADDIU A1, A1, 14076
9D021938  1040001E   BEQ V0, ZERO, 0x9D0219B4
9D02193C  27A40010   ADDIU A0, SP, 16
9D021940  3C059D03   LUI A1, -25341
9D021944  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021948  24A53704   ADDIU A1, A1, 14084
9D02194C  1040001B   BEQ V0, ZERO, 0x9D0219BC
9D021950  27A40010   ADDIU A0, SP, 16
9D021954  3C059D03   LUI A1, -25341
9D021958  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D02195C  24A5370C   ADDIU A1, A1, 14092
9D021960  10400018   BEQ V0, ZERO, 0x9D0219C4
9D021964  27A40010   ADDIU A0, SP, 16
9D021968  3C059D03   LUI A1, -25341
9D02196C  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021970  24A53714   ADDIU A1, A1, 14100
9D021974  10400017   BEQ V0, ZERO, 0x9D0219D4
9D021978  27A40010   ADDIU A0, SP, 16
9D02197C  3C059D03   LUI A1, -25341
9D021980  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021984  24A5371C   ADDIU A1, A1, 14108
9D021988  10400016   BEQ V0, ZERO, 0x9D0219E4
9D02198C  27A40010   ADDIU A0, SP, 16
9D021990  3C059D03   LUI A1, -25341
9D021994  0F40CE97   JAL .Letext0, .LFE1, strcmp
9D021998  24A53724   ADDIU A1, A1, 14116
9D02199C  50400015   BEQL V0, ZERO, 0x9D0219F4
9D0219A0  24020005   ADDIU V0, ZERO, 5
9D0219A4  24020006   ADDIU V0, ZERO, 6
9D0219A8  AE420000   SW V0, 0(S2)
9D0219AC  0B40863E   J 0x9D0218F8
9D0219B0  00001021   ADDU V0, ZERO, ZERO
9D0219B4  0B40863E   J 0x9D0218F8
9D0219B8  AE400000   SW ZERO, 0(S2)
9D0219BC  0B40863E   J 0x9D0218F8
9D0219C0  AE510000   SW S1, 0(S2)
9D0219C4  24020002   ADDIU V0, ZERO, 2
9D0219C8  AE420000   SW V0, 0(S2)
9D0219CC  0B40863E   J 0x9D0218F8
9D0219D0  00001021   ADDU V0, ZERO, ZERO
9D0219D4  24020003   ADDIU V0, ZERO, 3
9D0219D8  AE420000   SW V0, 0(S2)
9D0219DC  0B40863E   J 0x9D0218F8
9D0219E0  00001021   ADDU V0, ZERO, ZERO
9D0219E4  24020004   ADDIU V0, ZERO, 4
9D0219E8  AE420000   SW V0, 0(S2)
9D0219EC  0B40863E   J 0x9D0218F8
9D0219F0  00001021   ADDU V0, ZERO, ZERO
9D0219F4  AE420000   SW V0, 0(S2)
9D0219F8  0B40863E   J 0x9D0218F8
9D0219FC  00001021   ADDU V0, ZERO, ZERO
334:                 
335:                 /**************************************************************************/
336:                 
337:                 SNSS_RETURN_CODE 
338:                 SNSS_SkipNextBlock (SNSS_FILE *snssFile)
339:                 {
9D021A00  27BDFFE0   ADDIU SP, SP, -32
9D021A04  AFBF001C   SW RA, 28(SP)
9D021A08  AFB00018   SW S0, 24(SP)
9D021A0C  00808021   ADDU S0, A0, ZERO
340:                    unsigned int blockLength;
341:                 
342:                    /* skip the block's tag and version */
343:                    if (fseek (snssFile->fp, TAG_LENGTH + sizeof (unsigned int), SEEK_CUR) != 0)
9D021A10  8C840000   LW A0, 0(A0)
9D021A14  24050008   ADDIU A1, ZERO, 8
9D021A18  0F40D735   JAL fseek
9D021A1C  24060001   ADDIU A2, ZERO, 1
9D021A20  50400006   BEQL V0, ZERO, 0x9D021A3C
9D021A24  8E070000   LW A3, 0(S0)
344:                    {
345:                       return SNSS_READ_FAILED;
9D021A28  24020004   ADDIU V0, ZERO, 4
346:                    }
347:                 
348:                    /* get the block data length */
349:                    if (fread (&blockLength, sizeof (unsigned int), 1, snssFile->fp) != 1)
9D021A3C  27A40010   ADDIU A0, SP, 16
9D021A40  24050004   ADDIU A1, ZERO, 4
9D021A44  0F40C161   JAL .Letext0, .LFE85, fread
9D021A48  24060001   ADDIU A2, ZERO, 1
9D021A4C  24030001   ADDIU V1, ZERO, 1
9D021A50  1443FFF6   BNE V0, V1, 0x9D021A2C
9D021A54  24020004   ADDIU V0, ZERO, 4
350:                    {
351:                       return SNSS_READ_FAILED;
352:                    }
353:                    blockLength = swap32 (blockLength);
9D021A60  8FA20010   LW V0, 16(SP)
9D021A64  7C0210A0   WSBH V0, V0
9D021A68  00221402   ROTR V0, V0, 16
354:                 
355:                    /* skip over the block data */
356:                    if (fseek (snssFile->fp, blockLength, SEEK_CUR) != 0)
9D021A58  8E040000   LW A0, 0(S0)
9D021A5C  24060001   ADDIU A2, ZERO, 1
9D021A6C  00402821   ADDU A1, V0, ZERO
9D021A70  0F40D735   JAL fseek
9D021A74  AFA20010   SW V0, 16(SP)
9D021A78  5440FFEC   BNEL V0, ZERO, 0x9D021A2C
9D021A7C  24020004   ADDIU V0, ZERO, 4
357:                    {
358:                       return SNSS_READ_FAILED;
359:                    }
360:                 
361:                    return SNSS_OK;
362:                 }
9D021A2C  8FBF001C   LW RA, 28(SP)
9D021A30  8FB00018   LW S0, 24(SP)
9D021A34  03E00008   JR RA
9D021A38  27BD0020   ADDIU SP, SP, 32
9D021A80  0B40868C   J 0x9D021A30
9D021A84  8FBF001C   LW RA, 28(SP)
363:                 
364:                 /**************************************************************************/
365:                 /* functions for reading and writing base register blocks */
366:                 /**************************************************************************/
367:                 
368:                 static SNSS_RETURN_CODE 
369:                 SNSS_ReadBaseBlock (SNSS_FILE *snssFile)
370:                 {
9D020FE0  27BDE698   ADDIU SP, SP, -6504
9D020FE4  AFBF1964   SW RA, 6500(SP)
9D020FE8  AFB21960   SW S2, 6496(SP)
9D020FEC  AFB1195C   SW S1, 6492(SP)
9D020FF0  AFB01958   SW S0, 6488(SP)
9D020FF4  00808821   ADDU S1, A0, ZERO
371:                    char blockBytes[BASE_BLOCK_LENGTH];
372:                    SnssBlockHeader header;
373:                 
374:                    if (SNSS_ReadBlockHeader (&header, snssFile) != SNSS_OK)
375:                    {
376:                       return SNSS_READ_FAILED;
377:                    }
378:                 
379:                    if (fread (blockBytes, MIN (header.blockLength, BASE_BLOCK_LENGTH), 1, snssFile->fp) != 1)
9D021048  8E270000   LW A3, 0(S1)
9D021058  2C451932   SLTIU A1, V0, 6450
9D02105C  27A40010   ADDIU A0, SP, 16
9D021060  24031931   ADDIU V1, ZERO, 6449
9D021064  0045180B   MOVN V1, V0, A1
9D021068  00602821   ADDU A1, V1, ZERO
9D02106C  24060001   ADDIU A2, ZERO, 1
9D021084  0F40C161   JAL .Letext0, .LFE85, fread
9D021088  AFA3194C   SW V1, 6476(SP)
9D02108C  5452FFE4   BNEL V0, S2, 0x9D021020
9D021090  02001021   ADDU V0, S0, ZERO
380:                    {
381:                       return SNSS_READ_FAILED;
382:                    }
383:                 
384:                    snssFile->baseBlock.regA = blockBytes[0x0];
9D0210A4  93A30010   LBU V1, 16(SP)
9D0210A8  A2230014   SB V1, 20(S1)
385:                    snssFile->baseBlock.regX = blockBytes[0x1];
9D0210B0  93A30011   LBU V1, 17(SP)
9D0210B4  A2230015   SB V1, 21(S1)
386:                    snssFile->baseBlock.regY = blockBytes[0x2];
9D0210B8  93A30012   LBU V1, 18(SP)
9D0210BC  A2230016   SB V1, 22(S1)
387:                    snssFile->baseBlock.regFlags = blockBytes[0x3];
9D0210C0  93A30013   LBU V1, 19(SP)
9D0210C4  A2230017   SB V1, 23(S1)
388:                    snssFile->baseBlock.regStack = blockBytes[0x4];
9D0210C8  93A30014   LBU V1, 20(SP)
9D0210CC  A2230018   SB V1, 24(S1)
389:                    snssFile->baseBlock.regPc = *((unsigned short *) &blockBytes[0x5]);
9D021094  93A20016   LBU V0, 22(SP)
9D021098  93A30015   LBU V1, 21(SP)
9D02109C  00021200   SLL V0, V0, 8
9D0210A0  00431025   OR V0, V0, V1
390:                    snssFile->baseBlock.regPc = swap16 (snssFile->baseBlock.regPc);
9D0210AC  7C0210A0   WSBH V0, V0
9D0210D0  A622001A   SH V0, 26(S1)
391:                    snssFile->baseBlock.reg2000 = blockBytes[0x7];
9D0210D4  93A20017   LBU V0, 23(SP)
9D0210D8  A222001C   SB V0, 28(S1)
392:                    snssFile->baseBlock.reg2001 = blockBytes[0x8];
9D0210DC  93A20018   LBU V0, 24(SP)
9D0210E0  A222001D   SB V0, 29(S1)
393:                    memcpy (&snssFile->baseBlock.cpuRam, &blockBytes[0x9], 0x800);
9D0210E4  27A30019   ADDIU V1, SP, 25
9D0210E8  2622001E   ADDIU V0, S1, 30
9D0210EC  27A80819   ADDIU T0, SP, 2073
9D0210F0  88670003   LWL A3, 3(V1)
9D0210F4  88660007   LWL A2, 7(V1)
9D0210F8  8865000B   LWL A1, 11(V1)
9D0210FC  98670000   LWR A3, 0(V1)
9D021100  98660004   LWR A2, 4(V1)
9D021104  8864000F   LWL A0, 15(V1)
9D021108  A8470003   SWL A3, 3(V0)
9D02110C  B8470000   SWR A3, 0(V0)
9D021110  98650008   LWR A1, 8(V1)
9D021114  A8460007   SWL A2, 7(V0)
9D021118  B8460004   SWR A2, 4(V0)
9D02111C  9864000C   LWR A0, 12(V1)
9D021120  A845000B   SWL A1, 11(V0)
9D021124  B8450008   SWR A1, 8(V0)
9D021128  24630010   ADDIU V1, V1, 16
9D02112C  A844000F   SWL A0, 15(V0)
9D021130  B844000C   SWR A0, 12(V0)
9D021134  1468FFEE   BNE V1, T0, 0x9D0210F0
9D021138  24420010   ADDIU V0, V0, 16
394:                    memcpy (&snssFile->baseBlock.spriteRam, &blockBytes[0x809], 0x100);
9D02113C  2622081E   ADDIU V0, S1, 2078
9D021140  27A80919   ADDIU T0, SP, 2329
9D021144  88670003   LWL A3, 3(V1)
9D021148  88660007   LWL A2, 7(V1)
9D02114C  8865000B   LWL A1, 11(V1)
9D021150  98670000   LWR A3, 0(V1)
9D021154  98660004   LWR A2, 4(V1)
9D021158  8864000F   LWL A0, 15(V1)
9D02115C  A8470003   SWL A3, 3(V0)
9D021160  B8470000   SWR A3, 0(V0)
9D021164  98650008   LWR A1, 8(V1)
9D021168  A8460007   SWL A2, 7(V0)
9D02116C  B8460004   SWR A2, 4(V0)
9D021170  9864000C   LWR A0, 12(V1)
9D021174  A845000B   SWL A1, 11(V0)
9D021178  B8450008   SWR A1, 8(V0)
9D02117C  24630010   ADDIU V1, V1, 16
9D021180  A844000F   SWL A0, 15(V0)
9D021184  B844000C   SWR A0, 12(V0)
9D021188  1468FFEE   BNE V1, T0, 0x9D021144
9D02118C  24420010   ADDIU V0, V0, 16
395:                    memcpy (&snssFile->baseBlock.ppuRam, &blockBytes[0x909], 0x1000);
9D021190  2622091E   ADDIU V0, S1, 2334
9D021194  27A81919   ADDIU T0, SP, 6425
9D021198  88670003   LWL A3, 3(V1)
9D02119C  88660007   LWL A2, 7(V1)
9D0211A0  8865000B   LWL A1, 11(V1)
9D0211A4  98670000   LWR A3, 0(V1)
9D0211A8  98660004   LWR A2, 4(V1)
9D0211AC  8864000F   LWL A0, 15(V1)
9D0211B0  A8470003   SWL A3, 3(V0)
9D0211B4  B8470000   SWR A3, 0(V0)
9D0211B8  98650008   LWR A1, 8(V1)
9D0211BC  A8460007   SWL A2, 7(V0)
9D0211C0  B8460004   SWR A2, 4(V0)
9D0211C4  9864000C   LWR A0, 12(V1)
9D0211C8  A845000B   SWL A1, 11(V0)
9D0211CC  B8450008   SWR A1, 8(V0)
9D0211D0  24630010   ADDIU V1, V1, 16
9D0211D4  A844000F   SWL A0, 15(V0)
9D0211D8  B844000C   SWR A0, 12(V0)
9D0211DC  1468FFEE   BNE V1, T0, 0x9D021198
9D0211E0  24420010   ADDIU V0, V0, 16
396:                    memcpy (&snssFile->baseBlock.palette, &blockBytes[0x1909], 0x20);
9D0211E4  886B0003   LWL T3, 3(V1)
9D0211E8  886A0007   LWL T2, 7(V1)
9D0211EC  8869000B   LWL T1, 11(V1)
9D0211F0  986B0000   LWR T3, 0(V1)
9D0211F4  986A0004   LWR T2, 4(V1)
9D0211F8  8868000F   LWL T0, 15(V1)
9D0211FC  88670013   LWL A3, 19(V1)
9D021200  88660017   LWL A2, 23(V1)
9D021204  8865001B   LWL A1, 27(V1)
9D021208  8864001F   LWL A0, 31(V1)
9D02120C  2622191E   ADDIU V0, S1, 6430
9D021210  98690008   LWR T1, 8(V1)
9D021214  9868000C   LWR T0, 12(V1)
9D021218  98670010   LWR A3, 16(V1)
9D02121C  98660014   LWR A2, 20(V1)
9D021220  98650018   LWR A1, 24(V1)
9D021224  9864001C   LWR A0, 28(V1)
9D021228  A84B0003   SWL T3, 3(V0)
9D02122C  B84B0000   SWR T3, 0(V0)
9D021230  A84A0007   SWL T2, 7(V0)
9D021234  B84A0004   SWR T2, 4(V0)
9D021238  A849000B   SWL T1, 11(V0)
9D02123C  B8490008   SWR T1, 8(V0)
9D021240  A848000F   SWL T0, 15(V0)
9D021244  B848000C   SWR T0, 12(V0)
9D021248  A8470013   SWL A3, 19(V0)
9D02124C  B8470010   SWR A3, 16(V0)
9D021250  A8460017   SWL A2, 23(V0)
9D021254  B8460014   SWR A2, 20(V0)
9D021258  A845001B   SWL A1, 27(V0)
9D02125C  B8450018   SWR A1, 24(V0)
9D021260  A844001F   SWL A0, 31(V0)
9D021264  B844001C   SWR A0, 28(V0)
397:                    memcpy (&snssFile->baseBlock.mirrorState, &blockBytes[0x1929], 0x4);
9D021268  8BA3193C   LWL V1, 6460(SP)
9D021274  9BA31939   LWR V1, 6457(SP)
9D021278  2622193E   ADDIU V0, S1, 6462
9D02127C  AA231941   SWL V1, 6465(S1)
9D021284  B8430000   SWR V1, 0(V0)
398:                    snssFile->baseBlock.vramAddress = *((unsigned short *) &blockBytes[0x192D]);
9D02126C  93A5193E   LBU A1, 6462(SP)
9D021270  93A4193D   LBU A0, 6461(SP)
9D021280  00052A00   SLL A1, A1, 8
9D021288  00A41025   OR V0, A1, A0
399:                    snssFile->baseBlock.vramAddress = swap16 (snssFile->baseBlock.vramAddress);
9D021294  7C0210A0   WSBH V0, V0
9D0212A0  A6221942   SH V0, 6466(S1)
400:                    snssFile->baseBlock.spriteRamAddress = blockBytes[0x192F];
9D02128C  93A3193F   LBU V1, 6463(SP)
9D021290  A2231944   SB V1, 6468(S1)
401:                    snssFile->baseBlock.tileXOffset = blockBytes[0x1930];
9D021298  93A31940   LBU V1, 6464(SP)
9D02129C  A2231945   SB V1, 6469(S1)
402:                 
403:                    return SNSS_OK;
9D0212A4  0B408407   J 0x9D02101C
9D0212A8  00008021   ADDU S0, ZERO, ZERO
404:                 }
9D02101C  02001021   ADDU V0, S0, ZERO
9D021020  8FBF1964   LW RA, 6500(SP)
9D021024  8FB21960   LW S2, 6496(SP)
9D021028  8FB1195C   LW S1, 6492(SP)
9D02102C  8FB01958   LW S0, 6488(SP)
9D021030  03E00008   JR RA
9D021034  27BD1968   ADDIU SP, SP, 6504
9D021038  27A41944   ADDIU A0, SP, 6468
9D02103C  27A50010   ADDIU A1, SP, 16
9D021040  0F40D073   JAL strncpy
9D021044  24060004   ADDIU A2, ZERO, 4
9D021048  8E270000   LW A3, 0(S1)
9D02104C  8FA20018   LW V0, 24(SP)
9D021050  7C0210A0   WSBH V0, V0
9D021054  00221402   ROTR V0, V0, 16
9D021058  2C451932   SLTIU A1, V0, 6450
9D02105C  27A40010   ADDIU A0, SP, 16
9D021060  24031931   ADDIU V1, ZERO, 6449
9D021064  0045180B   MOVN V1, V0, A1
9D021068  00602821   ADDU A1, V1, ZERO
9D02106C  24060001   ADDIU A2, ZERO, 1
9D021070  A3A01948   SB ZERO, 6472(SP)
9D021074  8FA30014   LW V1, 20(SP)
9D021078  7C0318A0   WSBH V1, V1
9D02107C  00231C02   ROTR V1, V1, 16
9D021080  AFA21950   SW V0, 6480(SP)
9D021084  0F40C161   JAL .Letext0, .LFE85, fread
9D021088  AFA3194C   SW V1, 6476(SP)
9D02108C  5452FFE4   BNEL V0, S2, 0x9D021020
9D021090  02001021   ADDU V0, S0, ZERO
9D021094  93A20016   LBU V0, 22(SP)
9D021098  93A30015   LBU V1, 21(SP)
9D02109C  00021200   SLL V0, V0, 8
9D0210A0  00431025   OR V0, V0, V1
9D0210A4  93A30010   LBU V1, 16(SP)
9D0210A8  A2230014   SB V1, 20(S1)
9D0210AC  7C0210A0   WSBH V0, V0
9D0210B0  93A30011   LBU V1, 17(SP)
9D0210B4  A2230015   SB V1, 21(S1)
9D0210B8  93A30012   LBU V1, 18(SP)
9D0210BC  A2230016   SB V1, 22(S1)
9D0210C0  93A30013   LBU V1, 19(SP)
9D0210C4  A2230017   SB V1, 23(S1)
9D0210C8  93A30014   LBU V1, 20(SP)
9D0210CC  A2230018   SB V1, 24(S1)
9D0210D0  A622001A   SH V0, 26(S1)
9D0210D4  93A20017   LBU V0, 23(SP)
9D0210D8  A222001C   SB V0, 28(S1)
9D0210DC  93A20018   LBU V0, 24(SP)
9D0210E0  A222001D   SB V0, 29(S1)
9D0210E4  27A30019   ADDIU V1, SP, 25
9D0210E8  2622001E   ADDIU V0, S1, 30
9D0210EC  27A80819   ADDIU T0, SP, 2073
9D0210F0  88670003   LWL A3, 3(V1)
9D0210F4  88660007   LWL A2, 7(V1)
9D0210F8  8865000B   LWL A1, 11(V1)
9D0210FC  98670000   LWR A3, 0(V1)
9D021100  98660004   LWR A2, 4(V1)
9D021104  8864000F   LWL A0, 15(V1)
9D021108  A8470003   SWL A3, 3(V0)
9D02110C  B8470000   SWR A3, 0(V0)
9D021110  98650008   LWR A1, 8(V1)
9D021114  A8460007   SWL A2, 7(V0)
9D021118  B8460004   SWR A2, 4(V0)
9D02111C  9864000C   LWR A0, 12(V1)
9D021120  A845000B   SWL A1, 11(V0)
9D021124  B8450008   SWR A1, 8(V0)
9D021128  24630010   ADDIU V1, V1, 16
9D02112C  A844000F   SWL A0, 15(V0)
9D021130  B844000C   SWR A0, 12(V0)
9D021134  1468FFEE   BNE V1, T0, 0x9D0210F0
9D021138  24420010   ADDIU V0, V0, 16
9D02113C  2622081E   ADDIU V0, S1, 2078
9D021140  27A80919   ADDIU T0, SP, 2329
9D021144  88670003   LWL A3, 3(V1)
9D021148  88660007   LWL A2, 7(V1)
9D02114C  8865000B   LWL A1, 11(V1)
9D021150  98670000   LWR A3, 0(V1)
9D021154  98660004   LWR A2, 4(V1)
9D021158  8864000F   LWL A0, 15(V1)
9D02115C  A8470003   SWL A3, 3(V0)
9D021160  B8470000   SWR A3, 0(V0)
9D021164  98650008   LWR A1, 8(V1)
9D021168  A8460007   SWL A2, 7(V0)
9D02116C  B8460004   SWR A2, 4(V0)
9D021170  9864000C   LWR A0, 12(V1)
9D021174  A845000B   SWL A1, 11(V0)
9D021178  B8450008   SWR A1, 8(V0)
9D02117C  24630010   ADDIU V1, V1, 16
9D021180  A844000F   SWL A0, 15(V0)
9D021184  B844000C   SWR A0, 12(V0)
9D021188  1468FFEE   BNE V1, T0, 0x9D021144
9D02118C  24420010   ADDIU V0, V0, 16
9D021190  2622091E   ADDIU V0, S1, 2334
9D021194  27A81919   ADDIU T0, SP, 6425
9D021198  88670003   LWL A3, 3(V1)
9D02119C  88660007   LWL A2, 7(V1)
9D0211A0  8865000B   LWL A1, 11(V1)
9D0211A4  98670000   LWR A3, 0(V1)
9D0211A8  98660004   LWR A2, 4(V1)
9D0211AC  8864000F   LWL A0, 15(V1)
9D0211B0  A8470003   SWL A3, 3(V0)
9D0211B4  B8470000   SWR A3, 0(V0)
9D0211B8  98650008   LWR A1, 8(V1)
9D0211BC  A8460007   SWL A2, 7(V0)
9D0211C0  B8460004   SWR A2, 4(V0)
9D0211C4  9864000C   LWR A0, 12(V1)
9D0211C8  A845000B   SWL A1, 11(V0)
9D0211CC  B8450008   SWR A1, 8(V0)
9D0211D0  24630010   ADDIU V1, V1, 16
9D0211D4  A844000F   SWL A0, 15(V0)
9D0211D8  B844000C   SWR A0, 12(V0)
9D0211DC  1468FFEE   BNE V1, T0, 0x9D021198
9D0211E0  24420010   ADDIU V0, V0, 16
9D0211E4  886B0003   LWL T3, 3(V1)
9D0211E8  886A0007   LWL T2, 7(V1)
9D0211EC  8869000B   LWL T1, 11(V1)
9D0211F0  986B0000   LWR T3, 0(V1)
9D0211F4  986A0004   LWR T2, 4(V1)
9D0211F8  8868000F   LWL T0, 15(V1)
9D0211FC  88670013   LWL A3, 19(V1)
9D021200  88660017   LWL A2, 23(V1)
9D021204  8865001B   LWL A1, 27(V1)
9D021208  8864001F   LWL A0, 31(V1)
9D02120C  2622191E   ADDIU V0, S1, 6430
9D021210  98690008   LWR T1, 8(V1)
9D021214  9868000C   LWR T0, 12(V1)
9D021218  98670010   LWR A3, 16(V1)
9D02121C  98660014   LWR A2, 20(V1)
9D021220  98650018   LWR A1, 24(V1)
9D021224  9864001C   LWR A0, 28(V1)
9D021228  A84B0003   SWL T3, 3(V0)
9D02122C  B84B0000   SWR T3, 0(V0)
9D021230  A84A0007   SWL T2, 7(V0)
9D021234  B84A0004   SWR T2, 4(V0)
9D021238  A849000B   SWL T1, 11(V0)
9D02123C  B8490008   SWR T1, 8(V0)
9D021240  A848000F   SWL T0, 15(V0)
9D021244  B848000C   SWR T0, 12(V0)
9D021248  A8470013   SWL A3, 19(V0)
9D02124C  B8470010   SWR A3, 16(V0)
9D021250  A8460017   SWL A2, 23(V0)
9D021254  B8460014   SWR A2, 20(V0)
9D021258  A845001B   SWL A1, 27(V0)
9D02125C  B8450018   SWR A1, 24(V0)
9D021260  A844001F   SWL A0, 31(V0)
9D021264  B844001C   SWR A0, 28(V0)
9D021268  8BA3193C   LWL V1, 6460(SP)
9D02126C  93A5193E   LBU A1, 6462(SP)
9D021270  93A4193D   LBU A0, 6461(SP)
9D021274  9BA31939   LWR V1, 6457(SP)
9D021278  2622193E   ADDIU V0, S1, 6462
9D02127C  AA231941   SWL V1, 6465(S1)
9D021280  00052A00   SLL A1, A1, 8
9D021284  B8430000   SWR V1, 0(V0)
9D021288  00A41025   OR V0, A1, A0
9D02128C  93A3193F   LBU V1, 6463(SP)
9D021290  A2231944   SB V1, 6468(S1)
9D021294  7C0210A0   WSBH V0, V0
9D021298  93A31940   LBU V1, 6464(SP)
9D02129C  A2231945   SB V1, 6469(S1)
9D0212A0  A6221942   SH V0, 6466(S1)
9D0212A4  0B408407   J 0x9D02101C
9D0212A8  00008021   ADDU S0, ZERO, ZERO
405:                 
406:                 /**************************************************************************/
407:                 
408:                 static SNSS_RETURN_CODE 
409:                 SNSS_WriteBaseBlock (SNSS_FILE *snssFile)
410:                 {
9D0212AC  27BDE698   ADDIU SP, SP, -6504
9D0212B0  AFBF1964   SW RA, 6500(SP)
9D0212B4  AFB11960   SW S1, 6496(SP)
9D0212B8  AFB0195C   SW S0, 6492(SP)
9D0212BC  00808021   ADDU S0, A0, ZERO
411:                    SnssBlockHeader header;
412:                    SNSS_RETURN_CODE returnCode;
413:                    char blockBytes[BASE_BLOCK_LENGTH];
414:                    unsigned short tempShort;
415:                 
416:                    strcpy (header.tag, "BASR");
9D0212D0  3C025253   LUI V0, 21075
9D0212D4  24424142   ADDIU V0, V0, 16706
9D0212D8  AFA21944   SW V0, 6468(SP)
9D0212DC  A3A01948   SB ZERO, 6472(SP)
417:                    header.blockVersion = SNSS_BLOCK_VERSION;
9D0212CC  24110001   ADDIU S1, ZERO, 1
9D0212E0  AFB1194C   SW S1, 6476(SP)
418:                    header.blockLength = BASE_BLOCK_LENGTH;
9D0212E4  24021931   ADDIU V0, ZERO, 6449
419:                 
420:                    if ((returnCode = SNSS_WriteBlockHeader (&header, snssFile)) != SNSS_OK)
421:                    {
422:                       return returnCode;
423:                    }
424:                 
425:                    blockBytes[0x0] = snssFile->baseBlock.regA;
9D021358  920A0014   LBU T2, 20(S0)
9D021380  A3AA0010   SB T2, 16(SP)
426:                    blockBytes[0x1] = snssFile->baseBlock.regX;
9D02135C  92090015   LBU T1, 21(S0)
9D021384  A3A90011   SB T1, 17(SP)
427:                    blockBytes[0x2] = snssFile->baseBlock.regY;
9D021360  92080016   LBU T0, 22(S0)
9D021388  A3A80012   SB T0, 18(SP)
428:                    blockBytes[0x3] = snssFile->baseBlock.regFlags;
9D021364  92070017   LBU A3, 23(S0)
9D02138C  A3A70013   SB A3, 19(SP)
429:                    blockBytes[0x4] = snssFile->baseBlock.regStack;
9D021368  92060018   LBU A2, 24(S0)
9D021390  A3A60014   SB A2, 20(SP)
430:                    tempShort = swap16 (snssFile->baseBlock.regPc);
9D021374  9602001A   LHU V0, 26(S0)
9D021378  7C0210A0   WSBH V0, V0
9D021394  A7A21954   SH V0, 6484(SP)
431:                    blockBytes[0x5] = ((char *) &tempShort)[0];
9D021398  A3A20015   SB V0, 21(SP)
432:                    blockBytes[0x6] = ((char *) &tempShort)[1];
9D02137C  00022A02   SRL A1, V0, 8
9D02139C  A3A50016   SB A1, 22(SP)
433:                    blockBytes[0x7] = snssFile->baseBlock.reg2000;
9D02136C  9204001C   LBU A0, 28(S0)
9D0213A0  A3A40017   SB A0, 23(SP)
434:                    blockBytes[0x8] = snssFile->baseBlock.reg2001;
9D021370  9203001D   LBU V1, 29(S0)
9D0213A4  A3A30018   SB V1, 24(SP)
435:                    memcpy (&blockBytes[0x9], &snssFile->baseBlock.cpuRam, 0x800);
9D0213A8  2603001E   ADDIU V1, S0, 30
9D0213AC  27A20019   ADDIU V0, SP, 25
9D0213B0  2608081E   ADDIU T0, S0, 2078
9D0213B4  88670003   LWL A3, 3(V1)
9D0213B8  88660007   LWL A2, 7(V1)
9D0213BC  8865000B   LWL A1, 11(V1)
9D0213C0  98670000   LWR A3, 0(V1)
9D0213C4  98660004   LWR A2, 4(V1)
9D0213C8  8864000F   LWL A0, 15(V1)
9D0213CC  A8470003   SWL A3, 3(V0)
9D0213D0  B8470000   SWR A3, 0(V0)
9D0213D4  98650008   LWR A1, 8(V1)
9D0213D8  A8460007   SWL A2, 7(V0)
9D0213DC  B8460004   SWR A2, 4(V0)
9D0213E0  9864000C   LWR A0, 12(V1)
9D0213E4  A845000B   SWL A1, 11(V0)
9D0213E8  B8450008   SWR A1, 8(V0)
9D0213EC  24630010   ADDIU V1, V1, 16
9D0213F0  A844000F   SWL A0, 15(V0)
9D0213F4  B844000C   SWR A0, 12(V0)
9D0213F8  1468FFEE   BNE V1, T0, 0x9D0213B4
9D0213FC  24420010   ADDIU V0, V0, 16
436:                    memcpy (&blockBytes[0x809], &snssFile->baseBlock.spriteRam, 0x100);
9D021400  27A20819   ADDIU V0, SP, 2073
9D021404  2608091E   ADDIU T0, S0, 2334
9D021408  88670003   LWL A3, 3(V1)
9D02140C  88660007   LWL A2, 7(V1)
9D021410  8865000B   LWL A1, 11(V1)
9D021414  98670000   LWR A3, 0(V1)
9D021418  98660004   LWR A2, 4(V1)
9D02141C  8864000F   LWL A0, 15(V1)
9D021420  A8470003   SWL A3, 3(V0)
9D021424  B8470000   SWR A3, 0(V0)
9D021428  98650008   LWR A1, 8(V1)
9D02142C  A8460007   SWL A2, 7(V0)
9D021430  B8460004   SWR A2, 4(V0)
9D021434  9864000C   LWR A0, 12(V1)
9D021438  A845000B   SWL A1, 11(V0)
9D02143C  B8450008   SWR A1, 8(V0)
9D021440  24630010   ADDIU V1, V1, 16
9D021444  A844000F   SWL A0, 15(V0)
9D021448  B844000C   SWR A0, 12(V0)
9D02144C  1468FFEE   BNE V1, T0, 0x9D021408
9D021450  24420010   ADDIU V0, V0, 16
437:                    memcpy (&blockBytes[0x909], &snssFile->baseBlock.ppuRam, 0x1000);
9D021454  27A20919   ADDIU V0, SP, 2329
9D021458  2608191E   ADDIU T0, S0, 6430
9D02145C  88670003   LWL A3, 3(V1)
9D021460  88660007   LWL A2, 7(V1)
9D021464  8865000B   LWL A1, 11(V1)
9D021468  98670000   LWR A3, 0(V1)
9D02146C  98660004   LWR A2, 4(V1)
9D021470  8864000F   LWL A0, 15(V1)
9D021474  A8470003   SWL A3, 3(V0)
9D021478  B8470000   SWR A3, 0(V0)
9D02147C  98650008   LWR A1, 8(V1)
9D021480  A8460007   SWL A2, 7(V0)
9D021484  B8460004   SWR A2, 4(V0)
9D021488  9864000C   LWR A0, 12(V1)
9D02148C  A845000B   SWL A1, 11(V0)
9D021490  B8450008   SWR A1, 8(V0)
9D021494  24630010   ADDIU V1, V1, 16
9D021498  A844000F   SWL A0, 15(V0)
9D02149C  B844000C   SWR A0, 12(V0)
9D0214A0  1468FFEE   BNE V1, T0, 0x9D02145C
9D0214A4  24420010   ADDIU V0, V0, 16
438:                    memcpy (&blockBytes[0x1909], &snssFile->baseBlock.palette, 0x20);
9D0214A8  886A0003   LWL T2, 3(V1)
9D0214AC  88690007   LWL T1, 7(V1)
9D0214B0  8868000B   LWL T0, 11(V1)
9D0214B4  986A0000   LWR T2, 0(V1)
9D0214B8  98690004   LWR T1, 4(V1)
9D0214BC  8867000F   LWL A3, 15(V1)
9D0214C0  88660013   LWL A2, 19(V1)
9D0214C4  88650017   LWL A1, 23(V1)
9D0214C8  8864001B   LWL A0, 27(V1)
9D0214CC  8862001F   LWL V0, 31(V1)
9D0214D0  98680008   LWR T0, 8(V1)
9D0214D4  9867000C   LWR A3, 12(V1)
9D0214D8  98660010   LWR A2, 16(V1)
9D0214DC  98650014   LWR A1, 20(V1)
9D0214E0  98640018   LWR A0, 24(V1)
9D0214E4  9862001C   LWR V0, 28(V1)
9D0214E8  ABAA191C   SWL T2, 6428(SP)
9D0214EC  BBAA1919   SWR T2, 6425(SP)
9D0214F0  ABA91920   SWL T1, 6432(SP)
9D0214F4  BBA9191D   SWR T1, 6429(SP)
9D0214F8  ABA81924   SWL T0, 6436(SP)
9D0214FC  BBA81921   SWR T0, 6433(SP)
9D021500  ABA71928   SWL A3, 6440(SP)
9D021504  BBA71925   SWR A3, 6437(SP)
9D021508  ABA6192C   SWL A2, 6444(SP)
9D02150C  BBA61929   SWR A2, 6441(SP)
9D021510  ABA51930   SWL A1, 6448(SP)
9D021514  BBA5192D   SWR A1, 6445(SP)
9D021518  ABA41934   SWL A0, 6452(SP)
9D02151C  BBA41931   SWR A0, 6449(SP)
9D021524  ABA21938   SWL V0, 6456(SP)
9D021528  BBA21935   SWR V0, 6453(SP)
439:                    memcpy (&blockBytes[0x1929], &snssFile->baseBlock.mirrorState, 0x4);
9D021520  2603193E   ADDIU V1, S0, 6462
9D02152C  88620003   LWL V0, 3(V1)
9D021538  98620000   LWR V0, 0(V1)
9D021540  ABA2193C   SWL V0, 6460(SP)
9D02155C  BBA21939   SWR V0, 6457(SP)
440:                    tempShort = swap16 (snssFile->baseBlock.vramAddress);
9D021544  96031942   LHU V1, 6466(S0)
9D02154C  7C0318A0   WSBH V1, V1
9D021560  A7A31954   SH V1, 6484(SP)
441:                    blockBytes[0x192D] = ((char *) &tempShort)[0];
9D021564  A3A3193D   SB V1, 6461(SP)
442:                    blockBytes[0x192E] = ((char *) &tempShort)[1];
9D021554  00035202   SRL T2, V1, 8
9D021568  A3AA193E   SB T2, 6462(SP)
443:                    blockBytes[0x192F] = snssFile->baseBlock.spriteRamAddress;
9D021530  92091944   LBU T1, 6468(S0)
9D02156C  A3A9193F   SB T1, 6463(SP)
444:                    blockBytes[0x1930] = snssFile->baseBlock.tileXOffset;
9D021534  92081945   LBU T0, 6469(S0)
445:                 
446:                    if (fwrite (blockBytes, BASE_BLOCK_LENGTH, 1, snssFile->fp) != 1)
9D02153C  8E070000   LW A3, 0(S0)
9D021548  27A40010   ADDIU A0, SP, 16
9D021550  24051931   ADDIU A1, ZERO, 6449
9D021558  24060001   ADDIU A2, ZERO, 1
9D021570  0F40DB57   JAL fwrite
9D021574  A3A81940   SB T0, 6464(SP)
9D021578  24040001   ADDIU A0, ZERO, 1
9D02157C  1444FF70   BNE V0, A0, 0x9D021340
9D021580  24030005   ADDIU V1, ZERO, 5
447:                    {
448:                       return SNSS_WRITE_FAILED;
449:                    }
450:                 
451:                    snssFile->headerBlock.numberOfBlocks++;
9D021584  8E020010   LW V0, 16(S0)
9D02158C  24420001   ADDIU V0, V0, 1
452:                 
453:                    return SNSS_OK;
9D021588  00001821   ADDU V1, ZERO, ZERO
9D021590  0B4084D0   J 0x9D021340
9D021594  AE020010   SW V0, 16(S0)
454:                 }
9D021340  00601021   ADDU V0, V1, ZERO
9D021344  8FBF1964   LW RA, 6500(SP)
9D021348  8FB11960   LW S1, 6496(SP)
9D02134C  8FB0195C   LW S0, 6492(SP)
9D021350  03E00008   JR RA
9D021354  27BD1968   ADDIU SP, SP, 6504
9D021358  920A0014   LBU T2, 20(S0)
9D02135C  92090015   LBU T1, 21(S0)
9D021360  92080016   LBU T0, 22(S0)
9D021364  92070017   LBU A3, 23(S0)
9D021368  92060018   LBU A2, 24(S0)
9D02136C  9204001C   LBU A0, 28(S0)
9D021370  9203001D   LBU V1, 29(S0)
9D021374  9602001A   LHU V0, 26(S0)
9D021378  7C0210A0   WSBH V0, V0
9D02137C  00022A02   SRL A1, V0, 8
9D021380  A3AA0010   SB T2, 16(SP)
9D021384  A3A90011   SB T1, 17(SP)
9D021388  A3A80012   SB T0, 18(SP)
9D02138C  A3A70013   SB A3, 19(SP)
9D021390  A3A60014   SB A2, 20(SP)
9D021394  A7A21954   SH V0, 6484(SP)
9D021398  A3A20015   SB V0, 21(SP)
9D02139C  A3A50016   SB A1, 22(SP)
9D0213A0  A3A40017   SB A0, 23(SP)
9D0213A4  A3A30018   SB V1, 24(SP)
9D0213A8  2603001E   ADDIU V1, S0, 30
9D0213AC  27A20019   ADDIU V0, SP, 25
9D0213B0  2608081E   ADDIU T0, S0, 2078
9D0213B4  88670003   LWL A3, 3(V1)
9D0213B8  88660007   LWL A2, 7(V1)
9D0213BC  8865000B   LWL A1, 11(V1)
9D0213C0  98670000   LWR A3, 0(V1)
9D0213C4  98660004   LWR A2, 4(V1)
9D0213C8  8864000F   LWL A0, 15(V1)
9D0213CC  A8470003   SWL A3, 3(V0)
9D0213D0  B8470000   SWR A3, 0(V0)
9D0213D4  98650008   LWR A1, 8(V1)
9D0213D8  A8460007   SWL A2, 7(V0)
9D0213DC  B8460004   SWR A2, 4(V0)
9D0213E0  9864000C   LWR A0, 12(V1)
9D0213E4  A845000B   SWL A1, 11(V0)
9D0213E8  B8450008   SWR A1, 8(V0)
9D0213EC  24630010   ADDIU V1, V1, 16
9D0213F0  A844000F   SWL A0, 15(V0)
9D0213F4  B844000C   SWR A0, 12(V0)
9D0213F8  1468FFEE   BNE V1, T0, 0x9D0213B4
9D0213FC  24420010   ADDIU V0, V0, 16
9D021400  27A20819   ADDIU V0, SP, 2073
9D021404  2608091E   ADDIU T0, S0, 2334
9D021408  88670003   LWL A3, 3(V1)
9D02140C  88660007   LWL A2, 7(V1)
9D021410  8865000B   LWL A1, 11(V1)
9D021414  98670000   LWR A3, 0(V1)
9D021418  98660004   LWR A2, 4(V1)
9D02141C  8864000F   LWL A0, 15(V1)
9D021420  A8470003   SWL A3, 3(V0)
9D021424  B8470000   SWR A3, 0(V0)
9D021428  98650008   LWR A1, 8(V1)
9D02142C  A8460007   SWL A2, 7(V0)
9D021430  B8460004   SWR A2, 4(V0)
9D021434  9864000C   LWR A0, 12(V1)
9D021438  A845000B   SWL A1, 11(V0)
9D02143C  B8450008   SWR A1, 8(V0)
9D021440  24630010   ADDIU V1, V1, 16
9D021444  A844000F   SWL A0, 15(V0)
9D021448  B844000C   SWR A0, 12(V0)
9D02144C  1468FFEE   BNE V1, T0, 0x9D021408
9D021450  24420010   ADDIU V0, V0, 16
9D021454  27A20919   ADDIU V0, SP, 2329
9D021458  2608191E   ADDIU T0, S0, 6430
9D02145C  88670003   LWL A3, 3(V1)
9D021460  88660007   LWL A2, 7(V1)
9D021464  8865000B   LWL A1, 11(V1)
9D021468  98670000   LWR A3, 0(V1)
9D02146C  98660004   LWR A2, 4(V1)
9D021470  8864000F   LWL A0, 15(V1)
9D021474  A8470003   SWL A3, 3(V0)
9D021478  B8470000   SWR A3, 0(V0)
9D02147C  98650008   LWR A1, 8(V1)
9D021480  A8460007   SWL A2, 7(V0)
9D021484  B8460004   SWR A2, 4(V0)
9D021488  9864000C   LWR A0, 12(V1)
9D02148C  A845000B   SWL A1, 11(V0)
9D021490  B8450008   SWR A1, 8(V0)
9D021494  24630010   ADDIU V1, V1, 16
9D021498  A844000F   SWL A0, 15(V0)
9D02149C  B844000C   SWR A0, 12(V0)
9D0214A0  1468FFEE   BNE V1, T0, 0x9D02145C
9D0214A4  24420010   ADDIU V0, V0, 16
9D0214A8  886A0003   LWL T2, 3(V1)
9D0214AC  88690007   LWL T1, 7(V1)
9D0214B0  8868000B   LWL T0, 11(V1)
9D0214B4  986A0000   LWR T2, 0(V1)
9D0214B8  98690004   LWR T1, 4(V1)
9D0214BC  8867000F   LWL A3, 15(V1)
9D0214C0  88660013   LWL A2, 19(V1)
9D0214C4  88650017   LWL A1, 23(V1)
9D0214C8  8864001B   LWL A0, 27(V1)
9D0214CC  8862001F   LWL V0, 31(V1)
9D0214D0  98680008   LWR T0, 8(V1)
9D0214D4  9867000C   LWR A3, 12(V1)
9D0214D8  98660010   LWR A2, 16(V1)
9D0214DC  98650014   LWR A1, 20(V1)
9D0214E0  98640018   LWR A0, 24(V1)
9D0214E4  9862001C   LWR V0, 28(V1)
9D0214E8  ABAA191C   SWL T2, 6428(SP)
9D0214EC  BBAA1919   SWR T2, 6425(SP)
9D0214F0  ABA91920   SWL T1, 6432(SP)
9D0214F4  BBA9191D   SWR T1, 6429(SP)
9D0214F8  ABA81924   SWL T0, 6436(SP)
9D0214FC  BBA81921   SWR T0, 6433(SP)
9D021500  ABA71928   SWL A3, 6440(SP)
9D021504  BBA71925   SWR A3, 6437(SP)
9D021508  ABA6192C   SWL A2, 6444(SP)
9D02150C  BBA61929   SWR A2, 6441(SP)
9D021510  ABA51930   SWL A1, 6448(SP)
9D021514  BBA5192D   SWR A1, 6445(SP)
9D021518  ABA41934   SWL A0, 6452(SP)
9D02151C  BBA41931   SWR A0, 6449(SP)
9D021520  2603193E   ADDIU V1, S0, 6462
9D021524  ABA21938   SWL V0, 6456(SP)
9D021528  BBA21935   SWR V0, 6453(SP)
9D02152C  88620003   LWL V0, 3(V1)
9D021530  92091944   LBU T1, 6468(S0)
9D021534  92081945   LBU T0, 6469(S0)
9D021538  98620000   LWR V0, 0(V1)
9D02153C  8E070000   LW A3, 0(S0)
9D021540  ABA2193C   SWL V0, 6460(SP)
9D021544  96031942   LHU V1, 6466(S0)
9D021548  27A40010   ADDIU A0, SP, 16
9D02154C  7C0318A0   WSBH V1, V1
9D021550  24051931   ADDIU A1, ZERO, 6449
9D021554  00035202   SRL T2, V1, 8
9D021558  24060001   ADDIU A2, ZERO, 1
9D02155C  BBA21939   SWR V0, 6457(SP)
9D021560  A7A31954   SH V1, 6484(SP)
9D021564  A3A3193D   SB V1, 6461(SP)
9D021568  A3AA193E   SB T2, 6462(SP)
9D02156C  A3A9193F   SB T1, 6463(SP)
9D021570  0F40DB57   JAL fwrite
9D021574  A3A81940   SB T0, 6464(SP)
9D021578  24040001   ADDIU A0, ZERO, 1
9D02157C  1444FF70   BNE V0, A0, 0x9D021340
9D021580  24030005   ADDIU V1, ZERO, 5
9D021584  8E020010   LW V0, 16(S0)
9D021588  00001821   ADDU V1, ZERO, ZERO
9D02158C  24420001   ADDIU V0, V0, 1
9D021590  0B4084D0   J 0x9D021340
9D021594  AE020010   SW V0, 16(S0)
455:                 
456:                 /**************************************************************************/
457:                 /* functions for reading and writing VRAM blocks */
458:                 /**************************************************************************/
459:                 
460:                 static SNSS_RETURN_CODE 
461:                 SNSS_ReadVramBlock (SNSS_FILE *snssFile)
462:                 {
463:                    SnssBlockHeader header;
464:                 
465:                    if (SNSS_ReadBlockHeader (&header, snssFile) != SNSS_OK)
466:                    {
467:                       return SNSS_READ_FAILED;
468:                    }
469:                 
470:                    if (fread (snssFile->vramBlock.vram, MIN (header.blockLength, VRAM_16K), 1, snssFile->fp) != 1)
9D021CA8  8E270000   LW A3, 0(S1)
9D021CB8  2E654001   SLTIU A1, S3, 16385
9D021CE4  0F40C161   JAL .Letext0, .LFE85, fread
471:                    {
472:                       return SNSS_READ_FAILED;
473:                    }
474:                 
475:                    snssFile->vramBlock.vramSize = header.blockLength;
9D021CF4  A6331946   SH S3, 6470(S1)
476:                 
477:                    return SNSS_OK;
9D021CF8  0B4086EF   J 0x9D021BBC
9D021CFC  00008021   ADDU S0, ZERO, ZERO
478:                 }
479:                 
480:                 /**************************************************************************/
481:                 
482:                 static SNSS_RETURN_CODE 
483:                 SNSS_WriteVramBlock (SNSS_FILE *snssFile)
484:                 {
485:                    SnssBlockHeader header;
486:                    SNSS_RETURN_CODE returnCode;
487:                 
488:                    strcpy (header.tag, "VRAM");
9D022000  3C024D41   LUI V0, 19777
489:                    header.blockVersion = SNSS_BLOCK_VERSION;
9D021FFC  24120001   ADDIU S2, ZERO, 1
9D022010  AFB20018   SW S2, 24(SP)
490:                    header.blockLength = snssFile->vramBlock.vramSize;
9D021FEC  94901946   LHU S0, 6470(A0)
491:                 
492:                    if ((returnCode = SNSS_WriteBlockHeader (&header, snssFile)) != SNSS_OK)
493:                    {
494:                       return returnCode;
495:                    }
496:                 
497:                    if (fwrite (snssFile->vramBlock.vram, snssFile->vramBlock.vramSize, 1, snssFile->fp) != 1)
9D022078  96251946   LHU A1, 6470(S1)
9D02207C  8E270000   LW A3, 0(S1)
9D022080  26241948   ADDIU A0, S1, 6472
9D022084  0F40DB57   JAL fwrite
9D022088  24060001   ADDIU A2, ZERO, 1
9D02208C  5453FF91   BNEL V0, S3, 0x9D021ED4
9D022090  02001021   ADDU V0, S0, ZERO
498:                    {
499:                       return SNSS_WRITE_FAILED;
500:                    }
501:                 
502:                    snssFile->headerBlock.numberOfBlocks++;
503:                 
504:                    return SNSS_OK;
505:                 }
506:                 
507:                 /**************************************************************************/
508:                 /* functions for reading and writing SRAM blocks */
509:                 /**************************************************************************/
510:                 
511:                 static SNSS_RETURN_CODE 
512:                 SNSS_ReadSramBlock (SNSS_FILE *snssFile)
513:                 {
514:                    SnssBlockHeader header;
515:                 
516:                    if (SNSS_ReadBlockHeader (&header, snssFile) != SNSS_OK)
517:                    {
518:                       return SNSS_READ_FAILED;
519:                    }
520:                 
521:                    if (fread (&snssFile->sramBlock.sramEnabled, 1, 1, snssFile->fp) != 1)
9D021D34  8E270000   LW A3, 0(S1)
9D021D38  2624594A   ADDIU A0, S1, 22858
9D021D3C  24050001   ADDIU A1, ZERO, 1
9D021D40  24060001   ADDIU A2, ZERO, 1
9D021D64  0F40C161   JAL .Letext0, .LFE85, fread
9D021D68  AFA2001C   SW V0, 28(SP)
9D021D6C  1052002D   BEQ V0, S2, 0x9D021E24
9D021D70  00408021   ADDU S0, V0, ZERO
522:                    {
523:                       return SNSS_READ_FAILED;
524:                    }
525:                 
526:                    /* read blockLength - 1 bytes to get all of the SRAM */
527:                    if (fread (&snssFile->sramBlock.sram, MIN (header.blockLength - 1, SRAM_8K), 1, snssFile->fp) != 1)
9D021E24  8E270000   LW A3, 0(S1)
9D021E28  8FB2001C   LW S2, 28(SP)
9D021E2C  2652FFFF   ADDIU S2, S2, -1
9D021E30  2E452001   SLTIU A1, S2, 8193
9D021E34  2624594B   ADDIU A0, S1, 22859
9D021E38  24022000   ADDIU V0, ZERO, 8192
9D021E3C  0245100B   MOVN V0, S2, A1
9D021E40  00402821   ADDU A1, V0, ZERO
9D021E44  0F40C161   JAL .Letext0, .LFE85, fread
9D021E48  24060001   ADDIU A2, ZERO, 1
9D021E4C  5450FF5B   BNEL V0, S0, 0x9D021BBC
9D021E50  24100004   ADDIU S0, ZERO, 4
528:                    {
529:                       return SNSS_READ_FAILED;
530:                    }
531:                 
532:                    /* SRAM size is the size of the block - 1 (SRAM enabled byte) */
533:                    snssFile->sramBlock.sramSize = header.blockLength - 1;
9D021E54  A6325948   SH S2, 22856(S1)
534:                 
535:                    return SNSS_OK;
536:                 }
537:                 
538:                 /**************************************************************************/
539:                 
540:                 static SNSS_RETURN_CODE 
541:                 SNSS_WriteSramBlock (SNSS_FILE *snssFile)
542:                 {
543:                    SnssBlockHeader header;
544:                    SNSS_RETURN_CODE returnCode;
545:                 
546:                    strcpy (header.tag, "SRAM");
9D0220B4  3C024D41   LUI V0, 19777
9D0220B8  24425253   ADDIU V0, V0, 21075
9D0220BC  AFA20010   SW V0, 16(SP)
9D0220C0  A3A00014   SB ZERO, 20(SP)
547:                    header.blockVersion = SNSS_BLOCK_VERSION;
9D0220B0  24120001   ADDIU S2, ZERO, 1
9D0220C4  AFB20018   SW S2, 24(SP)
548:                    /* length of block is size of SRAM plus SRAM enabled byte */
549:                    header.blockLength = snssFile->sramBlock.sramSize + 1;
9D02209C  94905948   LHU S0, 22856(A0)
9D0220A0  26100001   ADDIU S0, S0, 1
550:                    if ((returnCode = SNSS_WriteBlockHeader (&header, snssFile)) != SNSS_OK)
551:                    {
552:                       return returnCode;
553:                    }
554:                 
555:                    if (fwrite (&snssFile->sramBlock.sramEnabled, 1, 1, snssFile->fp) != 1)
9D02212C  8E270000   LW A3, 0(S1)
9D022130  2624594A   ADDIU A0, S1, 22858
9D022134  24050001   ADDIU A1, ZERO, 1
9D022138  0F40DB57   JAL fwrite
9D02213C  24060001   ADDIU A2, ZERO, 1
9D022140  1053007B   BEQ V0, S3, 0x9D022330
9D022144  00408021   ADDU S0, V0, ZERO
556:                    {
557:                       return SNSS_WRITE_FAILED;
558:                    }
559:                 
560:                    if (fwrite (snssFile->sramBlock.sram, snssFile->sramBlock.sramSize, 1, snssFile->fp) != 1)
9D022330  96255948   LHU A1, 22856(S1)
9D022334  8E270000   LW A3, 0(S1)
9D022338  2624594B   ADDIU A0, S1, 22859
9D02233C  0F40DB57   JAL fwrite
9D022340  24060001   ADDIU A2, ZERO, 1
9D022344  5050FF16   BEQL V0, S0, 0x9D021FA0
9D022348  8E220010   LW V0, 16(S1)
561:                    {
562:                       return SNSS_WRITE_FAILED;
9D022148  0B4087B4   J 0x9D021ED0
9D02214C  24100005   ADDIU S0, ZERO, 5
9D02234C  0B4087B4   J 0x9D021ED0
9D022350  24100005   ADDIU S0, ZERO, 5
563:                    }
564:                 
565:                    snssFile->headerBlock.numberOfBlocks++;
566:                 
567:                    return SNSS_OK;
568:                 }
569:                 
570:                 /**************************************************************************/
571:                 /* functions for reading and writing mapper data blocks */
572:                 /**************************************************************************/
573:                 
574:                 static SNSS_RETURN_CODE 
575:                 SNSS_ReadMapperBlock (SNSS_FILE *snssFile)
576:                 {
577:                    char *blockBytes;
578:                    int i;
579:                    SnssBlockHeader header;
580:                 
581:                    if (SNSS_ReadBlockHeader (&header, snssFile) != SNSS_OK)
582:                    {
583:                       return SNSS_READ_FAILED;
584:                    }
585:                 
586:                    if ((blockBytes = (char *) malloc (0x8 + 0x10 + 0x80)) == NULL)
9D021DB0  24040098   ADDIU A0, ZERO, 152
9D021DD4  0F40AB4D   JAL .Letext0, .LFE16, malloc
9D021DD8  AFA2001C   SW V0, 28(SP)
9D021DDC  00409821   ADDU S3, V0, ZERO
9D021DE0  1040FF76   BEQ V0, ZERO, 0x9D021BBC
9D021DE4  24100006   ADDIU S0, ZERO, 6
587:                    {
588:                       return SNSS_OUT_OF_MEMORY;
589:                    }
590:                 
591:                    if (fread (blockBytes, MIN (0x8 + 0x10 + 0x80, header.blockLength), 1, snssFile->fp) != 1)
9D021DE8  8FA2001C   LW V0, 28(SP)
9D021DEC  8E270000   LW A3, 0(S1)
9D021DF0  2C450099   SLTIU A1, V0, 153
9D021DF4  02602021   ADDU A0, S3, ZERO
9D021DF8  24030098   ADDIU V1, ZERO, 152
9D021DFC  0045180B   MOVN V1, V0, A1
9D021E00  00602821   ADDU A1, V1, ZERO
9D021E04  0F40C161   JAL .Letext0, .LFE85, fread
9D021E08  24060001   ADDIU A2, ZERO, 1
9D021E0C  5052FF33   BEQL V0, S2, .LBB160, .LBB162, .LBB163
9D021E10  966D0000   LHU T5, 0(S3)
592:                    {
593:                       free(blockBytes);
9D021E14  0F40C359   JAL free
9D021E18  02602021   ADDU A0, S3, ZERO
594:                       return SNSS_READ_FAILED;
9D021D74  0B4086EF   J 0x9D021BBC
9D021D78  24100004   ADDIU S0, ZERO, 4
9D021E1C  0B4086EF   J 0x9D021BBC
9D021E20  24100004   ADDIU S0, ZERO, 4
595:                    }
596:                 
597:                    for (i = 0; i < 4; i++)
598:                    {
599:                       snssFile->mapperBlock.prgPages[i] = *((unsigned short *) &blockBytes[i * 2]);
600:                       snssFile->mapperBlock.prgPages[i] = swap16 (snssFile->mapperBlock.prgPages[i]);
9D021ADC  966C0002   LHU T4, 2(S3)
9D021AE0  7C0D68A0   WSBH T5, T5
9D021AE4  7C0C60A0   WSBH T4, T4
9D021AE8  966B0004   LHU T3, 4(S3)
9D021AEC  966A0006   LHU T2, 6(S3)
9D021AF0  7C0B58A0   WSBH T3, T3
9D021AF4  7C0A50A0   WSBH T2, T2
9D021B38  A62D794C   SH T5, 31052(S1)
9D021B3C  A62C794E   SH T4, 31054(S1)
9D021B40  A62B7950   SH T3, 31056(S1)
9D021B44  A62A7952   SH T2, 31058(S1)
601:                    }
602:                 
603:                    for (i = 0; i < 8; i++)
604:                    {
605:                       snssFile->mapperBlock.chrPages[i] = *((unsigned short *) &blockBytes[0x8 + (i * 2)]);
606:                       snssFile->mapperBlock.chrPages[i] = swap16 (snssFile->mapperBlock.chrPages[i]);
9D021AF8  96690008   LHU T1, 8(S3)
9D021AFC  9668000A   LHU T0, 10(S3)
9D021B00  7C0948A0   WSBH T1, T1
9D021B04  7C0840A0   WSBH T0, T0
9D021B08  9667000C   LHU A3, 12(S3)
9D021B0C  9666000E   LHU A2, 14(S3)
9D021B10  7C0738A0   WSBH A3, A3
9D021B14  7C0630A0   WSBH A2, A2
9D021B18  96650010   LHU A1, 16(S3)
9D021B1C  96640012   LHU A0, 18(S3)
9D021B20  7C0528A0   WSBH A1, A1
9D021B24  7C0420A0   WSBH A0, A0
9D021B28  96630014   LHU V1, 20(S3)
9D021B2C  96620016   LHU V0, 22(S3)
9D021B30  7C0318A0   WSBH V1, V1
9D021B34  7C0210A0   WSBH V0, V0
9D021B48  A6297954   SH T1, 31060(S1)
9D021B4C  A6287956   SH T0, 31062(S1)
9D021B50  A6277958   SH A3, 31064(S1)
9D021B54  A626795A   SH A2, 31066(S1)
9D021B58  A625795C   SH A1, 31068(S1)
9D021B5C  A624795E   SH A0, 31070(S1)
9D021B60  A6237960   SH V1, 31072(S1)
9D021B64  A6227962   SH V0, 31074(S1)
607:                    }
608:                 
609:                    memcpy (&snssFile->mapperBlock.extraData.mapperData, &blockBytes[0x18], 0x80);
9D021B68  26620018   ADDIU V0, S3, 24
9D021B6C  26317964   ADDIU S1, S1, 31076
9D021B70  26660098   ADDIU A2, S3, 152
9D021B74  8C450000   LW A1, 0(V0)
9D021B78  8C430004   LW V1, 4(V0)
9D021B7C  8C440008   LW A0, 8(V0)
9D021B80  AA250003   SWL A1, 3(S1)
9D021B84  BA250000   SWR A1, 0(S1)
9D021B88  AA230007   SWL V1, 7(S1)
9D021B8C  BA230004   SWR V1, 4(S1)
9D021B90  8C43000C   LW V1, 12(V0)
9D021B94  AA24000B   SWL A0, 11(S1)
9D021B98  BA240008   SWR A0, 8(S1)
9D021B9C  AA23000F   SWL V1, 15(S1)
9D021BA0  24420010   ADDIU V0, V0, 16
9D021BA4  BA23000C   SWR V1, 12(S1)
9D021BA8  1446FFF2   BNE V0, A2, 0x9D021B74
9D021BAC  26310010   ADDIU S1, S1, 16
610:                 
611:                    free (blockBytes);
9D021BB0  0F40C359   JAL free
9D021BB4  02602021   ADDU A0, S3, ZERO
612:                 
613:                    return SNSS_OK;
9D021BB8  00008021   ADDU S0, ZERO, ZERO
614:                 }
615:                 
616:                 /**************************************************************************/
617:                 
618:                 static SNSS_RETURN_CODE 
619:                 SNSS_WriteMapperBlock (SNSS_FILE *snssFile)
620:                 {
621:                    SnssBlockHeader header;
622:                    char blockBytes[MAPPER_BLOCK_LENGTH];
623:                    unsigned short tempShort;
624:                    int i;
625:                    SNSS_RETURN_CODE returnCode;
626:                 
627:                    strcpy (header.tag, "MPRD");
9D022160  3C024452   LUI V0, 17490
628:                    header.blockVersion = SNSS_BLOCK_VERSION;
9D02215C  24120001   ADDIU S2, ZERO, 1
9D022170  AFB200B0   SW S2, 176(SP)
629:                    header.blockLength = MAPPER_BLOCK_LENGTH;
9D022174  24020098   ADDIU V0, ZERO, 152
630:                 
631:                    if ((returnCode = SNSS_WriteBlockHeader (&header, snssFile)) != SNSS_OK)
632:                    {
633:                       return returnCode;
634:                    }
635:                 
636:                    for (i = 0; i < 4; i++)
637:                    {
638:                       tempShort = swap16 (snssFile->mapperBlock.prgPages[i]);
9D0221CC  962D794C   LHU T5, 31052(S1)
639:                       blockBytes[(i * 2) + 0] = ((char *) &tempShort)[0];
9D02225C  A3AD0010   SB T5, 16(SP)
9D022264  A3AC0012   SB T4, 18(SP)
9D02226C  A3AB0014   SB T3, 20(SP)
9D022274  A3AA0016   SB T2, 22(SP)
640:                       blockBytes[(i * 2) + 1] = ((char *) &tempShort)[1];
9D02222C  000DBA02   SRL S7, T5, 8
9D022260  A3B70011   SB S7, 17(SP)
9D022268  A3B60013   SB S6, 19(SP)
9D022270  A3B50015   SB S5, 21(SP)
9D022278  A3B40017   SB S4, 23(SP)
641:                    }
642:                 
643:                    for (i = 0; i < 8; i++)
644:                    {
645:                       tempShort = swap16 (snssFile->mapperBlock.chrPages[i]);
9D0221EC  96297954   LHU T1, 31060(S1)
9D0222B8  A7A400B8   SH A0, 184(SP)
646:                       blockBytes[0x8 + (i * 2) + 0] = ((char *) &tempShort)[0];
9D02227C  A3A90018   SB T1, 24(SP)
9D022284  A3A8001A   SB T0, 26(SP)
9D02228C  A3A7001C   SB A3, 28(SP)
9D022294  A3A6001E   SB A2, 30(SP)
9D02229C  A3A50020   SB A1, 32(SP)
9D0222A4  A3A30022   SB V1, 34(SP)
9D0222AC  A3A20024   SB V0, 36(SP)
9D0222C0  A3A40026   SB A0, 38(SP)
647:                       blockBytes[0x8 + (i * 2) + 1] = ((char *) &tempShort)[1];
9D02223C  0009FA02   SRL RA, T1, 8
9D022280  A3BF0019   SB RA, 25(SP)
9D022288  A3B3001B   SB S3, 27(SP)
9D022290  A3B2001D   SB S2, 29(SP)
9D022298  A3B0001F   SB S0, 31(SP)
9D0222A0  A3B90021   SB T9, 33(SP)
9D0222A8  A3B80023   SB T8, 35(SP)
9D0222B0  A3AF0025   SB T7, 37(SP)
9D0222C4  A3AE0027   SB T6, 39(SP)
648:                    }
649:                 
650:                    memcpy (&blockBytes[0x18], &snssFile->mapperBlock.extraData.mapperData, 0x80);
9D0222B4  26227964   ADDIU V0, S1, 31076
9D0222BC  27A30028   ADDIU V1, SP, 40
9D0222C8  262879E4   ADDIU T0, S1, 31204
651:                 
652:                    if (fwrite (blockBytes, MAPPER_BLOCK_LENGTH, 1, snssFile->fp) != 1)
9D022308  8E270000   LW A3, 0(S1)
9D02230C  27A40010   ADDIU A0, SP, 16
9D022310  24050098   ADDIU A1, ZERO, 152
9D022314  0F40DB57   JAL fwrite
9D022318  24060001   ADDIU A2, ZERO, 1
9D02231C  24030001   ADDIU V1, ZERO, 1
9D022320  1443FEEB   BNE V0, V1, 0x9D021ED0
9D022324  24100005   ADDIU S0, ZERO, 5
653:                    {
654:                       return SNSS_WRITE_FAILED;
655:                    }
656:                 
657:                    snssFile->headerBlock.numberOfBlocks++;
658:                 
659:                    return SNSS_OK;
660:                 }
661:                 
662:                 /**************************************************************************/
663:                 /* functions for reading and writing controller data blocks */
664:                 /**************************************************************************/
665:                 
666:                 static SNSS_RETURN_CODE 
667:                 SNSS_ReadControllersBlock (SNSS_FILE *snssFile)
668:                 {
669:                    /* quell warnings */
670:                    snssFile = snssFile;
671:                 
672:                    return SNSS_OK;
673:                 }
674:                 
675:                 /**************************************************************************/
676:                 
677:                 static SNSS_RETURN_CODE 
678:                 SNSS_WriteControllersBlock (SNSS_FILE *snssFile)
679:                 {
680:                    /* quell warnings */
681:                    snssFile = snssFile;
682:                 
683:                    return SNSS_OK;
684:                 }
685:                 
686:                 /**************************************************************************/
687:                 /* functions for reading and writing sound blocks */
688:                 /**************************************************************************/
689:                 
690:                 static SNSS_RETURN_CODE 
691:                 SNSS_ReadSoundBlock (SNSS_FILE *snssFile)
692:                 {
693:                    SnssBlockHeader header;
694:                 
695:                    if (SNSS_ReadBlockHeader (&header, snssFile) != SNSS_OK)
696:                    {
697:                       return SNSS_READ_FAILED;
698:                    }
699:                 
700:                    if (fread (snssFile->soundBlock.soundRegisters, MIN (header.blockLength, 0x16), 1, snssFile->fp) != 1)
9D021C0C  8E270000   LW A3, 0(S1)
9D021C1C  2C450017   SLTIU A1, V0, 23
701:                    {
702:                       return SNSS_READ_FAILED;
9D021C3C  38420001   XORI V0, V0, 1
703:                    }
704:                 
705:                    return SNSS_OK;
706:                 }
707:                 
708:                 /**************************************************************************/
709:                 
710:                 static SNSS_RETURN_CODE 
711:                 SNSS_WriteSoundBlock (SNSS_FILE *snssFile)
712:                 {
713:                    SnssBlockHeader header;
714:                    SNSS_RETURN_CODE returnCode;
715:                 
716:                    strcpy (header.tag, "SOUN");
9D021F10  3C024E55   LUI V0, 20053
717:                    header.blockVersion = SNSS_BLOCK_VERSION;
9D021F0C  24120001   ADDIU S2, ZERO, 1
9D021F20  AFB20018   SW S2, 24(SP)
718:                    header.blockLength = SOUND_BLOCK_LENGTH;
9D021F24  24020016   ADDIU V0, ZERO, 22
719:                 
720:                    if ((returnCode = SNSS_WriteBlockHeader (&header, snssFile)) != SNSS_OK)
721:                    {
722:                       return returnCode;
723:                    }
724:                 
725:                    if (fwrite (snssFile->soundBlock.soundRegisters, SOUND_BLOCK_LENGTH, 1, snssFile->fp) != 1)
9D021F80  8E270000   LW A3, 0(S1)
726:                    {
727:                       return SNSS_WRITE_FAILED;
728:                    }
729:                 
730:                    snssFile->headerBlock.numberOfBlocks++;
9D021F9C  8E220010   LW V0, 16(S1)
9D021FA4  24420001   ADDIU V0, V0, 1
9D022094  0B4087E8   J 0x9D021FA0
9D022098  8E220010   LW V0, 16(S1)
9D022328  0B4087E8   J 0x9D021FA0
9D02232C  8E220010   LW V0, 16(S1)
731:                 
732:                    return SNSS_OK;
9D021FA0  00008021   ADDU S0, ZERO, ZERO
9D021FA4  24420001   ADDIU V0, V0, 1
733:                 }
734:                 
735:                 /**************************************************************************/
736:                 /* general functions for reading and writing SNSS data blocks */
737:                 /**************************************************************************/
738:                 
739:                 SNSS_RETURN_CODE
740:                 SNSS_ReadBlock (SNSS_FILE *snssFile, SNSS_BLOCK_TYPE blockType)
741:                 {
9D021A88  27BDFFB8   ADDIU SP, SP, -72
9D021A8C  AFBF0044   SW RA, 68(SP)
9D021A90  AFB30040   SW S3, 64(SP)
9D021A94  AFB2003C   SW S2, 60(SP)
9D021A98  AFB10038   SW S1, 56(SP)
742:                    switch (blockType)
9D021A9C  2CA20006   SLTIU V0, A1, 6
9D021AA0  104000EF   BEQ V0, ZERO, 0x9D021E60
9D021AA4  AFB00034   SW S0, 52(SP)
9D021AA8  00052880   SLL A1, A1, 2
9D021AAC  3C029D02   LUI V0, -25342
9D021AB0  24421AC4   ADDIU V0, V0, 6852
9D021AB4  00452821   ADDU A1, V0, A1
9D021AB8  8CA20000   LW V0, 0(A1)
9D021ABC  00400008   JR V0
9D021AC0  00808821   ADDU S1, A0, ZERO
743:                    {
744:                    case SNSS_BASR:
745:                       return SNSS_ReadBaseBlock (snssFile);
9D021C48  0F4083F8   JAL .LFB19, SNSS_ReadBaseBlock, .Ltext0
9D021C4C  00000000   NOP
9D021C50  00408021   ADDU S0, V0, ZERO
746:                 
747:                    case SNSS_VRAM:
748:                       return SNSS_ReadVramBlock (snssFile);
749:                 
750:                    case SNSS_SRAM:
751:                       return SNSS_ReadSramBlock (snssFile);
9D021E58  0B4086EF   J 0x9D021BBC
9D021E5C  00008021   ADDU S0, ZERO, ZERO
752:                 
753:                    case SNSS_MPRD:
754:                       return SNSS_ReadMapperBlock (snssFile);
755:                 
756:                    case SNSS_CNTR:
757:                       return SNSS_ReadControllersBlock (snssFile);
758:                 
759:                    case SNSS_SOUN:
760:                       return SNSS_ReadSoundBlock (snssFile);
761:                 
762:                    case SNSS_UNKNOWN_BLOCK:
763:                    default:
764:                        return SNSS_UNSUPPORTED_BLOCK;
9D021E60  0B4086EF   J 0x9D021BBC
9D021E64  24100007   ADDIU S0, ZERO, 7
765:                    }
766:                 }
9D021BBC  02001021   ADDU V0, S0, ZERO
9D021BC0  8FBF0044   LW RA, 68(SP)
9D021BC4  8FB30040   LW S3, 64(SP)
9D021BC8  8FB2003C   LW S2, 60(SP)
9D021BCC  8FB10038   LW S1, 56(SP)
9D021BD0  8FB00034   LW S0, 52(SP)
9D021BD4  03E00008   JR RA
9D021BD8  27BD0048   ADDIU SP, SP, 72
9D021C54  02001021   ADDU V0, S0, ZERO
9D021C58  8FBF0044   LW RA, 68(SP)
9D021C5C  8FB30040   LW S3, 64(SP)
9D021C60  8FB2003C   LW S2, 60(SP)
9D021C64  8FB10038   LW S1, 56(SP)
9D021C68  8FB00034   LW S0, 52(SP)
9D021C6C  03E00008   JR RA
9D021C70  27BD0048   ADDIU SP, SP, 72
9D021C74  8C870000   LW A3, 0(A0)
9D021C78  27A40020   ADDIU A0, SP, 32
9D021C7C  2405000C   ADDIU A1, ZERO, 12
9D021C80  0F40C161   JAL .Letext0, .LFE85, fread
9D021C84  24060001   ADDIU A2, ZERO, 1
9D021C88  00409021   ADDU S2, V0, ZERO
9D021C8C  24020001   ADDIU V0, ZERO, 1
9D021C90  1642FFCA   BNE S2, V0, 0x9D021BBC
9D021C94  24100004   ADDIU S0, ZERO, 4
9D021C98  27A40010   ADDIU A0, SP, 16
9D021C9C  27A50020   ADDIU A1, SP, 32
9D021CA0  0F40D073   JAL strncpy
9D021CA4  24060004   ADDIU A2, ZERO, 4
9D021CA8  8E270000   LW A3, 0(S1)
9D021CAC  8FB30028   LW S3, 40(SP)
9D021CB0  7C1398A0   WSBH S3, S3
9D021CB4  00339C02   ROTR S3, S3, 16
9D021CB8  2E654001   SLTIU A1, S3, 16385
9D021CBC  26241948   ADDIU A0, S1, 6472
9D021CC0  24024000   ADDIU V0, ZERO, 16384
9D021CC4  0265100B   MOVN V0, S3, A1
9D021CC8  00402821   ADDU A1, V0, ZERO
9D021CCC  24060001   ADDIU A2, ZERO, 1
9D021CD0  A3A00014   SB ZERO, 20(SP)
9D021CD4  8FA20024   LW V0, 36(SP)
9D021CD8  7C0210A0   WSBH V0, V0
9D021CDC  00221402   ROTR V0, V0, 16
9D021CE0  AFB3001C   SW S3, 28(SP)
9D021CE4  0F40C161   JAL .Letext0, .LFE85, fread
9D021CE8  AFA20018   SW V0, 24(SP)
9D021CEC  1452FFB4   BNE V0, S2, 0x9D021BC0
9D021CF0  02001021   ADDU V0, S0, ZERO
9D021CF4  A6331946   SH S3, 6470(S1)
9D021CF8  0B4086EF   J 0x9D021BBC
9D021CFC  00008021   ADDU S0, ZERO, ZERO
9D021D00  8C870000   LW A3, 0(A0)
9D021D04  27A40020   ADDIU A0, SP, 32
9D021D08  2405000C   ADDIU A1, ZERO, 12
9D021D0C  0F40C161   JAL .Letext0, .LFE85, fread
9D021D10  24060001   ADDIU A2, ZERO, 1
9D021D14  00409021   ADDU S2, V0, ZERO
9D021D18  24020001   ADDIU V0, ZERO, 1
9D021D1C  1642FFA7   BNE S2, V0, 0x9D021BBC
9D021D20  24100004   ADDIU S0, ZERO, 4
9D021D24  27A40010   ADDIU A0, SP, 16
9D021D28  27A50020   ADDIU A1, SP, 32
9D021D2C  0F40D073   JAL strncpy
9D021D30  24060004   ADDIU A2, ZERO, 4
9D021D34  8E270000   LW A3, 0(S1)
9D021D38  2624594A   ADDIU A0, S1, 22858
9D021D3C  24050001   ADDIU A1, ZERO, 1
9D021D40  24060001   ADDIU A2, ZERO, 1
9D021D44  8FA30024   LW V1, 36(SP)
9D021D48  7C0318A0   WSBH V1, V1
9D021D4C  00231C02   ROTR V1, V1, 16
9D021D50  8FA20028   LW V0, 40(SP)
9D021D54  7C0210A0   WSBH V0, V0
9D021D58  00221402   ROTR V0, V0, 16
9D021D5C  A3A00014   SB ZERO, 20(SP)
9D021D60  AFA30018   SW V1, 24(SP)
9D021D64  0F40C161   JAL .Letext0, .LFE85, fread
9D021D68  AFA2001C   SW V0, 28(SP)
9D021D6C  1052002D   BEQ V0, S2, 0x9D021E24
9D021D70  00408021   ADDU S0, V0, ZERO
9D021D74  0B4086EF   J 0x9D021BBC
9D021D78  24100004   ADDIU S0, ZERO, 4
9D021D7C  8C870000   LW A3, 0(A0)
9D021D80  27A40020   ADDIU A0, SP, 32
9D021D84  2405000C   ADDIU A1, ZERO, 12
9D021D88  0F40C161   JAL .Letext0, .LFE85, fread
9D021D8C  24060001   ADDIU A2, ZERO, 1
9D021D90  00409021   ADDU S2, V0, ZERO
9D021D94  24020001   ADDIU V0, ZERO, 1
9D021D98  1642FF88   BNE S2, V0, 0x9D021BBC
9D021D9C  24100004   ADDIU S0, ZERO, 4
9D021DA0  27A40010   ADDIU A0, SP, 16
9D021DA4  27A50020   ADDIU A1, SP, 32
9D021DA8  0F40D073   JAL strncpy
9D021DAC  24060004   ADDIU A2, ZERO, 4
9D021DB0  24040098   ADDIU A0, ZERO, 152
9D021DB4  8FA30024   LW V1, 36(SP)
9D021DB8  7C0318A0   WSBH V1, V1
9D021DBC  00231C02   ROTR V1, V1, 16
9D021DC0  8FA20028   LW V0, 40(SP)
9D021DC4  7C0210A0   WSBH V0, V0
9D021DC8  00221402   ROTR V0, V0, 16
9D021DCC  A3A00014   SB ZERO, 20(SP)
9D021DD0  AFA30018   SW V1, 24(SP)
9D021DD4  0F40AB4D   JAL .Letext0, .LFE16, malloc
9D021DD8  AFA2001C   SW V0, 28(SP)
9D021DDC  00409821   ADDU S3, V0, ZERO
9D021DE0  1040FF76   BEQ V0, ZERO, 0x9D021BBC
9D021DE4  24100006   ADDIU S0, ZERO, 6
9D021DE8  8FA2001C   LW V0, 28(SP)
9D021DEC  8E270000   LW A3, 0(S1)
9D021DF0  2C450099   SLTIU A1, V0, 153
9D021DF4  02602021   ADDU A0, S3, ZERO
9D021DF8  24030098   ADDIU V1, ZERO, 152
9D021DFC  0045180B   MOVN V1, V0, A1
9D021E00  00602821   ADDU A1, V1, ZERO
9D021E04  0F40C161   JAL .Letext0, .LFE85, fread
9D021E08  24060001   ADDIU A2, ZERO, 1
9D021E0C  5052FF33   BEQL V0, S2, .LBB160, .LBB162, .LBB163
9D021E10  966D0000   LHU T5, 0(S3)
9D021E14  0F40C359   JAL free
9D021E18  02602021   ADDU A0, S3, ZERO
9D021E1C  0B4086EF   J 0x9D021BBC
9D021E20  24100004   ADDIU S0, ZERO, 4
9D021E24  8E270000   LW A3, 0(S1)
9D021E28  8FB2001C   LW S2, 28(SP)
9D021E2C  2652FFFF   ADDIU S2, S2, -1
9D021E30  2E452001   SLTIU A1, S2, 8193
9D021E34  2624594B   ADDIU A0, S1, 22859
9D021E38  24022000   ADDIU V0, ZERO, 8192
9D021E3C  0245100B   MOVN V0, S2, A1
9D021E40  00402821   ADDU A1, V0, ZERO
9D021E44  0F40C161   JAL .Letext0, .LFE85, fread
9D021E48  24060001   ADDIU A2, ZERO, 1
9D021E4C  5450FF5B   BNEL V0, S0, 0x9D021BBC
9D021E50  24100004   ADDIU S0, ZERO, 4
9D021E54  A6325948   SH S2, 22856(S1)
9D021E58  0B4086EF   J 0x9D021BBC
9D021E5C  00008021   ADDU S0, ZERO, ZERO
9D021E60  0B4086EF   J 0x9D021BBC
9D021E64  24100007   ADDIU S0, ZERO, 7
767:                 
768:                 /**************************************************************************/
769:                 
770:                 SNSS_RETURN_CODE
771:                 SNSS_WriteBlock (SNSS_FILE *snssFile, SNSS_BLOCK_TYPE blockType)
772:                 {
9D021E68  27BDFF18   ADDIU SP, SP, -232
9D021E6C  AFBF00E4   SW RA, 228(SP)
9D021E70  AFB700E0   SW S7, 224(SP)
9D021E74  AFB600DC   SW S6, 220(SP)
9D021E78  AFB500D8   SW S5, 216(SP)
9D021E7C  AFB400D4   SW S4, 212(SP)
9D021E80  AFB300D0   SW S3, 208(SP)
9D021E84  AFB200CC   SW S2, 204(SP)
9D021E88  AFB100C8   SW S1, 200(SP)
773:                    switch (blockType)
9D021E8C  2CA20006   SLTIU V0, A1, 6
9D021E90  10400130   BEQ V0, ZERO, 0x9D022354
9D021E94  AFB000C4   SW S0, 196(SP)
9D021E98  00052880   SLL A1, A1, 2
9D021E9C  3C029D02   LUI V0, -25342
9D021EA0  24421EB4   ADDIU V0, V0, 7860
9D021EA4  00452821   ADDU A1, V0, A1
9D021EA8  8CA20000   LW V0, 0(A1)
9D021EAC  00400008   JR V0
9D021EB0  00808821   ADDU S1, A0, ZERO
774:                    {
775:                    case SNSS_BASR:
776:                       return SNSS_WriteBaseBlock (snssFile);
9D021FB0  0F4084AB   JAL .LFB20, SNSS_WriteBaseBlock, .LFE19
9D021FB4  00000000   NOP
9D021FB8  00408021   ADDU S0, V0, ZERO
777:                 
778:                    case SNSS_VRAM:
779:                       return SNSS_WriteVramBlock (snssFile);
780:                 
781:                    case SNSS_SRAM:
782:                       return SNSS_WriteSramBlock (snssFile);
783:                 
784:                    case SNSS_MPRD:
785:                       return SNSS_WriteMapperBlock (snssFile);
786:                 
787:                    case SNSS_CNTR:
788:                       return SNSS_WriteControllersBlock (snssFile);
9D021ECC  00008021   ADDU S0, ZERO, ZERO
789:                 
790:                    case SNSS_SOUN:
791:                       return SNSS_WriteSoundBlock (snssFile);
792:                 
793:                    case SNSS_UNKNOWN_BLOCK:
794:                    default:
795:                        return SNSS_UNSUPPORTED_BLOCK;
9D022354  0B4087B4   J 0x9D021ED0
796:                    }
797:                 }
9D021ED0  02001021   ADDU V0, S0, ZERO
9D021ED4  8FBF00E4   LW RA, 228(SP)
9D021ED8  8FB700E0   LW S7, 224(SP)
9D021EDC  8FB600DC   LW S6, 220(SP)
9D021EE0  8FB500D8   LW S5, 216(SP)
9D021EE4  8FB400D4   LW S4, 212(SP)
9D021EE8  8FB300D0   LW S3, 208(SP)
9D021EEC  8FB200CC   LW S2, 204(SP)
9D021EF0  8FB100C8   LW S1, 200(SP)
9D021EF4  8FB000C4   LW S0, 196(SP)
9D021EF8  03E00008   JR RA
9D021EFC  27BD00E8   ADDIU SP, SP, 232
9D021FBC  02001021   ADDU V0, S0, ZERO
9D021FC0  8FBF00E4   LW RA, 228(SP)
9D021FC4  8FB700E0   LW S7, 224(SP)
9D021FC8  8FB600DC   LW S6, 220(SP)
9D021FCC  8FB500D8   LW S5, 216(SP)
9D021FD0  8FB400D4   LW S4, 212(SP)
9D021FD4  8FB300D0   LW S3, 208(SP)
9D021FD8  8FB200CC   LW S2, 204(SP)
9D021FDC  8FB100C8   LW S1, 200(SP)
9D021FE0  8FB000C4   LW S0, 196(SP)
9D021FE4  03E00008   JR RA
9D021FE8  27BD00E8   ADDIU SP, SP, 232
9D021FEC  94901946   LHU S0, 6470(A0)
9D021FF0  27A400A8   ADDIU A0, SP, 168
9D021FF4  27A50010   ADDIU A1, SP, 16
9D021FF8  24060004   ADDIU A2, ZERO, 4
9D021FFC  24120001   ADDIU S2, ZERO, 1
9D022000  3C024D41   LUI V0, 19777
9D022004  24425256   ADDIU V0, V0, 21078
9D022008  AFA20010   SW V0, 16(SP)
9D02200C  A3A00014   SB ZERO, 20(SP)
9D022010  AFB20018   SW S2, 24(SP)
9D022014  0F40D073   JAL strncpy
9D022018  AFB0001C   SW S0, 28(SP)
9D02201C  8E270000   LW A3, 0(S1)
9D022020  7C1010A0   WSBH V0, S0
9D022024  00221402   ROTR V0, V0, 16
9D022028  00024A02   SRL T1, V0, 8
9D02202C  00024402   SRL T0, V0, 16
9D022030  00021E02   SRL V1, V0, 24
9D022034  27A400A8   ADDIU A0, SP, 168
9D022038  2405000C   ADDIU A1, ZERO, 12
9D02203C  24060001   ADDIU A2, ZERO, 1
9D022040  A3A000AC   SB ZERO, 172(SP)
9D022044  A3A000AD   SB ZERO, 173(SP)
9D022048  A3A000AE   SB ZERO, 174(SP)
9D02204C  240A0001   ADDIU T2, ZERO, 1
9D022050  A3AA00AF   SB T2, 175(SP)
9D022054  AFA200B8   SW V0, 184(SP)
9D022058  A3A200B0   SB V0, 176(SP)
9D02205C  A3A900B1   SB T1, 177(SP)
9D022060  A3A800B2   SB T0, 178(SP)
9D022064  0F40DB57   JAL fwrite
9D022068  A3A300B3   SB V1, 179(SP)
9D02206C  00409821   ADDU S3, V0, ZERO
9D022070  1452FF97   BNE V0, S2, 0x9D021ED0
9D022074  24100005   ADDIU S0, ZERO, 5
9D022078  96251946   LHU A1, 6470(S1)
9D02207C  8E270000   LW A3, 0(S1)
9D022080  26241948   ADDIU A0, S1, 6472
9D022084  0F40DB57   JAL fwrite
9D022088  24060001   ADDIU A2, ZERO, 1
9D02208C  5453FF91   BNEL V0, S3, 0x9D021ED4
9D022090  02001021   ADDU V0, S0, ZERO
9D022094  0B4087E8   J 0x9D021FA0
9D022098  8E220010   LW V0, 16(S1)
9D02209C  94905948   LHU S0, 22856(A0)
9D0220A0  26100001   ADDIU S0, S0, 1
9D0220A4  27A400A8   ADDIU A0, SP, 168
9D0220A8  27A50010   ADDIU A1, SP, 16
9D0220AC  24060004   ADDIU A2, ZERO, 4
9D0220B0  24120001   ADDIU S2, ZERO, 1
9D0220B4  3C024D41   LUI V0, 19777
9D0220B8  24425253   ADDIU V0, V0, 21075
9D0220BC  AFA20010   SW V0, 16(SP)
9D0220C0  A3A00014   SB ZERO, 20(SP)
9D0220C4  AFB20018   SW S2, 24(SP)
9D0220C8  0F40D073   JAL strncpy
9D0220CC  AFB0001C   SW S0, 28(SP)
9D0220D0  8E270000   LW A3, 0(S1)
9D0220D4  7C1010A0   WSBH V0, S0
9D0220D8  00221402   ROTR V0, V0, 16
9D0220DC  00024A02   SRL T1, V0, 8
9D0220E0  00024402   SRL T0, V0, 16
9D0220E4  00021E02   SRL V1, V0, 24
9D0220E8  27A400A8   ADDIU A0, SP, 168
9D0220EC  2405000C   ADDIU A1, ZERO, 12
9D0220F0  24060001   ADDIU A2, ZERO, 1
9D0220F4  A3A000AC   SB ZERO, 172(SP)
9D0220F8  A3A000AD   SB ZERO, 173(SP)
9D0220FC  A3A000AE   SB ZERO, 174(SP)
9D022100  240A0001   ADDIU T2, ZERO, 1
9D022104  A3AA00AF   SB T2, 175(SP)
9D022108  AFA200B8   SW V0, 184(SP)
9D02210C  A3A200B0   SB V0, 176(SP)
9D022110  A3A900B1   SB T1, 177(SP)
9D022114  A3A800B2   SB T0, 178(SP)
9D022118  0F40DB57   JAL fwrite
9D02211C  A3A300B3   SB V1, 179(SP)
9D022120  00409821   ADDU S3, V0, ZERO
9D022124  1452FF6A   BNE V0, S2, 0x9D021ED0
9D022128  24100005   ADDIU S0, ZERO, 5
9D02212C  8E270000   LW A3, 0(S1)
9D022130  2624594A   ADDIU A0, S1, 22858
9D022134  24050001   ADDIU A1, ZERO, 1
9D022138  0F40DB57   JAL fwrite
9D02213C  24060001   ADDIU A2, ZERO, 1
9D022140  1053007B   BEQ V0, S3, 0x9D022330
9D022144  00408021   ADDU S0, V0, ZERO
9D022148  0B4087B4   J 0x9D021ED0
9D02214C  24100005   ADDIU S0, ZERO, 5
9D022150  27A40010   ADDIU A0, SP, 16
9D022154  27A500A8   ADDIU A1, SP, 168
9D022158  24060004   ADDIU A2, ZERO, 4
9D02215C  24120001   ADDIU S2, ZERO, 1
9D022160  3C024452   LUI V0, 17490
9D022164  2442504D   ADDIU V0, V0, 20557
9D022168  AFA200A8   SW V0, 168(SP)
9D02216C  A3A000AC   SB ZERO, 172(SP)
9D022170  AFB200B0   SW S2, 176(SP)
9D022174  24020098   ADDIU V0, ZERO, 152
9D022178  0F40D073   JAL strncpy
9D02217C  AFA200B4   SW V0, 180(SP)
9D022180  8E270000   LW A3, 0(S1)
9D022184  27A40010   ADDIU A0, SP, 16
9D022188  2405000C   ADDIU A1, ZERO, 12
9D02218C  24060001   ADDIU A2, ZERO, 1
9D022190  A3A00014   SB ZERO, 20(SP)
9D022194  A3A00015   SB ZERO, 21(SP)
9D022198  A3A00016   SB ZERO, 22(SP)
9D02219C  24020001   ADDIU V0, ZERO, 1
9D0221A0  A3A20017   SB V0, 23(SP)
9D0221A4  3C029800   LUI V0, -26624
9D0221A8  AFA200B8   SW V0, 184(SP)
9D0221AC  A3A00018   SB ZERO, 24(SP)
9D0221B0  A3A00019   SB ZERO, 25(SP)
9D0221B4  A3A0001A   SB ZERO, 26(SP)
9D0221B8  2402FF98   ADDIU V0, ZERO, -104
9D0221BC  0F40DB57   JAL fwrite
9D0221C0  A3A2001B   SB V0, 27(SP)
9D0221C4  1452FF42   BNE V0, S2, 0x9D021ED0
9D0221C8  24100005   ADDIU S0, ZERO, 5
9D0221CC  962D794C   LHU T5, 31052(S1)
9D0221D0  962C794E   LHU T4, 31054(S1)
9D0221D4  7C0D68A0   WSBH T5, T5
9D0221D8  7C0C60A0   WSBH T4, T4
9D0221DC  962B7950   LHU T3, 31056(S1)
9D0221E0  962A7952   LHU T2, 31058(S1)
9D0221E4  7C0B58A0   WSBH T3, T3
9D0221E8  7C0A50A0   WSBH T2, T2
9D0221EC  96297954   LHU T1, 31060(S1)
9D0221F0  96287956   LHU T0, 31062(S1)
9D0221F4  7C0948A0   WSBH T1, T1
9D0221F8  7C0840A0   WSBH T0, T0
9D0221FC  96277958   LHU A3, 31064(S1)
9D022200  9626795A   LHU A2, 31066(S1)
9D022204  7C0738A0   WSBH A3, A3
9D022208  7C0630A0   WSBH A2, A2
9D02220C  9625795C   LHU A1, 31068(S1)
9D022210  9623795E   LHU V1, 31070(S1)
9D022214  7C0528A0   WSBH A1, A1
9D022218  7C0318A0   WSBH V1, V1
9D02221C  96227960   LHU V0, 31072(S1)
9D022220  96247962   LHU A0, 31074(S1)
9D022224  7C0210A0   WSBH V0, V0
9D022228  7C0420A0   WSBH A0, A0
9D02222C  000DBA02   SRL S7, T5, 8
9D022230  000CB202   SRL S6, T4, 8
9D022234  000BAA02   SRL S5, T3, 8
9D022238  000AA202   SRL S4, T2, 8
9D02223C  0009FA02   SRL RA, T1, 8
9D022240  00089A02   SRL S3, T0, 8
9D022244  00079202   SRL S2, A3, 8
9D022248  00068202   SRL S0, A2, 8
9D02224C  0005CA02   SRL T9, A1, 8
9D022250  0003C202   SRL T8, V1, 8
9D022254  00027A02   SRL T7, V0, 8
9D022258  00047202   SRL T6, A0, 8
9D02225C  A3AD0010   SB T5, 16(SP)
9D022260  A3B70011   SB S7, 17(SP)
9D022264  A3AC0012   SB T4, 18(SP)
9D022268  A3B60013   SB S6, 19(SP)
9D02226C  A3AB0014   SB T3, 20(SP)
9D022270  A3B50015   SB S5, 21(SP)
9D022274  A3AA0016   SB T2, 22(SP)
9D022278  A3B40017   SB S4, 23(SP)
9D02227C  A3A90018   SB T1, 24(SP)
9D022280  A3BF0019   SB RA, 25(SP)
9D022284  A3A8001A   SB T0, 26(SP)
9D022288  A3B3001B   SB S3, 27(SP)
9D02228C  A3A7001C   SB A3, 28(SP)
9D022290  A3B2001D   SB S2, 29(SP)
9D022294  A3A6001E   SB A2, 30(SP)
9D022298  A3B0001F   SB S0, 31(SP)
9D02229C  A3A50020   SB A1, 32(SP)
9D0222A0  A3B90021   SB T9, 33(SP)
9D0222A4  A3A30022   SB V1, 34(SP)
9D0222A8  A3B80023   SB T8, 35(SP)
9D0222AC  A3A20024   SB V0, 36(SP)
9D0222B0  A3AF0025   SB T7, 37(SP)
9D0222B4  26227964   ADDIU V0, S1, 31076
9D0222B8  A7A400B8   SH A0, 184(SP)
9D0222BC  27A30028   ADDIU V1, SP, 40
9D0222C0  A3A40026   SB A0, 38(SP)
9D0222C4  A3AE0027   SB T6, 39(SP)
9D0222C8  262879E4   ADDIU T0, S1, 31204
9D0222CC  88470003   LWL A3, 3(V0)
9D0222D0  88460007   LWL A2, 7(V0)
9D0222D4  8845000B   LWL A1, 11(V0)
9D0222D8  8844000F   LWL A0, 15(V0)
9D0222DC  98470000   LWR A3, 0(V0)
9D0222E0  98460004   LWR A2, 4(V0)
9D0222E4  98450008   LWR A1, 8(V0)
9D0222E8  9844000C   LWR A0, 12(V0)
9D0222EC  24420010   ADDIU V0, V0, 16
9D0222F0  AC670000   SW A3, 0(V1)
9D0222F4  AC660004   SW A2, 4(V1)
9D0222F8  AC650008   SW A1, 8(V1)
9D0222FC  AC64000C   SW A0, 12(V1)
9D022300  1448FFF2   BNE V0, T0, 0x9D0222CC
9D022304  24630010   ADDIU V1, V1, 16
9D022308  8E270000   LW A3, 0(S1)
9D02230C  27A40010   ADDIU A0, SP, 16
9D022310  24050098   ADDIU A1, ZERO, 152
9D022314  0F40DB57   JAL fwrite
9D022318  24060001   ADDIU A2, ZERO, 1
9D02231C  24030001   ADDIU V1, ZERO, 1
9D022320  1443FEEB   BNE V0, V1, 0x9D021ED0
9D022324  24100005   ADDIU S0, ZERO, 5
9D022328  0B4087E8   J 0x9D021FA0
9D02232C  8E220010   LW V0, 16(S1)
9D022330  96255948   LHU A1, 22856(S1)
9D022334  8E270000   LW A3, 0(S1)
9D022338  2624594B   ADDIU A0, S1, 22859
9D02233C  0F40DB57   JAL fwrite
9D022340  24060001   ADDIU A2, ZERO, 1
9D022344  5050FF16   BEQL V0, S0, 0x9D021FA0
9D022348  8E220010   LW V0, 16(S1)
9D02234C  0B4087B4   J 0x9D021ED0
9D022350  24100005   ADDIU S0, ZERO, 5
9D022354  0B4087B4   J 0x9D021ED0
9D022358  24100007   ADDIU S0, ZERO, 7
798:                 
799:                 /*
800:                 ** $Log: libsnss.c,v $
801:                 ** Revision 1.2  2001/04/27 14:37:11  neil
802:                 ** wheeee
803:                 **
804:                 ** Revision 1.1  2001/04/27 12:54:40  neil
805:                 ** blah
806:                 **
807:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
808:                 ** initial
809:                 **
810:                 ** Revision 1.1  2000/10/24 12:19:01  matt
811:                 ** changed directory structure
812:                 **
813:                 ** Revision 1.9  2000/10/10 13:03:54  matt
814:                 ** Mr. Clean makes a guest appearance
815:                 **
816:                 ** Revision 1.8  2000/08/16 02:58:34  matt
817:                 ** random cleanups
818:                 **
819:                 ** Revision 1.7  2000/07/17 01:52:27  matt
820:                 ** made sure last line of all source files is a newline
821:                 **
822:                 ** Revision 1.6  2000/07/10 01:54:16  matt
823:                 ** state is now zeroed when it is allocated
824:                 **
825:                 ** Revision 1.5  2000/07/09 15:37:21  matt
826:                 ** all block read/write calls now pass through a common handler
827:                 **
828:                 ** Revision 1.4  2000/07/09 03:39:06  matt
829:                 ** minor modifications
830:                 **
831:                 ** Revision 1.3  2000/07/08 16:01:39  matt
832:                 ** added bald's changes, made error checking more robust
833:                 **
834:                 ** Revision 1.2  2000/07/04 04:46:06  matt
835:                 ** simplified handling of SNSS states
836:                 **
837:                 ** Revision 1.1  2000/06/29 14:13:28  matt
838:                 ** initial revision
839:                 **
840:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/gui.c  -------------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** gui.c
21:                  **
22:                  ** GUI routines
23:                  ** $Id: gui.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdio.h>
27:                  #include <string.h>
28:                  #include <stdarg.h>
29:                  #include <noftypes.h>
30:                  #include <nes_ppu.h>
31:                  #include <nes_apu.h>
32:                  #include <nesinput.h>
33:                  #include <nes.h>
34:                  #include <log.h>
35:                  #include <osd.h>
36:                  
37:                  #include <bitmap.h>
38:                  
39:                  #include <gui.h>
40:                  #include <gui_elem.h>
41:                  #include <vid_drv.h>
42:                  
43:                  /* TODO: oh god */
44:                  /* 8-bit GUI color table */
45:                  rgb_t gui_pal[GUI_TOTALCOLORS] =
46:                  {
47:                     { 0x00, 0x00, 0x00 }, /* black      */
48:                     { 0x3F, 0x3F, 0x3F }, /* dark gray  */
49:                     { 0x7F, 0x7F, 0x7F }, /* gray       */
50:                     { 0xBF, 0xBF, 0xBF }, /* light gray */
51:                     { 0xFF, 0xFF, 0xFF }, /* white      */
52:                     { 0xFF, 0x00, 0x00 }, /* red        */
53:                     { 0x00, 0xFF, 0x00 }, /* green      */
54:                     { 0x00, 0x00, 0xFF }, /* blue       */
55:                     { 0xFF, 0xFF, 0x00 }, /* yellow     */
56:                     { 0xFF, 0xAF, 0x00 }, /* orange     */
57:                     { 0xFF, 0x00, 0xFF }, /* purple     */
58:                     { 0x3F, 0x7F, 0x7F }, /* teal       */
59:                     { 0x00, 0x2A, 0x00 }, /* dk. green  */
60:                     { 0x00, 0x00, 0x3F }  /* dark blue  */
61:                  };
62:                  
63:                  /**************************************************************/
64:                  #include <pcx.h>
65:                  #include <nesstate.h>
66:                  static bool option_drawsprites = true;
67:                  
68:                  /* save a PCX snapshot */
69:                  void gui_savesnap(void)
70:                  {
9D023164  27BDFDE8   ADDIU SP, SP, -536
9D023168  AFBF0214   SW RA, 532(SP)
71:                     char filename[PATH_MAX];
72:                     nes_t *nes = nes_getcontextptr();
9D02316C  0F4094AC   JAL nes_getcontextptr
9D023170  AFB00210   SW S0, 528(SP)
73:                  
74:                     //if (osd_makesnapname(filename, PATH_MAX) < 0)
75:                     //   return;
76:                  
77:                     if (pcx_write(filename, vid_getbuffer(), nes->ppu->curpal)) 
9D023174  0F40B82F   JAL vid_getbuffer
9D023178  00408021   ADDU S0, V0, ZERO
9D02317C  8E060304   LW A2, 772(S0)
9D023180  27A40010   ADDIU A0, SP, 16
9D023184  00402821   ADDU A1, V0, ZERO
9D023188  0F40C496   JAL pcx_write
9D02318C  24C611AC   ADDIU A2, A2, 4524
9D023190  10400004   BEQ V0, ZERO, 0x9D0231A4
9D023194  8FBF0214   LW RA, 532(SP)
78:                        return;
79:                  
80:                     gui_sendmsg(GUI_GREEN, "Screen saved to %s", filename);
9D0231A4  240400C6   ADDIU A0, ZERO, 198
9D0231A8  3C059D03   LUI A1, -25341
9D0231AC  24A546EC   ADDIU A1, A1, 18156
9D0231B0  0F408C43   JAL gui_sendmsg
9D0231B4  27A60010   ADDIU A2, SP, 16
81:                  }
9D023198  8FB00210   LW S0, 528(SP)
9D02319C  03E00008   JR RA
9D0231A0  27BD0218   ADDIU SP, SP, 536
9D0231B8  8FBF0214   LW RA, 532(SP)
9D0231BC  8FB00210   LW S0, 528(SP)
9D0231C0  03E00008   JR RA
9D0231C4  27BD0218   ADDIU SP, SP, 536
82:                  
83:                  /* Show/hide sprites (hiding sprites useful for making maps) */
84:                  void gui_togglesprites(void)
85:                  {
9D0231C8  27BDFFE8   ADDIU SP, SP, -24
9D0231CC  AFBF0014   SW RA, 20(SP)
86:                     option_drawsprites ^= true;
9D0231D0  8F828028   LW V0, -32728(GP)
9D0231D4  38420001   XORI V0, V0, 1
87:                     ppu_displaysprites(option_drawsprites);
9D0231D8  00402021   ADDU A0, V0, ZERO
9D0231DC  0F406CF2   JAL ppu_displaysprites
9D0231E0  AF828028   SW V0, -32728(GP)
88:                     gui_sendmsg(GUI_GREEN, "Sprites %s", option_drawsprites ? "displayed" : "hidden");
9D0231E4  8F828028   LW V0, -32728(GP)
9D0231E8  14400008   BNE V0, ZERO, .LVL293
9D0231EC  3C069D03   LUI A2, -25341
9D0231F0  24C6470C   ADDIU A2, A2, 18188
9D0231F4  240400C6   ADDIU A0, ZERO, 198
9D0231F8  3C059D03   LUI A1, -25341
9D0231FC  24A54714   ADDIU A1, A1, 18196
9D023204  0B408C43   J gui_sendmsg
9D023208  27BD0018   ADDIU SP, SP, 24
9D02320C  3C069D03   LUI A2, -25341
9D023210  24C64700   ADDIU A2, A2, 18176
9D023214  240400C6   ADDIU A0, ZERO, 198
9D023218  3C059D03   LUI A1, -25341
9D02321C  24A54714   ADDIU A1, A1, 18196
9D023224  0B408C43   J gui_sendmsg
9D023228  27BD0018   ADDIU SP, SP, 24
89:                  }
9D023200  8FBF0014   LW RA, 20(SP)
9D023220  8FBF0014   LW RA, 20(SP)
9D023224  0B408C43   J gui_sendmsg
9D023228  27BD0018   ADDIU SP, SP, 24
90:                  
91:                  /* Set the frameskip policy */
92:                  void gui_togglefs(void)
93:                  {
9D02322C  27BDFFE8   ADDIU SP, SP, -24
9D023230  AFBF0014   SW RA, 20(SP)
94:                     nes_t *machine = nes_getcontextptr();
9D023234  0F4094AC   JAL nes_getcontextptr
9D023238  00000000   NOP
95:                  
96:                     machine->autoframeskip ^= true;
9D02323C  8C430328   LW V1, 808(V0)
9D023240  38630001   XORI V1, V1, 1
9D023244  AC430328   SW V1, 808(V0)
97:                     if (machine->autoframeskip)
9D023248  14600006   BNE V1, ZERO, .LVL296
9D02324C  240400C8   ADDIU A0, ZERO, 200
98:                        gui_sendmsg(GUI_YELLOW, "automatic frameskip");
9D023264  3C059D03   LUI A1, -25341
9D023268  24A54720   ADDIU A1, A1, 18208
9D023270  0B408C43   J gui_sendmsg
9D023274  27BD0018   ADDIU SP, SP, 24
99:                     else
100:                       gui_sendmsg(GUI_YELLOW, "unthrottled emulation");
9D023250  3C059D03   LUI A1, -25341
9D023254  24A54734   ADDIU A1, A1, 18228
9D02325C  0B408C43   J gui_sendmsg
9D023260  27BD0018   ADDIU SP, SP, 24
101:                 }
9D023258  8FBF0014   LW RA, 20(SP)
9D02326C  8FBF0014   LW RA, 20(SP)
9D023270  0B408C43   J gui_sendmsg
9D023274  27BD0018   ADDIU SP, SP, 24
102:                 
103:                 /* display rom information */
104:                 void gui_displayinfo()
105:                 {
9D023278  27BDFFE8   ADDIU SP, SP, -24
9D02327C  AFBF0014   SW RA, 20(SP)
106:                    gui_sendmsg(GUI_ORANGE, (char *) rom_getinfo(nes_getcontextptr()->rominfo));
9D023280  0F4094AC   JAL nes_getcontextptr
9D023284  00000000   NOP
9D023288  0F40A9B8   JAL rom_getinfo
9D02328C  8C440310   LW A0, 784(V0)
9D023290  00402821   ADDU A1, V0, ZERO
9D023294  240400C9   ADDIU A0, ZERO, 201
9D02329C  0B408C43   J gui_sendmsg
9D0232A0  27BD0018   ADDIU SP, SP, 24
107:                 }
9D023298  8FBF0014   LW RA, 20(SP)
9D02329C  0B408C43   J gui_sendmsg
9D0232A0  27BD0018   ADDIU SP, SP, 24
108:                 
109:                 void gui_toggle_chan(int chan)
110:                 {
9D0232A4  27BDFFD0   ADDIU SP, SP, -48
9D0232A8  AFBF002C   SW RA, 44(SP)
9D0232AC  AFB10028   SW S1, 40(SP)
9D0232B0  AFB00024   SW S0, 36(SP)
111:                 #define  FILL_CHAR   0x7C           /* ASCII 124 '|' */
112:                 #define  BLANK_CHAR  0x7F           /* ASCII 127   [delta] */
113:                    static bool chan_enabled[6] = { true, true, true, true, true, true };
114:                 
115:                    chan_enabled[chan] ^= true;
9D0232B4  3C11A001   LUI S1, -24575
9D0232B8  2630AC9C   ADDIU S0, S1, -21348
9D0232BC  00041080   SLL V0, A0, 2
9D0232C0  02021021   ADDU V0, S0, V0
9D0232C4  8C430000   LW V1, 0(V0)
9D0232C8  38630001   XORI V1, V1, 1
116:                    apu_setchan(chan, chan_enabled[chan]);
9D0232CC  00602821   ADDU A1, V1, ZERO
9D0232D0  0F407934   JAL .LFB7, .LFE6, apu_setchan
9D0232D4  AC430000   SW V1, 0(V0)
117:                 
118:                    gui_sendmsg(GUI_ORANGE, "%ca %cb %cc %cd %ce %cext",
9D0232D8  8E090008   LW T1, 8(S0)
9D0232DC  8E08000C   LW T0, 12(S0)
9D0232E0  8E050010   LW A1, 16(S0)
9D0232E4  8E040014   LW A0, 20(S0)
9D0232E8  8E26AC9C   LW A2, -21348(S1)
9D0232EC  8E070004   LW A3, 4(S0)
9D0232F0  2403007F   ADDIU V1, ZERO, 127
9D0232F4  2402007C   ADDIU V0, ZERO, 124
9D0232F8  00405021   ADDU T2, V0, ZERO
9D0232FC  0069500A   MOVZ T2, V1, T1
9D023300  01404821   ADDU T1, T2, ZERO
9D023304  00405021   ADDU T2, V0, ZERO
9D023308  0068500A   MOVZ T2, V1, T0
9D02330C  01404021   ADDU T0, T2, ZERO
9D023310  00405021   ADDU T2, V0, ZERO
9D023314  0065500A   MOVZ T2, V1, A1
9D023318  01402821   ADDU A1, T2, ZERO
9D02331C  00405021   ADDU T2, V0, ZERO
9D023320  0064500A   MOVZ T2, V1, A0
9D023324  AFA90010   SW T1, 16(SP)
9D023328  AFA80014   SW T0, 20(SP)
9D02332C  AFA50018   SW A1, 24(SP)
9D023330  AFAA001C   SW T2, 28(SP)
9D023334  240400C9   ADDIU A0, ZERO, 201
9D023338  3C059D03   LUI A1, -25341
9D02333C  24A5474C   ADDIU A1, A1, 18252
9D023340  00404021   ADDU T0, V0, ZERO
9D023344  0066400A   MOVZ T0, V1, A2
9D023348  01003021   ADDU A2, T0, ZERO
9D02334C  0067100A   MOVZ V0, V1, A3
9D023350  0F408C43   JAL gui_sendmsg
9D023354  00403821   ADDU A3, V0, ZERO
119:                                chan_enabled[0] ? FILL_CHAR : BLANK_CHAR,
120:                                chan_enabled[1] ? FILL_CHAR : BLANK_CHAR,
121:                                chan_enabled[2] ? FILL_CHAR : BLANK_CHAR,
122:                                chan_enabled[3] ? FILL_CHAR : BLANK_CHAR,
123:                                chan_enabled[4] ? FILL_CHAR : BLANK_CHAR,
124:                                chan_enabled[5] ? FILL_CHAR : BLANK_CHAR);
125:                 }
9D023358  8FBF002C   LW RA, 44(SP)
9D02335C  8FB10028   LW S1, 40(SP)
9D023360  8FB00024   LW S0, 36(SP)
9D023364  03E00008   JR RA
9D023368  27BD0030   ADDIU SP, SP, 48
126:                                         
127:                 void gui_setfilter(int filter_type)
128:                 {
9D02336C  27BDFFD8   ADDIU SP, SP, -40
9D023370  AFBF0024   SW RA, 36(SP)
9D023374  AFB00020   SW S0, 32(SP)
129:                    char *types[3] = { "no", "lowpass", "weighted" };
9D023378  3C029D03   LUI V0, -25341
9D02337C  24424768   ADDIU V0, V0, 18280
9D023380  AFA20010   SW V0, 16(SP)
9D023384  3C029D03   LUI V0, -25341
9D023388  2442476C   ADDIU V0, V0, 18284
9D02338C  AFA20014   SW V0, 20(SP)
9D023390  3C029D03   LUI V0, -25341
9D023394  24424774   ADDIU V0, V0, 18292
9D023398  AFA20018   SW V0, 24(SP)
130:                    static int last_filter = 2;
131:                 
132:                    if (last_filter == filter_type || filter_type < 0 || filter_type > 2)
9D02339C  8F828020   LW V0, -32736(GP)
9D0233A0  10440004   BEQ V0, A0, 0x9D0233B4
9D0233A4  00808021   ADDU S0, A0, ZERO
9D0233A8  2C820003   SLTIU V0, A0, 3
9D0233AC  14400005   BNE V0, ZERO, 0x9D0233C4
9D0233B0  00000000   NOP
133:                       return;
134:                 
135:                    apu_setfilter(filter_type);
9D0233C4  0F407AC0   JAL .LFB18, .LFE16, apu_setfilter
9D0233C8  00000000   NOP
136:                    gui_sendmsg(GUI_ORANGE, "%s filter", types[filter_type]);
9D0233CC  00101080   SLL V0, S0, 2
9D0233D0  03A21021   ADDU V0, SP, V0
9D0233D4  8C460010   LW A2, 16(V0)
9D0233D8  240400C9   ADDIU A0, ZERO, 201
9D0233DC  3C059D03   LUI A1, -25341
9D0233E0  0F408C43   JAL gui_sendmsg
9D0233E4  24A54780   ADDIU A1, A1, 18304
137:                    last_filter = filter_type;
9D0233E8  AF908020   SW S0, -32736(GP)
138:                 }
9D0233B4  8FBF0024   LW RA, 36(SP)
9D0233B8  8FB00020   LW S0, 32(SP)
9D0233BC  03E00008   JR RA
9D0233C0  27BD0028   ADDIU SP, SP, 40
9D0233EC  8FBF0024   LW RA, 36(SP)
9D0233F0  8FB00020   LW S0, 32(SP)
9D0233F4  03E00008   JR RA
9D0233F8  27BD0028   ADDIU SP, SP, 40
139:                 /**************************************************************/
140:                 
141:                 
142:                 enum
143:                 {
144:                    GUI_WAVENONE,
145:                    GUI_WAVELINE,
146:                    GUI_WAVESOLID,
147:                    GUI_NUMWAVESTYLES
148:                 };
149:                 
150:                 enum
151:                 {
152:                    BUTTON_UP,
153:                    BUTTON_DOWN
154:                 };
155:                 
156:                 
157:                 /* TODO: roll options into a structure */
158:                 static message_t msg;
159:                 static bool option_showfps = false;
160:                 static bool option_showgui = false;
161:                 static int option_wavetype = GUI_WAVENONE;
162:                 static bool option_showpattern = false;
163:                 static bool option_showoam = false;
164:                 static int pattern_col = 0;
165:                 
166:                 /* timimg variables */
167:                 static bool gui_fpsupdate = false;
168:                 static int gui_ticks = 0;
169:                 static int gui_fps = 0;
170:                 static int gui_refresh = 60; /* default to 60Hz */
171:                 
172:                 static int mouse_x, mouse_y, mouse_button;
173:                 
174:                 static bitmap_t *gui_surface;
175:                 
176:                 
177:                 /* Put a pixel on our bitmap- just for GUI use */
178:                 INLINE void gui_putpixel(int x_pos, int y_pos, uint8 color)
179:                 {
180:                    gui_surface->line[y_pos][x_pos] = color;
9D0223E0  000A4080   SLL T0, T2, 2
9D0223E4  00E24821   ADDU T1, A3, V0
9D0223EC  02884021   ADDU T0, S4, T0
9D0223F0  2406FFC4   ADDIU A2, ZERO, -60
9D0223F4  8D050004   LW A1, 4(T0)
9D0223F8  00A22821   ADDU A1, A1, V0
9D0223FC  24420001   ADDIU V0, V0, 1
9D022420  240DFFC4   ADDIU T5, ZERO, -60
9D022428  8D060000   LW A2, 0(T0)
9D022434  00D23021   ADDU A2, A2, S2
9D022448  00084080   SLL T0, T0, 2
9D02244C  00EF4821   ADDU T1, A3, T7
9D022454  02884021   ADDU T0, S4, T0
9D022458  2405FFC2   ADDIU A1, ZERO, -62
9D02245C  8D060004   LW A2, 4(T0)
9D022460  00C23021   ADDU A2, A2, V0
9D022464  24420001   ADDIU V0, V0, 1
9D022488  2406FFC2   ADDIU A2, ZERO, -62
9D022490  8C480000   LW T0, 0(V0)
9D02249C  01094021   ADDU T0, T0, T1
9D0224DC  8CA30000   LW V1, 0(A1)
9D022558  8C84001C   LW A0, 28(A0)
9D022570  8C84001C   LW A0, 28(A0)
9D022588  8C84001C   LW A0, 28(A0)
9D0225A0  8C84001C   LW A0, 28(A0)
9D0225B8  8C84001C   LW A0, 28(A0)
9D0225D0  8C84001C   LW A0, 28(A0)
9D0225E8  8C84001C   LW A0, 28(A0)
9D0225FC  8C42001C   LW V0, 28(V0)
9D022700  2405FFC1   ADDIU A1, ZERO, -63
9D022708  8EA30014   LW V1, 20(S5)
9D022720  2405FFC1   ADDIU A1, ZERO, -63
9D022728  8EA30118   LW V1, 280(S5)
9D022740  2405FFC1   ADDIU A1, ZERO, -63
9D02274C  8C630018   LW V1, 24(V1)
9D022760  2405FFC1   ADDIU A1, ZERO, -63
9D02276C  8C630018   LW V1, 24(V1)
9D0227B4  241EFFC6   ADDIU FP, ZERO, -58
9D022814  8C440098   LW A0, 152(V0)
9D022820  00932021   ADDU A0, A0, S3
9D02287C  8EA20098   LW V0, 152(S5)
9D022880  00531021   ADDU V0, V0, S3
9D022884  26730001   ADDIU S3, S3, 1
9D0228B0  8C440000   LW A0, 0(V0)
9D0228BC  00932021   ADDU A0, A0, S3
9D0228D4  0B4089C1   J 0x9D022704
9D0228D8  2405FFC1   ADDIU A1, ZERO, -63
9D0228DC  8F958170   LW S5, -32400(GP)
9D0228E4  2405FFC2   ADDIU A1, ZERO, -62
9D0228EC  8EA30098   LW V1, 152(S5)
9D0228F0  00621821   ADDU V1, V1, V0
9D0228F4  24420001   ADDIU V0, V0, 1
9D022924  2417FFC6   ADDIU S7, ZERO, -58
9D02299C  8CC70000   LW A3, 0(A2)
9D0229A8  00E23821   ADDU A3, A3, V0
9D022A44  2405FFC2   ADDIU A1, ZERO, -62
9D022A4C  8EA30098   LW V1, 152(S5)
9D022A50  00621821   ADDU V1, V1, V0
9D022A54  24420001   ADDIU V0, V0, 1
9D022C7C  8C8A0014   LW T2, 20(A0)
9D022CA4  8C8A0014   LW T2, 20(A0)
9D022CCC  8C8A0014   LW T2, 20(A0)
9D022CF4  8C8A0014   LW T2, 20(A0)
9D022D1C  8C8A0014   LW T2, 20(A0)
9D022D44  8C8A0014   LW T2, 20(A0)
9D022D6C  8C8A0014   LW T2, 20(A0)
9D022D94  8C8A0014   LW T2, 20(A0)
9D022DBC  8C8A0014   LW T2, 20(A0)
9D022DE4  8C8A0014   LW T2, 20(A0)
9D022E08  8C870014   LW A3, 20(A0)
9D022E74  2404FFC6   ADDIU A0, ZERO, -58
9D022EB0  8C670018   LW A3, 24(V1)
9D022EC8  8C670018   LW A3, 24(V1)
9D022EE0  8C670018   LW A3, 24(V1)
9D022EF8  8C670018   LW A3, 24(V1)
9D022F10  8C670018   LW A3, 24(V1)
9D022F28  8C670018   LW A3, 24(V1)
9D022F40  8C670018   LW A3, 24(V1)
9D022F54  8C620018   LW V0, 24(V1)
9D022FD4  2406FFC1   ADDIU A2, ZERO, -63
9D022FDC  8C830038   LW V1, 56(A0)
9D022FF4  2406FFC1   ADDIU A2, ZERO, -63
9D022FFC  8C83023C   LW V1, 572(A0)
181:                 }
182:                 
183:                 /* Line drawing */
184:                 static void gui_hline(int x_pos, int y_pos, int length, uint8 color)
185:                 {
186:                    while (length--)
9D0223C8  24820001   ADDIU V0, A0, 1
9D022400  1449FFFC   BNE V0, T1, 0x9D0223F4
9D022404  A0A60000   SB A2, 0(A1)
9D022408  26680005   ADDIU T0, S3, 5
9D02240C  00084080   SLL T0, T0, 2
9D022410  02884021   ADDU T0, S4, T0
9D022468  1449FFFC   BNE V0, T1, 0x9D02245C
9D02246C  A0C50000   SB A1, 0(A2)
9D022470  000A1080   SLL V0, T2, 2
9D0224E8  1444FFFC   BNE V0, A0, .LBB209, .LBB211
9D02265C  0B4088F5   J 0x9D0223D4
9D022660  24020001   ADDIU V0, ZERO, 1
9D022704  24040100   ADDIU A0, ZERO, 256
9D022714  1444FFFC   BNE V0, A0, 0x9D022708
9D022724  24040100   ADDIU A0, ZERO, 256
9D022734  1444FFFC   BNE V0, A0, 0x9D022728
9D0228E8  24040100   ADDIU A0, ZERO, 256
9D0228F8  1444FFFC   BNE V0, A0, 0x9D0228EC
9D0228FC  A0650000   SB A1, 0(V1)
9D022A48  24040100   ADDIU A0, ZERO, 256
9D022A58  1444FFFC   BNE V0, A0, 0x9D022A4C
9D022A5C  A0650000   SB A1, 0(V1)
9D022FD8  24050100   ADDIU A1, ZERO, 256
9D022FE8  1445FFFC   BNE V0, A1, 0x9D022FDC
9D022FF8  24050100   ADDIU A1, ZERO, 256
9D023008  1445FFFC   BNE V0, A1, 0x9D022FFC
9D02300C  A0660000   SB A2, 0(V1)
187:                       gui_putpixel(x_pos++, y_pos, color);
188:                 }
189:                 
190:                 static void gui_vline(int x_pos, int y_pos, int height, uint8 color)
191:                 {
192:                    while (height--)
9D022424  2405FFFF   ADDIU A1, ZERO, -1
9D02242C  2442FFFF   ADDIU V0, V0, -1
9D022438  1445FFFB   BNE V0, A1, 0x9D022428
9D02247C  24630001   ADDIU V1, V1, 1
9D02248C  2405FFFF   ADDIU A1, ZERO, -1
9D022494  2463FFFF   ADDIU V1, V1, -1
9D022498  24420004   ADDIU V0, V0, 4
9D0224A0  1465FFFB   BNE V1, A1, 0x9D022490
9D0224A4  A1060000   SB A2, 0(T0)
9D022744  24040100   ADDIU A0, ZERO, 256
9D022754  1444FFFC   BNE V0, A0, 0x9D022748
9D022764  24040100   ADDIU A0, ZERO, 256
9D022774  1444FFFC   BNE V0, A0, 0x9D022768
9D0227B8  2417FFFF   ADDIU S7, ZERO, -1
9D022808  2402001F   ADDIU V0, ZERO, 31
9D022818  2463FFFF   ADDIU V1, V1, -1
9D022824  1477FFFB   BNE V1, S7, .LBB314
9D0228A8  2463FFDF   ADDIU V1, V1, -33
9D0228AC  24420004   ADDIU V0, V0, 4
9D0228B4  2463FFFF   ADDIU V1, V1, -1
9D0228B8  24420004   ADDIU V0, V0, 4
9D0228C0  1477FFFB   BNE V1, S7, 0x9D0228B0
9D0228C4  A09E0000   SB FP, 0(A0)
9D0228C8  26730001   ADDIU S3, S3, 1
9D022928  2416FFFF   ADDIU S6, ZERO, -1
9D022980  1040000C   BEQ V0, ZERO, 0x9D0229B4
9D022984  2443FFFF   ADDIU V1, V0, -1
9D022988  24A60005   ADDIU A2, A1, 5
9D02298C  00063080   SLL A2, A2, 2
9D022990  02A63021   ADDU A2, S5, A2
9D022994  27C20080   ADDIU V0, FP, 128
9D022998  24C60004   ADDIU A2, A2, 4
9D0229A0  2463FFFF   ADDIU V1, V1, -1
9D0229A4  24C60004   ADDIU A2, A2, 4
9D0229AC  1476FFFB   BNE V1, S6, 0x9D02299C
9D0229B0  A0F70000   SB S7, 0(A3)
193:                       gui_putpixel(x_pos, y_pos++, color);
194:                 }
195:                 
196:                 /* Rectangles */
197:                 static void gui_rect(int x_pos, int y_pos, int width, int height, uint8 color)
198:                 {
199:                    gui_hline(x_pos, y_pos, width, color);
200:                    gui_hline(x_pos, y_pos + height - 1, width, color);
201:                    gui_vline(x_pos, y_pos + 1, height - 2, color);
202:                    gui_vline(x_pos + width - 1, y_pos + 1, height - 2, color);
203:                 }
204:                 
205:                 static void gui_rectfill(int x_pos, int y_pos, int width, int height, uint8 color)
206:                 {
207:                    while (height--)
9D0224C4  2406FFFF   ADDIU A2, ZERO, -1
9D0224F0  2529FFFF   ADDIU T1, T1, -1
9D0224F4  1526FFF8   BNE T1, A2, 0x9D0224D8
9D0224F8  24A50004   ADDIU A1, A1, 4
208:                       gui_hline(x_pos, y_pos++, width, color);
209:                 }
210:                 
211:                 /* Draw the outline of a button */
212:                 static void gui_buttonrect(int x_pos, int y_pos, int width, int height, bool down)
213:                 {
214:                    uint8 color1, color2;
215:                 
216:                    if (down)
217:                    {
218:                       color1 = GUI_GRAY;
219:                       color2 = GUI_WHITE;
220:                    }
221:                    else
222:                    {
223:                       color1 = GUI_WHITE;
224:                       color2 = GUI_GRAY;
225:                    }
226:                 
227:                    gui_hline(x_pos, y_pos, width - 1, color1);
228:                    gui_vline(x_pos, y_pos + 1, height - 2, color1);
9D022414  266B0001   ADDIU T3, S3, 1
9D022418  25080004   ADDIU T0, T0, 4
9D02241C  00601021   ADDU V0, V1, ZERO
229:                    gui_hline(x_pos, y_pos + height - 1, width, color2);
9D022440  026E4021   ADDU T0, S3, T6
9D022444  25080003   ADDIU T0, T0, 3
9D022450  02401021   ADDU V0, S2, ZERO
230:                    gui_vline(x_pos + width - 1, y_pos, height - 1, color2);
9D022474  024C4821   ADDU T1, S2, T4
9D022478  02821021   ADDU V0, S4, V0
9D022480  2529FFFF   ADDIU T1, T1, -1
9D022484  24420004   ADDIU V0, V0, 4
231:                 }
232:                 
233:                 /* Text blitting */
234:                 INLINE void gui_charline(char ch, int x_pos, int y_pos, uint8 color)
235:                 {
236:                    int count = 8;
237:                    while (count--)
238:                    {
239:                       if (ch & (1 << count))
9D02254C  04410005   BGEZ V0, 0x9D022564
9D022564  11000005   BEQ T0, ZERO, 0x9D02257C
9D02257C  11000005   BEQ T0, ZERO, 0x9D022594
9D022594  11000005   BEQ T0, ZERO, 0x9D0225AC
9D0225AC  11000005   BEQ T0, ZERO, 0x9D0225C4
9D0225C4  11000005   BEQ T0, ZERO, 0x9D0225DC
9D0225DC  11000005   BEQ T0, ZERO, 0x9D0225F4
9D0225F4  10400004   BEQ V0, ZERO, .LBE218, .LBE217
9D022EA8  04410005   BGEZ V0, 0x9D022EC0
9D022EC0  10E00005   BEQ A3, ZERO, 0x9D022ED8
9D022ED8  10E00005   BEQ A3, ZERO, 0x9D022EF0
9D022EF0  10E00005   BEQ A3, ZERO, 0x9D022F08
9D022F08  10E00005   BEQ A3, ZERO, 0x9D022F20
9D022F20  10E00005   BEQ A3, ZERO, 0x9D022F38
9D022F38  10E00004   BEQ A3, ZERO, 0x9D022F4C
9D022F4C  10400004   BEQ V0, ZERO, 0x9D022F60
240:                          gui_putpixel(x_pos, y_pos, color);
241:                       x_pos++;
242:                    }
243:                 }
244:                 
245:                 static void gui_putchar(const uint8 *dat, int height, int x_pos, int y_pos, uint8 color)
246:                 {
247:                    while (height--)
9D02253C  10A90034   BEQ A1, T1, .LBE215
9D022608  14A9FFCE   BNE A1, T1, 0x9D022544
9D022E70  2408FFFF   ADDIU T0, ZERO, -1
9D022E94  24A5FFFF   ADDIU A1, A1, -1
9D022F60  14A8FFCF   BNE A1, T0, 0x9D022EA0
248:                       gui_charline(*dat++, x_pos, y_pos++, color);
9D022544  24A50001   ADDIU A1, A1, 1
9D022EA0  24C60001   ADDIU A2, A2, 1
249:                 }
250:                 
251:                 /* Return length of text in pixels */
252:                 static int gui_textlen(char *str, font_t *font)
253:                 {
254:                    int pixels = 0;
9D02239C  00002021   ADDU A0, ZERO, ZERO
9D022650  00002021   ADDU A0, ZERO, ZERO
255:                    int num_chars = strlen(str);
9D022384  0F40CC10   JAL strlen
9D022388  00E08021   ADDU S0, A3, ZERO
256:                 
257:                    while (num_chars--)
9D02238C  104000AE   BEQ V0, ZERO, 0x9D022648
9D022390  8F87802C   LW A3, -32724(GP)
9D022394  02223021   ADDU A2, S1, V0
9D022398  02201021   ADDU V0, S1, ZERO
9D0223B8  1446FFF9   BNE V0, A2, 0x9D0223A0
9D0223BC  00832021   ADDU A0, A0, V1
258:                       pixels += font->character[(*str++ - 32)].spacing;
9D0223A0  24420001   ADDIU V0, V0, 1
9D0223A4  8043FFFF   LB V1, -1(V0)
9D0223A8  000328C0   SLL A1, V1, 3
9D0223AC  00A31823   SUBU V1, A1, V1
9D0223B0  00E31821   ADDU V1, A3, V1
9D0223B4  9063FF26   LBU V1, -218(V1)
9D0223E8  02401021   ADDU V0, S2, ZERO
259:                 
260:                    return pixels;
261:                 }
262:                 
263:                 /* Simple textout() type function */
264:                 static int gui_textout(char *str, int x_pos, int y_pos, font_t *font, uint8 color)
265:                 {
266:                    int x_new;
267:                    int num_chars = strlen(str);
9D0224FC  0F40CC10   JAL strlen
9D022500  02202021   ADDU A0, S1, ZERO
9D022E54  2664A9C4   ADDIU A0, S3, -22076
268:                    int code;
269:                 
270:                    x_new = x_pos;
9D022518  02403021   ADDU A2, S2, ZERO
271:                 
272:                    while (num_chars--)
9D022504  10400057   BEQ V0, ZERO, 0x9D022664
9D022508  8F85802C   LW A1, -32724(GP)
9D02250C  00133880   SLL A3, S3, 2
9D022510  02225821   ADDU T3, S1, V0
9D022514  02873821   ADDU A3, S4, A3
9D02261C  162BFFBF   BNE S1, T3, 0x9D02251C
9D022620  00C23021   ADDU A2, A2, V0
9D022624  00D21023   SUBU V0, A2, S2
9D022664  00001021   ADDU V0, ZERO, ZERO
9D022E60  1040FF64   BEQ V0, ZERO, 0x9D022BF4
9D022F74  152BFFC0   BNE T1, T3, 0x9D022E78
273:                    {
274:                       /* Turn ASCII code into letter */
275:                       code = *str++;
9D02251C  26310001   ADDIU S1, S1, 1
9D022520  8222FFFF   LB V0, -1(S1)
9D022524  93898030   LBU T1, -32720(GP)
9D022E78  25290001   ADDIU T1, T1, 1
276:                       if (code > 0x7F)
277:                          code = 0x7F;
278:                       code -= 32; /* normalize */
9D022528  2442FFE0   ADDIU V0, V0, -32
9D022E88  2442FFE0   ADDIU V0, V0, -32
279:                       gui_putchar(font->character[code].lines, font->height, x_new, y_pos, color);
9D02252C  000250C0   SLL T2, V0, 3
9D022530  01425023   SUBU T2, T2, V0
9D022534  00AA2821   ADDU A1, A1, T2
9D022538  00A94821   ADDU T1, A1, T1
9D022E80  93858030   LBU A1, -32720(GP)
9D022E8C  000250C0   SLL T2, V0, 3
280:                       x_new += font->character[code].spacing;
9D022610  8F85802C   LW A1, -32724(GP)
9D022614  00AA5021   ADDU T2, A1, T2
9D022618  91420006   LBU V0, 6(T2)
9D022F68  8F86802C   LW A2, -32724(GP)
9D022F6C  00CA5021   ADDU T2, A2, T2
9D022F70  91420006   LBU V0, 6(T2)
9D022F74  152BFFC0   BNE T1, T3, 0x9D022E78
9D022F78  02028021   ADDU S0, S0, V0
281:                    }
282:                 
283:                    /* Return the length in pixels */
284:                    return (x_new - x_pos);
285:                 }
286:                 
287:                 /* Draw bar-/button-type text */
288:                 static int gui_textbar(char *str, int x_pos, int y_pos, font_t *font,
9D02235C  27BDFFD8   ADDIU SP, SP, -40
9D022378  00808821   ADDU S1, A0, ZERO
9D02237C  00A09021   ADDU S2, A1, ZERO
9D022380  00C09821   ADDU S3, A2, ZERO
289:                                        uint8 color, uint8 bgcolor, bool buttonstate)
290:                 {
291:                    int width = gui_textlen(str, &small);
292:                 
293:                    /* Fill the 'button' */
294:                    gui_buttonrect(x_pos, y_pos, width + 3, font->height + 3, buttonstate);
9D0223C0  93838030   LBU V1, -32720(GP)
9D0223C4  248C0003   ADDIU T4, A0, 3
9D0223CC  246E0003   ADDIU T6, V1, 3
9D0223D0  248F0002   ADDIU T7, A0, 2
9D0223D4  8F948170   LW S4, -32400(GP)
9D0223D8  266A0004   ADDIU T2, S3, 4
9D0223DC  26470001   ADDIU A3, S2, 1
9D022648  93838030   LBU V1, -32720(GP)
9D02264C  240F0002   ADDIU T7, ZERO, 2
9D022654  246E0003   ADDIU T6, V1, 3
9D022658  240C0003   ADDIU T4, ZERO, 3
295:                    gui_rectfill(x_pos + 1, y_pos + 1, width + 1, font->height + 1, bgcolor);
9D0224A8  93898030   LBU T1, -32720(GP)
9D0224AC  25650004   ADDIU A1, T3, 4
9D0224B0  00052880   SLL A1, A1, 2
9D0224B4  02852821   ADDU A1, S4, A1
9D0224B8  26520002   ADDIU S2, S2, 2
9D0224BC  25290001   ADDIU T1, T1, 1
9D0224C0  24A50004   ADDIU A1, A1, 4
296:                 
297:                    /* Print the text */
298:                    return gui_textout(str, x_pos + 2, y_pos + 2, font, color);
299:                 }
9D022628  8FBF0024   LW RA, 36(SP)
9D02262C  8FB40020   LW S4, 32(SP)
9D022630  8FB3001C   LW S3, 28(SP)
9D022634  8FB20018   LW S2, 24(SP)
9D022638  8FB10014   LW S1, 20(SP)
9D02263C  8FB00010   LW S0, 16(SP)
9D022640  03E00008   JR RA
9D022644  27BD0028   ADDIU SP, SP, 40
9D022668  8FBF0024   LW RA, 36(SP)
9D02266C  8FB40020   LW S4, 32(SP)
9D022670  8FB3001C   LW S3, 28(SP)
9D022674  8FB20018   LW S2, 24(SP)
9D022678  8FB10014   LW S1, 20(SP)
9D02267C  8FB00010   LW S0, 16(SP)
9D022680  03E00008   JR RA
9D022684  27BD0028   ADDIU SP, SP, 40
300:                 
301:                 /* Draw the mouse pointer */
302:                 static void gui_drawmouse(void)
303:                 {
304:                    int ythresh, xthresh;
305:                    int i, j, color;
306:                 
307:                    ythresh = gui_surface->height - mouse_y - 1;
9D022C2C  8F898170   LW T1, -32400(GP)
308:                    for (j = 0; j < CURSOR_HEIGHT; j++)
9D022E18  1448FF8E   BNE V0, T0, 0x9D022C54
309:                    {
310:                       if (ythresh < 0)
9D022C54  04C20070   BLTZL A2, 0x9D022E18
311:                          continue;
312:                 
313:                       xthresh = gui_surface->width - mouse_x - 1;
9D022C5C  8D230000   LW V1, 0(T1)
314:                       for (i = 0; i < CURSOR_WIDTH; i++)
315:                       {
316:                          if (xthresh < 0)
9D022C64  04E2006B   BLTZL A3, 0x9D022E14
9D022C8C  04E20061   BLTZL A3, 0x9D022E14
9D022CB4  04E20057   BLTZL A3, 0x9D022E14
9D022CDC  04E2004D   BLTZL A3, 0x9D022E14
9D022D04  04E20043   BLTZL A3, 0x9D022E14
9D022D2C  04E20039   BLTZL A3, 0x9D022E14
9D022D54  04E2002F   BLTZL A3, 0x9D022E14
9D022D7C  04E20025   BLTZL A3, 0x9D022E14
9D022DA4  04E2001B   BLTZL A3, 0x9D022E14
9D022DCC  04E20011   BLTZL A3, 0x9D022E14
9D022DF0  14600008   BNE V1, ZERO, 0x9D022E14
317:                             continue;
318:                 
319:                          color = cursor[(j * CURSOR_WIDTH) + i];
9D022C6C  9047FFF6   LBU A3, -10(V0)
9D022C94  9047FFF7   LBU A3, -9(V0)
9D022CBC  9047FFF8   LBU A3, -8(V0)
9D022CE4  9047FFF9   LBU A3, -7(V0)
9D022D0C  9047FFFA   LBU A3, -6(V0)
9D022D34  9047FFFB   LBU A3, -5(V0)
9D022D5C  9047FFFC   LBU A3, -4(V0)
9D022D84  9047FFFD   LBU A3, -3(V0)
9D022DAC  9047FFFE   LBU A3, -2(V0)
9D022DD4  9047FFFF   LBU A3, -1(V0)
9D022DF8  90430000   LBU V1, 0(V0)
320:                 
321:                          if (color)
9D022C70  50E00006   BEQL A3, ZERO, 0x9D022C8C
9D022C98  50E00006   BEQL A3, ZERO, 0x9D022CB4
9D022CC0  50E00006   BEQL A3, ZERO, 0x9D022CDC
9D022CE8  50E00006   BEQL A3, ZERO, 0x9D022D04
9D022D10  50E00006   BEQL A3, ZERO, 0x9D022D2C
9D022D38  50E00006   BEQL A3, ZERO, 0x9D022D54
9D022D60  50E00006   BEQL A3, ZERO, 0x9D022D7C
9D022D88  50E00006   BEQL A3, ZERO, 0x9D022DA4
9D022DB0  50E00006   BEQL A3, ZERO, 0x9D022DCC
9D022DD8  10E00005   BEQ A3, ZERO, 0x9D022DF0
9D022DFC  10600005   BEQ V1, ZERO, 0x9D022E14
322:                             gui_putpixel(mouse_x + i, mouse_y + j, cursor_color[color]);
9D022C4C  3C059D03   LUI A1, -25341
9D022C78  00E53821   ADDU A3, A3, A1
9D022CA0  00E53821   ADDU A3, A3, A1
9D022CC8  00E53821   ADDU A3, A3, A1
9D022CF0  00E53821   ADDU A3, A3, A1
9D022D18  00E53821   ADDU A3, A3, A1
9D022D40  00E53821   ADDU A3, A3, A1
9D022D68  00E53821   ADDU A3, A3, A1
9D022D90  00E53821   ADDU A3, A3, A1
9D022DB8  00E53821   ADDU A3, A3, A1
9D022DE0  00E53821   ADDU A3, A3, A1
9D022E04  00651821   ADDU V1, V1, A1
323:                          xthresh--;
9D022C88  2467FFFE   ADDIU A3, V1, -2
9D022CB0  2467FFFD   ADDIU A3, V1, -3
9D022CD8  2467FFFC   ADDIU A3, V1, -4
9D022D00  2467FFFB   ADDIU A3, V1, -5
9D022D28  2467FFFA   ADDIU A3, V1, -6
9D022D50  2467FFF9   ADDIU A3, V1, -7
9D022D78  2467FFF8   ADDIU A3, V1, -8
9D022DA0  2467FFF7   ADDIU A3, V1, -9
9D022DC8  2467FFF6   ADDIU A3, V1, -10
9D022DCC  04E20011   BLTZL A3, 0x9D022E14
9D022DD0  24C6FFFF   ADDIU A2, A2, -1
9D022DD4  9047FFFF   LBU A3, -1(V0)
9D022DD8  10E00005   BEQ A3, ZERO, 0x9D022DF0
9D022DDC  2863000B   SLTI V1, V1, 11
9D022DE0  00E53821   ADDU A3, A3, A1
9D022DE4  8C8A0014   LW T2, 20(A0)
9D022DE8  90E70000   LBU A3, 0(A3)
9D022DEC  A1470009   SB A3, 9(T2)
9D022DF0  14600008   BNE V1, ZERO, 0x9D022E14
9D022DF4  24C6FFFF   ADDIU A2, A2, -1
9D022DF8  90430000   LBU V1, 0(V0)
9D022DFC  10600005   BEQ V1, ZERO, 0x9D022E14
9D022E00  00000000   NOP
9D022E04  00651821   ADDU V1, V1, A1
9D022E08  8C870014   LW A3, 20(A0)
9D022E0C  90630000   LBU V1, 0(V1)
9D022E10  A0E3000A   SB V1, 10(A3)
9D022E14  2442000B   ADDIU V0, V0, 11
9D022E18  1448FF8E   BNE V0, T0, 0x9D022C54
9D022E1C  24840004   ADDIU A0, A0, 4
324:                       }
325:                       ythresh--;
326:                    }
327:                 }
328:                 
329:                 void gui_tick(int ticks)
330:                 {
331:                 
332:                    static int fps_counter = 0;
333:                 
334:                    gui_ticks += ticks;
9D022A8C  8F858178   LW A1, -32392(GP)
9D022A90  00A42021   ADDU A0, A1, A0
9D022A98  AF848178   SW A0, -32392(GP)
335:                    fps_counter += ticks;
9D022A84  8F82816C   LW V0, -32404(GP)
9D022A88  00821021   ADDU V0, A0, V0
336:                    
337:                    if (fps_counter >= gui_refresh)
9D022A80  8F838024   LW V1, -32732(GP)
9D022A94  0043282A   SLT A1, V0, V1
9D022A9C  14A00005   BNE A1, ZERO, 0x9D022AB4
9D022AA0  AF82816C   SW V0, -32404(GP)
338:                    {
339:                       fps_counter -= gui_refresh;
9D022AA4  00431023   SUBU V0, V0, V1
9D022AA8  AF82816C   SW V0, -32404(GP)
340:                       gui_fpsupdate = true;
9D022AAC  24020001   ADDIU V0, ZERO, 1
9D022AB0  AF82817C   SW V0, -32388(GP)
9D022AB4  03E00008   JR RA
9D022AB8  00000000   NOP
341:                    }
342:                 }
343:                 
344:                 /* updated in sync with the timer interrupt */
345:                 static void gui_tickdec(void)
346:                 {
347:                 #ifdef NOFRENDO_DEBUG
348:                    static int hertz_ticks = 0;
349:                 #endif
350:                    int ticks = gui_ticks;
9D022BC0  8F838178   LW V1, -32392(GP)
351:                 
352:                    if (0 == ticks)
9D022BC4  10600008   BEQ V1, ZERO, .LBE374, .LBE373
353:                       return;
354:                 
355:                    gui_ticks = 0;
356:                 
357:                 #ifdef NOFRENDO_DEBUG
358:                    /* Check for corrupt memory block every 10 seconds */
359:                    hertz_ticks += ticks;
360:                    if (hertz_ticks >= (10 * gui_refresh))
361:                    {
362:                       hertz_ticks -= (10 * gui_refresh);
363:                       mem_checkblocks(); 
364:                    }
365:                 #endif
366:                 
367:                    /* TODO: bleh */
368:                    if (msg.ttl > 0)
9D022BCC  8E24A9D8   LW A0, -22056(S1)
369:                    {
370:                       msg.ttl -= ticks;
9D022BD8  00831823   SUBU V1, A0, V1
9D022BDC  28640000   SLTI A0, V1, 0
9D022BE0  0004180B   MOVN V1, ZERO, A0
9D022BE4  AE23A9D8   SW V1, -22056(S1)
371:                       if (msg.ttl < 0)
372:                          msg.ttl = 0;
373:                    }
374:                 }
375:                 
376:                 /* Update the FPS display */
377:                 static void gui_updatefps(void)
378:                 {
379:                    static char fpsbuf[20];
380:                 
381:                    /* Check to see if we need to do an sprintf or not */
382:                    if (true == gui_fpsupdate)
9D022E3C  8F84817C   LW A0, -32388(GP)
9D022E40  108300A0   BEQ A0, V1, 0x9D0230C4
9D022E44  8F868174   LW A2, -32396(GP)
9D022E48  00409021   ADDU S2, V0, ZERO
9D022E4C  3C13A001   LUI S3, -24575
383:                    {
384:                       sprintf(fpsbuf, "%4d FPS /%4d%%", gui_fps, (gui_fps * 100) / gui_refresh);
9D0230C4  8F828024   LW V0, -32732(GP)
9D0230C8  3C13A001   LUI S3, -24575
9D0230CC  00062080   SLL A0, A2, 2
9D0230D0  00061900   SLL V1, A2, 4
9D0230D4  00831821   ADDU V1, A0, V1
9D0230D8  00033880   SLL A3, V1, 2
9D0230DC  00673821   ADDU A3, V1, A3
9D0230E0  00E2001A   DIV A3, V0
9D0230E4  004001F4   TEQ V0, ZERO
9D0230E8  00003812   MFLO A3
9D0230EC  2664A9C4   ADDIU A0, S3, -22076
9D0230F0  3C059D03   LUI A1, -25341
9D0230F4  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D0230F8  24A546B0   ADDIU A1, A1, 18096
385:                       gui_fps = 0;
9D0230FC  AF808174   SW ZERO, -32396(GP)
386:                       gui_fpsupdate = false;
9D023100  AF80817C   SW ZERO, -32388(GP)
9D023104  0B408B94   J 0x9D022E50
9D023108  8F928170   LW S2, -32400(GP)
387:                    }
388:                 
389:                    gui_textout(fpsbuf, gui_surface->width - 1 - 90, 1, &small, GUI_GREEN);
9D022E50  8E500000   LW S0, 0(S2)
390:                 }
391:                 
392:                 /* Turn FPS on/off */
393:                 void gui_togglefps(void)
394:                 {
395:                    option_showfps ^= true;
9D022ABC  8F828194   LW V0, -32364(GP)
9D022AC0  38420001   XORI V0, V0, 1
9D022AC4  03E00008   JR RA
9D022AC8  AF828194   SW V0, -32364(GP)
396:                 }
397:                 
398:                 /* Turn GUI on/off */
399:                 void gui_togglegui(void)
400:                 {
401:                    option_showgui ^= true;
9D022ACC  8F828190   LW V0, -32368(GP)
9D022AD0  38420001   XORI V0, V0, 1
9D022AD4  03E00008   JR RA
9D022AD8  AF828190   SW V0, -32368(GP)
402:                 }
403:                 
404:                 void gui_togglewave(void)
405:                 {
406:                    option_wavetype = (option_wavetype + 1) % GUI_NUMWAVESTYLES;
9D022ADC  8F82818C   LW V0, -32372(GP)
9D022AE0  24420001   ADDIU V0, V0, 1
9D022AE4  3C035555   LUI V1, 21845
9D022AE8  24635556   ADDIU V1, V1, 21846
9D022AEC  00430018   MULT 0, V0, V1
9D022AF0  00001810   MFHI V1
9D022AF4  000227C3   SRA A0, V0, 31
9D022AF8  00641823   SUBU V1, V1, A0
9D022AFC  00032040   SLL A0, V1, 1
9D022B00  00831821   ADDU V1, A0, V1
9D022B04  00431023   SUBU V0, V0, V1
9D022B08  03E00008   JR RA
9D022B0C  AF82818C   SW V0, -32372(GP)
407:                 }
408:                 
409:                 void gui_toggleoam(void)
410:                 {
411:                    option_showoam ^= true;
9D022B10  8F828184   LW V0, -32380(GP)
9D022B14  38420001   XORI V0, V0, 1
9D022B18  03E00008   JR RA
9D022B1C  AF828184   SW V0, -32380(GP)
412:                 }
413:                 
414:                 /* TODO: hack! */
415:                 void gui_togglepattern(void)
416:                 {
417:                    option_showpattern ^= true;
9D022B20  8F828188   LW V0, -32376(GP)
9D022B24  38420001   XORI V0, V0, 1
9D022B28  03E00008   JR RA
9D022B2C  AF828188   SW V0, -32376(GP)
418:                 }
419:                 
420:                 /* TODO: hack! */
421:                 void gui_decpatterncol(void)
422:                 {
423:                    if (pattern_col && option_showpattern)
9D022B30  8F828180   LW V0, -32384(GP)
9D022B34  10400004   BEQ V0, ZERO, 0x9D022B48
9D022B38  8F838188   LW V1, -32376(GP)
9D022B3C  10600002   BEQ V1, ZERO, 0x9D022B48
9D022B40  2442FFFF   ADDIU V0, V0, -1
424:                       pattern_col--;
9D022B44  AF828180   SW V0, -32384(GP)
9D022B48  03E00008   JR RA
9D022B4C  00000000   NOP
425:                 }
426:                 
427:                 /* TODO: hack! */
428:                 void gui_incpatterncol(void)
429:                 {
430:                    if ((pattern_col < 7) && option_showpattern)
9D022B50  8F828180   LW V0, -32384(GP)
9D022B54  28430007   SLTI V1, V0, 7
9D022B58  10600004   BEQ V1, ZERO, 0x9D022B6C
9D022B5C  8F838188   LW V1, -32376(GP)
9D022B60  10600002   BEQ V1, ZERO, 0x9D022B6C
9D022B64  24420001   ADDIU V0, V0, 1
431:                       pattern_col++;
9D022B68  AF828180   SW V0, -32384(GP)
9D022B6C  03E00008   JR RA
9D022B70  00000000   NOP
432:                 }
433:                 
434:                 /* Downward-scrolling message display */
435:                 static void gui_updatemsg(void)
436:                 {
437:                    if (msg.ttl)
438:                       gui_textbar(msg.text, 2, gui_surface->height - 10, &small, msg.color, GUI_DKGRAY, BUTTON_UP);
9D023098  2631A9D8   ADDIU S1, S1, -22056
9D02309C  92270104   LBU A3, 260(S1)
9D0230A0  8F828170   LW V0, -32400(GP)
9D0230A4  8C460004   LW A2, 4(V0)
9D0230A8  3C04A001   LUI A0, -24575
9D0230AC  2484A9DC   ADDIU A0, A0, -22052
9D0230B0  24050002   ADDIU A1, ZERO, 2
9D0230B4  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D0230B8  24C6FFF6   ADDIU A2, A2, -10
439:                 }
440:                 
441:                 /* Little thing to display the waveform */
442:                 static void gui_updatewave(int wave_type)
443:                 {
9D022688  27BDFE58   ADDIU SP, SP, -424
9D02268C  AFBF01A4   SW RA, 420(SP)
9D022690  AFBE01A0   SW FP, 416(SP)
9D022694  AFB7019C   SW S7, 412(SP)
9D022698  AFB60198   SW S6, 408(SP)
9D02269C  AFB50194   SW S5, 404(SP)
9D0226A0  AFB40190   SW S4, 400(SP)
9D0226A4  AFB3018C   SW S3, 396(SP)
9D0226A8  AFB20188   SW S2, 392(SP)
9D0226AC  AFB10184   SW S1, 388(SP)
9D0226B0  AFB00180   SW S0, 384(SP)
9D0226B4  00809821   ADDU S3, A0, ZERO
444:                 #define  WAVEDISP_WIDTH   128
445:                    int loop, xofs, yofs;
446:                    int difference, offset;
447:                    float scale;
448:                    uint8 val, oldval;
449:                    int vis_length = 0;
450:                    void *vis_buffer = NULL;
451:                    int vis_bps;
452:                    apu_t apu;
453:                 
454:                    apu_getcontext(&apu);
9D0226B8  0F40791F   JAL .LFB6, .LFE5, apu_getcontext
9D0226BC  27A40010   ADDIU A0, SP, 16
455:                    vis_buffer = apu.buffer;
9D0226C4  8FB00148   LW S0, 328(SP)
456:                    vis_length = apu.num_samples;
457:                    vis_bps = apu.sample_bits;
458:                 
459:                    xofs = (NES_SCREEN_WIDTH - WAVEDISP_WIDTH);
460:                    yofs = 1;
461:                    scale = (float) (vis_length / (float) WAVEDISP_WIDTH);
9D0226C0  8FA4014C   LW A0, 332(SP)
9D0226C8  0F40D8FF   JAL sitofp
9D0226CC  8FB10164   LW S1, 356(SP)
9D0226D0  3C039D03   LUI V1, -25341
9D0226D4  8C65478C   LW A1, 18316(V1)
9D0226D8  0F40C8DF   JAL __mulsf3
9D0226DC  00402021   ADDU A0, V0, ZERO
462:                 
463:                    if (NULL == vis_buffer)
9D0226E0  120000D6   BEQ S0, ZERO, 0x9D022A3C
9D0226E4  00409021   ADDU S2, V0, ZERO
9D022A40  24020080   ADDIU V0, ZERO, 128
464:                    {
465:                       /* draw centerline */
466:                       gui_hline(xofs, yofs + 0x20, WAVEDISP_WIDTH, GUI_GRAY);
467:                       gui_textbar("no sound", xofs + 40, yofs + 0x20 - 4, &small, GUI_RED, GUI_DKGRAY, BUTTON_UP);
9D022A60  3C049D03   LUI A0, -25341
9D022A64  248446A4   ADDIU A0, A0, 18084
9D022A68  240500A8   ADDIU A1, ZERO, 168
9D022A6C  2406001D   ADDIU A2, ZERO, 29
9D022A70  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D022A74  240700C5   ADDIU A3, ZERO, 197
9D022A78  0B4089C0   J .LBB278, .LBB279, .LBB281
9D022A7C  24020080   ADDIU V0, ZERO, 128
468:                 
469:                    }
470:                    else if (GUI_WAVELINE == wave_type)
9D0226E8  24020001   ADDIU V0, ZERO, 1
9D0226EC  1262007B   BEQ S3, V0, 0x9D0228DC
9D0226F0  24020002   ADDIU V0, ZERO, 2
9D0228E0  24020080   ADDIU V0, ZERO, 128
471:                    {
472:                       /* draw centerline */
473:                       gui_hline(xofs, yofs + 0x20, WAVEDISP_WIDTH, GUI_GRAY);
474:                 
475:                       /* initial old value */
476:                       if (16 == vis_bps)
9D022900  24020010   ADDIU V0, ZERO, 16
9D022904  12220047   BEQ S1, V0, 0x9D022A24
9D022908  24030040   ADDIU V1, ZERO, 64
477:                          oldval = 0x40 - (((((uint16 *) vis_buffer)[0] >> 8) ^ 0x80) >> 2);
9D022A24  96020000   LHU V0, 0(S0)
9D022A28  38428000   XORI V0, V0, -32768
9D022A2C  00021282   SRL V0, V0, 10
9D022A30  00621823   SUBU V1, V1, V0
9D022A34  0B408A47   J 0x9D02291C
9D022A38  307300FF   ANDI S3, V1, 255
9D022A3C  8F958170   LW S5, -32400(GP)
478:                       else
479:                          oldval = 0x40 - (((uint8 *) vis_buffer)[0] >> 2);
9D02290C  92020000   LBU V0, 0(S0)
9D022910  00021082   SRL V0, V0, 2
9D022914  00621823   SUBU V1, V1, V0
9D022918  307300FF   ANDI S3, V1, 255
480:                 
481:                       for (loop = 1; loop < WAVEDISP_WIDTH; loop++)
9D02291C  241E0001   ADDIU FP, ZERO, 1
9D0229B4  27DE0001   ADDIU FP, FP, 1
9D0229B8  24020080   ADDIU V0, ZERO, 128
9D0229BC  13C2FF50   BEQ FP, V0, .LBB278, .LBB279, .LBB281
9D0229C0  00809821   ADDU S3, A0, ZERO
482:                       {
483:                          //val = 0x40 - (vis_buffer[(uint32) (loop * scale)] >> 2);
484:                          if (16 == vis_bps)
9D022920  24140010   ADDIU S4, ZERO, 16
9D02292C  12340027   BEQ S1, S4, 0x9D0229CC
9D022930  03C02021   ADDU A0, FP, ZERO
9D0229C4  1634FFDB   BNE S1, S4, 0x9D022934
9D0229C8  03C02021   ADDU A0, FP, ZERO
485:                             val = 0x40 - (((((uint16 *) vis_buffer)[(uint32) (loop * scale)] >> 8) ^ 0x80) >> 2);
9D0229CC  0F40D8FF   JAL sitofp
9D0229D0  00000000   NOP
9D0229D4  00402021   ADDU A0, V0, ZERO
9D0229D8  0F40C8DF   JAL __mulsf3
9D0229DC  02402821   ADDU A1, S2, ZERO
9D0229E0  0F40D7D7   JAL fptoui
9D0229E4  00402021   ADDU A0, V0, ZERO
9D0229E8  00021040   SLL V0, V0, 1
9D0229EC  02021021   ADDU V0, S0, V0
9D0229F0  94440000   LHU A0, 0(V0)
9D0229F4  38848000   XORI A0, A0, -32768
9D0229F8  00042282   SRL A0, A0, 10
9D0229FC  24020040   ADDIU V0, ZERO, 64
9D022A00  00442023   SUBU A0, V0, A0
9D022A04  308400FF   ANDI A0, A0, 255
486:                          else
487:                             val = 0x40 - (((uint8 *) vis_buffer)[(uint32) (loop * scale)] >> 2);
9D022934  0F40D8FF   JAL sitofp
9D022938  00000000   NOP
9D02293C  00402021   ADDU A0, V0, ZERO
9D022940  0F40C8DF   JAL __mulsf3
9D022944  02402821   ADDU A1, S2, ZERO
9D022948  0F40D7D7   JAL fptoui
9D02294C  00402021   ADDU A0, V0, ZERO
9D022950  02021021   ADDU V0, S0, V0
9D022954  90440000   LBU A0, 0(V0)
9D022958  00042082   SRL A0, A0, 2
9D02295C  24020040   ADDIU V0, ZERO, 64
9D022960  00442023   SUBU A0, V0, A0
9D022964  308400FF   ANDI A0, A0, 255
488:                          if (oldval < val)
9D022968  0264102B   SLTU V0, S3, A0
9D02296C  1040002A   BEQ V0, ZERO, 0x9D022A18
9D022970  02641023   SUBU V0, S3, A0
9D022A08  0264102B   SLTU V0, S3, A0
9D022A0C  5440FFDA   BNEL V0, ZERO, 0x9D022978
9D022A10  02602821   ADDU A1, S3, ZERO
489:                          {
490:                             offset = oldval;
9D022974  02602821   ADDU A1, S3, ZERO
491:                             difference = (val - oldval) + 1;
9D022978  00931023   SUBU V0, A0, S3
9D02297C  24420001   ADDIU V0, V0, 1
492:                          }
493:                          else
494:                          {
495:                             offset = val;
9D022A18  00802821   ADDU A1, A0, ZERO
496:                             difference = (oldval - val) + 1;
9D022A14  02641023   SUBU V0, S3, A0
9D022A1C  0B408A60   J 0x9D022980
9D022A20  24420001   ADDIU V0, V0, 1
497:                          }
498:                 
499:                          gui_vline(xofs + loop, yofs + offset, difference, GUI_GREEN);
500:                          oldval = val;
501:                       }
502:                    }
503:                    /* solid wave */
504:                    else if (GUI_WAVESOLID == wave_type)
9D0226F4  1262002D   BEQ S3, V0, 0x9D0227AC
9D0226F8  8F958170   LW S5, -32400(GP)
9D0226FC  24020080   ADDIU V0, ZERO, 128
9D0227AC  24130080   ADDIU S3, ZERO, 128
9D022890  0B4089C0   J .LBB278, .LBB279, .LBB281
9D022894  24020080   ADDIU V0, ZERO, 128
505:                    {
506:                       for (loop = 0; loop < WAVEDISP_WIDTH; loop++)
9D0227BC  24140100   ADDIU S4, ZERO, 256
9D022830  1274FFB3   BEQ S3, S4, .LBB278, .LBB279, .LBB281
9D022834  24020080   ADDIU V0, ZERO, 128
9D022888  1674FFEB   BNE S3, S4, 0x9D022838
9D02288C  A05E0000   SB FP, 0(V0)
9D0228CC  1674FFDA   BNE S3, S4, 0x9D022838
9D0228D0  24020080   ADDIU V0, ZERO, 128
507:                       {
508:                          //val = vis_buffer[(uint32) (loop * scale)] >> 2;
509:                          if (16 == vis_bps)
9D0227B0  24160010   ADDIU S6, ZERO, 16
9D0227C0  1236001F   BEQ S1, S6, 0x9D022840
9D0227C4  2664FF80   ADDIU A0, S3, -128
9D022838  1636FFE3   BNE S1, S6, 0x9D0227C8
9D02283C  2664FF80   ADDIU A0, S3, -128
510:                             val = ((((uint16 *) vis_buffer)[(uint32) (loop * scale)] >> 8) ^ 0x80) >> 2;
9D022840  0F40D8FF   JAL sitofp
9D022844  00000000   NOP
9D022848  00402021   ADDU A0, V0, ZERO
9D02284C  0F40C8DF   JAL __mulsf3
9D022850  02402821   ADDU A1, S2, ZERO
9D022854  0F40D7D7   JAL fptoui
9D022858  00402021   ADDU A0, V0, ZERO
9D02285C  00021040   SLL V0, V0, 1
9D022860  02021021   ADDU V0, S0, V0
9D022864  94430000   LHU V1, 0(V0)
9D022868  38638000   XORI V1, V1, -32768
9D02286C  00031A82   SRL V1, V1, 10
511:                          else
512:                             val = ((uint8 *) vis_buffer)[(uint32) (loop * scale)] >> 2;
9D0227C8  0F40D8FF   JAL sitofp
9D0227CC  00000000   NOP
9D0227D0  00402021   ADDU A0, V0, ZERO
9D0227D4  0F40C8DF   JAL __mulsf3
9D0227D8  02402821   ADDU A1, S2, ZERO
9D0227DC  0F40D7D7   JAL fptoui
9D0227E0  00402021   ADDU A0, V0, ZERO
9D0227E4  02021021   ADDU V0, S0, V0
9D0227E8  90430000   LBU V1, 0(V0)
9D0227EC  00031882   SRL V1, V1, 2
513:                          if (val == 0x20)
9D0227F0  24040020   ADDIU A0, ZERO, 32
9D0227F4  50640022   BEQL V1, A0, 0x9D022880
9D0227F8  8EA20098   LW V0, 152(S5)
9D022870  24040020   ADDIU A0, ZERO, 32
9D022874  1464FFE2   BNE V1, A0, 0x9D022800
9D022878  2C620020   SLTIU V0, V1, 32
514:                             gui_putpixel(xofs + loop, yofs + 0x20, GUI_GREEN);
515:                          else if (val < 0x20)
9D0227FC  2C620020   SLTIU V0, V1, 32
9D022800  10400025   BEQ V0, ZERO, 0x9D022898
9D022804  24040041   ADDIU A0, ZERO, 65
516:                             gui_vline(xofs + loop, yofs + 0x20, 0x20 - val, GUI_GREEN);
517:                          else
518:                             gui_vline(xofs + loop, yofs + 0x20 - (val - 0x20), val - 0x20,
9D022898  00831023   SUBU V0, A0, V1
9D02289C  24420004   ADDIU V0, V0, 4
9D0228A0  00021080   SLL V0, V0, 2
9D0228A4  02A21021   ADDU V0, S5, V0
519:                                       GUI_GREEN);
520:                       }
521:                    }
522:                 
523:                    gui_rect(xofs, yofs - 1, WAVEDISP_WIDTH, 66, GUI_DKGRAY);
524:                 }
9D02277C  8FBF01A4   LW RA, 420(SP)
9D022780  8FBE01A0   LW FP, 416(SP)
9D022784  8FB7019C   LW S7, 412(SP)
9D022788  8FB60198   LW S6, 408(SP)
9D02278C  8FB50194   LW S5, 404(SP)
9D022790  8FB40190   LW S4, 400(SP)
9D022794  8FB3018C   LW S3, 396(SP)
9D022798  8FB20188   LW S2, 392(SP)
9D02279C  8FB10184   LW S1, 388(SP)
9D0227A0  8FB00180   LW S0, 384(SP)
9D0227A4  03E00008   JR RA
9D0227A8  27BD01A8   ADDIU SP, SP, 424
9D0227AC  24130080   ADDIU S3, ZERO, 128
9D0227B0  24160010   ADDIU S6, ZERO, 16
9D0227B4  241EFFC6   ADDIU FP, ZERO, -58
9D0227B8  2417FFFF   ADDIU S7, ZERO, -1
9D0227BC  24140100   ADDIU S4, ZERO, 256
9D0227C0  1236001F   BEQ S1, S6, 0x9D022840
9D0227C4  2664FF80   ADDIU A0, S3, -128
9D0227C8  0F40D8FF   JAL sitofp
9D0227CC  00000000   NOP
9D0227D0  00402021   ADDU A0, V0, ZERO
9D0227D4  0F40C8DF   JAL __mulsf3
9D0227D8  02402821   ADDU A1, S2, ZERO
9D0227DC  0F40D7D7   JAL fptoui
9D0227E0  00402021   ADDU A0, V0, ZERO
9D0227E4  02021021   ADDU V0, S0, V0
9D0227E8  90430000   LBU V1, 0(V0)
9D0227EC  00031882   SRL V1, V1, 2
9D0227F0  24040020   ADDIU A0, ZERO, 32
9D0227F4  50640022   BEQL V1, A0, 0x9D022880
9D0227F8  8EA20098   LW V0, 152(S5)
9D0227FC  2C620020   SLTIU V0, V1, 32
9D022800  10400025   BEQ V0, ZERO, 0x9D022898
9D022804  24040041   ADDIU A0, ZERO, 65
9D022808  2402001F   ADDIU V0, ZERO, 31
9D02280C  00431823   SUBU V1, V0, V1
9D022810  02A01021   ADDU V0, S5, ZERO
9D022814  8C440098   LW A0, 152(V0)
9D022818  2463FFFF   ADDIU V1, V1, -1
9D02281C  24420004   ADDIU V0, V0, 4
9D022820  00932021   ADDU A0, A0, S3
9D022824  1477FFFB   BNE V1, S7, .LBB314
9D022828  A09E0000   SB FP, 0(A0)
9D02282C  26730001   ADDIU S3, S3, 1
9D022830  1274FFB3   BEQ S3, S4, .LBB278, .LBB279, .LBB281
9D022834  24020080   ADDIU V0, ZERO, 128
9D022838  1636FFE3   BNE S1, S6, 0x9D0227C8
9D02283C  2664FF80   ADDIU A0, S3, -128
9D022840  0F40D8FF   JAL sitofp
9D022844  00000000   NOP
9D022848  00402021   ADDU A0, V0, ZERO
9D02284C  0F40C8DF   JAL __mulsf3
9D022850  02402821   ADDU A1, S2, ZERO
9D022854  0F40D7D7   JAL fptoui
9D022858  00402021   ADDU A0, V0, ZERO
9D02285C  00021040   SLL V0, V0, 1
9D022860  02021021   ADDU V0, S0, V0
9D022864  94430000   LHU V1, 0(V0)
9D022868  38638000   XORI V1, V1, -32768
9D02286C  00031A82   SRL V1, V1, 10
9D022870  24040020   ADDIU A0, ZERO, 32
9D022874  1464FFE2   BNE V1, A0, 0x9D022800
9D022878  2C620020   SLTIU V0, V1, 32
9D02287C  8EA20098   LW V0, 152(S5)
9D022880  00531021   ADDU V0, V0, S3
9D022884  26730001   ADDIU S3, S3, 1
9D022888  1674FFEB   BNE S3, S4, 0x9D022838
9D02288C  A05E0000   SB FP, 0(V0)
9D022890  0B4089C0   J .LBB278, .LBB279, .LBB281
9D022894  24020080   ADDIU V0, ZERO, 128
9D022898  00831023   SUBU V0, A0, V1
9D02289C  24420004   ADDIU V0, V0, 4
9D0228A0  00021080   SLL V0, V0, 2
9D0228A4  02A21021   ADDU V0, S5, V0
9D0228A8  2463FFDF   ADDIU V1, V1, -33
9D0228AC  24420004   ADDIU V0, V0, 4
9D0228B0  8C440000   LW A0, 0(V0)
9D0228B4  2463FFFF   ADDIU V1, V1, -1
9D0228B8  24420004   ADDIU V0, V0, 4
9D0228BC  00932021   ADDU A0, A0, S3
9D0228C0  1477FFFB   BNE V1, S7, 0x9D0228B0
9D0228C4  A09E0000   SB FP, 0(A0)
9D0228C8  26730001   ADDIU S3, S3, 1
9D0228CC  1674FFDA   BNE S3, S4, 0x9D022838
9D0228D0  24020080   ADDIU V0, ZERO, 128
9D0228D4  0B4089C1   J 0x9D022704
9D0228D8  2405FFC1   ADDIU A1, ZERO, -63
9D0228DC  8F958170   LW S5, -32400(GP)
9D0228E0  24020080   ADDIU V0, ZERO, 128
9D0228E4  2405FFC2   ADDIU A1, ZERO, -62
9D0228E8  24040100   ADDIU A0, ZERO, 256
9D0228EC  8EA30098   LW V1, 152(S5)
9D0228F0  00621821   ADDU V1, V1, V0
9D0228F4  24420001   ADDIU V0, V0, 1
9D0228F8  1444FFFC   BNE V0, A0, 0x9D0228EC
9D0228FC  A0650000   SB A1, 0(V1)
9D022900  24020010   ADDIU V0, ZERO, 16
9D022904  12220047   BEQ S1, V0, 0x9D022A24
9D022908  24030040   ADDIU V1, ZERO, 64
9D02290C  92020000   LBU V0, 0(S0)
9D022910  00021082   SRL V0, V0, 2
9D022914  00621823   SUBU V1, V1, V0
9D022918  307300FF   ANDI S3, V1, 255
9D02291C  241E0001   ADDIU FP, ZERO, 1
9D022920  24140010   ADDIU S4, ZERO, 16
9D022924  2417FFC6   ADDIU S7, ZERO, -58
9D022928  2416FFFF   ADDIU S6, ZERO, -1
9D02292C  12340027   BEQ S1, S4, 0x9D0229CC
9D022930  03C02021   ADDU A0, FP, ZERO
9D022934  0F40D8FF   JAL sitofp
9D022938  00000000   NOP
9D02293C  00402021   ADDU A0, V0, ZERO
9D022940  0F40C8DF   JAL __mulsf3
9D022944  02402821   ADDU A1, S2, ZERO
9D022948  0F40D7D7   JAL fptoui
9D02294C  00402021   ADDU A0, V0, ZERO
9D022950  02021021   ADDU V0, S0, V0
9D022954  90440000   LBU A0, 0(V0)
9D022958  00042082   SRL A0, A0, 2
9D02295C  24020040   ADDIU V0, ZERO, 64
9D022960  00442023   SUBU A0, V0, A0
9D022964  308400FF   ANDI A0, A0, 255
9D022968  0264102B   SLTU V0, S3, A0
9D02296C  1040002A   BEQ V0, ZERO, 0x9D022A18
9D022970  02641023   SUBU V0, S3, A0
9D022974  02602821   ADDU A1, S3, ZERO
9D022978  00931023   SUBU V0, A0, S3
9D02297C  24420001   ADDIU V0, V0, 1
9D022980  1040000C   BEQ V0, ZERO, 0x9D0229B4
9D022984  2443FFFF   ADDIU V1, V0, -1
9D022988  24A60005   ADDIU A2, A1, 5
9D02298C  00063080   SLL A2, A2, 2
9D022990  02A63021   ADDU A2, S5, A2
9D022994  27C20080   ADDIU V0, FP, 128
9D022998  24C60004   ADDIU A2, A2, 4
9D02299C  8CC70000   LW A3, 0(A2)
9D0229A0  2463FFFF   ADDIU V1, V1, -1
9D0229A4  24C60004   ADDIU A2, A2, 4
9D0229A8  00E23821   ADDU A3, A3, V0
9D0229AC  1476FFFB   BNE V1, S6, 0x9D02299C
9D0229B0  A0F70000   SB S7, 0(A3)
9D0229B4  27DE0001   ADDIU FP, FP, 1
9D0229B8  24020080   ADDIU V0, ZERO, 128
9D0229BC  13C2FF50   BEQ FP, V0, .LBB278, .LBB279, .LBB281
9D0229C0  00809821   ADDU S3, A0, ZERO
9D0229C4  1634FFDB   BNE S1, S4, 0x9D022934
9D0229C8  03C02021   ADDU A0, FP, ZERO
9D0229CC  0F40D8FF   JAL sitofp
9D0229D0  00000000   NOP
9D0229D4  00402021   ADDU A0, V0, ZERO
9D0229D8  0F40C8DF   JAL __mulsf3
9D0229DC  02402821   ADDU A1, S2, ZERO
9D0229E0  0F40D7D7   JAL fptoui
9D0229E4  00402021   ADDU A0, V0, ZERO
9D0229E8  00021040   SLL V0, V0, 1
9D0229EC  02021021   ADDU V0, S0, V0
9D0229F0  94440000   LHU A0, 0(V0)
9D0229F4  38848000   XORI A0, A0, -32768
9D0229F8  00042282   SRL A0, A0, 10
9D0229FC  24020040   ADDIU V0, ZERO, 64
9D022A00  00442023   SUBU A0, V0, A0
9D022A04  308400FF   ANDI A0, A0, 255
9D022A08  0264102B   SLTU V0, S3, A0
9D022A0C  5440FFDA   BNEL V0, ZERO, 0x9D022978
9D022A10  02602821   ADDU A1, S3, ZERO
9D022A14  02641023   SUBU V0, S3, A0
9D022A18  00802821   ADDU A1, A0, ZERO
9D022A1C  0B408A60   J 0x9D022980
9D022A20  24420001   ADDIU V0, V0, 1
9D022A24  96020000   LHU V0, 0(S0)
9D022A28  38428000   XORI V0, V0, -32768
9D022A2C  00021282   SRL V0, V0, 10
9D022A30  00621823   SUBU V1, V1, V0
9D022A34  0B408A47   J 0x9D02291C
9D022A38  307300FF   ANDI S3, V1, 255
9D022A3C  8F958170   LW S5, -32400(GP)
9D022A40  24020080   ADDIU V0, ZERO, 128
9D022A44  2405FFC2   ADDIU A1, ZERO, -62
9D022A48  24040100   ADDIU A0, ZERO, 256
9D022A4C  8EA30098   LW V1, 152(S5)
9D022A50  00621821   ADDU V1, V1, V0
9D022A54  24420001   ADDIU V0, V0, 1
9D022A58  1444FFFC   BNE V0, A0, 0x9D022A4C
9D022A5C  A0650000   SB A1, 0(V1)
9D022A60  3C049D03   LUI A0, -25341
9D022A64  248446A4   ADDIU A0, A0, 18084
9D022A68  240500A8   ADDIU A1, ZERO, 168
9D022A6C  2406001D   ADDIU A2, ZERO, 29
9D022A70  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D022A74  240700C5   ADDIU A3, ZERO, 197
9D022A78  0B4089C0   J .LBB278, .LBB279, .LBB281
9D022A7C  24020080   ADDIU V0, ZERO, 128
525:                 
526:                 
527:                 static void gui_updatepattern(void)
528:                 {
529:                    /* Pretty it up a bit */
530:                    gui_textbar("Pattern Table 0", 0, 0, &small, GUI_GREEN, GUI_DKGRAY, BUTTON_UP);
9D022F9C  3C049D03   LUI A0, -25341
531:                    gui_textbar("Pattern Table 1", 128, 0, &small, GUI_GREEN, GUI_DKGRAY, BUTTON_UP);
9D022FB4  3C049D03   LUI A0, -25341
532:                    gui_hline(0, 9, 256, GUI_DKGRAY);
533:                    gui_hline(0, 138, 256, GUI_DKGRAY);
534:                 
535:                    /* Dump the actual tables */
536:                    ppu_dumppattern(gui_surface, 0, 0, 10, pattern_col);
9D023010  00002821   ADDU A1, ZERO, ZERO
537:                    ppu_dumppattern(gui_surface, 1, 128, 10, pattern_col);
9D023028  24050001   ADDIU A1, ZERO, 1
9D02302C  8F848170   LW A0, -32400(GP)
9D023030  8F828180   LW V0, -32384(GP)
9D023034  AFA20010   SW V0, 16(SP)
9D023038  24060080   ADDIU A2, ZERO, 128
9D02303C  0F4075FF   JAL ppu_dumppattern
9D023040  2407000A   ADDIU A3, ZERO, 10
538:                 }
539:                 
540:                 static void gui_updateoam(void)
541:                 {
542:                    int y;
543:                 
544:                    y = option_showpattern ? 140 : 0;
9D023050  8F828188   LW V0, -32376(GP)
9D023068  24100095   ADDIU S0, ZERO, 149
9D023070  24030009   ADDIU V1, ZERO, 9
545:                    gui_textbar("Current OAM", 0, y, &small, GUI_GREEN, GUI_DKGRAY, BUTTON_UP);
9D023054  3C049D03   LUI A0, -25341
9D023058  248446E0   ADDIU A0, A0, 18144
9D02305C  00002821   ADDU A1, ZERO, ZERO
9D023060  2406008C   ADDIU A2, ZERO, 140
9D023064  0002300A   MOVZ A2, ZERO, V0
9D02306C  240700C6   ADDIU A3, ZERO, 198
9D023074  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D023078  0062800A   MOVZ S0, V1, V0
546:                    ppu_dumpoam(gui_surface, 0, y + 9);
9D02307C  8F848170   LW A0, -32400(GP)
9D023080  00002821   ADDU A1, ZERO, ZERO
9D023084  0F4074DC   JAL ppu_dumpoam
9D023088  02003021   ADDU A2, S0, ZERO
547:                 }
548:                 
549:                 
550:                 /* The GUI overlay */
551:                 void gui_frame(bool draw)
552:                 {
9D022B74  27BDFFD0   ADDIU SP, SP, -48
9D022B78  AFBF002C   SW RA, 44(SP)
9D022B7C  AFB30028   SW S3, 40(SP)
9D022B80  AFB20024   SW S2, 36(SP)
9D022B84  AFB10020   SW S1, 32(SP)
9D022B88  AFB0001C   SW S0, 28(SP)
553:                    gui_fps++;
9D022B8C  8F828174   LW V0, -32396(GP)
9D022B90  24420001   ADDIU V0, V0, 1
554:                    if (false == draw)
9D022B94  14800008   BNE A0, ZERO, 0x9D022BB8
9D022B98  AF828174   SW V0, -32396(GP)
555:                       return;
556:                 
557:                    gui_surface = vid_getbuffer();
9D022BB8  0F40B82F   JAL vid_getbuffer
9D022BBC  3C11A001   LUI S1, -24575
558:                 
559:                    ASSERT(gui_surface);
560:                 
561:                    gui_tickdec();
562:                 
563:                    if (option_showfps)
9D022BE8  8F838194   LW V1, -32364(GP)
9D022BEC  14600093   BNE V1, ZERO, .LBB399
9D022BF0  24030001   ADDIU V1, ZERO, 1
564:                       gui_updatefps();
565:                 
566:                    if (option_wavetype != GUI_WAVENONE)
9D022BF4  8F84818C   LW A0, -32372(GP)
9D022BF8  148000E3   BNE A0, ZERO, 0x9D022F88
9D022BFC  8F828188   LW V0, -32376(GP)
9D022F7C  8F84818C   LW A0, -32372(GP)
9D022F80  1080FF1F   BEQ A0, ZERO, 0x9D022C00
9D022F84  8F828188   LW V0, -32376(GP)
567:                       gui_updatewave(option_wavetype);
9D022F88  0F4089A2   JAL .LFB34, gui_updatewave, .LFE47
9D022F8C  00000000   NOP
568:                 
569:                    if (option_showpattern)
9D022C00  544000E7   BNEL V0, ZERO, 0x9D022FA0
9D022C04  3C049D03   LUI A0, -25341
9D022F90  8F828188   LW V0, -32376(GP)
9D022F94  1040FF1D   BEQ V0, ZERO, 0x9D022C0C
9D022F98  8F828184   LW V0, -32380(GP)
570:                       gui_updatepattern();
571:                 
572:                    if (option_showoam)
9D022C08  8F828184   LW V0, -32380(GP)
9D022C0C  14400111   BNE V0, ZERO, 0x9D023054
9D022C10  8F828188   LW V0, -32376(GP)
9D023044  8F828184   LW V0, -32380(GP)
9D023048  1040FEF3   BEQ V0, ZERO, 0x9D022C18
9D02304C  8E22A9D8   LW V0, -22056(S1)
573:                       gui_updateoam();
574:                 
575:                    if (msg.ttl)
9D022C14  8E22A9D8   LW V0, -22056(S1)
9D022C18  54400120   BNEL V0, ZERO, 0x9D02309C
9D022C1C  2631A9D8   ADDIU S1, S1, -22056
9D02308C  8E22A9D8   LW V0, -22056(S1)
9D023090  5040FEE4   BEQL V0, ZERO, 0x9D022C24
9D023094  8F828190   LW V0, -32368(GP)
576:                       gui_updatemsg();
577:                 
578:                    if (option_showgui)
9D022C20  8F828190   LW V0, -32368(GP)
9D022C24  1040FFDE   BEQ V0, ZERO, 0x9D022BA0
9D022C28  8FBF002C   LW RA, 44(SP)
9D0230BC  0B408B09   J 0x9D022C24
9D0230C0  8F828190   LW V0, -32368(GP)
579:                    {
580:                       //osd_getmouse(&mouse_x, &mouse_y, &mouse_button);
581:                       gui_drawmouse();
582:                    }
583:                 }
9D022B9C  8FBF002C   LW RA, 44(SP)
9D022BA0  8FB30028   LW S3, 40(SP)
9D022BA4  8FB20024   LW S2, 36(SP)
9D022BA8  8FB10020   LW S1, 32(SP)
9D022BAC  8FB0001C   LW S0, 28(SP)
9D022BB0  03E00008   JR RA
9D022BB4  27BD0030   ADDIU SP, SP, 48
9D022E20  8FBF002C   LW RA, 44(SP)
9D022E24  8FB30028   LW S3, 40(SP)
9D022E28  8FB20024   LW S2, 36(SP)
9D022E2C  8FB10020   LW S1, 32(SP)
9D022E30  8FB0001C   LW S0, 28(SP)
9D022E34  03E00008   JR RA
9D022E38  27BD0030   ADDIU SP, SP, 48
9D022E3C  8F84817C   LW A0, -32388(GP)
9D022E40  108300A0   BEQ A0, V1, 0x9D0230C4
9D022E44  8F868174   LW A2, -32396(GP)
9D022E48  00409021   ADDU S2, V0, ZERO
9D022E4C  3C13A001   LUI S3, -24575
9D022E50  8E500000   LW S0, 0(S2)
9D022E54  2664A9C4   ADDIU A0, S3, -22076
9D022E58  0F40CC10   JAL strlen
9D022E5C  2610FFA5   ADDIU S0, S0, -91
9D022E60  1040FF64   BEQ V0, ZERO, 0x9D022BF4
9D022E64  8F86802C   LW A2, -32724(GP)
9D022E68  2669A9C4   ADDIU T1, S3, -22076
9D022E6C  01225821   ADDU T3, T1, V0
9D022E70  2408FFFF   ADDIU T0, ZERO, -1
9D022E74  2404FFC6   ADDIU A0, ZERO, -58
9D022E78  25290001   ADDIU T1, T1, 1
9D022E7C  8122FFFF   LB V0, -1(T1)
9D022E80  93858030   LBU A1, -32720(GP)
9D022E84  02401821   ADDU V1, S2, ZERO
9D022E88  2442FFE0   ADDIU V0, V0, -32
9D022E8C  000250C0   SLL T2, V0, 3
9D022E90  01425023   SUBU T2, T2, V0
9D022E94  24A5FFFF   ADDIU A1, A1, -1
9D022E98  10A80033   BEQ A1, T0, 0x9D022F68
9D022E9C  00CA3021   ADDU A2, A2, T2
9D022EA0  24C60001   ADDIU A2, A2, 1
9D022EA4  80C2FFFF   LB V0, -1(A2)
9D022EA8  04410005   BGEZ V0, 0x9D022EC0
9D022EAC  30470040   ANDI A3, V0, 64
9D022EB0  8C670018   LW A3, 24(V1)
9D022EB4  00F03821   ADDU A3, A3, S0
9D022EB8  A0E40000   SB A0, 0(A3)
9D022EBC  30470040   ANDI A3, V0, 64
9D022EC0  10E00005   BEQ A3, ZERO, 0x9D022ED8
9D022EC4  30470020   ANDI A3, V0, 32
9D022EC8  8C670018   LW A3, 24(V1)
9D022ECC  00F03821   ADDU A3, A3, S0
9D022ED0  A0E40001   SB A0, 1(A3)
9D022ED4  30470020   ANDI A3, V0, 32
9D022ED8  10E00005   BEQ A3, ZERO, 0x9D022EF0
9D022EDC  30470010   ANDI A3, V0, 16
9D022EE0  8C670018   LW A3, 24(V1)
9D022EE4  00F03821   ADDU A3, A3, S0
9D022EE8  A0E40002   SB A0, 2(A3)
9D022EEC  30470010   ANDI A3, V0, 16
9D022EF0  10E00005   BEQ A3, ZERO, 0x9D022F08
9D022EF4  30470008   ANDI A3, V0, 8
9D022EF8  8C670018   LW A3, 24(V1)
9D022EFC  00F03821   ADDU A3, A3, S0
9D022F00  A0E40003   SB A0, 3(A3)
9D022F04  30470008   ANDI A3, V0, 8
9D022F08  10E00005   BEQ A3, ZERO, 0x9D022F20
9D022F0C  30470004   ANDI A3, V0, 4
9D022F10  8C670018   LW A3, 24(V1)
9D022F14  00F03821   ADDU A3, A3, S0
9D022F18  A0E40004   SB A0, 4(A3)
9D022F1C  30470004   ANDI A3, V0, 4
9D022F20  10E00005   BEQ A3, ZERO, 0x9D022F38
9D022F24  30470002   ANDI A3, V0, 2
9D022F28  8C670018   LW A3, 24(V1)
9D022F2C  00F03821   ADDU A3, A3, S0
9D022F30  A0E40005   SB A0, 5(A3)
9D022F34  30470002   ANDI A3, V0, 2
9D022F38  10E00004   BEQ A3, ZERO, 0x9D022F4C
9D022F3C  30420001   ANDI V0, V0, 1
9D022F40  8C670018   LW A3, 24(V1)
9D022F44  00F03821   ADDU A3, A3, S0
9D022F48  A0E40006   SB A0, 6(A3)
9D022F4C  10400004   BEQ V0, ZERO, 0x9D022F60
9D022F50  24A5FFFF   ADDIU A1, A1, -1
9D022F54  8C620018   LW V0, 24(V1)
9D022F58  00501021   ADDU V0, V0, S0
9D022F5C  A0440007   SB A0, 7(V0)
9D022F60  14A8FFCF   BNE A1, T0, 0x9D022EA0
9D022F64  24630004   ADDIU V1, V1, 4
9D022F68  8F86802C   LW A2, -32724(GP)
9D022F6C  00CA5021   ADDU T2, A2, T2
9D022F70  91420006   LBU V0, 6(T2)
9D022F74  152BFFC0   BNE T1, T3, 0x9D022E78
9D022F78  02028021   ADDU S0, S0, V0
9D022F7C  8F84818C   LW A0, -32372(GP)
9D022F80  1080FF1F   BEQ A0, ZERO, 0x9D022C00
9D022F84  8F828188   LW V0, -32376(GP)
9D022F88  0F4089A2   JAL .LFB34, gui_updatewave, .LFE47
9D022F8C  00000000   NOP
9D022F90  8F828188   LW V0, -32376(GP)
9D022F94  1040FF1D   BEQ V0, ZERO, 0x9D022C0C
9D022F98  8F828184   LW V0, -32380(GP)
9D022F9C  3C049D03   LUI A0, -25341
9D022FA0  248446C0   ADDIU A0, A0, 18112
9D022FA4  00002821   ADDU A1, ZERO, ZERO
9D022FA8  00003021   ADDU A2, ZERO, ZERO
9D022FAC  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D022FB0  240700C6   ADDIU A3, ZERO, 198
9D022FB4  3C049D03   LUI A0, -25341
9D022FB8  248446D0   ADDIU A0, A0, 18128
9D022FBC  24050080   ADDIU A1, ZERO, 128
9D022FC0  00003021   ADDU A2, ZERO, ZERO
9D022FC4  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D022FC8  240700C6   ADDIU A3, ZERO, 198
9D022FCC  8F848170   LW A0, -32400(GP)
9D022FD0  00001021   ADDU V0, ZERO, ZERO
9D022FD4  2406FFC1   ADDIU A2, ZERO, -63
9D022FD8  24050100   ADDIU A1, ZERO, 256
9D022FDC  8C830038   LW V1, 56(A0)
9D022FE0  00621821   ADDU V1, V1, V0
9D022FE4  24420001   ADDIU V0, V0, 1
9D022FE8  1445FFFC   BNE V0, A1, 0x9D022FDC
9D022FEC  A0660000   SB A2, 0(V1)
9D022FF0  00001021   ADDU V0, ZERO, ZERO
9D022FF4  2406FFC1   ADDIU A2, ZERO, -63
9D022FF8  24050100   ADDIU A1, ZERO, 256
9D022FFC  8C83023C   LW V1, 572(A0)
9D023000  00621821   ADDU V1, V1, V0
9D023004  24420001   ADDIU V0, V0, 1
9D023008  1445FFFC   BNE V0, A1, 0x9D022FFC
9D02300C  A0660000   SB A2, 0(V1)
9D023010  00002821   ADDU A1, ZERO, ZERO
9D023014  00003021   ADDU A2, ZERO, ZERO
9D023018  2407000A   ADDIU A3, ZERO, 10
9D02301C  8F828180   LW V0, -32384(GP)
9D023020  0F4075FF   JAL ppu_dumppattern
9D023024  AFA20010   SW V0, 16(SP)
9D023028  24050001   ADDIU A1, ZERO, 1
9D02302C  8F848170   LW A0, -32400(GP)
9D023030  8F828180   LW V0, -32384(GP)
9D023034  AFA20010   SW V0, 16(SP)
9D023038  24060080   ADDIU A2, ZERO, 128
9D02303C  0F4075FF   JAL ppu_dumppattern
9D023040  2407000A   ADDIU A3, ZERO, 10
9D023044  8F828184   LW V0, -32380(GP)
9D023048  1040FEF3   BEQ V0, ZERO, 0x9D022C18
9D02304C  8E22A9D8   LW V0, -22056(S1)
9D023050  8F828188   LW V0, -32376(GP)
9D023054  3C049D03   LUI A0, -25341
9D023058  248446E0   ADDIU A0, A0, 18144
9D02305C  00002821   ADDU A1, ZERO, ZERO
9D023060  2406008C   ADDIU A2, ZERO, 140
9D023064  0002300A   MOVZ A2, ZERO, V0
9D023068  24100095   ADDIU S0, ZERO, 149
9D02306C  240700C6   ADDIU A3, ZERO, 198
9D023070  24030009   ADDIU V1, ZERO, 9
9D023074  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D023078  0062800A   MOVZ S0, V1, V0
9D02307C  8F848170   LW A0, -32400(GP)
9D023080  00002821   ADDU A1, ZERO, ZERO
9D023084  0F4074DC   JAL ppu_dumpoam
9D023088  02003021   ADDU A2, S0, ZERO
9D02308C  8E22A9D8   LW V0, -22056(S1)
9D023090  5040FEE4   BEQL V0, ZERO, 0x9D022C24
9D023094  8F828190   LW V0, -32368(GP)
9D023098  2631A9D8   ADDIU S1, S1, -22056
9D02309C  92270104   LBU A3, 260(S1)
9D0230A0  8F828170   LW V0, -32400(GP)
9D0230A4  8C460004   LW A2, 4(V0)
9D0230A8  3C04A001   LUI A0, -24575
9D0230AC  2484A9DC   ADDIU A0, A0, -22052
9D0230B0  24050002   ADDIU A1, ZERO, 2
9D0230B4  0F4088D7   JAL .LFB47, gui_textbar.constprop.1, .Ltext0, .Letext0, .LFE32
9D0230B8  24C6FFF6   ADDIU A2, A2, -10
9D0230BC  0B408B09   J 0x9D022C24
9D0230C0  8F828190   LW V0, -32368(GP)
9D0230C4  8F828024   LW V0, -32732(GP)
9D0230C8  3C13A001   LUI S3, -24575
9D0230CC  00062080   SLL A0, A2, 2
9D0230D0  00061900   SLL V1, A2, 4
9D0230D4  00831821   ADDU V1, A0, V1
9D0230D8  00033880   SLL A3, V1, 2
9D0230DC  00673821   ADDU A3, V1, A3
9D0230E0  00E2001A   DIV A3, V0
9D0230E4  004001F4   TEQ V0, ZERO
9D0230E8  00003812   MFLO A3
9D0230EC  2664A9C4   ADDIU A0, S3, -22076
9D0230F0  3C059D03   LUI A1, -25341
9D0230F4  0F40D84A   JAL .LVL6, .Letext0, .LFE1, _sprintf_cdnopuxX
9D0230F8  24A546B0   ADDIU A1, A1, 18096
9D0230FC  AF808174   SW ZERO, -32396(GP)
9D023100  AF80817C   SW ZERO, -32388(GP)
9D023104  0B408B94   J 0x9D022E50
9D023108  8F928170   LW S2, -32400(GP)
584:                 
585:                 void gui_sendmsg(int color, char *format, ...)
586:                 {
9D02310C  27BDFFE0   ADDIU SP, SP, -32
9D023110  AFBF001C   SW RA, 28(SP)
9D023114  AFB00018   SW S0, 24(SP)
9D02311C  00808021   ADDU S0, A0, ZERO
9D023120  AFA60028   SW A2, 40(SP)
9D023130  AFA7002C   SW A3, 44(SP)
587:                    va_list arg;
588:                    va_start(arg, format);
9D023118  27A20028   ADDIU V0, SP, 40
589:                    vsprintf(msg.text, format, arg);
9D023124  3C04A001   LUI A0, -24575
9D023128  2484A9DC   ADDIU A0, A0, -22052
9D02312C  00403021   ADDU A2, V0, ZERO
9D023134  0F40D973   JAL vsprintf
9D023138  AFA20010   SW V0, 16(SP)
590:                 
591:                 #ifdef NOFRENDO_DEBUG
592:                    log_print("GUI: ");
593:                    log_print(msg.text);
594:                    log_print("\n");
595:                 #endif
596:                 
597:                    va_end(arg);
598:                 
599:                    msg.ttl = gui_refresh * 2; /* 2 second delay */
9D02313C  3C02A001   LUI V0, -24575
9D023144  8F848024   LW A0, -32732(GP)
9D023148  00042040   SLL A0, A0, 1
9D02314C  AC44A9D8   SW A0, -22056(V0)
600:                    msg.color = color;
9D023140  2443A9D8   ADDIU V1, V0, -22056
9D023150  A0700104   SB S0, 260(V1)
601:                 }
9D023154  8FBF001C   LW RA, 28(SP)
9D023158  8FB00018   LW S0, 24(SP)
9D02315C  03E00008   JR RA
9D023160  27BD0020   ADDIU SP, SP, 32
602:                 
603:                 void gui_setrefresh(int frequency)
604:                 {
605:                    gui_refresh = frequency;
9D0233FC  03E00008   JR RA
9D023400  AF848024   SW A0, -32732(GP)
606:                 }
607:                 
608:                 int gui_init(void)
609:                 {
9D023404  27BDFFE8   ADDIU SP, SP, -24
9D023408  AFBF0014   SW RA, 20(SP)
610:                    gui_refresh = 60;
9D02341C  2402003C   ADDIU V0, ZERO, 60
611:                    memset(&msg, 0, sizeof(message_t));
9D02340C  3C04A001   LUI A0, -24575
9D023410  2484A9D8   ADDIU A0, A0, -22056
9D023414  00002821   ADDU A1, ZERO, ZERO
9D023418  24060108   ADDIU A2, ZERO, 264
9D023420  0F40D586   JAL .LVL8, .Letext0, .LFE0, memset
9D023424  AF828024   SW V0, -32732(GP)
612:                 
613:                    return 0; /* can't fail */
614:                 }
9D023428  00001021   ADDU V0, ZERO, ZERO
9D02342C  8FBF0014   LW RA, 20(SP)
9D023430  03E00008   JR RA
9D023434  27BD0018   ADDIU SP, SP, 24
615:                 
616:                 void gui_shutdown(void)
617:                 {
9D023438  03E00008   JR RA
618:                 }
619:                 
620:                 /*
621:                 ** $Log: gui.c,v $
622:                 ** Revision 1.2  2001/04/27 14:37:11  neil
623:                 ** wheeee
624:                 **
625:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
626:                 ** initial
627:                 **
628:                 ** Revision 1.26  2000/11/25 20:26:05  matt
629:                 ** removed fds "system"
630:                 **
631:                 ** Revision 1.25  2000/11/09 14:05:43  matt
632:                 ** state load fixed, state save mostly fixed
633:                 **
634:                 ** Revision 1.24  2000/11/05 16:37:18  matt
635:                 ** rolled rgb.h into bitmap.h
636:                 **
637:                 ** Revision 1.23  2000/10/27 12:57:49  matt
638:                 ** fixed pcx snapshots
639:                 **
640:                 ** Revision 1.22  2000/10/25 00:23:16  matt
641:                 ** makefiles updated for new directory structure
642:                 **
643:                 ** Revision 1.21  2000/10/23 17:50:47  matt
644:                 ** adding fds support
645:                 **
646:                 ** Revision 1.20  2000/10/23 15:52:04  matt
647:                 ** better system handling
648:                 **
649:                 ** Revision 1.19  2000/10/22 19:15:39  matt
650:                 ** more sane timer ISR / autoframeskip
651:                 **
652:                 ** Revision 1.18  2000/10/17 03:22:37  matt
653:                 ** cleaning up rom module
654:                 **
655:                 ** Revision 1.17  2000/10/10 13:58:13  matt
656:                 ** stroustrup squeezing his way in the door
657:                 **
658:                 ** Revision 1.16  2000/10/10 13:03:53  matt
659:                 ** Mr. Clean makes a guest appearance
660:                 **
661:                 ** Revision 1.15  2000/10/08 17:59:12  matt
662:                 ** gui_ticks is volatile
663:                 **
664:                 ** Revision 1.14  2000/09/15 04:58:06  matt
665:                 ** simplifying and optimizing APU core
666:                 **
667:                 ** Revision 1.13  2000/07/31 04:28:46  matt
668:                 ** one million cleanups
669:                 **
670:                 ** Revision 1.12  2000/07/30 04:29:59  matt
671:                 ** no more apu_getpcmdata hack
672:                 **
673:                 ** Revision 1.11  2000/07/25 02:20:47  matt
674:                 ** moved gui palette filth here, for the time being
675:                 **
676:                 ** Revision 1.10  2000/07/24 04:32:05  matt
677:                 ** bugfix on message delay
678:                 **
679:                 ** Revision 1.9  2000/07/23 15:16:25  matt
680:                 ** moved non-osd code here
681:                 **
682:                 ** Revision 1.8  2000/07/17 01:52:27  matt
683:                 ** made sure last line of all source files is a newline
684:                 **
685:                 ** Revision 1.7  2000/07/11 04:40:23  matt
686:                 ** updated for new screen dimension defines
687:                 **
688:                 ** Revision 1.6  2000/07/09 03:39:33  matt
689:                 ** small gui_frame cleanup
690:                 **
691:                 ** Revision 1.5  2000/07/06 16:47:18  matt
692:                 ** new video driver interface
693:                 **
694:                 ** Revision 1.4  2000/06/09 15:12:25  matt
695:                 ** initial revision
696:                 **
697:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/event.c  -----------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** event.c
21:                  **
22:                  ** OS-independent event handling
23:                  ** $Id: event.c,v 1.3 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdlib.h>
27:                  #include <noftypes.h>
28:                  #include <event.h>
29:                  #include <nofrendo.h>
30:                  #include <gui.h>
31:                  #include <osd.h>
32:                  
33:                  /* TODO: put system specific stuff in their own files... */
34:                  #include <nes.h>
35:                  #include <nesinput.h>
36:                  #include <nes_pal.h>
37:                  #include <nesstate.h>
38:                  
39:                  /* pointer to our current system's event handler table */
40:                  static event_t *system_events = NULL;
41:                  
42:                  /* standard keyboard input */
43:                  nesinput_t kb_input = { INP_JOYPAD0, 0 };
44:                  static nesinput_t kb_alt_input = { INP_JOYPAD1, 0 };
45:                  
46:                  static void func_event_quit(int code)
47:                  {
48:                     UNUSED(code);
49:                     main_quit();
9D02BA2C  0B40BE46   J main_quit
9D02BA30  00000000   NOP
50:                  }
51:                  
52:                  static void func_event_insert(int code)
53:                  {
9D02B534  03E00008   JR RA
9D02B538  00000000   NOP
54:                     UNUSED(code);
55:                     /* TODO: after the GUI */
56:                  }
57:                  
58:                  static void func_event_eject(int code)
59:                  {
60:                     if (INP_STATE_MAKE == code)
9D02BA10  24020001   ADDIU V0, ZERO, 1
9D02BA14  10820003   BEQ A0, V0, 0x9D02BA24
9D02BA18  00000000   NOP
9D02BA1C  03E00008   JR RA
9D02BA20  00000000   NOP
61:                        main_eject();
9D02BA24  0B40BE29   J .LFB6, .Ltext0, main_eject
9D02BA28  00000000   NOP
62:                  }
63:                  
64:                  static void func_event_togglepause(int code)
65:                  {
66:                     if (INP_STATE_MAKE == code)
9D02B9F4  24020001   ADDIU V0, ZERO, 1
9D02B9F8  10820003   BEQ A0, V0, 0x9D02BA08
9D02B9FC  00000000   NOP
9D02BA00  03E00008   JR RA
9D02BA04  00000000   NOP
67:                        nes_togglepause();
9D02BA08  0B4095F6   J nes_togglepause
9D02BA0C  00000000   NOP
68:                  }
69:                  
70:                  static void func_event_soft_reset(int code)
71:                  {
72:                     if (INP_STATE_MAKE == code) 
9D02B9D8  24020001   ADDIU V0, ZERO, 1
9D02B9DC  10820003   BEQ A0, V0, 0x9D02B9EC
9D02B9E0  00000000   NOP
9D02B9E4  03E00008   JR RA
9D02B9E8  00000000   NOP
73:                        nes_reset(SOFT_RESET);
9D02B9EC  0B409586   J .LFB26, .LFE24, nes_reset
9D02B9F0  00002021   ADDU A0, ZERO, ZERO
74:                  }
75:                  
76:                  static void func_event_hard_reset(int code)
77:                  {
78:                     if (INP_STATE_MAKE == code)
9D02B9BC  24020001   ADDIU V0, ZERO, 1
9D02B9C0  10820003   BEQ A0, V0, 0x9D02B9D0
9D02B9C4  00000000   NOP
9D02B9C8  03E00008   JR RA
9D02B9CC  00000000   NOP
79:                        nes_reset(HARD_RESET);
9D02B9D0  0B409586   J .LFB26, .LFE24, nes_reset
9D02B9D4  00000000   NOP
80:                  }
81:                  
82:                  static void func_event_snapshot(int code)
83:                  {
84:                     if (INP_STATE_MAKE == code)
9D02B9A0  24020001   ADDIU V0, ZERO, 1
9D02B9A4  10820003   BEQ A0, V0, 0x9D02B9B4
9D02B9A8  00000000   NOP
9D02B9AC  03E00008   JR RA
9D02B9B0  00000000   NOP
85:                        gui_savesnap();
9D02B9B4  0B408C59   J gui_savesnap
9D02B9B8  00000000   NOP
86:                  }
87:                  
88:                  static void func_event_toggle_frameskip(int code)
89:                  {
90:                     if (INP_STATE_MAKE == code)
9D02B984  24020001   ADDIU V0, ZERO, 1
9D02B988  10820003   BEQ A0, V0, 0x9D02B998
9D02B98C  00000000   NOP
9D02B990  03E00008   JR RA
9D02B994  00000000   NOP
91:                        gui_togglefs();
9D02B998  0B408C8B   J gui_togglefs
9D02B99C  00000000   NOP
92:                  }
93:                  
94:                  static void func_event_state_save(int code)
95:                  {
96:                     if (INP_STATE_MAKE == code)
9D02B968  24020001   ADDIU V0, ZERO, 1
9D02B96C  10820003   BEQ A0, V0, 0x9D02B97C
9D02B970  00000000   NOP
9D02B974  03E00008   JR RA
9D02B978  00000000   NOP
97:                        state_save();
9D02B97C  0B409800   J state_save
9D02B980  00000000   NOP
98:                  }
99:                  
100:                 static void func_event_state_load(int code)
101:                 {
102:                    if (INP_STATE_MAKE == code)
9D02B94C  24020001   ADDIU V0, ZERO, 1
9D02B950  10820003   BEQ A0, V0, 0x9D02B960
9D02B954  00000000   NOP
9D02B958  03E00008   JR RA
9D02B95C  00000000   NOP
103:                       state_load();
9D02B960  0B40999F   J state_load
9D02B964  00000000   NOP
104:                 }
105:                 
106:                 static void func_event_state_slot_0(int code)
107:                 {
108:                    if (INP_STATE_MAKE == code)
9D02B930  24020001   ADDIU V0, ZERO, 1
9D02B934  10820003   BEQ A0, V0, 0x9D02B944
9D02B938  00000000   NOP
9D02B93C  03E00008   JR RA
9D02B940  00000000   NOP
109:                       state_setslot(0);
9D02B944  0B4097F3   J state_setslot
9D02B948  00002021   ADDU A0, ZERO, ZERO
110:                 }
111:                 
112:                 static void func_event_state_slot_1(int code)
113:                 {
114:                    if (INP_STATE_MAKE == code) 
9D02B914  24020001   ADDIU V0, ZERO, 1
9D02B918  10820003   BEQ A0, V0, 0x9D02B928
9D02B91C  00000000   NOP
9D02B920  03E00008   JR RA
9D02B924  00000000   NOP
115:                       state_setslot(1);
9D02B928  0B4097F3   J state_setslot
9D02B92C  00000000   NOP
116:                 }
117:                 
118:                 static void func_event_state_slot_2(int code)
119:                 {
120:                    if (INP_STATE_MAKE == code) 
9D02B8F8  24020001   ADDIU V0, ZERO, 1
9D02B8FC  10820003   BEQ A0, V0, 0x9D02B90C
9D02B900  00000000   NOP
9D02B904  03E00008   JR RA
9D02B908  00000000   NOP
121:                       state_setslot(2);
9D02B90C  0B4097F3   J state_setslot
9D02B910  24040002   ADDIU A0, ZERO, 2
122:                 }
123:                 
124:                 static void func_event_state_slot_3(int code)
125:                 {
126:                    if (INP_STATE_MAKE == code)
9D02B8DC  24020001   ADDIU V0, ZERO, 1
9D02B8E0  10820003   BEQ A0, V0, 0x9D02B8F0
9D02B8E4  00000000   NOP
9D02B8E8  03E00008   JR RA
9D02B8EC  00000000   NOP
127:                       state_setslot(3);
9D02B8F0  0B4097F3   J state_setslot
9D02B8F4  24040003   ADDIU A0, ZERO, 3
128:                 }
129:                 
130:                 static void func_event_state_slot_4(int code)
131:                 {
132:                    if (INP_STATE_MAKE == code)
9D02B8C0  24020001   ADDIU V0, ZERO, 1
9D02B8C4  10820003   BEQ A0, V0, 0x9D02B8D4
9D02B8C8  00000000   NOP
9D02B8CC  03E00008   JR RA
9D02B8D0  00000000   NOP
133:                       state_setslot(4);
9D02B8D4  0B4097F3   J state_setslot
9D02B8D8  24040004   ADDIU A0, ZERO, 4
134:                 }
135:                 
136:                 static void func_event_state_slot_5(int code)
137:                 {
138:                    if (INP_STATE_MAKE == code) 
9D02B8A4  24020001   ADDIU V0, ZERO, 1
9D02B8A8  10820003   BEQ A0, V0, 0x9D02B8B8
9D02B8AC  00000000   NOP
9D02B8B0  03E00008   JR RA
9D02B8B4  00000000   NOP
139:                       state_setslot(5);
9D02B8B8  0B4097F3   J state_setslot
9D02B8BC  24040005   ADDIU A0, ZERO, 5
140:                 }
141:                 
142:                 static void func_event_state_slot_6(int code)
143:                 {
144:                    if (INP_STATE_MAKE == code) 
9D02B888  24020001   ADDIU V0, ZERO, 1
9D02B88C  10820003   BEQ A0, V0, 0x9D02B89C
9D02B890  00000000   NOP
9D02B894  03E00008   JR RA
9D02B898  00000000   NOP
145:                       state_setslot(6);
9D02B89C  0B4097F3   J state_setslot
9D02B8A0  24040006   ADDIU A0, ZERO, 6
146:                 }
147:                 
148:                 static void func_event_state_slot_7(int code)
149:                 {
150:                    if (INP_STATE_MAKE == code) 
9D02B86C  24020001   ADDIU V0, ZERO, 1
9D02B870  10820003   BEQ A0, V0, 0x9D02B880
9D02B874  00000000   NOP
9D02B878  03E00008   JR RA
9D02B87C  00000000   NOP
151:                       state_setslot(7);
9D02B880  0B4097F3   J state_setslot
9D02B884  24040007   ADDIU A0, ZERO, 7
152:                 }
153:                 
154:                 static void func_event_state_slot_8(int code)
155:                 {
156:                    if (INP_STATE_MAKE == code)
9D02B850  24020001   ADDIU V0, ZERO, 1
9D02B854  10820003   BEQ A0, V0, 0x9D02B864
9D02B858  00000000   NOP
9D02B85C  03E00008   JR RA
9D02B860  00000000   NOP
157:                       state_setslot(8);
9D02B864  0B4097F3   J state_setslot
9D02B868  24040008   ADDIU A0, ZERO, 8
158:                 }
159:                 
160:                 static void func_event_state_slot_9(int code)
161:                 {
162:                    if (INP_STATE_MAKE == code)
9D02B834  24020001   ADDIU V0, ZERO, 1
9D02B838  10820003   BEQ A0, V0, 0x9D02B848
9D02B83C  00000000   NOP
9D02B840  03E00008   JR RA
9D02B844  00000000   NOP
163:                       state_setslot(9);
9D02B848  0B4097F3   J state_setslot
9D02B84C  24040009   ADDIU A0, ZERO, 9
164:                 }
165:                 
166:                 static void func_event_gui_toggle_oam(int code)
167:                 {
168:                    if (INP_STATE_MAKE == code)
9D02B818  24020001   ADDIU V0, ZERO, 1
9D02B81C  10820003   BEQ A0, V0, 0x9D02B82C
9D02B820  00000000   NOP
9D02B824  03E00008   JR RA
9D02B828  00000000   NOP
169:                       gui_toggleoam();
9D02B82C  0B408AC4   J gui_toggleoam
9D02B830  00000000   NOP
170:                 }
171:                 
172:                 static void func_event_gui_toggle_wave(int code)
173:                 {
174:                    if (INP_STATE_MAKE == code)
9D02B7FC  24020001   ADDIU V0, ZERO, 1
9D02B800  10820003   BEQ A0, V0, 0x9D02B810
9D02B804  00000000   NOP
9D02B808  03E00008   JR RA
9D02B80C  00000000   NOP
175:                       gui_togglewave();
9D02B810  0B408AB7   J gui_togglewave
9D02B814  00000000   NOP
176:                 }
177:                 
178:                 static void func_event_gui_toggle_pattern(int code)
179:                 {
180:                    if (INP_STATE_MAKE == code)
9D02B7E0  24020001   ADDIU V0, ZERO, 1
9D02B7E4  10820003   BEQ A0, V0, 0x9D02B7F4
9D02B7E8  00000000   NOP
9D02B7EC  03E00008   JR RA
9D02B7F0  00000000   NOP
181:                       gui_togglepattern();
9D02B7F4  0B408AC8   J gui_togglepattern
9D02B7F8  00000000   NOP
182:                 }
183:                 
184:                 static void func_event_gui_pattern_color_up(int code)
185:                 {
186:                    if (INP_STATE_MAKE == code)
9D02B7C4  24020001   ADDIU V0, ZERO, 1
9D02B7C8  10820003   BEQ A0, V0, 0x9D02B7D8
9D02B7CC  00000000   NOP
9D02B7D0  03E00008   JR RA
9D02B7D4  00000000   NOP
187:                       gui_incpatterncol();
9D02B7D8  0B408AD4   J gui_incpatterncol
9D02B7DC  00000000   NOP
188:                 }
189:                 
190:                 static void func_event_gui_pattern_color_down(int code)
191:                 {
192:                    if (INP_STATE_MAKE == code)
9D02B7A8  24020001   ADDIU V0, ZERO, 1
9D02B7AC  10820003   BEQ A0, V0, 0x9D02B7BC
9D02B7B0  00000000   NOP
9D02B7B4  03E00008   JR RA
9D02B7B8  00000000   NOP
193:                       gui_decpatterncol();
9D02B7BC  0B408ACC   J gui_decpatterncol
9D02B7C0  00000000   NOP
194:                 }
195:                 
196:                 static void func_event_gui_toggle_fps(int code)
197:                 {
198:                    if (INP_STATE_MAKE == code)
9D02B78C  24020001   ADDIU V0, ZERO, 1
9D02B790  10820003   BEQ A0, V0, 0x9D02B7A0
9D02B794  00000000   NOP
9D02B798  03E00008   JR RA
9D02B79C  00000000   NOP
199:                       gui_togglefps();
9D02B7A0  0B408AAF   J gui_togglefps
9D02B7A4  00000000   NOP
200:                 }
201:                 
202:                 static void func_event_gui_display_info(int code)
203:                 {
204:                    if (INP_STATE_MAKE == code)
9D02B770  24020001   ADDIU V0, ZERO, 1
9D02B774  10820003   BEQ A0, V0, 0x9D02B784
9D02B778  00000000   NOP
9D02B77C  03E00008   JR RA
9D02B780  00000000   NOP
205:                       gui_displayinfo();
9D02B784  0B408C9E   J gui_displayinfo
9D02B788  00000000   NOP
206:                 }
207:                 
208:                 static void func_event_gui_toggle(int code)
209:                 {
210:                    if (INP_STATE_MAKE == code)
9D02B754  24020001   ADDIU V0, ZERO, 1
9D02B758  10820003   BEQ A0, V0, 0x9D02B768
9D02B75C  00000000   NOP
9D02B760  03E00008   JR RA
9D02B764  00000000   NOP
211:                       gui_togglegui();
9D02B768  0B408AB3   J gui_togglegui
9D02B76C  00000000   NOP
212:                 }
213:                 
214:                 static void func_event_toggle_channel_0(int code)
215:                 {
216:                    if (INP_STATE_MAKE == code)
9D02B738  24020001   ADDIU V0, ZERO, 1
9D02B73C  10820003   BEQ A0, V0, 0x9D02B74C
9D02B740  00000000   NOP
9D02B744  03E00008   JR RA
9D02B748  00000000   NOP
217:                       gui_toggle_chan(0);
9D02B74C  0B408CA9   J gui_toggle_chan
9D02B750  00002021   ADDU A0, ZERO, ZERO
218:                 }
219:                 
220:                 static void func_event_toggle_channel_1(int code)
221:                 {
222:                    if (INP_STATE_MAKE == code)
9D02B71C  24020001   ADDIU V0, ZERO, 1
9D02B720  10820003   BEQ A0, V0, 0x9D02B730
9D02B724  00000000   NOP
9D02B728  03E00008   JR RA
9D02B72C  00000000   NOP
223:                       gui_toggle_chan(1);
9D02B730  0B408CA9   J gui_toggle_chan
9D02B734  00000000   NOP
224:                 }
225:                 
226:                 static void func_event_toggle_channel_2(int code)
227:                 {
228:                    if (INP_STATE_MAKE == code)
9D02B700  24020001   ADDIU V0, ZERO, 1
9D02B704  10820003   BEQ A0, V0, 0x9D02B714
9D02B708  00000000   NOP
9D02B70C  03E00008   JR RA
9D02B710  00000000   NOP
229:                       gui_toggle_chan(2);
9D02B714  0B408CA9   J gui_toggle_chan
9D02B718  24040002   ADDIU A0, ZERO, 2
230:                 }
231:                 
232:                 static void func_event_toggle_channel_3(int code)
233:                 {
234:                    if (INP_STATE_MAKE == code)
9D02B6E4  24020001   ADDIU V0, ZERO, 1
9D02B6E8  10820003   BEQ A0, V0, 0x9D02B6F8
9D02B6EC  00000000   NOP
9D02B6F0  03E00008   JR RA
9D02B6F4  00000000   NOP
235:                       gui_toggle_chan(3);
9D02B6F8  0B408CA9   J gui_toggle_chan
9D02B6FC  24040003   ADDIU A0, ZERO, 3
236:                 }
237:                 
238:                 static void func_event_toggle_channel_4(int code)
239:                 {
240:                    if (INP_STATE_MAKE == code)
9D02B6C8  24020001   ADDIU V0, ZERO, 1
9D02B6CC  10820003   BEQ A0, V0, 0x9D02B6DC
9D02B6D0  00000000   NOP
9D02B6D4  03E00008   JR RA
9D02B6D8  00000000   NOP
241:                       gui_toggle_chan(4);
9D02B6DC  0B408CA9   J gui_toggle_chan
9D02B6E0  24040004   ADDIU A0, ZERO, 4
242:                 }
243:                 
244:                 static void func_event_toggle_channel_5(int code)
245:                 {
246:                    if (INP_STATE_MAKE == code)
9D02B6AC  24020001   ADDIU V0, ZERO, 1
9D02B6B0  10820003   BEQ A0, V0, 0x9D02B6C0
9D02B6B4  00000000   NOP
9D02B6B8  03E00008   JR RA
9D02B6BC  00000000   NOP
247:                       gui_toggle_chan(5);
9D02B6C0  0B408CA9   J gui_toggle_chan
9D02B6C4  24040005   ADDIU A0, ZERO, 5
248:                 }
249:                 
250:                 static void func_event_set_filter_0(int code)
251:                 {
252:                    if (INP_STATE_MAKE == code)
9D02B690  24020001   ADDIU V0, ZERO, 1
9D02B694  10820003   BEQ A0, V0, 0x9D02B6A4
9D02B698  00000000   NOP
9D02B69C  03E00008   JR RA
9D02B6A0  00000000   NOP
253:                       gui_setfilter(0);
9D02B6A4  0B408CDB   J gui_setfilter
9D02B6A8  00002021   ADDU A0, ZERO, ZERO
254:                 }
255:                 
256:                 static void func_event_set_filter_1(int code)
257:                 {
258:                    if (INP_STATE_MAKE == code)
9D02B674  24020001   ADDIU V0, ZERO, 1
9D02B678  10820003   BEQ A0, V0, 0x9D02B688
9D02B67C  00000000   NOP
9D02B680  03E00008   JR RA
9D02B684  00000000   NOP
259:                       gui_setfilter(1);
9D02B688  0B408CDB   J gui_setfilter
9D02B68C  00000000   NOP
260:                 }
261:                 
262:                 static void func_event_set_filter_2(int code)
263:                 {
264:                    if (INP_STATE_MAKE == code)
9D02B658  24020001   ADDIU V0, ZERO, 1
9D02B65C  10820003   BEQ A0, V0, 0x9D02B66C
9D02B660  00000000   NOP
9D02B664  03E00008   JR RA
9D02B668  00000000   NOP
265:                       gui_setfilter(2);
9D02B66C  0B408CDB   J gui_setfilter
9D02B670  24040002   ADDIU A0, ZERO, 2
266:                 }
267:                 
268:                 static void func_event_toggle_sprites(int code)
269:                 {
270:                    if (INP_STATE_MAKE == code)
9D02B63C  24020001   ADDIU V0, ZERO, 1
9D02B640  10820003   BEQ A0, V0, 0x9D02B650
9D02B644  00000000   NOP
9D02B648  03E00008   JR RA
9D02B64C  00000000   NOP
271:                       gui_togglesprites();
9D02B650  0B408C72   J gui_togglesprites
9D02B654  00000000   NOP
272:                 }
273:                 
274:                 static void func_event_palette_hue_up(int code)
275:                 {
9D02BC20  27BDFFE8   ADDIU SP, SP, -24
9D02BC24  AFBF0014   SW RA, 20(SP)
9D02BC28  AFB00010   SW S0, 16(SP)
276:                    /* make sure we don't have a VS game */
277:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BC2C  0F4094AC   JAL nes_getcontextptr
9D02BC30  00808021   ADDU S0, A0, ZERO
9D02BC34  8C420310   LW V0, 784(V0)
9D02BC38  90420028   LBU V0, 40(V0)
9D02BC3C  30420008   ANDI V0, V0, 8
9D02BC40  14400003   BNE V0, ZERO, 0x9D02BC50
9D02BC44  24020001   ADDIU V0, ZERO, 1
278:                       return;
279:                 
280:                    if (INP_STATE_MAKE == code)
9D02BC48  12020005   BEQ S0, V0, 0x9D02BC60
9D02BC4C  00000000   NOP
281:                    {
282:                       pal_inchue();
9D02BC60  0F40BD1D   JAL pal_inchue
9D02BC64  00000000   NOP
283:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02BC68  0F4094AC   JAL nes_getcontextptr
9D02BC6C  00000000   NOP
9D02BC70  8C440304   LW A0, 772(V0)
9D02BC7C  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BC80  27BD0018   ADDIU SP, SP, 24
284:                    }
285:                 }
9D02BC50  8FBF0014   LW RA, 20(SP)
9D02BC54  8FB00010   LW S0, 16(SP)
9D02BC58  03E00008   JR RA
9D02BC5C  27BD0018   ADDIU SP, SP, 24
9D02BC74  8FBF0014   LW RA, 20(SP)
9D02BC78  8FB00010   LW S0, 16(SP)
9D02BC7C  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BC80  27BD0018   ADDIU SP, SP, 24
286:                 
287:                 static void func_event_palette_hue_down(int code)
288:                 {
9D02BBBC  27BDFFE8   ADDIU SP, SP, -24
9D02BBC0  AFBF0014   SW RA, 20(SP)
9D02BBC4  AFB00010   SW S0, 16(SP)
289:                    /* make sure we don't have a VS game */
290:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BBC8  0F4094AC   JAL nes_getcontextptr
9D02BBCC  00808021   ADDU S0, A0, ZERO
9D02BBD0  8C420310   LW V0, 784(V0)
9D02BBD4  90420028   LBU V0, 40(V0)
9D02BBD8  30420008   ANDI V0, V0, 8
9D02BBDC  14400003   BNE V0, ZERO, 0x9D02BBEC
9D02BBE0  24020001   ADDIU V0, ZERO, 1
291:                       return;
292:                 
293:                    if (INP_STATE_MAKE == code)
9D02BBE4  12020005   BEQ S0, V0, 0x9D02BBFC
9D02BBE8  00000000   NOP
294:                    {
295:                       pal_dechue();
9D02BBFC  0F40BD0E   JAL pal_dechue
9D02BC00  00000000   NOP
296:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02BC04  0F4094AC   JAL nes_getcontextptr
9D02BC08  00000000   NOP
9D02BC0C  8C440304   LW A0, 772(V0)
9D02BC18  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BC1C  27BD0018   ADDIU SP, SP, 24
297:                    }
298:                 }
9D02BBEC  8FBF0014   LW RA, 20(SP)
9D02BBF0  8FB00010   LW S0, 16(SP)
9D02BBF4  03E00008   JR RA
9D02BBF8  27BD0018   ADDIU SP, SP, 24
9D02BC10  8FBF0014   LW RA, 20(SP)
9D02BC14  8FB00010   LW S0, 16(SP)
9D02BC18  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BC1C  27BD0018   ADDIU SP, SP, 24
299:                 
300:                 static void func_event_palette_tint_up(int code)
301:                 {
9D02BB58  27BDFFE8   ADDIU SP, SP, -24
9D02BB5C  AFBF0014   SW RA, 20(SP)
9D02BB60  AFB00010   SW S0, 16(SP)
302:                    /* make sure we don't have a VS game */
303:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BB64  0F4094AC   JAL nes_getcontextptr
9D02BB68  00808021   ADDU S0, A0, ZERO
9D02BB6C  8C420310   LW V0, 784(V0)
9D02BB70  90420028   LBU V0, 40(V0)
9D02BB74  30420008   ANDI V0, V0, 8
9D02BB78  14400003   BNE V0, ZERO, 0x9D02BB88
9D02BB7C  24020001   ADDIU V0, ZERO, 1
304:                       return;
305:                 
306:                    if (INP_STATE_MAKE == code)
9D02BB80  12020005   BEQ S0, V0, 0x9D02BB98
9D02BB84  00000000   NOP
307:                    {
308:                       pal_inctint();
9D02BB98  0F40BD3B   JAL pal_inctint
9D02BB9C  00000000   NOP
309:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02BBA0  0F4094AC   JAL nes_getcontextptr
9D02BBA4  00000000   NOP
9D02BBA8  8C440304   LW A0, 772(V0)
9D02BBB4  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BBB8  27BD0018   ADDIU SP, SP, 24
310:                    }
311:                 }
9D02BB88  8FBF0014   LW RA, 20(SP)
9D02BB8C  8FB00010   LW S0, 16(SP)
9D02BB90  03E00008   JR RA
9D02BB94  27BD0018   ADDIU SP, SP, 24
9D02BBAC  8FBF0014   LW RA, 20(SP)
9D02BBB0  8FB00010   LW S0, 16(SP)
9D02BBB4  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BBB8  27BD0018   ADDIU SP, SP, 24
312:                 
313:                 static void func_event_palette_tint_down(int code)
314:                 {
9D02BAF4  27BDFFE8   ADDIU SP, SP, -24
9D02BAF8  AFBF0014   SW RA, 20(SP)
9D02BAFC  AFB00010   SW S0, 16(SP)
315:                    /* make sure we don't have a VS game */
316:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BB00  0F4094AC   JAL nes_getcontextptr
9D02BB04  00808021   ADDU S0, A0, ZERO
9D02BB08  8C420310   LW V0, 784(V0)
9D02BB0C  90420028   LBU V0, 40(V0)
9D02BB10  30420008   ANDI V0, V0, 8
9D02BB14  14400003   BNE V0, ZERO, 0x9D02BB24
9D02BB18  24020001   ADDIU V0, ZERO, 1
317:                       return;
318:                 
319:                    if (INP_STATE_MAKE == code)
9D02BB1C  12020005   BEQ S0, V0, 0x9D02BB34
9D02BB20  00000000   NOP
320:                    {
321:                       pal_dectint();
9D02BB34  0F40BD2C   JAL pal_dectint
9D02BB38  00000000   NOP
322:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02BB3C  0F4094AC   JAL nes_getcontextptr
9D02BB40  00000000   NOP
9D02BB44  8C440304   LW A0, 772(V0)
9D02BB50  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BB54  27BD0018   ADDIU SP, SP, 24
323:                    }
324:                 }
9D02BB24  8FBF0014   LW RA, 20(SP)
9D02BB28  8FB00010   LW S0, 16(SP)
9D02BB2C  03E00008   JR RA
9D02BB30  27BD0018   ADDIU SP, SP, 24
9D02BB48  8FBF0014   LW RA, 20(SP)
9D02BB4C  8FB00010   LW S0, 16(SP)
9D02BB50  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BB54  27BD0018   ADDIU SP, SP, 24
325:                 
326:                 static void func_event_palette_set_default(int code)
327:                 {
9D02BA98  27BDFFE8   ADDIU SP, SP, -24
9D02BA9C  AFBF0014   SW RA, 20(SP)
9D02BAA0  AFB00010   SW S0, 16(SP)
328:                    /* make sure we don't have a VS game */
329:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BAA4  0F4094AC   JAL nes_getcontextptr
9D02BAA8  00808021   ADDU S0, A0, ZERO
9D02BAAC  8C420310   LW V0, 784(V0)
9D02BAB0  90420028   LBU V0, 40(V0)
9D02BAB4  30420008   ANDI V0, V0, 8
9D02BAB8  14400003   BNE V0, ZERO, 0x9D02BAC8
9D02BABC  24020001   ADDIU V0, ZERO, 1
330:                       return;
331:                 
332:                    if (INP_STATE_MAKE == code)
9D02BAC0  12020005   BEQ S0, V0, 0x9D02BAD8
9D02BAC4  00000000   NOP
333:                       ppu_setdefaultpal(nes_getcontextptr()->ppu);
9D02BAD8  0F4094AC   JAL nes_getcontextptr
9D02BADC  00000000   NOP
9D02BAE0  8C440304   LW A0, 772(V0)
9D02BAEC  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BAF0  27BD0018   ADDIU SP, SP, 24
334:                 }
9D02BAC8  8FBF0014   LW RA, 20(SP)
9D02BACC  8FB00010   LW S0, 16(SP)
9D02BAD0  03E00008   JR RA
9D02BAD4  27BD0018   ADDIU SP, SP, 24
9D02BAE4  8FBF0014   LW RA, 20(SP)
9D02BAE8  8FB00010   LW S0, 16(SP)
9D02BAEC  0B4070F4   J .LFB28, .LFE27, ppu_setdefaultpal
9D02BAF0  27BD0018   ADDIU SP, SP, 24
335:                 
336:                 static void func_event_palette_set_shady(int code)
337:                 {
9D02BA34  27BDFFE8   ADDIU SP, SP, -24
9D02BA38  AFBF0014   SW RA, 20(SP)
9D02BA3C  AFB00010   SW S0, 16(SP)
338:                    /* make sure we don't have a VS game */
339:                    if (nes_getcontextptr()->rominfo->flags & ROM_FLAG_VERSUS)
9D02BA40  0F4094AC   JAL nes_getcontextptr
9D02BA44  00808021   ADDU S0, A0, ZERO
9D02BA48  8C420310   LW V0, 784(V0)
9D02BA4C  90420028   LBU V0, 40(V0)
9D02BA50  30420008   ANDI V0, V0, 8
9D02BA54  14400003   BNE V0, ZERO, 0x9D02BA64
9D02BA58  24020001   ADDIU V0, ZERO, 1
340:                       return;
341:                 
342:                    if (INP_STATE_MAKE == code)
9D02BA5C  12020005   BEQ S0, V0, 0x9D02BA74
9D02BA60  00000000   NOP
343:                       ppu_setpal(nes_getcontextptr()->ppu, shady_palette);
9D02BA74  0F4094AC   JAL nes_getcontextptr
9D02BA78  00000000   NOP
9D02BA7C  8C440304   LW A0, 772(V0)
9D02BA80  3C05A001   LUI A1, -24575
9D02BA84  24A5A258   ADDIU A1, A1, -23976
9D02BA90  0B407074   J .LFB27, .LFE24, ppu_setpal
9D02BA94  27BD0018   ADDIU SP, SP, 24
344:                 }
9D02BA64  8FBF0014   LW RA, 20(SP)
9D02BA68  8FB00010   LW S0, 16(SP)
9D02BA6C  03E00008   JR RA
9D02BA70  27BD0018   ADDIU SP, SP, 24
9D02BA88  8FBF0014   LW RA, 20(SP)
9D02BA8C  8FB00010   LW S0, 16(SP)
9D02BA90  0B407074   J .LFB27, .LFE24, ppu_setpal
9D02BA94  27BD0018   ADDIU SP, SP, 24
345:                 
346:                 static void func_event_joypad1_a(int code)
347:                 {
348:                    input_event(&kb_input, code, INP_PAD_A);
9D02B62C  00802821   ADDU A1, A0, ZERO
9D02B630  2784803C   ADDIU A0, GP, -32708
9D02B634  0B40B4DA   J input_event
9D02B638  24060001   ADDIU A2, ZERO, 1
349:                 }
350:                 
351:                 static void func_event_joypad1_b(int code)
352:                 {
353:                    input_event(&kb_input, code, INP_PAD_B);
9D02B61C  00802821   ADDU A1, A0, ZERO
9D02B620  2784803C   ADDIU A0, GP, -32708
9D02B624  0B40B4DA   J input_event
9D02B628  24060002   ADDIU A2, ZERO, 2
354:                 }
355:                 
356:                 static void func_event_joypad1_start(int code)
357:                 {
358:                    input_event(&kb_input, code, INP_PAD_START);
9D02B60C  00802821   ADDU A1, A0, ZERO
9D02B610  2784803C   ADDIU A0, GP, -32708
9D02B614  0B40B4DA   J input_event
9D02B618  24060008   ADDIU A2, ZERO, 8
359:                 }
360:                 
361:                 static void func_event_joypad1_select(int code)
362:                 {
363:                    input_event(&kb_input, code, INP_PAD_SELECT);
9D02B5FC  00802821   ADDU A1, A0, ZERO
9D02B600  2784803C   ADDIU A0, GP, -32708
9D02B604  0B40B4DA   J input_event
9D02B608  24060004   ADDIU A2, ZERO, 4
364:                 }
365:                 
366:                 static void func_event_joypad1_up(int code)
367:                 {
368:                    input_event(&kb_input, code, INP_PAD_UP);
9D02B5EC  00802821   ADDU A1, A0, ZERO
9D02B5F0  2784803C   ADDIU A0, GP, -32708
9D02B5F4  0B40B4DA   J input_event
9D02B5F8  24060010   ADDIU A2, ZERO, 16
369:                 }
370:                 
371:                 static void func_event_joypad1_down(int code)
372:                 {
373:                    input_event(&kb_input, code, INP_PAD_DOWN);
9D02B5DC  00802821   ADDU A1, A0, ZERO
9D02B5E0  2784803C   ADDIU A0, GP, -32708
9D02B5E4  0B40B4DA   J input_event
9D02B5E8  24060020   ADDIU A2, ZERO, 32
374:                 }
375:                 
376:                 static void func_event_joypad1_left(int code)
377:                 {
378:                    input_event(&kb_input, code, INP_PAD_LEFT);
9D02B5CC  00802821   ADDU A1, A0, ZERO
9D02B5D0  2784803C   ADDIU A0, GP, -32708
9D02B5D4  0B40B4DA   J input_event
9D02B5D8  24060040   ADDIU A2, ZERO, 64
379:                 }
380:                 
381:                 static void func_event_joypad1_right(int code)
382:                 {
383:                    input_event(&kb_input, code, INP_PAD_RIGHT);
9D02B5BC  00802821   ADDU A1, A0, ZERO
9D02B5C0  2784803C   ADDIU A0, GP, -32708
9D02B5C4  0B40B4DA   J input_event
9D02B5C8  24060080   ADDIU A2, ZERO, 128
384:                 }
385:                 
386:                 static void func_event_joypad2_a(int code)
387:                 {
388:                    input_event(&kb_alt_input, code, INP_PAD_A);
9D02B5AC  00802821   ADDU A1, A0, ZERO
9D02B5B0  27848034   ADDIU A0, GP, -32716
9D02B5B4  0B40B4DA   J input_event
9D02B5B8  24060001   ADDIU A2, ZERO, 1
389:                 }
390:                 
391:                 static void func_event_joypad2_b(int code)
392:                 {
393:                    input_event(&kb_alt_input, code, INP_PAD_B);
9D02B59C  00802821   ADDU A1, A0, ZERO
9D02B5A0  27848034   ADDIU A0, GP, -32716
9D02B5A4  0B40B4DA   J input_event
9D02B5A8  24060002   ADDIU A2, ZERO, 2
394:                 }
395:                 
396:                 static void func_event_joypad2_start(int code)
397:                 {
398:                    input_event(&kb_alt_input, code, INP_PAD_START);
9D02B58C  00802821   ADDU A1, A0, ZERO
9D02B590  27848034   ADDIU A0, GP, -32716
9D02B594  0B40B4DA   J input_event
9D02B598  24060008   ADDIU A2, ZERO, 8
399:                 }
400:                 
401:                 static void func_event_joypad2_select(int code)
402:                 {
403:                    input_event(&kb_alt_input, code, INP_PAD_SELECT);
9D02B57C  00802821   ADDU A1, A0, ZERO
9D02B580  27848034   ADDIU A0, GP, -32716
9D02B584  0B40B4DA   J input_event
9D02B588  24060004   ADDIU A2, ZERO, 4
404:                 }
405:                 
406:                 static void func_event_joypad2_up(int code)
407:                 {
408:                    input_event(&kb_alt_input, code, INP_PAD_UP);
9D02B56C  00802821   ADDU A1, A0, ZERO
9D02B570  27848034   ADDIU A0, GP, -32716
9D02B574  0B40B4DA   J input_event
9D02B578  24060010   ADDIU A2, ZERO, 16
409:                 }
410:                 
411:                 static void func_event_joypad2_down(int code)
412:                 {
413:                    input_event(&kb_alt_input, code, INP_PAD_DOWN);
9D02B55C  00802821   ADDU A1, A0, ZERO
9D02B560  27848034   ADDIU A0, GP, -32716
9D02B564  0B40B4DA   J input_event
9D02B568  24060020   ADDIU A2, ZERO, 32
414:                 }
415:                 
416:                 static void func_event_joypad2_left(int code)
417:                 {
418:                    input_event(&kb_alt_input, code, INP_PAD_LEFT);
9D02B54C  00802821   ADDU A1, A0, ZERO
9D02B550  27848034   ADDIU A0, GP, -32716
9D02B554  0B40B4DA   J input_event
9D02B558  24060040   ADDIU A2, ZERO, 64
419:                 }
420:                 
421:                 static void func_event_joypad2_right(int code)
422:                 {
423:                    input_event(&kb_alt_input, code, INP_PAD_RIGHT);
9D02B53C  00802821   ADDU A1, A0, ZERO
9D02B540  27848034   ADDIU A0, GP, -32716
9D02B544  0B40B4DA   J input_event
9D02B548  24060080   ADDIU A2, ZERO, 128
424:                 }
425:                 
426:                 static void func_event_songup(int code)
427:                 {
428:                 }
429:                 
430:                 static void func_event_songdown(int code)
431:                 {
432:                 }
433:                 
434:                 static void func_event_startsong(int code)
435:                 {
436:                 }
437:                 
438:                 /* NES events */
439:                 static event_t nes_events[] =
440:                 {
441:                    NULL, /* 0 */
442:                    func_event_quit,
443:                    func_event_insert,
444:                    func_event_eject,
445:                    func_event_togglepause,
446:                    func_event_soft_reset,
447:                    func_event_hard_reset,
448:                    func_event_snapshot,
449:                    func_event_toggle_frameskip,
450:                    /* saves */
451:                    func_event_state_save,
452:                    func_event_state_load, /* 10 */
453:                    func_event_state_slot_0,
454:                    func_event_state_slot_1,
455:                    func_event_state_slot_2,
456:                    func_event_state_slot_3,
457:                    func_event_state_slot_4,
458:                    func_event_state_slot_5,
459:                    func_event_state_slot_6,
460:                    func_event_state_slot_7,
461:                    func_event_state_slot_8,
462:                    func_event_state_slot_9, /* 20 */
463:                    /* GUI */
464:                    func_event_gui_toggle_oam,
465:                    func_event_gui_toggle_wave,
466:                    func_event_gui_toggle_pattern,
467:                    func_event_gui_pattern_color_up,
468:                    func_event_gui_pattern_color_down,
469:                    func_event_gui_toggle_fps,
470:                    func_event_gui_display_info,
471:                    func_event_gui_toggle,
472:                    /* sound */
473:                    func_event_toggle_channel_0,
474:                    func_event_toggle_channel_1, /* 30 */
475:                    func_event_toggle_channel_2,
476:                    func_event_toggle_channel_3,
477:                    func_event_toggle_channel_4,
478:                    func_event_toggle_channel_5,
479:                    func_event_set_filter_0,
480:                    func_event_set_filter_1,
481:                    func_event_set_filter_2,
482:                    /* picture */
483:                    func_event_toggle_sprites,
484:                    func_event_palette_hue_up,
485:                    func_event_palette_hue_down,
486:                    func_event_palette_tint_up, /* 40 */
487:                    func_event_palette_tint_down,
488:                    func_event_palette_set_default,
489:                    func_event_palette_set_shady,
490:                    /* joypad 1 */
491:                    func_event_joypad1_a,
492:                    func_event_joypad1_b, 
493:                    func_event_joypad1_start,
494:                    func_event_joypad1_select,
495:                    func_event_joypad1_up,
496:                    func_event_joypad1_down,
497:                    func_event_joypad1_left, /* 50 */
498:                    func_event_joypad1_right,
499:                    /* joypad 2 */
500:                    func_event_joypad2_a,
501:                    func_event_joypad2_b,
502:                    func_event_joypad2_start,
503:                    func_event_joypad2_select,
504:                    func_event_joypad2_up,
505:                    func_event_joypad2_down,
506:                    func_event_joypad2_left,
507:                    func_event_joypad2_right,
508:                    /* NSF control */
509:                    NULL, /* 60 */
510:                    NULL,
511:                    NULL,
512:                    /* OS-specific */
513:                    NULL,
514:                    NULL,
515:                    NULL,
516:                    NULL,
517:                    NULL,
518:                    NULL,
519:                    NULL,
520:                    NULL, /* 70 */
521:                    NULL,
522:                    /* last */
523:                    NULL
524:                 };
525:                 
526:                 
527:                 static event_t *event_system_table[NUM_SUPPORTED_SYSTEMS] =
528:                 {
529:                    NULL, /* unknown */
530:                    NULL, /* autodetect */
531:                    nes_events, /* nes */
532:                 };
533:                 
534:                 void event_init(void)
535:                 {
9D02BC84  27BDFFE8   ADDIU SP, SP, -24
9D02BC88  AFBF0014   SW RA, 20(SP)
536:                    input_register(&kb_input);
9D02BC8C  0F40B4CF   JAL input_register
9D02BC90  2784803C   ADDIU A0, GP, -32708
537:                    input_register(&kb_alt_input);
9D02BC94  27848034   ADDIU A0, GP, -32716
9D02BC9C  0B40B4CF   J input_register
9D02BCA0  27BD0018   ADDIU SP, SP, 24
538:                 }
9D02BC98  8FBF0014   LW RA, 20(SP)
9D02BC9C  0B40B4CF   J input_register
9D02BCA0  27BD0018   ADDIU SP, SP, 24
539:                 
540:                 /* set up the event system for a certain console/system type */
541:                 void event_set_system(system_t type)
542:                 {
543:                    ASSERT(type < NUM_SUPPORTED_SYSTEMS);
544:                 
545:                    system_events = event_system_table[type];
9D02BCA4  00042080   SLL A0, A0, 2
9D02BCA8  3C029D03   LUI V0, -25341
9D02BCAC  24426F54   ADDIU V0, V0, 28500
9D02BCB0  00822021   ADDU A0, A0, V0
9D02BCB4  8C820000   LW V0, 0(A0)
9D02BCB8  03E00008   JR RA
9D02BCBC  AF828198   SW V0, -32360(GP)
546:                 }
547:                 
548:                 void event_set(int index, event_t handler)
549:                 {
550:                    /* now, event_set is used to set osd-specific events.  We should assume
551:                    ** (for now, at least) that these events should be used across all
552:                    ** emulated systems, so let's loop through all system event handler
553:                    ** tables and add this event...
554:                    */
555:                    int i;
556:                 
557:                    for (i = 0; i < NUM_SUPPORTED_SYSTEMS; i++)
558:                    {
559:                       if(event_system_table[i])
560:                       {
561:                          event_system_table[i][index] = handler;
9D02BCC0  00042080   SLL A0, A0, 2
9D02BCC4  3C02A001   LUI V0, -24575
9D02BCC8  2442A89C   ADDIU V0, V0, -22372
9D02BCCC  00441021   ADDU V0, V0, A0
9D02BCD0  03E00008   JR RA
9D02BCD4  AC450000   SW A1, 0(V0)
562:                       }
563:                    }
564:                 }
565:                 
566:                 event_t event_get(int index)
567:                 {
568:                    return system_events[index];
9D02BCD8  00042080   SLL A0, A0, 2
9D02BCDC  8F828198   LW V0, -32360(GP)
9D02BCE0  00442021   ADDU A0, V0, A0
569:                 }
9D02BCE4  03E00008   JR RA
9D02BCE8  8C820000   LW V0, 0(A0)
570:                 
571:                 
572:                 /*
573:                 ** $Log: event.c,v $
574:                 ** Revision 1.3  2001/04/27 14:37:11  neil
575:                 ** wheeee
576:                 **
577:                 ** Revision 1.2  2001/04/27 11:10:08  neil
578:                 ** compile
579:                 **
580:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
581:                 ** initial
582:                 **
583:                 ** Revision 1.18  2000/11/25 20:26:05  matt
584:                 ** removed fds "system"
585:                 **
586:                 ** Revision 1.17  2000/11/09 14:05:42  matt
587:                 ** state load fixed, state save mostly fixed
588:                 **
589:                 ** Revision 1.16  2000/11/05 16:37:18  matt
590:                 ** rolled rgb.h into bitmap.h
591:                 **
592:                 ** Revision 1.15  2000/11/01 17:33:26  neil
593:                 ** little crash bugs fixed
594:                 **
595:                 ** Revision 1.14  2000/11/01 14:15:35  matt
596:                 ** multi-system event system, or whatever
597:                 **
598:                 ** Revision 1.13  2000/10/27 12:59:48  matt
599:                 ** api change for ppu palette functions
600:                 **
601:                 ** Revision 1.12  2000/10/26 22:48:05  matt
602:                 ** no need for extern
603:                 **
604:                 ** Revision 1.11  2000/10/25 00:23:16  matt
605:                 ** makefiles updated for new directory structure
606:                 **
607:                 ** Revision 1.10  2000/10/23 17:50:46  matt
608:                 ** adding fds support
609:                 **
610:                 ** Revision 1.9  2000/10/23 15:52:04  matt
611:                 ** better system handling
612:                 **
613:                 ** Revision 1.8  2000/10/22 15:01:51  matt
614:                 ** prevented palette changing in VS unisystem games
615:                 **
616:                 ** Revision 1.7  2000/10/10 13:03:54  matt
617:                 ** Mr. Clean makes a guest appearance
618:                 **
619:                 ** Revision 1.6  2000/08/16 02:58:34  matt
620:                 ** random cleanups
621:                 **
622:                 ** Revision 1.5  2000/07/27 01:15:33  matt
623:                 ** name changes
624:                 **
625:                 ** Revision 1.4  2000/07/26 21:36:13  neil
626:                 ** Big honkin' change -- see the mailing list
627:                 **
628:                 ** Revision 1.3  2000/07/23 15:17:19  matt
629:                 ** non-osd calls moved from osd.c to gui.c
630:                 **
631:                 ** Revision 1.2  2000/07/21 12:07:40  neil
632:                 ** added room in event_array for all osd events
633:                 **
634:                 ** Revision 1.1  2000/07/21 04:26:38  matt
635:                 ** initial revision
636:                 **
637:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/cpu/nes6502.c  -----------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** nes6502.c
21:                  **
22:                  ** NES custom 6502 (2A03) CPU implementation
23:                  ** $Id: nes6502.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  
27:                  #include <noftypes.h>
28:                  #include "nes6502.h"
29:                  #include "dis6502.h"
30:                  
31:                  #//define  NES6502_DISASM
32:                  
33:                  #ifdef __GNUC__
34:                  #define  NES6502_JUMPTABLE
35:                  #endif /* __GNUC__ */
36:                  
37:                  
38:                  #define  ADD_CYCLES(x) \
39:                  { \
40:                     remaining_cycles -= (x); \
41:                     cpu.total_cycles += (x); \
42:                  }
43:                  
44:                  /*
45:                  ** Check to see if an index reg addition overflowed to next page
46:                  */
47:                  #define PAGE_CROSS_CHECK(addr, reg) \
48:                  { \
49:                     if ((reg) > (uint8) (addr)) \
50:                        ADD_CYCLES(1); \
51:                  }
52:                  
53:                  #define EMPTY_READ(value)  /* empty */
54:                  
55:                  /*
56:                  ** Addressing mode macros
57:                  */
58:                  
59:                  /* Immediate */
60:                  #define IMMEDIATE_BYTE(value) \
61:                  { \
62:                     value = bank_readbyte(PC++); \
63:                  }
64:                  
65:                  /* Absolute */
66:                  #define ABSOLUTE_ADDR(address) \
67:                  { \
68:                     address = bank_readword(PC); \
69:                     PC += 2; \
70:                  }
71:                  
72:                  #define ABSOLUTE(address, value) \
73:                  { \
74:                     ABSOLUTE_ADDR(address); \
75:                     value = mem_readbyte(address); \
76:                  }
77:                  
78:                  #define ABSOLUTE_BYTE(value) \
79:                  { \
80:                     ABSOLUTE(temp, value); \
81:                  }
82:                  
83:                  /* Absolute indexed X */
84:                  #define ABS_IND_X_ADDR(address) \
85:                  { \
86:                     ABSOLUTE_ADDR(address); \
87:                     address = (address + X) & 0xFFFF; \
88:                  }
89:                  
90:                  #define ABS_IND_X(address, value) \
91:                  { \
92:                     ABS_IND_X_ADDR(address); \
93:                     value = mem_readbyte(address); \
94:                  }
95:                  
96:                  #define ABS_IND_X_BYTE(value) \
97:                  { \
98:                     ABS_IND_X(temp, value); \
99:                  }
100:                 
101:                 /* special page-cross check version for read instructions */
102:                 #define ABS_IND_X_BYTE_READ(value) \
103:                 { \
104:                    ABS_IND_X_ADDR(temp); \
105:                    PAGE_CROSS_CHECK(temp, X); \
106:                    value = mem_readbyte(temp); \
107:                 }
108:                 
109:                 /* Absolute indexed Y */
110:                 #define ABS_IND_Y_ADDR(address) \
111:                 { \
112:                    ABSOLUTE_ADDR(address); \
113:                    address = (address + Y) & 0xFFFF; \
114:                 }
115:                 
116:                 #define ABS_IND_Y(address, value) \
117:                 { \
118:                    ABS_IND_Y_ADDR(address); \
119:                    value = mem_readbyte(address); \
120:                 }
121:                 
122:                 #define ABS_IND_Y_BYTE(value) \
123:                 { \
124:                    ABS_IND_Y(temp, value); \
125:                 }
126:                 
127:                 /* special page-cross check version for read instructions */
128:                 #define ABS_IND_Y_BYTE_READ(value) \
129:                 { \
130:                    ABS_IND_Y_ADDR(temp); \
131:                    PAGE_CROSS_CHECK(temp, Y); \
132:                    value = mem_readbyte(temp); \
133:                 }
134:                 
135:                 /* Zero-page */
136:                 #define ZERO_PAGE_ADDR(address) \
137:                 { \
138:                    IMMEDIATE_BYTE(address); \
139:                 }
140:                 
141:                 #define ZERO_PAGE(address, value) \
142:                 { \
143:                    ZERO_PAGE_ADDR(address); \
144:                    value = ZP_READBYTE(address); \
145:                 }
146:                 
147:                 #define ZERO_PAGE_BYTE(value) \
148:                 { \
149:                    ZERO_PAGE(btemp, value); \
150:                 }
151:                 
152:                 /* Zero-page indexed X */
153:                 #define ZP_IND_X_ADDR(address) \
154:                 { \
155:                    ZERO_PAGE_ADDR(address); \
156:                    address += X; \
157:                 }
158:                 
159:                 #define ZP_IND_X(address, value) \
160:                 { \
161:                    ZP_IND_X_ADDR(address); \
162:                    value = ZP_READBYTE(address); \
163:                 }
164:                 
165:                 #define ZP_IND_X_BYTE(value) \
166:                 { \
167:                    ZP_IND_X(btemp, value); \
168:                 }
169:                 
170:                 /* Zero-page indexed Y */
171:                 /* Not really an adressing mode, just for LDx/STx */
172:                 #define ZP_IND_Y_ADDR(address) \
173:                 { \
174:                    ZERO_PAGE_ADDR(address); \
175:                    address += Y; \
176:                 }
177:                 
178:                 #define ZP_IND_Y_BYTE(value) \
179:                 { \
180:                    ZP_IND_Y_ADDR(btemp); \
181:                    value = ZP_READBYTE(btemp); \
182:                 }  
183:                 
184:                 /* Indexed indirect */
185:                 #define INDIR_X_ADDR(address) \
186:                 { \
187:                    ZERO_PAGE_ADDR(btemp); \
188:                    btemp += X; \
189:                    address = zp_readword(btemp); \
190:                 }
191:                 
192:                 #define INDIR_X(address, value) \
193:                 { \
194:                    INDIR_X_ADDR(address); \
195:                    value = mem_readbyte(address); \
196:                 } 
197:                 
198:                 #define INDIR_X_BYTE(value) \
199:                 { \
200:                    INDIR_X(temp, value); \
201:                 }
202:                 
203:                 /* Indirect indexed */
204:                 #define INDIR_Y_ADDR(address) \
205:                 { \
206:                    ZERO_PAGE_ADDR(btemp); \
207:                    address = (zp_readword(btemp) + Y) & 0xFFFF; \
208:                 }
209:                 
210:                 #define INDIR_Y(address, value) \
211:                 { \
212:                    INDIR_Y_ADDR(address); \
213:                    value = mem_readbyte(address); \
214:                 } 
215:                 
216:                 #define INDIR_Y_BYTE(value) \
217:                 { \
218:                    INDIR_Y(temp, value); \
219:                 }
220:                 
221:                 /* special page-cross check version for read instructions */
222:                 #define INDIR_Y_BYTE_READ(value) \
223:                 { \
224:                    INDIR_Y_ADDR(temp); \
225:                    PAGE_CROSS_CHECK(temp, Y); \
226:                    value = mem_readbyte(temp); \
227:                 }
228:                 
229:                 
230:                 
231:                 /* Stack push/pull */
232:                 #define  PUSH(value)             stack[S--] = (uint8) (value)
233:                 #define  PULL()                  stack[++S]
234:                 
235:                 
236:                 /*
237:                 ** flag register helper macros
238:                 */
239:                 
240:                 /* Theory: Z and N flags are set in just about every
241:                 ** instruction, so we will just store the value in those
242:                 ** flag variables, and mask out the irrelevant data when
243:                 ** we need to check them (branches, etc).  This makes the
244:                 ** zero flag only really be 'set' when z_flag == 0.
245:                 ** The rest of the flags are stored as true booleans.
246:                 */
247:                 
248:                 /* Scatter flags to separate variables */
249:                 #define  SCATTER_FLAGS(value) \
250:                 { \
251:                    n_flag = (value) & N_FLAG; \
252:                    v_flag = (value) & V_FLAG; \
253:                    b_flag = (value) & B_FLAG; \
254:                    d_flag = (value) & D_FLAG; \
255:                    i_flag = (value) & I_FLAG; \
256:                    z_flag = (0 == ((value) & Z_FLAG)); \
257:                    c_flag = (value) & C_FLAG; \
258:                 }
259:                 
260:                 /* Combine flags into flag register */
261:                 #define  COMBINE_FLAGS() \
262:                 ( \
263:                    (n_flag & N_FLAG) \
264:                    | (v_flag ? V_FLAG : 0) \
265:                    | R_FLAG \
266:                    | (b_flag ? B_FLAG : 0) \
267:                    | (d_flag ? D_FLAG : 0) \
268:                    | (i_flag ? I_FLAG : 0) \
269:                    | (z_flag ? 0 : Z_FLAG) \
270:                    | c_flag \
271:                 )
272:                 
273:                 /* Set N and Z flags based on given value */
274:                 #define  SET_NZ_FLAGS(value)     n_flag = z_flag = (value);
275:                 
276:                 /* For BCC, BCS, BEQ, BMI, BNE, BPL, BVC, BVS */
277:                 #define RELATIVE_BRANCH(condition) \
278:                 { \
279:                    if (condition) \
280:                    { \
281:                       IMMEDIATE_BYTE(btemp); \
282:                       if (((int8) btemp + (PC & 0x00FF)) & 0x100) \
283:                          ADD_CYCLES(1); \
284:                       ADD_CYCLES(3); \
285:                       PC += (int8) btemp; \
286:                    } \
287:                    else \
288:                    { \
289:                       PC++; \
290:                       ADD_CYCLES(2); \
291:                    } \
292:                 }
293:                 
294:                 #define JUMP(address) \
295:                 { \
296:                    PC = bank_readword((address)); \
297:                 }
298:                 
299:                 /*
300:                 ** Interrupt macros
301:                 */
302:                 #define NMI_PROC() \
303:                 { \
304:                    PUSH(PC >> 8); \
305:                    PUSH(PC & 0xFF); \
306:                    b_flag = 0; \
307:                    PUSH(COMBINE_FLAGS()); \
308:                    i_flag = 1; \
309:                    JUMP(NMI_VECTOR); \
310:                 }
311:                 
312:                 #define IRQ_PROC() \
313:                 { \
314:                    PUSH(PC >> 8); \
315:                    PUSH(PC & 0xFF); \
316:                    b_flag = 0; \
317:                    PUSH(COMBINE_FLAGS()); \
318:                    i_flag = 1; \
319:                    JUMP(IRQ_VECTOR); \
320:                 }
321:                 
322:                 /*
323:                 ** Instruction macros
324:                 */
325:                 
326:                 /* Warning! NES CPU has no decimal mode, so by default this does no BCD! */
327:                 #ifdef NES6502_DECIMAL
328:                 #define ADC(cycles, read_func) \
329:                 { \
330:                    read_func(data); \
331:                    if (d_flag) \
332:                    { \
333:                       temp = (A & 0x0F) + (data & 0x0F) + c_flag; \
334:                       if (temp >= 10) \
335:                          temp = (temp - 10) | 0x10; \
336:                       temp += (A & 0xF0) + (data & 0xF0); \
337:                       z_flag = (A + data + c_flag) & 0xFF; \
338:                       n_flag = temp; \
339:                       v_flag = ((~(A ^ data)) & (A ^ temp) & 0x80); \
340:                       if (temp > 0x90) \
341:                       { \
342:                          temp += 0x60; \
343:                          c_flag = 1; \
344:                       } \
345:                       else \
346:                       { \
347:                          c_flag = 0; \
348:                       } \
349:                       A = (uint8) temp; \
350:                    } \
351:                    else \
352:                    { \
353:                       temp = A + data + c_flag; \
354:                       c_flag = (temp >> 8) & 1; \
355:                       v_flag = ((~(A ^ data)) & (A ^ temp) & 0x80); \
356:                       A = (uint8) temp; \
357:                       SET_NZ_FLAGS(A); \
358:                    }\
359:                    ADD_CYCLES(cycles); \
360:                 }
361:                 #else
362:                 #define ADC(cycles, read_func) \
363:                 { \
364:                    read_func(data); \
365:                    temp = A + data + c_flag; \
366:                    c_flag = (temp >> 8) & 1; \
367:                    v_flag = ((~(A ^ data)) & (A ^ temp) & 0x80); \
368:                    A = (uint8) temp; \
369:                    SET_NZ_FLAGS(A); \
370:                    ADD_CYCLES(cycles); \
371:                 }
372:                 #endif /* NES6502_DECIMAL */
373:                 
374:                 /* undocumented */
375:                 #define ANC(cycles, read_func) \
376:                 { \
377:                    read_func(data); \
378:                    A &= data; \
379:                    c_flag = (n_flag & N_FLAG) >> 7; \
380:                    SET_NZ_FLAGS(A); \
381:                    ADD_CYCLES(cycles); \
382:                 }
383:                 
384:                 #define AND(cycles, read_func) \
385:                 { \
386:                    read_func(data); \
387:                    A &= data; \
388:                    SET_NZ_FLAGS(A); \
389:                    ADD_CYCLES(cycles); \
390:                 }
391:                 
392:                 /* undocumented */
393:                 #define ANE(cycles, read_func) \
394:                 { \
395:                    read_func(data); \
396:                    A = (A | 0xEE) & X & data; \
397:                    SET_NZ_FLAGS(A); \
398:                    ADD_CYCLES(cycles); \
399:                 }
400:                 
401:                 /* undocumented */
402:                 #ifdef NES6502_DECIMAL
403:                 #define ARR(cycles, read_func) \
404:                 { \
405:                    read_func(data); \
406:                    data &= A; \
407:                    if (d_flag) \
408:                    { \
409:                       temp = (data >> 1) | (c_flag << 7); \
410:                       SET_NZ_FLAGS(temp); \
411:                       v_flag = (temp ^ data) & 0x40; \
412:                       if (((data & 0x0F) + (data & 0x01)) > 5) \
413:                          temp = (temp & 0xF0) | ((temp + 0x6) & 0x0F); \
414:                       if (((data & 0xF0) + (data & 0x10)) > 0x50) \
415:                       { \
416:                          temp = (temp & 0x0F) | ((temp + 0x60) & 0xF0); \
417:                          c_flag = 1; \
418:                       } \
419:                       else \
420:                       { \
421:                          c_flag = 0; \
422:                       } \
423:                       A = (uint8) temp; \
424:                    } \
425:                    else \
426:                    { \
427:                       A = (data >> 1) | (c_flag << 7); \
428:                       SET_NZ_FLAGS(A); \
429:                       c_flag = (A & 0x40) >> 6; \
430:                       v_flag = ((A >> 6) ^ (A >> 5)) & 1; \
431:                    }\
432:                    ADD_CYCLES(cycles); \
433:                 }
434:                 #else
435:                 #define ARR(cycles, read_func) \
436:                 { \
437:                    read_func(data); \
438:                    data &= A; \
439:                    A = (data >> 1) | (c_flag << 7); \
440:                    SET_NZ_FLAGS(A); \
441:                    c_flag = (A & 0x40) >> 6; \
442:                    v_flag = ((A >> 6) ^ (A >> 5)) & 1; \
443:                    ADD_CYCLES(cycles); \
444:                 }
445:                 #endif /* NES6502_DECIMAL */
446:                 
447:                 #define ASL(cycles, read_func, write_func, addr) \
448:                 { \
449:                    read_func(addr, data); \
450:                    c_flag = data >> 7; \
451:                    data <<= 1; \
452:                    write_func(addr, data); \
453:                    SET_NZ_FLAGS(data); \
454:                    ADD_CYCLES(cycles); \
455:                 }
456:                 
457:                 #define ASL_A() \
458:                 { \
459:                    c_flag = A >> 7; \
460:                    A <<= 1; \
461:                    SET_NZ_FLAGS(A); \
462:                    ADD_CYCLES(2); \
463:                 }
464:                 
465:                 /* undocumented */
466:                 #define ASR(cycles, read_func) \
467:                 { \
468:                    read_func(data); \
469:                    data &= A; \
470:                    c_flag = data & 1; \
471:                    A = data >> 1; \
472:                    SET_NZ_FLAGS(A); \
473:                    ADD_CYCLES(cycles); \
474:                 }
475:                 
476:                 #define BCC() \
477:                 { \
478:                    RELATIVE_BRANCH(0 == c_flag); \
479:                 }
480:                 
481:                 #define BCS() \
482:                 { \
483:                    RELATIVE_BRANCH(0 != c_flag); \
484:                 }
485:                 
486:                 #define BEQ() \
487:                 { \
488:                    RELATIVE_BRANCH(0 == z_flag); \
489:                 }
490:                 
491:                 /* bit 7/6 of data move into N/V flags */
492:                 #define BIT(cycles, read_func) \
493:                 { \
494:                    read_func(data); \
495:                    n_flag = data; \
496:                    v_flag = data & V_FLAG; \
497:                    z_flag = data & A; \
498:                    ADD_CYCLES(cycles); \
499:                 }
500:                 
501:                 #define BMI() \
502:                 { \
503:                    RELATIVE_BRANCH(n_flag & N_FLAG); \
504:                 }
505:                 
506:                 #define BNE() \
507:                 { \
508:                    RELATIVE_BRANCH(0 != z_flag); \
509:                 }
510:                 
511:                 #define BPL() \
512:                 { \
513:                    RELATIVE_BRANCH(0 == (n_flag & N_FLAG)); \
514:                 }
515:                 
516:                 /* Software interrupt type thang */
517:                 #define BRK() \
518:                 { \
519:                    PC++; \
520:                    PUSH(PC >> 8); \
521:                    PUSH(PC & 0xFF); \
522:                    b_flag = 1; \
523:                    PUSH(COMBINE_FLAGS()); \
524:                    i_flag = 1; \
525:                    JUMP(IRQ_VECTOR); \
526:                    ADD_CYCLES(7); \
527:                 }
528:                 
529:                 #define BVC() \
530:                 { \
531:                    RELATIVE_BRANCH(0 == v_flag); \
532:                 }
533:                 
534:                 #define BVS() \
535:                 { \
536:                    RELATIVE_BRANCH(0 != v_flag); \
537:                 }
538:                 
539:                 #define CLC() \
540:                 { \
541:                    c_flag = 0; \
542:                    ADD_CYCLES(2); \
543:                 }
544:                 
545:                 #define CLD() \
546:                 { \
547:                    d_flag = 0; \
548:                    ADD_CYCLES(2); \
549:                 }
550:                 
551:                 #define CLI() \
552:                 { \
553:                    i_flag = 0; \
554:                    ADD_CYCLES(2); \
555:                    if (cpu.int_pending && remaining_cycles > 0) \
556:                    { \
557:                       cpu.int_pending = 0; \
558:                       IRQ_PROC(); \
559:                       ADD_CYCLES(INT_CYCLES); \
560:                    } \
561:                 }
562:                 
563:                 #define CLV() \
564:                 { \
565:                    v_flag = 0; \
566:                    ADD_CYCLES(2); \
567:                 }
568:                 
569:                 /* C is clear when data > A */ 
570:                 #define _COMPARE(reg, value) \
571:                 { \
572:                    temp = (reg) - (value); \
573:                    c_flag = ((temp & 0x100) >> 8) ^ 1; \
574:                    SET_NZ_FLAGS((uint8) temp); \
575:                 }
576:                 
577:                 #define CMP(cycles, read_func) \
578:                 { \
579:                    read_func(data); \
580:                    _COMPARE(A, data); \
581:                    ADD_CYCLES(cycles); \
582:                 }
583:                 
584:                 #define CPX(cycles, read_func) \
585:                 { \
586:                    read_func(data); \
587:                    _COMPARE(X, data); \
588:                    ADD_CYCLES(cycles); \
589:                 }
590:                 
591:                 #define CPY(cycles, read_func) \
592:                 { \
593:                    read_func(data); \
594:                    _COMPARE(Y, data); \
595:                    ADD_CYCLES(cycles); \
596:                 }
597:                 
598:                 /* undocumented */
599:                 #define DCP(cycles, read_func, write_func, addr) \
600:                 { \
601:                    read_func(addr, data); \
602:                    data--; \
603:                    write_func(addr, data); \
604:                    CMP(cycles, EMPTY_READ); \
605:                 }
606:                 
607:                 #define DEC(cycles, read_func, write_func, addr) \
608:                 { \
609:                    read_func(addr, data); \
610:                    data--; \
611:                    write_func(addr, data); \
612:                    SET_NZ_FLAGS(data); \
613:                    ADD_CYCLES(cycles); \
614:                 }
615:                 
616:                 #define DEX() \
617:                 { \
618:                    X--; \
619:                    SET_NZ_FLAGS(X); \
620:                    ADD_CYCLES(2); \
621:                 }
622:                 
623:                 #define DEY() \
624:                 { \
625:                    Y--; \
626:                    SET_NZ_FLAGS(Y); \
627:                    ADD_CYCLES(2); \
628:                 }
629:                 
630:                 /* undocumented (double-NOP) */
631:                 #define DOP(cycles) \
632:                 { \
633:                    PC++; \
634:                    ADD_CYCLES(cycles); \
635:                 }
636:                 
637:                 #define EOR(cycles, read_func) \
638:                 { \
639:                    read_func(data); \
640:                    A ^= data; \
641:                    SET_NZ_FLAGS(A); \
642:                    ADD_CYCLES(cycles); \
643:                 }
644:                 
645:                 #define INC(cycles, read_func, write_func, addr) \
646:                 { \
647:                    read_func(addr, data); \
648:                    data++; \
649:                    write_func(addr, data); \
650:                    SET_NZ_FLAGS(data); \
651:                    ADD_CYCLES(cycles); \
652:                 }
653:                 
654:                 #define INX() \
655:                 { \
656:                    X++; \
657:                    SET_NZ_FLAGS(X); \
658:                    ADD_CYCLES(2); \
659:                 }
660:                 
661:                 #define INY() \
662:                 { \
663:                    Y++; \
664:                    SET_NZ_FLAGS(Y); \
665:                    ADD_CYCLES(2); \
666:                 }
667:                 
668:                 /* undocumented */
669:                 #define ISB(cycles, read_func, write_func, addr) \
670:                 { \
671:                    read_func(addr, data); \
672:                    data++; \
673:                    write_func(addr, data); \
674:                    SBC(cycles, EMPTY_READ); \
675:                 }
676:                 
677:                 /* TODO: make this a function callback */
678:                 #ifdef NES6502_TESTOPS
679:                 #define JAM() \
680:                 { \
681:                    cpu_Jam(); \
682:                 }
683:                 #else /* !NES6502_TESTOPS */
684:                 #define JAM() \
685:                 { \
686:                    PC--; \
687:                    cpu.jammed = true; \
688:                    cpu.int_pending = 0; \
689:                    ADD_CYCLES(2); \
690:                 }
691:                 #endif /* !NES6502_TESTOPS */
692:                 
693:                 #define JMP_INDIRECT() \
694:                 { \
695:                    temp = bank_readword(PC); \
696:                    /* bug in crossing page boundaries */ \
697:                    if (0xFF == (temp & 0xFF)) \
698:                       PC = (bank_readbyte(temp & 0xFF00) << 8) | bank_readbyte(temp); \
699:                    else \
700:                       JUMP(temp); \
701:                    ADD_CYCLES(5); \
702:                 }
703:                 
704:                 #define JMP_ABSOLUTE() \
705:                 { \
706:                    JUMP(PC); \
707:                    ADD_CYCLES(3); \
708:                 }
709:                 
710:                 #define JSR() \
711:                 { \
712:                    PC++; \
713:                    PUSH(PC >> 8); \
714:                    PUSH(PC & 0xFF); \
715:                    JUMP(PC - 1); \
716:                    ADD_CYCLES(6); \
717:                 }
718:                 
719:                 /* undocumented */
720:                 #define LAS(cycles, read_func) \
721:                 { \
722:                    read_func(data); \
723:                    A = X = S = (S & data); \
724:                    SET_NZ_FLAGS(A); \
725:                    ADD_CYCLES(cycles); \
726:                 }
727:                 
728:                 /* undocumented */
729:                 #define LAX(cycles, read_func) \
730:                 { \
731:                    read_func(A); \
732:                    X = A; \
733:                    SET_NZ_FLAGS(A); \
734:                    ADD_CYCLES(cycles); \
735:                 }
736:                 
737:                 #define LDA(cycles, read_func) \
738:                 { \
739:                    read_func(A); \
740:                    SET_NZ_FLAGS(A); \
741:                    ADD_CYCLES(cycles); \
742:                 }
743:                 
744:                 #define LDX(cycles, read_func) \
745:                 { \
746:                    read_func(X); \
747:                    SET_NZ_FLAGS(X);\
748:                    ADD_CYCLES(cycles); \
749:                 }
750:                 
751:                 #define LDY(cycles, read_func) \
752:                 { \
753:                    read_func(Y); \
754:                    SET_NZ_FLAGS(Y);\
755:                    ADD_CYCLES(cycles); \
756:                 }
757:                 
758:                 #define LSR(cycles, read_func, write_func, addr) \
759:                 { \
760:                    read_func(addr, data); \
761:                    c_flag = data & 1; \
762:                    data >>= 1; \
763:                    write_func(addr, data); \
764:                    SET_NZ_FLAGS(data); \
765:                    ADD_CYCLES(cycles); \
766:                 }
767:                 
768:                 #define LSR_A() \
769:                 { \
770:                    c_flag = A & 1; \
771:                    A >>= 1; \
772:                    SET_NZ_FLAGS(A); \
773:                    ADD_CYCLES(2); \
774:                 }
775:                 
776:                 /* undocumented */
777:                 #define LXA(cycles, read_func) \
778:                 { \
779:                    read_func(data); \
780:                    A = X = ((A | 0xEE) & data); \
781:                    SET_NZ_FLAGS(A); \
782:                    ADD_CYCLES(cycles); \
783:                 }
784:                 
785:                 #define NOP() \
786:                 { \
787:                    ADD_CYCLES(2); \
788:                 }
789:                 
790:                 #define ORA(cycles, read_func) \
791:                 { \
792:                    read_func(data); \
793:                    A |= data; \
794:                    SET_NZ_FLAGS(A);\
795:                    ADD_CYCLES(cycles); \
796:                 }
797:                 
798:                 #define PHA() \
799:                 { \
800:                    PUSH(A); \
801:                    ADD_CYCLES(3); \
802:                 }
803:                 
804:                 #define PHP() \
805:                 { \
806:                    /* B flag is pushed on stack as well */ \
807:                    PUSH(COMBINE_FLAGS() | B_FLAG); \
808:                    ADD_CYCLES(3); \
809:                 }
810:                 
811:                 #define PLA() \
812:                 { \
813:                    A = PULL(); \
814:                    SET_NZ_FLAGS(A); \
815:                    ADD_CYCLES(4); \
816:                 }
817:                 
818:                 #define PLP() \
819:                 { \
820:                    btemp = PULL(); \
821:                    SCATTER_FLAGS(btemp); \
822:                    ADD_CYCLES(4); \
823:                 }
824:                 
825:                 /* undocumented */
826:                 #define RLA(cycles, read_func, write_func, addr) \
827:                 { \
828:                    read_func(addr, data); \
829:                    btemp = c_flag; \
830:                    c_flag = data >> 7; \
831:                    data = (data << 1) | btemp; \
832:                    write_func(addr, data); \
833:                    A &= data; \
834:                    SET_NZ_FLAGS(A); \
835:                    ADD_CYCLES(cycles); \
836:                 }
837:                 
838:                 /* 9-bit rotation (carry flag used for rollover) */
839:                 #define ROL(cycles, read_func, write_func, addr) \
840:                 { \
841:                    read_func(addr, data); \
842:                    btemp = c_flag; \
843:                    c_flag = data >> 7; \
844:                    data = (data << 1) | btemp; \
845:                    write_func(addr, data); \
846:                    SET_NZ_FLAGS(data); \
847:                    ADD_CYCLES(cycles); \
848:                 }
849:                 
850:                 #define ROL_A() \
851:                 { \
852:                    btemp = c_flag; \
853:                    c_flag = A >> 7; \
854:                    A = (A << 1) | btemp; \
855:                    SET_NZ_FLAGS(A); \
856:                    ADD_CYCLES(2); \
857:                 }
858:                 
859:                 #define ROR(cycles, read_func, write_func, addr) \
860:                 { \
861:                    read_func(addr, data); \
862:                    btemp = c_flag << 7; \
863:                    c_flag = data & 1; \
864:                    data = (data >> 1) | btemp; \
865:                    write_func(addr, data); \
866:                    SET_NZ_FLAGS(data); \
867:                    ADD_CYCLES(cycles); \
868:                 }
869:                 
870:                 #define ROR_A() \
871:                 { \
872:                    btemp = c_flag << 7; \
873:                    c_flag = A & 1; \
874:                    A = (A >> 1) | btemp; \
875:                    SET_NZ_FLAGS(A); \
876:                    ADD_CYCLES(2); \
877:                 }
878:                 
879:                 /* undocumented */
880:                 #define RRA(cycles, read_func, write_func, addr) \
881:                 { \
882:                    read_func(addr, data); \
883:                    btemp = c_flag << 7; \
884:                    c_flag = data & 1; \
885:                    data = (data >> 1) | btemp; \
886:                    write_func(addr, data); \
887:                    ADC(cycles, EMPTY_READ); \
888:                 }
889:                 
890:                 #define RTI() \
891:                 { \
892:                    btemp = PULL(); \
893:                    SCATTER_FLAGS(btemp); \
894:                    PC = PULL(); \
895:                    PC |= PULL() << 8; \
896:                    ADD_CYCLES(6); \
897:                    if (0 == i_flag && cpu.int_pending && remaining_cycles > 0) \
898:                    { \
899:                       cpu.int_pending = 0; \
900:                       IRQ_PROC(); \
901:                       ADD_CYCLES(INT_CYCLES); \
902:                    } \
903:                 }
904:                 
905:                 #define RTS() \
906:                 { \
907:                    PC = PULL(); \
908:                    PC = (PC | (PULL() << 8)) + 1; \
909:                    ADD_CYCLES(6); \
910:                 }
911:                 
912:                 /* undocumented */
913:                 #define SAX(cycles, read_func, write_func, addr) \
914:                 { \
915:                    read_func(addr); \
916:                    data = A & X; \
917:                    write_func(addr, data); \
918:                    ADD_CYCLES(cycles); \
919:                 }
920:                 
921:                 /* Warning! NES CPU has no decimal mode, so by default this does no BCD! */
922:                 #ifdef NES6502_DECIMAL
923:                 #define SBC(cycles, read_func) \
924:                 { \
925:                    read_func(data); \
926:                    temp = A - data - (c_flag ^ 1); \
927:                    if (d_flag) \
928:                    { \
929:                       uint8 al, ah; \
930:                       al = (A & 0x0F) - (data & 0x0F) - (c_flag ^ 1); \
931:                       ah = (A >> 4) - (data >> 4); \
932:                       if (al & 0x10) \
933:                       { \
934:                          al -= 6; \
935:                          ah--; \
936:                       } \
937:                       if (ah & 0x10) \
938:                       { \
939:                          ah -= 6; \
940:                          c_flag = 0; \
941:                       } \
942:                       else \
943:                       { \
944:                          c_flag = 1; \
945:                       } \
946:                       v_flag = (A ^ temp) & (A ^ data) & 0x80; \
947:                       SET_NZ_FLAGS(temp & 0xFF); \
948:                       A = (ah << 4) | (al & 0x0F); \
949:                    } \
950:                    else \
951:                    { \
952:                       v_flag = (A ^ temp) & (A ^ data) & 0x80; \
953:                       c_flag = ((temp & 0x100) >> 8) ^ 1; \
954:                       A = (uint8) temp; \
955:                       SET_NZ_FLAGS(A & 0xFF); \
956:                    } \
957:                    ADD_CYCLES(cycles); \
958:                 }
959:                 #else
960:                 #define SBC(cycles, read_func) \
961:                 { \
962:                    read_func(data); \
963:                    temp = A - data - (c_flag ^ 1); \
964:                    v_flag = (A ^ data) & (A ^ temp) & 0x80; \
965:                    c_flag = ((temp >> 8) & 1) ^ 1; \
966:                    A = (uint8) temp; \
967:                    SET_NZ_FLAGS(A); \
968:                    ADD_CYCLES(cycles); \
969:                 }
970:                 #endif /* NES6502_DECIMAL */
971:                 
972:                 /* undocumented */
973:                 #define SBX(cycles, read_func) \
974:                 { \
975:                    read_func(data); \
976:                    temp = (A & X) - data; \
977:                    c_flag = ((temp >> 8) & 1) ^ 1; \
978:                    X = temp & 0xFF; \
979:                    SET_NZ_FLAGS(X); \
980:                    ADD_CYCLES(cycles); \
981:                 }
982:                 
983:                 #define SEC() \
984:                 { \
985:                    c_flag = 1; \
986:                    ADD_CYCLES(2); \
987:                 }
988:                 
989:                 #define SED() \
990:                 { \
991:                    d_flag = 1; \
992:                    ADD_CYCLES(2); \
993:                 }
994:                 
995:                 #define SEI() \
996:                 { \
997:                    i_flag = 1; \
998:                    ADD_CYCLES(2); \
999:                 }
1000:                
1001:                /* undocumented */
1002:                #define SHA(cycles, read_func, write_func, addr) \
1003:                { \
1004:                   read_func(addr); \
1005:                   data = A & X & ((uint8) ((addr >> 8) + 1)); \
1006:                   write_func(addr, data); \
1007:                   ADD_CYCLES(cycles); \
1008:                }
1009:                
1010:                /* undocumented */
1011:                #define SHS(cycles, read_func, write_func, addr) \
1012:                { \
1013:                   read_func(addr); \
1014:                   S = A & X; \
1015:                   data = S & ((uint8) ((addr >> 8) + 1)); \
1016:                   write_func(addr, data); \
1017:                   ADD_CYCLES(cycles); \
1018:                }
1019:                
1020:                /* undocumented */
1021:                #define SHX(cycles, read_func, write_func, addr) \
1022:                { \
1023:                   read_func(addr); \
1024:                   data = X & ((uint8) ((addr >> 8) + 1)); \
1025:                   write_func(addr, data); \
1026:                   ADD_CYCLES(cycles); \
1027:                }
1028:                
1029:                /* undocumented */
1030:                #define SHY(cycles, read_func, write_func, addr) \
1031:                { \
1032:                   read_func(addr); \
1033:                   data = Y & ((uint8) ((addr >> 8 ) + 1)); \
1034:                   write_func(addr, data); \
1035:                   ADD_CYCLES(cycles); \
1036:                }
1037:                
1038:                /* undocumented */
1039:                #define SLO(cycles, read_func, write_func, addr) \
1040:                { \
1041:                   read_func(addr, data); \
1042:                   c_flag = data >> 7; \
1043:                   data <<= 1; \
1044:                   write_func(addr, data); \
1045:                   A |= data; \
1046:                   SET_NZ_FLAGS(A); \
1047:                   ADD_CYCLES(cycles); \
1048:                }
1049:                
1050:                /* undocumented */
1051:                #define SRE(cycles, read_func, write_func, addr) \
1052:                { \
1053:                   read_func(addr, data); \
1054:                   c_flag = data & 1; \
1055:                   data >>= 1; \
1056:                   write_func(addr, data); \
1057:                   A ^= data; \
1058:                   SET_NZ_FLAGS(A); \
1059:                   ADD_CYCLES(cycles); \
1060:                }
1061:                
1062:                #define STA(cycles, read_func, write_func, addr) \
1063:                { \
1064:                   read_func(addr); \
1065:                   write_func(addr, A); \
1066:                   ADD_CYCLES(cycles); \
1067:                }
1068:                
1069:                #define STX(cycles, read_func, write_func, addr) \
1070:                { \
1071:                   read_func(addr); \
1072:                   write_func(addr, X); \
1073:                   ADD_CYCLES(cycles); \
1074:                }
1075:                
1076:                #define STY(cycles, read_func, write_func, addr) \
1077:                { \
1078:                   read_func(addr); \
1079:                   write_func(addr, Y); \
1080:                   ADD_CYCLES(cycles); \
1081:                }
1082:                
1083:                #define TAX() \
1084:                { \
1085:                   X = A; \
1086:                   SET_NZ_FLAGS(X);\
1087:                   ADD_CYCLES(2); \
1088:                }
1089:                
1090:                #define TAY() \
1091:                { \
1092:                   Y = A; \
1093:                   SET_NZ_FLAGS(Y);\
1094:                   ADD_CYCLES(2); \
1095:                }
1096:                
1097:                /* undocumented (triple-NOP) */
1098:                #define TOP() \
1099:                { \
1100:                   PC += 2; \
1101:                   ADD_CYCLES(4); \
1102:                }
1103:                
1104:                #define TSX() \
1105:                { \
1106:                   X = S; \
1107:                   SET_NZ_FLAGS(X);\
1108:                   ADD_CYCLES(2); \
1109:                }
1110:                
1111:                #define TXA() \
1112:                { \
1113:                   A = X; \
1114:                   SET_NZ_FLAGS(A);\
1115:                   ADD_CYCLES(2); \
1116:                }
1117:                
1118:                #define TXS() \
1119:                { \
1120:                   S = X; \
1121:                   ADD_CYCLES(2); \
1122:                }
1123:                
1124:                #define TYA() \
1125:                { \
1126:                   A = Y; \
1127:                   SET_NZ_FLAGS(A); \
1128:                   ADD_CYCLES(2); \
1129:                }
1130:                
1131:                
1132:                
1133:                /* internal CPU context */
1134:                static nes6502_context cpu;
1135:                static int remaining_cycles = 0; /* so we can release timeslice */
1136:                /* memory region pointers */
1137:                static uint8 *ram = NULL, *stack = NULL;
1138:                static uint8 null_page[NES6502_BANKSIZE];
1139:                
1140:                
1141:                /*
1142:                ** Zero-page helper macros
1143:                */
1144:                
1145:                #define  ZP_READBYTE(addr)          ram[(addr)]
1146:                #define  ZP_WRITEBYTE(addr, value)  ram[(addr)] = (uint8) (value)
1147:                
1148:                #ifdef HOST_LITTLE_ENDIAN
1149:                
1150:                /* NOTE: following two functions will fail on architectures
1151:                ** which do not support byte alignment
1152:                */
1153:                uint32 zp_readword(register uint8 address)
1154:                { 
1155:                   return (uint32) (ram[address]) | (((uint32)(ram[address+1])) << 8);
9D000000  8F828078   LW V0, -32648(GP)
9D000004  00442021   ADDU A0, V0, A0
9D000008  90820001   LBU V0, 1(A0)
9D00000C  90830000   LBU V1, 0(A0)
9D000010  00021200   SLL V0, V0, 8
9D00123C  8F838078   LW V1, -32648(GP)
9D001244  90420000   LBU V0, 0(V0)
9D001248  00621021   ADDU V0, V1, V0
9D00124C  90450001   LBU A1, 1(V0)
9D001250  90420000   LBU V0, 0(V0)
9D001254  00052A00   SLL A1, A1, 8
9D001258  00A22825   OR A1, A1, V0
9D001364  8F858078   LW A1, -32648(GP)
9D00136C  90420000   LBU V0, 0(V0)
9D001370  00A21021   ADDU V0, A1, V0
9D001374  90470001   LBU A3, 1(V0)
9D001378  90420000   LBU V0, 0(V0)
9D00137C  00073A00   SLL A3, A3, 8
9D001380  00E23825   OR A3, A3, V0
9D001498  8F848078   LW A0, -32648(GP)
9D0014A0  90420000   LBU V0, 0(V0)
9D0014A4  00821021   ADDU V0, A0, V0
9D0014A8  904F0001   LBU T7, 1(V0)
9D0014AC  90420000   LBU V0, 0(V0)
9D0014B0  000F7A00   SLL T7, T7, 8
9D0014B4  01E27825   OR T7, T7, V0
9D001D90  8F858078   LW A1, -32648(GP)
9D001D98  90420000   LBU V0, 0(V0)
9D001D9C  00A21021   ADDU V0, A1, V0
9D001DA0  90470001   LBU A3, 1(V0)
9D001DA4  90420000   LBU V0, 0(V0)
9D001DA8  00073A00   SLL A3, A3, 8
9D001DAC  00E23825   OR A3, A3, V0
9D001EC0  8F848078   LW A0, -32648(GP)
9D001EC8  90420000   LBU V0, 0(V0)
9D001ECC  00821021   ADDU V0, A0, V0
9D001ED0  90580001   LBU T8, 1(V0)
9D001ED4  90420000   LBU V0, 0(V0)
9D001ED8  0018C200   SLL T8, T8, 8
9D001EDC  0302C025   OR T8, T8, V0
9D002694  8F858078   LW A1, -32648(GP)
9D0026A4  304200FF   ANDI V0, V0, 255
9D0026A8  00A21021   ADDU V0, A1, V0
9D0026AC  90440001   LBU A0, 1(V0)
9D0026B0  90420000   LBU V0, 0(V0)
9D0026B4  00042200   SLL A0, A0, 8
9D0026B8  00822025   OR A0, A0, V0
9D002C00  8F858078   LW A1, -32648(GP)
9D002C10  304200FF   ANDI V0, V0, 255
9D002C14  00A21021   ADDU V0, A1, V0
9D002C18  90440001   LBU A0, 1(V0)
9D002C1C  90420000   LBU V0, 0(V0)
9D002C20  00042200   SLL A0, A0, 8
9D002C24  00822025   OR A0, A0, V0
9D002D10  8F848078   LW A0, -32648(GP)
9D002D20  304200FF   ANDI V0, V0, 255
9D002D24  00821021   ADDU V0, A0, V0
9D002D28  90490001   LBU T1, 1(V0)
9D002D2C  90420000   LBU V0, 0(V0)
9D002D30  00094A00   SLL T1, T1, 8
9D002D34  01224825   OR T1, T1, V0
9D0031BC  8F858078   LW A1, -32648(GP)
9D0031CC  304200FF   ANDI V0, V0, 255
9D0031D0  00A21021   ADDU V0, A1, V0
9D0031D4  90440001   LBU A0, 1(V0)
9D0031D8  90420000   LBU V0, 0(V0)
9D0031DC  00042200   SLL A0, A0, 8
9D0031E0  00822025   OR A0, A0, V0
9D0032F4  8F848078   LW A0, -32648(GP)
9D003304  304200FF   ANDI V0, V0, 255
9D003308  00821021   ADDU V0, A0, V0
9D00330C  904D0001   LBU T5, 1(V0)
9D003310  90420000   LBU V0, 0(V0)
9D003314  000D6A00   SLL T5, T5, 8
9D003318  01A26825   OR T5, T5, V0
9D003790  8F858078   LW A1, -32648(GP)
9D0037A0  308400FF   ANDI A0, A0, 255
9D0037A4  00A42021   ADDU A0, A1, A0
9D0037A8  908F0001   LBU T7, 1(A0)
9D0037AC  90840000   LBU A0, 0(A0)
9D0037B0  000F7A00   SLL T7, T7, 8
9D0037B4  01E42025   OR A0, T7, A0
9D00387C  8F8F8078   LW T7, -32648(GP)
9D003894  308400FF   ANDI A0, A0, 255
9D003898  01E42021   ADDU A0, T7, A0
9D00389C  90980001   LBU T8, 1(A0)
9D0038A0  90840000   LBU A0, 0(A0)
9D0038A4  0018C200   SLL T8, T8, 8
9D0038A8  03042025   OR A0, T8, A0
9D003E40  8F848078   LW A0, -32648(GP)
9D003E50  304200FF   ANDI V0, V0, 255
9D003E54  00821021   ADDU V0, A0, V0
9D003E58  90580001   LBU T8, 1(V0)
9D003E5C  90420000   LBU V0, 0(V0)
9D003E60  0018C200   SLL T8, T8, 8
9D003E64  0302C025   OR T8, T8, V0
9D004CC0  8F858078   LW A1, -32648(GP)
9D004CD0  304200FF   ANDI V0, V0, 255
9D004CD4  00A21021   ADDU V0, A1, V0
9D004CD8  90440001   LBU A0, 1(V0)
9D004CDC  90420000   LBU V0, 0(V0)
9D004CE0  00042200   SLL A0, A0, 8
9D004CE4  00822025   OR A0, A0, V0
9D005758  8F858078   LW A1, -32648(GP)
9D005760  90420000   LBU V0, 0(V0)
9D005764  00A21021   ADDU V0, A1, V0
9D005768  90470001   LBU A3, 1(V0)
9D00576C  90420000   LBU V0, 0(V0)
9D005770  00073A00   SLL A3, A3, 8
9D005774  00E23825   OR A3, A3, V0
9D0058A8  8F848078   LW A0, -32648(GP)
9D0058B0  90420000   LBU V0, 0(V0)
9D0058B4  00821021   ADDU V0, A0, V0
9D0058B8  90580001   LBU T8, 1(V0)
9D0058BC  90420000   LBU V0, 0(V0)
9D0058C0  0018C200   SLL T8, T8, 8
9D0058C4  0302C025   OR T8, T8, V0
9D005CA8  8F848078   LW A0, -32648(GP)
9D005CB0  90420000   LBU V0, 0(V0)
9D005CB4  00821021   ADDU V0, A0, V0
9D005CB8  90450001   LBU A1, 1(V0)
9D005CBC  90420000   LBU V0, 0(V0)
9D005CC0  00052A00   SLL A1, A1, 8
9D005CC4  00A22825   OR A1, A1, V0
9D005F74  8F8F8078   LW T7, -32648(GP)
9D005F7C  90840000   LBU A0, 0(A0)
9D005F88  01E42021   ADDU A0, T7, A0
9D005F8C  90980001   LBU T8, 1(A0)
9D005F90  90840000   LBU A0, 0(A0)
9D005F94  0018C200   SLL T8, T8, 8
9D005F98  0304C825   OR T9, T8, A0
9D0061F8  8F858078   LW A1, -32648(GP)
9D006208  304200FF   ANDI V0, V0, 255
9D00620C  00A21021   ADDU V0, A1, V0
9D006210  90440001   LBU A0, 1(V0)
9D006214  90420000   LBU V0, 0(V0)
9D006218  00042200   SLL A0, A0, 8
9D00621C  00822025   OR A0, A0, V0
9D00697C  8F848078   LW A0, -32648(GP)
9D00698C  304200FF   ANDI V0, V0, 255
9D006990  00821021   ADDU V0, A0, V0
9D006994  904F0001   LBU T7, 1(V0)
9D006998  90420000   LBU V0, 0(V0)
9D00699C  000F7A00   SLL T7, T7, 8
9D0069A0  01E27825   OR T7, T7, V0
9D0074B8  8F858078   LW A1, -32648(GP)
9D0074C0  90420000   LBU V0, 0(V0)
9D0074C4  00A21021   ADDU V0, A1, V0
9D0074C8  90470001   LBU A3, 1(V0)
9D0074CC  90420000   LBU V0, 0(V0)
9D0074D0  00073A00   SLL A3, A3, 8
9D0074D4  00E23825   OR A3, A3, V0
9D0075E8  8F858078   LW A1, -32648(GP)
9D0075F8  304200FF   ANDI V0, V0, 255
9D0075FC  00A21021   ADDU V0, A1, V0
9D007600  90440001   LBU A0, 1(V0)
9D007604  90420000   LBU V0, 0(V0)
9D007608  00042200   SLL A0, A0, 8
9D00760C  00822025   OR A0, A0, V0
9D0076F4  8F848078   LW A0, -32648(GP)
9D007704  304200FF   ANDI V0, V0, 255
9D007708  00821021   ADDU V0, A0, V0
9D00770C  904F0001   LBU T7, 1(V0)
9D007710  90420000   LBU V0, 0(V0)
9D007714  000F7A00   SLL T7, T7, 8
9D007718  01E27825   OR T7, T7, V0
9D007860  8F858078   LW A1, -32648(GP)
9D007868  90420000   LBU V0, 0(V0)
9D00786C  00A21021   ADDU V0, A1, V0
9D007870  90470001   LBU A3, 1(V0)
9D007874  90420000   LBU V0, 0(V0)
9D007878  00073A00   SLL A3, A3, 8
9D00787C  00E23825   OR A3, A3, V0
9D007990  8F848078   LW A0, -32648(GP)
9D007998  90420000   LBU V0, 0(V0)
9D00799C  00821021   ADDU V0, A0, V0
9D0079A0  90580001   LBU T8, 1(V0)
9D0079A4  90420000   LBU V0, 0(V0)
9D0079A8  0018C200   SLL T8, T8, 8
9D0079AC  0302C025   OR T8, T8, V0
9D007C68  8F838078   LW V1, -32648(GP)
9D007C70  90420000   LBU V0, 0(V0)
9D007C74  00621021   ADDU V0, V1, V0
9D007C78  90450001   LBU A1, 1(V0)
9D007C7C  90420000   LBU V0, 0(V0)
9D007C80  00052A00   SLL A1, A1, 8
9D007C84  00A22825   OR A1, A1, V0
9D008CFC  8F848078   LW A0, -32648(GP)
9D008D04  90420000   LBU V0, 0(V0)
9D008D08  00821021   ADDU V0, A0, V0
9D008D0C  90580001   LBU T8, 1(V0)
9D008D10  90420000   LBU V0, 0(V0)
9D008D14  0018C200   SLL T8, T8, 8
9D008D18  0302C025   OR T8, T8, V0
9D0090D4  8F848078   LW A0, -32648(GP)
9D0090E4  304200FF   ANDI V0, V0, 255
9D0090E8  00821021   ADDU V0, A0, V0
9D0090EC  904F0001   LBU T7, 1(V0)
9D0090F0  90420000   LBU V0, 0(V0)
9D0090F4  000F7A00   SLL T7, T7, 8
9D0090F8  01E27825   OR T7, T7, V0
9D0095A8  8F838078   LW V1, -32648(GP)
9D0095B8  304200FF   ANDI V0, V0, 255
9D0095BC  00621021   ADDU V0, V1, V0
9D0095C0  90440001   LBU A0, 1(V0)
9D0095C4  90420000   LBU V0, 0(V0)
9D0095C8  00042200   SLL A0, A0, 8
9D0095CC  00822025   OR A0, A0, V0
9D00A7C8  8F858078   LW A1, -32648(GP)
9D00A7D0  90420000   LBU V0, 0(V0)
9D00A7D4  00A21021   ADDU V0, A1, V0
9D00A7D8  90470001   LBU A3, 1(V0)
9D00A7DC  90420000   LBU V0, 0(V0)
9D00A7E0  00073A00   SLL A3, A3, 8
9D00A7E4  00E23825   OR A3, A3, V0
9D00B75C  8F858078   LW A1, -32648(GP)
9D00B764  90840000   LBU A0, 0(A0)
9D00B768  00A42021   ADDU A0, A1, A0
9D00B76C  90980001   LBU T8, 1(A0)
9D00B770  90840000   LBU A0, 0(A0)
9D00B774  0018C200   SLL T8, T8, 8
9D00B778  0304C025   OR T8, T8, A0
9D00BB6C  8F838078   LW V1, -32648(GP)
9D00BB7C  304200FF   ANDI V0, V0, 255
9D00BB80  00621021   ADDU V0, V1, V0
9D00BB84  90440001   LBU A0, 1(V0)
9D00BB88  90420000   LBU V0, 0(V0)
9D00BB8C  00042200   SLL A0, A0, 8
9D00BB90  00822025   OR A0, A0, V0
1156:                }
9D000014  03E00008   JR RA
9D000018  00431025   OR V0, V0, V1
1157:                
1158:                
1159:                uint32 bank_readword(register uint32 address)
1160:                {
1161:                   /* technically, this should fail if the address is $xFFF, but
1162:                   ** any code that does this would be suspect anyway, as it would
1163:                   ** be fetching a word across page boundaries, which only would
1164:                   ** make sense if the banks were physically consecutive.
1165:                   */ 
1166:                   return (uint32) (cpu.mem_page[(address) >> NES6502_BANKSHIFT][(address) & NES6502_BANKMASK]) 
9D00001C  00041B02   SRL V1, A0, 12
9D000020  00031880   SLL V1, V1, 2
9D000024  3C02A001   LUI V0, -24575
9D000028  2442968C   ADDIU V0, V0, -26996
9D00002C  00621021   ADDU V0, V1, V0
9D000030  8C430000   LW V1, 0(V0)
9D000040  30840FFF   ANDI A0, A0, 4095
9D000048  00641821   ADDU V1, V1, A0
9D00004C  90630000   LBU V1, 0(V1)
9D000590  0200A821   ADDU S5, S0, ZERO
9D0006A4  8E0E003C   LW T6, 60(S0)
9D0006E0  91C50FFE   LBU A1, 4094(T6)
9D0006FC  02659825   OR S3, S3, A1
9D000D10  00121302   SRL V0, S2, 12
9D000D14  00021080   SLL V0, V0, 2
9D000D18  02021021   ADDU V0, S0, V0
9D000D1C  8C420000   LW V0, 0(V0)
9D000D2C  32450FFF   ANDI A1, S2, 4095
9D000D34  00451021   ADDU V0, V0, A1
9D000D38  90420000   LBU V0, 0(V0)
9D000D40  00822025   OR A0, A0, V0
9D000E18  00121302   SRL V0, S2, 12
9D000E1C  00021080   SLL V0, V0, 2
9D000E20  02021021   ADDU V0, S0, V0
9D000E24  8C420000   LW V0, 0(V0)
9D000E34  32450FFF   ANDI A1, S2, 4095
9D000E3C  00451021   ADDU V0, V0, A1
9D000E40  90420000   LBU V0, 0(V0)
9D000E48  00822025   OR A0, A0, V0
9D000F48  00121302   SRL V0, S2, 12
9D000F4C  00021080   SLL V0, V0, 2
9D000F50  02021021   ADDU V0, S0, V0
9D000F54  8C420000   LW V0, 0(V0)
9D000F64  32440FFF   ANDI A0, S2, 4095
9D000F6C  00441021   ADDU V0, V0, A0
9D000F70  90420000   LBU V0, 0(V0)
9D000F78  01E27825   OR T7, T7, V0
9D00109C  00121302   SRL V0, S2, 12
9D0010A0  00021080   SLL V0, V0, 2
9D0010A4  02021021   ADDU V0, S0, V0
9D0010A8  8C420000   LW V0, 0(V0)
9D0010B8  32430FFF   ANDI V1, S2, 4095
9D0010C0  00431021   ADDU V0, V0, V1
9D0010C4  90420000   LBU V0, 0(V0)
9D0010CC  00822025   OR A0, A0, V0
9D0017B4  00121302   SRL V0, S2, 12
9D0017B8  00021080   SLL V0, V0, 2
9D0017BC  02021021   ADDU V0, S0, V0
9D0017C0  8C420000   LW V0, 0(V0)
9D0017D0  32440FFF   ANDI A0, S2, 4095
9D0017D8  00441021   ADDU V0, V0, A0
9D0017DC  90420000   LBU V0, 0(V0)
9D0017E4  01E27825   OR T7, T7, V0
9D001AB4  00122302   SRL A0, S2, 12
9D001AB8  00042080   SLL A0, A0, 2
9D001ABC  02042021   ADDU A0, S0, A0
9D001AC0  8C840000   LW A0, 0(A0)
9D001AD0  324F0FFF   ANDI T7, S2, 4095
9D001AD8  008F2021   ADDU A0, A0, T7
9D001ADC  90840000   LBU A0, 0(A0)
9D001AE4  00A42025   OR A0, A1, A0
9D001BE8  00121302   SRL V0, S2, 12
9D001BEC  00021080   SLL V0, V0, 2
9D001BF0  02021021   ADDU V0, S0, V0
9D001BF4  8C420000   LW V0, 0(V0)
9D001C04  32450FFF   ANDI A1, S2, 4095
9D001C0C  00451021   ADDU V0, V0, A1
9D001C10  90420000   LBU V0, 0(V0)
9D001C18  00822025   OR A0, A0, V0
9D002020  00121302   SRL V0, S2, 12
9D002024  00021080   SLL V0, V0, 2
9D002028  02021021   ADDU V0, S0, V0
9D00202C  8C420000   LW V0, 0(V0)
9D00203C  32440FFF   ANDI A0, S2, 4095
9D002044  00441021   ADDU V0, V0, A0
9D002048  90420000   LBU V0, 0(V0)
9D002050  01E27825   OR T7, T7, V0
9D002178  00121302   SRL V0, S2, 12
9D00217C  00021080   SLL V0, V0, 2
9D002180  02021021   ADDU V0, S0, V0
9D002184  8C420000   LW V0, 0(V0)
9D002194  32440FFF   ANDI A0, S2, 4095
9D00219C  00441021   ADDU V0, V0, A0
9D0021A0  90420000   LBU V0, 0(V0)
9D0021A8  01E27825   OR T7, T7, V0
9D0022F4  00121302   SRL V0, S2, 12
9D0022F8  00021080   SLL V0, V0, 2
9D0022FC  02021021   ADDU V0, S0, V0
9D002300  8C420000   LW V0, 0(V0)
9D002310  32440FFF   ANDI A0, S2, 4095
9D002318  00441021   ADDU V0, V0, A0
9D00231C  90420000   LBU V0, 0(V0)
9D002324  01E27825   OR T7, T7, V0
9D002454  00121302   SRL V0, S2, 12
9D002458  00021080   SLL V0, V0, 2
9D00245C  02021021   ADDU V0, S0, V0
9D002460  8C420000   LW V0, 0(V0)
9D002470  32440FFF   ANDI A0, S2, 4095
9D002478  00441021   ADDU V0, V0, A0
9D00247C  90420000   LBU V0, 0(V0)
9D002484  0302C025   OR T8, T8, V0
9D0025D8  00122302   SRL A0, S2, 12
9D0025DC  00042080   SLL A0, A0, 2
9D0025E4  02042021   ADDU A0, S0, A0
9D0025EC  8C850000   LW A1, 0(A0)
9D00260C  32520FFF   ANDI S2, S2, 4095
9D00261C  00B22821   ADDU A1, A1, S2
9D002624  90A50000   LBU A1, 0(A1)
9D002640  02659825   OR S3, S3, A1
9D0028C8  00121302   SRL V0, S2, 12
9D0028CC  00021080   SLL V0, V0, 2
9D0028D0  02021021   ADDU V0, S0, V0
9D0028D4  8C420000   LW V0, 0(V0)
9D0028E4  32440FFF   ANDI A0, S2, 4095
9D0028EC  00441021   ADDU V0, V0, A0
9D0028F0  90420000   LBU V0, 0(V0)
9D0028F8  0302C025   OR T8, T8, V0
9D003020  00122302   SRL A0, S2, 12
9D003024  00042080   SLL A0, A0, 2
9D003028  02042021   ADDU A0, S0, A0
9D00302C  8C840000   LW A0, 0(A0)
9D00303C  32450FFF   ANDI A1, S2, 4095
9D003044  00852021   ADDU A0, A0, A1
9D003048  90840000   LBU A0, 0(A0)
9D003054  0324C825   OR T9, T9, A0
9D003508  00121302   SRL V0, S2, 12
9D00350C  00021080   SLL V0, V0, 2
9D003510  02021021   ADDU V0, S0, V0
9D003514  8C420000   LW V0, 0(V0)
9D003524  32440FFF   ANDI A0, S2, 4095
9D00352C  00441021   ADDU V0, V0, A0
9D003530  90420000   LBU V0, 0(V0)
9D003538  00E23825   OR A3, A3, V0
9D00363C  00121302   SRL V0, S2, 12
9D003640  00021080   SLL V0, V0, 2
9D003644  02021021   ADDU V0, S0, V0
9D003648  8C420000   LW V0, 0(V0)
9D003658  32440FFF   ANDI A0, S2, 4095
9D003660  00441021   ADDU V0, V0, A0
9D003664  90420000   LBU V0, 0(V0)
9D00366C  00E23825   OR A3, A3, V0
9D003B60  00121302   SRL V0, S2, 12
9D003B64  00021080   SLL V0, V0, 2
9D003B68  02021021   ADDU V0, S0, V0
9D003B6C  8C420000   LW V0, 0(V0)
9D003B7C  32450FFF   ANDI A1, S2, 4095
9D003B84  00451021   ADDU V0, V0, A1
9D003B88  90420000   LBU V0, 0(V0)
9D003B90  00822025   OR A0, A0, V0
9D003D40  00122302   SRL A0, S2, 12
9D003D44  00042080   SLL A0, A0, 2
9D003D48  02042021   ADDU A0, S0, A0
9D003D4C  8C840000   LW A0, 0(A0)
9D003D5C  32450FFF   ANDI A1, S2, 4095
9D003D64  00852021   ADDU A0, A0, A1
9D003D68  90840000   LBU A0, 0(A0)
9D003D70  0304C025   OR T8, T8, A0
9D004130  00121302   SRL V0, S2, 12
9D004134  00021080   SLL V0, V0, 2
9D004138  02021021   ADDU V0, S0, V0
9D00413C  8C420000   LW V0, 0(V0)
9D00414C  32440FFF   ANDI A0, S2, 4095
9D004154  00441021   ADDU V0, V0, A0
9D004158  90420000   LBU V0, 0(V0)
9D004160  00A22825   OR A1, A1, V0
9D0042C4  00121302   SRL V0, S2, 12
9D0042C8  00021080   SLL V0, V0, 2
9D0042CC  02021021   ADDU V0, S0, V0
9D0042D0  8C420000   LW V0, 0(V0)
9D0042E0  32440FFF   ANDI A0, S2, 4095
9D0042E8  00441021   ADDU V0, V0, A0
9D0042EC  90420000   LBU V0, 0(V0)
9D0042F4  00E23825   OR A3, A3, V0
9D0043F4  00121302   SRL V0, S2, 12
9D0043F8  00021080   SLL V0, V0, 2
9D0043FC  02021021   ADDU V0, S0, V0
9D004400  8C420000   LW V0, 0(V0)
9D004410  32440FFF   ANDI A0, S2, 4095
9D004418  00441021   ADDU V0, V0, A0
9D00441C  90420000   LBU V0, 0(V0)
9D004424  0302C025   OR T8, T8, V0
9D004560  00121302   SRL V0, S2, 12
9D004564  00021080   SLL V0, V0, 2
9D004568  02021021   ADDU V0, S0, V0
9D00456C  8C420000   LW V0, 0(V0)
9D00457C  32440FFF   ANDI A0, S2, 4095
9D004584  00441021   ADDU V0, V0, A0
9D004588  90420000   LBU V0, 0(V0)
9D004590  00E23825   OR A3, A3, V0
9D004694  00121302   SRL V0, S2, 12
9D004698  00021080   SLL V0, V0, 2
9D00469C  02021021   ADDU V0, S0, V0
9D0046A0  8C420000   LW V0, 0(V0)
9D0046B0  32440FFF   ANDI A0, S2, 4095
9D0046B8  00441021   ADDU V0, V0, A0
9D0046BC  90420000   LBU V0, 0(V0)
9D0046C4  01E27825   OR T7, T7, V0
9D0047F8  00121302   SRL V0, S2, 12
9D0047FC  00021080   SLL V0, V0, 2
9D004800  02021021   ADDU V0, S0, V0
9D004804  8C420000   LW V0, 0(V0)
9D004814  32440FFF   ANDI A0, S2, 4095
9D00481C  00441021   ADDU V0, V0, A0
9D004820  90420000   LBU V0, 0(V0)
9D004828  0302C025   OR T8, T8, V0
9D004A30  8E04003C   LW A0, 60(S0)
9D004A58  90850FFE   LBU A1, 4094(A0)
9D004A6C  02659825   OR S3, S3, A1
9D004EB4  00121302   SRL V0, S2, 12
9D004EB8  00021080   SLL V0, V0, 2
9D004EBC  02021021   ADDU V0, S0, V0
9D004EC0  8C420000   LW V0, 0(V0)
9D004ED0  32440FFF   ANDI A0, S2, 4095
9D004ED8  00441021   ADDU V0, V0, A0
9D004EDC  90420000   LBU V0, 0(V0)
9D004EE4  0302C025   OR T8, T8, V0
9D005020  00121302   SRL V0, S2, 12
9D005024  00021080   SLL V0, V0, 2
9D005028  02021021   ADDU V0, S0, V0
9D00502C  8C420000   LW V0, 0(V0)
9D00503C  32440FFF   ANDI A0, S2, 4095
9D005044  00441021   ADDU V0, V0, A0
9D005048  90420000   LBU V0, 0(V0)
9D005050  01E27825   OR T7, T7, V0
9D00517C  00121302   SRL V0, S2, 12
9D005180  00021080   SLL V0, V0, 2
9D005184  02021021   ADDU V0, S0, V0
9D005188  8C420000   LW V0, 0(V0)
9D005198  32440FFF   ANDI A0, S2, 4095
9D0051A0  00441021   ADDU V0, V0, A0
9D0051A4  90420000   LBU V0, 0(V0)
9D0051AC  01E27825   OR T7, T7, V0
9D005484  00121302   SRL V0, S2, 12
9D005488  00021080   SLL V0, V0, 2
9D00548C  02021021   ADDU V0, S0, V0
9D005490  8C420000   LW V0, 0(V0)
9D0054A0  32440FFF   ANDI A0, S2, 4095
9D0054A8  00441021   ADDU V0, V0, A0
9D0054AC  90420000   LBU V0, 0(V0)
9D0054B4  00E23825   OR A3, A3, V0
9D0055B8  00121302   SRL V0, S2, 12
9D0055BC  00021080   SLL V0, V0, 2
9D0055C0  02021021   ADDU V0, S0, V0
9D0055C4  8C420000   LW V0, 0(V0)
9D0055D4  32440FFF   ANDI A0, S2, 4095
9D0055DC  00441021   ADDU V0, V0, A0
9D0055E0  90420000   LBU V0, 0(V0)
9D0055E8  01E27825   OR T7, T7, V0
9D005AB4  00121302   SRL V0, S2, 12
9D005AB8  00021080   SLL V0, V0, 2
9D005ABC  02021021   ADDU V0, S0, V0
9D005AC0  8C420000   LW V0, 0(V0)
9D005AD0  32450FFF   ANDI A1, S2, 4095
9D005AD8  00451021   ADDU V0, V0, A1
9D005ADC  90420000   LBU V0, 0(V0)
9D005AE4  00822025   OR A0, A0, V0
9D005BD8  00122302   SRL A0, S2, 12
9D005BDC  00042080   SLL A0, A0, 2
9D005BE0  02042021   ADDU A0, S0, A0
9D005BE4  8C840000   LW A0, 0(A0)
9D005BF4  32520FFF   ANDI S2, S2, 4095
9D005BFC  00922021   ADDU A0, A0, S2
9D005C00  90850000   LBU A1, 0(A0)
9D005C14  00042B02   SRL A1, A0, 12
9D005C18  00052880   SLL A1, A1, 2
9D005C1C  00B52821   ADDU A1, A1, S5
9D005C20  8CA50000   LW A1, 0(A1)
9D005C30  30840FFF   ANDI A0, A0, 4095
9D005C38  00A42821   ADDU A1, A1, A0
9D005C3C  90A40000   LBU A0, 0(A1)
9D005C44  02649825   OR S3, S3, A0
9D00613C  8E08003C   LW T0, 60(S0)
9D00617C  910E0FFE   LBU T6, 4094(T0)
9D006198  026E9825   OR S3, S3, T6
9D0062F0  00121302   SRL V0, S2, 12
9D0062F4  00021080   SLL V0, V0, 2
9D0062F8  02021021   ADDU V0, S0, V0
9D0062FC  8C420000   LW V0, 0(V0)
9D00630C  32440FFF   ANDI A0, S2, 4095
9D006314  00441021   ADDU V0, V0, A0
9D006318  90420000   LBU V0, 0(V0)
9D006320  00A22825   OR A1, A1, V0
9D006484  00121302   SRL V0, S2, 12
9D006488  00021080   SLL V0, V0, 2
9D00648C  02021021   ADDU V0, S0, V0
9D006490  8C420000   LW V0, 0(V0)
9D0064A0  32440FFF   ANDI A0, S2, 4095
9D0064A8  00441021   ADDU V0, V0, A0
9D0064AC  90420000   LBU V0, 0(V0)
9D0064B4  00E23825   OR A3, A3, V0
9D0067A4  00121302   SRL V0, S2, 12
9D0067A8  00021080   SLL V0, V0, 2
9D0067AC  02021021   ADDU V0, S0, V0
9D0067B0  8C420000   LW V0, 0(V0)
9D0067C0  32440FFF   ANDI A0, S2, 4095
9D0067C8  00441021   ADDU V0, V0, A0
9D0067CC  90420000   LBU V0, 0(V0)
9D0067D4  0302C025   OR T8, T8, V0
9D006E68  00121302   SRL V0, S2, 12
9D006E6C  00021080   SLL V0, V0, 2
9D006E70  02021021   ADDU V0, S0, V0
9D006E74  8C420000   LW V0, 0(V0)
9D006E84  32440FFF   ANDI A0, S2, 4095
9D006E8C  00441021   ADDU V0, V0, A0
9D006E90  90420000   LBU V0, 0(V0)
9D006E98  01E27825   OR T7, T7, V0
9D0070FC  00121302   SRL V0, S2, 12
9D007100  00021080   SLL V0, V0, 2
9D007104  02021021   ADDU V0, S0, V0
9D007108  8C420000   LW V0, 0(V0)
9D007118  32440FFF   ANDI A0, S2, 4095
9D007120  00441021   ADDU V0, V0, A0
9D007124  90420000   LBU V0, 0(V0)
9D00712C  00E23825   OR A3, A3, V0
9D007258  00121302   SRL V0, S2, 12
9D00725C  00021080   SLL V0, V0, 2
9D007260  02021021   ADDU V0, S0, V0
9D007264  8C420000   LW V0, 0(V0)
9D007274  32440FFF   ANDI A0, S2, 4095
9D00727C  00441021   ADDU V0, V0, A0
9D007280  90420000   LBU V0, 0(V0)
9D007288  00E23825   OR A3, A3, V0
9D007EDC  00121302   SRL V0, S2, 12
9D007EE0  00021080   SLL V0, V0, 2
9D007EE4  02021021   ADDU V0, S0, V0
9D007EE8  8C420000   LW V0, 0(V0)
9D007EF8  32440FFF   ANDI A0, S2, 4095
9D007F00  00441021   ADDU V0, V0, A0
9D007F04  90420000   LBU V0, 0(V0)
9D007F0C  00E23825   OR A3, A3, V0
9D008098  00121302   SRL V0, S2, 12
9D00809C  00021080   SLL V0, V0, 2
9D0080A0  02021021   ADDU V0, S0, V0
9D0080A4  8C420000   LW V0, 0(V0)
9D0080B4  32450FFF   ANDI A1, S2, 4095
9D0080BC  00451021   ADDU V0, V0, A1
9D0080C0  90420000   LBU V0, 0(V0)
9D0080C8  00822025   OR A0, A0, V0
9D00819C  00121302   SRL V0, S2, 12
9D0081A0  00021080   SLL V0, V0, 2
9D0081A4  02021021   ADDU V0, S0, V0
9D0081A8  8C420000   LW V0, 0(V0)
9D0081B8  32440FFF   ANDI A0, S2, 4095
9D0081C0  00441021   ADDU V0, V0, A0
9D0081C4  90420000   LBU V0, 0(V0)
9D0081CC  01E27825   OR T7, T7, V0
9D00838C  00121302   SRL V0, S2, 12
9D008390  00021080   SLL V0, V0, 2
9D008394  02021021   ADDU V0, S0, V0
9D008398  8C420000   LW V0, 0(V0)
9D0083A8  32440FFF   ANDI A0, S2, 4095
9D0083B0  00441021   ADDU V0, V0, A0
9D0083B4  90420000   LBU V0, 0(V0)
9D0083BC  01E27825   OR T7, T7, V0
9D00854C  00121302   SRL V0, S2, 12
9D008550  00021080   SLL V0, V0, 2
9D008554  02021021   ADDU V0, S0, V0
9D008558  8C420000   LW V0, 0(V0)
9D008568  32450FFF   ANDI A1, S2, 4095
9D008570  00451021   ADDU V0, V0, A1
9D008574  90420000   LBU V0, 0(V0)
9D00857C  00822025   OR A0, A0, V0
9D00878C  00121302   SRL V0, S2, 12
9D008790  00021080   SLL V0, V0, 2
9D008794  02021021   ADDU V0, S0, V0
9D008798  8C420000   LW V0, 0(V0)
9D0087A8  32440FFF   ANDI A0, S2, 4095
9D0087B0  00441021   ADDU V0, V0, A0
9D0087B4  90420000   LBU V0, 0(V0)
9D0087BC  01E27825   OR T7, T7, V0
9D008944  00122302   SRL A0, S2, 12
9D008948  00042080   SLL A0, A0, 2
9D00894C  02042021   ADDU A0, S0, A0
9D008950  8C840000   LW A0, 0(A0)
9D00895C  32520FFF   ANDI S2, S2, 4095
9D008968  00922021   ADDU A0, A0, S2
9D008970  90850000   LBU A1, 0(A0)
9D008984  02659825   OR S3, S3, A1
9D0089C4  00121302   SRL V0, S2, 12
9D0089C8  00021080   SLL V0, V0, 2
9D0089CC  02021021   ADDU V0, S0, V0
9D0089D0  8C420000   LW V0, 0(V0)
9D0089E0  32440FFF   ANDI A0, S2, 4095
9D0089E8  00441021   ADDU V0, V0, A0
9D0089EC  90420000   LBU V0, 0(V0)
9D0089F4  0302C025   OR T8, T8, V0
9D008EAC  8E06003C   LW A2, 60(S0)
9D008EE8  90CE0FFE   LBU T6, 4094(A2)
9D008F04  024E9025   OR S2, S2, T6
9D008F58  00121302   SRL V0, S2, 12
9D008F5C  00021080   SLL V0, V0, 2
9D008F60  02021021   ADDU V0, S0, V0
9D008F64  8C420000   LW V0, 0(V0)
9D008F74  32440FFF   ANDI A0, S2, 4095
9D008F7C  00441021   ADDU V0, V0, A0
9D008F80  90420000   LBU V0, 0(V0)
9D008F88  0302C025   OR T8, T8, V0
9D009324  00121302   SRL V0, S2, 12
9D009328  00021080   SLL V0, V0, 2
9D00932C  02021021   ADDU V0, S0, V0
9D009330  8C420000   LW V0, 0(V0)
9D009340  32440FFF   ANDI A0, S2, 4095
9D009348  00441021   ADDU V0, V0, A0
9D00934C  90420000   LBU V0, 0(V0)
9D009354  01E27825   OR T7, T7, V0
9D00969C  00121302   SRL V0, S2, 12
9D0096A0  00021080   SLL V0, V0, 2
9D0096A4  02021021   ADDU V0, S0, V0
9D0096A8  8C420000   LW V0, 0(V0)
9D0096B8  32440FFF   ANDI A0, S2, 4095
9D0096C0  00441021   ADDU V0, V0, A0
9D0096C4  90420000   LBU V0, 0(V0)
9D0096CC  00E23825   OR A3, A3, V0
9D0097F8  00121302   SRL V0, S2, 12
9D0097FC  00021080   SLL V0, V0, 2
9D009800  02021021   ADDU V0, S0, V0
9D009804  8C420000   LW V0, 0(V0)
9D009814  32440FFF   ANDI A0, S2, 4095
9D00981C  00441021   ADDU V0, V0, A0
9D009820  90420000   LBU V0, 0(V0)
9D009828  00E23825   OR A3, A3, V0
9D009924  00121302   SRL V0, S2, 12
9D009928  00021080   SLL V0, V0, 2
9D00992C  02021021   ADDU V0, S0, V0
9D009930  8C420000   LW V0, 0(V0)
9D009940  32430FFF   ANDI V1, S2, 4095
9D009948  00431021   ADDU V0, V0, V1
9D00994C  90420000   LBU V0, 0(V0)
9D009954  00A22825   OR A1, A1, V0
9D009A4C  00121302   SRL V0, S2, 12
9D009A50  00021080   SLL V0, V0, 2
9D009A54  02021021   ADDU V0, S0, V0
9D009A58  8C420000   LW V0, 0(V0)
9D009A68  32440FFF   ANDI A0, S2, 4095
9D009A70  00441021   ADDU V0, V0, A0
9D009A74  90420000   LBU V0, 0(V0)
9D009A7C  00E23825   OR A3, A3, V0
9D009B74  00121302   SRL V0, S2, 12
9D009B78  00021080   SLL V0, V0, 2
9D009B7C  02021021   ADDU V0, S0, V0
9D009B80  8C420000   LW V0, 0(V0)
9D009B90  32430FFF   ANDI V1, S2, 4095
9D009B98  00431021   ADDU V0, V0, V1
9D009B9C  90420000   LBU V0, 0(V0)
9D009BA4  00A22825   OR A1, A1, V0
9D009CF8  00121302   SRL V0, S2, 12
9D009CFC  00021080   SLL V0, V0, 2
9D009D00  02021021   ADDU V0, S0, V0
9D009D04  8C420000   LW V0, 0(V0)
9D009D14  32430FFF   ANDI V1, S2, 4095
9D009D1C  00431021   ADDU V0, V0, V1
9D009D20  90420000   LBU V0, 0(V0)
9D009D28  00A22825   OR A1, A1, V0
9D009E80  00121302   SRL V0, S2, 12
9D009E84  00021080   SLL V0, V0, 2
9D009E88  02021021   ADDU V0, S0, V0
9D009E8C  8C420000   LW V0, 0(V0)
9D009E9C  32440FFF   ANDI A0, S2, 4095
9D009EA4  00441021   ADDU V0, V0, A0
9D009EA8  90420000   LBU V0, 0(V0)
9D009EB0  01E27825   OR T7, T7, V0
9D009FF0  00121302   SRL V0, S2, 12
9D009FF4  00021080   SLL V0, V0, 2
9D009FF8  02021021   ADDU V0, S0, V0
9D009FFC  8C420000   LW V0, 0(V0)
9D00A00C  32450FFF   ANDI A1, S2, 4095
9D00A014  00451021   ADDU V0, V0, A1
9D00A018  90420000   LBU V0, 0(V0)
9D00A020  00822025   OR A0, A0, V0
9D00A0F8  00121302   SRL V0, S2, 12
9D00A0FC  00021080   SLL V0, V0, 2
9D00A100  02021021   ADDU V0, S0, V0
9D00A104  8C420000   LW V0, 0(V0)
9D00A114  32440FFF   ANDI A0, S2, 4095
9D00A11C  00441021   ADDU V0, V0, A0
9D00A120  90420000   LBU V0, 0(V0)
9D00A128  01E27825   OR T7, T7, V0
9D00A24C  00121302   SRL V0, S2, 12
9D00A250  00021080   SLL V0, V0, 2
9D00A254  02021021   ADDU V0, S0, V0
9D00A258  8C420000   LW V0, 0(V0)
9D00A268  32440FFF   ANDI A0, S2, 4095
9D00A270  00441021   ADDU V0, V0, A0
9D00A274  90420000   LBU V0, 0(V0)
9D00A27C  01224825   OR T1, T1, V0
9D00A440  00122302   SRL A0, S2, 12
9D00A444  00042080   SLL A0, A0, 2
9D00A448  02042021   ADDU A0, S0, A0
9D00A44C  8C840000   LW A0, 0(A0)
9D00A45C  32450FFF   ANDI A1, S2, 4095
9D00A464  00852021   ADDU A0, A0, A1
9D00A468  90840000   LBU A0, 0(A0)
9D00A474  0324C825   OR T9, T9, A0
9D00A540  00122302   SRL A0, S2, 12
9D00A544  00042080   SLL A0, A0, 2
9D00A548  02042021   ADDU A0, S0, A0
9D00A54C  8C840000   LW A0, 0(A0)
9D00A55C  32450FFF   ANDI A1, S2, 4095
9D00A564  00852021   ADDU A0, A0, A1
9D00A568  90840000   LBU A0, 0(A0)
9D00A570  0304C025   OR T8, T8, A0
9D00A62C  00122302   SRL A0, S2, 12
9D00A630  00042080   SLL A0, A0, 2
9D00A634  02042021   ADDU A0, S0, A0
9D00A638  8C840000   LW A0, 0(A0)
9D00A648  32450FFF   ANDI A1, S2, 4095
9D00A650  00852021   ADDU A0, A0, A1
9D00A654  90840000   LBU A0, 0(A0)
9D00A660  0324C825   OR T9, T9, A0
9D00A914  00121302   SRL V0, S2, 12
9D00A918  00021080   SLL V0, V0, 2
9D00A91C  02021021   ADDU V0, S0, V0
9D00A920  8C420000   LW V0, 0(V0)
9D00A930  32440FFF   ANDI A0, S2, 4095
9D00A938  00441021   ADDU V0, V0, A0
9D00A93C  90420000   LBU V0, 0(V0)
9D00A944  01A26825   OR T5, T5, V0
9D00AB7C  00122302   SRL A0, S2, 12
9D00AB80  00042080   SLL A0, A0, 2
9D00AB84  02042021   ADDU A0, S0, A0
9D00AB88  8C840000   LW A0, 0(A0)
9D00AB98  324F0FFF   ANDI T7, S2, 4095
9D00ABA0  008F2021   ADDU A0, A0, T7
9D00ABA4  90840000   LBU A0, 0(A0)
9D00ABAC  00A42025   OR A0, A1, A0
9D00ADC8  00121302   SRL V0, S2, 12
9D00ADCC  00021080   SLL V0, V0, 2
9D00ADD0  02021021   ADDU V0, S0, V0
9D00ADD4  8C420000   LW V0, 0(V0)
9D00ADE4  32430FFF   ANDI V1, S2, 4095
9D00ADEC  00431021   ADDU V0, V0, V1
9D00ADF0  90420000   LBU V0, 0(V0)
9D00ADF8  00A22825   OR A1, A1, V0
9D00AF40  00121302   SRL V0, S2, 12
9D00AF44  00021080   SLL V0, V0, 2
9D00AF48  02021021   ADDU V0, S0, V0
9D00AF4C  8C420000   LW V0, 0(V0)
9D00AF5C  32440FFF   ANDI A0, S2, 4095
9D00AF64  00441021   ADDU V0, V0, A0
9D00AF68  90420000   LBU V0, 0(V0)
9D00AF70  00E23825   OR A3, A3, V0
9D00B090  00121302   SRL V0, S2, 12
9D00B094  00021080   SLL V0, V0, 2
9D00B098  02021021   ADDU V0, S0, V0
9D00B09C  8C420000   LW V0, 0(V0)
9D00B0AC  32440FFF   ANDI A0, S2, 4095
9D00B0B4  00441021   ADDU V0, V0, A0
9D00B0B8  90420000   LBU V0, 0(V0)
9D00B0C0  0302C025   OR T8, T8, V0
9D00B1F8  00121302   SRL V0, S2, 12
9D00B1FC  00021080   SLL V0, V0, 2
9D00B200  02021021   ADDU V0, S0, V0
9D00B204  8C420000   LW V0, 0(V0)
9D00B214  32440FFF   ANDI A0, S2, 4095
9D00B21C  00441021   ADDU V0, V0, A0
9D00B220  90420000   LBU V0, 0(V0)
9D00B228  00E23825   OR A3, A3, V0
9D00B348  00121302   SRL V0, S2, 12
9D00B34C  00021080   SLL V0, V0, 2
9D00B350  02021021   ADDU V0, S0, V0
9D00B354  8C420000   LW V0, 0(V0)
9D00B364  32440FFF   ANDI A0, S2, 4095
9D00B36C  00441021   ADDU V0, V0, A0
9D00B370  90420000   LBU V0, 0(V0)
9D00B378  0302C025   OR T8, T8, V0
9D00B5B4  00121302   SRL V0, S2, 12
9D00B5B8  00021080   SLL V0, V0, 2
9D00B5BC  02021021   ADDU V0, S0, V0
9D00B5C0  8C420000   LW V0, 0(V0)
9D00B5D0  32450FFF   ANDI A1, S2, 4095
9D00B5D8  00451021   ADDU V0, V0, A1
9D00B5DC  90420000   LBU V0, 0(V0)
9D00B5E4  00822025   OR A0, A0, V0
9D00B834  00122302   SRL A0, S2, 12
9D00B838  00042080   SLL A0, A0, 2
9D00B83C  02042021   ADDU A0, S0, A0
9D00B840  8C840000   LW A0, 0(A0)
9D00B850  32450FFF   ANDI A1, S2, 4095
9D00B858  00852021   ADDU A0, A0, A1
9D00B85C  90840000   LBU A0, 0(A0)
9D00B868  01E42025   OR A0, T7, A0
9D00BA74  00122302   SRL A0, S2, 12
9D00BA78  00042080   SLL A0, A0, 2
9D00BA7C  02042021   ADDU A0, S0, A0
9D00BA80  8C840000   LW A0, 0(A0)
9D00BA90  324F0FFF   ANDI T7, S2, 4095
9D00BA98  008F2021   ADDU A0, A0, T7
9D00BA9C  90840000   LBU A0, 0(A0)
9D00BAA4  00A42025   OR A0, A1, A0
9D00BF08  00122302   SRL A0, S2, 12
9D00BF0C  00042080   SLL A0, A0, 2
9D00BF10  02042021   ADDU A0, S0, A0
9D00BF14  8C840000   LW A0, 0(A0)
9D00BF24  32450FFF   ANDI A1, S2, 4095
9D00BF2C  00852021   ADDU A0, A0, A1
9D00BF30  90840000   LBU A0, 0(A0)
9D00BF3C  0324C825   OR T9, T9, A0
9D00C004  00121302   SRL V0, S2, 12
9D00C008  00021080   SLL V0, V0, 2
9D00C00C  02021021   ADDU V0, S0, V0
9D00C010  8C420000   LW V0, 0(V0)
9D00C020  32430FFF   ANDI V1, S2, 4095
9D00C028  00431021   ADDU V0, V0, V1
9D00C02C  90420000   LBU V0, 0(V0)
9D00C034  00822025   OR A0, A0, V0
9D00C100  00121302   SRL V0, S2, 12
9D00C104  00021080   SLL V0, V0, 2
9D00C108  02021021   ADDU V0, S0, V0
9D00C10C  8C420000   LW V0, 0(V0)
9D00C11C  32450FFF   ANDI A1, S2, 4095
9D00C124  00451021   ADDU V0, V0, A1
9D00C128  90420000   LBU V0, 0(V0)
9D00C130  00822025   OR A0, A0, V0
9D00C454  00121302   SRL V0, S2, 12
9D00C458  00021080   SLL V0, V0, 2
9D00C45C  02021021   ADDU V0, S0, V0
9D00C460  8C420000   LW V0, 0(V0)
9D00C470  32450FFF   ANDI A1, S2, 4095
9D00C478  00451021   ADDU V0, V0, A1
9D00C47C  90420000   LBU V0, 0(V0)
9D00C484  00822025   OR A0, A0, V0
9D01108C  8C43003C   LW V1, 60(V0)
9D011094  90640FFC   LBU A0, 4092(V1)
9D0110A4  00641825   OR V1, V1, A0
9D011124  8C4A003C   LW T2, 60(V0)
9D011160  914A0FFA   LBU T2, 4090(T2)
9D011178  006A1825   OR V1, V1, T2
9D01122C  8C4E003C   LW T6, 60(V0)
9D01126C  91CE0FFE   LBU T6, 4094(T6)
9D011280  00AE2825   OR A1, A1, T6
1167:                           | (((uint32)(cpu.mem_page[(address) >> NES6502_BANKSHIFT][(address+1) & NES6502_BANKMASK])) << 8);
9D000034  24820001   ADDIU V0, A0, 1
9D000038  30420FFF   ANDI V0, V0, 4095
9D00003C  00621021   ADDU V0, V1, V0
9D000044  90420000   LBU V0, 0(V0)
9D000050  00021200   SLL V0, V0, 8
9D0006DC  91D30FFF   LBU S3, 4095(T6)
9D0006F0  00139A00   SLL S3, S3, 8
9D000D20  26440001   ADDIU A0, S2, 1
9D000D24  30840FFF   ANDI A0, A0, 4095
9D000D28  00442021   ADDU A0, V0, A0
9D000D30  90840000   LBU A0, 0(A0)
9D000D3C  00042200   SLL A0, A0, 8
9D000E28  26440001   ADDIU A0, S2, 1
9D000E2C  30840FFF   ANDI A0, A0, 4095
9D000E30  00442021   ADDU A0, V0, A0
9D000E38  90840000   LBU A0, 0(A0)
9D000E44  00042200   SLL A0, A0, 8
9D000F58  26450001   ADDIU A1, S2, 1
9D000F5C  30A50FFF   ANDI A1, A1, 4095
9D000F60  00452821   ADDU A1, V0, A1
9D000F68  90AF0000   LBU T7, 0(A1)
9D000F74  000F7A00   SLL T7, T7, 8
9D0010AC  26440001   ADDIU A0, S2, 1
9D0010B0  30840FFF   ANDI A0, A0, 4095
9D0010B4  00442021   ADDU A0, V0, A0
9D0010BC  90840000   LBU A0, 0(A0)
9D0010C8  00042200   SLL A0, A0, 8
9D0017C4  26450001   ADDIU A1, S2, 1
9D0017C8  30A50FFF   ANDI A1, A1, 4095
9D0017CC  00452821   ADDU A1, V0, A1
9D0017D4  90AF0000   LBU T7, 0(A1)
9D0017E0  000F7A00   SLL T7, T7, 8
9D001AC4  26450001   ADDIU A1, S2, 1
9D001AC8  30A50FFF   ANDI A1, A1, 4095
9D001ACC  00852821   ADDU A1, A0, A1
9D001AD4  90A50000   LBU A1, 0(A1)
9D001AE0  00052A00   SLL A1, A1, 8
9D001BF8  26440001   ADDIU A0, S2, 1
9D001BFC  30840FFF   ANDI A0, A0, 4095
9D001C00  00442021   ADDU A0, V0, A0
9D001C08  90840000   LBU A0, 0(A0)
9D001C14  00042200   SLL A0, A0, 8
9D002030  26450001   ADDIU A1, S2, 1
9D002034  30A50FFF   ANDI A1, A1, 4095
9D002038  00452821   ADDU A1, V0, A1
9D002040  90AF0000   LBU T7, 0(A1)
9D00204C  000F7A00   SLL T7, T7, 8
9D002188  26450001   ADDIU A1, S2, 1
9D00218C  30A50FFF   ANDI A1, A1, 4095
9D002190  00452821   ADDU A1, V0, A1
9D002198  90AF0000   LBU T7, 0(A1)
9D0021A4  000F7A00   SLL T7, T7, 8
9D002304  26450001   ADDIU A1, S2, 1
9D002308  30A50FFF   ANDI A1, A1, 4095
9D00230C  00452821   ADDU A1, V0, A1
9D002314  90AF0000   LBU T7, 0(A1)
9D002320  000F7A00   SLL T7, T7, 8
9D002464  26450001   ADDIU A1, S2, 1
9D002468  30A50FFF   ANDI A1, A1, 4095
9D00246C  00452821   ADDU A1, V0, A1
9D002474  90B80000   LBU T8, 0(A1)
9D002480  0018C200   SLL T8, T8, 8
9D002604  30980FFF   ANDI T8, A0, 4095
9D002614  00B8C021   ADDU T8, A1, T8
9D002620  93130000   LBU S3, 0(T8)
9D00262C  00139A00   SLL S3, S3, 8
9D0028D8  26450001   ADDIU A1, S2, 1
9D0028DC  30A50FFF   ANDI A1, A1, 4095
9D0028E0  00452821   ADDU A1, V0, A1
9D0028E8  90B80000   LBU T8, 0(A1)
9D0028F4  0018C200   SLL T8, T8, 8
9D003030  264F0001   ADDIU T7, S2, 1
9D003034  31EF0FFF   ANDI T7, T7, 4095
9D003038  008F7821   ADDU T7, A0, T7
9D003040  91F90000   LBU T9, 0(T7)
9D00304C  0019CA00   SLL T9, T9, 8
9D003518  26450001   ADDIU A1, S2, 1
9D00351C  30A50FFF   ANDI A1, A1, 4095
9D003520  00452821   ADDU A1, V0, A1
9D003528  90A70000   LBU A3, 0(A1)
9D003534  00073A00   SLL A3, A3, 8
9D00364C  26450001   ADDIU A1, S2, 1
9D003650  30A50FFF   ANDI A1, A1, 4095
9D003654  00452821   ADDU A1, V0, A1
9D00365C  90A70000   LBU A3, 0(A1)
9D003668  00073A00   SLL A3, A3, 8
9D003B70  26440001   ADDIU A0, S2, 1
9D003B74  30840FFF   ANDI A0, A0, 4095
9D003B78  00442021   ADDU A0, V0, A0
9D003B80  90840000   LBU A0, 0(A0)
9D003B8C  00042200   SLL A0, A0, 8
9D003D50  264F0001   ADDIU T7, S2, 1
9D003D54  31EF0FFF   ANDI T7, T7, 4095
9D003D58  008F7821   ADDU T7, A0, T7
9D003D60  91F80000   LBU T8, 0(T7)
9D003D6C  0018C200   SLL T8, T8, 8
9D004140  26450001   ADDIU A1, S2, 1
9D004144  30A50FFF   ANDI A1, A1, 4095
9D004148  00452821   ADDU A1, V0, A1
9D004150  90A50000   LBU A1, 0(A1)
9D00415C  00052A00   SLL A1, A1, 8
9D0042D4  26450001   ADDIU A1, S2, 1
9D0042D8  30A50FFF   ANDI A1, A1, 4095
9D0042DC  00452821   ADDU A1, V0, A1
9D0042E4  90A70000   LBU A3, 0(A1)
9D0042F0  00073A00   SLL A3, A3, 8
9D004404  26450001   ADDIU A1, S2, 1
9D004408  30A50FFF   ANDI A1, A1, 4095
9D00440C  00452821   ADDU A1, V0, A1
9D004414  90B80000   LBU T8, 0(A1)
9D004420  0018C200   SLL T8, T8, 8
9D004570  26450001   ADDIU A1, S2, 1
9D004574  30A50FFF   ANDI A1, A1, 4095
9D004578  00452821   ADDU A1, V0, A1
9D004580  90A70000   LBU A3, 0(A1)
9D00458C  00073A00   SLL A3, A3, 8
9D0046A4  26450001   ADDIU A1, S2, 1
9D0046A8  30A50FFF   ANDI A1, A1, 4095
9D0046AC  00452821   ADDU A1, V0, A1
9D0046B4  90AF0000   LBU T7, 0(A1)
9D0046C0  000F7A00   SLL T7, T7, 8
9D004808  26450001   ADDIU A1, S2, 1
9D00480C  30A50FFF   ANDI A1, A1, 4095
9D004810  00452821   ADDU A1, V0, A1
9D004818  90B80000   LBU T8, 0(A1)
9D004824  0018C200   SLL T8, T8, 8
9D004A54  90930FFF   LBU S3, 4095(A0)
9D004A64  00139A00   SLL S3, S3, 8
9D004EC4  26450001   ADDIU A1, S2, 1
9D004EC8  30A50FFF   ANDI A1, A1, 4095
9D004ECC  00452821   ADDU A1, V0, A1
9D004ED4  90B80000   LBU T8, 0(A1)
9D004EE0  0018C200   SLL T8, T8, 8
9D005030  26450001   ADDIU A1, S2, 1
9D005034  30A50FFF   ANDI A1, A1, 4095
9D005038  00452821   ADDU A1, V0, A1
9D005040  90AF0000   LBU T7, 0(A1)
9D00504C  000F7A00   SLL T7, T7, 8
9D00518C  26450001   ADDIU A1, S2, 1
9D005190  30A50FFF   ANDI A1, A1, 4095
9D005194  00452821   ADDU A1, V0, A1
9D00519C  90AF0000   LBU T7, 0(A1)
9D0051A8  000F7A00   SLL T7, T7, 8
9D005494  26450001   ADDIU A1, S2, 1
9D005498  30A50FFF   ANDI A1, A1, 4095
9D00549C  00452821   ADDU A1, V0, A1
9D0054A4  90A70000   LBU A3, 0(A1)
9D0054B0  00073A00   SLL A3, A3, 8
9D0055C8  26450001   ADDIU A1, S2, 1
9D0055CC  30A50FFF   ANDI A1, A1, 4095
9D0055D0  00452821   ADDU A1, V0, A1
9D0055D8  90AF0000   LBU T7, 0(A1)
9D0055E4  000F7A00   SLL T7, T7, 8
9D005AC4  26440001   ADDIU A0, S2, 1
9D005AC8  30840FFF   ANDI A0, A0, 4095
9D005ACC  00442021   ADDU A0, V0, A0
9D005AD4  90840000   LBU A0, 0(A0)
9D005AE0  00042200   SLL A0, A0, 8
9D005BE8  26450001   ADDIU A1, S2, 1
9D005BEC  30A50FFF   ANDI A1, A1, 4095
9D005BF0  00852821   ADDU A1, A0, A1
9D005BF8  90AF0000   LBU T7, 0(A1)
9D005C04  000F2200   SLL A0, T7, 8
9D005C24  248F0001   ADDIU T7, A0, 1
9D005C28  31EF0FFF   ANDI T7, T7, 4095
9D005C2C  00AF7821   ADDU T7, A1, T7
9D005C34  91F30000   LBU S3, 0(T7)
9D005C40  00139A00   SLL S3, S3, 8
9D006178  91130FFF   LBU S3, 4095(T0)
9D006184  00139A00   SLL S3, S3, 8
9D006300  26450001   ADDIU A1, S2, 1
9D006304  30A50FFF   ANDI A1, A1, 4095
9D006308  00452821   ADDU A1, V0, A1
9D006310  90A50000   LBU A1, 0(A1)
9D00631C  00052A00   SLL A1, A1, 8
9D006494  26450001   ADDIU A1, S2, 1
9D006498  30A50FFF   ANDI A1, A1, 4095
9D00649C  00452821   ADDU A1, V0, A1
9D0064A4  90A70000   LBU A3, 0(A1)
9D0064B0  00073A00   SLL A3, A3, 8
9D0067B4  26450001   ADDIU A1, S2, 1
9D0067B8  30A50FFF   ANDI A1, A1, 4095
9D0067BC  00452821   ADDU A1, V0, A1
9D0067C4  90B80000   LBU T8, 0(A1)
9D0067D0  0018C200   SLL T8, T8, 8
9D006E78  26450001   ADDIU A1, S2, 1
9D006E7C  30A50FFF   ANDI A1, A1, 4095
9D006E80  00452821   ADDU A1, V0, A1
9D006E88  90AF0000   LBU T7, 0(A1)
9D006E94  000F7A00   SLL T7, T7, 8
9D00710C  26450001   ADDIU A1, S2, 1
9D007110  30A50FFF   ANDI A1, A1, 4095
9D007114  00452821   ADDU A1, V0, A1
9D00711C  90A70000   LBU A3, 0(A1)
9D007128  00073A00   SLL A3, A3, 8
9D007268  26450001   ADDIU A1, S2, 1
9D00726C  30A50FFF   ANDI A1, A1, 4095
9D007270  00452821   ADDU A1, V0, A1
9D007278  90A70000   LBU A3, 0(A1)
9D007284  00073A00   SLL A3, A3, 8
9D007EEC  26450001   ADDIU A1, S2, 1
9D007EF0  30A50FFF   ANDI A1, A1, 4095
9D007EF4  00452821   ADDU A1, V0, A1
9D007EFC  90A70000   LBU A3, 0(A1)
9D007F08  00073A00   SLL A3, A3, 8
9D0080A8  26440001   ADDIU A0, S2, 1
9D0080AC  30840FFF   ANDI A0, A0, 4095
9D0080B0  00442021   ADDU A0, V0, A0
9D0080B8  90840000   LBU A0, 0(A0)
9D0080C4  00042200   SLL A0, A0, 8
9D0081AC  26450001   ADDIU A1, S2, 1
9D0081B0  30A50FFF   ANDI A1, A1, 4095
9D0081B4  00452821   ADDU A1, V0, A1
9D0081BC  90AF0000   LBU T7, 0(A1)
9D0081C8  000F7A00   SLL T7, T7, 8
9D00839C  26450001   ADDIU A1, S2, 1
9D0083A0  30A50FFF   ANDI A1, A1, 4095
9D0083A4  00452821   ADDU A1, V0, A1
9D0083AC  90AF0000   LBU T7, 0(A1)
9D0083B8  000F7A00   SLL T7, T7, 8
9D00855C  26440001   ADDIU A0, S2, 1
9D008560  30840FFF   ANDI A0, A0, 4095
9D008564  00442021   ADDU A0, V0, A0
9D00856C  90840000   LBU A0, 0(A0)
9D008578  00042200   SLL A0, A0, 8
9D00879C  26450001   ADDIU A1, S2, 1
9D0087A0  30A50FFF   ANDI A1, A1, 4095
9D0087A4  00452821   ADDU A1, V0, A1
9D0087AC  90AF0000   LBU T7, 0(A1)
9D0087B8  000F7A00   SLL T7, T7, 8
9D008954  26450001   ADDIU A1, S2, 1
9D008958  30A50FFF   ANDI A1, A1, 4095
9D008960  00852821   ADDU A1, A0, A1
9D00896C  90B30000   LBU S3, 0(A1)
9D00897C  00139A00   SLL S3, S3, 8
9D0089D4  26450001   ADDIU A1, S2, 1
9D0089D8  30A50FFF   ANDI A1, A1, 4095
9D0089DC  00452821   ADDU A1, V0, A1
9D0089E4  90B80000   LBU T8, 0(A1)
9D0089F0  0018C200   SLL T8, T8, 8
9D008EE4  90D20FFF   LBU S2, 4095(A2)
9D008EF8  00129200   SLL S2, S2, 8
9D008F68  26450001   ADDIU A1, S2, 1
9D008F6C  30A50FFF   ANDI A1, A1, 4095
9D008F70  00452821   ADDU A1, V0, A1
9D008F78  90B80000   LBU T8, 0(A1)
9D008F84  0018C200   SLL T8, T8, 8
9D009334  26450001   ADDIU A1, S2, 1
9D009338  30A50FFF   ANDI A1, A1, 4095
9D00933C  00452821   ADDU A1, V0, A1
9D009344  90AF0000   LBU T7, 0(A1)
9D009350  000F7A00   SLL T7, T7, 8
9D0096AC  26450001   ADDIU A1, S2, 1
9D0096B0  30A50FFF   ANDI A1, A1, 4095
9D0096B4  00452821   ADDU A1, V0, A1
9D0096BC  90A70000   LBU A3, 0(A1)
9D0096C8  00073A00   SLL A3, A3, 8
9D009808  26450001   ADDIU A1, S2, 1
9D00980C  30A50FFF   ANDI A1, A1, 4095
9D009810  00452821   ADDU A1, V0, A1
9D009818  90A70000   LBU A3, 0(A1)
9D009824  00073A00   SLL A3, A3, 8
9D009934  26440001   ADDIU A0, S2, 1
9D009938  30840FFF   ANDI A0, A0, 4095
9D00993C  00442021   ADDU A0, V0, A0
9D009944  90850000   LBU A1, 0(A0)
9D009950  00052A00   SLL A1, A1, 8
9D009A5C  26450001   ADDIU A1, S2, 1
9D009A60  30A50FFF   ANDI A1, A1, 4095
9D009A64  00452821   ADDU A1, V0, A1
9D009A6C  90A70000   LBU A3, 0(A1)
9D009A78  00073A00   SLL A3, A3, 8
9D009B84  26440001   ADDIU A0, S2, 1
9D009B88  30840FFF   ANDI A0, A0, 4095
9D009B8C  00442021   ADDU A0, V0, A0
9D009B94  90850000   LBU A1, 0(A0)
9D009BA0  00052A00   SLL A1, A1, 8
9D009D08  26440001   ADDIU A0, S2, 1
9D009D0C  30840FFF   ANDI A0, A0, 4095
9D009D10  00442021   ADDU A0, V0, A0
9D009D18  90850000   LBU A1, 0(A0)
9D009D24  00052A00   SLL A1, A1, 8
9D009E90  26450001   ADDIU A1, S2, 1
9D009E94  30A50FFF   ANDI A1, A1, 4095
9D009E98  00452821   ADDU A1, V0, A1
9D009EA0  90AF0000   LBU T7, 0(A1)
9D009EAC  000F7A00   SLL T7, T7, 8
9D00A000  26440001   ADDIU A0, S2, 1
9D00A004  30840FFF   ANDI A0, A0, 4095
9D00A008  00442021   ADDU A0, V0, A0
9D00A010  90840000   LBU A0, 0(A0)
9D00A01C  00042200   SLL A0, A0, 8
9D00A108  26450001   ADDIU A1, S2, 1
9D00A10C  30A50FFF   ANDI A1, A1, 4095
9D00A110  00452821   ADDU A1, V0, A1
9D00A118  90AF0000   LBU T7, 0(A1)
9D00A124  000F7A00   SLL T7, T7, 8
9D00A25C  26450001   ADDIU A1, S2, 1
9D00A260  30A50FFF   ANDI A1, A1, 4095
9D00A264  00452821   ADDU A1, V0, A1
9D00A26C  90A90000   LBU T1, 0(A1)
9D00A278  00094A00   SLL T1, T1, 8
9D00A450  264C0001   ADDIU T4, S2, 1
9D00A454  318C0FFF   ANDI T4, T4, 4095
9D00A458  008C6021   ADDU T4, A0, T4
9D00A460  91990000   LBU T9, 0(T4)
9D00A46C  0019CA00   SLL T9, T9, 8
9D00A550  264F0001   ADDIU T7, S2, 1
9D00A554  31EF0FFF   ANDI T7, T7, 4095
9D00A558  008F7821   ADDU T7, A0, T7
9D00A560  91F80000   LBU T8, 0(T7)
9D00A56C  0018C200   SLL T8, T8, 8
9D00A63C  264F0001   ADDIU T7, S2, 1
9D00A640  31EF0FFF   ANDI T7, T7, 4095
9D00A644  008F7821   ADDU T7, A0, T7
9D00A64C  91F90000   LBU T9, 0(T7)
9D00A658  0019CA00   SLL T9, T9, 8
9D00A924  26450001   ADDIU A1, S2, 1
9D00A928  30A50FFF   ANDI A1, A1, 4095
9D00A92C  00452821   ADDU A1, V0, A1
9D00A934  90AD0000   LBU T5, 0(A1)
9D00A940  000D6A00   SLL T5, T5, 8
9D00AB8C  26450001   ADDIU A1, S2, 1
9D00AB90  30A50FFF   ANDI A1, A1, 4095
9D00AB94  00852821   ADDU A1, A0, A1
9D00AB9C  90A50000   LBU A1, 0(A1)
9D00ABA8  00052A00   SLL A1, A1, 8
9D00ADD8  26440001   ADDIU A0, S2, 1
9D00ADDC  30840FFF   ANDI A0, A0, 4095
9D00ADE0  00442021   ADDU A0, V0, A0
9D00ADE8  90850000   LBU A1, 0(A0)
9D00ADF4  00052A00   SLL A1, A1, 8
9D00AF50  26450001   ADDIU A1, S2, 1
9D00AF54  30A50FFF   ANDI A1, A1, 4095
9D00AF58  00452821   ADDU A1, V0, A1
9D00AF60  90A70000   LBU A3, 0(A1)
9D00AF6C  00073A00   SLL A3, A3, 8
9D00B0A0  26450001   ADDIU A1, S2, 1
9D00B0A4  30A50FFF   ANDI A1, A1, 4095
9D00B0A8  00452821   ADDU A1, V0, A1
9D00B0B0  90B80000   LBU T8, 0(A1)
9D00B0BC  0018C200   SLL T8, T8, 8
9D00B208  26450001   ADDIU A1, S2, 1
9D00B20C  30A50FFF   ANDI A1, A1, 4095
9D00B210  00452821   ADDU A1, V0, A1
9D00B218  90A70000   LBU A3, 0(A1)
9D00B224  00073A00   SLL A3, A3, 8
9D00B358  26450001   ADDIU A1, S2, 1
9D00B35C  30A50FFF   ANDI A1, A1, 4095
9D00B360  00452821   ADDU A1, V0, A1
9D00B368  90B80000   LBU T8, 0(A1)
9D00B374  0018C200   SLL T8, T8, 8
9D00B5C4  26440001   ADDIU A0, S2, 1
9D00B5C8  30840FFF   ANDI A0, A0, 4095
9D00B5CC  00442021   ADDU A0, V0, A0
9D00B5D4  90840000   LBU A0, 0(A0)
9D00B5E0  00042200   SLL A0, A0, 8
9D00B844  264F0001   ADDIU T7, S2, 1
9D00B848  31EF0FFF   ANDI T7, T7, 4095
9D00B84C  008F7821   ADDU T7, A0, T7
9D00B854  91EF0000   LBU T7, 0(T7)
9D00B860  000F7A00   SLL T7, T7, 8
9D00BA84  26450001   ADDIU A1, S2, 1
9D00BA88  30A50FFF   ANDI A1, A1, 4095
9D00BA8C  00852821   ADDU A1, A0, A1
9D00BA94  90A50000   LBU A1, 0(A1)
9D00BAA0  00052A00   SLL A1, A1, 8
9D00BF18  264F0001   ADDIU T7, S2, 1
9D00BF1C  31EF0FFF   ANDI T7, T7, 4095
9D00BF20  008F7821   ADDU T7, A0, T7
9D00BF28  91F90000   LBU T9, 0(T7)
9D00BF34  0019CA00   SLL T9, T9, 8
9D00C014  26440001   ADDIU A0, S2, 1
9D00C018  30840FFF   ANDI A0, A0, 4095
9D00C01C  00442021   ADDU A0, V0, A0
9D00C024  90840000   LBU A0, 0(A0)
9D00C030  00042200   SLL A0, A0, 8
9D00C110  26440001   ADDIU A0, S2, 1
9D00C114  30840FFF   ANDI A0, A0, 4095
9D00C118  00442021   ADDU A0, V0, A0
9D00C120  90840000   LBU A0, 0(A0)
9D00C12C  00042200   SLL A0, A0, 8
9D00C464  26440001   ADDIU A0, S2, 1
9D00C468  30840FFF   ANDI A0, A0, 4095
9D00C46C  00442021   ADDU A0, V0, A0
9D00C474  90840000   LBU A0, 0(A0)
9D00C480  00042200   SLL A0, A0, 8
9D011090  90650FFD   LBU A1, 4093(V1)
9D0110A0  00051A00   SLL V1, A1, 8
9D011154  91430FFB   LBU V1, 4091(T2)
9D01116C  00031A00   SLL V1, V1, 8
9D011268  91C50FFF   LBU A1, 4095(T6)
9D011274  00052A00   SLL A1, A1, 8
1168:                }
9D000054  03E00008   JR RA
9D000058  00431025   OR V0, V0, V1
1169:                #else /* !HOST_LITTLE_ENDIAN */
1170:                
1171:                INLINE uint32 zp_readword(register uint8 address)
1172:                {
1173:                #ifdef TARGET_CPU_PPC
1174:                   return __lhbrx(ram, address);
1175:                #else /* !TARGET_CPU_PPC */
1176:                   uint32 x = (uint32) *(uint16 *)(ram + address);
1177:                   return (x << 8) | (x >> 8);
1178:                #endif /* !TARGET_CPU_PPC */
1179:                }
1180:                
1181:                INLINE uint32 bank_readword(register uint32 address)
1182:                {
1183:                #ifdef TARGET_CPU_PPC
1184:                   return __lhbrx(cpu.mem_page[address >> NES6502_BANKSHIFT], address & NES6502_BANKMASK);
1185:                #else /* !TARGET_CPU_PPC */
1186:                   uint32 x = (uint32) *(uint16 *)(cpu.mem_page[address >> NES6502_BANKSHIFT] + (address & NES6502_BANKMASK));
1187:                   return (x << 8) | (x >> 8);
1188:                #endif /* !TARGET_CPU_PPC */
1189:                }
1190:                
1191:                #endif /* !HOST_LITTLE_ENDIAN */
1192:                
1193:                INLINE uint8 bank_readbyte(register uint32 address)
1194:                {
1195:                   return cpu.mem_page[address >> NES6502_BANKSHIFT][address & NES6502_BANKMASK];
9D00042C  00041B02   SRL V1, A0, 12
9D000430  00031880   SLL V1, V1, 2
9D000434  3C02A001   LUI V0, -24575
9D000438  2442968C   ADDIU V0, V0, -26996
9D00043C  00621021   ADDU V0, V1, V0
9D000440  8C420000   LW V0, 0(V0)
9D000444  30840FFF   ANDI A0, A0, 4095
9D000448  00442021   ADDU A0, V0, A0
9D00055C  00132302   SRL A0, S3, 12
9D000750  00132302   SRL A0, S3, 12
9D00079C  00122302   SRL A0, S2, 12
9D0007C4  00800008   JR A0
9D0007C8  26520001   ADDIU S2, S2, 1
9D0007EC  00132302   SRL A0, S3, 12
9D00083C  00132302   SRL A0, S3, 12
9D0008B0  00132302   SRL A0, S3, 12
9D0008B4  00042080   SLL A0, A0, 2
9D0008B8  00952021   ADDU A0, A0, S5
9D0008BC  8C840000   LW A0, 0(A0)
9D0008C0  32730FFF   ANDI S3, S3, 4095
9D0008C4  00932021   ADDU A0, A0, S3
9D0008E0  00121302   SRL V0, S2, 12
9D0008E4  00021080   SLL V0, V0, 2
9D0008E8  02021021   ADDU V0, S0, V0
9D0008EC  8C450000   LW A1, 0(V0)
9D0008F0  32440FFF   ANDI A0, S2, 4095
9D0008F8  00A42021   ADDU A0, A1, A0
9D0008FC  90850000   LBU A1, 0(A0)
9D000950  00131B02   SRL V1, S3, 12
9D000954  00031880   SLL V1, V1, 2
9D000958  00751821   ADDU V1, V1, S5
9D00095C  8C640000   LW A0, 0(V1)
9D000960  32730FFF   ANDI S3, S3, 4095
9D000968  00932021   ADDU A0, A0, S3
9D0009A4  00122302   SRL A0, S2, 12
9D0009A8  00042080   SLL A0, A0, 2
9D0009AC  00952021   ADDU A0, A0, S5
9D0009B0  8C850000   LW A1, 0(A0)
9D0009B4  32440FFF   ANDI A0, S2, 4095
9D0009BC  00A42021   ADDU A0, A1, A0
9D0009D8  00121302   SRL V0, S2, 12
9D0009DC  00021080   SLL V0, V0, 2
9D0009E0  02021021   ADDU V0, S0, V0
9D0009E4  8C440000   LW A0, 0(V0)
9D0009E8  32420FFF   ANDI V0, S2, 4095
9D0009EC  00821021   ADDU V0, A0, V0
9D000A50  00131B02   SRL V1, S3, 12
9D000A54  00031880   SLL V1, V1, 2
9D000A58  00751821   ADDU V1, V1, S5
9D000A5C  8C640000   LW A0, 0(V1)
9D000A60  32730FFF   ANDI S3, S3, 4095
9D000A68  00932021   ADDU A0, A0, S3
9D000A88  00121302   SRL V0, S2, 12
9D000A8C  00021080   SLL V0, V0, 2
9D000A90  02021021   ADDU V0, S0, V0
9D000A94  8C440000   LW A0, 0(V0)
9D000A98  32420FFF   ANDI V0, S2, 4095
9D000A9C  00821021   ADDU V0, A0, V0
9D000B0C  00131B02   SRL V1, S3, 12
9D000B10  00031880   SLL V1, V1, 2
9D000B14  00751821   ADDU V1, V1, S5
9D000B18  8C640000   LW A0, 0(V1)
9D000B1C  32730FFF   ANDI S3, S3, 4095
9D000B24  00932021   ADDU A0, A0, S3
9D000B44  00121302   SRL V0, S2, 12
9D000B48  00021080   SLL V0, V0, 2
9D000B4C  02021021   ADDU V0, S0, V0
9D000B50  8C440000   LW A0, 0(V0)
9D000B54  32420FFF   ANDI V0, S2, 4095
9D000B58  00821021   ADDU V0, A0, V0
9D000B94  00131B02   SRL V1, S3, 12
9D000B98  00031880   SLL V1, V1, 2
9D000B9C  00751821   ADDU V1, V1, S5
9D000BA0  8C640000   LW A0, 0(V1)
9D000BA4  32730FFF   ANDI S3, S3, 4095
9D000BAC  00932021   ADDU A0, A0, S3
9D000BE8  00122302   SRL A0, S2, 12
9D000BEC  00042080   SLL A0, A0, 2
9D000BF0  00952021   ADDU A0, A0, S5
9D000BF4  8C850000   LW A1, 0(A0)
9D000BF8  32440FFF   ANDI A0, S2, 4095
9D000BFC  00A42021   ADDU A0, A1, A0
9D000C10  00800008   JR A0
9D000C14  26520001   ADDIU S2, S2, 1
9D000C18  00121302   SRL V0, S2, 12
9D000C1C  00021080   SLL V0, V0, 2
9D000C20  02021021   ADDU V0, S0, V0
9D000C24  8C440000   LW A0, 0(V0)
9D000C28  32420FFF   ANDI V0, S2, 4095
9D000C2C  00821021   ADDU V0, A0, V0
9D000C80  00132302   SRL A0, S3, 12
9D000C84  00042080   SLL A0, A0, 2
9D000C88  00952021   ADDU A0, A0, S5
9D000C8C  8C840000   LW A0, 0(A0)
9D000C90  32730FFF   ANDI S3, S3, 4095
9D000C98  00932021   ADDU A0, A0, S3
9D000CD8  00122302   SRL A0, S2, 12
9D000CDC  00042080   SLL A0, A0, 2
9D000CE0  00952021   ADDU A0, A0, S5
9D000CE4  8C850000   LW A1, 0(A0)
9D000CE8  32440FFF   ANDI A0, S2, 4095
9D000CF0  00A42021   ADDU A0, A1, A0
9D000D9C  00041302   SRL V0, A0, 12
9D000DA0  00021080   SLL V0, V0, 2
9D000DA4  02021021   ADDU V0, S0, V0
9D000DA8  8C420000   LW V0, 0(V0)
9D000DAC  30840FFF   ANDI A0, A0, 4095
9D000DB0  00441021   ADDU V0, V0, A0
9D000DB4  90420000   LBU V0, 0(V0)
9D000DE4  00132302   SRL A0, S3, 12
9D000DE8  00042080   SLL A0, A0, 2
9D000DEC  00952021   ADDU A0, A0, S5
9D000DF0  8C840000   LW A0, 0(A0)
9D000DF4  32730FFF   ANDI S3, S3, 4095
9D000DFC  00932021   ADDU A0, A0, S3
9D000EA4  00041302   SRL V0, A0, 12
9D000EA8  00021080   SLL V0, V0, 2
9D000EAC  02021021   ADDU V0, S0, V0
9D000EB0  8C420000   LW V0, 0(V0)
9D000EB4  30840FFF   ANDI A0, A0, 4095
9D000EB8  00441021   ADDU V0, V0, A0
9D000EBC  90440000   LBU A0, 0(V0)
9D000F10  00131B02   SRL V1, S3, 12
9D000F14  00031880   SLL V1, V1, 2
9D000F18  00751821   ADDU V1, V1, S5
9D000F1C  8C640000   LW A0, 0(V1)
9D000F20  32730FFF   ANDI S3, S3, 4095
9D000F28  00932021   ADDU A0, A0, S3
9D000FD4  000F1302   SRL V0, T7, 12
9D000FD8  00021080   SLL V0, V0, 2
9D000FDC  02021021   ADDU V0, S0, V0
9D000FE0  8C440000   LW A0, 0(V0)
9D000FE4  31E20FFF   ANDI V0, T7, 4095
9D000FE8  00821021   ADDU V0, A0, V0
9D000FEC  90420000   LBU V0, 0(V0)
9D001068  00132302   SRL A0, S3, 12
9D00106C  00042080   SLL A0, A0, 2
9D001070  00952021   ADDU A0, A0, S5
9D001074  8C840000   LW A0, 0(A0)
9D001078  32730FFF   ANDI S3, S3, 4095
9D001080  00932021   ADDU A0, A0, S3
9D001128  00041302   SRL V0, A0, 12
9D00112C  00021080   SLL V0, V0, 2
9D001130  02021021   ADDU V0, S0, V0
9D001134  8C420000   LW V0, 0(V0)
9D001138  30840FFF   ANDI A0, A0, 4095
9D00113C  00441021   ADDU V0, V0, A0
9D001140  90420000   LBU V0, 0(V0)
9D001160  00131B02   SRL V1, S3, 12
9D001164  00031880   SLL V1, V1, 2
9D001168  00751821   ADDU V1, V1, S5
9D00116C  8C630000   LW V1, 0(V1)
9D001170  32730FFF   ANDI S3, S3, 4095
9D001178  00731821   ADDU V1, V1, S3
9D0011A4  00122302   SRL A0, S2, 12
9D0011A8  00042080   SLL A0, A0, 2
9D0011AC  02042021   ADDU A0, S0, A0
9D0011B0  8C850000   LW A1, 0(A0)
9D0011B4  32440FFF   ANDI A0, S2, 4095
9D0011BC  00A42021   ADDU A0, A1, A0
9D0011F8  00132302   SRL A0, S3, 12
9D0011FC  00042080   SLL A0, A0, 2
9D001200  02042021   ADDU A0, S0, A0
9D001204  8C850000   LW A1, 0(A0)
9D001208  32640FFF   ANDI A0, S3, 4095
9D00120C  00A42021   ADDU A0, A1, A0
9D001228  00121302   SRL V0, S2, 12
9D00122C  00021080   SLL V0, V0, 2
9D001230  02021021   ADDU V0, S0, V0
9D001234  8C440000   LW A0, 0(V0)
9D001238  32420FFF   ANDI V0, S2, 4095
9D001240  00821021   ADDU V0, A0, V0
9D0012E0  00041302   SRL V0, A0, 12
9D0012E4  00021080   SLL V0, V0, 2
9D0012E8  02021021   ADDU V0, S0, V0
9D0012EC  8C420000   LW V0, 0(V0)
9D0012F0  30A50FFF   ANDI A1, A1, 4095
9D0012F4  00451021   ADDU V0, V0, A1
9D0012F8  90420000   LBU V0, 0(V0)
9D001318  00131B02   SRL V1, S3, 12
9D00131C  00031880   SLL V1, V1, 2
9D001320  00751821   ADDU V1, V1, S5
9D001324  8C630000   LW V1, 0(V1)
9D001328  32730FFF   ANDI S3, S3, 4095
9D001330  00731821   ADDU V1, V1, S3
9D001350  00121302   SRL V0, S2, 12
9D001354  00021080   SLL V0, V0, 2
9D001358  02021021   ADDU V0, S0, V0
9D00135C  8C440000   LW A0, 0(V0)
9D001360  32420FFF   ANDI V0, S2, 4095
9D001368  00821021   ADDU V0, A0, V0
9D001408  00041302   SRL V0, A0, 12
9D00140C  00021080   SLL V0, V0, 2
9D001410  02021021   ADDU V0, S0, V0
9D001414  8C420000   LW V0, 0(V0)
9D001418  30E70FFF   ANDI A3, A3, 4095
9D00141C  00471021   ADDU V0, V0, A3
9D001420  90420000   LBU V0, 0(V0)
9D001450  00132302   SRL A0, S3, 12
9D001454  00042080   SLL A0, A0, 2
9D001458  00952021   ADDU A0, A0, S5
9D00145C  8C840000   LW A0, 0(A0)
9D001460  32730FFF   ANDI S3, S3, 4095
9D001468  00932021   ADDU A0, A0, S3
9D001484  00121302   SRL V0, S2, 12
9D001488  00021080   SLL V0, V0, 2
9D00148C  02021021   ADDU V0, S0, V0
9D001490  8C450000   LW A1, 0(V0)
9D001494  32420FFF   ANDI V0, S2, 4095
9D00149C  00A21021   ADDU V0, A1, V0
9D001518  00091302   SRL V0, T1, 12
9D00151C  00021080   SLL V0, V0, 2
9D001520  02021021   ADDU V0, S0, V0
9D001524  8C440000   LW A0, 0(V0)
9D001528  31E20FFF   ANDI V0, T7, 4095
9D00152C  00821021   ADDU V0, A0, V0
9D001530  90420000   LBU V0, 0(V0)
9D0015C0  00132302   SRL A0, S3, 12
9D0015C4  00042080   SLL A0, A0, 2
9D0015C8  00952021   ADDU A0, A0, S5
9D0015CC  8C840000   LW A0, 0(A0)
9D0015D0  32730FFF   ANDI S3, S3, 4095
9D0015D8  00932021   ADDU A0, A0, S3
9D0015F4  00121302   SRL V0, S2, 12
9D0015F8  00021080   SLL V0, V0, 2
9D0015FC  02021021   ADDU V0, S0, V0
9D001600  8C440000   LW A0, 0(V0)
9D001604  32420FFF   ANDI V0, S2, 4095
9D001608  00821021   ADDU V0, A0, V0
9D001654  00132302   SRL A0, S3, 12
9D001658  00042080   SLL A0, A0, 2
9D00165C  00952021   ADDU A0, A0, S5
9D001660  8C840000   LW A0, 0(A0)
9D001664  32730FFF   ANDI S3, S3, 4095
9D00166C  00932021   ADDU A0, A0, S3
9D001688  00121302   SRL V0, S2, 12
9D00168C  00021080   SLL V0, V0, 2
9D001690  02021021   ADDU V0, S0, V0
9D001694  8C440000   LW A0, 0(V0)
9D001698  32420FFF   ANDI V0, S2, 4095
9D00169C  00821021   ADDU V0, A0, V0
9D0016E4  00132302   SRL A0, S3, 12
9D0016E8  00042080   SLL A0, A0, 2
9D0016EC  00952021   ADDU A0, A0, S5
9D0016F0  8C840000   LW A0, 0(A0)
9D0016F4  32730FFF   ANDI S3, S3, 4095
9D0016FC  00932021   ADDU A0, A0, S3
9D001718  00121302   SRL V0, S2, 12
9D00171C  00021080   SLL V0, V0, 2
9D001720  02021021   ADDU V0, S0, V0
9D001724  8C440000   LW A0, 0(V0)
9D001728  32420FFF   ANDI V0, S2, 4095
9D001730  00821021   ADDU V0, A0, V0
9D00177C  00131B02   SRL V1, S3, 12
9D001780  00031880   SLL V1, V1, 2
9D001784  00751821   ADDU V1, V1, S5
9D001788  8C640000   LW A0, 0(V1)
9D00178C  32730FFF   ANDI S3, S3, 4095
9D001794  00932021   ADDU A0, A0, S3
9D001848  00071302   SRL V0, A3, 12
9D00184C  00021080   SLL V0, V0, 2
9D001850  02021021   ADDU V0, S0, V0
9D001854  8C440000   LW A0, 0(V0)
9D001858  31E20FFF   ANDI V0, T7, 4095
9D00185C  00821021   ADDU V0, A0, V0
9D001860  90420000   LBU V0, 0(V0)
9D0018DC  00132302   SRL A0, S3, 12
9D0018E0  00042080   SLL A0, A0, 2
9D0018E4  00952021   ADDU A0, A0, S5
9D0018E8  8C840000   LW A0, 0(A0)
9D0018EC  32730FFF   ANDI S3, S3, 4095
9D0018F4  00932021   ADDU A0, A0, S3
9D001910  00121302   SRL V0, S2, 12
9D001914  00021080   SLL V0, V0, 2
9D001918  02021021   ADDU V0, S0, V0
9D00191C  8C440000   LW A0, 0(V0)
9D001920  32420FFF   ANDI V0, S2, 4095
9D001924  00821021   ADDU V0, A0, V0
9D001960  00131B02   SRL V1, S3, 12
9D001964  00031880   SLL V1, V1, 2
9D001968  00751821   ADDU V1, V1, S5
9D00196C  8C640000   LW A0, 0(V1)
9D001970  32730FFF   ANDI S3, S3, 4095
9D001978  00932021   ADDU A0, A0, S3
9D001998  00121302   SRL V0, S2, 12
9D00199C  00021080   SLL V0, V0, 2
9D0019A0  02021021   ADDU V0, S0, V0
9D0019A4  8C440000   LW A0, 0(V0)
9D0019A8  32420FFF   ANDI V0, S2, 4095
9D0019AC  00821021   ADDU V0, A0, V0
9D0019EC  00132302   SRL A0, S3, 12
9D0019F0  00042080   SLL A0, A0, 2
9D0019F4  00952021   ADDU A0, A0, S5
9D0019F8  8C840000   LW A0, 0(A0)
9D0019FC  32730FFF   ANDI S3, S3, 4095
9D001A04  00932021   ADDU A0, A0, S3
9D001A20  00121302   SRL V0, S2, 12
9D001A24  00021080   SLL V0, V0, 2
9D001A28  02021021   ADDU V0, S0, V0
9D001A2C  8C440000   LW A0, 0(V0)
9D001A30  32420FFF   ANDI V0, S2, 4095
9D001A34  00821021   ADDU V0, A0, V0
9D001A7C  00131B02   SRL V1, S3, 12
9D001A80  00031880   SLL V1, V1, 2
9D001A84  00751821   ADDU V1, V1, S5
9D001A88  8C640000   LW A0, 0(V1)
9D001A8C  32730FFF   ANDI S3, S3, 4095
9D001A94  00932021   ADDU A0, A0, S3
9D001B68  00132302   SRL A0, S3, 12
9D001B6C  00042080   SLL A0, A0, 2
9D001B70  00952021   ADDU A0, A0, S5
9D001B74  8C840000   LW A0, 0(A0)
9D001B78  32730FFF   ANDI S3, S3, 4095
9D001B7C  00932021   ADDU A0, A0, S3
9D001BB8  00132302   SRL A0, S3, 12
9D001BBC  00042080   SLL A0, A0, 2
9D001BC0  00952021   ADDU A0, A0, S5
9D001BC4  8C840000   LW A0, 0(A0)
9D001BC8  32730FFF   ANDI S3, S3, 4095
9D001BCC  00932021   ADDU A0, A0, S3
9D001C74  00041302   SRL V0, A0, 12
9D001C78  00021080   SLL V0, V0, 2
9D001C7C  02021021   ADDU V0, S0, V0
9D001C80  8C420000   LW V0, 0(V0)
9D001C84  30840FFF   ANDI A0, A0, 4095
9D001C88  00441021   ADDU V0, V0, A0
9D001C8C  90420000   LBU V0, 0(V0)
9D001CB4  00131B02   SRL V1, S3, 12
9D001CB8  00031880   SLL V1, V1, 2
9D001CBC  00751821   ADDU V1, V1, S5
9D001CC0  8C640000   LW A0, 0(V1)
9D001CC4  32730FFF   ANDI S3, S3, 4095
9D001CCC  00932021   ADDU A0, A0, S3
9D001CF8  00122B02   SRL A1, S2, 12
9D001CFC  00052880   SLL A1, A1, 2
9D001D00  02052821   ADDU A1, S0, A1
9D001D04  8CAF0000   LW T7, 0(A1)
9D001D08  32450FFF   ANDI A1, S2, 4095
9D001D10  01E52821   ADDU A1, T7, A1
9D001D4C  00132302   SRL A0, S3, 12
9D001D50  00042080   SLL A0, A0, 2
9D001D54  02042021   ADDU A0, S0, A0
9D001D58  8C850000   LW A1, 0(A0)
9D001D5C  32640FFF   ANDI A0, S3, 4095
9D001D60  00A42021   ADDU A0, A1, A0
9D001D7C  00121302   SRL V0, S2, 12
9D001D80  00021080   SLL V0, V0, 2
9D001D84  02021021   ADDU V0, S0, V0
9D001D88  8C440000   LW A0, 0(V0)
9D001D8C  32420FFF   ANDI V0, S2, 4095
9D001D94  00821021   ADDU V0, A0, V0
9D001E34  00041302   SRL V0, A0, 12
9D001E38  00021080   SLL V0, V0, 2
9D001E3C  02021021   ADDU V0, S0, V0
9D001E40  8C420000   LW V0, 0(V0)
9D001E44  30E70FFF   ANDI A3, A3, 4095
9D001E48  00471021   ADDU V0, V0, A3
9D001E4C  90420000   LBU V0, 0(V0)
9D001E74  00131B02   SRL V1, S3, 12
9D001E78  00031880   SLL V1, V1, 2
9D001E7C  00751821   ADDU V1, V1, S5
9D001E80  8C640000   LW A0, 0(V1)
9D001E84  32730FFF   ANDI S3, S3, 4095
9D001E8C  00932021   ADDU A0, A0, S3
9D001EAC  00121302   SRL V0, S2, 12
9D001EB0  00021080   SLL V0, V0, 2
9D001EB4  02021021   ADDU V0, S0, V0
9D001EB8  8C450000   LW A1, 0(V0)
9D001EBC  32420FFF   ANDI V0, S2, 4095
9D001EC4  00A21021   ADDU V0, A1, V0
9D001F40  000F1302   SRL V0, T7, 12
9D001F44  00021080   SLL V0, V0, 2
9D001F48  02021021   ADDU V0, S0, V0
9D001F4C  8C440000   LW A0, 0(V0)
9D001F50  33020FFF   ANDI V0, T8, 4095
9D001F54  00821021   ADDU V0, A0, V0
9D001F58  90420000   LBU V0, 0(V0)
9D001FE0  00131B02   SRL V1, S3, 12
9D001FE4  00031880   SLL V1, V1, 2
9D001FE8  00751821   ADDU V1, V1, S5
9D001FEC  8C640000   LW A0, 0(V1)
9D001FF0  32730FFF   ANDI S3, S3, 4095
9D001FF8  00932021   ADDU A0, A0, S3
9D0020AC  000F1302   SRL V0, T7, 12
9D0020B0  00021080   SLL V0, V0, 2
9D0020B4  02021021   ADDU V0, S0, V0
9D0020B8  8C440000   LW A0, 0(V0)
9D0020BC  31E20FFF   ANDI V0, T7, 4095
9D0020C0  00821021   ADDU V0, A0, V0
9D0020C4  90420000   LBU V0, 0(V0)
9D002144  00132302   SRL A0, S3, 12
9D002148  00042080   SLL A0, A0, 2
9D00214C  00952021   ADDU A0, A0, S5
9D002150  8C840000   LW A0, 0(A0)
9D002154  32730FFF   ANDI S3, S3, 4095
9D00215C  00932021   ADDU A0, A0, S3
9D002204  000F1302   SRL V0, T7, 12
9D002208  00021080   SLL V0, V0, 2
9D00220C  02021021   ADDU V0, S0, V0
9D002210  8C440000   LW A0, 0(V0)
9D002214  31E20FFF   ANDI V0, T7, 4095
9D002218  00821021   ADDU V0, A0, V0
9D00221C  90420000   LBU V0, 0(V0)
9D0022A4  00131B02   SRL V1, S3, 12
9D0022A8  00031880   SLL V1, V1, 2
9D0022AC  00751821   ADDU V1, V1, S5
9D0022B0  8C640000   LW A0, 0(V1)
9D0022B4  32730FFF   ANDI S3, S3, 4095
9D0022BC  00932021   ADDU A0, A0, S3
9D002388  00071302   SRL V0, A3, 12
9D00238C  00021080   SLL V0, V0, 2
9D002390  02021021   ADDU V0, S0, V0
9D002394  8C440000   LW A0, 0(V0)
9D002398  31E20FFF   ANDI V0, T7, 4095
9D00239C  00821021   ADDU V0, A0, V0
9D0023A0  90420000   LBU V0, 0(V0)
9D002420  00132302   SRL A0, S3, 12
9D002424  00042080   SLL A0, A0, 2
9D002428  00952021   ADDU A0, A0, S5
9D00242C  8C840000   LW A0, 0(A0)
9D002430  32730FFF   ANDI S3, S3, 4095
9D002438  00932021   ADDU A0, A0, S3
9D0024E8  000F1302   SRL V0, T7, 12
9D0024EC  00021080   SLL V0, V0, 2
9D0024F0  02021021   ADDU V0, S0, V0
9D0024F4  8C440000   LW A0, 0(V0)
9D0024F8  33020FFF   ANDI V0, T8, 4095
9D0024FC  00821021   ADDU V0, A0, V0
9D002500  90420000   LBU V0, 0(V0)
9D002588  00131B02   SRL V1, S3, 12
9D00258C  00031880   SLL V1, V1, 2
9D002590  00751821   ADDU V1, V1, S5
9D002594  8C640000   LW A0, 0(V1)
9D002598  32730FFF   ANDI S3, S3, 4095
9D0025A0  00932021   ADDU A0, A0, S3
9D002650  00132302   SRL A0, S3, 12
9D002654  00042080   SLL A0, A0, 2
9D002658  00952021   ADDU A0, A0, S5
9D00265C  8C850000   LW A1, 0(A0)
9D002660  32640FFF   ANDI A0, S3, 4095
9D002664  00A42021   ADDU A0, A1, A0
9D002680  00121302   SRL V0, S2, 12
9D002684  00021080   SLL V0, V0, 2
9D002688  02021021   ADDU V0, S0, V0
9D00268C  8C440000   LW A0, 0(V0)
9D002690  32420FFF   ANDI V0, S2, 4095
9D002698  00821021   ADDU V0, A0, V0
9D002714  00041302   SRL V0, A0, 12
9D002718  00021080   SLL V0, V0, 2
9D00271C  02021021   ADDU V0, S0, V0
9D002720  8C420000   LW V0, 0(V0)
9D002724  30840FFF   ANDI A0, A0, 4095
9D002728  00441021   ADDU V0, V0, A0
9D00272C  90420000   LBU V0, 0(V0)
9D002754  00131B02   SRL V1, S3, 12
9D002758  00031880   SLL V1, V1, 2
9D00275C  00751821   ADDU V1, V1, S5
9D002760  8C640000   LW A0, 0(V1)
9D002764  32730FFF   ANDI S3, S3, 4095
9D00276C  00932021   ADDU A0, A0, S3
9D00278C  00121302   SRL V0, S2, 12
9D002790  00021080   SLL V0, V0, 2
9D002794  02021021   ADDU V0, S0, V0
9D002798  8C440000   LW A0, 0(V0)
9D00279C  32420FFF   ANDI V0, S2, 4095
9D0027A0  00821021   ADDU V0, A0, V0
9D002808  00131B02   SRL V1, S3, 12
9D00280C  00031880   SLL V1, V1, 2
9D002810  00751821   ADDU V1, V1, S5
9D002814  8C640000   LW A0, 0(V1)
9D002818  32730FFF   ANDI S3, S3, 4095
9D002820  00932021   ADDU A0, A0, S3
9D002840  00121302   SRL V0, S2, 12
9D002844  00021080   SLL V0, V0, 2
9D002848  02021021   ADDU V0, S0, V0
9D00284C  8C440000   LW A0, 0(V0)
9D002850  32420FFF   ANDI V0, S2, 4095
9D002854  00821021   ADDU V0, A0, V0
9D002894  00132302   SRL A0, S3, 12
9D002898  00042080   SLL A0, A0, 2
9D00289C  00952021   ADDU A0, A0, S5
9D0028A0  8C840000   LW A0, 0(A0)
9D0028A4  32730FFF   ANDI S3, S3, 4095
9D0028AC  00932021   ADDU A0, A0, S3
9D002954  00181302   SRL V0, T8, 12
9D002958  00021080   SLL V0, V0, 2
9D00295C  02021021   ADDU V0, S0, V0
9D002960  8C440000   LW A0, 0(V0)
9D002964  33020FFF   ANDI V0, T8, 4095
9D002968  00821021   ADDU V0, A0, V0
9D00296C  90420000   LBU V0, 0(V0)
9D0029F4  00131B02   SRL V1, S3, 12
9D0029F8  00031880   SLL V1, V1, 2
9D0029FC  00751821   ADDU V1, V1, S5
9D002A00  8C640000   LW A0, 0(V1)
9D002A04  32730FFF   ANDI S3, S3, 4095
9D002A0C  00932021   ADDU A0, A0, S3
9D002A2C  00122302   SRL A0, S2, 12
9D002A30  00042080   SLL A0, A0, 2
9D002A34  02042021   ADDU A0, S0, A0
9D002A38  8C850000   LW A1, 0(A0)
9D002A3C  32440FFF   ANDI A0, S2, 4095
9D002A40  00A42021   ADDU A0, A1, A0
9D002A74  00132302   SRL A0, S3, 12
9D002A78  00042080   SLL A0, A0, 2
9D002A7C  00952021   ADDU A0, A0, S5
9D002A80  8C840000   LW A0, 0(A0)
9D002A84  32730FFF   ANDI S3, S3, 4095
9D002A88  00932021   ADDU A0, A0, S3
9D002AA4  00121302   SRL V0, S2, 12
9D002AA8  00021080   SLL V0, V0, 2
9D002AAC  02021021   ADDU V0, S0, V0
9D002AB0  8C440000   LW A0, 0(V0)
9D002AB4  32420FFF   ANDI V0, S2, 4095
9D002AB8  00821021   ADDU V0, A0, V0
9D002B34  00131B02   SRL V1, S3, 12
9D002B38  00031880   SLL V1, V1, 2
9D002B3C  00751821   ADDU V1, V1, S5
9D002B40  8C640000   LW A0, 0(V1)
9D002B44  32730FFF   ANDI S3, S3, 4095
9D002B4C  00932021   ADDU A0, A0, S3
9D002B6C  00121302   SRL V0, S2, 12
9D002B70  00021080   SLL V0, V0, 2
9D002B74  02021021   ADDU V0, S0, V0
9D002B78  8C440000   LW A0, 0(V0)
9D002B7C  32420FFF   ANDI V0, S2, 4095
9D002B80  00821021   ADDU V0, A0, V0
9D002BB8  00132302   SRL A0, S3, 12
9D002BBC  00042080   SLL A0, A0, 2
9D002BC0  00952021   ADDU A0, A0, S5
9D002BC4  8C840000   LW A0, 0(A0)
9D002BC8  32730FFF   ANDI S3, S3, 4095
9D002BD0  00932021   ADDU A0, A0, S3
9D002BEC  00121302   SRL V0, S2, 12
9D002BF0  00021080   SLL V0, V0, 2
9D002BF4  02021021   ADDU V0, S0, V0
9D002BF8  8C440000   LW A0, 0(V0)
9D002BFC  32420FFF   ANDI V0, S2, 4095
9D002C04  00821021   ADDU V0, A0, V0
9D002C80  00041302   SRL V0, A0, 12
9D002C84  00021080   SLL V0, V0, 2
9D002C88  02021021   ADDU V0, S0, V0
9D002C8C  8C420000   LW V0, 0(V0)
9D002C90  30840FFF   ANDI A0, A0, 4095
9D002C94  00441021   ADDU V0, V0, A0
9D002C98  90420000   LBU V0, 0(V0)
9D002CC8  00132302   SRL A0, S3, 12
9D002CCC  00042080   SLL A0, A0, 2
9D002CD0  00952021   ADDU A0, A0, S5
9D002CD4  8C840000   LW A0, 0(A0)
9D002CD8  32730FFF   ANDI S3, S3, 4095
9D002CE0  00932021   ADDU A0, A0, S3
9D002CFC  00121302   SRL V0, S2, 12
9D002D00  00021080   SLL V0, V0, 2
9D002D04  02021021   ADDU V0, S0, V0
9D002D08  8C450000   LW A1, 0(V0)
9D002D0C  32420FFF   ANDI V0, S2, 4095
9D002D14  00A21021   ADDU V0, A1, V0
9D002D90  00091302   SRL V0, T1, 12
9D002D94  00021080   SLL V0, V0, 2
9D002D98  02021021   ADDU V0, S0, V0
9D002D9C  8C440000   LW A0, 0(V0)
9D002DA0  31220FFF   ANDI V0, T1, 4095
9D002DA4  00821021   ADDU V0, A0, V0
9D002DA8  90420000   LBU V0, 0(V0)
9D002E38  00132302   SRL A0, S3, 12
9D002E3C  00042080   SLL A0, A0, 2
9D002E40  00952021   ADDU A0, A0, S5
9D002E44  8C840000   LW A0, 0(A0)
9D002E48  32730FFF   ANDI S3, S3, 4095
9D002E50  00932021   ADDU A0, A0, S3
9D002E6C  00121302   SRL V0, S2, 12
9D002E70  00021080   SLL V0, V0, 2
9D002E74  02021021   ADDU V0, S0, V0
9D002E78  8C440000   LW A0, 0(V0)
9D002E7C  32420FFF   ANDI V0, S2, 4095
9D002E80  00821021   ADDU V0, A0, V0
9D002EC4  00132302   SRL A0, S3, 12
9D002EC8  00042080   SLL A0, A0, 2
9D002ECC  00952021   ADDU A0, A0, S5
9D002ED0  8C840000   LW A0, 0(A0)
9D002ED4  32730FFF   ANDI S3, S3, 4095
9D002EDC  00932021   ADDU A0, A0, S3
9D002EF8  00121302   SRL V0, S2, 12
9D002EFC  00021080   SLL V0, V0, 2
9D002F00  02021021   ADDU V0, S0, V0
9D002F04  8C440000   LW A0, 0(V0)
9D002F08  32420FFF   ANDI V0, S2, 4095
9D002F0C  00821021   ADDU V0, A0, V0
9D002F50  00132302   SRL A0, S3, 12
9D002F54  00042080   SLL A0, A0, 2
9D002F58  00952021   ADDU A0, A0, S5
9D002F5C  8C840000   LW A0, 0(A0)
9D002F60  32730FFF   ANDI S3, S3, 4095
9D002F68  00932021   ADDU A0, A0, S3
9D002F84  00121302   SRL V0, S2, 12
9D002F88  00021080   SLL V0, V0, 2
9D002F8C  02021021   ADDU V0, S0, V0
9D002F90  8C440000   LW A0, 0(V0)
9D002F94  32420FFF   ANDI V0, S2, 4095
9D002F98  00821021   ADDU V0, A0, V0
9D002FE8  00131B02   SRL V1, S3, 12
9D002FEC  00031880   SLL V1, V1, 2
9D002FF0  00751821   ADDU V1, V1, S5
9D002FF4  8C640000   LW A0, 0(V1)
9D002FF8  32730FFF   ANDI S3, S3, 4095
9D003000  00932021   ADDU A0, A0, S3
9D0030F0  00132302   SRL A0, S3, 12
9D0030F4  00042080   SLL A0, A0, 2
9D0030F8  00952021   ADDU A0, A0, S5
9D0030FC  8C840000   LW A0, 0(A0)
9D003100  32730FFF   ANDI S3, S3, 4095
9D003104  00932021   ADDU A0, A0, S3
9D003128  00121302   SRL V0, S2, 12
9D00312C  00021080   SLL V0, V0, 2
9D003130  02021021   ADDU V0, S0, V0
9D003134  8C440000   LW A0, 0(V0)
9D003138  32420FFF   ANDI V0, S2, 4095
9D00313C  00821021   ADDU V0, A0, V0
9D003174  00132302   SRL A0, S3, 12
9D003178  00042080   SLL A0, A0, 2
9D00317C  00952021   ADDU A0, A0, S5
9D003180  8C840000   LW A0, 0(A0)
9D003184  32730FFF   ANDI S3, S3, 4095
9D00318C  00932021   ADDU A0, A0, S3
9D0031A8  00121302   SRL V0, S2, 12
9D0031AC  00021080   SLL V0, V0, 2
9D0031B0  02021021   ADDU V0, S0, V0
9D0031B4  8C440000   LW A0, 0(V0)
9D0031B8  32420FFF   ANDI V0, S2, 4095
9D0031C0  00821021   ADDU V0, A0, V0
9D00323C  00041302   SRL V0, A0, 12
9D003240  00021080   SLL V0, V0, 2
9D003244  02021021   ADDU V0, S0, V0
9D003248  8C420000   LW V0, 0(V0)
9D00324C  30840FFF   ANDI A0, A0, 4095
9D003250  00441021   ADDU V0, V0, A0
9D003254  90440000   LBU A0, 0(V0)
9D0032A8  00131B02   SRL V1, S3, 12
9D0032AC  00031880   SLL V1, V1, 2
9D0032B0  00751821   ADDU V1, V1, S5
9D0032B4  8C640000   LW A0, 0(V1)
9D0032B8  32730FFF   ANDI S3, S3, 4095
9D0032C0  00932021   ADDU A0, A0, S3
9D0032E0  00121302   SRL V0, S2, 12
9D0032E4  00021080   SLL V0, V0, 2
9D0032E8  02021021   ADDU V0, S0, V0
9D0032EC  8C450000   LW A1, 0(V0)
9D0032F0  32420FFF   ANDI V0, S2, 4095
9D0032F8  00A21021   ADDU V0, A1, V0
9D003374  000D1302   SRL V0, T5, 12
9D003378  00021080   SLL V0, V0, 2
9D00337C  02021021   ADDU V0, S0, V0
9D003380  8C440000   LW A0, 0(V0)
9D003384  31A20FFF   ANDI V0, T5, 4095
9D003388  00821021   ADDU V0, A0, V0
9D00338C  90420000   LBU V0, 0(V0)
9D00343C  00131B02   SRL V1, S3, 12
9D003440  00031880   SLL V1, V1, 2
9D003444  00751821   ADDU V1, V1, S5
9D003448  8C640000   LW A0, 0(V1)
9D00344C  32730FFF   ANDI S3, S3, 4095
9D003454  00932021   ADDU A0, A0, S3
9D003474  00121302   SRL V0, S2, 12
9D003478  00021080   SLL V0, V0, 2
9D00347C  02021021   ADDU V0, S0, V0
9D003480  8C440000   LW A0, 0(V0)
9D003484  32420FFF   ANDI V0, S2, 4095
9D003488  00821021   ADDU V0, A0, V0
9D0034CC  00132302   SRL A0, S3, 12
9D0034D0  00042080   SLL A0, A0, 2
9D0034D4  00952021   ADDU A0, A0, S5
9D0034D8  8C840000   LW A0, 0(A0)
9D0034DC  32730FFF   ANDI S3, S3, 4095
9D0034E4  00932021   ADDU A0, A0, S3
9D0035C0  00041302   SRL V0, A0, 12
9D0035C4  00021080   SLL V0, V0, 2
9D0035C8  02021021   ADDU V0, S0, V0
9D0035CC  8C420000   LW V0, 0(V0)
9D0035D0  30E70FFF   ANDI A3, A3, 4095
9D0035D4  00471021   ADDU V0, V0, A3
9D0035D8  90420000   LBU V0, 0(V0)
9D003608  00132302   SRL A0, S3, 12
9D00360C  00042080   SLL A0, A0, 2
9D003610  00952021   ADDU A0, A0, S5
9D003614  8C840000   LW A0, 0(A0)
9D003618  32730FFF   ANDI S3, S3, 4095
9D003620  00932021   ADDU A0, A0, S3
9D0036F4  00041302   SRL V0, A0, 12
9D0036F8  00021080   SLL V0, V0, 2
9D0036FC  02021021   ADDU V0, S0, V0
9D003700  8C420000   LW V0, 0(V0)
9D003704  30E70FFF   ANDI A3, A3, 4095
9D003708  00471021   ADDU V0, V0, A3
9D00370C  90420000   LBU V0, 0(V0)
9D003734  00131B02   SRL V1, S3, 12
9D003738  00031880   SLL V1, V1, 2
9D00373C  00751821   ADDU V1, V1, S5
9D003740  8C640000   LW A0, 0(V1)
9D003744  32730FFF   ANDI S3, S3, 4095
9D00374C  00932021   ADDU A0, A0, S3
9D00377C  00122302   SRL A0, S2, 12
9D003780  00042080   SLL A0, A0, 2
9D003784  02042021   ADDU A0, S0, A0
9D003788  8C8F0000   LW T7, 0(A0)
9D00378C  32440FFF   ANDI A0, S2, 4095
9D003794  01E42021   ADDU A0, T7, A0
9D003838  00132302   SRL A0, S3, 12
9D00383C  00042080   SLL A0, A0, 2
9D003840  00952021   ADDU A0, A0, S5
9D003844  8C840000   LW A0, 0(A0)
9D003848  32730FFF   ANDI S3, S3, 4095
9D00384C  00932021   ADDU A0, A0, S3
9D003868  00122302   SRL A0, S2, 12
9D00386C  00042080   SLL A0, A0, 2
9D003870  02042021   ADDU A0, S0, A0
9D003874  8C850000   LW A1, 0(A0)
9D003878  32440FFF   ANDI A0, S2, 4095
9D003880  00A42021   ADDU A0, A1, A0
9D00392C  00132302   SRL A0, S3, 12
9D003930  00042080   SLL A0, A0, 2
9D003934  00952021   ADDU A0, A0, S5
9D003938  8C840000   LW A0, 0(A0)
9D00393C  32730FFF   ANDI S3, S3, 4095
9D003940  00932021   ADDU A0, A0, S3
9D00395C  00122302   SRL A0, S2, 12
9D003960  00042080   SLL A0, A0, 2
9D003964  02042021   ADDU A0, S0, A0
9D003968  8C850000   LW A1, 0(A0)
9D00396C  32440FFF   ANDI A0, S2, 4095
9D003970  00A42021   ADDU A0, A1, A0
9D0039A4  00132302   SRL A0, S3, 12
9D0039A8  00042080   SLL A0, A0, 2
9D0039AC  00952021   ADDU A0, A0, S5
9D0039B0  8C840000   LW A0, 0(A0)
9D0039B4  32730FFF   ANDI S3, S3, 4095
9D0039B8  00932021   ADDU A0, A0, S3
9D0039D4  00121302   SRL V0, S2, 12
9D0039D8  00021080   SLL V0, V0, 2
9D0039DC  02021021   ADDU V0, S0, V0
9D0039E0  8C440000   LW A0, 0(V0)
9D0039E4  32420FFF   ANDI V0, S2, 4095
9D0039E8  00821021   ADDU V0, A0, V0
9D003A40  00132302   SRL A0, S3, 12
9D003A44  00042080   SLL A0, A0, 2
9D003A48  00952021   ADDU A0, A0, S5
9D003A4C  8C840000   LW A0, 0(A0)
9D003A50  32730FFF   ANDI S3, S3, 4095
9D003A58  00932021   ADDU A0, A0, S3
9D003A74  00121302   SRL V0, S2, 12
9D003A78  00021080   SLL V0, V0, 2
9D003A7C  02021021   ADDU V0, S0, V0
9D003A80  8C440000   LW A0, 0(V0)
9D003A84  32420FFF   ANDI V0, S2, 4095
9D003A88  00821021   ADDU V0, A0, V0
9D003AD4  00131B02   SRL V1, S3, 12
9D003AD8  00031880   SLL V1, V1, 2
9D003ADC  00751821   ADDU V1, V1, S5
9D003AE0  8C640000   LW A0, 0(V1)
9D003AE4  32730FFF   ANDI S3, S3, 4095
9D003AEC  00932021   ADDU A0, A0, S3
9D003B28  00122302   SRL A0, S2, 12
9D003B2C  00042080   SLL A0, A0, 2
9D003B30  00952021   ADDU A0, A0, S5
9D003B34  8C850000   LW A1, 0(A0)
9D003B38  32440FFF   ANDI A0, S2, 4095
9D003B44  00A42021   ADDU A0, A1, A0
9D003BEC  00041302   SRL V0, A0, 12
9D003BF0  00021080   SLL V0, V0, 2
9D003BF4  02021021   ADDU V0, S0, V0
9D003BF8  8C420000   LW V0, 0(V0)
9D003BFC  30840FFF   ANDI A0, A0, 4095
9D003C00  00441021   ADDU V0, V0, A0
9D003C04  90420000   LBU V0, 0(V0)
9D003C2C  00131B02   SRL V1, S3, 12
9D003C30  00031880   SLL V1, V1, 2
9D003C34  00751821   ADDU V1, V1, S5
9D003C38  8C640000   LW A0, 0(V1)
9D003C3C  32730FFF   ANDI S3, S3, 4095
9D003C44  00932021   ADDU A0, A0, S3
9D003C64  00122302   SRL A0, S2, 12
9D003C68  00042080   SLL A0, A0, 2
9D003C6C  02042021   ADDU A0, S0, A0
9D003C70  8C850000   LW A1, 0(A0)
9D003C74  32440FFF   ANDI A0, S2, 4095
9D003C78  00A42021   ADDU A0, A1, A0
9D003CB8  00132302   SRL A0, S3, 12
9D003CBC  00042080   SLL A0, A0, 2
9D003CC0  00952021   ADDU A0, A0, S5
9D003CC4  8C840000   LW A0, 0(A0)
9D003CC8  32730FFF   ANDI S3, S3, 4095
9D003CCC  00932021   ADDU A0, A0, S3
9D003D04  00121302   SRL V0, S2, 12
9D003D08  00021080   SLL V0, V0, 2
9D003D0C  00551021   ADDU V0, V0, S5
9D003D10  8C440000   LW A0, 0(V0)
9D003D14  32420FFF   ANDI V0, S2, 4095
9D003D1C  00821021   ADDU V0, A0, V0
9D003DFC  00132302   SRL A0, S3, 12
9D003E00  00042080   SLL A0, A0, 2
9D003E04  00952021   ADDU A0, A0, S5
9D003E08  8C840000   LW A0, 0(A0)
9D003E0C  32730FFF   ANDI S3, S3, 4095
9D003E10  00932021   ADDU A0, A0, S3
9D003E2C  00121302   SRL V0, S2, 12
9D003E30  00021080   SLL V0, V0, 2
9D003E34  02021021   ADDU V0, S0, V0
9D003E38  8C450000   LW A1, 0(V0)
9D003E3C  32420FFF   ANDI V0, S2, 4095
9D003E44  00A21021   ADDU V0, A1, V0
9D003EC0  00181302   SRL V0, T8, 12
9D003EC4  00021080   SLL V0, V0, 2
9D003EC8  02021021   ADDU V0, S0, V0
9D003ECC  8C440000   LW A0, 0(V0)
9D003ED0  33020FFF   ANDI V0, T8, 4095
9D003ED4  00821021   ADDU V0, A0, V0
9D003ED8  90420000   LBU V0, 0(V0)
9D003F60  00131B02   SRL V1, S3, 12
9D003F64  00031880   SLL V1, V1, 2
9D003F68  00751821   ADDU V1, V1, S5
9D003F6C  8C640000   LW A0, 0(V1)
9D003F70  32730FFF   ANDI S3, S3, 4095
9D003F78  00932021   ADDU A0, A0, S3
9D003F98  00121302   SRL V0, S2, 12
9D003F9C  00021080   SLL V0, V0, 2
9D003FA0  02021021   ADDU V0, S0, V0
9D003FA4  8C440000   LW A0, 0(V0)
9D003FA8  32420FFF   ANDI V0, S2, 4095
9D003FAC  00821021   ADDU V0, A0, V0
9D003FE4  00131B02   SRL V1, S3, 12
9D003FE8  00031880   SLL V1, V1, 2
9D003FEC  00751821   ADDU V1, V1, S5
9D003FF0  8C640000   LW A0, 0(V1)
9D003FF4  32730FFF   ANDI S3, S3, 4095
9D003FFC  00932021   ADDU A0, A0, S3
9D00401C  00121302   SRL V0, S2, 12
9D004020  00021080   SLL V0, V0, 2
9D004024  02021021   ADDU V0, S0, V0
9D004028  8C440000   LW A0, 0(V0)
9D00402C  32420FFF   ANDI V0, S2, 4095
9D004030  00821021   ADDU V0, A0, V0
9D004078  00132302   SRL A0, S3, 12
9D00407C  00042080   SLL A0, A0, 2
9D004080  00952021   ADDU A0, A0, S5
9D004084  8C840000   LW A0, 0(A0)
9D004088  32730FFF   ANDI S3, S3, 4095
9D004090  00932021   ADDU A0, A0, S3
9D0040AC  00121302   SRL V0, S2, 12
9D0040B0  00021080   SLL V0, V0, 2
9D0040B4  02021021   ADDU V0, S0, V0
9D0040B8  8C440000   LW A0, 0(V0)
9D0040BC  32420FFF   ANDI V0, S2, 4095
9D0040C0  00821021   ADDU V0, A0, V0
9D004100  00132302   SRL A0, S3, 12
9D004104  00042080   SLL A0, A0, 2
9D004108  00952021   ADDU A0, A0, S5
9D00410C  8C840000   LW A0, 0(A0)
9D004110  32730FFF   ANDI S3, S3, 4095
9D004114  00932021   ADDU A0, A0, S3
9D0041C4  000D1302   SRL V0, T5, 12
9D0041C8  00021080   SLL V0, V0, 2
9D0041CC  02021021   ADDU V0, S0, V0
9D0041D0  8C440000   LW A0, 0(V0)
9D0041D4  30A20FFF   ANDI V0, A1, 4095
9D0041D8  00821021   ADDU V0, A0, V0
9D0041DC  90420000   LBU V0, 0(V0)
9D00428C  00131B02   SRL V1, S3, 12
9D004290  00031880   SLL V1, V1, 2
9D004294  00751821   ADDU V1, V1, S5
9D004298  8C640000   LW A0, 0(V1)
9D00429C  32730FFF   ANDI S3, S3, 4095
9D0042A4  00932021   ADDU A0, A0, S3
9D00437C  00041302   SRL V0, A0, 12
9D004380  00021080   SLL V0, V0, 2
9D004384  02021021   ADDU V0, S0, V0
9D004388  8C420000   LW V0, 0(V0)
9D00438C  30E70FFF   ANDI A3, A3, 4095
9D004390  00471021   ADDU V0, V0, A3
9D004394  90420000   LBU V0, 0(V0)
9D0043BC  00131B02   SRL V1, S3, 12
9D0043C0  00031880   SLL V1, V1, 2
9D0043C4  00751821   ADDU V1, V1, S5
9D0043C8  8C640000   LW A0, 0(V1)
9D0043CC  32730FFF   ANDI S3, S3, 4095
9D0043D4  00932021   ADDU A0, A0, S3
9D004488  000F1302   SRL V0, T7, 12
9D00448C  00021080   SLL V0, V0, 2
9D004490  02021021   ADDU V0, S0, V0
9D004494  8C440000   LW A0, 0(V0)
9D004498  33020FFF   ANDI V0, T8, 4095
9D00449C  00821021   ADDU V0, A0, V0
9D0044A0  90420000   LBU V0, 0(V0)
9D004528  00131B02   SRL V1, S3, 12
9D00452C  00031880   SLL V1, V1, 2
9D004530  00751821   ADDU V1, V1, S5
9D004534  8C640000   LW A0, 0(V1)
9D004538  32730FFF   ANDI S3, S3, 4095
9D004540  00932021   ADDU A0, A0, S3
9D00461C  00041302   SRL V0, A0, 12
9D004620  00021080   SLL V0, V0, 2
9D004624  02021021   ADDU V0, S0, V0
9D004628  8C420000   LW V0, 0(V0)
9D00462C  30E70FFF   ANDI A3, A3, 4095
9D004630  00471021   ADDU V0, V0, A3
9D004634  90420000   LBU V0, 0(V0)
9D00465C  00131B02   SRL V1, S3, 12
9D004660  00031880   SLL V1, V1, 2
9D004664  00751821   ADDU V1, V1, S5
9D004668  8C640000   LW A0, 0(V1)
9D00466C  32730FFF   ANDI S3, S3, 4095
9D004674  00932021   ADDU A0, A0, S3
9D004728  00071302   SRL V0, A3, 12
9D00472C  00021080   SLL V0, V0, 2
9D004730  02021021   ADDU V0, S0, V0
9D004734  8C440000   LW A0, 0(V0)
9D004738  31E20FFF   ANDI V0, T7, 4095
9D00473C  00821021   ADDU V0, A0, V0
9D004740  90420000   LBU V0, 0(V0)
9D0047C4  00132302   SRL A0, S3, 12
9D0047C8  00042080   SLL A0, A0, 2
9D0047CC  00952021   ADDU A0, A0, S5
9D0047D0  8C840000   LW A0, 0(A0)
9D0047D4  32730FFF   ANDI S3, S3, 4095
9D0047DC  00932021   ADDU A0, A0, S3
9D00488C  000F1302   SRL V0, T7, 12
9D004890  00021080   SLL V0, V0, 2
9D004894  02021021   ADDU V0, S0, V0
9D004898  8C440000   LW A0, 0(V0)
9D00489C  33020FFF   ANDI V0, T8, 4095
9D0048A0  00821021   ADDU V0, A0, V0
9D0048A4  90420000   LBU V0, 0(V0)
9D00492C  00131B02   SRL V1, S3, 12
9D004930  00031880   SLL V1, V1, 2
9D004934  00751821   ADDU V1, V1, S5
9D004938  8C640000   LW A0, 0(V1)
9D00493C  32730FFF   ANDI S3, S3, 4095
9D004944  00932021   ADDU A0, A0, S3
9D004A8C  00132302   SRL A0, S3, 12
9D004A90  00042080   SLL A0, A0, 2
9D004A94  02042021   ADDU A0, S0, A0
9D004A98  8C8C0000   LW T4, 0(A0)
9D004A9C  32640FFF   ANDI A0, S3, 4095
9D004AA0  01842021   ADDU A0, T4, A0
9D004AC4  00122302   SRL A0, S2, 12
9D004AC8  00042080   SLL A0, A0, 2
9D004ACC  02042021   ADDU A0, S0, A0
9D004AD0  8C850000   LW A1, 0(A0)
9D004AD4  32440FFF   ANDI A0, S2, 4095
9D004AD8  00A42021   ADDU A0, A1, A0
9D004B0C  00132302   SRL A0, S3, 12
9D004B10  00042080   SLL A0, A0, 2
9D004B14  00952021   ADDU A0, A0, S5
9D004B18  8C840000   LW A0, 0(A0)
9D004B1C  32730FFF   ANDI S3, S3, 4095
9D004B20  00932021   ADDU A0, A0, S3
9D004B44  00121302   SRL V0, S2, 12
9D004B48  00021080   SLL V0, V0, 2
9D004B4C  02021021   ADDU V0, S0, V0
9D004B50  8C440000   LW A0, 0(V0)
9D004B54  32420FFF   ANDI V0, S2, 4095
9D004B58  00821021   ADDU V0, A0, V0
9D004B90  00132302   SRL A0, S3, 12
9D004B94  00042080   SLL A0, A0, 2
9D004B98  00952021   ADDU A0, A0, S5
9D004B9C  8C840000   LW A0, 0(A0)
9D004BA0  32730FFF   ANDI S3, S3, 4095
9D004BA8  00932021   ADDU A0, A0, S3
9D004BE8  00122302   SRL A0, S2, 12
9D004BEC  00042080   SLL A0, A0, 2
9D004BF0  00952021   ADDU A0, A0, S5
9D004BF4  8C850000   LW A1, 0(A0)
9D004BF8  32440FFF   ANDI A0, S2, 4095
9D004C00  00A42021   ADDU A0, A1, A0
9D004C20  00121302   SRL V0, S2, 12
9D004C24  00021080   SLL V0, V0, 2
9D004C28  02021021   ADDU V0, S0, V0
9D004C2C  8C440000   LW A0, 0(V0)
9D004C30  32420FFF   ANDI V0, S2, 4095
9D004C34  00821021   ADDU V0, A0, V0
9D004C74  00132302   SRL A0, S3, 12
9D004C78  00042080   SLL A0, A0, 2
9D004C7C  00952021   ADDU A0, A0, S5
9D004C80  8C840000   LW A0, 0(A0)
9D004C84  32730FFF   ANDI S3, S3, 4095
9D004C8C  00932021   ADDU A0, A0, S3
9D004CAC  00121302   SRL V0, S2, 12
9D004CB0  00021080   SLL V0, V0, 2
9D004CB4  02021021   ADDU V0, S0, V0
9D004CB8  8C440000   LW A0, 0(V0)
9D004CBC  32420FFF   ANDI V0, S2, 4095
9D004CC4  00821021   ADDU V0, A0, V0
9D004D40  00041302   SRL V0, A0, 12
9D004D44  00021080   SLL V0, V0, 2
9D004D48  02021021   ADDU V0, S0, V0
9D004D4C  8C420000   LW V0, 0(V0)
9D004D50  30840FFF   ANDI A0, A0, 4095
9D004D54  00441021   ADDU V0, V0, A0
9D004D58  90420000   LBU V0, 0(V0)
9D004DA0  00131B02   SRL V1, S3, 12
9D004DA4  00031880   SLL V1, V1, 2
9D004DA8  00751821   ADDU V1, V1, S5
9D004DAC  8C640000   LW A0, 0(V1)
9D004DB0  32730FFF   ANDI S3, S3, 4095
9D004DB8  00932021   ADDU A0, A0, S3
9D004DD8  00121302   SRL V0, S2, 12
9D004DDC  00021080   SLL V0, V0, 2
9D004DE0  02021021   ADDU V0, S0, V0
9D004DE4  8C430000   LW V1, 0(V0)
9D004DE8  32420FFF   ANDI V0, S2, 4095
9D004DEC  00621021   ADDU V0, V1, V0
9D004E20  00131B02   SRL V1, S3, 12
9D004E24  00031880   SLL V1, V1, 2
9D004E28  00751821   ADDU V1, V1, S5
9D004E2C  8C630000   LW V1, 0(V1)
9D004E30  32730FFF   ANDI S3, S3, 4095
9D004E38  00731821   ADDU V1, V1, S3
9D004E78  00121302   SRL V0, S2, 12
9D004E7C  00021080   SLL V0, V0, 2
9D004E80  00551021   ADDU V0, V0, S5
9D004E84  8C440000   LW A0, 0(V0)
9D004E88  32420FFF   ANDI V0, S2, 4095
9D004E90  00821021   ADDU V0, A0, V0
9D004F48  000F1302   SRL V0, T7, 12
9D004F4C  00021080   SLL V0, V0, 2
9D004F50  02021021   ADDU V0, S0, V0
9D004F54  8C440000   LW A0, 0(V0)
9D004F58  33020FFF   ANDI V0, T8, 4095
9D004F5C  00821021   ADDU V0, A0, V0
9D004F60  90420000   LBU V0, 0(V0)
9D004FE8  00131B02   SRL V1, S3, 12
9D004FEC  00031880   SLL V1, V1, 2
9D004FF0  00751821   ADDU V1, V1, S5
9D004FF4  8C640000   LW A0, 0(V1)
9D004FF8  32730FFF   ANDI S3, S3, 4095
9D005000  00932021   ADDU A0, A0, S3
9D0050B4  00071302   SRL V0, A3, 12
9D0050B8  00021080   SLL V0, V0, 2
9D0050BC  02021021   ADDU V0, S0, V0
9D0050C0  8C440000   LW A0, 0(V0)
9D0050C4  31E20FFF   ANDI V0, T7, 4095
9D0050C8  00821021   ADDU V0, A0, V0
9D0050CC  90420000   LBU V0, 0(V0)
9D005148  00132302   SRL A0, S3, 12
9D00514C  00042080   SLL A0, A0, 2
9D005150  00952021   ADDU A0, A0, S5
9D005154  8C840000   LW A0, 0(A0)
9D005158  32730FFF   ANDI S3, S3, 4095
9D005160  00932021   ADDU A0, A0, S3
9D005210  00091302   SRL V0, T1, 12
9D005214  00021080   SLL V0, V0, 2
9D005218  02021021   ADDU V0, S0, V0
9D00521C  8C440000   LW A0, 0(V0)
9D005220  31E20FFF   ANDI V0, T7, 4095
9D005224  00821021   ADDU V0, A0, V0
9D005228  90420000   LBU V0, 0(V0)
9D0052B8  00132302   SRL A0, S3, 12
9D0052BC  00042080   SLL A0, A0, 2
9D0052C0  00952021   ADDU A0, A0, S5
9D0052C4  8C840000   LW A0, 0(A0)
9D0052C8  32730FFF   ANDI S3, S3, 4095
9D0052D0  00932021   ADDU A0, A0, S3
9D0052EC  00121302   SRL V0, S2, 12
9D0052F0  00021080   SLL V0, V0, 2
9D0052F4  02021021   ADDU V0, S0, V0
9D0052F8  8C440000   LW A0, 0(V0)
9D0052FC  32420FFF   ANDI V0, S2, 4095
9D005300  00821021   ADDU V0, A0, V0
9D00533C  00132302   SRL A0, S3, 12
9D005340  00042080   SLL A0, A0, 2
9D005344  00952021   ADDU A0, A0, S5
9D005348  8C840000   LW A0, 0(A0)
9D00534C  32730FFF   ANDI S3, S3, 4095
9D005354  00932021   ADDU A0, A0, S3
9D005374  00121302   SRL V0, S2, 12
9D005378  00021080   SLL V0, V0, 2
9D00537C  02021021   ADDU V0, S0, V0
9D005380  8C430000   LW V1, 0(V0)
9D005384  32420FFF   ANDI V0, S2, 4095
9D005388  00621021   ADDU V0, V1, V0
9D0053C4  00131B02   SRL V1, S3, 12
9D0053C8  00031880   SLL V1, V1, 2
9D0053CC  00751821   ADDU V1, V1, S5
9D0053D0  8C630000   LW V1, 0(V1)
9D0053D4  32730FFF   ANDI S3, S3, 4095
9D0053DC  00731821   ADDU V1, V1, S3
9D0053FC  00121302   SRL V0, S2, 12
9D005400  00021080   SLL V0, V0, 2
9D005404  02021021   ADDU V0, S0, V0
9D005408  8C440000   LW A0, 0(V0)
9D00540C  32420FFF   ANDI V0, S2, 4095
9D005410  00821021   ADDU V0, A0, V0
9D00544C  00132302   SRL A0, S3, 12
9D005450  00042080   SLL A0, A0, 2
9D005454  00952021   ADDU A0, A0, S5
9D005458  8C840000   LW A0, 0(A0)
9D00545C  32730FFF   ANDI S3, S3, 4095
9D005464  00932021   ADDU A0, A0, S3
9D00553C  00041302   SRL V0, A0, 12
9D005540  00021080   SLL V0, V0, 2
9D005544  02021021   ADDU V0, S0, V0
9D005548  8C420000   LW V0, 0(V0)
9D00554C  30E70FFF   ANDI A3, A3, 4095
9D005550  00471021   ADDU V0, V0, A3
9D005554  90420000   LBU V0, 0(V0)
9D005584  00132302   SRL A0, S3, 12
9D005588  00042080   SLL A0, A0, 2
9D00558C  00952021   ADDU A0, A0, S5
9D005590  8C840000   LW A0, 0(A0)
9D005594  32730FFF   ANDI S3, S3, 4095
9D00559C  00932021   ADDU A0, A0, S3
9D005644  000F1302   SRL V0, T7, 12
9D005648  00021080   SLL V0, V0, 2
9D00564C  02021021   ADDU V0, S0, V0
9D005650  8C440000   LW A0, 0(V0)
9D005654  31E20FFF   ANDI V0, T7, 4095
9D005658  00821021   ADDU V0, A0, V0
9D00565C  90420000   LBU V0, 0(V0)
9D00570C  00131B02   SRL V1, S3, 12
9D005710  00031880   SLL V1, V1, 2
9D005714  00751821   ADDU V1, V1, S5
9D005718  8C640000   LW A0, 0(V1)
9D00571C  32730FFF   ANDI S3, S3, 4095
9D005724  00932021   ADDU A0, A0, S3
9D005744  00121302   SRL V0, S2, 12
9D005748  00021080   SLL V0, V0, 2
9D00574C  02021021   ADDU V0, S0, V0
9D005750  8C440000   LW A0, 0(V0)
9D005754  32420FFF   ANDI V0, S2, 4095
9D00575C  00821021   ADDU V0, A0, V0
9D0057FC  00041302   SRL V0, A0, 12
9D005800  00021080   SLL V0, V0, 2
9D005804  02021021   ADDU V0, S0, V0
9D005808  8C420000   LW V0, 0(V0)
9D00580C  30E70FFF   ANDI A3, A3, 4095
9D005810  00471021   ADDU V0, V0, A3
9D005814  90420000   LBU V0, 0(V0)
9D00585C  00131B02   SRL V1, S3, 12
9D005860  00031880   SLL V1, V1, 2
9D005864  00751821   ADDU V1, V1, S5
9D005868  8C640000   LW A0, 0(V1)
9D00586C  32730FFF   ANDI S3, S3, 4095
9D005874  00932021   ADDU A0, A0, S3
9D005894  00121302   SRL V0, S2, 12
9D005898  00021080   SLL V0, V0, 2
9D00589C  02021021   ADDU V0, S0, V0
9D0058A0  8C450000   LW A1, 0(V0)
9D0058A4  32420FFF   ANDI V0, S2, 4095
9D0058AC  00A21021   ADDU V0, A1, V0
9D005928  000F1302   SRL V0, T7, 12
9D00592C  00021080   SLL V0, V0, 2
9D005930  02021021   ADDU V0, S0, V0
9D005934  8C440000   LW A0, 0(V0)
9D005938  33020FFF   ANDI V0, T8, 4095
9D00593C  00821021   ADDU V0, A0, V0
9D005940  90420000   LBU V0, 0(V0)
9D0059F0  00131B02   SRL V1, S3, 12
9D0059F4  00031880   SLL V1, V1, 2
9D0059F8  00751821   ADDU V1, V1, S5
9D0059FC  8C640000   LW A0, 0(V1)
9D005A00  32730FFF   ANDI S3, S3, 4095
9D005A08  00932021   ADDU A0, A0, S3
9D005A30  00122302   SRL A0, S2, 12
9D005A34  00042080   SLL A0, A0, 2
9D005A38  02042021   ADDU A0, S0, A0
9D005A3C  8C850000   LW A1, 0(A0)
9D005A40  32440FFF   ANDI A0, S2, 4095
9D005A48  00A42021   ADDU A0, A1, A0
9D005A84  00132302   SRL A0, S3, 12
9D005A88  00042080   SLL A0, A0, 2
9D005A8C  02042021   ADDU A0, S0, A0
9D005A90  8C850000   LW A1, 0(A0)
9D005A94  32640FFF   ANDI A0, S3, 4095
9D005A98  00A42021   ADDU A0, A1, A0
9D005B40  00041302   SRL V0, A0, 12
9D005B44  00021080   SLL V0, V0, 2
9D005B48  02021021   ADDU V0, S0, V0
9D005B4C  8C420000   LW V0, 0(V0)
9D005B50  30840FFF   ANDI A0, A0, 4095
9D005B54  00441021   ADDU V0, V0, A0
9D005B58  90420000   LBU V0, 0(V0)
9D005BA0  00131B02   SRL V1, S3, 12
9D005BA4  00031880   SLL V1, V1, 2
9D005BA8  00751821   ADDU V1, V1, S5
9D005BAC  8C640000   LW A0, 0(V1)
9D005BB0  32730FFF   ANDI S3, S3, 4095
9D005BB8  00932021   ADDU A0, A0, S3
9D005C64  00132302   SRL A0, S3, 12
9D005C68  00042080   SLL A0, A0, 2
9D005C6C  00952021   ADDU A0, A0, S5
9D005C70  8C850000   LW A1, 0(A0)
9D005C74  32640FFF   ANDI A0, S3, 4095
9D005C78  00A42021   ADDU A0, A1, A0
9D005C94  00121302   SRL V0, S2, 12
9D005C98  00021080   SLL V0, V0, 2
9D005C9C  02021021   ADDU V0, S0, V0
9D005CA0  8C450000   LW A1, 0(V0)
9D005CA4  32420FFF   ANDI V0, S2, 4095
9D005CAC  00A21021   ADDU V0, A1, V0
9D005D28  000D1302   SRL V0, T5, 12
9D005D2C  00021080   SLL V0, V0, 2
9D005D30  02021021   ADDU V0, S0, V0
9D005D34  8C440000   LW A0, 0(V0)
9D005D38  30A20FFF   ANDI V0, A1, 4095
9D005D3C  00821021   ADDU V0, A0, V0
9D005D40  90420000   LBU V0, 0(V0)
9D005DF0  00131B02   SRL V1, S3, 12
9D005DF4  00031880   SLL V1, V1, 2
9D005DF8  00751821   ADDU V1, V1, S5
9D005DFC  8C640000   LW A0, 0(V1)
9D005E00  32730FFF   ANDI S3, S3, 4095
9D005E08  00932021   ADDU A0, A0, S3
9D005E28  00121302   SRL V0, S2, 12
9D005E2C  00021080   SLL V0, V0, 2
9D005E30  02021021   ADDU V0, S0, V0
9D005E34  8C440000   LW A0, 0(V0)
9D005E38  32420FFF   ANDI V0, S2, 4095
9D005E3C  00821021   ADDU V0, A0, V0
9D005EAC  00131B02   SRL V1, S3, 12
9D005EB0  00031880   SLL V1, V1, 2
9D005EB4  00751821   ADDU V1, V1, S5
9D005EB8  8C640000   LW A0, 0(V1)
9D005EBC  32730FFF   ANDI S3, S3, 4095
9D005EC4  00932021   ADDU A0, A0, S3
9D005EE4  00121302   SRL V0, S2, 12
9D005EE8  00021080   SLL V0, V0, 2
9D005EEC  02021021   ADDU V0, S0, V0
9D005EF0  8C440000   LW A0, 0(V0)
9D005EF4  32420FFF   ANDI V0, S2, 4095
9D005EF8  00821021   ADDU V0, A0, V0
9D005F28  00131B02   SRL V1, S3, 12
9D005F2C  00031880   SLL V1, V1, 2
9D005F30  00751821   ADDU V1, V1, S5
9D005F34  8C640000   LW A0, 0(V1)
9D005F38  32730FFF   ANDI S3, S3, 4095
9D005F40  00932021   ADDU A0, A0, S3
9D005F60  00122302   SRL A0, S2, 12
9D005F64  00042080   SLL A0, A0, 2
9D005F68  02042021   ADDU A0, S0, A0
9D005F6C  8C850000   LW A1, 0(A0)
9D005F70  32440FFF   ANDI A0, S2, 4095
9D005F78  00A42021   ADDU A0, A1, A0
9D006030  00132302   SRL A0, S3, 12
9D006034  00042080   SLL A0, A0, 2
9D006038  00952021   ADDU A0, A0, S5
9D00603C  8C840000   LW A0, 0(A0)
9D006040  32730FFF   ANDI S3, S3, 4095
9D006044  00932021   ADDU A0, A0, S3
9D006060  00121302   SRL V0, S2, 12
9D006064  00021080   SLL V0, V0, 2
9D006068  02021021   ADDU V0, S0, V0
9D00606C  8C440000   LW A0, 0(V0)
9D006070  32420FFF   ANDI V0, S2, 4095
9D006074  00821021   ADDU V0, A0, V0
9D0060B8  00131B02   SRL V1, S3, 12
9D0060BC  00031880   SLL V1, V1, 2
9D0060C0  00751821   ADDU V1, V1, S5
9D0060C4  8C640000   LW A0, 0(V1)
9D0060C8  32730FFF   ANDI S3, S3, 4095
9D0060D0  00932021   ADDU A0, A0, S3
9D0061A8  00132302   SRL A0, S3, 12
9D0061AC  00042080   SLL A0, A0, 2
9D0061B0  00952021   ADDU A0, A0, S5
9D0061B4  8C850000   LW A1, 0(A0)
9D0061B8  32640FFF   ANDI A0, S3, 4095
9D0061C0  00A42021   ADDU A0, A1, A0
9D0061E4  00121302   SRL V0, S2, 12
9D0061E8  00021080   SLL V0, V0, 2
9D0061EC  02021021   ADDU V0, S0, V0
9D0061F0  8C440000   LW A0, 0(V0)
9D0061F4  32420FFF   ANDI V0, S2, 4095
9D0061FC  00821021   ADDU V0, A0, V0
9D006278  00041302   SRL V0, A0, 12
9D00627C  00021080   SLL V0, V0, 2
9D006280  02021021   ADDU V0, S0, V0
9D006284  8C420000   LW V0, 0(V0)
9D006288  30840FFF   ANDI A0, A0, 4095
9D00628C  00441021   ADDU V0, V0, A0
9D006290  90420000   LBU V0, 0(V0)
9D0062B8  00131B02   SRL V1, S3, 12
9D0062BC  00031880   SLL V1, V1, 2
9D0062C0  00751821   ADDU V1, V1, S5
9D0062C4  8C640000   LW A0, 0(V1)
9D0062C8  32730FFF   ANDI S3, S3, 4095
9D0062D0  00932021   ADDU A0, A0, S3
9D006384  000D1302   SRL V0, T5, 12
9D006388  00021080   SLL V0, V0, 2
9D00638C  02021021   ADDU V0, S0, V0
9D006390  8C440000   LW A0, 0(V0)
9D006394  30A20FFF   ANDI V0, A1, 4095
9D006398  00821021   ADDU V0, A0, V0
9D00639C  90420000   LBU V0, 0(V0)
9D00644C  00131B02   SRL V1, S3, 12
9D006450  00031880   SLL V1, V1, 2
9D006454  00751821   ADDU V1, V1, S5
9D006458  8C640000   LW A0, 0(V1)
9D00645C  32730FFF   ANDI S3, S3, 4095
9D006464  00932021   ADDU A0, A0, S3
9D00653C  00041302   SRL V0, A0, 12
9D006540  00021080   SLL V0, V0, 2
9D006544  02021021   ADDU V0, S0, V0
9D006548  8C420000   LW V0, 0(V0)
9D00654C  30E70FFF   ANDI A3, A3, 4095
9D006550  00471021   ADDU V0, V0, A3
9D006554  90440000   LBU A0, 0(V0)
9D0065A8  00131B02   SRL V1, S3, 12
9D0065AC  00031880   SLL V1, V1, 2
9D0065B0  00751821   ADDU V1, V1, S5
9D0065B4  8C640000   LW A0, 0(V1)
9D0065B8  32730FFF   ANDI S3, S3, 4095
9D0065C0  00932021   ADDU A0, A0, S3
9D0065E0  00121302   SRL V0, S2, 12
9D0065E4  00021080   SLL V0, V0, 2
9D0065E8  02021021   ADDU V0, S0, V0
9D0065EC  8C440000   LW A0, 0(V0)
9D0065F0  32420FFF   ANDI V0, S2, 4095
9D0065F4  00821021   ADDU V0, A0, V0
9D006634  00131B02   SRL V1, S3, 12
9D006638  00031880   SLL V1, V1, 2
9D00663C  00751821   ADDU V1, V1, S5
9D006640  8C640000   LW A0, 0(V1)
9D006644  32730FFF   ANDI S3, S3, 4095
9D00664C  00932021   ADDU A0, A0, S3
9D00666C  00121302   SRL V0, S2, 12
9D006670  00021080   SLL V0, V0, 2
9D006674  02021021   ADDU V0, S0, V0
9D006678  8C440000   LW A0, 0(V0)
9D00667C  32420FFF   ANDI V0, S2, 4095
9D006680  00821021   ADDU V0, A0, V0
9D0066D0  00132302   SRL A0, S3, 12
9D0066D4  00042080   SLL A0, A0, 2
9D0066D8  00952021   ADDU A0, A0, S5
9D0066DC  8C840000   LW A0, 0(A0)
9D0066E0  32730FFF   ANDI S3, S3, 4095
9D0066E8  00932021   ADDU A0, A0, S3
9D006704  00121302   SRL V0, S2, 12
9D006708  00021080   SLL V0, V0, 2
9D00670C  02021021   ADDU V0, S0, V0
9D006710  8C440000   LW A0, 0(V0)
9D006714  32420FFF   ANDI V0, S2, 4095
9D006718  00821021   ADDU V0, A0, V0
9D00676C  00131B02   SRL V1, S3, 12
9D006770  00031880   SLL V1, V1, 2
9D006774  00751821   ADDU V1, V1, S5
9D006778  8C640000   LW A0, 0(V1)
9D00677C  32730FFF   ANDI S3, S3, 4095
9D006784  00932021   ADDU A0, A0, S3
9D006838  000F1302   SRL V0, T7, 12
9D00683C  00021080   SLL V0, V0, 2
9D006840  02021021   ADDU V0, S0, V0
9D006844  8C440000   LW A0, 0(V0)
9D006848  33020FFF   ANDI V0, T8, 4095
9D00684C  00821021   ADDU V0, A0, V0
9D006850  90420000   LBU V0, 0(V0)
9D006900  00131B02   SRL V1, S3, 12
9D006904  00031880   SLL V1, V1, 2
9D006908  00751821   ADDU V1, V1, S5
9D00690C  8C640000   LW A0, 0(V1)
9D006910  32730FFF   ANDI S3, S3, 4095
9D006918  00932021   ADDU A0, A0, S3
9D006968  00121302   SRL V0, S2, 12
9D00696C  00021080   SLL V0, V0, 2
9D006970  02021021   ADDU V0, S0, V0
9D006974  8C450000   LW A1, 0(V0)
9D006978  32420FFF   ANDI V0, S2, 4095
9D006980  00A21021   ADDU V0, A1, V0
9D0069FC  000F1302   SRL V0, T7, 12
9D006A00  00021080   SLL V0, V0, 2
9D006A04  02021021   ADDU V0, S0, V0
9D006A08  8C440000   LW A0, 0(V0)
9D006A0C  31E20FFF   ANDI V0, T7, 4095
9D006A10  00821021   ADDU V0, A0, V0
9D006A14  90420000   LBU V0, 0(V0)
9D006A9C  00131B02   SRL V1, S3, 12
9D006AA0  00031880   SLL V1, V1, 2
9D006AA4  00751821   ADDU V1, V1, S5
9D006AA8  8C640000   LW A0, 0(V1)
9D006AAC  32730FFF   ANDI S3, S3, 4095
9D006AB4  00932021   ADDU A0, A0, S3
9D006B60  00122302   SRL A0, S2, 12
9D006B64  00042080   SLL A0, A0, 2
9D006B68  00952021   ADDU A0, A0, S5
9D006B6C  8C850000   LW A1, 0(A0)
9D006B70  32440FFF   ANDI A0, S2, 4095
9D006B78  00A42021   ADDU A0, A1, A0
9D006B94  00121302   SRL V0, S2, 12
9D006B98  00021080   SLL V0, V0, 2
9D006B9C  02021021   ADDU V0, S0, V0
9D006BA0  8C440000   LW A0, 0(V0)
9D006BA4  32420FFF   ANDI V0, S2, 4095
9D006BA8  00821021   ADDU V0, A0, V0
9D006BD8  00131B02   SRL V1, S3, 12
9D006BDC  00031880   SLL V1, V1, 2
9D006BE0  00751821   ADDU V1, V1, S5
9D006BE4  8C640000   LW A0, 0(V1)
9D006BE8  32730FFF   ANDI S3, S3, 4095
9D006BF0  00932021   ADDU A0, A0, S3
9D006C38  00121B02   SRL V1, S2, 12
9D006C3C  00031880   SLL V1, V1, 2
9D006C40  00751821   ADDU V1, V1, S5
9D006C44  8C650000   LW A1, 0(V1)
9D006C48  32440FFF   ANDI A0, S2, 4095
9D006C50  00A42021   ADDU A0, A1, A0
9D006C70  00121302   SRL V0, S2, 12
9D006C74  00021080   SLL V0, V0, 2
9D006C78  02021021   ADDU V0, S0, V0
9D006C7C  8C440000   LW A0, 0(V0)
9D006C80  32420FFF   ANDI V0, S2, 4095
9D006C84  00821021   ADDU V0, A0, V0
9D006CC8  00132302   SRL A0, S3, 12
9D006CCC  00042080   SLL A0, A0, 2
9D006CD0  00952021   ADDU A0, A0, S5
9D006CD4  8C840000   LW A0, 0(A0)
9D006CD8  32730FFF   ANDI S3, S3, 4095
9D006CE0  00932021   ADDU A0, A0, S3
9D006CFC  00122302   SRL A0, S2, 12
9D006D00  00042080   SLL A0, A0, 2
9D006D04  02042021   ADDU A0, S0, A0
9D006D08  8C850000   LW A1, 0(A0)
9D006D0C  32440FFF   ANDI A0, S2, 4095
9D006D14  00A42021   ADDU A0, A1, A0
9D006D40  00131302   SRL V0, S3, 12
9D006D44  00021080   SLL V0, V0, 2
9D006D48  00551021   ADDU V0, V0, S5
9D006D4C  8C420000   LW V0, 0(V0)
9D006D50  32730FFF   ANDI S3, S3, 4095
9D006D58  00531021   ADDU V0, V0, S3
9D006D80  00121302   SRL V0, S2, 12
9D006D84  00021080   SLL V0, V0, 2
9D006D88  02021021   ADDU V0, S0, V0
9D006D8C  8C440000   LW A0, 0(V0)
9D006D90  32420FFF   ANDI V0, S2, 4095
9D006D94  00821021   ADDU V0, A0, V0
9D006DE0  00131B02   SRL V1, S3, 12
9D006DE4  00031880   SLL V1, V1, 2
9D006DE8  00751821   ADDU V1, V1, S5
9D006DEC  8C640000   LW A0, 0(V1)
9D006DF0  32730FFF   ANDI S3, S3, 4095
9D006DF8  00932021   ADDU A0, A0, S3
9D006E34  00122302   SRL A0, S2, 12
9D006E38  00042080   SLL A0, A0, 2
9D006E3C  00952021   ADDU A0, A0, S5
9D006E40  8C850000   LW A1, 0(A0)
9D006E44  32440FFF   ANDI A0, S2, 4095
9D006E4C  00A42021   ADDU A0, A1, A0
9D006EF4  000F1302   SRL V0, T7, 12
9D006EF8  00021080   SLL V0, V0, 2
9D006EFC  02021021   ADDU V0, S0, V0
9D006F00  8C440000   LW A0, 0(V0)
9D006F04  31E20FFF   ANDI V0, T7, 4095
9D006F08  00821021   ADDU V0, A0, V0
9D006F0C  90420000   LBU V0, 0(V0)
9D006F94  00132302   SRL A0, S3, 12
9D006F98  00042080   SLL A0, A0, 2
9D006F9C  00952021   ADDU A0, A0, S5
9D006FA0  8C840000   LW A0, 0(A0)
9D006FA4  32730FFF   ANDI S3, S3, 4095
9D006FAC  00932021   ADDU A0, A0, S3
9D006FC8  00121302   SRL V0, S2, 12
9D006FCC  00021080   SLL V0, V0, 2
9D006FD0  02021021   ADDU V0, S0, V0
9D006FD4  8C440000   LW A0, 0(V0)
9D006FD8  32420FFF   ANDI V0, S2, 4095
9D006FDC  00821021   ADDU V0, A0, V0
9D007028  00132302   SRL A0, S3, 12
9D00702C  00042080   SLL A0, A0, 2
9D007030  00952021   ADDU A0, A0, S5
9D007034  8C840000   LW A0, 0(A0)
9D007038  32730FFF   ANDI S3, S3, 4095
9D007040  00932021   ADDU A0, A0, S3
9D00705C  00121302   SRL V0, S2, 12
9D007060  00021080   SLL V0, V0, 2
9D007064  02021021   ADDU V0, S0, V0
9D007068  8C440000   LW A0, 0(V0)
9D00706C  32420FFF   ANDI V0, S2, 4095
9D007070  00821021   ADDU V0, A0, V0
9D0070C4  00131B02   SRL V1, S3, 12
9D0070C8  00031880   SLL V1, V1, 2
9D0070CC  00751821   ADDU V1, V1, S5
9D0070D0  8C640000   LW A0, 0(V1)
9D0070D4  32730FFF   ANDI S3, S3, 4095
9D0070DC  00932021   ADDU A0, A0, S3
9D0071B8  00041302   SRL V0, A0, 12
9D0071BC  00021080   SLL V0, V0, 2
9D0071C0  02021021   ADDU V0, S0, V0
9D0071C4  8C420000   LW V0, 0(V0)
9D0071C8  30E70FFF   ANDI A3, A3, 4095
9D0071CC  00471021   ADDU V0, V0, A3
9D0071D0  90420000   LBU V0, 0(V0)
9D0071F8  00131B02   SRL V1, S3, 12
9D0071FC  00031880   SLL V1, V1, 2
9D007200  00751821   ADDU V1, V1, S5
9D007204  8C640000   LW A0, 0(V1)
9D007208  32730FFF   ANDI S3, S3, 4095
9D007210  00932021   ADDU A0, A0, S3
9D007310  00041302   SRL V0, A0, 12
9D007314  00021080   SLL V0, V0, 2
9D007318  02021021   ADDU V0, S0, V0
9D00731C  8C420000   LW V0, 0(V0)
9D007320  30E70FFF   ANDI A3, A3, 4095
9D007324  00471021   ADDU V0, V0, A3
9D007328  90420000   LBU V0, 0(V0)
9D007350  00131B02   SRL V1, S3, 12
9D007354  00031880   SLL V1, V1, 2
9D007358  00751821   ADDU V1, V1, S5
9D00735C  8C640000   LW A0, 0(V1)
9D007360  32730FFF   ANDI S3, S3, 4095
9D007368  00932021   ADDU A0, A0, S3
9D0073F8  00122302   SRL A0, S2, 12
9D0073FC  00042080   SLL A0, A0, 2
9D007400  00952021   ADDU A0, A0, S5
9D007404  8C850000   LW A1, 0(A0)
9D007408  32440FFF   ANDI A0, S2, 4095
9D00740C  00A42021   ADDU A0, A1, A0
9D007420  00800008   JR A0
9D007424  26520001   ADDIU S2, S2, 1
9D007428  00122302   SRL A0, S2, 12
9D00742C  00042080   SLL A0, A0, 2
9D007430  02042021   ADDU A0, S0, A0
9D007434  8C850000   LW A1, 0(A0)
9D007438  32440FFF   ANDI A0, S2, 4095
9D007440  00A42021   ADDU A0, A1, A0
9D00746C  00131302   SRL V0, S3, 12
9D007470  00021080   SLL V0, V0, 2
9D007474  00551021   ADDU V0, V0, S5
9D007478  8C420000   LW V0, 0(V0)
9D00747C  32730FFF   ANDI S3, S3, 4095
9D007484  00531021   ADDU V0, V0, S3
9D0074A4  00121302   SRL V0, S2, 12
9D0074A8  00021080   SLL V0, V0, 2
9D0074AC  02021021   ADDU V0, S0, V0
9D0074B0  8C440000   LW A0, 0(V0)
9D0074B4  32420FFF   ANDI V0, S2, 4095
9D0074BC  00821021   ADDU V0, A0, V0
9D00755C  00041302   SRL V0, A0, 12
9D007560  00021080   SLL V0, V0, 2
9D007564  02021021   ADDU V0, S0, V0
9D007568  8C420000   LW V0, 0(V0)
9D00756C  30E70FFF   ANDI A3, A3, 4095
9D007570  00471021   ADDU V0, V0, A3
9D007574  90420000   LBU V0, 0(V0)
9D00759C  00131B02   SRL V1, S3, 12
9D0075A0  00031880   SLL V1, V1, 2
9D0075A4  00751821   ADDU V1, V1, S5
9D0075A8  8C640000   LW A0, 0(V1)
9D0075AC  32730FFF   ANDI S3, S3, 4095
9D0075B4  00932021   ADDU A0, A0, S3
9D0075D4  00121302   SRL V0, S2, 12
9D0075D8  00021080   SLL V0, V0, 2
9D0075DC  02021021   ADDU V0, S0, V0
9D0075E0  8C440000   LW A0, 0(V0)
9D0075E4  32420FFF   ANDI V0, S2, 4095
9D0075EC  00821021   ADDU V0, A0, V0
9D007668  00041302   SRL V0, A0, 12
9D00766C  00021080   SLL V0, V0, 2
9D007670  02021021   ADDU V0, S0, V0
9D007674  8C420000   LW V0, 0(V0)
9D007678  30840FFF   ANDI A0, A0, 4095
9D00767C  00441021   ADDU V0, V0, A0
9D007680  90420000   LBU V0, 0(V0)
9D0076A8  00131B02   SRL V1, S3, 12
9D0076AC  00031880   SLL V1, V1, 2
9D0076B0  00751821   ADDU V1, V1, S5
9D0076B4  8C640000   LW A0, 0(V1)
9D0076B8  32730FFF   ANDI S3, S3, 4095
9D0076C0  00932021   ADDU A0, A0, S3
9D0076E0  00121302   SRL V0, S2, 12
9D0076E4  00021080   SLL V0, V0, 2
9D0076E8  02021021   ADDU V0, S0, V0
9D0076EC  8C450000   LW A1, 0(V0)
9D0076F0  32420FFF   ANDI V0, S2, 4095
9D0076F8  00A21021   ADDU V0, A1, V0
9D007774  000F1302   SRL V0, T7, 12
9D007778  00021080   SLL V0, V0, 2
9D00777C  02021021   ADDU V0, S0, V0
9D007780  8C440000   LW A0, 0(V0)
9D007784  31E20FFF   ANDI V0, T7, 4095
9D007788  00821021   ADDU V0, A0, V0
9D00778C  90420000   LBU V0, 0(V0)
9D007814  00131B02   SRL V1, S3, 12
9D007818  00031880   SLL V1, V1, 2
9D00781C  00751821   ADDU V1, V1, S5
9D007820  8C640000   LW A0, 0(V1)
9D007824  32730FFF   ANDI S3, S3, 4095
9D00782C  00932021   ADDU A0, A0, S3
9D00784C  00121302   SRL V0, S2, 12
9D007850  00021080   SLL V0, V0, 2
9D007854  02021021   ADDU V0, S0, V0
9D007858  8C440000   LW A0, 0(V0)
9D00785C  32420FFF   ANDI V0, S2, 4095
9D007864  00821021   ADDU V0, A0, V0
9D007904  00041302   SRL V0, A0, 12
9D007908  00021080   SLL V0, V0, 2
9D00790C  02021021   ADDU V0, S0, V0
9D007910  8C420000   LW V0, 0(V0)
9D007914  30E70FFF   ANDI A3, A3, 4095
9D007918  00471021   ADDU V0, V0, A3
9D00791C  90420000   LBU V0, 0(V0)
9D007944  00131B02   SRL V1, S3, 12
9D007948  00031880   SLL V1, V1, 2
9D00794C  00751821   ADDU V1, V1, S5
9D007950  8C640000   LW A0, 0(V1)
9D007954  32730FFF   ANDI S3, S3, 4095
9D00795C  00932021   ADDU A0, A0, S3
9D00797C  00121302   SRL V0, S2, 12
9D007980  00021080   SLL V0, V0, 2
9D007984  02021021   ADDU V0, S0, V0
9D007988  8C450000   LW A1, 0(V0)
9D00798C  32420FFF   ANDI V0, S2, 4095
9D007994  00A21021   ADDU V0, A1, V0
9D007A10  000F1302   SRL V0, T7, 12
9D007A14  00021080   SLL V0, V0, 2
9D007A18  02021021   ADDU V0, S0, V0
9D007A1C  8C440000   LW A0, 0(V0)
9D007A20  33020FFF   ANDI V0, T8, 4095
9D007A24  00821021   ADDU V0, A0, V0
9D007A28  90420000   LBU V0, 0(V0)
9D007AB0  00131B02   SRL V1, S3, 12
9D007AB4  00031880   SLL V1, V1, 2
9D007AB8  00751821   ADDU V1, V1, S5
9D007ABC  8C640000   LW A0, 0(V1)
9D007AC0  32730FFF   ANDI S3, S3, 4095
9D007AC8  00932021   ADDU A0, A0, S3
9D007B14  00132302   SRL A0, S3, 12
9D007B18  00042080   SLL A0, A0, 2
9D007B1C  02042021   ADDU A0, S0, A0
9D007B20  8C850000   LW A1, 0(A0)
9D007B24  32640FFF   ANDI A0, S3, 4095
9D007B28  00A42021   ADDU A0, A1, A0
9D007B60  00122302   SRL A0, S2, 12
9D007B64  00042080   SLL A0, A0, 2
9D007B68  00952021   ADDU A0, A0, S5
9D007B6C  8C850000   LW A1, 0(A0)
9D007B70  32440FFF   ANDI A0, S2, 4095
9D007B78  00A42021   ADDU A0, A1, A0
9D007B94  00121302   SRL V0, S2, 12
9D007B98  00021080   SLL V0, V0, 2
9D007B9C  02021021   ADDU V0, S0, V0
9D007BA0  8C440000   LW A0, 0(V0)
9D007BA4  32420FFF   ANDI V0, S2, 4095
9D007BA8  00821021   ADDU V0, A0, V0
9D007C1C  00131B02   SRL V1, S3, 12
9D007C20  00031880   SLL V1, V1, 2
9D007C24  00751821   ADDU V1, V1, S5
9D007C28  8C640000   LW A0, 0(V1)
9D007C2C  32730FFF   ANDI S3, S3, 4095
9D007C34  00932021   ADDU A0, A0, S3
9D007C54  00121302   SRL V0, S2, 12
9D007C58  00021080   SLL V0, V0, 2
9D007C5C  02021021   ADDU V0, S0, V0
9D007C60  8C440000   LW A0, 0(V0)
9D007C64  32420FFF   ANDI V0, S2, 4095
9D007C6C  00821021   ADDU V0, A0, V0
9D007D0C  00041302   SRL V0, A0, 12
9D007D10  00021080   SLL V0, V0, 2
9D007D14  02021021   ADDU V0, S0, V0
9D007D18  8C420000   LW V0, 0(V0)
9D007D1C  30A50FFF   ANDI A1, A1, 4095
9D007D20  00451021   ADDU V0, V0, A1
9D007D24  90420000   LBU V0, 0(V0)
9D007D44  00131B02   SRL V1, S3, 12
9D007D48  00031880   SLL V1, V1, 2
9D007D4C  00751821   ADDU V1, V1, S5
9D007D50  8C630000   LW V1, 0(V1)
9D007D54  32730FFF   ANDI S3, S3, 4095
9D007D5C  00731821   ADDU V1, V1, S3
9D007DB0  00122302   SRL A0, S2, 12
9D007DB4  00042080   SLL A0, A0, 2
9D007DB8  00952021   ADDU A0, A0, S5
9D007DBC  8C850000   LW A1, 0(A0)
9D007DC0  32440FFF   ANDI A0, S2, 4095
9D007DC8  00A42021   ADDU A0, A1, A0
9D007DE4  00121302   SRL V0, S2, 12
9D007DE8  00021080   SLL V0, V0, 2
9D007DEC  02021021   ADDU V0, S0, V0
9D007DF0  8C440000   LW A0, 0(V0)
9D007DF4  32420FFF   ANDI V0, S2, 4095
9D007DF8  00821021   ADDU V0, A0, V0
9D007E2C  00131B02   SRL V1, S3, 12
9D007E30  00031880   SLL V1, V1, 2
9D007E34  00751821   ADDU V1, V1, S5
9D007E38  8C640000   LW A0, 0(V1)
9D007E3C  32730FFF   ANDI S3, S3, 4095
9D007E44  00932021   ADDU A0, A0, S3
9D007E64  00121302   SRL V0, S2, 12
9D007E68  00021080   SLL V0, V0, 2
9D007E6C  02021021   ADDU V0, S0, V0
9D007E70  8C440000   LW A0, 0(V0)
9D007E74  32420FFF   ANDI V0, S2, 4095
9D007E7C  00821021   ADDU V0, A0, V0
9D007EA4  00131B02   SRL V1, S3, 12
9D007EA8  00031880   SLL V1, V1, 2
9D007EAC  00751821   ADDU V1, V1, S5
9D007EB0  8C640000   LW A0, 0(V1)
9D007EB4  32730FFF   ANDI S3, S3, 4095
9D007EBC  00932021   ADDU A0, A0, S3
9D007F94  00041302   SRL V0, A0, 12
9D007F98  00021080   SLL V0, V0, 2
9D007F9C  02021021   ADDU V0, S0, V0
9D007FA0  8C420000   LW V0, 0(V0)
9D007FA4  30E70FFF   ANDI A3, A3, 4095
9D007FA8  00471021   ADDU V0, V0, A3
9D007FAC  90420000   LBU V0, 0(V0)
9D007FD4  00131B02   SRL V1, S3, 12
9D007FD8  00031880   SLL V1, V1, 2
9D007FDC  00751821   ADDU V1, V1, S5
9D007FE0  8C640000   LW A0, 0(V1)
9D007FE4  32730FFF   ANDI S3, S3, 4095
9D007FEC  00932021   ADDU A0, A0, S3
9D00800C  00121302   SRL V0, S2, 12
9D008010  00021080   SLL V0, V0, 2
9D008014  02021021   ADDU V0, S0, V0
9D008018  8C430000   LW V1, 0(V0)
9D00801C  32420FFF   ANDI V0, S2, 4095
9D008020  00621021   ADDU V0, V1, V0
9D00805C  00131B02   SRL V1, S3, 12
9D008060  00031880   SLL V1, V1, 2
9D008064  00751821   ADDU V1, V1, S5
9D008068  8C630000   LW V1, 0(V1)
9D00806C  32730FFF   ANDI S3, S3, 4095
9D008074  00731821   ADDU V1, V1, S3
9D008124  00041302   SRL V0, A0, 12
9D008128  00021080   SLL V0, V0, 2
9D00812C  02021021   ADDU V0, S0, V0
9D008130  8C420000   LW V0, 0(V0)
9D008134  30840FFF   ANDI A0, A0, 4095
9D008138  00441021   ADDU V0, V0, A0
9D00813C  90420000   LBU V0, 0(V0)
9D008164  00131B02   SRL V1, S3, 12
9D008168  00031880   SLL V1, V1, 2
9D00816C  00751821   ADDU V1, V1, S5
9D008170  8C640000   LW A0, 0(V1)
9D008174  32730FFF   ANDI S3, S3, 4095
9D00817C  00932021   ADDU A0, A0, S3
9D008228  000F1302   SRL V0, T7, 12
9D00822C  00021080   SLL V0, V0, 2
9D008230  02021021   ADDU V0, S0, V0
9D008234  8C440000   LW A0, 0(V0)
9D008238  31E20FFF   ANDI V0, T7, 4095
9D00823C  00821021   ADDU V0, A0, V0
9D008240  90420000   LBU V0, 0(V0)
9D0082C8  00131B02   SRL V1, S3, 12
9D0082CC  00031880   SLL V1, V1, 2
9D0082D0  00751821   ADDU V1, V1, S5
9D0082D4  8C640000   LW A0, 0(V1)
9D0082D8  32730FFF   ANDI S3, S3, 4095
9D0082E0  00932021   ADDU A0, A0, S3
9D008308  00122302   SRL A0, S2, 12
9D00830C  00042080   SLL A0, A0, 2
9D008310  02042021   ADDU A0, S0, A0
9D008314  8C850000   LW A1, 0(A0)
9D008318  32440FFF   ANDI A0, S2, 4095
9D008320  00A42021   ADDU A0, A1, A0
9D00835C  00132302   SRL A0, S3, 12
9D008360  00042080   SLL A0, A0, 2
9D008364  02042021   ADDU A0, S0, A0
9D008368  8C850000   LW A1, 0(A0)
9D00836C  32640FFF   ANDI A0, S3, 4095
9D008370  00A42021   ADDU A0, A1, A0
9D008418  000F1302   SRL V0, T7, 12
9D00841C  00021080   SLL V0, V0, 2
9D008420  02021021   ADDU V0, S0, V0
9D008424  8C440000   LW A0, 0(V0)
9D008428  31E20FFF   ANDI V0, T7, 4095
9D00842C  00821021   ADDU V0, A0, V0
9D008430  90420000   LBU V0, 0(V0)
9D0084AC  00132302   SRL A0, S3, 12
9D0084B0  00042080   SLL A0, A0, 2
9D0084B4  00952021   ADDU A0, A0, S5
9D0084B8  8C840000   LW A0, 0(A0)
9D0084BC  32730FFF   ANDI S3, S3, 4095
9D0084C4  00932021   ADDU A0, A0, S3
9D008514  00121B02   SRL V1, S2, 12
9D008518  00031880   SLL V1, V1, 2
9D00851C  00751821   ADDU V1, V1, S5
9D008520  8C650000   LW A1, 0(V1)
9D008524  32440FFF   ANDI A0, S2, 4095
9D00852C  00A42021   ADDU A0, A1, A0
9D0085D8  00041302   SRL V0, A0, 12
9D0085DC  00021080   SLL V0, V0, 2
9D0085E0  02021021   ADDU V0, S0, V0
9D0085E4  8C420000   LW V0, 0(V0)
9D0085E8  30840FFF   ANDI A0, A0, 4095
9D0085EC  00441021   ADDU V0, V0, A0
9D0085F0  90420000   LBU V0, 0(V0)
9D008620  00132302   SRL A0, S3, 12
9D008624  00042080   SLL A0, A0, 2
9D008628  00952021   ADDU A0, A0, S5
9D00862C  8C840000   LW A0, 0(A0)
9D008630  32730FFF   ANDI S3, S3, 4095
9D008634  00932021   ADDU A0, A0, S3
9D008650  00121302   SRL V0, S2, 12
9D008654  00021080   SLL V0, V0, 2
9D008658  02021021   ADDU V0, S0, V0
9D00865C  8C440000   LW A0, 0(V0)
9D008660  32420FFF   ANDI V0, S2, 4095
9D008664  00821021   ADDU V0, A0, V0
9D0086C0  00131B02   SRL V1, S3, 12
9D0086C4  00031880   SLL V1, V1, 2
9D0086C8  00751821   ADDU V1, V1, S5
9D0086CC  8C640000   LW A0, 0(V1)
9D0086D0  32730FFF   ANDI S3, S3, 4095
9D0086D8  00932021   ADDU A0, A0, S3
9D0086F8  00121302   SRL V0, S2, 12
9D0086FC  00021080   SLL V0, V0, 2
9D008700  02021021   ADDU V0, S0, V0
9D008704  8C440000   LW A0, 0(V0)
9D008708  32420FFF   ANDI V0, S2, 4095
9D00870C  00821021   ADDU V0, A0, V0
9D008758  00132302   SRL A0, S3, 12
9D00875C  00042080   SLL A0, A0, 2
9D008760  00952021   ADDU A0, A0, S5
9D008764  8C840000   LW A0, 0(A0)
9D008768  32730FFF   ANDI S3, S3, 4095
9D008770  00932021   ADDU A0, A0, S3
9D008818  000F1302   SRL V0, T7, 12
9D00881C  00021080   SLL V0, V0, 2
9D008820  02021021   ADDU V0, S0, V0
9D008824  8C440000   LW A0, 0(V0)
9D008828  31E20FFF   ANDI V0, T7, 4095
9D00882C  00821021   ADDU V0, A0, V0
9D008830  90420000   LBU V0, 0(V0)
9D0088B4  00132302   SRL A0, S3, 12
9D0088B8  00042080   SLL A0, A0, 2
9D0088BC  00952021   ADDU A0, A0, S5
9D0088C0  8C840000   LW A0, 0(A0)
9D0088C4  32730FFF   ANDI S3, S3, 4095
9D0088CC  00932021   ADDU A0, A0, S3
9D00890C  00121B02   SRL V1, S2, 12
9D008910  00031880   SLL V1, V1, 2
9D008914  00751821   ADDU V1, V1, S5
9D008918  8C650000   LW A1, 0(V1)
9D00891C  32440FFF   ANDI A0, S2, 4095
9D008924  00A42021   ADDU A0, A1, A0
9D008994  00132302   SRL A0, S3, 12
9D008998  00042080   SLL A0, A0, 2
9D00899C  00952021   ADDU A0, A0, S5
9D0089A0  8C850000   LW A1, 0(A0)
9D0089A4  32640FFF   ANDI A0, S3, 4095
9D0089A8  00A42021   ADDU A0, A1, A0
9D008A58  000F1302   SRL V0, T7, 12
9D008A5C  00021080   SLL V0, V0, 2
9D008A60  02021021   ADDU V0, S0, V0
9D008A64  8C440000   LW A0, 0(V0)
9D008A68  33020FFF   ANDI V0, T8, 4095
9D008A6C  00821021   ADDU V0, A0, V0
9D008A70  90420000   LBU V0, 0(V0)
9D008AF4  00131B02   SRL V1, S3, 12
9D008AF8  00031880   SLL V1, V1, 2
9D008AFC  00751821   ADDU V1, V1, S5
9D008B00  8C640000   LW A0, 0(V1)
9D008B04  32730FFF   ANDI S3, S3, 4095
9D008B0C  00932021   ADDU A0, A0, S3
9D008B2C  00121302   SRL V0, S2, 12
9D008B30  00021080   SLL V0, V0, 2
9D008B34  02021021   ADDU V0, S0, V0
9D008B38  8C440000   LW A0, 0(V0)
9D008B3C  32420FFF   ANDI V0, S2, 4095
9D008B40  00821021   ADDU V0, A0, V0
9D008B84  00131B02   SRL V1, S3, 12
9D008B88  00031880   SLL V1, V1, 2
9D008B8C  00751821   ADDU V1, V1, S5
9D008B90  8C640000   LW A0, 0(V1)
9D008B94  32730FFF   ANDI S3, S3, 4095
9D008B9C  00932021   ADDU A0, A0, S3
9D008BBC  00121302   SRL V0, S2, 12
9D008BC0  00021080   SLL V0, V0, 2
9D008BC4  02021021   ADDU V0, S0, V0
9D008BC8  8C440000   LW A0, 0(V0)
9D008BCC  32420FFF   ANDI V0, S2, 4095
9D008BD0  00821021   ADDU V0, A0, V0
9D008C18  00132302   SRL A0, S3, 12
9D008C1C  00042080   SLL A0, A0, 2
9D008C20  00952021   ADDU A0, A0, S5
9D008C24  8C840000   LW A0, 0(A0)
9D008C28  32730FFF   ANDI S3, S3, 4095
9D008C30  00932021   ADDU A0, A0, S3
9D008C4C  00121302   SRL V0, S2, 12
9D008C50  00021080   SLL V0, V0, 2
9D008C54  02021021   ADDU V0, S0, V0
9D008C58  8C440000   LW A0, 0(V0)
9D008C5C  32420FFF   ANDI V0, S2, 4095
9D008C60  00821021   ADDU V0, A0, V0
9D008C64  90420000   LBU V0, 0(V0)
9D008CB0  00131B02   SRL V1, S3, 12
9D008CB4  00031880   SLL V1, V1, 2
9D008CB8  00751821   ADDU V1, V1, S5
9D008CBC  8C640000   LW A0, 0(V1)
9D008CC0  32730FFF   ANDI S3, S3, 4095
9D008CC8  00932021   ADDU A0, A0, S3
9D008CE8  00121302   SRL V0, S2, 12
9D008CEC  00021080   SLL V0, V0, 2
9D008CF0  02021021   ADDU V0, S0, V0
9D008CF4  8C450000   LW A1, 0(V0)
9D008CF8  32420FFF   ANDI V0, S2, 4095
9D008D00  00A21021   ADDU V0, A1, V0
9D008D7C  000F1302   SRL V0, T7, 12
9D008D80  00021080   SLL V0, V0, 2
9D008D84  02021021   ADDU V0, S0, V0
9D008D88  8C440000   LW A0, 0(V0)
9D008D8C  33020FFF   ANDI V0, T8, 4095
9D008D90  00821021   ADDU V0, A0, V0
9D008D94  90420000   LBU V0, 0(V0)
9D008E18  00131B02   SRL V1, S3, 12
9D008E1C  00031880   SLL V1, V1, 2
9D008E20  00751821   ADDU V1, V1, S5
9D008E24  8C640000   LW A0, 0(V1)
9D008E28  32730FFF   ANDI S3, S3, 4095
9D008E30  00932021   ADDU A0, A0, S3
9D008F28  00122302   SRL A0, S2, 12
9D008F2C  00042080   SLL A0, A0, 2
9D008F30  02042021   ADDU A0, S0, A0
9D008F34  8C850000   LW A1, 0(A0)
9D008F38  32440FFF   ANDI A0, S2, 4095
9D008F3C  00A42021   ADDU A0, A1, A0
9D008F50  00800008   JR A0
9D008F54  26520001   ADDIU S2, S2, 1
9D008FEC  000F1302   SRL V0, T7, 12
9D008FF0  00021080   SLL V0, V0, 2
9D008FF4  02021021   ADDU V0, S0, V0
9D008FF8  8C440000   LW A0, 0(V0)
9D008FFC  33020FFF   ANDI V0, T8, 4095
9D009000  00821021   ADDU V0, A0, V0
9D009004  90420000   LBU V0, 0(V0)
9D009088  00131B02   SRL V1, S3, 12
9D00908C  00031880   SLL V1, V1, 2
9D009090  00751821   ADDU V1, V1, S5
9D009094  8C640000   LW A0, 0(V1)
9D009098  32730FFF   ANDI S3, S3, 4095
9D0090A0  00932021   ADDU A0, A0, S3
9D0090C0  00121302   SRL V0, S2, 12
9D0090C4  00021080   SLL V0, V0, 2
9D0090C8  02021021   ADDU V0, S0, V0
9D0090CC  8C450000   LW A1, 0(V0)
9D0090D0  32420FFF   ANDI V0, S2, 4095
9D0090D8  00A21021   ADDU V0, A1, V0
9D009154  000F1302   SRL V0, T7, 12
9D009158  00021080   SLL V0, V0, 2
9D00915C  02021021   ADDU V0, S0, V0
9D009160  8C440000   LW A0, 0(V0)
9D009164  31E20FFF   ANDI V0, T7, 4095
9D009168  00821021   ADDU V0, A0, V0
9D00916C  90420000   LBU V0, 0(V0)
9D00921C  00131B02   SRL V1, S3, 12
9D009220  00031880   SLL V1, V1, 2
9D009224  00751821   ADDU V1, V1, S5
9D009228  8C640000   LW A0, 0(V1)
9D00922C  32730FFF   ANDI S3, S3, 4095
9D009234  00932021   ADDU A0, A0, S3
9D009284  00121B02   SRL V1, S2, 12
9D009288  00031880   SLL V1, V1, 2
9D00928C  00751821   ADDU V1, V1, S5
9D009290  8C650000   LW A1, 0(V1)
9D009294  32440FFF   ANDI A0, S2, 4095
9D00929C  00A42021   ADDU A0, A1, A0
9D0092EC  00121B02   SRL V1, S2, 12
9D0092F0  00031880   SLL V1, V1, 2
9D0092F4  00751821   ADDU V1, V1, S5
9D0092F8  8C650000   LW A1, 0(V1)
9D0092FC  32440FFF   ANDI A0, S2, 4095
9D009304  00A42021   ADDU A0, A1, A0
9D0093B8  00071302   SRL V0, A3, 12
9D0093BC  00021080   SLL V0, V0, 2
9D0093C0  02021021   ADDU V0, S0, V0
9D0093C4  8C440000   LW A0, 0(V0)
9D0093C8  31E20FFF   ANDI V0, T7, 4095
9D0093CC  00821021   ADDU V0, A0, V0
9D0093D0  90420000   LBU V0, 0(V0)
9D00944C  00132302   SRL A0, S3, 12
9D009450  00042080   SLL A0, A0, 2
9D009454  00952021   ADDU A0, A0, S5
9D009458  8C840000   LW A0, 0(A0)
9D00945C  32730FFF   ANDI S3, S3, 4095
9D009464  00932021   ADDU A0, A0, S3
9D0094CC  00132302   SRL A0, S3, 12
9D0094D0  00042080   SLL A0, A0, 2
9D0094D4  00952021   ADDU A0, A0, S5
9D0094D8  8C840000   LW A0, 0(A0)
9D0094DC  32730FFF   ANDI S3, S3, 4095
9D0094E0  00932021   ADDU A0, A0, S3
9D0094FC  00121302   SRL V0, S2, 12
9D009500  00021080   SLL V0, V0, 2
9D009504  02021021   ADDU V0, S0, V0
9D009508  8C440000   LW A0, 0(V0)
9D00950C  32420FFF   ANDI V0, S2, 4095
9D009510  00821021   ADDU V0, A0, V0
9D009560  00132302   SRL A0, S3, 12
9D009564  00042080   SLL A0, A0, 2
9D009568  00952021   ADDU A0, A0, S5
9D00956C  8C840000   LW A0, 0(A0)
9D009570  32730FFF   ANDI S3, S3, 4095
9D009578  00932021   ADDU A0, A0, S3
9D009594  00121302   SRL V0, S2, 12
9D009598  00021080   SLL V0, V0, 2
9D00959C  02021021   ADDU V0, S0, V0
9D0095A0  8C440000   LW A0, 0(V0)
9D0095A4  32420FFF   ANDI V0, S2, 4095
9D0095AC  00821021   ADDU V0, A0, V0
9D009628  00041302   SRL V0, A0, 12
9D00962C  00021080   SLL V0, V0, 2
9D009630  02021021   ADDU V0, S0, V0
9D009634  8C420000   LW V0, 0(V0)
9D009638  30840FFF   ANDI A0, A0, 4095
9D00963C  00441021   ADDU V0, V0, A0
9D009640  90420000   LBU V0, 0(V0)
9D009660  00131B02   SRL V1, S3, 12
9D009664  00031880   SLL V1, V1, 2
9D009668  00751821   ADDU V1, V1, S5
9D00966C  8C630000   LW V1, 0(V1)
9D009670  32730FFF   ANDI S3, S3, 4095
9D009678  00731821   ADDU V1, V1, S3
9D009754  00041302   SRL V0, A0, 12
9D009758  00021080   SLL V0, V0, 2
9D00975C  02021021   ADDU V0, S0, V0
9D009760  8C420000   LW V0, 0(V0)
9D009764  30E70FFF   ANDI A3, A3, 4095
9D009768  00471021   ADDU V0, V0, A3
9D00976C  90440000   LBU A0, 0(V0)
9D0097C0  00131B02   SRL V1, S3, 12
9D0097C4  00031880   SLL V1, V1, 2
9D0097C8  00751821   ADDU V1, V1, S5
9D0097CC  8C640000   LW A0, 0(V1)
9D0097D0  32730FFF   ANDI S3, S3, 4095
9D0097D8  00932021   ADDU A0, A0, S3
9D0098B4  00041302   SRL V0, A0, 12
9D0098B8  00021080   SLL V0, V0, 2
9D0098BC  02021021   ADDU V0, S0, V0
9D0098C0  8C420000   LW V0, 0(V0)
9D0098C4  30E70FFF   ANDI A3, A3, 4095
9D0098C8  00471021   ADDU V0, V0, A3
9D0098CC  90420000   LBU V0, 0(V0)
9D0098EC  00132302   SRL A0, S3, 12
9D0098F0  00042080   SLL A0, A0, 2
9D0098F4  00952021   ADDU A0, A0, S5
9D0098F8  8C840000   LW A0, 0(A0)
9D0098FC  32730FFF   ANDI S3, S3, 4095
9D009904  00932021   ADDU A0, A0, S3
9D0099DC  00041302   SRL V0, A0, 12
9D0099E0  00021080   SLL V0, V0, 2
9D0099E4  02021021   ADDU V0, S0, V0
9D0099E8  8C420000   LW V0, 0(V0)
9D0099EC  30A50FFF   ANDI A1, A1, 4095
9D0099F0  00451021   ADDU V0, V0, A1
9D0099F4  90420000   LBU V0, 0(V0)
9D009A14  00131B02   SRL V1, S3, 12
9D009A18  00031880   SLL V1, V1, 2
9D009A1C  00751821   ADDU V1, V1, S5
9D009A20  8C630000   LW V1, 0(V1)
9D009A24  32730FFF   ANDI S3, S3, 4095
9D009A2C  00731821   ADDU V1, V1, S3
9D009B04  00041302   SRL V0, A0, 12
9D009B08  00021080   SLL V0, V0, 2
9D009B0C  02021021   ADDU V0, S0, V0
9D009B10  8C420000   LW V0, 0(V0)
9D009B14  30E70FFF   ANDI A3, A3, 4095
9D009B18  00471021   ADDU V0, V0, A3
9D009B1C  90420000   LBU V0, 0(V0)
9D009B3C  00132302   SRL A0, S3, 12
9D009B40  00042080   SLL A0, A0, 2
9D009B44  00952021   ADDU A0, A0, S5
9D009B48  8C840000   LW A0, 0(A0)
9D009B4C  32730FFF   ANDI S3, S3, 4095
9D009B54  00932021   ADDU A0, A0, S3
9D009C2C  00041302   SRL V0, A0, 12
9D009C30  00021080   SLL V0, V0, 2
9D009C34  02021021   ADDU V0, S0, V0
9D009C38  8C420000   LW V0, 0(V0)
9D009C3C  30A50FFF   ANDI A1, A1, 4095
9D009C40  00451021   ADDU V0, V0, A1
9D009C44  90420000   LBU V0, 0(V0)
9D009C64  00131B02   SRL V1, S3, 12
9D009C68  00031880   SLL V1, V1, 2
9D009C6C  00751821   ADDU V1, V1, S5
9D009C70  8C630000   LW V1, 0(V1)
9D009C74  32730FFF   ANDI S3, S3, 4095
9D009C7C  00731821   ADDU V1, V1, S3
9D009CBC  00121302   SRL V0, S2, 12
9D009CC0  00021080   SLL V0, V0, 2
9D009CC4  00551021   ADDU V0, V0, S5
9D009CC8  8C440000   LW A0, 0(V0)
9D009CCC  32420FFF   ANDI V0, S2, 4095
9D009CD4  00821021   ADDU V0, A0, V0
9D009DB0  00041302   SRL V0, A0, 12
9D009DB4  00021080   SLL V0, V0, 2
9D009DB8  02021021   ADDU V0, S0, V0
9D009DBC  8C420000   LW V0, 0(V0)
9D009DC0  30A50FFF   ANDI A1, A1, 4095
9D009DC4  00451021   ADDU V0, V0, A1
9D009DC8  90420000   LBU V0, 0(V0)
9D009DF0  00131B02   SRL V1, S3, 12
9D009DF4  00031880   SLL V1, V1, 2
9D009DF8  00751821   ADDU V1, V1, S5
9D009DFC  8C630000   LW V1, 0(V1)
9D009E00  32730FFF   ANDI S3, S3, 4095
9D009E08  00731821   ADDU V1, V1, S3
9D009E4C  00122302   SRL A0, S2, 12
9D009E50  00042080   SLL A0, A0, 2
9D009E54  00952021   ADDU A0, A0, S5
9D009E58  8C850000   LW A1, 0(A0)
9D009E5C  32440FFF   ANDI A0, S2, 4095
9D009E64  00A42021   ADDU A0, A1, A0
9D009F14  00091302   SRL V0, T1, 12
9D009F18  00021080   SLL V0, V0, 2
9D009F1C  02021021   ADDU V0, S0, V0
9D009F20  8C440000   LW A0, 0(V0)
9D009F24  31E20FFF   ANDI V0, T7, 4095
9D009F28  00821021   ADDU V0, A0, V0
9D009F2C  90420000   LBU V0, 0(V0)
9D009FBC  00132302   SRL A0, S3, 12
9D009FC0  00042080   SLL A0, A0, 2
9D009FC4  00952021   ADDU A0, A0, S5
9D009FC8  8C840000   LW A0, 0(A0)
9D009FCC  32730FFF   ANDI S3, S3, 4095
9D009FD4  00932021   ADDU A0, A0, S3
9D00A07C  00041302   SRL V0, A0, 12
9D00A080  00021080   SLL V0, V0, 2
9D00A084  02021021   ADDU V0, S0, V0
9D00A088  8C420000   LW V0, 0(V0)
9D00A08C  30840FFF   ANDI A0, A0, 4095
9D00A090  00441021   ADDU V0, V0, A0
9D00A094  90420000   LBU V0, 0(V0)
9D00A0C4  00132302   SRL A0, S3, 12
9D00A0C8  00042080   SLL A0, A0, 2
9D00A0CC  00952021   ADDU A0, A0, S5
9D00A0D0  8C840000   LW A0, 0(A0)
9D00A0D4  32730FFF   ANDI S3, S3, 4095
9D00A0DC  00932021   ADDU A0, A0, S3
9D00A184  000F1302   SRL V0, T7, 12
9D00A188  00021080   SLL V0, V0, 2
9D00A18C  02021021   ADDU V0, S0, V0
9D00A190  8C440000   LW A0, 0(V0)
9D00A194  31E20FFF   ANDI V0, T7, 4095
9D00A198  00821021   ADDU V0, A0, V0
9D00A19C  90420000   LBU V0, 0(V0)
9D00A218  00132302   SRL A0, S3, 12
9D00A21C  00042080   SLL A0, A0, 2
9D00A220  00952021   ADDU A0, A0, S5
9D00A224  8C840000   LW A0, 0(A0)
9D00A228  32730FFF   ANDI S3, S3, 4095
9D00A230  00932021   ADDU A0, A0, S3
9D00A2D8  00091302   SRL V0, T1, 12
9D00A2DC  00021080   SLL V0, V0, 2
9D00A2E0  02021021   ADDU V0, S0, V0
9D00A2E4  8C440000   LW A0, 0(V0)
9D00A2E8  31220FFF   ANDI V0, T1, 4095
9D00A2EC  00821021   ADDU V0, A0, V0
9D00A2F0  90420000   LBU V0, 0(V0)
9D00A380  00132302   SRL A0, S3, 12
9D00A384  00042080   SLL A0, A0, 2
9D00A388  00952021   ADDU A0, A0, S5
9D00A38C  8C840000   LW A0, 0(A0)
9D00A390  32730FFF   ANDI S3, S3, 4095
9D00A398  00932021   ADDU A0, A0, S3
9D00A3BC  00122302   SRL A0, S2, 12
9D00A3C0  00042080   SLL A0, A0, 2
9D00A3C4  02042021   ADDU A0, S0, A0
9D00A3C8  8C850000   LW A1, 0(A0)
9D00A3CC  32440FFF   ANDI A0, S2, 4095
9D00A3D4  00A42021   ADDU A0, A1, A0
9D00A410  00132302   SRL A0, S3, 12
9D00A414  00042080   SLL A0, A0, 2
9D00A418  02042021   ADDU A0, S0, A0
9D00A41C  8C850000   LW A1, 0(A0)
9D00A420  32640FFF   ANDI A0, S3, 4095
9D00A424  00A42021   ADDU A0, A1, A0
9D00A510  00132302   SRL A0, S3, 12
9D00A514  00042080   SLL A0, A0, 2
9D00A518  00952021   ADDU A0, A0, S5
9D00A51C  8C840000   LW A0, 0(A0)
9D00A520  32730FFF   ANDI S3, S3, 4095
9D00A524  00932021   ADDU A0, A0, S3
9D00A5FC  00132302   SRL A0, S3, 12
9D00A600  00042080   SLL A0, A0, 2
9D00A604  00952021   ADDU A0, A0, S5
9D00A608  8C840000   LW A0, 0(A0)
9D00A60C  32730FFF   ANDI S3, S3, 4095
9D00A610  00932021   ADDU A0, A0, S3
9D00A6F8  00132302   SRL A0, S3, 12
9D00A6FC  00042080   SLL A0, A0, 2
9D00A700  00952021   ADDU A0, A0, S5
9D00A704  8C840000   LW A0, 0(A0)
9D00A708  32730FFF   ANDI S3, S3, 4095
9D00A70C  00932021   ADDU A0, A0, S3
9D00A730  00122302   SRL A0, S2, 12
9D00A734  00042080   SLL A0, A0, 2
9D00A738  02042021   ADDU A0, S0, A0
9D00A73C  8C850000   LW A1, 0(A0)
9D00A740  32440FFF   ANDI A0, S2, 4095
9D00A748  00A42021   ADDU A0, A1, A0
9D00A784  00132302   SRL A0, S3, 12
9D00A788  00042080   SLL A0, A0, 2
9D00A78C  02042021   ADDU A0, S0, A0
9D00A790  8C850000   LW A1, 0(A0)
9D00A794  32640FFF   ANDI A0, S3, 4095
9D00A798  00A42021   ADDU A0, A1, A0
9D00A7B4  00121302   SRL V0, S2, 12
9D00A7B8  00021080   SLL V0, V0, 2
9D00A7BC  02021021   ADDU V0, S0, V0
9D00A7C0  8C440000   LW A0, 0(V0)
9D00A7C4  32420FFF   ANDI V0, S2, 4095
9D00A7CC  00821021   ADDU V0, A0, V0
9D00A870  00041302   SRL V0, A0, 12
9D00A874  00021080   SLL V0, V0, 2
9D00A878  02021021   ADDU V0, S0, V0
9D00A87C  8C420000   LW V0, 0(V0)
9D00A880  30E70FFF   ANDI A3, A3, 4095
9D00A884  00471021   ADDU V0, V0, A3
9D00A888  90440000   LBU A0, 0(V0)
9D00A8DC  00131B02   SRL V1, S3, 12
9D00A8E0  00031880   SLL V1, V1, 2
9D00A8E4  00751821   ADDU V1, V1, S5
9D00A8E8  8C640000   LW A0, 0(V1)
9D00A8EC  32730FFF   ANDI S3, S3, 4095
9D00A8F4  00932021   ADDU A0, A0, S3
9D00A9A0  000D1302   SRL V0, T5, 12
9D00A9A4  00021080   SLL V0, V0, 2
9D00A9A8  02021021   ADDU V0, S0, V0
9D00A9AC  8C440000   LW A0, 0(V0)
9D00A9B0  31A20FFF   ANDI V0, T5, 4095
9D00A9B4  00821021   ADDU V0, A0, V0
9D00A9B8  90420000   LBU V0, 0(V0)
9D00AA68  00131B02   SRL V1, S3, 12
9D00AA6C  00031880   SLL V1, V1, 2
9D00AA70  00751821   ADDU V1, V1, S5
9D00AA74  8C640000   LW A0, 0(V1)
9D00AA78  32730FFF   ANDI S3, S3, 4095
9D00AA80  00932021   ADDU A0, A0, S3
9D00AABC  00121302   SRL V0, S2, 12
9D00AAC0  00021080   SLL V0, V0, 2
9D00AAC4  00551021   ADDU V0, V0, S5
9D00AAC8  8C440000   LW A0, 0(V0)
9D00AACC  32420FFF   ANDI V0, S2, 4095
9D00AAD4  00821021   ADDU V0, A0, V0
9D00AAF8  00121302   SRL V0, S2, 12
9D00AAFC  00021080   SLL V0, V0, 2
9D00AB00  02021021   ADDU V0, S0, V0
9D00AB04  8C440000   LW A0, 0(V0)
9D00AB08  32420FFF   ANDI V0, S2, 4095
9D00AB10  00821021   ADDU V0, A0, V0
9D00AB44  00131B02   SRL V1, S3, 12
9D00AB48  00031880   SLL V1, V1, 2
9D00AB4C  00751821   ADDU V1, V1, S5
9D00AB50  8C640000   LW A0, 0(V1)
9D00AB54  32730FFF   ANDI S3, S3, 4095
9D00AB5C  00932021   ADDU A0, A0, S3
9D00AC30  00132302   SRL A0, S3, 12
9D00AC34  00042080   SLL A0, A0, 2
9D00AC38  00952021   ADDU A0, A0, S5
9D00AC3C  8C840000   LW A0, 0(A0)
9D00AC40  32730FFF   ANDI S3, S3, 4095
9D00AC44  00932021   ADDU A0, A0, S3
9D00AC60  00121302   SRL V0, S2, 12
9D00AC64  00021080   SLL V0, V0, 2
9D00AC68  02021021   ADDU V0, S0, V0
9D00AC6C  8C440000   LW A0, 0(V0)
9D00AC70  32420FFF   ANDI V0, S2, 4095
9D00AC74  00821021   ADDU V0, A0, V0
9D00ACB4  00132302   SRL A0, S3, 12
9D00ACB8  00042080   SLL A0, A0, 2
9D00ACBC  00952021   ADDU A0, A0, S5
9D00ACC0  8C840000   LW A0, 0(A0)
9D00ACC4  32730FFF   ANDI S3, S3, 4095
9D00ACCC  00932021   ADDU A0, A0, S3
9D00AD0C  00122302   SRL A0, S2, 12
9D00AD10  00042080   SLL A0, A0, 2
9D00AD14  00952021   ADDU A0, A0, S5
9D00AD18  8C850000   LW A1, 0(A0)
9D00AD1C  32440FFF   ANDI A0, S2, 4095
9D00AD24  00A42021   ADDU A0, A1, A0
9D00AD44  00121302   SRL V0, S2, 12
9D00AD48  00021080   SLL V0, V0, 2
9D00AD4C  02021021   ADDU V0, S0, V0
9D00AD50  8C440000   LW A0, 0(V0)
9D00AD54  32420FFF   ANDI V0, S2, 4095
9D00AD5C  00821021   ADDU V0, A0, V0
9D00AD8C  00131B02   SRL V1, S3, 12
9D00AD90  00031880   SLL V1, V1, 2
9D00AD94  00751821   ADDU V1, V1, S5
9D00AD98  8C640000   LW A0, 0(V1)
9D00AD9C  32730FFF   ANDI S3, S3, 4095
9D00ADA4  00932021   ADDU A0, A0, S3
9D00AE80  00041302   SRL V0, A0, 12
9D00AE84  00021080   SLL V0, V0, 2
9D00AE88  02021021   ADDU V0, S0, V0
9D00AE8C  8C420000   LW V0, 0(V0)
9D00AE90  30A50FFF   ANDI A1, A1, 4095
9D00AE94  00451021   ADDU V0, V0, A1
9D00AE98  90420000   LBU V0, 0(V0)
9D00AEB8  00131B02   SRL V1, S3, 12
9D00AEBC  00031880   SLL V1, V1, 2
9D00AEC0  00751821   ADDU V1, V1, S5
9D00AEC4  8C630000   LW V1, 0(V1)
9D00AEC8  32730FFF   ANDI S3, S3, 4095
9D00AED0  00731821   ADDU V1, V1, S3
9D00AF0C  00122302   SRL A0, S2, 12
9D00AF10  00042080   SLL A0, A0, 2
9D00AF14  00952021   ADDU A0, A0, S5
9D00AF18  8C850000   LW A1, 0(A0)
9D00AF1C  32440FFF   ANDI A0, S2, 4095
9D00AF24  00A42021   ADDU A0, A1, A0
9D00AFF8  00041302   SRL V0, A0, 12
9D00AFFC  00021080   SLL V0, V0, 2
9D00B000  02021021   ADDU V0, S0, V0
9D00B004  8C420000   LW V0, 0(V0)
9D00B008  30E70FFF   ANDI A3, A3, 4095
9D00B00C  00471021   ADDU V0, V0, A3
9D00B010  90420000   LBU V0, 0(V0)
9D00B058  00131B02   SRL V1, S3, 12
9D00B05C  00031880   SLL V1, V1, 2
9D00B060  00751821   ADDU V1, V1, S5
9D00B064  8C640000   LW A0, 0(V1)
9D00B068  32730FFF   ANDI S3, S3, 4095
9D00B070  00932021   ADDU A0, A0, S3
9D00B124  000F1302   SRL V0, T7, 12
9D00B128  00021080   SLL V0, V0, 2
9D00B12C  02021021   ADDU V0, S0, V0
9D00B130  8C440000   LW A0, 0(V0)
9D00B134  33020FFF   ANDI V0, T8, 4095
9D00B138  00821021   ADDU V0, A0, V0
9D00B13C  90420000   LBU V0, 0(V0)
9D00B1C4  00132302   SRL A0, S3, 12
9D00B1C8  00042080   SLL A0, A0, 2
9D00B1CC  00952021   ADDU A0, A0, S5
9D00B1D0  8C840000   LW A0, 0(A0)
9D00B1D4  32730FFF   ANDI S3, S3, 4095
9D00B1DC  00932021   ADDU A0, A0, S3
9D00B2B0  00041302   SRL V0, A0, 12
9D00B2B4  00021080   SLL V0, V0, 2
9D00B2B8  02021021   ADDU V0, S0, V0
9D00B2BC  8C420000   LW V0, 0(V0)
9D00B2C0  30E70FFF   ANDI A3, A3, 4095
9D00B2C4  00471021   ADDU V0, V0, A3
9D00B2C8  90420000   LBU V0, 0(V0)
9D00B310  00131B02   SRL V1, S3, 12
9D00B314  00031880   SLL V1, V1, 2
9D00B318  00751821   ADDU V1, V1, S5
9D00B31C  8C640000   LW A0, 0(V1)
9D00B320  32730FFF   ANDI S3, S3, 4095
9D00B328  00932021   ADDU A0, A0, S3
9D00B3DC  000F1302   SRL V0, T7, 12
9D00B3E0  00021080   SLL V0, V0, 2
9D00B3E4  02021021   ADDU V0, S0, V0
9D00B3E8  8C440000   LW A0, 0(V0)
9D00B3EC  33020FFF   ANDI V0, T8, 4095
9D00B3F0  00821021   ADDU V0, A0, V0
9D00B3F4  90420000   LBU V0, 0(V0)
9D00B4A4  00131B02   SRL V1, S3, 12
9D00B4A8  00031880   SLL V1, V1, 2
9D00B4AC  00751821   ADDU V1, V1, S5
9D00B4B0  8C640000   LW A0, 0(V1)
9D00B4B4  32730FFF   ANDI S3, S3, 4095
9D00B4BC  00932021   ADDU A0, A0, S3
9D00B4DC  00122302   SRL A0, S2, 12
9D00B4E0  00042080   SLL A0, A0, 2
9D00B4E4  02042021   ADDU A0, S0, A0
9D00B4E8  8C850000   LW A1, 0(A0)
9D00B4EC  32440FFF   ANDI A0, S2, 4095
9D00B4F0  00A42021   ADDU A0, A1, A0
9D00B528  00132302   SRL A0, S3, 12
9D00B52C  00042080   SLL A0, A0, 2
9D00B530  00952021   ADDU A0, A0, S5
9D00B534  8C840000   LW A0, 0(A0)
9D00B538  32730FFF   ANDI S3, S3, 4095
9D00B53C  00932021   ADDU A0, A0, S3
9D00B57C  00122302   SRL A0, S2, 12
9D00B580  00042080   SLL A0, A0, 2
9D00B584  00952021   ADDU A0, A0, S5
9D00B588  8C850000   LW A1, 0(A0)
9D00B58C  32440FFF   ANDI A0, S2, 4095
9D00B594  00A42021   ADDU A0, A1, A0
9D00B640  00041302   SRL V0, A0, 12
9D00B644  00021080   SLL V0, V0, 2
9D00B648  02021021   ADDU V0, S0, V0
9D00B64C  8C420000   LW V0, 0(V0)
9D00B650  30840FFF   ANDI A0, A0, 4095
9D00B654  00441021   ADDU V0, V0, A0
9D00B658  90420000   LBU V0, 0(V0)
9D00B688  00132302   SRL A0, S3, 12
9D00B68C  00042080   SLL A0, A0, 2
9D00B690  00952021   ADDU A0, A0, S5
9D00B694  8C840000   LW A0, 0(A0)
9D00B698  32730FFF   ANDI S3, S3, 4095
9D00B6A0  00932021   ADDU A0, A0, S3
9D00B6C4  00122302   SRL A0, S2, 12
9D00B6C8  00042080   SLL A0, A0, 2
9D00B6CC  02042021   ADDU A0, S0, A0
9D00B6D0  8C850000   LW A1, 0(A0)
9D00B6D4  32440FFF   ANDI A0, S2, 4095
9D00B6DC  00A42021   ADDU A0, A1, A0
9D00B718  00132302   SRL A0, S3, 12
9D00B71C  00042080   SLL A0, A0, 2
9D00B720  02042021   ADDU A0, S0, A0
9D00B724  8C850000   LW A1, 0(A0)
9D00B728  32640FFF   ANDI A0, S3, 4095
9D00B72C  00A42021   ADDU A0, A1, A0
9D00B748  00122302   SRL A0, S2, 12
9D00B74C  00042080   SLL A0, A0, 2
9D00B750  02042021   ADDU A0, S0, A0
9D00B754  8C8F0000   LW T7, 0(A0)
9D00B758  32440FFF   ANDI A0, S2, 4095
9D00B760  01E42021   ADDU A0, T7, A0
9D00B804  00132302   SRL A0, S3, 12
9D00B808  00042080   SLL A0, A0, 2
9D00B80C  00952021   ADDU A0, A0, S5
9D00B810  8C840000   LW A0, 0(A0)
9D00B814  32730FFF   ANDI S3, S3, 4095
9D00B818  00932021   ADDU A0, A0, S3
9D00B8F0  00132302   SRL A0, S3, 12
9D00B8F4  00042080   SLL A0, A0, 2
9D00B8F8  00952021   ADDU A0, A0, S5
9D00B8FC  8C840000   LW A0, 0(A0)
9D00B900  32730FFF   ANDI S3, S3, 4095
9D00B904  00932021   ADDU A0, A0, S3
9D00B920  00121302   SRL V0, S2, 12
9D00B924  00021080   SLL V0, V0, 2
9D00B928  02021021   ADDU V0, S0, V0
9D00B92C  8C440000   LW A0, 0(V0)
9D00B930  32420FFF   ANDI V0, S2, 4095
9D00B934  00821021   ADDU V0, A0, V0
9D00B97C  00132302   SRL A0, S3, 12
9D00B980  00042080   SLL A0, A0, 2
9D00B984  00952021   ADDU A0, A0, S5
9D00B988  8C840000   LW A0, 0(A0)
9D00B98C  32730FFF   ANDI S3, S3, 4095
9D00B994  00932021   ADDU A0, A0, S3
9D00B9B0  00121302   SRL V0, S2, 12
9D00B9B4  00021080   SLL V0, V0, 2
9D00B9B8  02021021   ADDU V0, S0, V0
9D00B9BC  8C440000   LW A0, 0(V0)
9D00B9C0  32420FFF   ANDI V0, S2, 4095
9D00B9C4  00821021   ADDU V0, A0, V0
9D00BA3C  00131B02   SRL V1, S3, 12
9D00BA40  00031880   SLL V1, V1, 2
9D00BA44  00751821   ADDU V1, V1, S5
9D00BA48  8C640000   LW A0, 0(V1)
9D00BA4C  32730FFF   ANDI S3, S3, 4095
9D00BA54  00932021   ADDU A0, A0, S3
9D00BB28  00132302   SRL A0, S3, 12
9D00BB2C  00042080   SLL A0, A0, 2
9D00BB30  00952021   ADDU A0, A0, S5
9D00BB34  8C840000   LW A0, 0(A0)
9D00BB38  32730FFF   ANDI S3, S3, 4095
9D00BB3C  00932021   ADDU A0, A0, S3
9D00BB58  00121302   SRL V0, S2, 12
9D00BB5C  00021080   SLL V0, V0, 2
9D00BB60  02021021   ADDU V0, S0, V0
9D00BB64  8C440000   LW A0, 0(V0)
9D00BB68  32420FFF   ANDI V0, S2, 4095
9D00BB70  00821021   ADDU V0, A0, V0
9D00BBEC  00041302   SRL V0, A0, 12
9D00BBF0  00021080   SLL V0, V0, 2
9D00BBF4  02021021   ADDU V0, S0, V0
9D00BBF8  8C420000   LW V0, 0(V0)
9D00BBFC  30840FFF   ANDI A0, A0, 4095
9D00BC00  00441021   ADDU V0, V0, A0
9D00BC04  90420000   LBU V0, 0(V0)
9D00BC24  00131B02   SRL V1, S3, 12
9D00BC28  00031880   SLL V1, V1, 2
9D00BC2C  00751821   ADDU V1, V1, S5
9D00BC30  8C630000   LW V1, 0(V1)
9D00BC34  32730FFF   ANDI S3, S3, 4095
9D00BC3C  00731821   ADDU V1, V1, S3
9D00BC5C  00121302   SRL V0, S2, 12
9D00BC60  00021080   SLL V0, V0, 2
9D00BC64  02021021   ADDU V0, S0, V0
9D00BC6C  8C450000   LW A1, 0(V0)
9D00BC70  32420FFF   ANDI V0, S2, 4095
9D00BC7C  00A21021   ADDU V0, A1, V0
9D00BC88  90420000   LBU V0, 0(V0)
9D00BC98  00132302   SRL A0, S3, 12
9D00BC9C  00042080   SLL A0, A0, 2
9D00BCA0  00952021   ADDU A0, A0, S5
9D00BCA4  8C840000   LW A0, 0(A0)
9D00BCA8  32730FFF   ANDI S3, S3, 4095
9D00BCB0  00932021   ADDU A0, A0, S3
9D00BCB8  00405021   ADDU T2, V0, ZERO
9D00BCC8  00800008   JR A0
9D00BCCC  00403821   ADDU A3, V0, ZERO
9D00BCD0  00121302   SRL V0, S2, 12
9D00BCD4  00021080   SLL V0, V0, 2
9D00BCD8  02021021   ADDU V0, S0, V0
9D00BCE0  8C450000   LW A1, 0(V0)
9D00BCE4  32420FFF   ANDI V0, S2, 4095
9D00BCF0  00A21021   ADDU V0, A1, V0
9D00BCFC  90420000   LBU V0, 0(V0)
9D00BD0C  00132302   SRL A0, S3, 12
9D00BD10  00042080   SLL A0, A0, 2
9D00BD14  00952021   ADDU A0, A0, S5
9D00BD18  8C840000   LW A0, 0(A0)
9D00BD1C  32730FFF   ANDI S3, S3, 4095
9D00BD24  00932021   ADDU A0, A0, S3
9D00BD2C  0040A021   ADDU S4, V0, ZERO
9D00BD3C  00800008   JR A0
9D00BD40  00403821   ADDU A3, V0, ZERO
9D00BD60  00122302   SRL A0, S2, 12
9D00BD64  00042080   SLL A0, A0, 2
9D00BD68  00952021   ADDU A0, A0, S5
9D00BD6C  8C850000   LW A1, 0(A0)
9D00BD70  32440FFF   ANDI A0, S2, 4095
9D00BD78  00A42021   ADDU A0, A1, A0
9D00BD94  00121302   SRL V0, S2, 12
9D00BD98  00021080   SLL V0, V0, 2
9D00BD9C  02021021   ADDU V0, S0, V0
9D00BDA4  8C440000   LW A0, 0(V0)
9D00BDA8  32420FFF   ANDI V0, S2, 4095
9D00BDB4  00821021   ADDU V0, A0, V0
9D00BDC0  90420000   LBU V0, 0(V0)
9D00BDD0  00131B02   SRL V1, S3, 12
9D00BDD4  00031880   SLL V1, V1, 2
9D00BDD8  00751821   ADDU V1, V1, S5
9D00BDDC  8C630000   LW V1, 0(V1)
9D00BDE0  32730FFF   ANDI S3, S3, 4095
9D00BDE8  00731821   ADDU V1, V1, S3
9D00BDF0  00401821   ADDU V1, V0, ZERO
9D00BE00  00800008   JR A0
9D00BE04  00403821   ADDU A3, V0, ZERO
9D00BE08  00122302   SRL A0, S2, 12
9D00BE0C  00042080   SLL A0, A0, 2
9D00BE10  02042021   ADDU A0, S0, A0
9D00BE14  8C850000   LW A1, 0(A0)
9D00BE18  32440FFF   ANDI A0, S2, 4095
9D00BE1C  00A42021   ADDU A0, A1, A0
9D00BE58  00132302   SRL A0, S3, 12
9D00BE5C  00042080   SLL A0, A0, 2
9D00BE60  00952021   ADDU A0, A0, S5
9D00BE64  8C840000   LW A0, 0(A0)
9D00BE68  32730FFF   ANDI S3, S3, 4095
9D00BE6C  00932021   ADDU A0, A0, S3
9D00BE88  00121302   SRL V0, S2, 12
9D00BE8C  00021080   SLL V0, V0, 2
9D00BE90  02021021   ADDU V0, S0, V0
9D00BE94  8C430000   LW V1, 0(V0)
9D00BE98  32420FFF   ANDI V0, S2, 4095
9D00BE9C  00621021   ADDU V0, V1, V0
9D00BED0  00131B02   SRL V1, S3, 12
9D00BED4  00031880   SLL V1, V1, 2
9D00BED8  00751821   ADDU V1, V1, S5
9D00BEDC  8C630000   LW V1, 0(V1)
9D00BEE0  32730FFF   ANDI S3, S3, 4095
9D00BEE8  00731821   ADDU V1, V1, S3
9D00BFD4  00132302   SRL A0, S3, 12
9D00BFD8  00042080   SLL A0, A0, 2
9D00BFDC  00952021   ADDU A0, A0, S5
9D00BFE0  8C840000   LW A0, 0(A0)
9D00BFE4  32730FFF   ANDI S3, S3, 4095
9D00BFE8  00932021   ADDU A0, A0, S3
9D00C090  00041302   SRL V0, A0, 12
9D00C094  00021080   SLL V0, V0, 2
9D00C098  02021021   ADDU V0, S0, V0
9D00C09C  8C420000   LW V0, 0(V0)
9D00C0A0  30840FFF   ANDI A0, A0, 4095
9D00C0A4  00441021   ADDU V0, V0, A0
9D00C0A8  90420000   LBU V0, 0(V0)
9D00C0C8  00131B02   SRL V1, S3, 12
9D00C0CC  00031880   SLL V1, V1, 2
9D00C0D0  00751821   ADDU V1, V1, S5
9D00C0D4  8C630000   LW V1, 0(V1)
9D00C0D8  32730FFF   ANDI S3, S3, 4095
9D00C0E0  00731821   ADDU V1, V1, S3
9D00C18C  00041302   SRL V0, A0, 12
9D00C190  00021080   SLL V0, V0, 2
9D00C194  02021021   ADDU V0, S0, V0
9D00C198  8C420000   LW V0, 0(V0)
9D00C19C  30840FFF   ANDI A0, A0, 4095
9D00C1A0  00441021   ADDU V0, V0, A0
9D00C1A4  90420000   LBU V0, 0(V0)
9D00C1C4  00132302   SRL A0, S3, 12
9D00C1C8  00042080   SLL A0, A0, 2
9D00C1CC  00952021   ADDU A0, A0, S5
9D00C1D0  8C840000   LW A0, 0(A0)
9D00C1D4  32730FFF   ANDI S3, S3, 4095
9D00C1DC  00932021   ADDU A0, A0, S3
9D00C1FC  00122302   SRL A0, S2, 12
9D00C200  00042080   SLL A0, A0, 2
9D00C204  02042021   ADDU A0, S0, A0
9D00C208  8C850000   LW A1, 0(A0)
9D00C20C  32440FFF   ANDI A0, S2, 4095
9D00C210  00A42021   ADDU A0, A1, A0
9D00C24C  00132302   SRL A0, S3, 12
9D00C250  00042080   SLL A0, A0, 2
9D00C254  00952021   ADDU A0, A0, S5
9D00C258  8C840000   LW A0, 0(A0)
9D00C25C  32730FFF   ANDI S3, S3, 4095
9D00C260  00932021   ADDU A0, A0, S3
9D00C27C  00122302   SRL A0, S2, 12
9D00C280  00042080   SLL A0, A0, 2
9D00C284  02042021   ADDU A0, S0, A0
9D00C288  8C850000   LW A1, 0(A0)
9D00C28C  32440FFF   ANDI A0, S2, 4095
9D00C290  00A42021   ADDU A0, A1, A0
9D00C2CC  00132302   SRL A0, S3, 12
9D00C2D0  00042080   SLL A0, A0, 2
9D00C2D4  00952021   ADDU A0, A0, S5
9D00C2D8  8C840000   LW A0, 0(A0)
9D00C2DC  32730FFF   ANDI S3, S3, 4095
9D00C2E0  00932021   ADDU A0, A0, S3
9D00C2FC  00121302   SRL V0, S2, 12
9D00C300  00021080   SLL V0, V0, 2
9D00C304  02021021   ADDU V0, S0, V0
9D00C308  8C440000   LW A0, 0(V0)
9D00C30C  32420FFF   ANDI V0, S2, 4095
9D00C310  00821021   ADDU V0, A0, V0
9D00C344  00132302   SRL A0, S3, 12
9D00C348  00042080   SLL A0, A0, 2
9D00C34C  00952021   ADDU A0, A0, S5
9D00C350  8C840000   LW A0, 0(A0)
9D00C354  32730FFF   ANDI S3, S3, 4095
9D00C35C  00932021   ADDU A0, A0, S3
9D00C398  00121302   SRL V0, S2, 12
9D00C39C  00021080   SLL V0, V0, 2
9D00C3A0  00551021   ADDU V0, V0, S5
9D00C3A4  8C440000   LW A0, 0(V0)
9D00C3A8  32420FFF   ANDI V0, S2, 4095
9D00C3B0  00821021   ADDU V0, A0, V0
9D00C3D4  00121302   SRL V0, S2, 12
9D00C3D8  00021080   SLL V0, V0, 2
9D00C3DC  02021021   ADDU V0, S0, V0
9D00C3E0  8C440000   LW A0, 0(V0)
9D00C3E4  32420FFF   ANDI V0, S2, 4095
9D00C3E8  00821021   ADDU V0, A0, V0
9D00C41C  00132302   SRL A0, S3, 12
9D00C420  00042080   SLL A0, A0, 2
9D00C424  00952021   ADDU A0, A0, S5
9D00C428  8C840000   LW A0, 0(A0)
9D00C42C  32730FFF   ANDI S3, S3, 4095
9D00C434  00932021   ADDU A0, A0, S3
9D00C4E0  00041302   SRL V0, A0, 12
9D00C4E4  00021080   SLL V0, V0, 2
9D00C4E8  02021021   ADDU V0, S0, V0
9D00C4EC  8C420000   LW V0, 0(V0)
9D00C4F0  30840FFF   ANDI A0, A0, 4095
9D00C4F4  00441021   ADDU V0, V0, A0
9D00C4F8  90420000   LBU V0, 0(V0)
9D00C518  00132302   SRL A0, S3, 12
9D00C51C  00042080   SLL A0, A0, 2
9D00C520  00952021   ADDU A0, A0, S5
9D00C524  8C840000   LW A0, 0(A0)
9D00C528  32730FFF   ANDI S3, S3, 4095
9D00C530  00932021   ADDU A0, A0, S3
9D00CE7C  00047B02   SRL T7, A0, 12
9D00CE80  000F7880   SLL T7, T7, 2
9D00CE84  01F57821   ADDU T7, T7, S5
9D00CE88  8DF80000   LW T8, 0(T7)
9D00CE8C  308F0F00   ANDI T7, A0, 3840
9D00CE90  030F7821   ADDU T7, T8, T7
9D00CE94  30840FFF   ANDI A0, A0, 4095
9D00CE9C  03042021   ADDU A0, T8, A0
9D00CECC  00122B02   SRL A1, S2, 12
9D00CED0  00052880   SLL A1, A1, 2
9D00CED4  02052821   ADDU A1, S0, A1
9D00CED8  8CAF0000   LW T7, 0(A1)
9D00CEDC  32450FFF   ANDI A1, S2, 4095
9D00CEE4  01E52821   ADDU A1, T7, A1
9D00CF84  00021080   SLL V0, V0, 2
9D00CF88  00551021   ADDU V0, V0, S5
9D00CF8C  8C440000   LW A0, 0(V0)
9D00CF90  33020FFF   ANDI V0, T8, 4095
9D00CF94  00821021   ADDU V0, A0, V0
9D00CF98  0B401651   J .LBE4309, .LBB4318
9D00CF9C  90420000   LBU V0, 0(V0)
9D00CFA0  00021080   SLL V0, V0, 2
9D00CFA4  00551021   ADDU V0, V0, S5
9D00CFA8  8C440000   LW A0, 0(V0)
9D00CFAC  33020FFF   ANDI V0, T8, 4095
9D00CFB0  00821021   ADDU V0, A0, V0
9D00CFB4  0B401A15   J .LBE4527, .LBB4536
9D00CFB8  90420000   LBU V0, 0(V0)
9D00CFBC  00021080   SLL V0, V0, 2
9D00CFC0  00551021   ADDU V0, V0, S5
9D00CFC4  8C440000   LW A0, 0(V0)
9D00CFC8  30A20FFF   ANDI V0, A1, 4095
9D00CFCC  00821021   ADDU V0, A0, V0
9D00CFD0  0B401751   J .LBE4372, .LBB4381
9D00CFD4  90420000   LBU V0, 0(V0)
9D00CFD8  00021080   SLL V0, V0, 2
9D00CFDC  00551021   ADDU V0, V0, S5
9D00CFE0  8C420000   LW V0, 0(V0)
9D00CFE4  30840FFF   ANDI A0, A0, 4095
9D00CFE8  00441021   ADDU V0, V0, A0
9D00CFEC  0B4016D7   J .LBE4343
9D00CFF0  90420000   LBU V0, 0(V0)
9D00CFF4  00021080   SLL V0, V0, 2
9D00CFF8  00551021   ADDU V0, V0, S5
9D00CFFC  8C420000   LW V0, 0(V0)
9D00D000  30840FFF   ANDI A0, A0, 4095
9D00D004  00441021   ADDU V0, V0, A0
9D00D008  0B401357   J .LBE4122
9D00D00C  90420000   LBU V0, 0(V0)
9D00D010  00021080   SLL V0, V0, 2
9D00D014  00551021   ADDU V0, V0, S5
9D00D018  8C440000   LW A0, 0(V0)
9D00D01C  31E20FFF   ANDI V0, T7, 4095
9D00D020  00821021   ADDU V0, A0, V0
9D00D024  0B401434   J .LBE4175, .LBB4184
9D00D028  90420000   LBU V0, 0(V0)
9D00D02C  00021080   SLL V0, V0, 2
9D00D030  00551021   ADDU V0, V0, S5
9D00D034  8C440000   LW A0, 0(V0)
9D00D038  33020FFF   ANDI V0, T8, 4095
9D00D03C  00821021   ADDU V0, A0, V0
9D00D040  0B400FB7   J .LBE3912, .LBB3921
9D00D044  90420000   LBU V0, 0(V0)
9D00D048  00021080   SLL V0, V0, 2
9D00D04C  00551021   ADDU V0, V0, S5
9D00D050  8C420000   LW V0, 0(V0)
9D00D054  30840FFF   ANDI A0, A0, 4095
9D00D058  00441021   ADDU V0, V0, A0
9D00D05C  0B402050   J .LBE4891
9D00D060  90420000   LBU V0, 0(V0)
9D00D064  00021080   SLL V0, V0, 2
9D00D068  00551021   ADDU V0, V0, S5
9D00D06C  8C440000   LW A0, 0(V0)
9D00D070  33020FFF   ANDI V0, T8, 4095
9D00D074  00821021   ADDU V0, A0, V0
9D00D078  0B401129   J .LBE3987, .LBB3996
9D00D07C  90420000   LBU V0, 0(V0)
9D00D080  00021080   SLL V0, V0, 2
9D00D084  00551021   ADDU V0, V0, S5
9D00D088  8C440000   LW A0, 0(V0)
9D00D08C  31E20FFF   ANDI V0, T7, 4095
9D00D090  00821021   ADDU V0, A0, V0
9D00D094  0B402091   J .LBE4908, .LBB4917
9D00D098  90420000   LBU V0, 0(V0)
9D00D09C  00021080   SLL V0, V0, 2
9D00D0A0  00551021   ADDU V0, V0, S5
9D00D0A4  8C420000   LW V0, 0(V0)
9D00D0A8  30840FFF   ANDI A0, A0, 4095
9D00D0AC  00441021   ADDU V0, V0, A0
9D00D0B0  0B40306A   J .LBE5863
9D00D0B4  90420000   LBU V0, 0(V0)
9D00D0B8  00021080   SLL V0, V0, 2
9D00D0BC  00551021   ADDU V0, V0, S5
9D00D0C0  8C440000   LW A0, 0(V0)
9D00D0C4  33020FFF   ANDI V0, T8, 4095
9D00D0C8  00821021   ADDU V0, A0, V0
9D00D0CC  0B40229D   J .LBE5040, .LBB5049
9D00D0D0  90420000   LBU V0, 0(V0)
9D00D0D4  00021080   SLL V0, V0, 2
9D00D0D8  00551021   ADDU V0, V0, S5
9D00D0DC  8C420000   LW V0, 0(V0)
9D00D0E0  30840FFF   ANDI A0, A0, 4095
9D00D0E4  00441021   ADDU V0, V0, A0
9D00D0E8  0B400F02   J .LBE3869
9D00D0EC  90420000   LBU V0, 0(V0)
9D00D0F0  00021080   SLL V0, V0, 2
9D00D0F4  00551021   ADDU V0, V0, S5
9D00D0F8  8C420000   LW V0, 0(V0)
9D00D0FC  30840FFF   ANDI A0, A0, 4095
9D00D100  00441021   ADDU V0, V0, A0
9D00D104  0B402F02   J .LBE5756
9D00D108  90420000   LBU V0, 0(V0)
9D00D10C  00021080   SLL V0, V0, 2
9D00D110  00551021   ADDU V0, V0, S5
9D00D114  8C440000   LW A0, 0(V0)
9D00D118  31A20FFF   ANDI V0, T5, 4095
9D00D11C  00821021   ADDU V0, A0, V0
9D00D120  0B402A6F   J .LBE5497, .LBB5506
9D00D124  90420000   LBU V0, 0(V0)
9D00D128  00021080   SLL V0, V0, 2
9D00D12C  00551021   ADDU V0, V0, S5
9D00D130  8C440000   LW A0, 0(V0)
9D00D134  33020FFF   ANDI V0, T8, 4095
9D00D138  00821021   ADDU V0, A0, V0
9D00D13C  0B402CFE   J .LBE5633, .LBB5642
9D00D140  90420000   LBU V0, 0(V0)
9D00D144  00021080   SLL V0, V0, 2
9D00D148  00551021   ADDU V0, V0, S5
9D00D14C  8C420000   LW V0, 0(V0)
9D00D150  30840FFF   ANDI A0, A0, 4095
9D00D154  00441021   ADDU V0, V0, A0
9D00D158  0B400C96   J .LBE3736
9D00D15C  90440000   LBU A0, 0(V0)
9D00D160  00021080   SLL V0, V0, 2
9D00D164  00551021   ADDU V0, V0, S5
9D00D168  8C440000   LW A0, 0(V0)
9D00D16C  31E20FFF   ANDI V0, T7, 4095
9D00D170  00821021   ADDU V0, A0, V0
9D00D174  0B400619   J .LBE3300, .LBB3309
9D00D178  90420000   LBU V0, 0(V0)
9D00D17C  00021080   SLL V0, V0, 2
9D00D180  00551021   ADDU V0, V0, S5
9D00D184  8C420000   LW V0, 0(V0)
9D00D188  30840FFF   ANDI A0, A0, 4095
9D00D18C  00441021   ADDU V0, V0, A0
9D00D190  0B4018A5   J .LBE4454
9D00D194  90420000   LBU V0, 0(V0)
9D00D198  00021080   SLL V0, V0, 2
9D00D19C  00551021   ADDU V0, V0, S5
9D00D1A0  8C440000   LW A0, 0(V0)
9D00D1A4  33020FFF   ANDI V0, T8, 4095
9D00D1A8  00821021   ADDU V0, A0, V0
9D00D1AC  0B40122A   J .LBE4057, .LBB4066
9D00D1B0  90420000   LBU V0, 0(V0)
9D00D1B4  00021080   SLL V0, V0, 2
9D00D1B8  00551021   ADDU V0, V0, S5
9D00D1BC  8C440000   LW A0, 0(V0)
9D00D1C0  31E20FFF   ANDI V0, T7, 4095
9D00D1C4  00821021   ADDU V0, A0, V0
9D00D1C8  0B4027CC   J .LBE5331, .LBB5340
9D00D1CC  90420000   LBU V0, 0(V0)
9D00D1D0  00021080   SLL V0, V0, 2
9D00D1D4  00551021   ADDU V0, V0, S5
9D00D1D8  8C440000   LW A0, 0(V0)
9D00D1DC  31E20FFF   ANDI V0, T7, 4095
9D00D1E0  00821021   ADDU V0, A0, V0
9D00D1E4  0B402868   J .LBE5374, .LBB5383
9D00D1E8  90420000   LBU V0, 0(V0)
9D00D1EC  00021080   SLL V0, V0, 2
9D00D1F0  00551021   ADDU V0, V0, S5
9D00D1F4  8C420000   LW V0, 0(V0)
9D00D1F8  30840FFF   ANDI A0, A0, 4095
9D00D1FC  00441021   ADDU V0, V0, A0
9D00D200  0B40036E   J .LBE3129
9D00D204  90420000   LBU V0, 0(V0)
9D00D208  00021080   SLL V0, V0, 2
9D00D20C  00551021   ADDU V0, V0, S5
9D00D210  8C420000   LW V0, 0(V0)
9D00D214  30840FFF   ANDI A0, A0, 4095
9D00D218  00441021   ADDU V0, V0, A0
9D00D21C  0B4009CC   J .LBE3561
9D00D220  90420000   LBU V0, 0(V0)
9D00D224  00021080   SLL V0, V0, 2
9D00D228  00551021   ADDU V0, V0, S5
9D00D22C  8C440000   LW A0, 0(V0)
9D00D230  30A20FFF   ANDI V0, A1, 4095
9D00D234  00821021   ADDU V0, A0, V0
9D00D238  0B4018E8   J .LBE4471, .LBB4480
9D00D23C  90420000   LBU V0, 0(V0)
9D00D240  00021080   SLL V0, V0, 2
9D00D244  00551021   ADDU V0, V0, S5
9D00D248  8C440000   LW A0, 0(V0)
9D00D24C  31A20FFF   ANDI V0, T5, 4095
9D00D250  00821021   ADDU V0, A0, V0
9D00D254  0B400CE4   J .LBE3759, .LBB3768
9D00D258  90420000   LBU V0, 0(V0)
9D00D25C  00021080   SLL V0, V0, 2
9D00D260  00551021   ADDU V0, V0, S5
9D00D264  8C420000   LW V0, 0(V0)
9D00D268  30840FFF   ANDI A0, A0, 4095
9D00D26C  00441021   ADDU V0, V0, A0
9D00D270  0B4003B0   J .LBE3146
9D00D274  90440000   LBU A0, 0(V0)
9D00D278  00021080   SLL V0, V0, 2
9D00D27C  00551021   ADDU V0, V0, S5
9D00D280  8C440000   LW A0, 0(V0)
9D00D284  33020FFF   ANDI V0, T8, 4095
9D00D288  00821021   ADDU V0, A0, V0
9D00D28C  0B4013D9   J .LBE4149, .LBB4158
9D00D290  90420000   LBU V0, 0(V0)
9D00D294  00021080   SLL V0, V0, 2
9D00D298  00551021   ADDU V0, V0, S5
9D00D29C  8C440000   LW A0, 0(V0)
9D00D2A0  31E20FFF   ANDI V0, T7, 4095
9D00D2A4  00821021   ADDU V0, A0, V0
9D00D2A8  0B4024F5   J .LBE5194, .LBB5203
9D00D2AC  90420000   LBU V0, 0(V0)
9D00D2B0  00021080   SLL V0, V0, 2
9D00D2B4  00551021   ADDU V0, V0, S5
9D00D2B8  8C440000   LW A0, 0(V0)
9D00D2BC  33020FFF   ANDI V0, T8, 4095
9D00D2C0  00821021   ADDU V0, A0, V0
9D00D2C4  0B402402   J .LBE5126, .LBB5135
9D00D2C8  90420000   LBU V0, 0(V0)
9D00D2CC  00021080   SLL V0, V0, 2
9D00D2D0  00551021   ADDU V0, V0, S5
9D00D2D4  8C420000   LW V0, 0(V0)
9D00D2D8  30840FFF   ANDI A0, A0, 4095
9D00D2DC  00441021   ADDU V0, V0, A0
9D00D2E0  0B40217D   J .LBE4970
9D00D2E4  90420000   LBU V0, 0(V0)
9D00D2E8  00021080   SLL V0, V0, 2
9D00D2EC  00551021   ADDU V0, V0, S5
9D00D2F0  8C440000   LW A0, 0(V0)
9D00D2F4  31E20FFF   ANDI V0, T7, 4095
9D00D2F8  00821021   ADDU V0, A0, V0
9D00D2FC  0B40148B   J .LBE4201, .LBB4210
9D00D300  90420000   LBU V0, 0(V0)
9D00D304  00021080   SLL V0, V0, 2
9D00D308  00551021   ADDU V0, V0, S5
9D00D30C  8C440000   LW A0, 0(V0)
9D00D310  31E20FFF   ANDI V0, T7, 4095
9D00D314  00821021   ADDU V0, A0, V0
9D00D318  0B40210D   J .LBE4940, .LBB4949
9D00D31C  90420000   LBU V0, 0(V0)
9D00D320  00021080   SLL V0, V0, 2
9D00D324  00551021   ADDU V0, V0, S5
9D00D328  8C440000   LW A0, 0(V0)
9D00D32C  33020FFF   ANDI V0, T8, 4095
9D00D330  00821021   ADDU V0, A0, V0
9D00D334  0B401E8B   J .LBE4796, .LBB4805
9D00D338  90420000   LBU V0, 0(V0)
9D00D33C  00021080   SLL V0, V0, 2
9D00D340  00551021   ADDU V0, V0, S5
9D00D344  8C420000   LW V0, 0(V0)
9D00D348  30840FFF   ANDI A0, A0, 4095
9D00D34C  00441021   ADDU V0, V0, A0
9D00D350  0B401DA1   J .LBE4723
9D00D354  90420000   LBU V0, 0(V0)
9D00D358  00021080   SLL V0, V0, 2
9D00D35C  00551021   ADDU V0, V0, S5
9D00D360  8C440000   LW A0, 0(V0)
9D00D364  31E20FFF   ANDI V0, T7, 4095
9D00D368  00821021   ADDU V0, A0, V0
9D00D36C  0B4011D1   J .LBE4028, .LBB4037
9D00D370  90420000   LBU V0, 0(V0)
9D00D374  00021080   SLL V0, V0, 2
9D00D378  00551021   ADDU V0, V0, S5
9D00D37C  8C440000   LW A0, 0(V0)
9D00D380  30A20FFF   ANDI V0, A1, 4095
9D00D384  00821021   ADDU V0, A0, V0
9D00D388  0B401078   J .LBE3956
9D00D38C  90420000   LBU V0, 0(V0)
9D00D390  00021080   SLL V0, V0, 2
9D00D394  00551021   ADDU V0, V0, S5
9D00D398  8C440000   LW A0, 0(V0)
9D00D39C  31E20FFF   ANDI V0, T7, 4095
9D00D3A0  00821021   ADDU V0, A0, V0
9D00D3A4  0B4008E9   J .LBE3483, .LBB3492
9D00D3A8  90420000   LBU V0, 0(V0)
9D00D3AC  00021080   SLL V0, V0, 2
9D00D3B0  00551021   ADDU V0, V0, S5
9D00D3B4  8C440000   LW A0, 0(V0)
9D00D3B8  31E20FFF   ANDI V0, T7, 4095
9D00D3BC  00821021   ADDU V0, A0, V0
9D00D3C0  0B40054D   J .LBE3254, .LBB3263
9D00D3C4  90420000   LBU V0, 0(V0)
9D00D3C8  00021080   SLL V0, V0, 2
9D00D3CC  00551021   ADDU V0, V0, S5
9D00D3D0  8C440000   LW A0, 0(V0)
9D00D3D4  31E20FFF   ANDI V0, T7, 4095
9D00D3D8  00821021   ADDU V0, A0, V0
9D00D3DC  0B400888   J .LBE3457, .LBB3466
9D00D3E0  90420000   LBU V0, 0(V0)
9D00D3E4  00021080   SLL V0, V0, 2
9D00D3E8  00551021   ADDU V0, V0, S5
9D00D3EC  8C440000   LW A0, 0(V0)
9D00D3F0  33020FFF   ANDI V0, T8, 4095
9D00D3F4  00821021   ADDU V0, A0, V0
9D00D3F8  0B400941   J .LBE3509, .LBB3518
9D00D3FC  90420000   LBU V0, 0(V0)
9D00D400  00021080   SLL V0, V0, 2
9D00D404  00551021   ADDU V0, V0, S5
9D00D408  8C420000   LW V0, 0(V0)
9D00D40C  30840FFF   ANDI A0, A0, 4095
9D00D410  00441021   ADDU V0, V0, A0
9D00D414  0B400451   J .LBE3189
9D00D418  90420000   LBU V0, 0(V0)
9D00D41C  00021080   SLL V0, V0, 2
9D00D420  00551021   ADDU V0, V0, S5
9D00D424  8C440000   LW A0, 0(V0)
9D00D428  31E20FFF   ANDI V0, T7, 4095
9D00D42C  00821021   ADDU V0, A0, V0
9D00D430  0B4003FC   J .LBE3163, .LBB3172
9D00D434  90420000   LBU V0, 0(V0)
9D00D438  00021080   SLL V0, V0, 2
9D00D43C  00551021   ADDU V0, V0, S5
9D00D440  8C440000   LW A0, 0(V0)
9D00D444  31E20FFF   ANDI V0, T7, 4095
9D00D448  00821021   ADDU V0, A0, V0
9D00D44C  0B401A86   J .LBE4561, .LBB4570
9D00D450  90420000   LBU V0, 0(V0)
9D00D454  00021080   SLL V0, V0, 2
9D00D458  00551021   ADDU V0, V0, S5
9D00D45C  8C440000   LW A0, 0(V0)
9D00D460  31E20FFF   ANDI V0, T7, 4095
9D00D464  00821021   ADDU V0, A0, V0
9D00D468  0B401BC4   J .LBE4625, .LBB4634
9D00D46C  90420000   LBU V0, 0(V0)
9D00D470  00021080   SLL V0, V0, 2
9D00D474  00551021   ADDU V0, V0, S5
9D00D478  8C440000   LW A0, 0(V0)
9D00D47C  31E20FFF   ANDI V0, T7, 4095
9D00D480  00821021   ADDU V0, A0, V0
9D00D484  0B401598   J .LBE4257, .LBB4266
9D00D488  90420000   LBU V0, 0(V0)
9D00D48C  00021080   SLL V0, V0, 2
9D00D490  00551021   ADDU V0, V0, S5
9D00D494  8C440000   LW A0, 0(V0)
9D00D498  31E20FFF   ANDI V0, T7, 4095
9D00D49C  00821021   ADDU V0, A0, V0
9D00D4A0  0B400832   J .LBE3431, .LBB3440
9D00D4A4  90420000   LBU V0, 0(V0)
9D00D4A8  00021080   SLL V0, V0, 2
9D00D4AC  00551021   ADDU V0, V0, S5
9D00D4B0  8C420000   LW V0, 0(V0)
9D00D4B4  30840FFF   ANDI A0, A0, 4095
9D00D4B8  00441021   ADDU V0, V0, A0
9D00D4BC  0B400724   J .LBE3358
9D00D4C0  90420000   LBU V0, 0(V0)
9D00D4C4  00021080   SLL V0, V0, 2
9D00D4C8  00551021   ADDU V0, V0, S5
9D00D4CC  8C440000   LW A0, 0(V0)
9D00D4D0  33020FFF   ANDI V0, T8, 4095
9D00D4D4  00821021   ADDU V0, A0, V0
9D00D4D8  0B4007D7   J .LBE3405, .LBB3414
9D00D4DC  90420000   LBU V0, 0(V0)
9D00D4E0  00021080   SLL V0, V0, 2
9D00D4E4  00551021   ADDU V0, V0, S5
9D00D4E8  8C440000   LW A0, 0(V0)
9D00D4EC  31220FFF   ANDI V0, T1, 4095
9D00D4F0  00821021   ADDU V0, A0, V0
9D00D4F4  0B4028BD   J .LBE5400, .LBB5409
9D00D4F8  90420000   LBU V0, 0(V0)
9D00D4FC  00021080   SLL V0, V0, 2
9D00D500  00551021   ADDU V0, V0, S5
9D00D504  8C440000   LW A0, 0(V0)
9D00D508  33020FFF   ANDI V0, T8, 4095
9D00D50C  00821021   ADDU V0, A0, V0
9D00D510  0B402C50   J .LBE5593, .LBB5602
9D00D514  90420000   LBU V0, 0(V0)
9D00D518  00021080   SLL V0, V0, 2
9D00D51C  00551021   ADDU V0, V0, S5
9D00D520  8C420000   LW V0, 0(V0)
9D00D524  30840FFF   ANDI A0, A0, 4095
9D00D528  00441021   ADDU V0, V0, A0
9D00D52C  0B402826   J .LBE5357
9D00D530  90420000   LBU V0, 0(V0)
9D00D534  00021080   SLL V0, V0, 2
9D00D538  00551021   ADDU V0, V0, S5
9D00D53C  8C420000   LW V0, 0(V0)
9D00D540  30840FFF   ANDI A0, A0, 4095
9D00D544  00441021   ADDU V0, V0, A0
9D00D548  0B40302B   J .LBE5846
9D00D54C  90420000   LBU V0, 0(V0)
9D00D550  00021080   SLL V0, V0, 2
9D00D554  00551021   ADDU V0, V0, S5
9D00D558  8C420000   LW V0, 0(V0)
9D00D55C  30840FFF   ANDI A0, A0, 4095
9D00D560  00441021   ADDU V0, V0, A0
9D00D564  0B400B27   J .LBE3641
9D00D568  90420000   LBU V0, 0(V0)
9D00D56C  00021080   SLL V0, V0, 2
9D00D570  00551021   ADDU V0, V0, S5
9D00D574  8C440000   LW A0, 0(V0)
9D00D578  31220FFF   ANDI V0, T1, 4095
9D00D57C  00821021   ADDU V0, A0, V0
9D00D580  0B400B6B   J .LBE3664, .LBB3673
9D00D584  90420000   LBU V0, 0(V0)
9D00D588  00021080   SLL V0, V0, 2
9D00D58C  00551021   ADDU V0, V0, S5
9D00D590  8C420000   LW V0, 0(V0)
9D00D594  30840FFF   ANDI A0, A0, 4095
9D00D598  00441021   ADDU V0, V0, A0
9D00D59C  0B40313F   J .LBE5904
9D00D5A0  90420000   LBU V0, 0(V0)
9D00D5A4  00021080   SLL V0, V0, 2
9D00D5A8  00551021   ADDU V0, V0, S5
9D00D5AC  8C440000   LW A0, 0(V0)
9D00D5B0  31E20FFF   ANDI V0, T7, 4095
9D00D5B4  00821021   ADDU V0, A0, V0
9D00D5B8  0B40220D   J .LBE4997, .LBB5006
9D00D5BC  90420000   LBU V0, 0(V0)
9D00D5C0  00021080   SLL V0, V0, 2
9D00D5C4  00551021   ADDU V0, V0, S5
9D00D5C8  8C440000   LW A0, 0(V0)
9D00D5CC  33020FFF   ANDI V0, T8, 4095
9D00D5D0  00821021   ADDU V0, A0, V0
9D00D5D4  0B402366   J .LBE5090, .LBB5099
9D00D5D8  90420000   LBU V0, 0(V0)
9D00D5DC  00021080   SLL V0, V0, 2
9D00D5E0  00551021   ADDU V0, V0, S5
9D00D5E4  8C420000   LW V0, 0(V0)
9D00D5E8  30840FFF   ANDI A0, A0, 4095
9D00D5EC  00441021   ADDU V0, V0, A0
9D00D5F0  0B402591   J .LBE5234
9D00D5F4  90420000   LBU V0, 0(V0)
9D00D5F8  00021080   SLL V0, V0, 2
9D00D5FC  00551021   ADDU V0, V0, S5
9D00D600  8C440000   LW A0, 0(V0)
9D00D604  31E20FFF   ANDI V0, T7, 4095
9D00D608  00821021   ADDU V0, A0, V0
9D00D60C  0B401DE4   J .LBE4746, .LBB4755
9D00D610  90420000   LBU V0, 0(V0)
9D00D614  00021080   SLL V0, V0, 2
9D00D618  00551021   ADDU V0, V0, S5
9D00D61C  8C440000   LW A0, 0(V0)
9D00D620  31E20FFF   ANDI V0, T7, 4095
9D00D624  00821021   ADDU V0, A0, V0
9D00D628  0B40245C   J .LBE5158, .LBB5167
9D00D62C  90420000   LBU V0, 0(V0)
9D00D630  00021080   SLL V0, V0, 2
9D00D634  00551021   ADDU V0, V0, S5
9D00D638  8C440000   LW A0, 0(V0)
9D00D63C  33020FFF   ANDI V0, T8, 4095
9D00D640  00821021   ADDU V0, A0, V0
9D00D644  0B400A5C   J .LBE3590, .LBB3599
9D00D648  90420000   LBU V0, 0(V0)
9D00D64C  00021080   SLL V0, V0, 2
9D00D650  00551021   ADDU V0, V0, S5
9D00D654  8C420000   LW V0, 0(V0)
9D00D658  30840FFF   ANDI A0, A0, 4095
9D00D65C  00441021   ADDU V0, V0, A0
9D00D660  0B402D97   J .LBE5669
9D00D664  90420000   LBU V0, 0(V0)
9D010458  00401821   ADDU V1, V0, ZERO
9D01045C  7C042420   SEB A0, A0
9D010460  7C094C20   SEB T1, T1
9D010464  00403821   ADDU A3, V0, ZERO
9D010468  8FAB0018   LW T3, 24(SP)
9D01046C  0B400176   J .L116
9D010470  8FAE0014   LW T6, 20(SP)
9D010474  7C023004   INS V0, ZERO, 0, 7
9D010478  35290020   ORI T1, T1, 32
9D01047C  7C022420   SEB A0, V0
9D010480  7C094C20   SEB T1, T1
9D010484  8FAB0018   LW T3, 24(SP)
9D010488  0B400176   J .L116
9D01048C  8FAE0014   LW T6, 20(SP)
9D010490  7C023004   INS V0, ZERO, 0, 7
9D010494  35290020   ORI T1, T1, 32
9D010498  7C022420   SEB A0, V0
9D01049C  7C094C20   SEB T1, T1
9D0104A0  8FAB0018   LW T3, 24(SP)
9D0104A4  0B400176   J .L116
9D0104A8  8FAE0014   LW T6, 20(SP)
9D0104AC  240EFF80   ADDIU T6, ZERO, -128
9D0104B0  004E2024   AND A0, V0, T6
9D0104B4  35290020   ORI T1, T1, 32
9D0104B8  7C042420   SEB A0, A0
9D0104BC  7C094C20   SEB T1, T1
9D010920  0040A021   ADDU S4, V0, ZERO
9D010924  7C042420   SEB A0, A0
9D010928  7C094C20   SEB T1, T1
9D01092C  00403821   ADDU A3, V0, ZERO
9D010930  8FAB0018   LW T3, 24(SP)
9D010934  0B400176   J .L116
9D010938  8FAE0014   LW T6, 20(SP)
9D01093C  240EFF80   ADDIU T6, ZERO, -128
9D010940  004E2024   AND A0, V0, T6
9D010944  35290020   ORI T1, T1, 32
9D010EB0  00405021   ADDU T2, V0, ZERO
9D010EB4  7C042420   SEB A0, A0
9D010EB8  7C094C20   SEB T1, T1
9D010EBC  00403821   ADDU A3, V0, ZERO
9D010EC0  8FAB0018   LW T3, 24(SP)
9D010EC4  0B400176   J .L116
9D010EC8  8FAE0014   LW T6, 20(SP)
9D010ECC  240EFF80   ADDIU T6, ZERO, -128
9D010ED0  004E2024   AND A0, V0, T6
9D010ED4  35290020   ORI T1, T1, 32
9D010ED8  7C042420   SEB A0, A0
9D010EDC  7C094C20   SEB T1, T1
1196:                }
1197:                
1198:                INLINE void bank_writebyte(register uint32 address, register uint8 value)
1199:                {
1200:                   cpu.mem_page[address >> NES6502_BANKSHIFT][address & NES6502_BANKMASK] = value;
9D001030  000F2302   SRL A0, T7, 12
9D001034  00042080   SLL A0, A0, 2
9D001038  02042021   ADDU A0, S0, A0
9D00103C  8C840000   LW A0, 0(A0)
9D001040  31EF0FFF   ANDI T7, T7, 4095
9D001044  008F2021   ADDU A0, A0, T7
9D001048  A0820000   SB V0, 0(A0)
9D001578  00091302   SRL V0, T1, 12
9D00157C  00021080   SLL V0, V0, 2
9D001580  02021021   ADDU V0, S0, V0
9D001584  8C420000   LW V0, 0(V0)
9D001588  31EF0FFF   ANDI T7, T7, 4095
9D00158C  004F1021   ADDU V0, V0, T7
9D001590  A0580000   SB T8, 0(V0)
9D0018A4  00072302   SRL A0, A3, 12
9D0018A8  00042080   SLL A0, A0, 2
9D0018AC  02042021   ADDU A0, S0, A0
9D0018B0  8C840000   LW A0, 0(A0)
9D0018B4  31EF0FFF   ANDI T7, T7, 4095
9D0018B8  008F2021   ADDU A0, A0, T7
9D0018BC  A0820000   SB V0, 0(A0)
9D001B30  00042B02   SRL A1, A0, 12
9D001B34  00052880   SLL A1, A1, 2
9D001B38  02052821   ADDU A1, S0, A1
9D001B3C  8CA50000   LW A1, 0(A1)
9D001B40  30840FFF   ANDI A0, A0, 4095
9D001B44  00A42021   ADDU A0, A1, A0
9D001B48  A08A0000   SB T2, 0(A0)
9D001FA0  000F2302   SRL A0, T7, 12
9D001FA4  00042080   SLL A0, A0, 2
9D001FA8  02042021   ADDU A0, S0, A0
9D001FAC  8C840000   LW A0, 0(A0)
9D001FB0  33180FFF   ANDI T8, T8, 4095
9D001FB4  00982021   ADDU A0, A0, T8
9D001FB8  A0820000   SB V0, 0(A0)
9D00210C  000F2302   SRL A0, T7, 12
9D002110  00042080   SLL A0, A0, 2
9D002114  02042021   ADDU A0, S0, A0
9D002118  8C840000   LW A0, 0(A0)
9D00211C  31EF0FFF   ANDI T7, T7, 4095
9D002120  008F2021   ADDU A0, A0, T7
9D002124  A0820000   SB V0, 0(A0)
9D002264  000F1302   SRL V0, T7, 12
9D002268  00021080   SLL V0, V0, 2
9D00226C  02021021   ADDU V0, S0, V0
9D002270  8C420000   LW V0, 0(V0)
9D002274  31EF0FFF   ANDI T7, T7, 4095
9D002278  004F1021   ADDU V0, V0, T7
9D00227C  A0580000   SB T8, 0(V0)
9D0023E8  00072302   SRL A0, A3, 12
9D0023EC  00042080   SLL A0, A0, 2
9D0023F0  02042021   ADDU A0, S0, A0
9D0023F4  8C840000   LW A0, 0(A0)
9D0023F8  31EF0FFF   ANDI T7, T7, 4095
9D0023FC  008F2021   ADDU A0, A0, T7
9D002400  A0820000   SB V0, 0(A0)
9D002548  000F2302   SRL A0, T7, 12
9D00254C  00042080   SLL A0, A0, 2
9D002550  02042021   ADDU A0, S0, A0
9D002554  8C840000   LW A0, 0(A0)
9D002558  33180FFF   ANDI T8, T8, 4095
9D00255C  00982021   ADDU A0, A0, T8
9D002560  A0820000   SB V0, 0(A0)
9D0029B8  00182302   SRL A0, T8, 12
9D0029BC  00042080   SLL A0, A0, 2
9D0029C0  02042021   ADDU A0, S0, A0
9D0029C4  8C840000   LW A0, 0(A0)
9D0029C8  33180FFF   ANDI T8, T8, 4095
9D0029CC  00982021   ADDU A0, A0, T8
9D0029D0  A0820000   SB V0, 0(A0)
9D002DF0  00091302   SRL V0, T1, 12
9D002DF4  00021080   SLL V0, V0, 2
9D002DF8  02021021   ADDU V0, S0, V0
9D002DFC  8C420000   LW V0, 0(V0)
9D002E00  31290FFF   ANDI T1, T1, 4095
9D002E04  00491021   ADDU V0, V0, T1
9D002E08  A04F0000   SB T7, 0(V0)
9D0030B8  00042302   SRL A0, A0, 12
9D0030BC  00042080   SLL A0, A0, 2
9D0030C0  02042021   ADDU A0, S0, A0
9D0030C4  8C840000   LW A0, 0(A0)
9D0030C8  33390FFF   ANDI T9, T9, 4095
9D0030CC  00992021   ADDU A0, A0, T9
9D0030D0  A0850000   SB A1, 0(A0)
9D0033D4  000D1302   SRL V0, T5, 12
9D0033D8  00021080   SLL V0, V0, 2
9D0033DC  02021021   ADDU V0, S0, V0
9D0033E0  8C420000   LW V0, 0(V0)
9D0033E4  31AD0FFF   ANDI T5, T5, 4095
9D0033E8  004D1021   ADDU V0, V0, T5
9D0033EC  A04F0000   SB T7, 0(V0)
9D003800  00042B02   SRL A1, A0, 12
9D003804  00052880   SLL A1, A1, 2
9D003808  02052821   ADDU A1, S0, A1
9D00380C  8CA50000   LW A1, 0(A1)
9D003810  30840FFF   ANDI A0, A0, 4095
9D003814  00A42021   ADDU A0, A1, A0
9D003818  A0830000   SB V1, 0(A0)
9D0038F4  00047B02   SRL T7, A0, 12
9D0038F8  000F7880   SLL T7, T7, 2
9D0038FC  020F7821   ADDU T7, S0, T7
9D003900  8DEF0000   LW T7, 0(T7)
9D003904  30840FFF   ANDI A0, A0, 4095
9D003908  01E42021   ADDU A0, T7, A0
9D00390C  A0850000   SB A1, 0(A0)
9D003DC4  00042302   SRL A0, A0, 12
9D003DC8  00042080   SLL A0, A0, 2
9D003DCC  02042021   ADDU A0, S0, A0
9D003DD0  8C840000   LW A0, 0(A0)
9D003DD4  33180FFF   ANDI T8, T8, 4095
9D003DD8  00982021   ADDU A0, A0, T8
9D003DDC  A0830000   SB V1, 0(A0)
9D003F24  00182302   SRL A0, T8, 12
9D003F28  00042080   SLL A0, A0, 2
9D003F2C  02042021   ADDU A0, S0, A0
9D003F30  8C840000   LW A0, 0(A0)
9D003F34  33180FFF   ANDI T8, T8, 4095
9D003F38  00982021   ADDU A0, A0, T8
9D003F3C  A0820000   SB V0, 0(A0)
9D004224  000D1302   SRL V0, T5, 12
9D0044EC  000F2302   SRL A0, T7, 12
9D0044F0  00042080   SLL A0, A0, 2
9D0044F4  02042021   ADDU A0, S0, A0
9D0044F8  8C840000   LW A0, 0(A0)
9D0044FC  33180FFF   ANDI T8, T8, 4095
9D004500  00982021   ADDU A0, A0, T8
9D004504  A0820000   SB V0, 0(A0)
9D00478C  00072302   SRL A0, A3, 12
9D004790  00042080   SLL A0, A0, 2
9D004794  02042021   ADDU A0, S0, A0
9D004798  8C840000   LW A0, 0(A0)
9D00479C  31EF0FFF   ANDI T7, T7, 4095
9D0047A0  008F2021   ADDU A0, A0, T7
9D0047A4  A0820000   SB V0, 0(A0)
9D0048F0  000F2302   SRL A0, T7, 12
9D0048F4  00042080   SLL A0, A0, 2
9D0048F8  02042021   ADDU A0, S0, A0
9D0048FC  8C840000   LW A0, 0(A0)
9D004900  33180FFF   ANDI T8, T8, 4095
9D004904  00982021   ADDU A0, A0, T8
9D004908  A0820000   SB V0, 0(A0)
9D004FA8  000F2302   SRL A0, T7, 12
9D004FAC  00042080   SLL A0, A0, 2
9D004FB0  02042021   ADDU A0, S0, A0
9D004FB4  8C840000   LW A0, 0(A0)
9D004FB8  33180FFF   ANDI T8, T8, 4095
9D004FBC  00982021   ADDU A0, A0, T8
9D004FC0  A0820000   SB V0, 0(A0)
9D005110  00072302   SRL A0, A3, 12
9D005114  00042080   SLL A0, A0, 2
9D005118  02042021   ADDU A0, S0, A0
9D00511C  8C840000   LW A0, 0(A0)
9D005120  31EF0FFF   ANDI T7, T7, 4095
9D005124  008F2021   ADDU A0, A0, T7
9D005128  A0820000   SB V0, 0(A0)
9D005270  00091302   SRL V0, T1, 12
9D005274  00021080   SLL V0, V0, 2
9D005278  02021021   ADDU V0, S0, V0
9D00527C  8C420000   LW V0, 0(V0)
9D005280  31EF0FFF   ANDI T7, T7, 4095
9D005284  004F1021   ADDU V0, V0, T7
9D005288  A0580000   SB T8, 0(V0)
9D0056AC  000F2302   SRL A0, T7, 12
9D0056B0  00042080   SLL A0, A0, 2
9D0056B4  02042021   ADDU A0, S0, A0
9D0056B8  8C840000   LW A0, 0(A0)
9D0056BC  31EF0FFF   ANDI T7, T7, 4095
9D0056C0  008F2021   ADDU A0, A0, T7
9D0056C4  A0820000   SB V0, 0(A0)
9D005990  000F2302   SRL A0, T7, 12
9D005994  00042080   SLL A0, A0, 2
9D005998  02042021   ADDU A0, S0, A0
9D00599C  8C840000   LW A0, 0(A0)
9D0059A0  33180FFF   ANDI T8, T8, 4095
9D0059A4  00982021   ADDU A0, A0, T8
9D0059A8  A0820000   SB V0, 0(A0)
9D005D88  000D1302   SRL V0, T5, 12
9D005D8C  00021080   SLL V0, V0, 2
9D005D90  02021021   ADDU V0, S0, V0
9D005D94  8C420000   LW V0, 0(V0)
9D005D98  30A50FFF   ANDI A1, A1, 4095
9D005D9C  00451021   ADDU V0, V0, A1
9D005DA0  A04F0000   SB T7, 0(V0)
9D005FF8  00042302   SRL A0, A0, 12
9D005FFC  00042080   SLL A0, A0, 2
9D006000  02042021   ADDU A0, S0, A0
9D006004  8C840000   LW A0, 0(A0)
9D006008  33390FFF   ANDI T9, T9, 4095
9D00600C  00992021   ADDU A0, A0, T9
9D006010  A0850000   SB A1, 0(A0)
9D0063E4  000D1302   SRL V0, T5, 12
9D0063E8  00021080   SLL V0, V0, 2
9D0063EC  02021021   ADDU V0, S0, V0
9D0063F0  8C420000   LW V0, 0(V0)
9D0063F4  30A50FFF   ANDI A1, A1, 4095
9D0063F8  00451021   ADDU V0, V0, A1
9D0063FC  A04F0000   SB T7, 0(V0)
9D0068A0  000F2302   SRL A0, T7, 12
9D0068A4  00042080   SLL A0, A0, 2
9D0068A8  02042021   ADDU A0, S0, A0
9D0068AC  8C840000   LW A0, 0(A0)
9D0068B0  33180FFF   ANDI T8, T8, 4095
9D0068B4  00982021   ADDU A0, A0, T8
9D0068B8  A0820000   SB V0, 0(A0)
9D006A5C  000F1302   SRL V0, T7, 12
9D006A60  00021080   SLL V0, V0, 2
9D006A64  02021021   ADDU V0, S0, V0
9D006A68  8C420000   LW V0, 0(V0)
9D006A6C  31EF0FFF   ANDI T7, T7, 4095
9D006A70  004F1021   ADDU V0, V0, T7
9D006A74  A0580000   SB T8, 0(V0)
9D006F5C  000F2302   SRL A0, T7, 12
9D006F60  00042080   SLL A0, A0, 2
9D006F64  02042021   ADDU A0, S0, A0
9D006F68  8C840000   LW A0, 0(A0)
9D006F6C  31EF0FFF   ANDI T7, T7, 4095
9D006F70  008F2021   ADDU A0, A0, T7
9D006F74  A0820000   SB V0, 0(A0)
9D0077D4  000F1302   SRL V0, T7, 12
9D0077D8  00021080   SLL V0, V0, 2
9D0077DC  02021021   ADDU V0, S0, V0
9D0077E0  8C420000   LW V0, 0(V0)
9D0077E4  31EF0FFF   ANDI T7, T7, 4095
9D0077E8  004F1021   ADDU V0, V0, T7
9D0077EC  A0580000   SB T8, 0(V0)
9D007A74  000F2302   SRL A0, T7, 12
9D007A78  00042080   SLL A0, A0, 2
9D007A7C  02042021   ADDU A0, S0, A0
9D007A80  8C840000   LW A0, 0(A0)
9D007A84  33180FFF   ANDI T8, T8, 4095
9D007A88  00982021   ADDU A0, A0, T8
9D007A8C  A0820000   SB V0, 0(A0)
9D008288  000F1302   SRL V0, T7, 12
9D00828C  00021080   SLL V0, V0, 2
9D008290  02021021   ADDU V0, S0, V0
9D008294  8C420000   LW V0, 0(V0)
9D008298  31EF0FFF   ANDI T7, T7, 4095
9D00829C  004F1021   ADDU V0, V0, T7
9D0082A0  A0580000   SB T8, 0(V0)
9D008474  000F2302   SRL A0, T7, 12
9D008478  00042080   SLL A0, A0, 2
9D00847C  02042021   ADDU A0, S0, A0
9D008480  8C840000   LW A0, 0(A0)
9D008484  31EF0FFF   ANDI T7, T7, 4095
9D008488  008F2021   ADDU A0, A0, T7
9D00848C  A0820000   SB V0, 0(A0)
9D00887C  000F2302   SRL A0, T7, 12
9D008880  00042080   SLL A0, A0, 2
9D008884  02042021   ADDU A0, S0, A0
9D008888  8C840000   LW A0, 0(A0)
9D00888C  31EF0FFF   ANDI T7, T7, 4095
9D008890  008F2021   ADDU A0, A0, T7
9D008894  A0820000   SB V0, 0(A0)
9D008AB4  000F2302   SRL A0, T7, 12
9D008AB8  00042080   SLL A0, A0, 2
9D008ABC  02042021   ADDU A0, S0, A0
9D008AC0  8C840000   LW A0, 0(A0)
9D008AC4  33180FFF   ANDI T8, T8, 4095
9D008AC8  00982021   ADDU A0, A0, T8
9D008ACC  A0820000   SB V0, 0(A0)
9D008DD8  000F2302   SRL A0, T7, 12
9D008DDC  00042080   SLL A0, A0, 2
9D008DE0  02042021   ADDU A0, S0, A0
9D008DE4  8C840000   LW A0, 0(A0)
9D008DE8  33180FFF   ANDI T8, T8, 4095
9D008DEC  00982021   ADDU A0, A0, T8
9D008DF0  A0820000   SB V0, 0(A0)
9D009048  000F2302   SRL A0, T7, 12
9D00904C  00042080   SLL A0, A0, 2
9D009050  02042021   ADDU A0, S0, A0
9D009054  8C840000   LW A0, 0(A0)
9D009058  33180FFF   ANDI T8, T8, 4095
9D00905C  00982021   ADDU A0, A0, T8
9D009060  A0820000   SB V0, 0(A0)
9D0091BC  000F2302   SRL A0, T7, 12
9D0091C0  00042080   SLL A0, A0, 2
9D0091C4  02042021   ADDU A0, S0, A0
9D0091C8  8C840000   LW A0, 0(A0)
9D0091CC  31EF0FFF   ANDI T7, T7, 4095
9D0091D0  008F2021   ADDU A0, A0, T7
9D0091D4  A0820000   SB V0, 0(A0)
9D009414  00072302   SRL A0, A3, 12
9D009418  00042080   SLL A0, A0, 2
9D00941C  02042021   ADDU A0, S0, A0
9D009420  8C840000   LW A0, 0(A0)
9D009424  31EF0FFF   ANDI T7, T7, 4095
9D009428  008F2021   ADDU A0, A0, T7
9D00942C  A0820000   SB V0, 0(A0)
9D009F74  00091302   SRL V0, T1, 12
9D009F78  00021080   SLL V0, V0, 2
9D009F7C  02021021   ADDU V0, S0, V0
9D009F80  8C420000   LW V0, 0(V0)
9D009F84  31EF0FFF   ANDI T7, T7, 4095
9D009F88  004F1021   ADDU V0, V0, T7
9D009F8C  A0580000   SB T8, 0(V0)
9D00A1E0  000F2302   SRL A0, T7, 12
9D00A1E4  00042080   SLL A0, A0, 2
9D00A1E8  02042021   ADDU A0, S0, A0
9D00A1EC  8C840000   LW A0, 0(A0)
9D00A1F0  31EF0FFF   ANDI T7, T7, 4095
9D00A1F4  008F2021   ADDU A0, A0, T7
9D00A1F8  A0820000   SB V0, 0(A0)
9D00A338  00091302   SRL V0, T1, 12
9D00A33C  00021080   SLL V0, V0, 2
9D00A340  02021021   ADDU V0, S0, V0
9D00A344  8C420000   LW V0, 0(V0)
9D00A348  31290FFF   ANDI T1, T1, 4095
9D00A34C  00491021   ADDU V0, V0, T1
9D00A350  A04F0000   SB T7, 0(V0)
9D00A4D8  00042302   SRL A0, A0, 12
9D00A4DC  00042080   SLL A0, A0, 2
9D00A4E0  02042021   ADDU A0, S0, A0
9D00A4E4  8C840000   LW A0, 0(A0)
9D00A4E8  33390FFF   ANDI T9, T9, 4095
9D00A4EC  00992021   ADDU A0, A0, T9
9D00A4F0  A0850000   SB A1, 0(A0)
9D00A5C4  00042302   SRL A0, A0, 12
9D00A5C8  00042080   SLL A0, A0, 2
9D00A5CC  02042021   ADDU A0, S0, A0
9D00A5D0  8C840000   LW A0, 0(A0)
9D00A5D4  33180FFF   ANDI T8, T8, 4095
9D00A5D8  00982021   ADDU A0, A0, T8
9D00A5DC  A0830000   SB V1, 0(A0)
9D00A6C0  00042302   SRL A0, A0, 12
9D00A6C4  00042080   SLL A0, A0, 2
9D00A6C8  02042021   ADDU A0, S0, A0
9D00A6CC  8C840000   LW A0, 0(A0)
9D00A6D0  33390FFF   ANDI T9, T9, 4095
9D00A6D4  00992021   ADDU A0, A0, T9
9D00A6D8  A0850000   SB A1, 0(A0)
9D00AA00  000D1302   SRL V0, T5, 12
9D00AA04  00021080   SLL V0, V0, 2
9D00AA08  02021021   ADDU V0, S0, V0
9D00AA0C  8C420000   LW V0, 0(V0)
9D00AA10  31AD0FFF   ANDI T5, T5, 4095
9D00AA14  004D1021   ADDU V0, V0, T5
9D00AA18  A04F0000   SB T7, 0(V0)
9D00ABF8  00042B02   SRL A1, A0, 12
9D00ABFC  00052880   SLL A1, A1, 2
9D00AC00  02052821   ADDU A1, S0, A1
9D00AC04  8CA50000   LW A1, 0(A1)
9D00AC08  30840FFF   ANDI A0, A0, 4095
9D00AC0C  00A42021   ADDU A0, A1, A0
9D00AC10  A0940000   SB S4, 0(A0)
9D00B18C  000F2302   SRL A0, T7, 12
9D00B190  00042080   SLL A0, A0, 2
9D00B194  02042021   ADDU A0, S0, A0
9D00B198  8C840000   LW A0, 0(A0)
9D00B19C  33180FFF   ANDI T8, T8, 4095
9D00B1A0  00982021   ADDU A0, A0, T8
9D00B1A4  A0820000   SB V0, 0(A0)
9D00B444  000F2302   SRL A0, T7, 12
9D00B448  00042080   SLL A0, A0, 2
9D00B44C  02042021   ADDU A0, S0, A0
9D00B450  8C840000   LW A0, 0(A0)
9D00B454  33180FFF   ANDI T8, T8, 4095
9D00B458  00982021   ADDU A0, A0, T8
9D00B45C  A0820000   SB V0, 0(A0)
9D00B7CC  00042302   SRL A0, A0, 12
9D00B7D0  00042080   SLL A0, A0, 2
9D00B7D4  02042021   ADDU A0, S0, A0
9D00B7D8  8C840000   LW A0, 0(A0)
9D00B7DC  33180FFF   ANDI T8, T8, 4095
9D00B7E0  00982021   ADDU A0, A0, T8
9D00B7E4  A0830000   SB V1, 0(A0)
9D00B8B8  00047B02   SRL T7, A0, 12
9D00B8BC  000F7880   SLL T7, T7, 2
9D00B8C0  020F7821   ADDU T7, S0, T7
9D00B8C4  8DEF0000   LW T7, 0(T7)
9D00B8C8  30840FFF   ANDI A0, A0, 4095
9D00B8CC  01E42021   ADDU A0, T7, A0
9D00B8D0  A0850000   SB A1, 0(A0)
9D00BAF0  00042B02   SRL A1, A0, 12
9D00BAF4  00052880   SLL A1, A1, 2
9D00BAF8  02052821   ADDU A1, S0, A1
9D00BAFC  8CA50000   LW A1, 0(A1)
9D00BB00  30840FFF   ANDI A0, A0, 4095
9D00BB04  00A42021   ADDU A0, A1, A0
9D00BB08  A0830000   SB V1, 0(A0)
9D00BF9C  00042302   SRL A0, A0, 12
9D00BFA0  00042080   SLL A0, A0, 2
9D00BFA4  02042021   ADDU A0, S0, A0
9D00BFA8  8C840000   LW A0, 0(A0)
9D00BFAC  33390FFF   ANDI T9, T9, 4095
9D00BFB0  00992021   ADDU A0, A0, T9
9D00BFB4  A0850000   SB A1, 0(A0)
1201:                }
1202:                
1203:                /* read a byte of 6502 memory */
1204:                static uint8 mem_readbyte(uint32 address)
1205:                {
1206:                   nes6502_memread *mr;
1207:                
1208:                   /* TODO: following 2 cases are N2A03-specific */
1209:                   if (address < 0x800)
9D000D44  2C820800   SLTIU V0, A0, 2048
9D000D48  14402E64   BNE V0, ZERO, 0x9D00C6DC
9D000D4C  26530002   ADDIU S3, S2, 2
9D000E4C  2C820800   SLTIU V0, A0, 2048
9D000E50  14402EC2   BNE V0, ZERO, 0x9D00C95C
9D000E54  26530002   ADDIU S3, S2, 2
9D000F7C  2DE20800   SLTIU V0, T7, 2048
9D000F80  14402E6F   BNE V0, ZERO, 0x9D00C940
9D000F84  26530002   ADDIU S3, S2, 2
9D0010D0  2C820800   SLTIU V0, A0, 2048
9D0010D4  14402E16   BNE V0, ZERO, 0x9D00C930
9D0010D8  26530002   ADDIU S3, S2, 2
9D00128C  2C820800   SLTIU V0, A0, 2048
9D001290  14402CF1   BNE V0, ZERO, 0x9D00C658
9D001294  34088000   ORI T0, ZERO, -32768
9D0013B4  2C820800   SLTIU V0, A0, 2048
9D0013B8  14402D6C   BNE V0, ZERO, 0x9D00C96C
9D0013BC  34068000   ORI A2, ZERO, -32768
9D0014C0  2D220800   SLTIU V0, T1, 2048
9D0014C4  14402D4C   BNE V0, ZERO, 0x9D00C9F8
9D0014C8  26530001   ADDIU S3, S2, 1
9D0017F0  2CE20800   SLTIU V0, A3, 2048
9D0017F4  14402C79   BNE V0, ZERO, 0x9D00C9DC
9D0017F8  26530002   ADDIU S3, S2, 2
9D001C1C  2C820800   SLTIU V0, A0, 2048
9D001C20  14402B3F   BNE V0, ZERO, 0x9D00C920
9D001C24  26530002   ADDIU S3, S2, 2
9D001DE0  2C820800   SLTIU V0, A0, 2048
9D001DE4  14402ACB   BNE V0, ZERO, 0x9D00C914
9D001DE8  340B8000   ORI T3, ZERO, -32768
9D001EE8  2DE20800   SLTIU V0, T7, 2048
9D001EEC  14402A82   BNE V0, ZERO, 0x9D00C8F8
9D001EF0  26530001   ADDIU S3, S2, 1
9D002054  2DE20800   SLTIU V0, T7, 2048
9D002058  14402A0A   BNE V0, ZERO, 0x9D00C884
9D00205C  26530002   ADDIU S3, S2, 2
9D0021AC  2DE20800   SLTIU V0, T7, 2048
9D0021B0  14402A23   BNE V0, ZERO, 0x9D00CA40
9D0021B4  26530002   ADDIU S3, S2, 2
9D002330  2CE20800   SLTIU V0, A3, 2048
9D002334  144029BA   BNE V0, ZERO, 0x9D00CA20
9D002338  26530002   ADDIU S3, S2, 2
9D002490  2DE20800   SLTIU V0, T7, 2048
9D002494  14402972   BNE V0, ZERO, 0x9D00CA60
9D002498  26530002   ADDIU S3, S2, 2
9D0026BC  2C820800   SLTIU V0, A0, 2048
9D0026C0  14402869   BNE V0, ZERO, 0x9D00C868
9D0026C4  26530001   ADDIU S3, S2, 1
9D0028FC  2F020800   SLTIU V0, T8, 2048
9D002900  14402799   BNE V0, ZERO, 0x9D00C768
9D002904  26530002   ADDIU S3, S2, 2
9D002C28  2C820800   SLTIU V0, A0, 2048
9D002C2C  14402723   BNE V0, ZERO, 0x9D00C8BC
9D002C30  26530001   ADDIU S3, S2, 1
9D002D38  2D220800   SLTIU V0, T1, 2048
9D002D3C  144026D9   BNE V0, ZERO, 0x9D00C8A4
9D002D40  26530001   ADDIU S3, S2, 1
9D0031E4  2C820800   SLTIU V0, A0, 2048
9D0031E8  14402518   BNE V0, ZERO, 0x9D00C64C
9D0031EC  26530001   ADDIU S3, S2, 1
9D00331C  2DA20800   SLTIU V0, T5, 2048
9D003320  144024C4   BNE V0, ZERO, 0x9D00C634
9D003324  26530001   ADDIU S3, S2, 1
9D00356C  2C820800   SLTIU V0, A0, 2048
9D003570  1440242C   BNE V0, ZERO, 0x9D00C624
9D003574  34068000   ORI A2, ZERO, -32768
9D0036A0  2C820800   SLTIU V0, A0, 2048
9D0036A4  144023DB   BNE V0, ZERO, 0x9D00C614
9D0036A8  34068000   ORI A2, ZERO, -32768
9D003B94  2C820800   SLTIU V0, A0, 2048
9D003B98  14402353   BNE V0, ZERO, 0x9D00C8E8
9D003B9C  26530002   ADDIU S3, S2, 2
9D003E68  2F020800   SLTIU V0, T8, 2048
9D003E6C  144023A1   BNE V0, ZERO, 0x9D00CCF4
9D003E70  26530001   ADDIU S3, S2, 1
9D00416C  2DA20800   SLTIU V0, T5, 2048
9D004170  144022D9   BNE V0, ZERO, 0x9D00CCD8
9D004174  26530002   ADDIU S3, S2, 2
9D004328  2C820800   SLTIU V0, A0, 2048
9D00432C  14402266   BNE V0, ZERO, 0x9D00CCC8
9D004330  34088000   ORI T0, ZERO, -32768
9D004430  2DE20800   SLTIU V0, T7, 2048
9D004434  1440221B   BNE V0, ZERO, 0x9D00CCA4
9D004438  26530002   ADDIU S3, S2, 2
9D0045C4  2C820800   SLTIU V0, A0, 2048
9D0045C8  144021B3   BNE V0, ZERO, 0x9D00CC98
9D0045CC  8F828078   LW V0, -32648(GP)
9D0046D0  2CE20800   SLTIU V0, A3, 2048
9D0046D4  144021A8   BNE V0, ZERO, 0x9D00CD78
9D0046D8  26530002   ADDIU S3, S2, 2
9D004834  2DE20800   SLTIU V0, T7, 2048
9D004838  14401F9F   BNE V0, ZERO, 0x9D00C6B8
9D00483C  26530002   ADDIU S3, S2, 2
9D004CE8  2C820800   SLTIU V0, A0, 2048
9D004CEC  1440201F   BNE V0, ZERO, 0x9D00CD6C
9D004CF0  26530001   ADDIU S3, S2, 1
9D004EF0  2DE20800   SLTIU V0, T7, 2048
9D004EF4  14401F95   BNE V0, ZERO, 0x9D00CD4C
9D004EF8  26530002   ADDIU S3, S2, 2
9D00505C  2CE20800   SLTIU V0, A3, 2048
9D005060  14401F33   BNE V0, ZERO, 0x9D00CD30
9D005064  26530002   ADDIU S3, S2, 2
9D0051B8  2D220800   SLTIU V0, T1, 2048
9D0051BC  14401ED5   BNE V0, ZERO, 0x9D00CD14
9D0051C0  26530002   ADDIU S3, S2, 2
9D0054E8  2C820800   SLTIU V0, A0, 2048
9D0054EC  14401D22   BNE V0, ZERO, 0x9D00C978
9D0054F0  340B8000   ORI T3, ZERO, -32768
9D0055EC  2DE20800   SLTIU V0, T7, 2048
9D0055F0  14401E14   BNE V0, ZERO, 0x9D00CE44
9D0055F4  26530002   ADDIU S3, S2, 2
9D0057A8  2C820800   SLTIU V0, A0, 2048
9D0057AC  14401DA2   BNE V0, ZERO, 0x9D00CE38
9D0057B0  340B8000   ORI T3, ZERO, -32768
9D0058D0  2DE20800   SLTIU V0, T7, 2048
9D0058D4  14401D4F   BNE V0, ZERO, 0x9D00CE14
9D0058D8  26530001   ADDIU S3, S2, 1
9D005AE8  2C820800   SLTIU V0, A0, 2048
9D005AEC  14401CC5   BNE V0, ZERO, 0x9D00CE04
9D005AF0  26530002   ADDIU S3, S2, 2
9D005CD0  2DA20800   SLTIU V0, T5, 2048
9D005CD4  14401C45   BNE V0, ZERO, 0x9D00CDEC
9D005CD8  26530001   ADDIU S3, S2, 1
9D006220  2C820800   SLTIU V0, A0, 2048
9D006224  14401AEE   BNE V0, ZERO, 0x9D00CDE0
9D006228  26530001   ADDIU S3, S2, 1
9D00632C  2DA20800   SLTIU V0, T5, 2048
9D006330  14401AA4   BNE V0, ZERO, 0x9D00CDC4
9D006334  26530002   ADDIU S3, S2, 2
9D0064E8  2C820800   SLTIU V0, A0, 2048
9D0064EC  1440196F   BNE V0, ZERO, 0x9D00CAAC
9D0064F0  340E8000   ORI T6, ZERO, -32768
9D0067E0  2DE20800   SLTIU V0, T7, 2048
9D0067E4  1440196D   BNE V0, ZERO, 0x9D00CD9C
9D0067E8  26530002   ADDIU S3, S2, 2
9D0069A4  2DE20800   SLTIU V0, T7, 2048
9D0069A8  14401805   BNE V0, ZERO, 0x9D00C9C0
9D0069AC  26530001   ADDIU S3, S2, 1
9D006E9C  2DE20800   SLTIU V0, T7, 2048
9D006EA0  144016BD   BNE V0, ZERO, 0x9D00C998
9D006EA4  26530002   ADDIU S3, S2, 2
9D007160  2C820800   SLTIU V0, A0, 2048
9D007164  1440164A   BNE V0, ZERO, 0x9D00CA90
9D007168  8F828078   LW V0, -32648(GP)
9D0072BC  2C820800   SLTIU V0, A0, 2048
9D0072C0  144015B1   BNE V0, ZERO, 0x9D00C988
9D0072C4  340E8000   ORI T6, ZERO, -32768
9D007508  2C820800   SLTIU V0, A0, 2048
9D00750C  144015BF   BNE V0, ZERO, 0x9D00CC0C
9D007510  340B8000   ORI T3, ZERO, -32768
9D007610  2C820800   SLTIU V0, A0, 2048
9D007614  1440157A   BNE V0, ZERO, 0x9D00CC00
9D007618  26530001   ADDIU S3, S2, 1
9D00771C  2DE20800   SLTIU V0, T7, 2048
9D007720  1440153D   BNE V0, ZERO, 0x9D00CC18
9D007724  26530001   ADDIU S3, S2, 1
9D0078B0  2C820800   SLTIU V0, A0, 2048
9D0078B4  144014CF   BNE V0, ZERO, 0x9D00CBF4
9D0078B8  34068000   ORI A2, ZERO, -32768
9D0079B8  2DE20800   SLTIU V0, T7, 2048
9D0079BC  14401485   BNE V0, ZERO, 0x9D00CBD4
9D0079C0  26530001   ADDIU S3, S2, 1
9D007CB8  2C820800   SLTIU V0, A0, 2048
9D007CBC  144013C2   BNE V0, ZERO, 0x9D00CBC8
9D007CC0  340E8000   ORI T6, ZERO, -32768
9D007F40  2C820800   SLTIU V0, A0, 2048
9D007F44  14401349   BNE V0, ZERO, 0x9D00CC6C
9D007F48  34088000   ORI T0, ZERO, -32768
9D0080CC  2C820800   SLTIU V0, A0, 2048
9D0080D0  144012E2   BNE V0, ZERO, 0x9D00CC5C
9D0080D4  26530002   ADDIU S3, S2, 2
9D0081D0  2DE20800   SLTIU V0, T7, 2048
9D0081D4  144012A9   BNE V0, ZERO, 0x9D00CC7C
9D0081D8  26530002   ADDIU S3, S2, 2
9D0083C0  2DE20800   SLTIU V0, T7, 2048
9D0083C4  1440121E   BNE V0, ZERO, 0x9D00CC40
9D0083C8  26530002   ADDIU S3, S2, 2
9D008580  2C820800   SLTIU V0, A0, 2048
9D008584  144011AA   BNE V0, ZERO, 0x9D00CC30
9D008588  26530002   ADDIU S3, S2, 2
9D0087C0  2DE20800   SLTIU V0, T7, 2048
9D0087C4  144010F7   BNE V0, ZERO, 0x9D00CBA4
9D0087C8  26530002   ADDIU S3, S2, 2
9D008A00  2DE20800   SLTIU V0, T7, 2048
9D008A04  14401050   BNE V0, ZERO, 0x9D00CB48
9D008A08  26530002   ADDIU S3, S2, 2
9D008D24  2DE20800   SLTIU V0, T7, 2048
9D008D28  14400F81   BNE V0, ZERO, 0x9D00CB30
9D008D2C  26530001   ADDIU S3, S2, 1
9D008F94  2DE20800   SLTIU V0, T7, 2048
9D008F98  14400EFB   BNE V0, ZERO, 0x9D00CB88
9D008F9C  26530002   ADDIU S3, S2, 2
9D0090FC  2DE20800   SLTIU V0, T7, 2048
9D009100  14400E98   BNE V0, ZERO, 0x9D00CB64
9D009104  26530001   ADDIU S3, S2, 1
9D009360  2CE20800   SLTIU V0, A3, 2048
9D009364  14400DEB   BNE V0, ZERO, 0x9D00CB14
9D009368  26530002   ADDIU S3, S2, 2
9D0095D0  2C820800   SLTIU V0, A0, 2048
9D0095D4  14400D4C   BNE V0, ZERO, 0x9D00CB08
9D0095D8  26530001   ADDIU S3, S2, 1
9D009700  2C820800   SLTIU V0, A0, 2048
9D009704  14400CFC   BNE V0, ZERO, 0x9D00CAF8
9D009708  340E8000   ORI T6, ZERO, -32768
9D00985C  2C820800   SLTIU V0, A0, 2048
9D009860  14400CA2   BNE V0, ZERO, 0x9D00CAEC
9D009864  8F828078   LW V0, -32648(GP)
9D009988  2C820800   SLTIU V0, A0, 2048
9D00998C  14400C53   BNE V0, ZERO, 0x9D00CADC
9D009990  34088000   ORI T0, ZERO, -32768
9D009AB0  2C820800   SLTIU V0, A0, 2048
9D009AB4  14400C05   BNE V0, ZERO, 0x9D00CACC
9D009AB8  340E8000   ORI T6, ZERO, -32768
9D009BD8  2C820800   SLTIU V0, A0, 2048
9D009BDC  14400BB7   BNE V0, ZERO, 0x9D00CABC
9D009BE0  34068000   ORI A2, ZERO, -32768
9D009D5C  2C820800   SLTIU V0, A0, 2048
9D009D60  14400A9F   BNE V0, ZERO, 0x9D00C7E0
9D009D64  34038000   ORI V1, ZERO, -32768
9D009EBC  2D220800   SLTIU V0, T1, 2048
9D009EC0  14400A40   BNE V0, ZERO, 0x9D00C7C4
9D009EC4  26530002   ADDIU S3, S2, 2
9D00A024  2C820800   SLTIU V0, A0, 2048
9D00A028  144009F1   BNE V0, ZERO, 0x9D00C7F0
9D00A02C  26530002   ADDIU S3, S2, 2
9D00A12C  2DE20800   SLTIU V0, T7, 2048
9D00A130  144009BA   BNE V0, ZERO, 0x9D00C81C
9D00A134  26530002   ADDIU S3, S2, 2
9D00A280  2D220800   SLTIU V0, T1, 2048
9D00A284  1440095E   BNE V0, ZERO, 0x9D00C800
9D00A288  26530002   ADDIU S3, S2, 2
9D00A818  2C820800   SLTIU V0, A0, 2048
9D00A81C  544007A0   BNEL V0, ZERO, 0x9D00C6A0
9D00A820  00A42021   ADDU A0, A1, A0
9D00A948  2DA20800   SLTIU V0, T5, 2048
9D00A94C  1440074D   BNE V0, ZERO, 0x9D00C684
9D00A950  26530002   ADDIU S3, S2, 2
9D00AE2C  2C820800   SLTIU V0, A0, 2048
9D00AE30  14400610   BNE V0, ZERO, 0x9D00C674
9D00AE34  340B8000   ORI T3, ZERO, -32768
9D00AFA4  2C820800   SLTIU V0, A0, 2048
9D00AFA8  144005AE   BNE V0, ZERO, 0x9D00C664
9D00AFAC  340E8000   ORI T6, ZERO, -32768
9D00B0CC  2DE20800   SLTIU V0, T7, 2048
9D00B0D0  144005B2   BNE V0, ZERO, 0x9D00C79C
9D00B0D4  26530002   ADDIU S3, S2, 2
9D00B25C  2C820800   SLTIU V0, A0, 2048
9D00B260  1440054A   BNE V0, ZERO, 0x9D00C78C
9D00B264  34068000   ORI A2, ZERO, -32768
9D00B384  2DE20800   SLTIU V0, T7, 2048
9D00B388  144004E9   BNE V0, ZERO, 0x9D00C730
9D00B38C  26530002   ADDIU S3, S2, 2
9D00B5E8  2C820800   SLTIU V0, A0, 2048
9D00B5EC  1440045A   BNE V0, ZERO, 0x9D00C758
9D00B5F0  26530002   ADDIU S3, S2, 2
9D00BB94  2C820800   SLTIU V0, A0, 2048
9D00BB98  144002D7   BNE V0, ZERO, 0x9D00C6F8
9D00BB9C  26530001   ADDIU S3, S2, 1
9D00C038  2C820800   SLTIU V0, A0, 2048
9D00C03C  14400226   BNE V0, ZERO, 0x9D00C8D8
9D00C040  26530002   ADDIU S3, S2, 2
9D00C134  2C820800   SLTIU V0, A0, 2048
9D00C138  144001E3   BNE V0, ZERO, 0x9D00C8C8
9D00C13C  26530002   ADDIU S3, S2, 2
9D00C488  2C820800   SLTIU V0, A0, 2048
9D00C48C  144000F9   BNE V0, ZERO, 0x9D00C874
9D00C490  26530002   ADDIU S3, S2, 2
1210:                   {
1211:                      /* RAM */
1212:                      return ram[address];
9D00C614  8F828078   LW V0, -32648(GP)
9D00C618  00442021   ADDU A0, V0, A0
9D00C61C  0B400DC4   J .LBE3803
9D00C620  90820000   LBU V0, 0(A0)
9D00C624  8F828078   LW V0, -32648(GP)
9D00C628  00442021   ADDU A0, V0, A0
9D00C62C  0B400D77   J .LBE3791
9D00C630  90820000   LBU V0, 0(A0)
9D00C634  008D2021   ADDU A0, A0, T5
9D00C64C  00A42021   ADDU A0, A1, A0
9D00C650  0B400C96   J .LBE3736
9D00C654  90840000   LBU A0, 0(A0)
9D00C658  00641821   ADDU V1, V1, A0
9D00C65C  0B4004BF   J .LBE3218
9D00C660  90620000   LBU V0, 0(V1)
9D00C664  8F828078   LW V0, -32648(GP)
9D00C668  00442021   ADDU A0, V0, A0
9D00C66C  0B402C05   J .LBE5581
9D00C670  90820000   LBU V0, 0(A0)
9D00C674  8F828078   LW V0, -32648(GP)
9D00C678  00442021   ADDU A0, V0, A0
9D00C67C  0B402BA7   J .LBE5565
9D00C680  90820000   LBU V0, 0(A0)
9D00C684  8F828078   LW V0, -32648(GP)
9D00C688  004D6821   ADDU T5, V0, T5
9D00C6A0  0B402A23   J .LBE5486
9D00C6A4  90840000   LBU A0, 0(A0)
9D00C6B8  8F828078   LW V0, -32648(GP)
9D00C6BC  004F7821   ADDU T7, V0, T7
9D00C6C0  91E40000   LBU A0, 0(T7)
9D00C6DC  8F828078   LW V0, -32648(GP)
9D00C6E0  00442021   ADDU A0, V0, A0
9D00C6E4  0B40036E   J .LBE3129
9D00C6E8  90820000   LBU V0, 0(A0)
9D00C6F8  00641821   ADDU V1, V1, A0
9D00C6FC  0B402F02   J .LBE5756
9D00C700  90620000   LBU V0, 0(V1)
9D00C734  8F828078   LW V0, -32648(GP)
9D00C738  004F7821   ADDU T7, V0, T7
9D00C73C  91E40000   LBU A0, 0(T7)
9D00C758  8F828078   LW V0, -32648(GP)
9D00C75C  00442021   ADDU A0, V0, A0
9D00C760  0B402D97   J .LBE5669
9D00C764  90820000   LBU V0, 0(A0)
9D00C768  8F828078   LW V0, -32648(GP)
9D00C76C  0058C021   ADDU T8, V0, T8
9D00C770  93040000   LBU A0, 0(T8)
9D00C78C  8F828078   LW V0, -32648(GP)
9D00C790  00442021   ADDU A0, V0, A0
9D00C794  0B402CB3   J .LBE5621
9D00C798  90820000   LBU V0, 0(A0)
9D00C7A4  8F828078   LW V0, -32648(GP)
9D00C7A8  004F7821   ADDU T7, V0, T7
9D00C7AC  91E90000   LBU T1, 0(T7)
9D00C7C4  8F828078   LW V0, -32648(GP)
9D00C7C8  00494821   ADDU T1, V0, T1
9D00C7E0  8F828078   LW V0, -32648(GP)
9D00C7E4  00442021   ADDU A0, V0, A0
9D00C7E8  0B402773   J .LBE5315
9D00C7EC  90820000   LBU V0, 0(A0)
9D00C7F0  8F828078   LW V0, -32648(GP)
9D00C7F4  00442021   ADDU A0, V0, A0
9D00C7F8  0B402826   J .LBE5357
9D00C7FC  90820000   LBU V0, 0(A0)
9D00C800  8F828078   LW V0, -32648(GP)
9D00C804  00494821   ADDU T1, V0, T1
9D00C81C  8F828078   LW V0, -32648(GP)
9D00C820  004F7821   ADDU T7, V0, T7
9D00C868  00A42021   ADDU A0, A1, A0
9D00C86C  0B4009CC   J .LBE3561
9D00C870  90820000   LBU V0, 0(A0)
9D00C874  8F828078   LW V0, -32648(GP)
9D00C878  00442021   ADDU A0, V0, A0
9D00C87C  0B40313F   J .LBE5904
9D00C880  90820000   LBU V0, 0(A0)
9D00C884  8F828078   LW V0, -32648(GP)
9D00C888  004F7821   ADDU T7, V0, T7
9D00C88C  91E90000   LBU T1, 0(T7)
9D00C8A4  00892021   ADDU A0, A0, T1
9D00C8BC  00A42021   ADDU A0, A1, A0
9D00C8C0  0B400B27   J .LBE3641
9D00C8C4  90820000   LBU V0, 0(A0)
9D00C8C8  8F828078   LW V0, -32648(GP)
9D00C8CC  00442021   ADDU A0, V0, A0
9D00C8D0  0B40306A   J .LBE5863
9D00C8D4  90820000   LBU V0, 0(A0)
9D00C8D8  8F828078   LW V0, -32648(GP)
9D00C8DC  00442021   ADDU A0, V0, A0
9D00C8E0  0B40302B   J .LBE5846
9D00C8E4  90820000   LBU V0, 0(A0)
9D00C8E8  8F828078   LW V0, -32648(GP)
9D00C8EC  00442021   ADDU A0, V0, A0
9D00C8F0  0B400F02   J .LBE3869
9D00C8F4  90820000   LBU V0, 0(A0)
9D00C8F8  008F2021   ADDU A0, A0, T7
9D00C8FC  90890000   LBU T1, 0(A0)
9D00C914  00A42021   ADDU A0, A1, A0
9D00C918  0B400794   J .LBE3387
9D00C91C  90820000   LBU V0, 0(A0)
9D00C920  8F828078   LW V0, -32648(GP)
9D00C924  00442021   ADDU A0, V0, A0
9D00C928  0B400724   J .LBE3358
9D00C92C  90820000   LBU V0, 0(A0)
9D00C930  8F828078   LW V0, -32648(GP)
9D00C934  00442021   ADDU A0, V0, A0
9D00C938  0B400451   J .LBE3189
9D00C93C  90820000   LBU V0, 0(A0)
9D00C940  8F828078   LW V0, -32648(GP)
9D00C944  004F7821   ADDU T7, V0, T7
9D00C95C  8F828078   LW V0, -32648(GP)
9D00C960  00442021   ADDU A0, V0, A0
9D00C964  0B4003B0   J .LBE3146
9D00C968  90840000   LBU A0, 0(A0)
9D00C96C  00A42021   ADDU A0, A1, A0
9D00C970  0B400509   J .LBE3236
9D00C974  90820000   LBU V0, 0(A0)
9D00C978  8F828078   LW V0, -32648(GP)
9D00C97C  00442021   ADDU A0, V0, A0
9D00C980  0B401556   J .LBE4245
9D00C984  90820000   LBU V0, 0(A0)
9D00C988  8F828078   LW V0, -32648(GP)
9D00C98C  00442021   ADDU A0, V0, A0
9D00C990  0B401CCB   J .LBE4677
9D00C994  90820000   LBU V0, 0(A0)
9D00C9A0  8F828078   LW V0, -32648(GP)
9D00C9A4  004F7821   ADDU T7, V0, T7
9D00C9A8  91E90000   LBU T1, 0(T7)
9D00C9C0  008F2021   ADDU A0, A0, T7
9D00C9C4  90890000   LBU T1, 0(A0)
9D00C9DC  8F828078   LW V0, -32648(GP)
9D00C9E0  00473821   ADDU A3, V0, A3
9D00C9F8  00892021   ADDU A0, A0, T1
9D00CA20  8F828078   LW V0, -32648(GP)
9D00CA24  00473821   ADDU A3, V0, A3
9D00CA28  90E90000   LBU T1, 0(A3)
9D00CA40  8F828078   LW V0, -32648(GP)
9D00CA44  004F7821   ADDU T7, V0, T7
9D00CA48  91E90000   LBU T1, 0(T7)
9D00CA60  8F828078   LW V0, -32648(GP)
9D00CA64  004F7821   ADDU T7, V0, T7
9D00CA68  91E90000   LBU T1, 0(T7)
9D00CA90  00442021   ADDU A0, V0, A0
9D00CA94  0B401C75   J .LBE4665
9D00CA98  90820000   LBU V0, 0(A0)
9D00CAAC  8F828078   LW V0, -32648(GP)
9D00CAB0  00442021   ADDU A0, V0, A0
9D00CAB4  0B401956   J .LBE4497
9D00CAB8  90840000   LBU A0, 0(A0)
9D00CABC  8F828078   LW V0, -32648(GP)
9D00CAC0  00442021   ADDU A0, V0, A0
9D00CAC4  0B402712   J .LBE5299
9D00CAC8  90820000   LBU V0, 0(A0)
9D00CACC  8F828078   LW V0, -32648(GP)
9D00CAD0  00442021   ADDU A0, V0, A0
9D00CAD4  0B4026C8   J .LBE5287
9D00CAD8  90820000   LBU V0, 0(A0)
9D00CADC  8F828078   LW V0, -32648(GP)
9D00CAE0  00442021   ADDU A0, V0, A0
9D00CAE4  0B40267E   J .LBE5275
9D00CAE8  90820000   LBU V0, 0(A0)
9D00CAEC  00442021   ADDU A0, V0, A0
9D00CAF0  0B402634   J .LBE5263
9D00CAF4  90820000   LBU V0, 0(A0)
9D00CAF8  8F828078   LW V0, -32648(GP)
9D00CAFC  00442021   ADDU A0, V0, A0
9D00CB00  0B4025DC   J .LBE5251
9D00CB04  90840000   LBU A0, 0(A0)
9D00CB08  00641821   ADDU V1, V1, A0
9D00CB0C  0B402591   J .LBE5234
9D00CB10  90620000   LBU V0, 0(V1)
9D00CB14  8F828078   LW V0, -32648(GP)
9D00CB18  00473821   ADDU A3, V0, A3
9D00CB1C  90E90000   LBU T1, 0(A3)
9D00CB30  008F2021   ADDU A0, A0, T7
9D00CB34  90890000   LBU T1, 0(A0)
9D00CB48  8F828078   LW V0, -32648(GP)
9D00CB4C  004F7821   ADDU T7, V0, T7
9D00CB50  91E90000   LBU T1, 0(T7)
9D00CB64  008F2021   ADDU A0, A0, T7
9D00CB68  90850000   LBU A1, 0(A0)
9D00CB88  8F828078   LW V0, -32648(GP)
9D00CB8C  004F7821   ADDU T7, V0, T7
9D00CB90  91E90000   LBU T1, 0(T7)
9D00CBA4  8F828078   LW V0, -32648(GP)
9D00CBA8  004F7821   ADDU T7, V0, T7
9D00CBAC  91E40000   LBU A0, 0(T7)
9D00CBC8  00641821   ADDU V1, V1, A0
9D00CBCC  0B401F4A   J .LBE4843
9D00CBD0  90620000   LBU V0, 0(V1)
9D00CBD4  008F2021   ADDU A0, A0, T7
9D00CBD8  90850000   LBU A1, 0(A0)
9D00CBF4  00A42021   ADDU A0, A1, A0
9D00CBF8  0B401E48   J .LBE4778
9D00CBFC  90820000   LBU V0, 0(A0)
9D00CC00  00A42021   ADDU A0, A1, A0
9D00CC04  0B401DA1   J .LBE4723
9D00CC08  90820000   LBU V0, 0(A0)
9D00CC0C  00A42021   ADDU A0, A1, A0
9D00CC10  0B401D5E   J .LBE4705
9D00CC14  90820000   LBU V0, 0(A0)
9D00CC18  008F2021   ADDU A0, A0, T7
9D00CC1C  90890000   LBU T1, 0(A0)
9D00CC30  8F828078   LW V0, -32648(GP)
9D00CC34  00442021   ADDU A0, V0, A0
9D00CC38  0B40217D   J .LBE4970
9D00CC3C  90820000   LBU V0, 0(A0)
9D00CC40  8F828078   LW V0, -32648(GP)
9D00CC44  004F7821   ADDU T7, V0, T7
9D00CC48  91E90000   LBU T1, 0(T7)
9D00CC5C  8F828078   LW V0, -32648(GP)
9D00CC60  00442021   ADDU A0, V0, A0
9D00CC64  0B402050   J .LBE4891
9D00CC68  90820000   LBU V0, 0(A0)
9D00CC6C  8F828078   LW V0, -32648(GP)
9D00CC70  00442021   ADDU A0, V0, A0
9D00CC74  0B401FEC   J .LBE4873
9D00CC78  90820000   LBU V0, 0(A0)
9D00CC7C  8F828078   LW V0, -32648(GP)
9D00CC80  004F7821   ADDU T7, V0, T7
9D00CC84  91E90000   LBU T1, 0(T7)
9D00CC98  00442021   ADDU A0, V0, A0
9D00CC9C  0B40118E   J .LBE4016
9D00CCA0  90820000   LBU V0, 0(A0)
9D00CCA4  8F828078   LW V0, -32648(GP)
9D00CCA8  004F7821   ADDU T7, V0, T7
9D00CCAC  91E40000   LBU A0, 0(T7)
9D00CCC8  8F828078   LW V0, -32648(GP)
9D00CCCC  00442021   ADDU A0, V0, A0
9D00CCD0  0B4010E6   J .LBE3975
9D00CCD4  90820000   LBU V0, 0(A0)
9D00CCD8  8F828078   LW V0, -32648(GP)
9D00CCDC  004D6821   ADDU T5, V0, T5
9D00CCF4  00982021   ADDU A0, A0, T8
9D00CCF8  90850000   LBU A1, 0(A0)
9D00CD14  8F828078   LW V0, -32648(GP)
9D00CD18  00494821   ADDU T1, V0, T1
9D00CD30  8F828078   LW V0, -32648(GP)
9D00CD34  00473821   ADDU A3, V0, A3
9D00CD4C  8F828078   LW V0, -32648(GP)
9D00CD50  004F7821   ADDU T7, V0, T7
9D00CD54  91E90000   LBU T1, 0(T7)
9D00CD6C  00A42021   ADDU A0, A1, A0
9D00CD70  0B401357   J .LBE4122
9D00CD74  90820000   LBU V0, 0(A0)
9D00CD78  8F828078   LW V0, -32648(GP)
9D00CD7C  00473821   ADDU A3, V0, A3
9D00CD80  90E40000   LBU A0, 0(A3)
9D00CDA0  8F828078   LW V0, -32648(GP)
9D00CDA4  004F7821   ADDU T7, V0, T7
9D00CDA8  91E40000   LBU A0, 0(T7)
9D00CDC4  8F828078   LW V0, -32648(GP)
9D00CDC8  004D6821   ADDU T5, V0, T5
9D00CDE0  00A42021   ADDU A0, A1, A0
9D00CDE4  0B4018A5   J .LBE4454
9D00CDE8  90820000   LBU V0, 0(A0)
9D00CDEC  008D2021   ADDU A0, A0, T5
9D00CE04  8F828078   LW V0, -32648(GP)
9D00CE08  00442021   ADDU A0, V0, A0
9D00CE0C  0B4016D7   J .LBE4343
9D00CE10  90820000   LBU V0, 0(A0)
9D00CE14  008F2021   ADDU A0, A0, T7
9D00CE18  90850000   LBU A1, 0(A0)
9D00CE38  00A42021   ADDU A0, A1, A0
9D00CE3C  0B401606   J .LBE4291
9D00CE40  90820000   LBU V0, 0(A0)
9D00CE48  8F828078   LW V0, -32648(GP)
9D00CE4C  004F7821   ADDU T7, V0, T7
9D00CE50  91E40000   LBU A0, 0(T7)
1213:                   }
1214:                   else if (address >= 0x8000)
9D000D50  34088000   ORI T0, ZERO, -32768
9D000D54  0088102B   SLTU V0, A0, T0
9D000D58  10403124   BEQ V0, ZERO, .LBB3131, .LBB3132, .LBB3133
9D000D5C  00041302   SRL V0, A0, 12
9D000E58  340E8000   ORI T6, ZERO, -32768
9D000E5C  008E102B   SLTU V0, A0, T6
9D000E60  104030FE   BEQ V0, ZERO, .LBB3148, .LBB3149, .LBB3150
9D000E64  00041302   SRL V0, A0, 12
9D000F88  34088000   ORI T0, ZERO, -32768
9D000F8C  01E8102B   SLTU V0, T7, T0
9D000F90  10403122   BEQ V0, ZERO, .LBB3165, .LBB3166, .LBB3167
9D000F94  000F1302   SRL V0, T7, 12
9D0010DC  34068000   ORI A2, ZERO, -32768
9D0010E0  0086102B   SLTU V0, A0, A2
9D0010E4  104030C6   BEQ V0, ZERO, .LBB3191, .LBB3192, .LBB3193
9D0010E8  00041302   SRL V0, A0, 12
9D001298  0088102B   SLTU V0, A0, T0
9D00129C  10400011   BEQ V0, ZERO, 0x9D0012E4
9D0012A0  00041302   SRL V0, A0, 12
9D0013C0  0086102B   SLTU V0, A0, A2
9D0013C4  10400011   BEQ V0, ZERO, 0x9D00140C
9D0013C8  00041302   SRL V0, A0, 12
9D0014CC  340B8000   ORI T3, ZERO, -32768
9D0014D0  012B102B   SLTU V0, T1, T3
9D0014D4  10402FB5   BEQ V0, ZERO, .LBB3256, .LBB3257, .LBB3258
9D0014D8  00091302   SRL V0, T1, 12
9D0017FC  34088000   ORI T0, ZERO, -32768
9D001800  00E8102B   SLTU V0, A3, T0
9D001804  10402E56   BEQ V0, ZERO, .LBB3302, .LBB3303, .LBB3304
9D001808  00071302   SRL V0, A3, 12
9D001C28  34088000   ORI T0, ZERO, -32768
9D001C2C  0088102B   SLTU V0, A0, T0
9D001C30  10402E1D   BEQ V0, ZERO, .LBB3360, .LBB3361, .LBB3362
9D001C34  00041302   SRL V0, A0, 12
9D001DEC  008B102B   SLTU V0, A0, T3
9D001DF0  10400011   BEQ V0, ZERO, 0x9D001E38
9D001DF4  00041302   SRL V0, A0, 12
9D001EF4  34048000   ORI A0, ZERO, -32768
9D001EF8  01E4102B   SLTU V0, T7, A0
9D001EFC  10402D71   BEQ V0, ZERO, .LBB3407, .LBB3408, .LBB3409
9D001F00  000F1302   SRL V0, T7, 12
9D002060  340E8000   ORI T6, ZERO, -32768
9D002064  01EE102B   SLTU V0, T7, T6
9D002068  10402D08   BEQ V0, ZERO, .LBB3433, .LBB3434, .LBB3435
9D00206C  000F1302   SRL V0, T7, 12
9D0021B8  34068000   ORI A2, ZERO, -32768
9D0021BC  01E6102B   SLTU V0, T7, A2
9D0021C0  10402C81   BEQ V0, ZERO, .LBB3459, .LBB3460, .LBB3461
9D0021C4  000F1302   SRL V0, T7, 12
9D00233C  340B8000   ORI T3, ZERO, -32768
9D002340  00EB102B   SLTU V0, A3, T3
9D002344  10402C12   BEQ V0, ZERO, .LBB3485, .LBB3486, .LBB3487
9D002348  00071302   SRL V0, A3, 12
9D00249C  34048000   ORI A0, ZERO, -32768
9D0024A0  01E4102B   SLTU V0, T7, A0
9D0024A4  10402BCF   BEQ V0, ZERO, .LBB3511, .LBB3512, .LBB3513
9D0024A8  000F1302   SRL V0, T7, 12
9D0026C8  34068000   ORI A2, ZERO, -32768
9D0026CC  0086102B   SLTU V0, A0, A2
9D0026D0  10402ACD   BEQ V0, ZERO, .LBB3563, .LBB3564, .LBB3565
9D0026D4  00041302   SRL V0, A0, 12
9D002908  34048000   ORI A0, ZERO, -32768
9D00290C  0304102B   SLTU V0, T8, A0
9D002910  10402B47   BEQ V0, ZERO, .LBB3592, .LBB3593, .LBB3594
9D002914  00181302   SRL V0, T8, 12
9D002C34  340B8000   ORI T3, ZERO, -32768
9D002C38  008B102B   SLTU V0, A0, T3
9D002C3C  10402A44   BEQ V0, ZERO, .LBB3643, .LBB3644, .LBB3645
9D002C40  00041302   SRL V0, A0, 12
9D002D44  34048000   ORI A0, ZERO, -32768
9D002D48  0124102B   SLTU V0, T1, A0
9D002D4C  10402A07   BEQ V0, ZERO, .LBB3666, .LBB3667, .LBB3668
9D002D50  00091302   SRL V0, T1, 12
9D0031F0  34088000   ORI T0, ZERO, -32768
9D0031F4  0088102B   SLTU V0, A0, T0
9D0031F8  104027D2   BEQ V0, ZERO, .LBB3738, .LBB3739, .LBB3740
9D0031FC  00041302   SRL V0, A0, 12
9D003328  340E8000   ORI T6, ZERO, -32768
9D00332C  01AE102B   SLTU V0, T5, T6
9D003330  104027C3   BEQ V0, ZERO, .LBB3761, .LBB3762, .LBB3763
9D003334  000D1302   SRL V0, T5, 12
9D003578  0086102B   SLTU V0, A0, A2
9D00357C  10400011   BEQ V0, ZERO, 0x9D0035C4
9D003580  00041302   SRL V0, A0, 12
9D0036AC  0086102B   SLTU V0, A0, A2
9D0036B0  10400011   BEQ V0, ZERO, 0x9D0036F8
9D0036B4  00041302   SRL V0, A0, 12
9D003BA0  340B8000   ORI T3, ZERO, -32768
9D003BA4  008B102B   SLTU V0, A0, T3
9D003BA8  1040254A   BEQ V0, ZERO, .LBB3871, .LBB3872, .LBB3873
9D003BAC  00041302   SRL V0, A0, 12
9D003E74  340B8000   ORI T3, ZERO, -32768
9D003E78  030B102B   SLTU V0, T8, T3
9D003E7C  1040246B   BEQ V0, ZERO, .LBB3914, .LBB3915, .LBB3916
9D003E80  00181302   SRL V0, T8, 12
9D004178  340E8000   ORI T6, ZERO, -32768
9D00417C  01AE102B   SLTU V0, T5, T6
9D004180  1040247C   BEQ V0, ZERO, .LBB3958, .LBB3959, .LBB3960
9D004184  000D1302   SRL V0, T5, 12
9D004334  0088102B   SLTU V0, A0, T0
9D004338  10400011   BEQ V0, ZERO, 0x9D004380
9D00433C  00041302   SRL V0, A0, 12
9D00443C  340E8000   ORI T6, ZERO, -32768
9D004440  01EE102B   SLTU V0, T7, T6
9D004444  10402307   BEQ V0, ZERO, .LBB3989, .LBB3990, .LBB3991
9D004448  000F1302   SRL V0, T7, 12
9D0045D0  34058000   ORI A1, ZERO, -32768
9D0045D4  0085102B   SLTU V0, A0, A1
9D0045D8  10400011   BEQ V0, ZERO, 0x9D004620
9D0045DC  00041302   SRL V0, A0, 12
9D0046DC  34088000   ORI T0, ZERO, -32768
9D0046E0  00E8102B   SLTU V0, A3, T0
9D0046E4  1040231C   BEQ V0, ZERO, .LBB4030, .LBB4031, .LBB4032
9D0046E8  00071302   SRL V0, A3, 12
9D004840  340E8000   ORI T6, ZERO, -32768
9D004844  01EE102B   SLTU V0, T7, T6
9D004848  10402253   BEQ V0, ZERO, .LBB4059, .LBB4060, .LBB4061
9D00484C  000F1302   SRL V0, T7, 12
9D004CF4  34058000   ORI A1, ZERO, -32768
9D004CF8  0085102B   SLTU V0, A0, A1
9D004CFC  104020BD   BEQ V0, ZERO, .LBB4124, .LBB4125, .LBB4126
9D004D00  00041302   SRL V0, A0, 12
9D004EFC  34048000   ORI A0, ZERO, -32768
9D004F00  01E4102B   SLTU V0, T7, A0
9D004F04  104020DC   BEQ V0, ZERO, .LBB4151, .LBB4152, .LBB4153
9D004F08  000F1302   SRL V0, T7, 12
9D005068  340B8000   ORI T3, ZERO, -32768
9D00506C  00EB102B   SLTU V0, A3, T3
9D005070  10401FE7   BEQ V0, ZERO, .LBB4177, .LBB4178, .LBB4179
9D005074  00071302   SRL V0, A3, 12
9D0051C4  34048000   ORI A0, ZERO, -32768
9D0051C8  0124102B   SLTU V0, T1, A0
9D0051CC  10402046   BEQ V0, ZERO, .LBB4203, .LBB4204, .LBB4205
9D0051D0  00091302   SRL V0, T1, 12
9D0054F4  008B102B   SLTU V0, A0, T3
9D0054F8  10400011   BEQ V0, ZERO, 0x9D005540
9D0054FC  00041302   SRL V0, A0, 12
9D0055F8  34068000   ORI A2, ZERO, -32768
9D0055FC  01E6102B   SLTU V0, T7, A2
9D005600  10401F9B   BEQ V0, ZERO, .LBB4259, .LBB4260, .LBB4261
9D005604  000F1302   SRL V0, T7, 12
9D0057B4  008B102B   SLTU V0, A0, T3
9D0057B8  10400011   BEQ V0, ZERO, 0x9D005800
9D0057BC  00041302   SRL V0, A0, 12
9D0058DC  34048000   ORI A0, ZERO, -32768
9D0058E0  01E4102B   SLTU V0, T7, A0
9D0058E4  10401DA7   BEQ V0, ZERO, .LBB4311, .LBB4312, .LBB4313
9D0058E8  000F1302   SRL V0, T7, 12
9D005AF4  34088000   ORI T0, ZERO, -32768
9D005AF8  0088102B   SLTU V0, A0, T0
9D005AFC  10401D36   BEQ V0, ZERO, .LBB4345, .LBB4346, .LBB4347
9D005B00  00041302   SRL V0, A0, 12
9D005CDC  34088000   ORI T0, ZERO, -32768
9D005CE0  01A8102B   SLTU V0, T5, T0
9D005CE4  10401CB5   BEQ V0, ZERO, .LBB4374, .LBB4375, .LBB4376
9D005CE8  000D1302   SRL V0, T5, 12
9D00622C  34058000   ORI A1, ZERO, -32768
9D006230  0085102B   SLTU V0, A0, A1
9D006234  10401BD1   BEQ V0, ZERO, .LBB4456, .LBB4457, .LBB4458
9D006238  00041302   SRL V0, A0, 12
9D006338  34088000   ORI T0, ZERO, -32768
9D00633C  01A8102B   SLTU V0, T5, T0
9D006340  10401BB8   BEQ V0, ZERO, .LBB4473, .LBB4474, .LBB4475
9D006344  000D1302   SRL V0, T5, 12
9D0064F4  008E102B   SLTU V0, A0, T6
9D0064F8  10400011   BEQ V0, ZERO, 0x9D006540
9D0064FC  00041302   SRL V0, A0, 12
9D0067EC  34048000   ORI A0, ZERO, -32768
9D0067F0  01E4102B   SLTU V0, T7, A0
9D0067F4  104019EA   BEQ V0, ZERO, .LBB4529, .LBB4530, .LBB4531
9D0067F8  000F1302   SRL V0, T7, 12
9D0069B0  34088000   ORI T0, ZERO, -32768
9D0069B4  01E8102B   SLTU V0, T7, T0
9D0069B8  10401A9F   BEQ V0, ZERO, .LBB4563, .LBB4564, .LBB4565
9D0069BC  000F1302   SRL V0, T7, 12
9D006EA8  340E8000   ORI T6, ZERO, -32768
9D006EAC  01EE102B   SLTU V0, T7, T6
9D006EB0  10401968   BEQ V0, ZERO, .LBB4627, .LBB4628, .LBB4629
9D006EB4  000F1302   SRL V0, T7, 12
9D00716C  34058000   ORI A1, ZERO, -32768
9D007170  0085102B   SLTU V0, A0, A1
9D007174  10400011   BEQ V0, ZERO, 0x9D0071BC
9D007178  00041302   SRL V0, A0, 12
9D0072C8  008E102B   SLTU V0, A0, T6
9D0072CC  10400011   BEQ V0, ZERO, 0x9D007314
9D0072D0  00041302   SRL V0, A0, 12
9D007514  008B102B   SLTU V0, A0, T3
9D007518  10400011   BEQ V0, ZERO, 0x9D007560
9D00751C  00041302   SRL V0, A0, 12
9D00761C  34068000   ORI A2, ZERO, -32768
9D007620  0086102B   SLTU V0, A0, A2
9D007624  10401745   BEQ V0, ZERO, .LBB4725, .LBB4726, .LBB4727
9D007628  00041302   SRL V0, A0, 12
9D007728  340B8000   ORI T3, ZERO, -32768
9D00772C  01EB102B   SLTU V0, T7, T3
9D007730  104017B1   BEQ V0, ZERO, .LBB4748, .LBB4749, .LBB4750
9D007734  000F1302   SRL V0, T7, 12
9D0078BC  0086102B   SLTU V0, A0, A2
9D0078C0  10400011   BEQ V0, ZERO, 0x9D007908
9D0078C4  00041302   SRL V0, A0, 12
9D0079C4  340B8000   ORI T3, ZERO, -32768
9D0079C8  01EB102B   SLTU V0, T7, T3
9D0079CC  10401654   BEQ V0, ZERO, .LBB4798, .LBB4799, .LBB4800
9D0079D0  000F1302   SRL V0, T7, 12
9D007CC4  008E102B   SLTU V0, A0, T6
9D007CC8  10400011   BEQ V0, ZERO, 0x9D007D10
9D007CCC  00041302   SRL V0, A0, 12
9D007F4C  0088102B   SLTU V0, A0, T0
9D007F50  10400011   BEQ V0, ZERO, 0x9D007F98
9D007F54  00041302   SRL V0, A0, 12
9D0080D8  34068000   ORI A2, ZERO, -32768
9D0080DC  0086102B   SLTU V0, A0, A2
9D0080E0  104013D9   BEQ V0, ZERO, .LBB4893, .LBB4894, .LBB4895
9D0080E4  00041302   SRL V0, A0, 12
9D0081DC  34068000   ORI A2, ZERO, -32768
9D0081E0  01E6102B   SLTU V0, T7, A2
9D0081E4  104013A6   BEQ V0, ZERO, .LBB4910, .LBB4911, .LBB4912
9D0081E8  000F1302   SRL V0, T7, 12
9D0083CC  34048000   ORI A0, ZERO, -32768
9D0083D0  01E4102B   SLTU V0, T7, A0
9D0083D4  104013CB   BEQ V0, ZERO, .LBB4942, .LBB4943, .LBB4944
9D0083D8  000F1302   SRL V0, T7, 12
9D00858C  34058000   ORI A1, ZERO, -32768
9D008590  0085102B   SLTU V0, A0, A1
9D008594  1040134D   BEQ V0, ZERO, .LBB4972, .LBB4973, .LBB4974
9D008598  00041302   SRL V0, A0, 12
9D0087CC  340B8000   ORI T3, ZERO, -32768
9D0087D0  01EB102B   SLTU V0, T7, T3
9D0087D4  10401373   BEQ V0, ZERO, .LBB4999, .LBB5000, .LBB5001
9D0087D8  000F1302   SRL V0, T7, 12
9D008A0C  340E8000   ORI T6, ZERO, -32768
9D008A10  01EE102B   SLTU V0, T7, T6
9D008A14  104011A8   BEQ V0, ZERO, .LBB5042, .LBB5043, .LBB5044
9D008A18  000F1302   SRL V0, T7, 12
9D008D30  34048000   ORI A0, ZERO, -32768
9D008D34  01E4102B   SLTU V0, T7, A0
9D008D38  10401221   BEQ V0, ZERO, .LBB5092, .LBB5093, .LBB5094
9D008D3C  000F1302   SRL V0, T7, 12
9D008FA0  340E8000   ORI T6, ZERO, -32768
9D008FA4  01EE102B   SLTU V0, T7, T6
9D008FA8  104010C1   BEQ V0, ZERO, .LBB5128, .LBB5129, .LBB5130
9D008FAC  000F1302   SRL V0, T7, 12
9D009108  34088000   ORI T0, ZERO, -32768
9D00910C  01E8102B   SLTU V0, T7, T0
9D009110  10401140   BEQ V0, ZERO, .LBB5160, .LBB5161, .LBB5162
9D009114  000F1302   SRL V0, T7, 12
9D00936C  34088000   ORI T0, ZERO, -32768
9D009370  00E8102B   SLTU V0, A3, T0
9D009374  10400FC7   BEQ V0, ZERO, .LBB5196, .LBB5197, .LBB5198
9D009378  00071302   SRL V0, A3, 12
9D0095DC  340E8000   ORI T6, ZERO, -32768
9D0095E0  008E102B   SLTU V0, A0, T6
9D0095E4  10400FFD   BEQ V0, ZERO, .LBB5236, .LBB5237, .LBB5238
9D0095E8  00041302   SRL V0, A0, 12
9D00970C  008E102B   SLTU V0, A0, T6
9D009710  10400011   BEQ V0, ZERO, 0x9D009758
9D009714  00041302   SRL V0, A0, 12
9D009868  34058000   ORI A1, ZERO, -32768
9D00986C  0085102B   SLTU V0, A0, A1
9D009870  10400011   BEQ V0, ZERO, 0x9D0098B8
9D009874  00041302   SRL V0, A0, 12
9D009994  0088102B   SLTU V0, A0, T0
9D009998  10400011   BEQ V0, ZERO, 0x9D0099E0
9D00999C  00041302   SRL V0, A0, 12
9D009ABC  008E102B   SLTU V0, A0, T6
9D009AC0  10400011   BEQ V0, ZERO, 0x9D009B08
9D009AC4  00041302   SRL V0, A0, 12
9D009BE4  0086102B   SLTU V0, A0, A2
9D009BE8  10400011   BEQ V0, ZERO, 0x9D009C30
9D009BEC  00041302   SRL V0, A0, 12
9D009D68  0083102B   SLTU V0, A0, V1
9D009D6C  10400011   BEQ V0, ZERO, 0x9D009DB4
9D009D70  00041302   SRL V0, A0, 12
9D009EC8  34048000   ORI A0, ZERO, -32768
9D009ECC  0124102B   SLTU V0, T1, A0
9D009ED0  10400CB8   BEQ V0, ZERO, .LBB5333, .LBB5334, .LBB5335
9D009ED4  00091302   SRL V0, T1, 12
9D00A030  34068000   ORI A2, ZERO, -32768
9D00A034  0086102B   SLTU V0, A0, A2
9D00A038  10400D37   BEQ V0, ZERO, .LBB5359, .LBB5360, .LBB5361
9D00A03C  00041302   SRL V0, A0, 12
9D00A138  340B8000   ORI T3, ZERO, -32768
9D00A13C  01EB102B   SLTU V0, T7, T3
9D00A140  10400C23   BEQ V0, ZERO, .LBB5376, .LBB5377, .LBB5378
9D00A144  000F1302   SRL V0, T7, 12
9D00A28C  34048000   ORI A0, ZERO, -32768
9D00A290  0124102B   SLTU V0, T1, A0
9D00A294  10400C92   BEQ V0, ZERO, .LBB5402, .LBB5403, .LBB5404
9D00A298  00091302   SRL V0, T1, 12
9D00A824  34058000   ORI A1, ZERO, -32768
9D00A828  0085102B   SLTU V0, A0, A1
9D00A82C  10400011   BEQ V0, ZERO, 0x9D00A874
9D00A830  00041302   SRL V0, A0, 12
9D00A954  340E8000   ORI T6, ZERO, -32768
9D00A958  01AE102B   SLTU V0, T5, T6
9D00A95C  104009EB   BEQ V0, ZERO, .LBB5499, .LBB5500, .LBB5501
9D00A960  000D1302   SRL V0, T5, 12
9D00AE38  008B102B   SLTU V0, A0, T3
9D00AE3C  10400011   BEQ V0, ZERO, 0x9D00AE84
9D00AE40  00041302   SRL V0, A0, 12
9D00AFB0  008E102B   SLTU V0, A0, T6
9D00AFB4  10400011   BEQ V0, ZERO, 0x9D00AFFC
9D00AFB8  00041302   SRL V0, A0, 12
9D00B0D8  340B8000   ORI T3, ZERO, -32768
9D00B0DC  01EB102B   SLTU V0, T7, T3
9D00B0E0  10400906   BEQ V0, ZERO, .LBB5595, .LBB5596, .LBB5597
9D00B0E4  000F1302   SRL V0, T7, 12
9D00B268  0086102B   SLTU V0, A0, A2
9D00B26C  10400011   BEQ V0, ZERO, 0x9D00B2B4
9D00B270  00041302   SRL V0, A0, 12
9D00B390  34048000   ORI A0, ZERO, -32768
9D00B394  01E4102B   SLTU V0, T7, A0
9D00B398  10400763   BEQ V0, ZERO, .LBB5635, .LBB5636, .LBB5637
9D00B39C  000F1302   SRL V0, T7, 12
9D00B5F4  340E8000   ORI T6, ZERO, -32768
9D00B5F8  008E102B   SLTU V0, A0, T6
9D00B5FC  10400813   BEQ V0, ZERO, .LBB5671, .LBB5672, .LBB5673
9D00B600  00041302   SRL V0, A0, 12
9D00BBA0  34068000   ORI A2, ZERO, -32768
9D00BBA4  0086102B   SLTU V0, A0, A2
9D00BBA8  10400551   BEQ V0, ZERO, .LBB5758, .LBB5759, .LBB5760
9D00BBAC  00041302   SRL V0, A0, 12
9D00C044  34088000   ORI T0, ZERO, -32768
9D00C048  0088102B   SLTU V0, A0, T0
9D00C04C  10400539   BEQ V0, ZERO, .LBB5848, .LBB5849, .LBB5850
9D00C050  00041302   SRL V0, A0, 12
9D00C140  340E8000   ORI T6, ZERO, -32768
9D00C144  008E102B   SLTU V0, A0, T6
9D00C148  104003D4   BEQ V0, ZERO, .LBB5865, .LBB5866, .LBB5867
9D00C14C  00041302   SRL V0, A0, 12
9D00C494  34058000   ORI A1, ZERO, -32768
9D00C498  0085102B   SLTU V0, A0, A1
9D00C49C  1040043A   BEQ V0, ZERO, .LBB5906, .LBB5907, .LBB5908
9D00C4A0  00041302   SRL V0, A0, 12
1215:                   {
1216:                      /* always paged memory */
1217:                      return bank_readbyte(address);
1218:                   }
1219:                   /* check memory range handlers */
1220:                   else
1221:                   {
1222:                      for (mr = cpu.read_handler; mr->min_range != 0xFFFFFFFF; mr++)
9D000D60  8EA20040   LW V0, 64(S5)
9D000D64  8C450000   LW A1, 0(V0)
9D000D68  50B1000D   BEQL A1, S1, 0x9D000DA0
9D000D6C  00041302   SRL V0, A0, 12
9D000D8C  2442000C   ADDIU V0, V0, 12
9D000D90  8C450000   LW A1, 0(V0)
9D000D94  54B1FFF7   BNEL A1, S1, 0x9D000D74
9D000D98  0085282B   SLTU A1, A0, A1
9D000E68  8EA20040   LW V0, 64(S5)
9D000E6C  8C450000   LW A1, 0(V0)
9D000E70  50B1000D   BEQL A1, S1, 0x9D000EA8
9D000E74  00041302   SRL V0, A0, 12
9D000E94  2442000C   ADDIU V0, V0, 12
9D000E98  8C450000   LW A1, 0(V0)
9D000E9C  14B1FFF7   BNE A1, S1, 0x9D000E7C
9D000EA0  0085282B   SLTU A1, A0, A1
9D000F98  8EA20040   LW V0, 64(S5)
9D000F9C  8C440000   LW A0, 0(V0)
9D000FA0  5091000D   BEQL A0, S1, 0x9D000FD8
9D000FA4  000F1302   SRL V0, T7, 12
9D000FC4  2442000C   ADDIU V0, V0, 12
9D000FC8  8C440000   LW A0, 0(V0)
9D000FCC  1491FFF7   BNE A0, S1, 0x9D000FAC
9D000FD0  01E4202B   SLTU A0, T7, A0
9D0010EC  8EA20040   LW V0, 64(S5)
9D0010F0  8C430000   LW V1, 0(V0)
9D0010F4  5071000D   BEQL V1, S1, 0x9D00112C
9D0010F8  00041302   SRL V0, A0, 12
9D001118  2442000C   ADDIU V0, V0, 12
9D00111C  8C430000   LW V1, 0(V0)
9D001120  1471FFF7   BNE V1, S1, 0x9D001100
9D001124  0083182B   SLTU V1, A0, V1
9D0012A4  8E020040   LW V0, 64(S0)
9D0012A8  8C430000   LW V1, 0(V0)
9D0012AC  5071000D   BEQL V1, S1, 0x9D0012E4
9D0012B0  00041302   SRL V0, A0, 12
9D0012D0  2442000C   ADDIU V0, V0, 12
9D0012D4  8C430000   LW V1, 0(V0)
9D0012D8  1471FFF7   BNE V1, S1, 0x9D0012B8
9D0012DC  0083182B   SLTU V1, A0, V1
9D0013CC  8E020040   LW V0, 64(S0)
9D0013D0  8C450000   LW A1, 0(V0)
9D0013D4  50B1000D   BEQL A1, S1, 0x9D00140C
9D0013D8  00041302   SRL V0, A0, 12
9D0013F8  2442000C   ADDIU V0, V0, 12
9D0013FC  8C450000   LW A1, 0(V0)
9D001400  54B1FFF7   BNEL A1, S1, 0x9D0013E0
9D001404  0085282B   SLTU A1, A0, A1
9D0014DC  8EA20040   LW V0, 64(S5)
9D0014E0  8C440000   LW A0, 0(V0)
9D0014E4  5091000D   BEQL A0, S1, 0x9D00151C
9D0014E8  00091302   SRL V0, T1, 12
9D001508  2442000C   ADDIU V0, V0, 12
9D00150C  8C440000   LW A0, 0(V0)
9D001510  1491FFF7   BNE A0, S1, 0x9D0014F0
9D001514  0124202B   SLTU A0, T1, A0
9D00180C  8EA20040   LW V0, 64(S5)
9D001810  8C440000   LW A0, 0(V0)
9D001814  5091000D   BEQL A0, S1, 0x9D00184C
9D001818  00071302   SRL V0, A3, 12
9D001838  2442000C   ADDIU V0, V0, 12
9D00183C  8C440000   LW A0, 0(V0)
9D001840  1491FFF7   BNE A0, S1, 0x9D001820
9D001844  00E4202B   SLTU A0, A3, A0
9D001C38  8EA20040   LW V0, 64(S5)
9D001C3C  8C450000   LW A1, 0(V0)
9D001C40  50B1000D   BEQL A1, S1, 0x9D001C78
9D001C44  00041302   SRL V0, A0, 12
9D001C64  2442000C   ADDIU V0, V0, 12
9D001C68  8C450000   LW A1, 0(V0)
9D001C6C  54B1FFF7   BNEL A1, S1, 0x9D001C4C
9D001C70  0085282B   SLTU A1, A0, A1
9D001DF8  8E020040   LW V0, 64(S0)
9D001DFC  8C450000   LW A1, 0(V0)
9D001E00  50B1000D   BEQL A1, S1, 0x9D001E38
9D001E04  00041302   SRL V0, A0, 12
9D001E24  2442000C   ADDIU V0, V0, 12
9D001E28  8C450000   LW A1, 0(V0)
9D001E2C  54B1FFF7   BNEL A1, S1, 0x9D001E0C
9D001E30  0085282B   SLTU A1, A0, A1
9D001F04  8EA20040   LW V0, 64(S5)
9D001F08  8C440000   LW A0, 0(V0)
9D001F0C  5091000D   BEQL A0, S1, 0x9D001F44
9D001F10  000F1302   SRL V0, T7, 12
9D001F30  2442000C   ADDIU V0, V0, 12
9D001F34  8C440000   LW A0, 0(V0)
9D001F38  1491FFF7   BNE A0, S1, 0x9D001F18
9D001F3C  01E4202B   SLTU A0, T7, A0
9D002070  8EA20040   LW V0, 64(S5)
9D002074  8C440000   LW A0, 0(V0)
9D002078  5091000D   BEQL A0, S1, 0x9D0020B0
9D00207C  000F1302   SRL V0, T7, 12
9D00209C  2442000C   ADDIU V0, V0, 12
9D0020A0  8C440000   LW A0, 0(V0)
9D0020A4  1491FFF7   BNE A0, S1, 0x9D002084
9D0020A8  01E4202B   SLTU A0, T7, A0
9D0021C8  8EA20040   LW V0, 64(S5)
9D0021CC  8C440000   LW A0, 0(V0)
9D0021D0  5091000D   BEQL A0, S1, 0x9D002208
9D0021D4  000F1302   SRL V0, T7, 12
9D0021F4  2442000C   ADDIU V0, V0, 12
9D0021F8  8C440000   LW A0, 0(V0)
9D0021FC  1491FFF7   BNE A0, S1, 0x9D0021DC
9D002200  01E4202B   SLTU A0, T7, A0
9D00234C  8EA20040   LW V0, 64(S5)
9D002350  8C440000   LW A0, 0(V0)
9D002354  5091000D   BEQL A0, S1, 0x9D00238C
9D002358  00071302   SRL V0, A3, 12
9D002378  2442000C   ADDIU V0, V0, 12
9D00237C  8C440000   LW A0, 0(V0)
9D002380  1491FFF7   BNE A0, S1, 0x9D002360
9D002384  00E4202B   SLTU A0, A3, A0
9D0024AC  8EA20040   LW V0, 64(S5)
9D0024B0  8C440000   LW A0, 0(V0)
9D0024B4  5091000D   BEQL A0, S1, 0x9D0024EC
9D0024B8  000F1302   SRL V0, T7, 12
9D0024D8  2442000C   ADDIU V0, V0, 12
9D0024DC  8C440000   LW A0, 0(V0)
9D0024E0  1491FFF7   BNE A0, S1, 0x9D0024C0
9D0024E4  01E4202B   SLTU A0, T7, A0
9D0026D8  8EA20040   LW V0, 64(S5)
9D0026DC  8C450000   LW A1, 0(V0)
9D0026E0  50B1000D   BEQL A1, S1, 0x9D002718
9D0026E4  00041302   SRL V0, A0, 12
9D002704  2442000C   ADDIU V0, V0, 12
9D002708  8C450000   LW A1, 0(V0)
9D00270C  54B1FFF7   BNEL A1, S1, 0x9D0026EC
9D002710  0085282B   SLTU A1, A0, A1
9D002918  8EA20040   LW V0, 64(S5)
9D00291C  8C440000   LW A0, 0(V0)
9D002920  5091000D   BEQL A0, S1, 0x9D002958
9D002924  00181302   SRL V0, T8, 12
9D002944  2442000C   ADDIU V0, V0, 12
9D002948  8C440000   LW A0, 0(V0)
9D00294C  1491FFF7   BNE A0, S1, 0x9D00292C
9D002950  0304202B   SLTU A0, T8, A0
9D002C44  8EA20040   LW V0, 64(S5)
9D002C48  8C450000   LW A1, 0(V0)
9D002C4C  50B1000D   BEQL A1, S1, 0x9D002C84
9D002C50  00041302   SRL V0, A0, 12
9D002C70  2442000C   ADDIU V0, V0, 12
9D002C74  8C450000   LW A1, 0(V0)
9D002C78  54B1FFF7   BNEL A1, S1, 0x9D002C58
9D002C7C  0085282B   SLTU A1, A0, A1
9D002D54  8EA20040   LW V0, 64(S5)
9D002D58  8C440000   LW A0, 0(V0)
9D002D5C  5091000D   BEQL A0, S1, 0x9D002D94
9D002D60  00091302   SRL V0, T1, 12
9D002D80  2442000C   ADDIU V0, V0, 12
9D002D84  8C440000   LW A0, 0(V0)
9D002D88  1491FFF7   BNE A0, S1, 0x9D002D68
9D002D8C  0124202B   SLTU A0, T1, A0
9D003200  8EA20040   LW V0, 64(S5)
9D003204  8C450000   LW A1, 0(V0)
9D003208  50B1000D   BEQL A1, S1, 0x9D003240
9D00320C  00041302   SRL V0, A0, 12
9D00322C  2442000C   ADDIU V0, V0, 12
9D003230  8C450000   LW A1, 0(V0)
9D003234  14B1FFF7   BNE A1, S1, 0x9D003214
9D003238  0085282B   SLTU A1, A0, A1
9D003338  8EA20040   LW V0, 64(S5)
9D00333C  8C440000   LW A0, 0(V0)
9D003340  5091000D   BEQL A0, S1, 0x9D003378
9D003344  000D1302   SRL V0, T5, 12
9D003364  2442000C   ADDIU V0, V0, 12
9D003368  8C440000   LW A0, 0(V0)
9D00336C  1491FFF7   BNE A0, S1, 0x9D00334C
9D003370  01A4202B   SLTU A0, T5, A0
9D003584  8E020040   LW V0, 64(S0)
9D003588  8C450000   LW A1, 0(V0)
9D00358C  50B1000D   BEQL A1, S1, 0x9D0035C4
9D003590  00041302   SRL V0, A0, 12
9D0035B0  2442000C   ADDIU V0, V0, 12
9D0035B4  8C450000   LW A1, 0(V0)
9D0035B8  54B1FFF7   BNEL A1, S1, 0x9D003598
9D0035BC  0085282B   SLTU A1, A0, A1
9D0036B8  8E020040   LW V0, 64(S0)
9D0036BC  8C450000   LW A1, 0(V0)
9D0036C0  50B1000D   BEQL A1, S1, 0x9D0036F8
9D0036C4  00041302   SRL V0, A0, 12
9D0036E4  2442000C   ADDIU V0, V0, 12
9D0036E8  8C450000   LW A1, 0(V0)
9D0036EC  54B1FFF7   BNEL A1, S1, 0x9D0036CC
9D0036F0  0085282B   SLTU A1, A0, A1
9D003BB0  8EA20040   LW V0, 64(S5)
9D003BB4  8C450000   LW A1, 0(V0)
9D003BB8  50B1000D   BEQL A1, S1, 0x9D003BF0
9D003BBC  00041302   SRL V0, A0, 12
9D003BDC  2442000C   ADDIU V0, V0, 12
9D003BE0  8C450000   LW A1, 0(V0)
9D003BE4  54B1FFF7   BNEL A1, S1, 0x9D003BC4
9D003BE8  0085282B   SLTU A1, A0, A1
9D003E84  8EA20040   LW V0, 64(S5)
9D003E88  8C440000   LW A0, 0(V0)
9D003E8C  5091000D   BEQL A0, S1, 0x9D003EC4
9D003E90  00181302   SRL V0, T8, 12
9D003EB0  2442000C   ADDIU V0, V0, 12
9D003EB4  8C440000   LW A0, 0(V0)
9D003EB8  1491FFF7   BNE A0, S1, 0x9D003E98
9D003EBC  0304202B   SLTU A0, T8, A0
9D004188  8EA20040   LW V0, 64(S5)
9D00418C  8C440000   LW A0, 0(V0)
9D004190  5091000D   BEQL A0, S1, 0x9D0041C8
9D004194  000D1302   SRL V0, T5, 12
9D0041B4  2442000C   ADDIU V0, V0, 12
9D0041B8  8C440000   LW A0, 0(V0)
9D0041BC  1491FFF7   BNE A0, S1, 0x9D00419C
9D0041C0  01A4202B   SLTU A0, T5, A0
9D004340  8E020040   LW V0, 64(S0)
9D004344  8C450000   LW A1, 0(V0)
9D004348  50B1000D   BEQL A1, S1, 0x9D004380
9D00434C  00041302   SRL V0, A0, 12
9D00436C  2442000C   ADDIU V0, V0, 12
9D004370  8C450000   LW A1, 0(V0)
9D004374  54B1FFF7   BNEL A1, S1, 0x9D004354
9D004378  0085282B   SLTU A1, A0, A1
9D00444C  8EA20040   LW V0, 64(S5)
9D004450  8C440000   LW A0, 0(V0)
9D004454  5091000D   BEQL A0, S1, 0x9D00448C
9D004458  000F1302   SRL V0, T7, 12
9D004478  2442000C   ADDIU V0, V0, 12
9D00447C  8C440000   LW A0, 0(V0)
9D004480  1491FFF7   BNE A0, S1, 0x9D004460
9D004484  01E4202B   SLTU A0, T7, A0
9D0045E0  8E020040   LW V0, 64(S0)
9D0045E4  8C450000   LW A1, 0(V0)
9D0045E8  50B1000D   BEQL A1, S1, 0x9D004620
9D0045EC  00041302   SRL V0, A0, 12
9D00460C  2442000C   ADDIU V0, V0, 12
9D004610  8C450000   LW A1, 0(V0)
9D004614  54B1FFF7   BNEL A1, S1, 0x9D0045F4
9D004618  0085282B   SLTU A1, A0, A1
9D0046EC  8EA20040   LW V0, 64(S5)
9D0046F0  8C440000   LW A0, 0(V0)
9D0046F4  5091000D   BEQL A0, S1, 0x9D00472C
9D0046F8  00071302   SRL V0, A3, 12
9D004718  2442000C   ADDIU V0, V0, 12
9D00471C  8C440000   LW A0, 0(V0)
9D004720  1491FFF7   BNE A0, S1, 0x9D004700
9D004724  00E4202B   SLTU A0, A3, A0
9D004850  8EA20040   LW V0, 64(S5)
9D004854  8C440000   LW A0, 0(V0)
9D004858  5091000D   BEQL A0, S1, 0x9D004890
9D00485C  000F1302   SRL V0, T7, 12
9D00487C  2442000C   ADDIU V0, V0, 12
9D004880  8C440000   LW A0, 0(V0)
9D004884  1491FFF7   BNE A0, S1, 0x9D004864
9D004888  01E4202B   SLTU A0, T7, A0
9D004D04  8EA20040   LW V0, 64(S5)
9D004D08  8C450000   LW A1, 0(V0)
9D004D0C  50B1000D   BEQL A1, S1, 0x9D004D44
9D004D10  00041302   SRL V0, A0, 12
9D004D30  2442000C   ADDIU V0, V0, 12
9D004D34  8C450000   LW A1, 0(V0)
9D004D38  54B1FFF7   BNEL A1, S1, 0x9D004D18
9D004D3C  0085282B   SLTU A1, A0, A1
9D004F0C  8EA20040   LW V0, 64(S5)
9D004F10  8C440000   LW A0, 0(V0)
9D004F14  5091000D   BEQL A0, S1, 0x9D004F4C
9D004F18  000F1302   SRL V0, T7, 12
9D004F38  2442000C   ADDIU V0, V0, 12
9D004F3C  8C440000   LW A0, 0(V0)
9D004F40  1491FFF7   BNE A0, S1, 0x9D004F20
9D004F44  01E4202B   SLTU A0, T7, A0
9D005078  8EA20040   LW V0, 64(S5)
9D00507C  8C440000   LW A0, 0(V0)
9D005080  5091000D   BEQL A0, S1, 0x9D0050B8
9D005084  00071302   SRL V0, A3, 12
9D0050A4  2442000C   ADDIU V0, V0, 12
9D0050A8  8C440000   LW A0, 0(V0)
9D0050AC  1491FFF7   BNE A0, S1, 0x9D00508C
9D0050B0  00E4202B   SLTU A0, A3, A0
9D0051D4  8EA20040   LW V0, 64(S5)
9D0051D8  8C440000   LW A0, 0(V0)
9D0051DC  5091000D   BEQL A0, S1, 0x9D005214
9D0051E0  00091302   SRL V0, T1, 12
9D005200  2442000C   ADDIU V0, V0, 12
9D005204  8C440000   LW A0, 0(V0)
9D005208  1491FFF7   BNE A0, S1, 0x9D0051E8
9D00520C  0124202B   SLTU A0, T1, A0
9D005500  8E020040   LW V0, 64(S0)
9D005504  8C450000   LW A1, 0(V0)
9D005508  50B1000D   BEQL A1, S1, 0x9D005540
9D00550C  00041302   SRL V0, A0, 12
9D00552C  2442000C   ADDIU V0, V0, 12
9D005530  8C450000   LW A1, 0(V0)
9D005534  54B1FFF7   BNEL A1, S1, 0x9D005514
9D005538  0085282B   SLTU A1, A0, A1
9D005608  8EA20040   LW V0, 64(S5)
9D00560C  8C440000   LW A0, 0(V0)
9D005610  5091000D   BEQL A0, S1, 0x9D005648
9D005614  000F1302   SRL V0, T7, 12
9D005634  2442000C   ADDIU V0, V0, 12
9D005638  8C440000   LW A0, 0(V0)
9D00563C  1491FFF7   BNE A0, S1, 0x9D00561C
9D005640  01E4202B   SLTU A0, T7, A0
9D0057C0  8E020040   LW V0, 64(S0)
9D0057C4  8C450000   LW A1, 0(V0)
9D0057C8  50B1000D   BEQL A1, S1, 0x9D005800
9D0057CC  00041302   SRL V0, A0, 12
9D0057EC  2442000C   ADDIU V0, V0, 12
9D0057F0  8C450000   LW A1, 0(V0)
9D0057F4  54B1FFF7   BNEL A1, S1, 0x9D0057D4
9D0057F8  0085282B   SLTU A1, A0, A1
9D0058EC  8EA20040   LW V0, 64(S5)
9D0058F0  8C440000   LW A0, 0(V0)
9D0058F4  5091000D   BEQL A0, S1, 0x9D00592C
9D0058F8  000F1302   SRL V0, T7, 12
9D005918  2442000C   ADDIU V0, V0, 12
9D00591C  8C440000   LW A0, 0(V0)
9D005920  1491FFF7   BNE A0, S1, 0x9D005900
9D005924  01E4202B   SLTU A0, T7, A0
9D005B04  8EA20040   LW V0, 64(S5)
9D005B08  8C450000   LW A1, 0(V0)
9D005B0C  50B1000D   BEQL A1, S1, 0x9D005B44
9D005B10  00041302   SRL V0, A0, 12
9D005B30  2442000C   ADDIU V0, V0, 12
9D005B34  8C450000   LW A1, 0(V0)
9D005B38  54B1FFF7   BNEL A1, S1, 0x9D005B18
9D005B3C  0085282B   SLTU A1, A0, A1
9D005CEC  8EA20040   LW V0, 64(S5)
9D005CF0  8C440000   LW A0, 0(V0)
9D005CF4  5091000D   BEQL A0, S1, 0x9D005D2C
9D005CF8  000D1302   SRL V0, T5, 12
9D005D18  2442000C   ADDIU V0, V0, 12
9D005D1C  8C440000   LW A0, 0(V0)
9D005D20  1491FFF7   BNE A0, S1, 0x9D005D00
9D005D24  01A4202B   SLTU A0, T5, A0
9D00623C  8EA20040   LW V0, 64(S5)
9D006240  8C450000   LW A1, 0(V0)
9D006244  50B1000D   BEQL A1, S1, 0x9D00627C
9D006248  00041302   SRL V0, A0, 12
9D006268  2442000C   ADDIU V0, V0, 12
9D00626C  8C450000   LW A1, 0(V0)
9D006270  54B1FFF7   BNEL A1, S1, 0x9D006250
9D006274  0085282B   SLTU A1, A0, A1
9D006348  8EA20040   LW V0, 64(S5)
9D00634C  8C440000   LW A0, 0(V0)
9D006350  5091000D   BEQL A0, S1, 0x9D006388
9D006354  000D1302   SRL V0, T5, 12
9D006374  2442000C   ADDIU V0, V0, 12
9D006378  8C440000   LW A0, 0(V0)
9D00637C  1491FFF7   BNE A0, S1, 0x9D00635C
9D006380  01A4202B   SLTU A0, T5, A0
9D006500  8E020040   LW V0, 64(S0)
9D006504  8C450000   LW A1, 0(V0)
9D006508  50B1000D   BEQL A1, S1, 0x9D006540
9D00650C  00041302   SRL V0, A0, 12
9D00652C  2442000C   ADDIU V0, V0, 12
9D006530  8C450000   LW A1, 0(V0)
9D006534  14B1FFF7   BNE A1, S1, 0x9D006514
9D006538  0085282B   SLTU A1, A0, A1
9D0067FC  8EA20040   LW V0, 64(S5)
9D006800  8C440000   LW A0, 0(V0)
9D006804  5091000D   BEQL A0, S1, 0x9D00683C
9D006808  000F1302   SRL V0, T7, 12
9D006828  2442000C   ADDIU V0, V0, 12
9D00682C  8C440000   LW A0, 0(V0)
9D006830  1491FFF7   BNE A0, S1, 0x9D006810
9D006834  01E4202B   SLTU A0, T7, A0
9D0069C0  8EA20040   LW V0, 64(S5)
9D0069C4  8C440000   LW A0, 0(V0)
9D0069C8  5091000D   BEQL A0, S1, 0x9D006A00
9D0069CC  000F1302   SRL V0, T7, 12
9D0069EC  2442000C   ADDIU V0, V0, 12
9D0069F0  8C440000   LW A0, 0(V0)
9D0069F4  1491FFF7   BNE A0, S1, 0x9D0069D4
9D0069F8  01E4202B   SLTU A0, T7, A0
9D006EB8  8EA20040   LW V0, 64(S5)
9D006EBC  8C440000   LW A0, 0(V0)
9D006EC0  5091000D   BEQL A0, S1, 0x9D006EF8
9D006EC4  000F1302   SRL V0, T7, 12
9D006EE4  2442000C   ADDIU V0, V0, 12
9D006EE8  8C440000   LW A0, 0(V0)
9D006EEC  1491FFF7   BNE A0, S1, 0x9D006ECC
9D006EF0  01E4202B   SLTU A0, T7, A0
9D00717C  8E020040   LW V0, 64(S0)
9D007180  8C450000   LW A1, 0(V0)
9D007184  50B1000D   BEQL A1, S1, 0x9D0071BC
9D007188  00041302   SRL V0, A0, 12
9D0071A8  2442000C   ADDIU V0, V0, 12
9D0071AC  8C450000   LW A1, 0(V0)
9D0071B0  54B1FFF7   BNEL A1, S1, 0x9D007190
9D0071B4  0085282B   SLTU A1, A0, A1
9D0072D4  8E020040   LW V0, 64(S0)
9D0072D8  8C450000   LW A1, 0(V0)
9D0072DC  50B1000D   BEQL A1, S1, 0x9D007314
9D0072E0  00041302   SRL V0, A0, 12
9D007300  2442000C   ADDIU V0, V0, 12
9D007304  8C450000   LW A1, 0(V0)
9D007308  54B1FFF7   BNEL A1, S1, 0x9D0072E8
9D00730C  0085282B   SLTU A1, A0, A1
9D007520  8E020040   LW V0, 64(S0)
9D007524  8C450000   LW A1, 0(V0)
9D007528  50B1000D   BEQL A1, S1, 0x9D007560
9D00752C  00041302   SRL V0, A0, 12
9D00754C  2442000C   ADDIU V0, V0, 12
9D007550  8C450000   LW A1, 0(V0)
9D007554  54B1FFF7   BNEL A1, S1, 0x9D007534
9D007558  0085282B   SLTU A1, A0, A1
9D00762C  8EA20040   LW V0, 64(S5)
9D007630  8C450000   LW A1, 0(V0)
9D007634  50B1000D   BEQL A1, S1, 0x9D00766C
9D007638  00041302   SRL V0, A0, 12
9D007658  2442000C   ADDIU V0, V0, 12
9D00765C  8C450000   LW A1, 0(V0)
9D007660  54B1FFF7   BNEL A1, S1, 0x9D007640
9D007664  0085282B   SLTU A1, A0, A1
9D007738  8EA20040   LW V0, 64(S5)
9D00773C  8C440000   LW A0, 0(V0)
9D007740  5091000D   BEQL A0, S1, 0x9D007778
9D007744  000F1302   SRL V0, T7, 12
9D007764  2442000C   ADDIU V0, V0, 12
9D007768  8C440000   LW A0, 0(V0)
9D00776C  1491FFF7   BNE A0, S1, 0x9D00774C
9D007770  01E4202B   SLTU A0, T7, A0
9D0078C8  8E020040   LW V0, 64(S0)
9D0078CC  8C450000   LW A1, 0(V0)
9D0078D0  50B1000D   BEQL A1, S1, 0x9D007908
9D0078D4  00041302   SRL V0, A0, 12
9D0078F4  2442000C   ADDIU V0, V0, 12
9D0078F8  8C450000   LW A1, 0(V0)
9D0078FC  54B1FFF7   BNEL A1, S1, 0x9D0078DC
9D007900  0085282B   SLTU A1, A0, A1
9D0079D4  8EA20040   LW V0, 64(S5)
9D0079D8  8C440000   LW A0, 0(V0)
9D0079DC  5091000D   BEQL A0, S1, 0x9D007A14
9D0079E0  000F1302   SRL V0, T7, 12
9D007A00  2442000C   ADDIU V0, V0, 12
9D007A04  8C440000   LW A0, 0(V0)
9D007A08  1491FFF7   BNE A0, S1, 0x9D0079E8
9D007A0C  01E4202B   SLTU A0, T7, A0
9D007CD0  8E020040   LW V0, 64(S0)
9D007CD4  8C430000   LW V1, 0(V0)
9D007CD8  5071000D   BEQL V1, S1, 0x9D007D10
9D007CDC  00041302   SRL V0, A0, 12
9D007CFC  2442000C   ADDIU V0, V0, 12
9D007D00  8C430000   LW V1, 0(V0)
9D007D04  1471FFF7   BNE V1, S1, 0x9D007CE4
9D007D08  0083182B   SLTU V1, A0, V1
9D007F58  8E020040   LW V0, 64(S0)
9D007F5C  8C450000   LW A1, 0(V0)
9D007F60  50B1000D   BEQL A1, S1, 0x9D007F98
9D007F64  00041302   SRL V0, A0, 12
9D007F84  2442000C   ADDIU V0, V0, 12
9D007F88  8C450000   LW A1, 0(V0)
9D007F8C  54B1FFF7   BNEL A1, S1, 0x9D007F6C
9D007F90  0085282B   SLTU A1, A0, A1
9D0080E8  8EA20040   LW V0, 64(S5)
9D0080EC  8C450000   LW A1, 0(V0)
9D0080F0  50B1000D   BEQL A1, S1, 0x9D008128
9D0080F4  00041302   SRL V0, A0, 12
9D008114  2442000C   ADDIU V0, V0, 12
9D008118  8C450000   LW A1, 0(V0)
9D00811C  54B1FFF7   BNEL A1, S1, 0x9D0080FC
9D008120  0085282B   SLTU A1, A0, A1
9D0081EC  8EA20040   LW V0, 64(S5)
9D0081F0  8C440000   LW A0, 0(V0)
9D0081F4  5091000D   BEQL A0, S1, 0x9D00822C
9D0081F8  000F1302   SRL V0, T7, 12
9D008218  2442000C   ADDIU V0, V0, 12
9D00821C  8C440000   LW A0, 0(V0)
9D008220  1491FFF7   BNE A0, S1, 0x9D008200
9D008224  01E4202B   SLTU A0, T7, A0
9D0083DC  8EA20040   LW V0, 64(S5)
9D0083E0  8C440000   LW A0, 0(V0)
9D0083E4  5091000D   BEQL A0, S1, 0x9D00841C
9D0083E8  000F1302   SRL V0, T7, 12
9D008408  2442000C   ADDIU V0, V0, 12
9D00840C  8C440000   LW A0, 0(V0)
9D008410  1491FFF7   BNE A0, S1, 0x9D0083F0
9D008414  01E4202B   SLTU A0, T7, A0
9D00859C  8EA20040   LW V0, 64(S5)
9D0085A0  8C450000   LW A1, 0(V0)
9D0085A4  50B1000D   BEQL A1, S1, 0x9D0085DC
9D0085A8  00041302   SRL V0, A0, 12
9D0085C8  2442000C   ADDIU V0, V0, 12
9D0085CC  8C450000   LW A1, 0(V0)
9D0085D0  54B1FFF7   BNEL A1, S1, 0x9D0085B0
9D0085D4  0085282B   SLTU A1, A0, A1
9D0087DC  8EA20040   LW V0, 64(S5)
9D0087E0  8C440000   LW A0, 0(V0)
9D0087E4  5091000D   BEQL A0, S1, 0x9D00881C
9D0087E8  000F1302   SRL V0, T7, 12
9D008808  2442000C   ADDIU V0, V0, 12
9D00880C  8C440000   LW A0, 0(V0)
9D008810  1491FFF7   BNE A0, S1, 0x9D0087F0
9D008814  01E4202B   SLTU A0, T7, A0
9D008A1C  8EA20040   LW V0, 64(S5)
9D008A20  8C440000   LW A0, 0(V0)
9D008A24  5091000D   BEQL A0, S1, 0x9D008A5C
9D008A28  000F1302   SRL V0, T7, 12
9D008A48  2442000C   ADDIU V0, V0, 12
9D008A4C  8C440000   LW A0, 0(V0)
9D008A50  1491FFF7   BNE A0, S1, 0x9D008A30
9D008A54  01E4202B   SLTU A0, T7, A0
9D008D40  8EA20040   LW V0, 64(S5)
9D008D44  8C440000   LW A0, 0(V0)
9D008D48  5091000D   BEQL A0, S1, 0x9D008D80
9D008D4C  000F1302   SRL V0, T7, 12
9D008D6C  2442000C   ADDIU V0, V0, 12
9D008D70  8C440000   LW A0, 0(V0)
9D008D74  1491FFF7   BNE A0, S1, 0x9D008D54
9D008D78  01E4202B   SLTU A0, T7, A0
9D008FB0  8EA20040   LW V0, 64(S5)
9D008FB4  8C440000   LW A0, 0(V0)
9D008FB8  5091000D   BEQL A0, S1, 0x9D008FF0
9D008FBC  000F1302   SRL V0, T7, 12
9D008FDC  2442000C   ADDIU V0, V0, 12
9D008FE0  8C440000   LW A0, 0(V0)
9D008FE4  1491FFF7   BNE A0, S1, 0x9D008FC4
9D008FE8  01E4202B   SLTU A0, T7, A0
9D009118  8EA20040   LW V0, 64(S5)
9D00911C  8C440000   LW A0, 0(V0)
9D009120  5091000D   BEQL A0, S1, 0x9D009158
9D009124  000F1302   SRL V0, T7, 12
9D009144  2442000C   ADDIU V0, V0, 12
9D009148  8C440000   LW A0, 0(V0)
9D00914C  1491FFF7   BNE A0, S1, 0x9D00912C
9D009150  01E4202B   SLTU A0, T7, A0
9D00937C  8EA20040   LW V0, 64(S5)
9D009380  8C440000   LW A0, 0(V0)
9D009384  5091000D   BEQL A0, S1, 0x9D0093BC
9D009388  00071302   SRL V0, A3, 12
9D0093A8  2442000C   ADDIU V0, V0, 12
9D0093AC  8C440000   LW A0, 0(V0)
9D0093B0  1491FFF7   BNE A0, S1, 0x9D009390
9D0093B4  00E4202B   SLTU A0, A3, A0
9D0095EC  8EA20040   LW V0, 64(S5)
9D0095F0  8C430000   LW V1, 0(V0)
9D0095F4  5071000D   BEQL V1, S1, 0x9D00962C
9D0095F8  00041302   SRL V0, A0, 12
9D009618  2442000C   ADDIU V0, V0, 12
9D00961C  8C430000   LW V1, 0(V0)
9D009620  1471FFF7   BNE V1, S1, 0x9D009600
9D009624  0083182B   SLTU V1, A0, V1
9D009718  8E020040   LW V0, 64(S0)
9D00971C  8C450000   LW A1, 0(V0)
9D009720  50B1000D   BEQL A1, S1, 0x9D009758
9D009724  00041302   SRL V0, A0, 12
9D009744  2442000C   ADDIU V0, V0, 12
9D009748  8C450000   LW A1, 0(V0)
9D00974C  14B1FFF7   BNE A1, S1, 0x9D00972C
9D009750  0085282B   SLTU A1, A0, A1
9D009878  8E020040   LW V0, 64(S0)
9D00987C  8C450000   LW A1, 0(V0)
9D009880  50B1000D   BEQL A1, S1, 0x9D0098B8
9D009884  00041302   SRL V0, A0, 12
9D0098A4  2442000C   ADDIU V0, V0, 12
9D0098A8  8C450000   LW A1, 0(V0)
9D0098AC  54B1FFF7   BNEL A1, S1, 0x9D00988C
9D0098B0  0085282B   SLTU A1, A0, A1
9D0099A0  8E020040   LW V0, 64(S0)
9D0099A4  8C430000   LW V1, 0(V0)
9D0099A8  5071000D   BEQL V1, S1, 0x9D0099E0
9D0099AC  00041302   SRL V0, A0, 12
9D0099CC  2442000C   ADDIU V0, V0, 12
9D0099D0  8C430000   LW V1, 0(V0)
9D0099D4  1471FFF7   BNE V1, S1, 0x9D0099B4
9D0099D8  0083182B   SLTU V1, A0, V1
9D009AC8  8E020040   LW V0, 64(S0)
9D009ACC  8C450000   LW A1, 0(V0)
9D009AD0  50B1000D   BEQL A1, S1, 0x9D009B08
9D009AD4  00041302   SRL V0, A0, 12
9D009AF4  2442000C   ADDIU V0, V0, 12
9D009AF8  8C450000   LW A1, 0(V0)
9D009AFC  54B1FFF7   BNEL A1, S1, 0x9D009ADC
9D009B00  0085282B   SLTU A1, A0, A1
9D009BF0  8E020040   LW V0, 64(S0)
9D009BF4  8C430000   LW V1, 0(V0)
9D009BF8  5071000D   BEQL V1, S1, 0x9D009C30
9D009BFC  00041302   SRL V0, A0, 12
9D009C1C  2442000C   ADDIU V0, V0, 12
9D009C20  8C430000   LW V1, 0(V0)
9D009C24  1471FFF7   BNE V1, S1, 0x9D009C04
9D009C28  0083182B   SLTU V1, A0, V1
9D009D74  8E020040   LW V0, 64(S0)
9D009D78  8C430000   LW V1, 0(V0)
9D009D7C  5071000D   BEQL V1, S1, 0x9D009DB4
9D009D80  00041302   SRL V0, A0, 12
9D009DA0  2442000C   ADDIU V0, V0, 12
9D009DA4  8C430000   LW V1, 0(V0)
9D009DA8  1471FFF7   BNE V1, S1, 0x9D009D88
9D009DAC  0083182B   SLTU V1, A0, V1
9D009ED8  8EA20040   LW V0, 64(S5)
9D009EDC  8C440000   LW A0, 0(V0)
9D009EE0  5091000D   BEQL A0, S1, 0x9D009F18
9D009EE4  00091302   SRL V0, T1, 12
9D009F04  2442000C   ADDIU V0, V0, 12
9D009F08  8C440000   LW A0, 0(V0)
9D009F0C  1491FFF7   BNE A0, S1, 0x9D009EEC
9D009F10  0124202B   SLTU A0, T1, A0
9D00A040  8EA20040   LW V0, 64(S5)
9D00A044  8C450000   LW A1, 0(V0)
9D00A048  50B1000D   BEQL A1, S1, 0x9D00A080
9D00A04C  00041302   SRL V0, A0, 12
9D00A06C  2442000C   ADDIU V0, V0, 12
9D00A070  8C450000   LW A1, 0(V0)
9D00A074  54B1FFF7   BNEL A1, S1, 0x9D00A054
9D00A078  0085282B   SLTU A1, A0, A1
9D00A148  8EA20040   LW V0, 64(S5)
9D00A14C  8C440000   LW A0, 0(V0)
9D00A150  5091000D   BEQL A0, S1, 0x9D00A188
9D00A154  000F1302   SRL V0, T7, 12
9D00A174  2442000C   ADDIU V0, V0, 12
9D00A178  8C440000   LW A0, 0(V0)
9D00A17C  1491FFF7   BNE A0, S1, 0x9D00A15C
9D00A180  01E4202B   SLTU A0, T7, A0
9D00A29C  8EA20040   LW V0, 64(S5)
9D00A2A0  8C440000   LW A0, 0(V0)
9D00A2A4  5091000D   BEQL A0, S1, 0x9D00A2DC
9D00A2A8  00091302   SRL V0, T1, 12
9D00A2C8  2442000C   ADDIU V0, V0, 12
9D00A2CC  8C440000   LW A0, 0(V0)
9D00A2D0  1491FFF7   BNE A0, S1, 0x9D00A2B0
9D00A2D4  0124202B   SLTU A0, T1, A0
9D00A834  8E020040   LW V0, 64(S0)
9D00A838  8C450000   LW A1, 0(V0)
9D00A83C  50B1000D   BEQL A1, S1, 0x9D00A874
9D00A840  00041302   SRL V0, A0, 12
9D00A860  2442000C   ADDIU V0, V0, 12
9D00A864  8C450000   LW A1, 0(V0)
9D00A868  14B1FFF7   BNE A1, S1, 0x9D00A848
9D00A86C  0085282B   SLTU A1, A0, A1
9D00A964  8EA20040   LW V0, 64(S5)
9D00A968  8C440000   LW A0, 0(V0)
9D00A96C  5091000D   BEQL A0, S1, 0x9D00A9A4
9D00A970  000D1302   SRL V0, T5, 12
9D00A990  2442000C   ADDIU V0, V0, 12
9D00A994  8C440000   LW A0, 0(V0)
9D00A998  1491FFF7   BNE A0, S1, 0x9D00A978
9D00A99C  01A4202B   SLTU A0, T5, A0
9D00AE44  8E020040   LW V0, 64(S0)
9D00AE48  8C430000   LW V1, 0(V0)
9D00AE4C  5071000D   BEQL V1, S1, 0x9D00AE84
9D00AE50  00041302   SRL V0, A0, 12
9D00AE70  2442000C   ADDIU V0, V0, 12
9D00AE74  8C430000   LW V1, 0(V0)
9D00AE78  1471FFF7   BNE V1, S1, 0x9D00AE58
9D00AE7C  0083182B   SLTU V1, A0, V1
9D00AFBC  8E020040   LW V0, 64(S0)
9D00AFC0  8C450000   LW A1, 0(V0)
9D00AFC4  50B1000D   BEQL A1, S1, 0x9D00AFFC
9D00AFC8  00041302   SRL V0, A0, 12
9D00AFE8  2442000C   ADDIU V0, V0, 12
9D00AFEC  8C450000   LW A1, 0(V0)
9D00AFF0  54B1FFF7   BNEL A1, S1, 0x9D00AFD0
9D00AFF4  0085282B   SLTU A1, A0, A1
9D00B0E8  8EA20040   LW V0, 64(S5)
9D00B0EC  8C440000   LW A0, 0(V0)
9D00B0F0  5091000D   BEQL A0, S1, 0x9D00B128
9D00B0F4  000F1302   SRL V0, T7, 12
9D00B114  2442000C   ADDIU V0, V0, 12
9D00B118  8C440000   LW A0, 0(V0)
9D00B11C  1491FFF7   BNE A0, S1, 0x9D00B0FC
9D00B120  01E4202B   SLTU A0, T7, A0
9D00B274  8E020040   LW V0, 64(S0)
9D00B278  8C450000   LW A1, 0(V0)
9D00B27C  50B1000D   BEQL A1, S1, 0x9D00B2B4
9D00B280  00041302   SRL V0, A0, 12
9D00B2A0  2442000C   ADDIU V0, V0, 12
9D00B2A4  8C450000   LW A1, 0(V0)
9D00B2A8  54B1FFF7   BNEL A1, S1, 0x9D00B288
9D00B2AC  0085282B   SLTU A1, A0, A1
9D00B3A0  8EA20040   LW V0, 64(S5)
9D00B3A4  8C440000   LW A0, 0(V0)
9D00B3A8  5091000D   BEQL A0, S1, 0x9D00B3E0
9D00B3AC  000F1302   SRL V0, T7, 12
9D00B3CC  2442000C   ADDIU V0, V0, 12
9D00B3D0  8C440000   LW A0, 0(V0)
9D00B3D4  1491FFF7   BNE A0, S1, 0x9D00B3B4
9D00B3D8  01E4202B   SLTU A0, T7, A0
9D00B604  8EA20040   LW V0, 64(S5)
9D00B608  8C450000   LW A1, 0(V0)
9D00B60C  50B1000D   BEQL A1, S1, 0x9D00B644
9D00B610  00041302   SRL V0, A0, 12
9D00B630  2442000C   ADDIU V0, V0, 12
9D00B634  8C450000   LW A1, 0(V0)
9D00B638  54B1FFF7   BNEL A1, S1, 0x9D00B618
9D00B63C  0085282B   SLTU A1, A0, A1
9D00BBB0  8EA20040   LW V0, 64(S5)
9D00BBB4  8C430000   LW V1, 0(V0)
9D00BBB8  5071000D   BEQL V1, S1, 0x9D00BBF0
9D00BBBC  00041302   SRL V0, A0, 12
9D00BBDC  2442000C   ADDIU V0, V0, 12
9D00BBE0  8C430000   LW V1, 0(V0)
9D00BBE4  1471FFF7   BNE V1, S1, 0x9D00BBC4
9D00BBE8  0083182B   SLTU V1, A0, V1
9D00C054  8EA20040   LW V0, 64(S5)
9D00C058  8C430000   LW V1, 0(V0)
9D00C05C  5071000D   BEQL V1, S1, 0x9D00C094
9D00C060  00041302   SRL V0, A0, 12
9D00C080  2442000C   ADDIU V0, V0, 12
9D00C084  8C430000   LW V1, 0(V0)
9D00C088  1471FFF7   BNE V1, S1, 0x9D00C068
9D00C08C  0083182B   SLTU V1, A0, V1
9D00C150  8EA20040   LW V0, 64(S5)
9D00C154  8C450000   LW A1, 0(V0)
9D00C158  50B1000D   BEQL A1, S1, 0x9D00C190
9D00C15C  00041302   SRL V0, A0, 12
9D00C17C  2442000C   ADDIU V0, V0, 12
9D00C180  8C450000   LW A1, 0(V0)
9D00C184  54B1FFF7   BNEL A1, S1, 0x9D00C164
9D00C188  0085282B   SLTU A1, A0, A1
9D00C4A4  8EA20040   LW V0, 64(S5)
9D00C4A8  8C450000   LW A1, 0(V0)
9D00C4AC  50B1000D   BEQL A1, S1, 0x9D00C4E4
9D00C4B0  00041302   SRL V0, A0, 12
9D00C4D0  2442000C   ADDIU V0, V0, 12
9D00C4D4  8C450000   LW A1, 0(V0)
9D00C4D8  54B1FFF7   BNEL A1, S1, 0x9D00C4B8
9D00C4DC  0085282B   SLTU A1, A0, A1
1223:                      {
1224:                         if (address >= mr->min_range && address <= mr->max_range)
9D000D70  0085282B   SLTU A1, A0, A1
9D000D74  54A00006   BNEL A1, ZERO, 0x9D000D90
9D000D78  2442000C   ADDIU V0, V0, 12
9D000D7C  8C450004   LW A1, 4(V0)
9D000D80  00A4282B   SLTU A1, A1, A0
9D000D84  50A03700   BEQL A1, ZERO, 0x9D00E988
9D000D88  8C420008   LW V0, 8(V0)
9D000E78  0085282B   SLTU A1, A0, A1
9D000E7C  54A00006   BNEL A1, ZERO, 0x9D000E98
9D000E80  2442000C   ADDIU V0, V0, 12
9D000E84  8C450004   LW A1, 4(V0)
9D000E88  00A4282B   SLTU A1, A1, A0
9D000E8C  50A03831   BEQL A1, ZERO, 0x9D00EF54
9D000E90  8C420008   LW V0, 8(V0)
9D000FA8  01E4202B   SLTU A0, T7, A0
9D000FAC  54800006   BNEL A0, ZERO, 0x9D000FC8
9D000FB0  2442000C   ADDIU V0, V0, 12
9D000FB4  8C440004   LW A0, 4(V0)
9D000FB8  008F202B   SLTU A0, A0, T7
9D000FBC  5080381A   BEQL A0, ZERO, 0x9D00F028
9D000FC0  8C420008   LW V0, 8(V0)
9D0010FC  0083182B   SLTU V1, A0, V1
9D001100  54600006   BNEL V1, ZERO, 0x9D00111C
9D001104  2442000C   ADDIU V0, V0, 12
9D001108  8C430004   LW V1, 4(V0)
9D00110C  0064182B   SLTU V1, V1, A0
9D001110  506037DA   BEQL V1, ZERO, 0x9D00F07C
9D001114  8C420008   LW V0, 8(V0)
9D0012B4  0083182B   SLTU V1, A0, V1
9D0012B8  54600006   BNEL V1, ZERO, 0x9D0012D4
9D0012BC  2442000C   ADDIU V0, V0, 12
9D0012C0  8C430004   LW V1, 4(V0)
9D0012C4  0064182B   SLTU V1, V1, A0
9D0012C8  5060371A   BEQL V1, ZERO, 0x9D00EF34
9D0012CC  8C420008   LW V0, 8(V0)
9D0013DC  0085282B   SLTU A1, A0, A1
9D0013E0  54A00006   BNEL A1, ZERO, 0x9D0013FC
9D0013E4  2442000C   ADDIU V0, V0, 12
9D0013E8  8C450004   LW A1, 4(V0)
9D0013EC  00A4282B   SLTU A1, A1, A0
9D0013F0  50A036E1   BEQL A1, ZERO, 0x9D00EF78
9D0013F4  8C420008   LW V0, 8(V0)
9D0014EC  0124202B   SLTU A0, T1, A0
9D0014F0  54800006   BNEL A0, ZERO, 0x9D00150C
9D0014F4  2442000C   ADDIU V0, V0, 12
9D0014F8  8C440004   LW A0, 4(V0)
9D0014FC  0089202B   SLTU A0, A0, T1
9D001500  508036A5   BEQL A0, ZERO, 0x9D00EF98
9D001504  8C420008   LW V0, 8(V0)
9D00181C  00E4202B   SLTU A0, A3, A0
9D001820  54800006   BNEL A0, ZERO, 0x9D00183C
9D001824  2442000C   ADDIU V0, V0, 12
9D001828  8C440004   LW A0, 4(V0)
9D00182C  0087202B   SLTU A0, A0, A3
9D001830  508035B1   BEQL A0, ZERO, 0x9D00EEF8
9D001834  8C420008   LW V0, 8(V0)
9D001C48  0085282B   SLTU A1, A0, A1
9D001C4C  54A00006   BNEL A1, ZERO, 0x9D001C68
9D001C50  2442000C   ADDIU V0, V0, 12
9D001C54  8C450004   LW A1, 4(V0)
9D001C58  00A4282B   SLTU A1, A1, A0
9D001C5C  50A03475   BEQL A1, ZERO, 0x9D00EE34
9D001C60  8C420008   LW V0, 8(V0)
9D001E08  0085282B   SLTU A1, A0, A1
9D001E0C  54A00006   BNEL A1, ZERO, 0x9D001E28
9D001E10  2442000C   ADDIU V0, V0, 12
9D001E14  8C450004   LW A1, 4(V0)
9D001E18  00A4282B   SLTU A1, A1, A0
9D001E1C  50A032AF   BEQL A1, ZERO, 0x9D00E8DC
9D001E20  8C420008   LW V0, 8(V0)
9D001F14  01E4202B   SLTU A0, T7, A0
9D001F18  54800006   BNEL A0, ZERO, 0x9D001F34
9D001F1C  2442000C   ADDIU V0, V0, 12
9D001F20  8C440004   LW A0, 4(V0)
9D001F24  008F202B   SLTU A0, A0, T7
9D001F28  50803471   BEQL A0, ZERO, 0x9D00F0F0
9D001F2C  8C420008   LW V0, 8(V0)
9D002080  01E4202B   SLTU A0, T7, A0
9D002084  54800006   BNEL A0, ZERO, 0x9D0020A0
9D002088  2442000C   ADDIU V0, V0, 12
9D00208C  8C440004   LW A0, 4(V0)
9D002090  008F202B   SLTU A0, A0, T7
9D002094  5080324C   BEQL A0, ZERO, 0x9D00E9C8
9D002098  8C420008   LW V0, 8(V0)
9D0021D8  01E4202B   SLTU A0, T7, A0
9D0021DC  54800006   BNEL A0, ZERO, 0x9D0021F8
9D0021E0  2442000C   ADDIU V0, V0, 12
9D0021E4  8C440004   LW A0, 4(V0)
9D0021E8  008F202B   SLTU A0, A0, T7
9D0021EC  50803201   BEQL A0, ZERO, 0x9D00E9F4
9D0021F0  8C420008   LW V0, 8(V0)
9D00235C  00E4202B   SLTU A0, A3, A0
9D002360  54800006   BNEL A0, ZERO, 0x9D00237C
9D002364  2442000C   ADDIU V0, V0, 12
9D002368  8C440004   LW A0, 4(V0)
9D00236C  0087202B   SLTU A0, A0, A3
9D002370  50803316   BEQL A0, ZERO, 0x9D00EFCC
9D002374  8C420008   LW V0, 8(V0)
9D0024BC  01E4202B   SLTU A0, T7, A0
9D0024C0  54800006   BNEL A0, ZERO, 0x9D0024DC
9D0024C4  2442000C   ADDIU V0, V0, 12
9D0024C8  8C440004   LW A0, 4(V0)
9D0024CC  008F202B   SLTU A0, A0, T7
9D0024D0  508032F0   BEQL A0, ZERO, 0x9D00F094
9D0024D4  8C420008   LW V0, 8(V0)
9D0026E8  0085282B   SLTU A1, A0, A1
9D0026EC  54A00006   BNEL A1, ZERO, 0x9D002708
9D0026F0  2442000C   ADDIU V0, V0, 12
9D0026F4  8C450004   LW A1, 4(V0)
9D0026F8  00A4282B   SLTU A1, A1, A0
9D0026FC  50A030DE   BEQL A1, ZERO, 0x9D00EA78
9D002700  8C420008   LW V0, 8(V0)
9D002928  0304202B   SLTU A0, T8, A0
9D00292C  54800006   BNEL A0, ZERO, 0x9D002948
9D002930  2442000C   ADDIU V0, V0, 12
9D002934  8C440004   LW A0, 4(V0)
9D002938  0098202B   SLTU A0, A0, T8
9D00293C  50803080   BEQL A0, ZERO, 0x9D00EB40
9D002940  8C420008   LW V0, 8(V0)
9D002C54  0085282B   SLTU A1, A0, A1
9D002C58  54A00006   BNEL A1, ZERO, 0x9D002C74
9D002C5C  2442000C   ADDIU V0, V0, 12
9D002C60  8C450004   LW A1, 4(V0)
9D002C64  00A4282B   SLTU A1, A1, A0
9D002C68  50A02ECC   BEQL A1, ZERO, 0x9D00E79C
9D002C6C  8C420008   LW V0, 8(V0)
9D002D64  0124202B   SLTU A0, T1, A0
9D002D68  54800006   BNEL A0, ZERO, 0x9D002D84
9D002D6C  2442000C   ADDIU V0, V0, 12
9D002D70  8C440004   LW A0, 4(V0)
9D002D74  0089202B   SLTU A0, A0, T1
9D002D78  50802E98   BEQL A0, ZERO, 0x9D00E7DC
9D002D7C  8C420008   LW V0, 8(V0)
9D003210  0085282B   SLTU A1, A0, A1
9D003214  54A00006   BNEL A1, ZERO, 0x9D003230
9D003218  2442000C   ADDIU V0, V0, 12
9D00321C  8C450004   LW A1, 4(V0)
9D003220  00A4282B   SLTU A1, A1, A0
9D003224  50A02C38   BEQL A1, ZERO, 0x9D00E308
9D003228  8C420008   LW V0, 8(V0)
9D003348  01A4202B   SLTU A0, T5, A0
9D00334C  54800006   BNEL A0, ZERO, 0x9D003368
9D003350  2442000C   ADDIU V0, V0, 12
9D003354  8C440004   LW A0, 4(V0)
9D003358  008D202B   SLTU A0, A0, T5
9D00335C  50802ED1   BEQL A0, ZERO, 0x9D00EEA4
9D003360  8C420008   LW V0, 8(V0)
9D003594  0085282B   SLTU A1, A0, A1
9D003598  54A00006   BNEL A1, ZERO, 0x9D0035B4
9D00359C  2442000C   ADDIU V0, V0, 12
9D0035A0  8C450004   LW A1, 4(V0)
9D0035A4  00A4282B   SLTU A1, A1, A0
9D0035A8  50A02E36   BEQL A1, ZERO, 0x9D00EE84
9D0035AC  8C420008   LW V0, 8(V0)
9D0036C8  0085282B   SLTU A1, A0, A1
9D0036CC  54A00006   BNEL A1, ZERO, 0x9D0036E8
9D0036D0  2442000C   ADDIU V0, V0, 12
9D0036D4  8C450004   LW A1, 4(V0)
9D0036D8  00A4282B   SLTU A1, A1, A0
9D0036DC  50A02DDF   BEQL A1, ZERO, 0x9D00EE5C
9D0036E0  8C420008   LW V0, 8(V0)
9D003BC0  0085282B   SLTU A1, A0, A1
9D003BC4  54A00006   BNEL A1, ZERO, 0x9D003BE0
9D003BC8  2442000C   ADDIU V0, V0, 12
9D003BCC  8C450004   LW A1, 4(V0)
9D003BD0  00A4282B   SLTU A1, A1, A0
9D003BD4  50A02D3C   BEQL A1, ZERO, 0x9D00F0C8
9D003BD8  8C420008   LW V0, 8(V0)
9D003E94  0304202B   SLTU A0, T8, A0
9D003E98  54800006   BNEL A0, ZERO, 0x9D003EB4
9D003E9C  2442000C   ADDIU V0, V0, 12
9D003EA0  8C440004   LW A0, 4(V0)
9D003EA4  0098202B   SLTU A0, A0, T8
9D003EA8  508029EF   BEQL A0, ZERO, 0x9D00E668
9D003EAC  8C420008   LW V0, 8(V0)
9D004198  01A4202B   SLTU A0, T5, A0
9D00419C  54800006   BNEL A0, ZERO, 0x9D0041B8
9D0041A0  2442000C   ADDIU V0, V0, 12
9D0041A4  8C440004   LW A0, 4(V0)
9D0041A8  008D202B   SLTU A0, A0, T5
9D0041AC  508028BD   BEQL A0, ZERO, 0x9D00E4A4
9D0041B0  8C420008   LW V0, 8(V0)
9D004350  0085282B   SLTU A1, A0, A1
9D004354  54A00006   BNEL A1, ZERO, 0x9D004370
9D004358  2442000C   ADDIU V0, V0, 12
9D00435C  8C450004   LW A1, 4(V0)
9D004360  00A4282B   SLTU A1, A1, A0
9D004364  50A027F9   BEQL A1, ZERO, 0x9D00E34C
9D004368  8C420008   LW V0, 8(V0)
9D00445C  01E4202B   SLTU A0, T7, A0
9D004460  54800006   BNEL A0, ZERO, 0x9D00447C
9D004464  2442000C   ADDIU V0, V0, 12
9D004468  8C440004   LW A0, 4(V0)
9D00446C  008F202B   SLTU A0, A0, T7
9D004470  508027C0   BEQL A0, ZERO, 0x9D00E374
9D004474  8C420008   LW V0, 8(V0)
9D0045F0  0085282B   SLTU A1, A0, A1
9D0045F4  54A00006   BNEL A1, ZERO, 0x9D004610
9D0045F8  2442000C   ADDIU V0, V0, 12
9D0045FC  8C450004   LW A1, 4(V0)
9D004600  00A4282B   SLTU A1, A1, A0
9D004604  50A0276A   BEQL A1, ZERO, 0x9D00E3B0
9D004608  8C420008   LW V0, 8(V0)
9D0046FC  00E4202B   SLTU A0, A3, A0
9D004700  54800006   BNEL A0, ZERO, 0x9D00471C
9D004704  2442000C   ADDIU V0, V0, 12
9D004708  8C440004   LW A0, 4(V0)
9D00470C  0087202B   SLTU A0, A0, A3
9D004710  50802797   BEQL A0, ZERO, 0x9D00E570
9D004714  8C420008   LW V0, 8(V0)
9D004860  01E4202B   SLTU A0, T7, A0
9D004864  54800006   BNEL A0, ZERO, 0x9D004880
9D004868  2442000C   ADDIU V0, V0, 12
9D00486C  8C440004   LW A0, 4(V0)
9D004870  008F202B   SLTU A0, A0, T7
9D004874  508027AD   BEQL A0, ZERO, 0x9D00E72C
9D004878  8C420008   LW V0, 8(V0)
9D004D14  0085282B   SLTU A1, A0, A1
9D004D18  54A00006   BNEL A1, ZERO, 0x9D004D34
9D004D1C  2442000C   ADDIU V0, V0, 12
9D004D20  8C450004   LW A1, 4(V0)
9D004D24  00A4282B   SLTU A1, A1, A0
9D004D28  50A0262D   BEQL A1, ZERO, 0x9D00E5E0
9D004D2C  8C420008   LW V0, 8(V0)
9D004F1C  01E4202B   SLTU A0, T7, A0
9D004F20  54800006   BNEL A0, ZERO, 0x9D004F3C
9D004F24  2442000C   ADDIU V0, V0, 12
9D004F28  8C440004   LW A0, 4(V0)
9D004F2C  008F202B   SLTU A0, A0, T7
9D004F30  508025B3   BEQL A0, ZERO, 0x9D00E600
9D004F34  8C420008   LW V0, 8(V0)
9D005088  00E4202B   SLTU A0, A3, A0
9D00508C  54800006   BNEL A0, ZERO, 0x9D0050A8
9D005090  2442000C   ADDIU V0, V0, 12
9D005094  8C440004   LW A0, 4(V0)
9D005098  0087202B   SLTU A0, A0, A3
9D00509C  50802594   BEQL A0, ZERO, 0x9D00E6F0
9D0050A0  8C420008   LW V0, 8(V0)
9D0051E4  0124202B   SLTU A0, T1, A0
9D0051E8  54800006   BNEL A0, ZERO, 0x9D005204
9D0051EC  2442000C   ADDIU V0, V0, 12
9D0051F0  8C440004   LW A0, 4(V0)
9D0051F4  0089202B   SLTU A0, A0, T1
9D0051F8  5080250E   BEQL A0, ZERO, 0x9D00E634
9D0051FC  8C420008   LW V0, 8(V0)
9D005510  0085282B   SLTU A1, A0, A1
9D005514  54A00006   BNEL A1, ZERO, 0x9D005530
9D005518  2442000C   ADDIU V0, V0, 12
9D00551C  8C450004   LW A1, 4(V0)
9D005520  00A4282B   SLTU A1, A1, A0
9D005524  50A026CD   BEQL A1, ZERO, 0x9D00F05C
9D005528  8C420008   LW V0, 8(V0)
9D005618  01E4202B   SLTU A0, T7, A0
9D00561C  54800006   BNEL A0, ZERO, 0x9D005638
9D005620  2442000C   ADDIU V0, V0, 12
9D005624  8C440004   LW A0, 4(V0)
9D005628  008F202B   SLTU A0, A0, T7
9D00562C  508023BD   BEQL A0, ZERO, 0x9D00E524
9D005630  8C420008   LW V0, 8(V0)
9D0057D0  0085282B   SLTU A1, A0, A1
9D0057D4  54A00006   BNEL A1, ZERO, 0x9D0057F0
9D0057D8  2442000C   ADDIU V0, V0, 12
9D0057DC  8C450004   LW A1, 4(V0)
9D0057E0  00A4282B   SLTU A1, A1, A0
9D0057E4  50A023BA   BEQL A1, ZERO, 0x9D00E6D0
9D0057E8  8C420008   LW V0, 8(V0)
9D0058FC  01E4202B   SLTU A0, T7, A0
9D005900  54800006   BNEL A0, ZERO, 0x9D00591C
9D005904  2442000C   ADDIU V0, V0, 12
9D005908  8C440004   LW A0, 4(V0)
9D00590C  008F202B   SLTU A0, A0, T7
9D005910  50802362   BEQL A0, ZERO, 0x9D00E69C
9D005914  8C420008   LW V0, 8(V0)
9D005B14  0085282B   SLTU A1, A0, A1
9D005B18  54A00006   BNEL A1, ZERO, 0x9D005B34
9D005B1C  2442000C   ADDIU V0, V0, 12
9D005B20  8C450004   LW A1, 4(V0)
9D005B24  00A4282B   SLTU A1, A1, A0
9D005B28  50A02289   BEQL A1, ZERO, 0x9D00E550
9D005B2C  8C420008   LW V0, 8(V0)
9D005CFC  01A4202B   SLTU A0, T5, A0
9D005D00  54800006   BNEL A0, ZERO, 0x9D005D1C
9D005D04  2442000C   ADDIU V0, V0, 12
9D005D08  8C440004   LW A0, 4(V0)
9D005D0C  008D202B   SLTU A0, A0, T5
9D005D10  50802170   BEQL A0, ZERO, 0x9D00E2D4
9D005D14  8C420008   LW V0, 8(V0)
9D00624C  0085282B   SLTU A1, A0, A1
9D006250  54A00006   BNEL A1, ZERO, 0x9D00626C
9D006254  2442000C   ADDIU V0, V0, 12
9D006258  8C450004   LW A1, 4(V0)
9D00625C  00A4282B   SLTU A1, A1, A0
9D006260  50A02009   BEQL A1, ZERO, 0x9D00E288
9D006264  8C420008   LW V0, 8(V0)
9D006358  01A4202B   SLTU A0, T5, A0
9D00635C  54800006   BNEL A0, ZERO, 0x9D006378
9D006360  2442000C   ADDIU V0, V0, 12
9D006364  8C440004   LW A0, 4(V0)
9D006368  008D202B   SLTU A0, A0, T5
9D00636C  50801FB9   BEQL A0, ZERO, 0x9D00E254
9D006370  8C420008   LW V0, 8(V0)
9D006510  0085282B   SLTU A1, A0, A1
9D006514  54A00006   BNEL A1, ZERO, 0x9D006530
9D006518  2442000C   ADDIU V0, V0, 12
9D00651C  8C450004   LW A1, 4(V0)
9D006520  00A4282B   SLTU A1, A1, A0
9D006524  50A01F62   BEQL A1, ZERO, 0x9D00E2B0
9D006528  8C420008   LW V0, 8(V0)
9D00680C  01E4202B   SLTU A0, T7, A0
9D006810  54800006   BNEL A0, ZERO, 0x9D00682C
9D006814  2442000C   ADDIU V0, V0, 12
9D006818  8C440004   LW A0, 4(V0)
9D00681C  008F202B   SLTU A0, A0, T7
9D006820  50801F62   BEQL A0, ZERO, 0x9D00E5AC
9D006824  8C420008   LW V0, 8(V0)
9D0069D0  01E4202B   SLTU A0, T7, A0
9D0069D4  54800006   BNEL A0, ZERO, 0x9D0069F0
9D0069D8  2442000C   ADDIU V0, V0, 12
9D0069DC  8C440004   LW A0, 4(V0)
9D0069E0  008F202B   SLTU A0, A0, T7
9D0069E4  508021DC   BEQL A0, ZERO, 0x9D00F158
9D0069E8  8C420008   LW V0, 8(V0)
9D006EC8  01E4202B   SLTU A0, T7, A0
9D006ECC  54800006   BNEL A0, ZERO, 0x9D006EE8
9D006ED0  2442000C   ADDIU V0, V0, 12
9D006ED4  8C440004   LW A0, 4(V0)
9D006ED8  008F202B   SLTU A0, A0, T7
9D006EDC  50802091   BEQL A0, ZERO, 0x9D00F124
9D006EE0  8C420008   LW V0, 8(V0)
9D00718C  0085282B   SLTU A1, A0, A1
9D007190  54A00006   BNEL A1, ZERO, 0x9D0071AC
9D007194  2442000C   ADDIU V0, V0, 12
9D007198  8C450004   LW A1, 4(V0)
9D00719C  00A4282B   SLTU A1, A1, A0
9D0071A0  50A01F4B   BEQL A1, ZERO, 0x9D00EED0
9D0071A4  8C420008   LW V0, 8(V0)
9D0072E4  0085282B   SLTU A1, A0, A1
9D0072E8  54A00006   BNEL A1, ZERO, 0x9D007304
9D0072EC  2442000C   ADDIU V0, V0, 12
9D0072F0  8C450004   LW A1, 4(V0)
9D0072F4  00A4282B   SLTU A1, A1, A0
9D0072F8  50A01F41   BEQL A1, ZERO, 0x9D00F000
9D0072FC  8C420008   LW V0, 8(V0)
9D007530  0085282B   SLTU A1, A0, A1
9D007534  54A00006   BNEL A1, ZERO, 0x9D007550
9D007538  2442000C   ADDIU V0, V0, 12
9D00753C  8C450004   LW A1, 4(V0)
9D007540  00A4282B   SLTU A1, A1, A0
9D007544  50A01DCA   BEQL A1, ZERO, 0x9D00EC70
9D007548  8C420008   LW V0, 8(V0)
9D00763C  0085282B   SLTU A1, A0, A1
9D007640  54A00006   BNEL A1, ZERO, 0x9D00765C
9D007644  2442000C   ADDIU V0, V0, 12
9D007648  8C450004   LW A1, 4(V0)
9D00764C  00A4282B   SLTU A1, A1, A0
9D007650  50A01DBB   BEQL A1, ZERO, 0x9D00ED40
9D007654  8C420008   LW V0, 8(V0)
9D007748  01E4202B   SLTU A0, T7, A0
9D00774C  54800006   BNEL A0, ZERO, 0x9D007768
9D007750  2442000C   ADDIU V0, V0, 12
9D007754  8C440004   LW A0, 4(V0)
9D007758  008F202B   SLTU A0, A0, T7
9D00775C  50801D4E   BEQL A0, ZERO, 0x9D00EC98
9D007760  8C420008   LW V0, 8(V0)
9D0078D8  0085282B   SLTU A1, A0, A1
9D0078DC  54A00006   BNEL A1, ZERO, 0x9D0078F8
9D0078E0  2442000C   ADDIU V0, V0, 12
9D0078E4  8C450004   LW A1, 4(V0)
9D0078E8  00A4282B   SLTU A1, A1, A0
9D0078EC  50A01D0A   BEQL A1, ZERO, 0x9D00ED18
9D0078F0  8C420008   LW V0, 8(V0)
9D0079E4  01E4202B   SLTU A0, T7, A0
9D0079E8  54800006   BNEL A0, ZERO, 0x9D007A04
9D0079EC  2442000C   ADDIU V0, V0, 12
9D0079F0  8C440004   LW A0, 4(V0)
9D0079F4  008F202B   SLTU A0, A0, T7
9D0079F8  50801CB8   BEQL A0, ZERO, 0x9D00ECDC
9D0079FC  8C420008   LW V0, 8(V0)
9D007CE0  0083182B   SLTU V1, A0, V1
9D007CE4  54600006   BNEL V1, ZERO, 0x9D007D00
9D007CE8  2442000C   ADDIU V0, V0, 12
9D007CEC  8C430004   LW V1, 4(V0)
9D007CF0  0064182B   SLTU V1, V1, A0
9D007CF4  50601BF3   BEQL V1, ZERO, 0x9D00ECC4
9D007CF8  8C420008   LW V0, 8(V0)
9D007F68  0085282B   SLTU A1, A0, A1
9D007F6C  54A00006   BNEL A1, ZERO, 0x9D007F88
9D007F70  2442000C   ADDIU V0, V0, 12
9D007F74  8C450004   LW A1, 4(V0)
9D007F78  00A4282B   SLTU A1, A1, A0
9D007F7C  50A0193F   BEQL A1, ZERO, 0x9D00E47C
9D007F80  8C420008   LW V0, 8(V0)
9D0080F8  0085282B   SLTU A1, A0, A1
9D0080FC  54A00006   BNEL A1, ZERO, 0x9D008118
9D008100  2442000C   ADDIU V0, V0, 12
9D008104  8C450004   LW A1, 4(V0)
9D008108  00A4282B   SLTU A1, A1, A0
9D00810C  50A018D1   BEQL A1, ZERO, 0x9D00E454
9D008110  8C420008   LW V0, 8(V0)
9D0081FC  01E4202B   SLTU A0, T7, A0
9D008200  54800006   BNEL A0, ZERO, 0x9D00821C
9D008204  2442000C   ADDIU V0, V0, 12
9D008208  8C440004   LW A0, 4(V0)
9D00820C  008F202B   SLTU A0, A0, T7
9D008210  50801871   BEQL A0, ZERO, 0x9D00E3D8
9D008214  8C420008   LW V0, 8(V0)
9D0083EC  01E4202B   SLTU A0, T7, A0
9D0083F0  54800006   BNEL A0, ZERO, 0x9D00840C
9D0083F4  2442000C   ADDIU V0, V0, 12
9D0083F8  8C440004   LW A0, 4(V0)
9D0083FC  008F202B   SLTU A0, A0, T7
9D008400  5080183D   BEQL A0, ZERO, 0x9D00E4F8
9D008404  8C420008   LW V0, 8(V0)
9D0085AC  0085282B   SLTU A1, A0, A1
9D0085B0  54A00006   BNEL A1, ZERO, 0x9D0085CC
9D0085B4  2442000C   ADDIU V0, V0, 12
9D0085B8  8C450004   LW A1, 4(V0)
9D0085BC  00A4282B   SLTU A1, A1, A0
9D0085C0  50A017C5   BEQL A1, ZERO, 0x9D00E4D8
9D0085C4  8C420008   LW V0, 8(V0)
9D0087EC  01E4202B   SLTU A0, T7, A0
9D0087F0  54800006   BNEL A0, ZERO, 0x9D00880C
9D0087F4  2442000C   ADDIU V0, V0, 12
9D0087F8  8C440004   LW A0, 4(V0)
9D0087FC  008F202B   SLTU A0, A0, T7
9D008800  50801959   BEQL A0, ZERO, 0x9D00ED68
9D008804  8C420008   LW V0, 8(V0)
9D008A2C  01E4202B   SLTU A0, T7, A0
9D008A30  54800006   BNEL A0, ZERO, 0x9D008A4C
9D008A34  2442000C   ADDIU V0, V0, 12
9D008A38  8C440004   LW A0, 4(V0)
9D008A3C  008F202B   SLTU A0, A0, T7
9D008A40  5080182A   BEQL A0, ZERO, 0x9D00EAEC
9D008A44  8C420008   LW V0, 8(V0)
9D008D50  01E4202B   SLTU A0, T7, A0
9D008D54  54800006   BNEL A0, ZERO, 0x9D008D70
9D008D58  2442000C   ADDIU V0, V0, 12
9D008D5C  8C440004   LW A0, 4(V0)
9D008D60  008F202B   SLTU A0, A0, T7
9D008D64  508017AC   BEQL A0, ZERO, 0x9D00EC18
9D008D68  8C420008   LW V0, 8(V0)
9D008FC0  01E4202B   SLTU A0, T7, A0
9D008FC4  54800006   BNEL A0, ZERO, 0x9D008FE0
9D008FC8  2442000C   ADDIU V0, V0, 12
9D008FCC  8C440004   LW A0, 4(V0)
9D008FD0  008F202B   SLTU A0, A0, T7
9D008FD4  508016F6   BEQL A0, ZERO, 0x9D00EBB0
9D008FD8  8C420008   LW V0, 8(V0)
9D009128  01E4202B   SLTU A0, T7, A0
9D00912C  54800006   BNEL A0, ZERO, 0x9D009148
9D009130  2442000C   ADDIU V0, V0, 12
9D009134  8C440004   LW A0, 4(V0)
9D009138  008F202B   SLTU A0, A0, T7
9D00913C  50801660   BEQL A0, ZERO, 0x9D00EAC0
9D009140  8C420008   LW V0, 8(V0)
9D00938C  00E4202B   SLTU A0, A3, A0
9D009390  54800006   BNEL A0, ZERO, 0x9D0093AC
9D009394  2442000C   ADDIU V0, V0, 12
9D009398  8C440004   LW A0, 4(V0)
9D00939C  0087202B   SLTU A0, A0, A3
9D0093A0  50801610   BEQL A0, ZERO, 0x9D00EBE4
9D0093A4  8C420008   LW V0, 8(V0)
9D0095FC  0083182B   SLTU V1, A0, V1
9D009600  54600006   BNEL V1, ZERO, 0x9D00961C
9D009604  2442000C   ADDIU V0, V0, 12
9D009608  8C430004   LW V1, 4(V0)
9D00960C  0064182B   SLTU V1, V1, A0
9D009610  506015E2   BEQL V1, ZERO, 0x9D00ED9C
9D009614  8C420008   LW V0, 8(V0)
9D009728  0085282B   SLTU A1, A0, A1
9D00972C  54A00006   BNEL A1, ZERO, 0x9D009748
9D009730  2442000C   ADDIU V0, V0, 12
9D009734  8C450004   LW A1, 4(V0)
9D009738  00A4282B   SLTU A1, A1, A0
9D00973C  50A01543   BEQL A1, ZERO, 0x9D00EC4C
9D009740  8C420008   LW V0, 8(V0)
9D009888  0085282B   SLTU A1, A0, A1
9D00988C  54A00006   BNEL A1, ZERO, 0x9D0098A8
9D009890  2442000C   ADDIU V0, V0, 12
9D009894  8C450004   LW A1, 4(V0)
9D009898  00A4282B   SLTU A1, A1, A0
9D00989C  50A0154D   BEQL A1, ZERO, 0x9D00EDD4
9D0098A0  8C420008   LW V0, 8(V0)
9D0099B0  0083182B   SLTU V1, A0, V1
9D0099B4  54600006   BNEL V1, ZERO, 0x9D0099D0
9D0099B8  2442000C   ADDIU V0, V0, 12
9D0099BC  8C430004   LW V1, 4(V0)
9D0099C0  0064182B   SLTU V1, V1, A0
9D0099C4  506014FB   BEQL V1, ZERO, 0x9D00EDB4
9D0099C8  8C420008   LW V0, 8(V0)
9D009AD8  0085282B   SLTU A1, A0, A1
9D009ADC  54A00006   BNEL A1, ZERO, 0x9D009AF8
9D009AE0  2442000C   ADDIU V0, V0, 12
9D009AE4  8C450004   LW A1, 4(V0)
9D009AE8  00A4282B   SLTU A1, A1, A0
9D009AEC  50A014C9   BEQL A1, ZERO, 0x9D00EE14
9D009AF0  8C420008   LW V0, 8(V0)
9D009C00  0083182B   SLTU V1, A0, V1
9D009C04  54600006   BNEL V1, ZERO, 0x9D009C20
9D009C08  2442000C   ADDIU V0, V0, 12
9D009C0C  8C430004   LW V1, 4(V0)
9D009C10  0064182B   SLTU V1, V1, A0
9D009C14  50601479   BEQL V1, ZERO, 0x9D00EDFC
9D009C18  8C420008   LW V0, 8(V0)
9D009D84  0083182B   SLTU V1, A0, V1
9D009D88  54600006   BNEL V1, ZERO, 0x9D009DA4
9D009D8C  2442000C   ADDIU V0, V0, 12
9D009D90  8C430004   LW V1, 4(V0)
9D009D94  0064182B   SLTU V1, V1, A0
9D009D98  506012BA   BEQL V1, ZERO, 0x9D00E884
9D009D9C  8C420008   LW V0, 8(V0)
9D009EE8  0124202B   SLTU A0, T1, A0
9D009EEC  54800006   BNEL A0, ZERO, 0x9D009F08
9D009EF0  2442000C   ADDIU V0, V0, 12
9D009EF4  8C440004   LW A0, 4(V0)
9D009EF8  0089202B   SLTU A0, A0, T1
9D009EFC  50801254   BEQL A0, ZERO, 0x9D00E850
9D009F00  8C420008   LW V0, 8(V0)
9D00A050  0085282B   SLTU A1, A0, A1
9D00A054  54A00006   BNEL A1, ZERO, 0x9D00A070
9D00A058  2442000C   ADDIU V0, V0, 12
9D00A05C  8C450004   LW A1, 4(V0)
9D00A060  00A4282B   SLTU A1, A1, A0
9D00A064  50A0120D   BEQL A1, ZERO, 0x9D00E89C
9D00A068  8C420008   LW V0, 8(V0)
9D00A158  01E4202B   SLTU A0, T7, A0
9D00A15C  54800006   BNEL A0, ZERO, 0x9D00A178
9D00A160  2442000C   ADDIU V0, V0, 12
9D00A164  8C440004   LW A0, 4(V0)
9D00A168  008F202B   SLTU A0, A0, T7
9D00A16C  508011E5   BEQL A0, ZERO, 0x9D00E904
9D00A170  8C420008   LW V0, 8(V0)
9D00A2AC  0124202B   SLTU A0, T1, A0
9D00A2B0  54800006   BNEL A0, ZERO, 0x9D00A2CC
9D00A2B4  2442000C   ADDIU V0, V0, 12
9D00A2B8  8C440004   LW A0, 4(V0)
9D00A2BC  0089202B   SLTU A0, A0, T1
9D00A2C0  5080119D   BEQL A0, ZERO, 0x9D00E938
9D00A2C4  8C420008   LW V0, 8(V0)
9D00A844  0085282B   SLTU A1, A0, A1
9D00A848  54A00006   BNEL A1, ZERO, 0x9D00A864
9D00A84C  2442000C   ADDIU V0, V0, 12
9D00A850  8C450004   LW A1, 4(V0)
9D00A854  00A4282B   SLTU A1, A1, A0
9D00A858  50A00EF5   BEQL A1, ZERO, 0x9D00E430
9D00A85C  8C420008   LW V0, 8(V0)
9D00A974  01A4202B   SLTU A0, T5, A0
9D00A978  54800006   BNEL A0, ZERO, 0x9D00A994
9D00A97C  2442000C   ADDIU V0, V0, 12
9D00A980  8C440004   LW A0, 4(V0)
9D00A984  008D202B   SLTU A0, A0, T5
9D00A988  50800E9E   BEQL A0, ZERO, 0x9D00E404
9D00A98C  8C420008   LW V0, 8(V0)
9D00AE54  0083182B   SLTU V1, A0, V1
9D00AE58  54600006   BNEL V1, ZERO, 0x9D00AE74
9D00AE5C  2442000C   ADDIU V0, V0, 12
9D00AE60  8C430004   LW V1, 4(V0)
9D00AE64  0064182B   SLTU V1, V1, A0
9D00AE68  50600E94   BEQL V1, ZERO, 0x9D00E8BC
9D00AE6C  8C420008   LW V0, 8(V0)
9D00AFCC  0085282B   SLTU A1, A0, A1
9D00AFD0  54A00006   BNEL A1, ZERO, 0x9D00AFEC
9D00AFD4  2442000C   ADDIU V0, V0, 12
9D00AFD8  8C450004   LW A1, 4(V0)
9D00AFDC  00A4282B   SLTU A1, A1, A0
9D00AFE0  50A00CD2   BEQL A1, ZERO, 0x9D00E32C
9D00AFE4  8C420008   LW V0, 8(V0)
9D00B0F8  01E4202B   SLTU A0, T7, A0
9D00B0FC  54800006   BNEL A0, ZERO, 0x9D00B118
9D00B100  2442000C   ADDIU V0, V0, 12
9D00B104  8C440004   LW A0, 4(V0)
9D00B108  008F202B   SLTU A0, A0, T7
9D00B10C  50800E99   BEQL A0, ZERO, 0x9D00EB74
9D00B110  8C420008   LW V0, 8(V0)
9D00B284  0085282B   SLTU A1, A0, A1
9D00B288  54A00006   BNEL A1, ZERO, 0x9D00B2A4
9D00B28C  2442000C   ADDIU V0, V0, 12
9D00B290  8C450004   LW A1, 4(V0)
9D00B294  00A4282B   SLTU A1, A1, A0
9D00B298  50A00E21   BEQL A1, ZERO, 0x9D00EB20
9D00B29C  8C420008   LW V0, 8(V0)
9D00B3B0  01E4202B   SLTU A0, T7, A0
9D00B3B4  54800006   BNEL A0, ZERO, 0x9D00B3D0
9D00B3B8  2442000C   ADDIU V0, V0, 12
9D00B3BC  8C440004   LW A0, 4(V0)
9D00B3C0  008F202B   SLTU A0, A0, T7
9D00B3C4  50800CE8   BEQL A0, ZERO, 0x9D00E768
9D00B3C8  8C420008   LW V0, 8(V0)
9D00B614  0085282B   SLTU A1, A0, A1
9D00B618  54A00006   BNEL A1, ZERO, 0x9D00B634
9D00B61C  2442000C   ADDIU V0, V0, 12
9D00B620  8C450004   LW A1, 4(V0)
9D00B624  00A4282B   SLTU A1, A1, A0
9D00B628  50A00D1D   BEQL A1, ZERO, 0x9D00EAA0
9D00B62C  8C420008   LW V0, 8(V0)
9D00BBC0  0083182B   SLTU V1, A0, V1
9D00BBC4  54600006   BNEL V1, ZERO, 0x9D00BBE0
9D00BBC8  2442000C   ADDIU V0, V0, 12
9D00BBCC  8C430004   LW V1, 4(V0)
9D00BBD0  0064182B   SLTU V1, V1, A0
9D00BBD4  50600B74   BEQL V1, ZERO, 0x9D00E9A8
9D00BBD8  8C420008   LW V0, 8(V0)
9D00C064  0083182B   SLTU V1, A0, V1
9D00C068  54600006   BNEL V1, ZERO, 0x9D00C084
9D00C06C  2442000C   ADDIU V0, V0, 12
9D00C070  8C430004   LW V1, 4(V0)
9D00C074  0064182B   SLTU V1, V1, A0
9D00C078  506009ED   BEQL V1, ZERO, 0x9D00E830
9D00C07C  8C420008   LW V0, 8(V0)
9D00C160  0085282B   SLTU A1, A0, A1
9D00C164  54A00006   BNEL A1, ZERO, 0x9D00C180
9D00C168  2442000C   ADDIU V0, V0, 12
9D00C16C  8C450004   LW A1, 4(V0)
9D00C170  00A4282B   SLTU A1, A1, A0
9D00C174  50A00991   BEQL A1, ZERO, 0x9D00E7BC
9D00C178  8C420008   LW V0, 8(V0)
9D00C4B4  0085282B   SLTU A1, A0, A1
9D00C4B8  54A00006   BNEL A1, ZERO, 0x9D00C4D4
9D00C4BC  2442000C   ADDIU V0, V0, 12
9D00C4C0  8C450004   LW A1, 4(V0)
9D00C4C4  00A4282B   SLTU A1, A1, A0
9D00C4C8  50A008CF   BEQL A1, ZERO, 0x9D00E808
9D00C4CC  8C420008   LW V0, 8(V0)
1225:                            return mr->read_func(address);
9D00E254  01A02021   ADDU A0, T5, ZERO
9D00E258  AFA3002C   SW V1, 44(SP)
9D00E25C  AFA5001C   SW A1, 28(SP)
9D00E260  AFA90024   SW T1, 36(SP)
9D00E264  AFAA0030   SW T2, 48(SP)
9D00E268  0040F809   JALR V0
9D00E26C  AFAD0028   SW T5, 40(SP)
9D00E270  8FA3002C   LW V1, 44(SP)
9D00E274  8FA5001C   LW A1, 28(SP)
9D00E278  8FA90024   LW T1, 36(SP)
9D00E27C  8FAA0030   LW T2, 48(SP)
9D00E280  0B4018E8   J .LBE4471, .LBB4480
9D00E284  8FAD0028   LW T5, 40(SP)
9D00E288  AFA3002C   SW V1, 44(SP)
9D00E28C  AFA90024   SW T1, 36(SP)
9D00E290  AFAA0030   SW T2, 48(SP)
9D00E294  0040F809   JALR V0
9D00E298  AFAD0028   SW T5, 40(SP)
9D00E29C  8FA3002C   LW V1, 44(SP)
9D00E2A0  8FA90024   LW T1, 36(SP)
9D00E2A4  8FAA0030   LW T2, 48(SP)
9D00E2A8  0B4018A5   J .LBE4454
9D00E2AC  8FAD0028   LW T5, 40(SP)
9D00E2B0  AFA3002C   SW V1, 44(SP)
9D00E2B4  AFA90024   SW T1, 36(SP)
9D00E2B8  0040F809   JALR V0
9D00E2BC  AFAA0030   SW T2, 48(SP)
9D00E2C0  00402021   ADDU A0, V0, ZERO
9D00E2C4  8FA3002C   LW V1, 44(SP)
9D00E2C8  8FA90024   LW T1, 36(SP)
9D00E2CC  0B401956   J .LBE4497
9D00E2D0  8FAA0030   LW T2, 48(SP)
9D00E2D4  01A02021   ADDU A0, T5, ZERO
9D00E2D8  AFA3002C   SW V1, 44(SP)
9D00E2DC  AFA5001C   SW A1, 28(SP)
9D00E2E0  AFA90024   SW T1, 36(SP)
9D00E2E4  AFAA0030   SW T2, 48(SP)
9D00E2E8  0040F809   JALR V0
9D00E2EC  AFAD0028   SW T5, 40(SP)
9D00E2F0  8FA3002C   LW V1, 44(SP)
9D00E2F4  8FA5001C   LW A1, 28(SP)
9D00E2F8  8FA90024   LW T1, 36(SP)
9D00E2FC  8FAA0030   LW T2, 48(SP)
9D00E300  0B401751   J .LBE4372, .LBB4381
9D00E304  8FAD0028   LW T5, 40(SP)
9D00E308  AFA3002C   SW V1, 44(SP)
9D00E30C  AFA90024   SW T1, 36(SP)
9D00E310  0040F809   JALR V0
9D00E314  AFAA0030   SW T2, 48(SP)
9D00E318  00402021   ADDU A0, V0, ZERO
9D00E31C  8FA3002C   LW V1, 44(SP)
9D00E320  8FA90024   LW T1, 36(SP)
9D00E324  0B400C96   J .LBE3736
9D00E328  8FAA0030   LW T2, 48(SP)
9D00E32C  AFA3002C   SW V1, 44(SP)
9D00E330  AFA90024   SW T1, 36(SP)
9D00E334  0040F809   JALR V0
9D00E338  AFAA0030   SW T2, 48(SP)
9D00E33C  8FA3002C   LW V1, 44(SP)
9D00E340  8FA90024   LW T1, 36(SP)
9D00E344  0B402C05   J .LBE5581
9D00E348  8FAA0030   LW T2, 48(SP)
9D00E34C  AFA3002C   SW V1, 44(SP)
9D00E350  AFA90024   SW T1, 36(SP)
9D00E354  AFAA0030   SW T2, 48(SP)
9D00E358  0040F809   JALR V0
9D00E35C  AFAD0028   SW T5, 40(SP)
9D00E360  8FA3002C   LW V1, 44(SP)
9D00E364  8FA90024   LW T1, 36(SP)
9D00E368  8FAA0030   LW T2, 48(SP)
9D00E36C  0B4010E6   J .LBE3975
9D00E370  8FAD0028   LW T5, 40(SP)
9D00E374  01E02021   ADDU A0, T7, ZERO
9D00E378  AFA3002C   SW V1, 44(SP)
9D00E37C  AFA90024   SW T1, 36(SP)
9D00E380  AFAA0030   SW T2, 48(SP)
9D00E384  AFAD0028   SW T5, 40(SP)
9D00E388  AFAF0020   SW T7, 32(SP)
9D00E38C  0040F809   JALR V0
9D00E390  AFB8001C   SW T8, 28(SP)
9D00E394  8FA3002C   LW V1, 44(SP)
9D00E398  8FA90024   LW T1, 36(SP)
9D00E39C  8FAA0030   LW T2, 48(SP)
9D00E3A0  8FAD0028   LW T5, 40(SP)
9D00E3A4  8FAF0020   LW T7, 32(SP)
9D00E3A8  0B401129   J .LBE3987, .LBB3996
9D00E3AC  8FB8001C   LW T8, 28(SP)
9D00E3B0  AFA3002C   SW V1, 44(SP)
9D00E3B4  AFA90024   SW T1, 36(SP)
9D00E3B8  AFAA0030   SW T2, 48(SP)
9D00E3BC  0040F809   JALR V0
9D00E3C0  AFAD0028   SW T5, 40(SP)
9D00E3C4  8FA3002C   LW V1, 44(SP)
9D00E3C8  8FA90024   LW T1, 36(SP)
9D00E3CC  8FAA0030   LW T2, 48(SP)
9D00E3D0  0B40118E   J .LBE4016
9D00E3D4  8FAD0028   LW T5, 40(SP)
9D00E3D8  01E02021   ADDU A0, T7, ZERO
9D00E3DC  AFA3002C   SW V1, 44(SP)
9D00E3E0  AFAA0030   SW T2, 48(SP)
9D00E3E4  AFAD0028   SW T5, 40(SP)
9D00E3E8  0040F809   JALR V0
9D00E3EC  AFAF0020   SW T7, 32(SP)
9D00E3F0  8FA3002C   LW V1, 44(SP)
9D00E3F4  8FAA0030   LW T2, 48(SP)
9D00E3F8  8FAD0028   LW T5, 40(SP)
9D00E3FC  0B402091   J .LBE4908, .LBB4917
9D00E400  8FAF0020   LW T7, 32(SP)
9D00E404  01A02021   ADDU A0, T5, ZERO
9D00E408  AFA3002C   SW V1, 44(SP)
9D00E40C  AFA90024   SW T1, 36(SP)
9D00E410  AFAA0030   SW T2, 48(SP)
9D00E414  0040F809   JALR V0
9D00E418  AFAD0028   SW T5, 40(SP)
9D00E41C  8FA3002C   LW V1, 44(SP)
9D00E420  8FA90024   LW T1, 36(SP)
9D00E424  8FAA0030   LW T2, 48(SP)
9D00E428  0B402A6F   J .LBE5497, .LBB5506
9D00E42C  8FAD0028   LW T5, 40(SP)
9D00E430  AFA3002C   SW V1, 44(SP)
9D00E434  AFA90024   SW T1, 36(SP)
9D00E438  0040F809   JALR V0
9D00E43C  AFAA0030   SW T2, 48(SP)
9D00E440  00402021   ADDU A0, V0, ZERO
9D00E444  8FA3002C   LW V1, 44(SP)
9D00E448  8FA90024   LW T1, 36(SP)
9D00E44C  0B402A23   J .LBE5486
9D00E450  8FAA0030   LW T2, 48(SP)
9D00E454  AFA3002C   SW V1, 44(SP)
9D00E458  AFA90024   SW T1, 36(SP)
9D00E45C  AFAA0030   SW T2, 48(SP)
9D00E460  0040F809   JALR V0
9D00E464  AFAD0028   SW T5, 40(SP)
9D00E468  8FA3002C   LW V1, 44(SP)
9D00E46C  8FA90024   LW T1, 36(SP)
9D00E470  8FAA0030   LW T2, 48(SP)
9D00E474  0B402050   J .LBE4891
9D00E478  8FAD0028   LW T5, 40(SP)
9D00E47C  AFA3002C   SW V1, 44(SP)
9D00E480  AFA90024   SW T1, 36(SP)
9D00E484  AFAA0030   SW T2, 48(SP)
9D00E488  0040F809   JALR V0
9D00E48C  AFAD0028   SW T5, 40(SP)
9D00E490  8FA3002C   LW V1, 44(SP)
9D00E494  8FA90024   LW T1, 36(SP)
9D00E498  8FAA0030   LW T2, 48(SP)
9D00E49C  0B401FEC   J .LBE4873
9D00E4A0  8FAD0028   LW T5, 40(SP)
9D00E4A4  01A02021   ADDU A0, T5, ZERO
9D00E4A8  AFA3002C   SW V1, 44(SP)
9D00E4AC  AFA5001C   SW A1, 28(SP)
9D00E4B0  AFA90024   SW T1, 36(SP)
9D00E4B4  AFAA0030   SW T2, 48(SP)
9D00E4B8  0040F809   JALR V0
9D00E4BC  AFAD0028   SW T5, 40(SP)
9D00E4C0  8FA3002C   LW V1, 44(SP)
9D00E4C4  8FA5001C   LW A1, 28(SP)
9D00E4C8  8FA90024   LW T1, 36(SP)
9D00E4CC  8FAA0030   LW T2, 48(SP)
9D00E4D0  0B401078   J .LBE3956
9D00E4D4  8FAD0028   LW T5, 40(SP)
9D00E4D8  AFA3002C   SW V1, 44(SP)
9D00E4DC  AFA90024   SW T1, 36(SP)
9D00E4E0  0040F809   JALR V0
9D00E4E4  AFAA0030   SW T2, 48(SP)
9D00E4E8  8FA3002C   LW V1, 44(SP)
9D00E4EC  8FA90024   LW T1, 36(SP)
9D00E4F0  0B40217D   J .LBE4970
9D00E4F4  8FAA0030   LW T2, 48(SP)
9D00E4F8  01E02021   ADDU A0, T7, ZERO
9D00E4FC  AFA3002C   SW V1, 44(SP)
9D00E500  AFAA0030   SW T2, 48(SP)
9D00E504  AFAD0028   SW T5, 40(SP)
9D00E508  0040F809   JALR V0
9D00E50C  AFAF0020   SW T7, 32(SP)
9D00E510  8FA3002C   LW V1, 44(SP)
9D00E514  8FAA0030   LW T2, 48(SP)
9D00E518  8FAD0028   LW T5, 40(SP)
9D00E51C  0B40210D   J .LBE4940, .LBB4949
9D00E520  8FAF0020   LW T7, 32(SP)
9D00E524  01E02021   ADDU A0, T7, ZERO
9D00E528  AFA3002C   SW V1, 44(SP)
9D00E52C  AFA90024   SW T1, 36(SP)
9D00E530  AFAA0030   SW T2, 48(SP)
9D00E534  0040F809   JALR V0
9D00E538  AFAF0020   SW T7, 32(SP)
9D00E53C  8FA3002C   LW V1, 44(SP)
9D00E540  8FA90024   LW T1, 36(SP)
9D00E544  8FAA0030   LW T2, 48(SP)
9D00E548  0B401598   J .LBE4257, .LBB4266
9D00E54C  8FAF0020   LW T7, 32(SP)
9D00E550  AFA3002C   SW V1, 44(SP)
9D00E554  AFA90024   SW T1, 36(SP)
9D00E558  0040F809   JALR V0
9D00E55C  AFAA0030   SW T2, 48(SP)
9D00E560  8FA3002C   LW V1, 44(SP)
9D00E564  8FA90024   LW T1, 36(SP)
9D00E568  0B4016D7   J .LBE4343
9D00E56C  8FAA0030   LW T2, 48(SP)
9D00E570  00E02021   ADDU A0, A3, ZERO
9D00E574  AFA3002C   SW V1, 44(SP)
9D00E578  AFA7001C   SW A3, 28(SP)
9D00E57C  AFA90024   SW T1, 36(SP)
9D00E580  AFAA0030   SW T2, 48(SP)
9D00E584  AFAD0028   SW T5, 40(SP)
9D00E588  0040F809   JALR V0
9D00E58C  AFAF0020   SW T7, 32(SP)
9D00E590  8FA3002C   LW V1, 44(SP)
9D00E594  8FA7001C   LW A3, 28(SP)
9D00E598  8FA90024   LW T1, 36(SP)
9D00E59C  8FAA0030   LW T2, 48(SP)
9D00E5A0  8FAD0028   LW T5, 40(SP)
9D00E5A4  0B4011D1   J .LBE4028, .LBB4037
9D00E5A8  8FAF0020   LW T7, 32(SP)
9D00E5AC  01E02021   ADDU A0, T7, ZERO
9D00E5B0  AFA3002C   SW V1, 44(SP)
9D00E5B4  AFA90024   SW T1, 36(SP)
9D00E5B8  AFAA0030   SW T2, 48(SP)
9D00E5BC  AFAF0020   SW T7, 32(SP)
9D00E5C0  0040F809   JALR V0
9D00E5C4  AFB8001C   SW T8, 28(SP)
9D00E5C8  8FA3002C   LW V1, 44(SP)
9D00E5CC  8FA90024   LW T1, 36(SP)
9D00E5D0  8FAA0030   LW T2, 48(SP)
9D00E5D4  8FAF0020   LW T7, 32(SP)
9D00E5D8  0B401A15   J .LBE4527, .LBB4536
9D00E5DC  8FB8001C   LW T8, 28(SP)
9D00E5E0  AFA3002C   SW V1, 44(SP)
9D00E5E4  AFA90024   SW T1, 36(SP)
9D00E5E8  0040F809   JALR V0
9D00E5EC  AFAA0030   SW T2, 48(SP)
9D00E5F0  8FA3002C   LW V1, 44(SP)
9D00E5F4  8FA90024   LW T1, 36(SP)
9D00E5F8  0B401357   J .LBE4122
9D00E5FC  8FAA0030   LW T2, 48(SP)
9D00E600  01E02021   ADDU A0, T7, ZERO
9D00E604  AFA3002C   SW V1, 44(SP)
9D00E608  AFAA0030   SW T2, 48(SP)
9D00E60C  AFAD0028   SW T5, 40(SP)
9D00E610  AFAF0020   SW T7, 32(SP)
9D00E614  0040F809   JALR V0
9D00E618  AFB8001C   SW T8, 28(SP)
9D00E61C  8FA3002C   LW V1, 44(SP)
9D00E620  8FAA0030   LW T2, 48(SP)
9D00E624  8FAD0028   LW T5, 40(SP)
9D00E628  8FAF0020   LW T7, 32(SP)
9D00E62C  0B4013D9   J .LBE4149, .LBB4158
9D00E630  8FB8001C   LW T8, 28(SP)
9D00E634  01202021   ADDU A0, T1, ZERO
9D00E638  AFA3002C   SW V1, 44(SP)
9D00E63C  AFA90024   SW T1, 36(SP)
9D00E640  AFAA0030   SW T2, 48(SP)
9D00E644  AFAD0028   SW T5, 40(SP)
9D00E648  0040F809   JALR V0
9D00E64C  AFAF0020   SW T7, 32(SP)
9D00E650  8FA3002C   LW V1, 44(SP)
9D00E654  8FA90024   LW T1, 36(SP)
9D00E658  8FAA0030   LW T2, 48(SP)
9D00E65C  8FAD0028   LW T5, 40(SP)
9D00E660  0B40148B   J .LBE4201, .LBB4210
9D00E664  8FAF0020   LW T7, 32(SP)
9D00E668  03002021   ADDU A0, T8, ZERO
9D00E66C  AFA3002C   SW V1, 44(SP)
9D00E670  AFA90024   SW T1, 36(SP)
9D00E674  AFAA0030   SW T2, 48(SP)
9D00E678  AFAD0028   SW T5, 40(SP)
9D00E67C  0040F809   JALR V0
9D00E680  AFB8001C   SW T8, 28(SP)
9D00E684  8FA3002C   LW V1, 44(SP)
9D00E688  8FA90024   LW T1, 36(SP)
9D00E68C  8FAA0030   LW T2, 48(SP)
9D00E690  8FAD0028   LW T5, 40(SP)
9D00E694  0B400FB7   J .LBE3912, .LBB3921
9D00E698  8FB8001C   LW T8, 28(SP)
9D00E69C  01E02021   ADDU A0, T7, ZERO
9D00E6A0  AFA3002C   SW V1, 44(SP)
9D00E6A4  AFA90024   SW T1, 36(SP)
9D00E6A8  AFAA0030   SW T2, 48(SP)
9D00E6AC  AFAF0020   SW T7, 32(SP)
9D00E6B0  0040F809   JALR V0
9D00E6B4  AFB8001C   SW T8, 28(SP)
9D00E6B8  8FA3002C   LW V1, 44(SP)
9D00E6BC  8FA90024   LW T1, 36(SP)
9D00E6C0  8FAA0030   LW T2, 48(SP)
9D00E6C4  8FAF0020   LW T7, 32(SP)
9D00E6C8  0B401651   J .LBE4309, .LBB4318
9D00E6CC  8FB8001C   LW T8, 28(SP)
9D00E6D0  AFA3002C   SW V1, 44(SP)
9D00E6D4  AFA90024   SW T1, 36(SP)
9D00E6D8  0040F809   JALR V0
9D00E6DC  AFAA0030   SW T2, 48(SP)
9D00E6E0  8FA3002C   LW V1, 44(SP)
9D00E6E4  8FA90024   LW T1, 36(SP)
9D00E6E8  0B401606   J .LBE4291
9D00E6EC  8FAA0030   LW T2, 48(SP)
9D00E6F0  00E02021   ADDU A0, A3, ZERO
9D00E6F4  AFA3002C   SW V1, 44(SP)
9D00E6F8  AFA7001C   SW A3, 28(SP)
9D00E6FC  AFA90024   SW T1, 36(SP)
9D00E700  AFAA0030   SW T2, 48(SP)
9D00E704  AFAD0028   SW T5, 40(SP)
9D00E708  0040F809   JALR V0
9D00E70C  AFAF0020   SW T7, 32(SP)
9D00E710  8FA3002C   LW V1, 44(SP)
9D00E714  8FA7001C   LW A3, 28(SP)
9D00E718  8FA90024   LW T1, 36(SP)
9D00E71C  8FAA0030   LW T2, 48(SP)
9D00E720  8FAD0028   LW T5, 40(SP)
9D00E724  0B401434   J .LBE4175, .LBB4184
9D00E728  8FAF0020   LW T7, 32(SP)
9D00E72C  01E02021   ADDU A0, T7, ZERO
9D00E730  AFA3002C   SW V1, 44(SP)
9D00E734  AFA90024   SW T1, 36(SP)
9D00E738  AFAA0030   SW T2, 48(SP)
9D00E73C  AFAD0028   SW T5, 40(SP)
9D00E740  AFAF0020   SW T7, 32(SP)
9D00E744  0040F809   JALR V0
9D00E748  AFB8001C   SW T8, 28(SP)
9D00E74C  8FA3002C   LW V1, 44(SP)
9D00E750  8FA90024   LW T1, 36(SP)
9D00E754  8FAA0030   LW T2, 48(SP)
9D00E758  8FAD0028   LW T5, 40(SP)
9D00E75C  8FAF0020   LW T7, 32(SP)
9D00E760  0B40122A   J .LBE4057, .LBB4066
9D00E764  8FB8001C   LW T8, 28(SP)
9D00E768  01E02021   ADDU A0, T7, ZERO
9D00E76C  AFA3002C   SW V1, 44(SP)
9D00E770  AFA90024   SW T1, 36(SP)
9D00E774  AFAA0030   SW T2, 48(SP)
9D00E778  AFAF0020   SW T7, 32(SP)
9D00E77C  0040F809   JALR V0
9D00E780  AFB8001C   SW T8, 28(SP)
9D00E784  8FA3002C   LW V1, 44(SP)
9D00E788  8FA90024   LW T1, 36(SP)
9D00E78C  8FAA0030   LW T2, 48(SP)
9D00E790  8FAF0020   LW T7, 32(SP)
9D00E794  0B402CFE   J .LBE5633, .LBB5642
9D00E798  8FB8001C   LW T8, 28(SP)
9D00E79C  AFA3002C   SW V1, 44(SP)
9D00E7A0  AFAA0030   SW T2, 48(SP)
9D00E7A4  0040F809   JALR V0
9D00E7A8  AFAD0028   SW T5, 40(SP)
9D00E7AC  8FA3002C   LW V1, 44(SP)
9D00E7B0  8FAA0030   LW T2, 48(SP)
9D00E7B4  0B400B27   J .LBE3641
9D00E7B8  8FAD0028   LW T5, 40(SP)
9D00E7BC  AFA3002C   SW V1, 44(SP)
9D00E7C0  AFA90024   SW T1, 36(SP)
9D00E7C4  0040F809   JALR V0
9D00E7C8  AFAD0028   SW T5, 40(SP)
9D00E7CC  8FA3002C   LW V1, 44(SP)
9D00E7D0  8FA90024   LW T1, 36(SP)
9D00E7D4  0B40306A   J .LBE5863
9D00E7D8  8FAD0028   LW T5, 40(SP)
9D00E7DC  01202021   ADDU A0, T1, ZERO
9D00E7E0  AFA3002C   SW V1, 44(SP)
9D00E7E4  AFA90024   SW T1, 36(SP)
9D00E7E8  AFAA0030   SW T2, 48(SP)
9D00E7EC  0040F809   JALR V0
9D00E7F0  AFAD0028   SW T5, 40(SP)
9D00E7F4  8FA3002C   LW V1, 44(SP)
9D00E7F8  8FA90024   LW T1, 36(SP)
9D00E7FC  8FAA0030   LW T2, 48(SP)
9D00E800  0B400B6B   J .LBE3664, .LBB3673
9D00E804  8FAD0028   LW T5, 40(SP)
9D00E808  AFA3002C   SW V1, 44(SP)
9D00E80C  AFA90024   SW T1, 36(SP)
9D00E810  AFAA0030   SW T2, 48(SP)
9D00E814  0040F809   JALR V0
9D00E818  AFAD0028   SW T5, 40(SP)
9D00E81C  8FA3002C   LW V1, 44(SP)
9D00E820  8FA90024   LW T1, 36(SP)
9D00E824  8FAA0030   LW T2, 48(SP)
9D00E828  0B40313F   J .LBE5904
9D00E82C  8FAD0028   LW T5, 40(SP)
9D00E830  AFA90024   SW T1, 36(SP)
9D00E834  AFAA0030   SW T2, 48(SP)
9D00E838  0040F809   JALR V0
9D00E83C  AFAD0028   SW T5, 40(SP)
9D00E840  8FA90024   LW T1, 36(SP)
9D00E844  8FAA0030   LW T2, 48(SP)
9D00E848  0B40302B   J .LBE5846
9D00E84C  8FAD0028   LW T5, 40(SP)
9D00E850  01202021   ADDU A0, T1, ZERO
9D00E854  AFA3002C   SW V1, 44(SP)
9D00E858  AFA90024   SW T1, 36(SP)
9D00E85C  AFAA0030   SW T2, 48(SP)
9D00E860  AFAD0028   SW T5, 40(SP)
9D00E864  0040F809   JALR V0
9D00E868  AFAF0020   SW T7, 32(SP)
9D00E86C  8FA3002C   LW V1, 44(SP)
9D00E870  8FA90024   LW T1, 36(SP)
9D00E874  8FAA0030   LW T2, 48(SP)
9D00E878  8FAD0028   LW T5, 40(SP)
9D00E87C  0B4027CC   J .LBE5331, .LBB5340
9D00E880  8FAF0020   LW T7, 32(SP)
9D00E884  AFA90024   SW T1, 36(SP)
9D00E888  0040F809   JALR V0
9D00E88C  AFAD0028   SW T5, 40(SP)
9D00E890  8FA90024   LW T1, 36(SP)
9D00E894  0B402773   J .LBE5315
9D00E898  8FAD0028   LW T5, 40(SP)
9D00E89C  AFA3002C   SW V1, 44(SP)
9D00E8A0  AFAA0030   SW T2, 48(SP)
9D00E8A4  0040F809   JALR V0
9D00E8A8  AFAD0028   SW T5, 40(SP)
9D00E8AC  8FA3002C   LW V1, 44(SP)
9D00E8B0  8FAA0030   LW T2, 48(SP)
9D00E8B4  0B402826   J .LBE5357
9D00E8B8  8FAD0028   LW T5, 40(SP)
9D00E8BC  AFA90024   SW T1, 36(SP)
9D00E8C0  AFAA0030   SW T2, 48(SP)
9D00E8C4  0040F809   JALR V0
9D00E8C8  AFAD0028   SW T5, 40(SP)
9D00E8CC  8FA90024   LW T1, 36(SP)
9D00E8D0  8FAA0030   LW T2, 48(SP)
9D00E8D4  0B402BA7   J .LBE5565
9D00E8D8  8FAD0028   LW T5, 40(SP)
9D00E8DC  AFA3002C   SW V1, 44(SP)
9D00E8E0  AFA90024   SW T1, 36(SP)
9D00E8E4  AFAA0030   SW T2, 48(SP)
9D00E8E8  0040F809   JALR V0
9D00E8EC  AFAD0028   SW T5, 40(SP)
9D00E8F0  8FA3002C   LW V1, 44(SP)
9D00E8F4  8FA90024   LW T1, 36(SP)
9D00E8F8  8FAA0030   LW T2, 48(SP)
9D00E8FC  0B400794   J .LBE3387
9D00E900  8FAD0028   LW T5, 40(SP)
9D00E904  01E02021   ADDU A0, T7, ZERO
9D00E908  AFA3002C   SW V1, 44(SP)
9D00E90C  AFA90024   SW T1, 36(SP)
9D00E910  AFAA0030   SW T2, 48(SP)
9D00E914  AFAD0028   SW T5, 40(SP)
9D00E918  0040F809   JALR V0
9D00E91C  AFAF0020   SW T7, 32(SP)
9D00E920  8FA3002C   LW V1, 44(SP)
9D00E924  8FA90024   LW T1, 36(SP)
9D00E928  8FAA0030   LW T2, 48(SP)
9D00E92C  8FAD0028   LW T5, 40(SP)
9D00E930  0B402868   J .LBE5374, .LBB5383
9D00E934  8FAF0020   LW T7, 32(SP)
9D00E938  01202021   ADDU A0, T1, ZERO
9D00E93C  AFA3002C   SW V1, 44(SP)
9D00E940  AFA90024   SW T1, 36(SP)
9D00E944  AFAA0030   SW T2, 48(SP)
9D00E948  0040F809   JALR V0
9D00E94C  AFAD0028   SW T5, 40(SP)
9D00E950  8FA3002C   LW V1, 44(SP)
9D00E954  8FA90024   LW T1, 36(SP)
9D00E958  8FAA0030   LW T2, 48(SP)
9D00E95C  0B4028BD   J .LBE5400, .LBB5409
9D00E960  8FAD0028   LW T5, 40(SP)
9D00E988  AFA3002C   SW V1, 44(SP)
9D00E98C  AFAA0030   SW T2, 48(SP)
9D00E990  0040F809   JALR V0
9D00E994  AFAD0028   SW T5, 40(SP)
9D00E998  8FA3002C   LW V1, 44(SP)
9D00E99C  8FAA0030   LW T2, 48(SP)
9D00E9A0  0B40036E   J .LBE3129
9D00E9A4  8FAD0028   LW T5, 40(SP)
9D00E9A8  AFA90024   SW T1, 36(SP)
9D00E9AC  AFAA0030   SW T2, 48(SP)
9D00E9B0  0040F809   JALR V0
9D00E9B4  AFAD0028   SW T5, 40(SP)
9D00E9B8  8FA90024   LW T1, 36(SP)
9D00E9BC  8FAA0030   LW T2, 48(SP)
9D00E9C0  0B402F02   J .LBE5756
9D00E9C4  8FAD0028   LW T5, 40(SP)
9D00E9C8  01E02021   ADDU A0, T7, ZERO
9D00E9CC  AFA3002C   SW V1, 44(SP)
9D00E9D0  AFAA0030   SW T2, 48(SP)
9D00E9D4  AFAD0028   SW T5, 40(SP)
9D00E9D8  0040F809   JALR V0
9D00E9DC  AFAF0020   SW T7, 32(SP)
9D00E9E0  8FA3002C   LW V1, 44(SP)
9D00E9E4  8FAA0030   LW T2, 48(SP)
9D00E9E8  8FAD0028   LW T5, 40(SP)
9D00E9EC  0B400832   J .LBE3431, .LBB3440
9D00E9F0  8FAF0020   LW T7, 32(SP)
9D00E9F4  01E02021   ADDU A0, T7, ZERO
9D00E9F8  AFA3002C   SW V1, 44(SP)
9D00E9FC  AFAA0030   SW T2, 48(SP)
9D00EA00  AFAD0028   SW T5, 40(SP)
9D00EA04  0040F809   JALR V0
9D00EA08  AFAF0020   SW T7, 32(SP)
9D00EA0C  8FA3002C   LW V1, 44(SP)
9D00EA10  8FAA0030   LW T2, 48(SP)
9D00EA14  8FAD0028   LW T5, 40(SP)
9D00EA18  0B400888   J .LBE3457, .LBB3466
9D00EA1C  8FAF0020   LW T7, 32(SP)
9D00EA20  7C023004   INS V0, ZERO, 0, 7
9D00EA24  35290020   ORI T1, T1, 32
9D00EA28  7C022420   SEB A0, V0
9D00EA2C  7C094C20   SEB T1, T1
9D00EA30  8FAB0018   LW T3, 24(SP)
9D00EA34  0B400176   J .L116
9D00EA38  8FAE0014   LW T6, 20(SP)
9D00EA3C  7C023004   INS V0, ZERO, 0, 7
9D00EA40  35290020   ORI T1, T1, 32
9D00EA44  7C022420   SEB A0, V0
9D00EA48  7C094C20   SEB T1, T1
9D00EA4C  8FAB0018   LW T3, 24(SP)
9D00EA50  0B400176   J .L116
9D00EA54  8FAE0014   LW T6, 20(SP)
9D00EA58  7C023004   INS V0, ZERO, 0, 7
9D00EA5C  35290020   ORI T1, T1, 32
9D00EA60  7C022420   SEB A0, V0
9D00EA64  7C094C20   SEB T1, T1
9D00EA78  AFA3002C   SW V1, 44(SP)
9D00EA7C  AFA90024   SW T1, 36(SP)
9D00EA80  AFAA0030   SW T2, 48(SP)
9D00EA84  0040F809   JALR V0
9D00EA88  AFAD0028   SW T5, 40(SP)
9D00EA8C  8FA3002C   LW V1, 44(SP)
9D00EA90  8FA90024   LW T1, 36(SP)
9D00EA94  8FAA0030   LW T2, 48(SP)
9D00EA98  0B4009CC   J .LBE3561
9D00EA9C  8FAD0028   LW T5, 40(SP)
9D00EAA0  AFA3002C   SW V1, 44(SP)
9D00EAA4  AFAA0030   SW T2, 48(SP)
9D00EAA8  0040F809   JALR V0
9D00EAAC  AFAD0028   SW T5, 40(SP)
9D00EAB0  8FA3002C   LW V1, 44(SP)
9D00EAB4  8FAA0030   LW T2, 48(SP)
9D00EAB8  0B402D97   J .LBE5669
9D00EABC  8FAD0028   LW T5, 40(SP)
9D00EAC0  01E02021   ADDU A0, T7, ZERO
9D00EAC4  AFA3002C   SW V1, 44(SP)
9D00EAC8  AFA90024   SW T1, 36(SP)
9D00EACC  AFAA0030   SW T2, 48(SP)
9D00EAD0  0040F809   JALR V0
9D00EAD4  AFAF0020   SW T7, 32(SP)
9D00EAD8  8FA3002C   LW V1, 44(SP)
9D00EADC  8FA90024   LW T1, 36(SP)
9D00EAE0  8FAA0030   LW T2, 48(SP)
9D00EAE4  0B40245C   J .LBE5158, .LBB5167
9D00EAE8  8FAF0020   LW T7, 32(SP)
9D00EAEC  01E02021   ADDU A0, T7, ZERO
9D00EAF0  AFA3002C   SW V1, 44(SP)
9D00EAF4  AFAA0030   SW T2, 48(SP)
9D00EAF8  AFAD0028   SW T5, 40(SP)
9D00EAFC  AFAF0020   SW T7, 32(SP)
9D00EB00  0040F809   JALR V0
9D00EB04  AFB8001C   SW T8, 28(SP)
9D00EB08  8FA3002C   LW V1, 44(SP)
9D00EB0C  8FAA0030   LW T2, 48(SP)
9D00EB10  8FAD0028   LW T5, 40(SP)
9D00EB14  8FAF0020   LW T7, 32(SP)
9D00EB18  0B40229D   J .LBE5040, .LBB5049
9D00EB1C  8FB8001C   LW T8, 28(SP)
9D00EB20  AFA3002C   SW V1, 44(SP)
9D00EB24  AFA90024   SW T1, 36(SP)
9D00EB28  0040F809   JALR V0
9D00EB2C  AFAA0030   SW T2, 48(SP)
9D00EB30  8FA3002C   LW V1, 44(SP)
9D00EB34  8FA90024   LW T1, 36(SP)
9D00EB38  0B402CB3   J .LBE5621
9D00EB3C  8FAA0030   LW T2, 48(SP)
9D00EB40  03002021   ADDU A0, T8, ZERO
9D00EB44  AFA3002C   SW V1, 44(SP)
9D00EB48  AFA90024   SW T1, 36(SP)
9D00EB4C  AFAA0030   SW T2, 48(SP)
9D00EB50  AFAD0028   SW T5, 40(SP)
9D00EB54  0040F809   JALR V0
9D00EB58  AFB8001C   SW T8, 28(SP)
9D00EB5C  8FA3002C   LW V1, 44(SP)
9D00EB60  8FA90024   LW T1, 36(SP)
9D00EB64  8FAA0030   LW T2, 48(SP)
9D00EB68  8FAD0028   LW T5, 40(SP)
9D00EB6C  0B400A5C   J .LBE3590, .LBB3599
9D00EB70  8FB8001C   LW T8, 28(SP)
9D00EB74  01E02021   ADDU A0, T7, ZERO
9D00EB78  AFA3002C   SW V1, 44(SP)
9D00EB7C  AFA90024   SW T1, 36(SP)
9D00EB80  AFAA0030   SW T2, 48(SP)
9D00EB84  AFAD0028   SW T5, 40(SP)
9D00EB88  AFAF0020   SW T7, 32(SP)
9D00EB8C  0040F809   JALR V0
9D00EB90  AFB8001C   SW T8, 28(SP)
9D00EB94  8FA3002C   LW V1, 44(SP)
9D00EB98  8FA90024   LW T1, 36(SP)
9D00EB9C  8FAA0030   LW T2, 48(SP)
9D00EBA0  8FAD0028   LW T5, 40(SP)
9D00EBA4  8FAF0020   LW T7, 32(SP)
9D00EBA8  0B402C50   J .LBE5593, .LBB5602
9D00EBAC  8FB8001C   LW T8, 28(SP)
9D00EBB0  01E02021   ADDU A0, T7, ZERO
9D00EBB4  AFA3002C   SW V1, 44(SP)
9D00EBB8  AFAA0030   SW T2, 48(SP)
9D00EBBC  AFAD0028   SW T5, 40(SP)
9D00EBC0  AFAF0020   SW T7, 32(SP)
9D00EBC4  0040F809   JALR V0
9D00EBC8  AFB8001C   SW T8, 28(SP)
9D00EBCC  8FA3002C   LW V1, 44(SP)
9D00EBD0  8FAA0030   LW T2, 48(SP)
9D00EBD4  8FAD0028   LW T5, 40(SP)
9D00EBD8  8FAF0020   LW T7, 32(SP)
9D00EBDC  0B402402   J .LBE5126, .LBB5135
9D00EBE0  8FB8001C   LW T8, 28(SP)
9D00EBE4  00E02021   ADDU A0, A3, ZERO
9D00EBE8  AFA3002C   SW V1, 44(SP)
9D00EBEC  AFA7001C   SW A3, 28(SP)
9D00EBF0  AFAA0030   SW T2, 48(SP)
9D00EBF4  AFAD0028   SW T5, 40(SP)
9D00EBF8  0040F809   JALR V0
9D00EBFC  AFAF0020   SW T7, 32(SP)
9D00EC00  8FA3002C   LW V1, 44(SP)
9D00EC04  8FA7001C   LW A3, 28(SP)
9D00EC08  8FAA0030   LW T2, 48(SP)
9D00EC0C  8FAD0028   LW T5, 40(SP)
9D00EC10  0B4024F5   J .LBE5194, .LBB5203
9D00EC14  8FAF0020   LW T7, 32(SP)
9D00EC18  01E02021   ADDU A0, T7, ZERO
9D00EC1C  AFA3002C   SW V1, 44(SP)
9D00EC20  AFAA0030   SW T2, 48(SP)
9D00EC24  AFAD0028   SW T5, 40(SP)
9D00EC28  AFAF0020   SW T7, 32(SP)
9D00EC2C  0040F809   JALR V0
9D00EC30  AFB8001C   SW T8, 28(SP)
9D00EC34  8FA3002C   LW V1, 44(SP)
9D00EC38  8FAA0030   LW T2, 48(SP)
9D00EC3C  8FAD0028   LW T5, 40(SP)
9D00EC40  8FAF0020   LW T7, 32(SP)
9D00EC44  0B402366   J .LBE5090, .LBB5099
9D00EC48  8FB8001C   LW T8, 28(SP)
9D00EC4C  AFA3002C   SW V1, 44(SP)
9D00EC50  AFA90024   SW T1, 36(SP)
9D00EC54  0040F809   JALR V0
9D00EC58  AFAA0030   SW T2, 48(SP)
9D00EC5C  00402021   ADDU A0, V0, ZERO
9D00EC60  8FA3002C   LW V1, 44(SP)
9D00EC64  8FA90024   LW T1, 36(SP)
9D00EC68  0B4025DC   J .LBE5251
9D00EC6C  8FAA0030   LW T2, 48(SP)
9D00EC70  AFA3002C   SW V1, 44(SP)
9D00EC74  AFA90024   SW T1, 36(SP)
9D00EC78  AFAA0030   SW T2, 48(SP)
9D00EC7C  0040F809   JALR V0
9D00EC80  AFAD0028   SW T5, 40(SP)
9D00EC84  8FA3002C   LW V1, 44(SP)
9D00EC88  8FA90024   LW T1, 36(SP)
9D00EC8C  8FAA0030   LW T2, 48(SP)
9D00EC90  0B401D5E   J .LBE4705
9D00EC94  8FAD0028   LW T5, 40(SP)
9D00EC98  01E02021   ADDU A0, T7, ZERO
9D00EC9C  AFA3002C   SW V1, 44(SP)
9D00ECA0  AFAA0030   SW T2, 48(SP)
9D00ECA4  AFAD0028   SW T5, 40(SP)
9D00ECA8  0040F809   JALR V0
9D00ECAC  AFAF0020   SW T7, 32(SP)
9D00ECB0  8FA3002C   LW V1, 44(SP)
9D00ECB4  8FAA0030   LW T2, 48(SP)
9D00ECB8  8FAD0028   LW T5, 40(SP)
9D00ECBC  0B401DE4   J .LBE4746, .LBB4755
9D00ECC0  8FAF0020   LW T7, 32(SP)
9D00ECC4  AFA90024   SW T1, 36(SP)
9D00ECC8  0040F809   JALR V0
9D00ECCC  AFAD0028   SW T5, 40(SP)
9D00ECD0  8FA90024   LW T1, 36(SP)
9D00ECD4  0B401F4A   J .LBE4843
9D00ECD8  8FAD0028   LW T5, 40(SP)
9D00ECDC  01E02021   ADDU A0, T7, ZERO
9D00ECE0  AFA3002C   SW V1, 44(SP)
9D00ECE4  AFA90024   SW T1, 36(SP)
9D00ECE8  AFAA0030   SW T2, 48(SP)
9D00ECEC  AFAD0028   SW T5, 40(SP)
9D00ECF0  AFAF0020   SW T7, 32(SP)
9D00ECF4  0040F809   JALR V0
9D00ECF8  AFB8001C   SW T8, 28(SP)
9D00ECFC  8FA3002C   LW V1, 44(SP)
9D00ED00  8FA90024   LW T1, 36(SP)
9D00ED04  8FAA0030   LW T2, 48(SP)
9D00ED08  8FAD0028   LW T5, 40(SP)
9D00ED0C  8FAF0020   LW T7, 32(SP)
9D00ED10  0B401E8B   J .LBE4796, .LBB4805
9D00ED14  8FB8001C   LW T8, 28(SP)
9D00ED18  AFA3002C   SW V1, 44(SP)
9D00ED1C  AFA90024   SW T1, 36(SP)
9D00ED20  AFAA0030   SW T2, 48(SP)
9D00ED24  0040F809   JALR V0
9D00ED28  AFAD0028   SW T5, 40(SP)
9D00ED2C  8FA3002C   LW V1, 44(SP)
9D00ED30  8FA90024   LW T1, 36(SP)
9D00ED34  8FAA0030   LW T2, 48(SP)
9D00ED38  0B401E48   J .LBE4778
9D00ED3C  8FAD0028   LW T5, 40(SP)
9D00ED40  AFA3002C   SW V1, 44(SP)
9D00ED44  AFA90024   SW T1, 36(SP)
9D00ED48  AFAA0030   SW T2, 48(SP)
9D00ED4C  0040F809   JALR V0
9D00ED50  AFAD0028   SW T5, 40(SP)
9D00ED54  8FA3002C   LW V1, 44(SP)
9D00ED58  8FA90024   LW T1, 36(SP)
9D00ED5C  8FAA0030   LW T2, 48(SP)
9D00ED60  0B401DA1   J .LBE4723
9D00ED64  8FAD0028   LW T5, 40(SP)
9D00ED68  01E02021   ADDU A0, T7, ZERO
9D00ED6C  AFA3002C   SW V1, 44(SP)
9D00ED70  AFA90024   SW T1, 36(SP)
9D00ED74  AFAA0030   SW T2, 48(SP)
9D00ED78  AFAD0028   SW T5, 40(SP)
9D00ED7C  0040F809   JALR V0
9D00ED80  AFAF0020   SW T7, 32(SP)
9D00ED84  8FA3002C   LW V1, 44(SP)
9D00ED88  8FA90024   LW T1, 36(SP)
9D00ED8C  8FAA0030   LW T2, 48(SP)
9D00ED90  8FAD0028   LW T5, 40(SP)
9D00ED94  0B40220D   J .LBE4997, .LBB5006
9D00ED98  8FAF0020   LW T7, 32(SP)
9D00ED9C  AFA90024   SW T1, 36(SP)
9D00EDA0  0040F809   JALR V0
9D00EDA4  AFAD0028   SW T5, 40(SP)
9D00EDA8  8FA90024   LW T1, 36(SP)
9D00EDAC  0B402591   J .LBE5234
9D00EDB0  8FAD0028   LW T5, 40(SP)
9D00EDB4  AFA90024   SW T1, 36(SP)
9D00EDB8  AFAA0030   SW T2, 48(SP)
9D00EDBC  0040F809   JALR V0
9D00EDC0  AFAD0028   SW T5, 40(SP)
9D00EDC4  8FA90024   LW T1, 36(SP)
9D00EDC8  8FAA0030   LW T2, 48(SP)
9D00EDCC  0B40267E   J .LBE5275
9D00EDD0  8FAD0028   LW T5, 40(SP)
9D00EDD4  AFA3002C   SW V1, 44(SP)
9D00EDD8  AFA90024   SW T1, 36(SP)
9D00EDDC  AFAA0030   SW T2, 48(SP)
9D00EDE0  0040F809   JALR V0
9D00EDE4  AFAD0028   SW T5, 40(SP)
9D00EDE8  8FA3002C   LW V1, 44(SP)
9D00EDEC  8FA90024   LW T1, 36(SP)
9D00EDF0  8FAA0030   LW T2, 48(SP)
9D00EDF4  0B402634   J .LBE5263
9D00EDF8  8FAD0028   LW T5, 40(SP)
9D00EDFC  AFA90024   SW T1, 36(SP)
9D00EE00  0040F809   JALR V0
9D00EE04  AFAD0028   SW T5, 40(SP)
9D00EE08  8FA90024   LW T1, 36(SP)
9D00EE0C  0B402712   J .LBE5299
9D00EE10  8FAD0028   LW T5, 40(SP)
9D00EE14  AFA3002C   SW V1, 44(SP)
9D00EE18  AFA90024   SW T1, 36(SP)
9D00EE1C  0040F809   JALR V0
9D00EE20  AFAD0028   SW T5, 40(SP)
9D00EE24  8FA3002C   LW V1, 44(SP)
9D00EE28  8FA90024   LW T1, 36(SP)
9D00EE2C  0B4026C8   J .LBE5287
9D00EE30  8FAD0028   LW T5, 40(SP)
9D00EE34  AFA3002C   SW V1, 44(SP)
9D00EE38  AFA90024   SW T1, 36(SP)
9D00EE3C  AFAA0030   SW T2, 48(SP)
9D00EE40  0040F809   JALR V0
9D00EE44  AFAD0028   SW T5, 40(SP)
9D00EE48  8FA3002C   LW V1, 44(SP)
9D00EE4C  8FA90024   LW T1, 36(SP)
9D00EE50  8FAA0030   LW T2, 48(SP)
9D00EE54  0B400724   J .LBE3358
9D00EE58  8FAD0028   LW T5, 40(SP)
9D00EE5C  AFA3002C   SW V1, 44(SP)
9D00EE60  AFA90024   SW T1, 36(SP)
9D00EE64  AFAA0030   SW T2, 48(SP)
9D00EE68  0040F809   JALR V0
9D00EE6C  AFAD0028   SW T5, 40(SP)
9D00EE70  8FA3002C   LW V1, 44(SP)
9D00EE74  8FA90024   LW T1, 36(SP)
9D00EE78  8FAA0030   LW T2, 48(SP)
9D00EE7C  0B400DC4   J .LBE3803
9D00EE80  8FAD0028   LW T5, 40(SP)
9D00EE84  AFA3002C   SW V1, 44(SP)
9D00EE88  AFAA0030   SW T2, 48(SP)
9D00EE8C  0040F809   JALR V0
9D00EE90  AFAD0028   SW T5, 40(SP)
9D00EE94  8FA3002C   LW V1, 44(SP)
9D00EE98  8FAA0030   LW T2, 48(SP)
9D00EE9C  0B400D77   J .LBE3791
9D00EEA0  8FAD0028   LW T5, 40(SP)
9D00EEA4  01A02021   ADDU A0, T5, ZERO
9D00EEA8  AFA3002C   SW V1, 44(SP)
9D00EEAC  AFA90024   SW T1, 36(SP)
9D00EEB0  AFAA0030   SW T2, 48(SP)
9D00EEB4  0040F809   JALR V0
9D00EEB8  AFAD0028   SW T5, 40(SP)
9D00EEBC  8FA3002C   LW V1, 44(SP)
9D00EEC0  8FA90024   LW T1, 36(SP)
9D00EEC4  8FAA0030   LW T2, 48(SP)
9D00EEC8  0B400CE4   J .LBE3759, .LBB3768
9D00EECC  8FAD0028   LW T5, 40(SP)
9D00EED0  AFA3002C   SW V1, 44(SP)
9D00EED4  AFA90024   SW T1, 36(SP)
9D00EED8  AFAA0030   SW T2, 48(SP)
9D00EEDC  0040F809   JALR V0
9D00EEE0  AFAD0028   SW T5, 40(SP)
9D00EEE4  8FA3002C   LW V1, 44(SP)
9D00EEE8  8FA90024   LW T1, 36(SP)
9D00EEEC  8FAA0030   LW T2, 48(SP)
9D00EEF0  0B401C75   J .LBE4665
9D00EEF4  8FAD0028   LW T5, 40(SP)
9D00EEF8  00E02021   ADDU A0, A3, ZERO
9D00EEFC  AFA3002C   SW V1, 44(SP)
9D00EF00  AFA7001C   SW A3, 28(SP)
9D00EF04  AFA90024   SW T1, 36(SP)
9D00EF08  AFAA0030   SW T2, 48(SP)
9D00EF0C  AFAD0028   SW T5, 40(SP)
9D00EF10  0040F809   JALR V0
9D00EF14  AFAF0020   SW T7, 32(SP)
9D00EF18  8FA3002C   LW V1, 44(SP)
9D00EF1C  8FA7001C   LW A3, 28(SP)
9D00EF20  8FA90024   LW T1, 36(SP)
9D00EF24  8FAA0030   LW T2, 48(SP)
9D00EF28  8FAD0028   LW T5, 40(SP)
9D00EF2C  0B400619   J .LBE3300, .LBB3309
9D00EF30  8FAF0020   LW T7, 32(SP)
9D00EF34  AFA90024   SW T1, 36(SP)
9D00EF38  AFAA0030   SW T2, 48(SP)
9D00EF3C  0040F809   JALR V0
9D00EF40  AFAD0028   SW T5, 40(SP)
9D00EF44  8FA90024   LW T1, 36(SP)
9D00EF48  8FAA0030   LW T2, 48(SP)
9D00EF4C  0B4004BF   J .LBE3218
9D00EF50  8FAD0028   LW T5, 40(SP)
9D00EF54  AFA3002C   SW V1, 44(SP)
9D00EF58  AFA90024   SW T1, 36(SP)
9D00EF5C  0040F809   JALR V0
9D00EF60  AFAA0030   SW T2, 48(SP)
9D00EF64  00402021   ADDU A0, V0, ZERO
9D00EF68  8FA3002C   LW V1, 44(SP)
9D00EF6C  8FA90024   LW T1, 36(SP)
9D00EF70  0B4003B0   J .LBE3146
9D00EF74  8FAA0030   LW T2, 48(SP)
9D00EF78  AFA3002C   SW V1, 44(SP)
9D00EF7C  AFAA0030   SW T2, 48(SP)
9D00EF80  0040F809   JALR V0
9D00EF84  AFAD0028   SW T5, 40(SP)
9D00EF88  8FA3002C   LW V1, 44(SP)
9D00EF8C  8FAA0030   LW T2, 48(SP)
9D00EF90  0B400509   J .LBE3236
9D00EF94  8FAD0028   LW T5, 40(SP)
9D00EF98  01202021   ADDU A0, T1, ZERO
9D00EF9C  AFA3002C   SW V1, 44(SP)
9D00EFA0  AFA90024   SW T1, 36(SP)
9D00EFA4  AFAA0030   SW T2, 48(SP)
9D00EFA8  AFAD0028   SW T5, 40(SP)
9D00EFAC  0040F809   JALR V0
9D00EFB0  AFAF0020   SW T7, 32(SP)
9D00EFB4  8FA3002C   LW V1, 44(SP)
9D00EFB8  8FA90024   LW T1, 36(SP)
9D00EFBC  8FAA0030   LW T2, 48(SP)
9D00EFC0  8FAD0028   LW T5, 40(SP)
9D00EFC4  0B40054D   J .LBE3254, .LBB3263
9D00EFC8  8FAF0020   LW T7, 32(SP)
9D00EFCC  00E02021   ADDU A0, A3, ZERO
9D00EFD0  AFA3002C   SW V1, 44(SP)
9D00EFD4  AFA7001C   SW A3, 28(SP)
9D00EFD8  AFAA0030   SW T2, 48(SP)
9D00EFDC  AFAD0028   SW T5, 40(SP)
9D00EFE0  0040F809   JALR V0
9D00EFE4  AFAF0020   SW T7, 32(SP)
9D00EFE8  8FA3002C   LW V1, 44(SP)
9D00EFEC  8FA7001C   LW A3, 28(SP)
9D00EFF0  8FAA0030   LW T2, 48(SP)
9D00EFF4  8FAD0028   LW T5, 40(SP)
9D00EFF8  0B4008E9   J .LBE3483, .LBB3492
9D00EFFC  8FAF0020   LW T7, 32(SP)
9D00F000  AFA3002C   SW V1, 44(SP)
9D00F004  AFA90024   SW T1, 36(SP)
9D00F008  AFAA0030   SW T2, 48(SP)
9D00F00C  0040F809   JALR V0
9D00F010  AFAD0028   SW T5, 40(SP)
9D00F014  8FA3002C   LW V1, 44(SP)
9D00F018  8FA90024   LW T1, 36(SP)
9D00F01C  8FAA0030   LW T2, 48(SP)
9D00F020  0B401CCB   J .LBE4677
9D00F024  8FAD0028   LW T5, 40(SP)
9D00F028  01E02021   ADDU A0, T7, ZERO
9D00F02C  AFA3002C   SW V1, 44(SP)
9D00F030  AFA90024   SW T1, 36(SP)
9D00F034  AFAA0030   SW T2, 48(SP)
9D00F038  AFAD0028   SW T5, 40(SP)
9D00F03C  0040F809   JALR V0
9D00F040  AFAF0020   SW T7, 32(SP)
9D00F044  8FA3002C   LW V1, 44(SP)
9D00F048  8FA90024   LW T1, 36(SP)
9D00F04C  8FAA0030   LW T2, 48(SP)
9D00F050  8FAD0028   LW T5, 40(SP)
9D00F054  0B4003FC   J .LBE3163, .LBB3172
9D00F058  8FAF0020   LW T7, 32(SP)
9D00F05C  AFA3002C   SW V1, 44(SP)
9D00F060  AFAA0030   SW T2, 48(SP)
9D00F064  0040F809   JALR V0
9D00F068  AFAD0028   SW T5, 40(SP)
9D00F06C  8FA3002C   LW V1, 44(SP)
9D00F070  8FAA0030   LW T2, 48(SP)
9D00F074  0B401556   J .LBE4245
9D00F078  8FAD0028   LW T5, 40(SP)
9D00F07C  AFA90024   SW T1, 36(SP)
9D00F080  0040F809   JALR V0
9D00F084  AFAD0028   SW T5, 40(SP)
9D00F088  8FA90024   LW T1, 36(SP)
9D00F08C  0B400451   J .LBE3189
9D00F090  8FAD0028   LW T5, 40(SP)
9D00F094  01E02021   ADDU A0, T7, ZERO
9D00F098  AFA3002C   SW V1, 44(SP)
9D00F09C  AFAA0030   SW T2, 48(SP)
9D00F0A0  AFAD0028   SW T5, 40(SP)
9D00F0A4  AFAF0020   SW T7, 32(SP)
9D00F0A8  0040F809   JALR V0
9D00F0AC  AFB8001C   SW T8, 28(SP)
9D00F0B0  8FA3002C   LW V1, 44(SP)
9D00F0B4  8FAA0030   LW T2, 48(SP)
9D00F0B8  8FAD0028   LW T5, 40(SP)
9D00F0BC  8FAF0020   LW T7, 32(SP)
9D00F0C0  0B400941   J .LBE3509, .LBB3518
9D00F0C4  8FB8001C   LW T8, 28(SP)
9D00F0C8  AFA3002C   SW V1, 44(SP)
9D00F0CC  AFA90024   SW T1, 36(SP)
9D00F0D0  AFAA0030   SW T2, 48(SP)
9D00F0D4  0040F809   JALR V0
9D00F0D8  AFAD0028   SW T5, 40(SP)
9D00F0DC  8FA3002C   LW V1, 44(SP)
9D00F0E0  8FA90024   LW T1, 36(SP)
9D00F0E4  8FAA0030   LW T2, 48(SP)
9D00F0E8  0B400F02   J .LBE3869
9D00F0EC  8FAD0028   LW T5, 40(SP)
9D00F0F0  01E02021   ADDU A0, T7, ZERO
9D00F0F4  AFA3002C   SW V1, 44(SP)
9D00F0F8  AFAA0030   SW T2, 48(SP)
9D00F0FC  AFAD0028   SW T5, 40(SP)
9D00F100  AFAF0020   SW T7, 32(SP)
9D00F104  0040F809   JALR V0
9D00F108  AFB8001C   SW T8, 28(SP)
9D00F10C  8FA3002C   LW V1, 44(SP)
9D00F110  8FAA0030   LW T2, 48(SP)
9D00F114  8FAD0028   LW T5, 40(SP)
9D00F118  8FAF0020   LW T7, 32(SP)
9D00F11C  0B4007D7   J .LBE3405, .LBB3414
9D00F120  8FB8001C   LW T8, 28(SP)
9D00F124  01E02021   ADDU A0, T7, ZERO
9D00F128  AFA3002C   SW V1, 44(SP)
9D00F12C  AFA90024   SW T1, 36(SP)
9D00F130  AFAA0030   SW T2, 48(SP)
9D00F134  AFAD0028   SW T5, 40(SP)
9D00F138  0040F809   JALR V0
9D00F13C  AFAF0020   SW T7, 32(SP)
9D00F140  8FA3002C   LW V1, 44(SP)
9D00F144  8FA90024   LW T1, 36(SP)
9D00F148  8FAA0030   LW T2, 48(SP)
9D00F14C  8FAD0028   LW T5, 40(SP)
9D00F150  0B401BC4   J .LBE4625, .LBB4634
9D00F154  8FAF0020   LW T7, 32(SP)
9D00F158  01E02021   ADDU A0, T7, ZERO
9D00F15C  AFA3002C   SW V1, 44(SP)
9D00F160  AFAA0030   SW T2, 48(SP)
9D00F164  AFAD0028   SW T5, 40(SP)
9D00F168  0040F809   JALR V0
9D00F16C  AFAF0020   SW T7, 32(SP)
9D00F170  8FA3002C   LW V1, 44(SP)
9D00F174  8FAA0030   LW T2, 48(SP)
9D00F178  8FAD0028   LW T5, 40(SP)
9D00F17C  0B401A86   J .LBE4561, .LBB4570
9D00F180  8FAF0020   LW T7, 32(SP)
9D00F184  7C023004   INS V0, ZERO, 0, 7
9D00F188  35290020   ORI T1, T1, 32
9D00F18C  7C022420   SEB A0, V0
9D00F190  7C094C20   SEB T1, T1
9D00F194  8FAB0018   LW T3, 24(SP)
9D00F198  0B400176   J .L116
9D00F19C  8FAE0014   LW T6, 20(SP)
9D00F1A0  00462024   AND A0, V0, A2
9D00F1A4  35290020   ORI T1, T1, 32
1226:                      }
1227:                   }
1228:                
1229:                   /* return paged memory */
1230:                   return bank_readbyte(address);
1231:                }
1232:                
1233:                /* write a byte of data to 6502 memory */
1234:                static void mem_writebyte(uint32 address, uint8 value)
1235:                {
1236:                   nes6502_memwrite *mw;
1237:                
1238:                   /* RAM */
1239:                   if (address < 0x800)
9D001AE8  2C850800   SLTIU A1, A0, 2048
9D001AEC  14A02BC8   BNE A1, ZERO, 0x9D00CA10
9D001AF0  26530002   ADDIU S3, S2, 2
9D00306C  2C8F0800   SLTIU T7, A0, 2048
9D003074  15E02682   BNE T7, ZERO, 0x9D00CA80
9D003078  30A500FF   ANDI A1, A1, 255
9D0037B8  2C8F0800   SLTIU T7, A0, 2048
9D0037BC  15E00015   BNE T7, ZERO, 0x9D003814
9D0037C0  26530001   ADDIU S3, S2, 1
9D0038AC  2C980800   SLTIU T8, A0, 2048
9D0038B0  17000015   BNE T8, ZERO, 0x9D003908
9D0038B4  30A500FF   ANDI A1, A1, 255
9D003D7C  2C850800   SLTIU A1, A0, 2048
9D003D80  14A02346   BNE A1, ZERO, 0x9D00CA9C
9D003D84  26530002   ADDIU S3, S2, 2
9D005FB0  2C980800   SLTIU T8, A0, 2048
9D005FB4  170019CD   BNE T8, ZERO, 0x9D00C6EC
9D005FB8  30A500FF   ANDI A1, A1, 255
9D00A48C  2C8F0800   SLTIU T7, A0, 2048
9D00A494  15E008EC   BNE T7, ZERO, 0x9D00C848
9D00A498  02C52824   AND A1, S6, A1
9D00A57C  2C850800   SLTIU A1, A0, 2048
9D00A580  14A008AD   BNE A1, ZERO, 0x9D00C838
9D00A584  26530002   ADDIU S3, S2, 2
9D00A678  2C8F0800   SLTIU T7, A0, 2048
9D00A67C  15E00876   BNE T7, ZERO, 0x9D00C858
9D00A680  30A500FF   ANDI A1, A1, 255
9D00ABB0  2C850800   SLTIU A1, A0, 2048
9D00ABB4  14A006BC   BNE A1, ZERO, 0x9D00C6A8
9D00ABB8  26530002   ADDIU S3, S2, 2
9D00B784  2C8F0800   SLTIU T7, A0, 2048
9D00B788  15E003E6   BNE T7, ZERO, 0x9D00C724
9D00B78C  26530001   ADDIU S3, S2, 1
9D00B86C  2C8F0800   SLTIU T7, A0, 2048
9D00B874  15E003A7   BNE T7, ZERO, 0x9D00C714
9D00B878  30A500FF   ANDI A1, A1, 255
9D00BAA8  2C850800   SLTIU A1, A0, 2048
9D00BAAC  14A00315   BNE A1, ZERO, 0x9D00C704
9D00BAB0  26530002   ADDIU S3, S2, 2
9D00BF54  2C8F0800   SLTIU T7, A0, 2048
9D00BF58  15E001AA   BNE T7, ZERO, 0x9D00C604
9D00BF5C  30A500FF   ANDI A1, A1, 255
1240:                   {
1241:                      ram[address] = value;
9D00C604  8F8F8078   LW T7, -32648(GP)
9D00C608  01E42021   ADDU A0, T7, A0
9D00C60C  0B402FEE   J .LBE5836, .LBE5835, .LBE5834
9D00C610  A0850000   SB A1, 0(A0)
9D00C644  0B400CFC   J .LBE3772, .LBE3771, .LBE3770
9D00C648  A08F0000   SB T7, 0(A0)
9D00C698  0B402A87   J .LBE5510, .LBE5509, .LBE5508
9D00C69C  A1AF0000   SB T7, 0(T5)
9D00C6A8  8F858078   LW A1, -32648(GP)
9D00C6AC  00A42021   ADDU A0, A1, A0
9D00C6B0  0B402B05   J .LBE5537, .LBE5536, .LBE5535
9D00C6B4  A0940000   SB S4, 0(A0)
9D00C6D0  A1E20000   SB V0, 0(T7)
9D00C6EC  01E42021   ADDU A0, T7, A0
9D00C6F0  0B401805   J .LBE4420, .LBE4419, .LBE4418
9D00C6F4  A0850000   SB A1, 0(A0)
9D00C704  8F858078   LW A1, -32648(GP)
9D00C708  00A42021   ADDU A0, A1, A0
9D00C70C  0B402EC3   J .LBE5740, .LBE5739, .LBE5738
9D00C710  A0830000   SB V1, 0(A0)
9D00C714  8F8F8078   LW T7, -32648(GP)
9D00C718  01E42021   ADDU A0, T7, A0
9D00C71C  0B402E35   J .LBE5714, .LBE5713, .LBE5712
9D00C720  A0850000   SB A1, 0(A0)
9D00C724  00A42021   ADDU A0, A1, A0
9D00C728  0B402DFA   J .LBE5700, .LBE5699, .LBE5698
9D00C72C  A0830000   SB V1, 0(A0)
9D00C750  0B402D18   J .LBE5646, .LBE5645, .LBE5644
9D00C754  A1E20000   SB V0, 0(T7)
9D00C780  A3020000   SB V0, 0(T8)
9D00C7BC  0B402C6A   J .LBE5606, .LBE5605, .LBE5604
9D00C7C0  A1E20000   SB V0, 0(T7)
9D00C7D8  0B4027E4   J .LBE5344, .LBE5343, .LBE5342
9D00C7DC  A1380000   SB T8, 0(T1)
9D00C814  0B4028D5   J .LBE5413, .LBE5412, .LBE5411
9D00C818  A12F0000   SB T7, 0(T1)
9D00C830  0B40287F   J .LBE5387, .LBE5386, .LBE5385
9D00C834  A1E20000   SB V0, 0(T7)
9D00C838  8F858078   LW A1, -32648(GP)
9D00C83C  00A42021   ADDU A0, A1, A0
9D00C840  0B402978   J .LBE5450, .LBE5449, .LBE5448
9D00C844  A0830000   SB V1, 0(A0)
9D00C848  8F8F8078   LW T7, -32648(GP)
9D00C84C  01E42021   ADDU A0, T7, A0
9D00C850  0B40293D   J .LBE5436, .LBE5435, .LBE5434
9D00C854  A0850000   SB A1, 0(A0)
9D00C858  8F8F8078   LW T7, -32648(GP)
9D00C85C  01E42021   ADDU A0, T7, A0
9D00C860  0B4029B7   J .LBE5464, .LBE5463, .LBE5462
9D00C864  A0850000   SB A1, 0(A0)
9D00C89C  0B40084A   J .LBE3444, .LBE3443, .LBE3442
9D00C8A0  A1E20000   SB V0, 0(T7)
9D00C8B4  0B400B83   J .LBE3677, .LBE3676, .LBE3675
9D00C8B8  A08F0000   SB T7, 0(A0)
9D00C90C  0B4007EF   J .LBE3418, .LBE3417, .LBE3416
9D00C910  A0820000   SB V0, 0(A0)
9D00C954  0B400413   J .LBE3176, .LBE3175, .LBE3174
9D00C958  A1E20000   SB V0, 0(T7)
9D00C9B8  0B401BDE   J .LBE4638, .LBE4637, .LBE4636
9D00C9BC  A1E20000   SB V0, 0(T7)
9D00C9D4  0B401A9E   J .LBE4574, .LBE4573, .LBE4572
9D00C9D8  A0980000   SB T8, 0(A0)
9D00C9F0  0B400630   J .LBE3313, .LBE3312, .LBE3311
9D00C9F4  A0E20000   SB V0, 0(A3)
9D00CA08  0B400565   J .LBE3267, .LBE3266, .LBE3265
9D00CA0C  A0980000   SB T8, 0(A0)
9D00CA10  8F858078   LW A1, -32648(GP)
9D00CA14  00A42021   ADDU A0, A1, A0
9D00CA18  0B4006D3   J .LBE3346, .LBE3345, .LBE3344
9D00CA1C  A08A0000   SB T2, 0(A0)
9D00CA38  0B400901   J .LBE3496, .LBE3495, .LBE3494
9D00CA3C  A0E20000   SB V0, 0(A3)
9D00CA58  0B4008A0   J .LBE3470, .LBE3469, .LBE3468
9D00CA5C  A1F80000   SB T8, 0(T7)
9D00CA78  0B400959   J .LBE3522, .LBE3521, .LBE3520
9D00CA7C  A1E20000   SB V0, 0(T7)
9D00CA80  8F8F8078   LW T7, -32648(GP)
9D00CA84  01E42021   ADDU A0, T7, A0
9D00CA88  0B400C35   J .LBE3712, .LBE3711, .LBE3710
9D00CA8C  A0850000   SB A1, 0(A0)
9D00CA9C  8F858078   LW A1, -32648(GP)
9D00CAA0  00A42021   ADDU A0, A1, A0
9D00CAA4  0B400F78   J .LBE3896, .LBE3895, .LBE3894
9D00CAA8  A0830000   SB V1, 0(A0)
9D00CB28  0B40250C   J .LBE5207, .LBE5206, .LBE5205
9D00CB2C  A0E20000   SB V0, 0(A3)
9D00CB40  0B40237D   J .LBE5103, .LBE5102, .LBE5101
9D00CB44  A0820000   SB V0, 0(A0)
9D00CB5C  0B4022B4   J .LBE5053, .LBE5052, .LBE5051
9D00CB60  A1E20000   SB V0, 0(T7)
9D00CB80  0B402476   J .LBE5171, .LBE5170, .LBE5169
9D00CB84  A0820000   SB V0, 0(A0)
9D00CB9C  0B402419   J .LBE5139, .LBE5138, .LBE5137
9D00CBA0  A1E20000   SB V0, 0(T7)
9D00CBBC  A1E20000   SB V0, 0(T7)
9D00CBE8  A0820000   SB V0, 0(A0)
9D00CC28  0B401DFC   J .LBE4759, .LBE4758, .LBE4757
9D00CC2C  A0980000   SB T8, 0(A0)
9D00CC54  0B402124   J .LBE4953, .LBE4952, .LBE4951
9D00CC58  A1E20000   SB V0, 0(T7)
9D00CC90  0B4020A9   J .LBE4921, .LBE4920, .LBE4919
9D00CC94  A1F80000   SB T8, 0(T7)
9D00CCBC  A1E20000   SB V0, 0(T7)
9D00CCEC  0B401090   J .LBE3060, .LBE3059, .LBE3058
9D00CCF0  A1AF0000   SB T7, 0(T5)
9D00CD08  A0820000   SB V0, 0(A0)
9D00CD28  0B4014A3   J .LBE4214, .LBE4213, .LBE4212
9D00CD2C  A1380000   SB T8, 0(T1)
9D00CD44  0B40144B   J .LBE4188, .LBE4187, .LBE4186
9D00CD48  A0E20000   SB V0, 0(A3)
9D00CD64  0B4013F1   J .LBE4162, .LBE4161, .LBE4160
9D00CD68  A1E20000   SB V0, 0(T7)
9D00CD90  A0E20000   SB V0, 0(A3)
9D00CDBC  0B401A2F   J .LBE4540, .LBE4539, .LBE4538
9D00CDC0  A1E20000   SB V0, 0(T7)
9D00CDD8  0B401900   J .LBE4484, .LBE4483, .LBE4482
9D00CDDC  A1AF0000   SB T7, 0(T5)
9D00CDFC  0B401769   J .LBE4385, .LBE4384, .LBE4383
9D00CE00  A08F0000   SB T7, 0(A0)
9D00CE30  0B40166B   J .LBE4322, .LBE4321, .LBE4320
9D00CE34  A0820000   SB V0, 0(A0)
9D00CE64  0B4015B2   J .LBE4270, .LBE4269, .LBE4268
9D00CE68  A1E20000   SB V0, 0(T7)
1242:                      return;
1243:                   }
1244:                   /* check memory range handlers */
1245:                   else
1246:                   {
1247:                      for (mw = cpu.write_handler; mw->min_range != 0xFFFFFFFF; mw++)
9D000594  2411FFFF   ADDIU S1, ZERO, -1
9D000598  00800008   JR A0
9D00059C  00000000   NOP
9D000FF0  8E050044   LW A1, 68(S0)
9D000FF8  8CA70000   LW A3, 0(A1)
9D000FFC  10F1000C   BEQ A3, S1, .LBB3174, .LBB3175, .LBB3176
9D001000  304200FF   ANDI V0, V0, 255
9D001020  24A5000C   ADDIU A1, A1, 12
9D001024  8CA70000   LW A3, 0(A1)
9D001028  54F1FFF7   BNEL A3, S1, 0x9D001008
9D00102C  01E7382B   SLTU A3, T7, A3
9D001534  8E070044   LW A3, 68(S0)
9D001540  8CE20000   LW V0, 0(A3)
9D001544  5051000D   BEQL V0, S1, 0x9D00157C
9D001548  00091302   SRL V0, T1, 12
9D001568  24E7000C   ADDIU A3, A3, 12
9D00156C  8CE20000   LW V0, 0(A3)
9D001570  1451FFF7   BNE V0, S1, 0x9D001550
9D001574  0122102B   SLTU V0, T1, V0
9D001864  8E050044   LW A1, 68(S0)
9D00186C  8CA40000   LW A0, 0(A1)
9D001870  1091000C   BEQ A0, S1, .LBB3311, .LBB3312, .LBB3313
9D001874  304200FF   ANDI V0, V0, 255
9D001894  24A5000C   ADDIU A1, A1, 12
9D001898  8CA40000   LW A0, 0(A1)
9D00189C  1491FFF7   BNE A0, S1, 0x9D00187C
9D0018A0  00E4202B   SLTU A0, A3, A0
9D001AF4  8EA50044   LW A1, 68(S5)
9D001AF8  8CAF0000   LW T7, 0(A1)
9D001AFC  51F1000D   BEQL T7, S1, 0x9D001B34
9D001B00  00042B02   SRL A1, A0, 12
9D001B20  24A5000C   ADDIU A1, A1, 12
9D001B24  8CAF0000   LW T7, 0(A1)
9D001B28  15F1FFF7   BNE T7, S1, 0x9D001B08
9D001B2C  008F782B   SLTU T7, A0, T7
9D001F5C  8E070044   LW A3, 68(S0)
9D001F68  8CE40000   LW A0, 0(A3)
9D001F6C  1091000C   BEQ A0, S1, .LBB3416, .LBB3417, .LBB3418
9D001F70  30A200FF   ANDI V0, A1, 255
9D001F90  24E7000C   ADDIU A3, A3, 12
9D001F94  8CE40000   LW A0, 0(A3)
9D001F98  1491FFF7   BNE A0, S1, 0x9D001F78
9D001F9C  01E4202B   SLTU A0, T7, A0
9D0020C8  8E050044   LW A1, 68(S0)
9D0020D4  8CA70000   LW A3, 0(A1)
9D0020D8  10F1000C   BEQ A3, S1, .LBB3442, .LBB3443, .LBB3444
9D0020DC  308200FF   ANDI V0, A0, 255
9D0020FC  24A5000C   ADDIU A1, A1, 12
9D002100  8CA70000   LW A3, 0(A1)
9D002104  54F1FFF7   BNEL A3, S1, 0x9D0020E4
9D002108  01E7382B   SLTU A3, T7, A3
9D002220  8E070044   LW A3, 68(S0)
9D00222C  8CE20000   LW V0, 0(A3)
9D002230  1051000C   BEQ V0, S1, .LBB3468, .LBB3469, .LBB3470
9D002234  331800FF   ANDI T8, T8, 255
9D002254  24E7000C   ADDIU A3, A3, 12
9D002258  8CE20000   LW V0, 0(A3)
9D00225C  1451FFF7   BNE V0, S1, 0x9D00223C
9D002260  01E2102B   SLTU V0, T7, V0
9D0023A4  8E050044   LW A1, 68(S0)
9D0023B0  8CA40000   LW A0, 0(A1)
9D0023B4  1091000C   BEQ A0, S1, .LBB3494, .LBB3495, .LBB3496
9D0023B8  330200FF   ANDI V0, T8, 255
9D0023D8  24A5000C   ADDIU A1, A1, 12
9D0023DC  8CA40000   LW A0, 0(A1)
9D0023E0  1491FFF7   BNE A0, S1, 0x9D0023C0
9D0023E4  00E4202B   SLTU A0, A3, A0
9D002504  8E070044   LW A3, 68(S0)
9D002510  8CE40000   LW A0, 0(A3)
9D002514  1091000C   BEQ A0, S1, .LBB3520, .LBB3521, .LBB3522
9D002518  30A200FF   ANDI V0, A1, 255
9D002538  24E7000C   ADDIU A3, A3, 12
9D00253C  8CE40000   LW A0, 0(A3)
9D002540  1491FFF7   BNE A0, S1, 0x9D002520
9D002544  01E4202B   SLTU A0, T7, A0
9D002970  8E070044   LW A3, 68(S0)
9D00297C  8CEF0000   LW T7, 0(A3)
9D002984  11F1000C   BEQ T7, S1, .LBB3601, .LBB3602, .LBB3603
9D002988  308200FF   ANDI V0, A0, 255
9D0029A8  24E7000C   ADDIU A3, A3, 12
9D0029AC  8CEF0000   LW T7, 0(A3)
9D0029B0  15F1FFF7   BNE T7, S1, 0x9D002990
9D0029B4  030F782B   SLTU T7, T8, T7
9D002DAC  8E070044   LW A3, 68(S0)
9D002DB8  8CE20000   LW V0, 0(A3)
9D002DBC  5051000D   BEQL V0, S1, 0x9D002DF4
9D002DC0  00091302   SRL V0, T1, 12
9D002DE0  24E7000C   ADDIU A3, A3, 12
9D002DE4  8CE20000   LW V0, 0(A3)
9D002DE8  1451FFF7   BNE V0, S1, 0x9D002DC8
9D002DEC  0122102B   SLTU V0, T1, V0
9D00307C  8EAF0044   LW T7, 68(S5)
9D003080  8DF80000   LW T8, 0(T7)
9D003084  5311000D   BEQL T8, S1, 0x9D0030BC
9D003088  00042302   SRL A0, A0, 12
9D0030A8  25EF000C   ADDIU T7, T7, 12
9D0030AC  8DF80000   LW T8, 0(T7)
9D0030B0  5711FFF7   BNEL T8, S1, 0x9D003090
9D0030B4  0098C02B   SLTU T8, A0, T8
9D003390  8E070044   LW A3, 68(S0)
9D00339C  8CE20000   LW V0, 0(A3)
9D0033A0  5051000D   BEQL V0, S1, 0x9D0033D8
9D0033A4  000D1302   SRL V0, T5, 12
9D0033C4  24E7000C   ADDIU A3, A3, 12
9D0033C8  8CE20000   LW V0, 0(A3)
9D0033CC  1451FFF7   BNE V0, S1, 0x9D0033AC
9D0033D0  01A2102B   SLTU V0, T5, V0
9D0037C4  8EA50044   LW A1, 68(S5)
9D0037C8  8CAF0000   LW T7, 0(A1)
9D0037CC  51F1000D   BEQL T7, S1, 0x9D003804
9D0037D0  00042B02   SRL A1, A0, 12
9D0037F0  24A5000C   ADDIU A1, A1, 12
9D0037F4  8CAF0000   LW T7, 0(A1)
9D0037F8  15F1FFF7   BNE T7, S1, 0x9D0037D8
9D0037FC  008F782B   SLTU T7, A0, T7
9D0038B8  8EAF0044   LW T7, 68(S5)
9D0038BC  8DF80000   LW T8, 0(T7)
9D0038C0  5311000D   BEQL T8, S1, 0x9D0038F8
9D0038C4  00047B02   SRL T7, A0, 12
9D0038E4  25EF000C   ADDIU T7, T7, 12
9D0038E8  8DF80000   LW T8, 0(T7)
9D0038EC  5711FFF7   BNEL T8, S1, 0x9D0038CC
9D0038F0  0098C02B   SLTU T8, A0, T8
9D003D88  8EA50044   LW A1, 68(S5)
9D003D8C  8CAF0000   LW T7, 0(A1)
9D003D90  51F1000D   BEQL T7, S1, 0x9D003DC8
9D003D94  00042302   SRL A0, A0, 12
9D003DB4  24A5000C   ADDIU A1, A1, 12
9D003DB8  8CAF0000   LW T7, 0(A1)
9D003DBC  15F1FFF7   BNE T7, S1, 0x9D003D9C
9D003DC0  008F782B   SLTU T7, A0, T7
9D003EDC  8E070044   LW A3, 68(S0)
9D003EE8  8CEF0000   LW T7, 0(A3)
9D003EF0  11F1000C   BEQ T7, S1, .LBB3923, .LBB3924, .LBB3925
9D003EF4  308200FF   ANDI V0, A0, 255
9D003F14  24E7000C   ADDIU A3, A3, 12
9D003F18  8CEF0000   LW T7, 0(A3)
9D003F1C  15F1FFF7   BNE T7, S1, 0x9D003EFC
9D003F20  030F782B   SLTU T7, T8, T7
9D0041E0  8E070044   LW A3, 68(S0)
9D0041EC  8CE20000   LW V0, 0(A3)
9D0041F0  5051000D   BEQL V0, S1, 0x9D004228
9D0041F4  000D1302   SRL V0, T5, 12
9D004214  24E7000C   ADDIU A3, A3, 12
9D004218  8CE20000   LW V0, 0(A3)
9D00421C  1451FFF7   BNE V0, S1, 0x9D0041FC
9D004220  01A2102B   SLTU V0, T5, V0
9D0044A4  8E070044   LW A3, 68(S0)
9D0044B0  8CE40000   LW A0, 0(A3)
9D0044B8  1091000C   BEQ A0, S1, .LBB3998, .LBB3999, .LBB4000
9D0044BC  30A200FF   ANDI V0, A1, 255
9D0044DC  24E7000C   ADDIU A3, A3, 12
9D0044E0  8CE40000   LW A0, 0(A3)
9D0044E4  1491FFF7   BNE A0, S1, 0x9D0044C4
9D0044E8  01E4202B   SLTU A0, T7, A0
9D004744  8E050044   LW A1, 68(S0)
9D004750  8CA40000   LW A0, 0(A1)
9D004758  1091000C   BEQ A0, S1, .LBB4039, .LBB4040, .LBB4041
9D00475C  330200FF   ANDI V0, T8, 255
9D00477C  24A5000C   ADDIU A1, A1, 12
9D004780  8CA40000   LW A0, 0(A1)
9D004784  1491FFF7   BNE A0, S1, 0x9D004764
9D004788  00E4202B   SLTU A0, A3, A0
9D0048A8  8E070044   LW A3, 68(S0)
9D0048B4  8CE40000   LW A0, 0(A3)
9D0048BC  1091000C   BEQ A0, S1, .LBB4068, .LBB4069, .LBB4070
9D0048C0  30A200FF   ANDI V0, A1, 255
9D0048E0  24E7000C   ADDIU A3, A3, 12
9D0048E4  8CE40000   LW A0, 0(A3)
9D0048E8  1491FFF7   BNE A0, S1, 0x9D0048C8
9D0048EC  01E4202B   SLTU A0, T7, A0
9D004F64  8E070044   LW A3, 68(S0)
9D004F70  8CE40000   LW A0, 0(A3)
9D004F74  1091000C   BEQ A0, S1, .LBB4160, .LBB4161, .LBB4162
9D004F78  30A200FF   ANDI V0, A1, 255
9D004F98  24E7000C   ADDIU A3, A3, 12
9D004F9C  8CE40000   LW A0, 0(A3)
9D004FA0  1491FFF7   BNE A0, S1, 0x9D004F80
9D004FA4  01E4202B   SLTU A0, T7, A0
9D0050D0  8E050044   LW A1, 68(S0)
9D0050D8  8CA40000   LW A0, 0(A1)
9D0050DC  1091000C   BEQ A0, S1, .LBB4186, .LBB4187, .LBB4188
9D0050E0  304200FF   ANDI V0, V0, 255
9D005100  24A5000C   ADDIU A1, A1, 12
9D005104  8CA40000   LW A0, 0(A1)
9D005108  1491FFF7   BNE A0, S1, 0x9D0050E8
9D00510C  00E4202B   SLTU A0, A3, A0
9D00522C  8E070044   LW A3, 68(S0)
9D005238  8CE20000   LW V0, 0(A3)
9D00523C  5051000D   BEQL V0, S1, 0x9D005274
9D005240  00091302   SRL V0, T1, 12
9D005260  24E7000C   ADDIU A3, A3, 12
9D005264  8CE20000   LW V0, 0(A3)
9D005268  1451FFF7   BNE V0, S1, 0x9D005248
9D00526C  0122102B   SLTU V0, T1, V0
9D005660  8E070044   LW A3, 68(S0)
9D00566C  8CED0000   LW T5, 0(A3)
9D005678  11B1000C   BEQ T5, S1, .LBB4268, .LBB4269, .LBB4270
9D00567C  308200FF   ANDI V0, A0, 255
9D00569C  24E7000C   ADDIU A3, A3, 12
9D0056A0  8CED0000   LW T5, 0(A3)
9D0056A4  15B1FFF7   BNE T5, S1, 0x9D005684
9D0056A8  01ED682B   SLTU T5, T7, T5
9D005944  8E070044   LW A3, 68(S0)
9D005950  8CED0000   LW T5, 0(A3)
9D00595C  11B1000C   BEQ T5, S1, .LBB4320, .LBB4321, .LBB4322
9D005960  308200FF   ANDI V0, A0, 255
9D005980  24E7000C   ADDIU A3, A3, 12
9D005984  8CED0000   LW T5, 0(A3)
9D005988  15B1FFF7   BNE T5, S1, 0x9D005968
9D00598C  01ED682B   SLTU T5, T7, T5
9D005D44  8E070044   LW A3, 68(S0)
9D005D50  8CE20000   LW V0, 0(A3)
9D005D54  5051000D   BEQL V0, S1, 0x9D005D8C
9D005D58  000D1302   SRL V0, T5, 12
9D005D78  24E7000C   ADDIU A3, A3, 12
9D005D7C  8CE20000   LW V0, 0(A3)
9D005D80  1451FFF7   BNE V0, S1, 0x9D005D60
9D005D84  01A2102B   SLTU V0, T5, V0
9D005FBC  8EAF0044   LW T7, 68(S5)
9D005FC0  8DF80000   LW T8, 0(T7)
9D005FC4  5311000D   BEQL T8, S1, 0x9D005FFC
9D005FC8  00042302   SRL A0, A0, 12
9D005FE8  25EF000C   ADDIU T7, T7, 12
9D005FEC  8DF80000   LW T8, 0(T7)
9D005FF0  5711FFF7   BNEL T8, S1, 0x9D005FD0
9D005FF4  0098C02B   SLTU T8, A0, T8
9D0063A0  8E070044   LW A3, 68(S0)
9D0063AC  8CE20000   LW V0, 0(A3)
9D0063B0  5051000D   BEQL V0, S1, 0x9D0063E8
9D0063B4  000D1302   SRL V0, T5, 12
9D0063D4  24E7000C   ADDIU A3, A3, 12
9D0063D8  8CE20000   LW V0, 0(A3)
9D0063DC  1451FFF7   BNE V0, S1, 0x9D0063BC
9D0063E0  01A2102B   SLTU V0, T5, V0
9D006854  8E070044   LW A3, 68(S0)
9D006860  8CED0000   LW T5, 0(A3)
9D00686C  11B1000C   BEQ T5, S1, .LBB4538, .LBB4539, .LBB4540
9D006870  308200FF   ANDI V0, A0, 255
9D006890  24E7000C   ADDIU A3, A3, 12
9D006894  8CED0000   LW T5, 0(A3)
9D006898  15B1FFF7   BNE T5, S1, 0x9D006878
9D00689C  01ED682B   SLTU T5, T7, T5
9D006A18  8E070044   LW A3, 68(S0)
9D006A24  8CE20000   LW V0, 0(A3)
9D006A28  1051000C   BEQ V0, S1, .LBB4572, .LBB4573, .LBB4574
9D006A2C  331800FF   ANDI T8, T8, 255
9D006A4C  24E7000C   ADDIU A3, A3, 12
9D006A50  8CE20000   LW V0, 0(A3)
9D006A54  1451FFF7   BNE V0, S1, 0x9D006A34
9D006A58  01E2102B   SLTU V0, T7, V0
9D006F10  8E050044   LW A1, 68(S0)
9D006F1C  8CA70000   LW A3, 0(A1)
9D006F28  10F1000C   BEQ A3, S1, .LBB4636, .LBB4637, .LBB4638
9D006F2C  03041025   OR V0, T8, A0
9D006F4C  24A5000C   ADDIU A1, A1, 12
9D006F50  8CA70000   LW A3, 0(A1)
9D006F54  54F1FFF7   BNEL A3, S1, 0x9D006F34
9D006F58  01E7382B   SLTU A3, T7, A3
9D007790  8E070044   LW A3, 68(S0)
9D00779C  8CE20000   LW V0, 0(A3)
9D0077A0  5051000D   BEQL V0, S1, 0x9D0077D8
9D0077A4  000F1302   SRL V0, T7, 12
9D0077C4  24E7000C   ADDIU A3, A3, 12
9D0077C8  8CE20000   LW V0, 0(A3)
9D0077CC  1451FFF7   BNE V0, S1, 0x9D0077AC
9D0077D0  01E2102B   SLTU V0, T7, V0
9D007A2C  8E070044   LW A3, 68(S0)
9D007A38  8CE40000   LW A0, 0(A3)
9D007A40  1091000C   BEQ A0, S1, .LBB4807, .LBB4808, .LBB4809
9D007A44  30A200FF   ANDI V0, A1, 255
9D007A64  24E7000C   ADDIU A3, A3, 12
9D007A68  8CE40000   LW A0, 0(A3)
9D007A6C  1491FFF7   BNE A0, S1, 0x9D007A4C
9D007A70  01E4202B   SLTU A0, T7, A0
9D008244  8E070044   LW A3, 68(S0)
9D008250  8CE20000   LW V0, 0(A3)
9D008254  5051000D   BEQL V0, S1, 0x9D00828C
9D008258  000F1302   SRL V0, T7, 12
9D008278  24E7000C   ADDIU A3, A3, 12
9D00827C  8CE20000   LW V0, 0(A3)
9D008280  1451FFF7   BNE V0, S1, 0x9D008260
9D008284  01E2102B   SLTU V0, T7, V0
9D008434  8E050044   LW A1, 68(S0)
9D00843C  8CA70000   LW A3, 0(A1)
9D008440  10F1000C   BEQ A3, S1, .LBB4951, .LBB4952, .LBB4953
9D008444  7C423840   EXT V0, V0, 1, 8
9D008464  24A5000C   ADDIU A1, A1, 12
9D008468  8CA70000   LW A3, 0(A1)
9D00846C  54F1FFF7   BNEL A3, S1, 0x9D00844C
9D008470  01E7382B   SLTU A3, T7, A3
9D008834  8E050044   LW A1, 68(S0)
9D008840  8CA70000   LW A3, 0(A1)
9D008848  10F1000C   BEQ A3, S1, .LBB5008, .LBB5009, .LBB5010
9D00884C  308200FF   ANDI V0, A0, 255
9D00886C  24A5000C   ADDIU A1, A1, 12
9D008870  8CA70000   LW A3, 0(A1)
9D008874  54F1FFF7   BNEL A3, S1, 0x9D008854
9D008878  01E7382B   SLTU A3, T7, A3
9D008A74  8E070044   LW A3, 68(S0)
9D008A7C  8CE40000   LW A0, 0(A3)
9D008A80  1091000C   BEQ A0, S1, .LBB5051, .LBB5052, .LBB5053
9D008A84  7C423840   EXT V0, V0, 1, 8
9D008AA4  24E7000C   ADDIU A3, A3, 12
9D008AA8  8CE40000   LW A0, 0(A3)
9D008AAC  1491FFF7   BNE A0, S1, 0x9D008A8C
9D008AB0  01E4202B   SLTU A0, T7, A0
9D008D98  8E070044   LW A3, 68(S0)
9D008DA0  8CE40000   LW A0, 0(A3)
9D008DA4  1091000C   BEQ A0, S1, .LBB5101, .LBB5102, .LBB5103
9D008DA8  7C423840   EXT V0, V0, 1, 8
9D008DC8  24E7000C   ADDIU A3, A3, 12
9D008DCC  8CE40000   LW A0, 0(A3)
9D008DD0  1491FFF7   BNE A0, S1, 0x9D008DB0
9D008DD4  01E4202B   SLTU A0, T7, A0
9D009008  8E070044   LW A3, 68(S0)
9D009010  8CE40000   LW A0, 0(A3)
9D009014  1091000C   BEQ A0, S1, .LBB5137, .LBB5138, .LBB5139
9D009018  7C423840   EXT V0, V0, 1, 8
9D009038  24E7000C   ADDIU A3, A3, 12
9D00903C  8CE40000   LW A0, 0(A3)
9D009040  1491FFF7   BNE A0, S1, 0x9D009020
9D009044  01E4202B   SLTU A0, T7, A0
9D009170  8E070044   LW A3, 68(S0)
9D00917C  8CED0000   LW T5, 0(A3)
9D009188  11B1000C   BEQ T5, S1, .LBB5169, .LBB5170, .LBB5171
9D00918C  308200FF   ANDI V0, A0, 255
9D0091AC  24E7000C   ADDIU A3, A3, 12
9D0091B0  8CED0000   LW T5, 0(A3)
9D0091B4  15B1FFF7   BNE T5, S1, 0x9D009194
9D0091B8  01ED682B   SLTU T5, T7, T5
9D0093D4  8E050044   LW A1, 68(S0)
9D0093DC  8CA40000   LW A0, 0(A1)
9D0093E0  1091000C   BEQ A0, S1, .LBB5205, .LBB5206, .LBB5207
9D0093E4  7C423840   EXT V0, V0, 1, 8
9D009404  24A5000C   ADDIU A1, A1, 12
9D009408  8CA40000   LW A0, 0(A1)
9D00940C  1491FFF7   BNE A0, S1, 0x9D0093EC
9D009410  00E4202B   SLTU A0, A3, A0
9D009F30  8E070044   LW A3, 68(S0)
9D009F3C  8CE20000   LW V0, 0(A3)
9D009F40  5051000D   BEQL V0, S1, 0x9D009F78
9D009F44  00091302   SRL V0, T1, 12
9D009F64  24E7000C   ADDIU A3, A3, 12
9D009F68  8CE20000   LW V0, 0(A3)
9D009F6C  1451FFF7   BNE V0, S1, 0x9D009F4C
9D009F70  0122102B   SLTU V0, T1, V0
9D00A1A0  8E050044   LW A1, 68(S0)
9D00A1A8  8CA70000   LW A3, 0(A1)
9D00A1AC  10F1000C   BEQ A3, S1, .LBB5385, .LBB5386, .LBB5387
9D00A1B0  304200FF   ANDI V0, V0, 255
9D00A1D0  24A5000C   ADDIU A1, A1, 12
9D00A1D4  8CA70000   LW A3, 0(A1)
9D00A1D8  54F1FFF7   BNEL A3, S1, 0x9D00A1B8
9D00A1DC  01E7382B   SLTU A3, T7, A3
9D00A2F4  8E070044   LW A3, 68(S0)
9D00A300  8CE20000   LW V0, 0(A3)
9D00A304  5051000D   BEQL V0, S1, 0x9D00A33C
9D00A308  00091302   SRL V0, T1, 12
9D00A328  24E7000C   ADDIU A3, A3, 12
9D00A32C  8CE20000   LW V0, 0(A3)
9D00A330  1451FFF7   BNE V0, S1, 0x9D00A310
9D00A334  0122102B   SLTU V0, T1, V0
9D00A49C  8EAF0044   LW T7, 68(S5)
9D00A4A0  8DF80000   LW T8, 0(T7)
9D00A4A4  5311000D   BEQL T8, S1, 0x9D00A4DC
9D00A4A8  00042302   SRL A0, A0, 12
9D00A4C8  25EF000C   ADDIU T7, T7, 12
9D00A4CC  8DF80000   LW T8, 0(T7)
9D00A4D0  5711FFF7   BNEL T8, S1, 0x9D00A4B0
9D00A4D4  0098C02B   SLTU T8, A0, T8
9D00A588  8EA50044   LW A1, 68(S5)
9D00A58C  8CAF0000   LW T7, 0(A1)
9D00A590  51F1000D   BEQL T7, S1, 0x9D00A5C8
9D00A594  00042302   SRL A0, A0, 12
9D00A5B4  24A5000C   ADDIU A1, A1, 12
9D00A5B8  8CAF0000   LW T7, 0(A1)
9D00A5BC  15F1FFF7   BNE T7, S1, 0x9D00A59C
9D00A5C0  008F782B   SLTU T7, A0, T7
9D00A684  8EAF0044   LW T7, 68(S5)
9D00A688  8DF80000   LW T8, 0(T7)
9D00A68C  5311000D   BEQL T8, S1, 0x9D00A6C4
9D00A690  00042302   SRL A0, A0, 12
9D00A6B0  25EF000C   ADDIU T7, T7, 12
9D00A6B4  8DF80000   LW T8, 0(T7)
9D00A6B8  5711FFF7   BNEL T8, S1, 0x9D00A698
9D00A6BC  0098C02B   SLTU T8, A0, T8
9D00A9BC  8E070044   LW A3, 68(S0)
9D00A9C8  8CE20000   LW V0, 0(A3)
9D00A9CC  5051000D   BEQL V0, S1, 0x9D00AA04
9D00A9D0  000D1302   SRL V0, T5, 12
9D00A9F0  24E7000C   ADDIU A3, A3, 12
9D00A9F4  8CE20000   LW V0, 0(A3)
9D00A9F8  1451FFF7   BNE V0, S1, 0x9D00A9D8
9D00A9FC  01A2102B   SLTU V0, T5, V0
9D00ABBC  8EA50044   LW A1, 68(S5)
9D00ABC0  8CAF0000   LW T7, 0(A1)
9D00ABC4  51F1000D   BEQL T7, S1, 0x9D00ABFC
9D00ABC8  00042B02   SRL A1, A0, 12
9D00ABE8  24A5000C   ADDIU A1, A1, 12
9D00ABEC  8CAF0000   LW T7, 0(A1)
9D00ABF0  15F1FFF7   BNE T7, S1, 0x9D00ABD0
9D00ABF4  008F782B   SLTU T7, A0, T7
9D00B140  8E050044   LW A1, 68(S0)
9D00B14C  8CA70000   LW A3, 0(A1)
9D00B158  10F1000C   BEQ A3, S1, .LBB5604, .LBB5605, .LBB5606
9D00B15C  03241025   OR V0, T9, A0
9D00B17C  24A5000C   ADDIU A1, A1, 12
9D00B180  8CA70000   LW A3, 0(A1)
9D00B184  54F1FFF7   BNEL A3, S1, 0x9D00B164
9D00B188  01E7382B   SLTU A3, T7, A3
9D00B3F8  8E070044   LW A3, 68(S0)
9D00B404  8CED0000   LW T5, 0(A3)
9D00B410  11B1000C   BEQ T5, S1, .LBB5644, .LBB5645, .LBB5646
9D00B414  308200FF   ANDI V0, A0, 255
9D00B434  24E7000C   ADDIU A3, A3, 12
9D00B438  8CED0000   LW T5, 0(A3)
9D00B43C  15B1FFF7   BNE T5, S1, 0x9D00B41C
9D00B440  01ED682B   SLTU T5, T7, T5
9D00B790  8EA50044   LW A1, 68(S5)
9D00B794  8CAF0000   LW T7, 0(A1)
9D00B798  51F1000D   BEQL T7, S1, 0x9D00B7D0
9D00B79C  00042302   SRL A0, A0, 12
9D00B7BC  24A5000C   ADDIU A1, A1, 12
9D00B7C0  8CAF0000   LW T7, 0(A1)
9D00B7C4  15F1FFF7   BNE T7, S1, 0x9D00B7A4
9D00B7C8  008F782B   SLTU T7, A0, T7
9D00B87C  8EAF0044   LW T7, 68(S5)
9D00B880  8DF80000   LW T8, 0(T7)
9D00B884  5311000D   BEQL T8, S1, 0x9D00B8BC
9D00B888  00047B02   SRL T7, A0, 12
9D00B8A8  25EF000C   ADDIU T7, T7, 12
9D00B8AC  8DF80000   LW T8, 0(T7)
9D00B8B0  5711FFF7   BNEL T8, S1, 0x9D00B890
9D00B8B4  0098C02B   SLTU T8, A0, T8
9D00BAB4  8EA50044   LW A1, 68(S5)
9D00BAB8  8CAF0000   LW T7, 0(A1)
9D00BABC  51F1000D   BEQL T7, S1, 0x9D00BAF4
9D00BAC0  00042B02   SRL A1, A0, 12
9D00BAE0  24A5000C   ADDIU A1, A1, 12
9D00BAE4  8CAF0000   LW T7, 0(A1)
9D00BAE8  15F1FFF7   BNE T7, S1, 0x9D00BAC8
9D00BAEC  008F782B   SLTU T7, A0, T7
9D00BF60  8EAF0044   LW T7, 68(S5)
9D00BF64  8DF80000   LW T8, 0(T7)
9D00BF68  5311000D   BEQL T8, S1, 0x9D00BFA0
9D00BF6C  00042302   SRL A0, A0, 12
9D00BF8C  25EF000C   ADDIU T7, T7, 12
9D00BF90  8DF80000   LW T8, 0(T7)
9D00BF94  5711FFF7   BNEL T8, S1, 0x9D00BF74
9D00BF98  0098C02B   SLTU T8, A0, T8
1248:                      {
1249:                         if (address >= mw->min_range && address <= mw->max_range)
9D001004  01E7382B   SLTU A3, T7, A3
9D001008  54E00006   BNEL A3, ZERO, 0x9D001024
9D00100C  24A5000C   ADDIU A1, A1, 12
9D001010  8CA40004   LW A0, 4(A1)
9D001014  008F202B   SLTU A0, A0, T7
9D001018  5080330C   BEQL A0, ZERO, 0x9D00DC4C
9D00101C  8CA70008   LW A3, 8(A1)
9D00154C  0122102B   SLTU V0, T1, V0
9D001550  54400006   BNEL V0, ZERO, 0x9D00156C
9D001554  24E7000C   ADDIU A3, A3, 12
9D001558  8CE20004   LW V0, 4(A3)
9D00155C  0049102B   SLTU V0, V0, T1
9D001560  50403194   BEQL V0, ZERO, 0x9D00DBB4
9D001564  8CE20008   LW V0, 8(A3)
9D001878  00E4202B   SLTU A0, A3, A0
9D00187C  54800006   BNEL A0, ZERO, 0x9D001898
9D001880  24A5000C   ADDIU A1, A1, 12
9D001884  8CA40004   LW A0, 4(A1)
9D001888  0087202B   SLTU A0, A0, A3
9D00188C  50803237   BEQL A0, ZERO, 0x9D00E16C
9D001890  8CAF0008   LW T7, 8(A1)
9D001B04  008F782B   SLTU T7, A0, T7
9D001B08  55E00006   BNEL T7, ZERO, 0x9D001B24
9D001B0C  24A5000C   ADDIU A1, A1, 12
9D001B10  8CA60004   LW A2, 4(A1)
9D001B14  00C4302B   SLTU A2, A2, A0
9D001B18  50C02FEC   BEQL A2, ZERO, 0x9D00DACC
9D001B1C  8CAF0008   LW T7, 8(A1)
9D001F74  01E4202B   SLTU A0, T7, A0
9D001F78  54800006   BNEL A0, ZERO, 0x9D001F94
9D001F7C  24E7000C   ADDIU A3, A3, 12
9D001F80  8CE40004   LW A0, 4(A3)
9D001F84  008F202B   SLTU A0, A0, T7
9D001F88  50802E33   BEQL A0, ZERO, 0x9D00D858
9D001F8C  8CE70008   LW A3, 8(A3)
9D0020E0  01E7382B   SLTU A3, T7, A3
9D0020E4  54E00006   BNEL A3, ZERO, 0x9D002100
9D0020E8  24A5000C   ADDIU A1, A1, 12
9D0020EC  8CA40004   LW A0, 4(A1)
9D0020F0  008F202B   SLTU A0, A0, T7
9D0020F4  50802DE6   BEQL A0, ZERO, 0x9D00D890
9D0020F8  8CA70008   LW A3, 8(A1)
9D002238  01E2102B   SLTU V0, T7, V0
9D00223C  54400006   BNEL V0, ZERO, 0x9D002258
9D002240  24E7000C   ADDIU A3, A3, 12
9D002244  8CE20004   LW V0, 4(A3)
9D002248  004F102B   SLTU V0, V0, T7
9D00224C  50402E11   BEQL V0, ZERO, 0x9D00DA94
9D002250  8CE20008   LW V0, 8(A3)
9D0023BC  00E4202B   SLTU A0, A3, A0
9D0023C0  54800006   BNEL A0, ZERO, 0x9D0023DC
9D0023C4  24A5000C   ADDIU A1, A1, 12
9D0023C8  8CA40004   LW A0, 4(A1)
9D0023CC  0087202B   SLTU A0, A0, A3
9D0023D0  50802E54   BEQL A0, ZERO, 0x9D00DD24
9D0023D4  8CAF0008   LW T7, 8(A1)
9D00251C  01E4202B   SLTU A0, T7, A0
9D002520  54800006   BNEL A0, ZERO, 0x9D00253C
9D002524  24E7000C   ADDIU A3, A3, 12
9D002528  8CE40004   LW A0, 4(A3)
9D00252C  008F202B   SLTU A0, A0, T7
9D002530  50802E8E   BEQL A0, ZERO, 0x9D00DF6C
9D002534  8CE70008   LW A3, 8(A3)
9D00298C  030F782B   SLTU T7, T8, T7
9D002990  55E00006   BNEL T7, ZERO, 0x9D0029AC
9D002994  24E7000C   ADDIU A3, A3, 12
9D002998  8CE40004   LW A0, 4(A3)
9D00299C  0098202B   SLTU A0, A0, T8
9D0029A0  50802D3E   BEQL A0, ZERO, 0x9D00DE9C
9D0029A4  8CE70008   LW A3, 8(A3)
9D002DC4  0122102B   SLTU V0, T1, V0
9D002DC8  54400006   BNEL V0, ZERO, 0x9D002DE4
9D002DCC  24E7000C   ADDIU A3, A3, 12
9D002DD0  8CE20004   LW V0, 4(A3)
9D002DD4  0049102B   SLTU V0, V0, T1
9D002DD8  50402A93   BEQL V0, ZERO, 0x9D00D828
9D002DDC  8CE20008   LW V0, 8(A3)
9D00308C  0098C02B   SLTU T8, A0, T8
9D003090  57000006   BNEL T8, ZERO, 0x9D0030AC
9D003094  25EF000C   ADDIU T7, T7, 12
9D003098  8DE60004   LW A2, 4(T7)
9D00309C  00C4302B   SLTU A2, A2, A0
9D0030A0  50C02A51   BEQL A2, ZERO, 0x9D00D9E8
9D0030A4  8DEF0008   LW T7, 8(T7)
9D0033A8  01A2102B   SLTU V0, T5, V0
9D0033AC  54400006   BNEL V0, ZERO, 0x9D0033C8
9D0033B0  24E7000C   ADDIU A3, A3, 12
9D0033B4  8CE20004   LW V0, 4(A3)
9D0033B8  004D102B   SLTU V0, V0, T5
9D0033BC  50402B11   BEQL V0, ZERO, 0x9D00E004
9D0033C0  8CE20008   LW V0, 8(A3)
9D0037D4  008F782B   SLTU T7, A0, T7
9D0037D8  55E00006   BNEL T7, ZERO, 0x9D0037F4
9D0037DC  24A5000C   ADDIU A1, A1, 12
9D0037E0  8CA60004   LW A2, 4(A1)
9D0037E4  00C4302B   SLTU A2, A2, A0
9D0037E8  50C027BC   BEQL A2, ZERO, 0x9D00D6DC
9D0037EC  8CAF0008   LW T7, 8(A1)
9D0038C8  0098C02B   SLTU T8, A0, T8
9D0038CC  57000006   BNEL T8, ZERO, 0x9D0038E8
9D0038D0  25EF000C   ADDIU T7, T7, 12
9D0038D4  8DE60004   LW A2, 4(T7)
9D0038D8  00C4302B   SLTU A2, A2, A0
9D0038DC  50C027AA   BEQL A2, ZERO, 0x9D00D788
9D0038E0  8DEF0008   LW T7, 8(T7)
9D003D98  008F782B   SLTU T7, A0, T7
9D003D9C  55E00006   BNEL T7, ZERO, 0x9D003DB8
9D003DA0  24A5000C   ADDIU A1, A1, 12
9D003DA4  8CA60004   LW A2, 4(A1)
9D003DA8  00C4302B   SLTU A2, A2, A0
9D003DAC  50C02772   BEQL A2, ZERO, 0x9D00DB78
9D003DB0  8CAF0008   LW T7, 8(A1)
9D003EF8  030F782B   SLTU T7, T8, T7
9D003EFC  55E00006   BNEL T7, ZERO, 0x9D003F18
9D003F00  24E7000C   ADDIU A3, A3, 12
9D003F04  8CE40004   LW A0, 4(A3)
9D003F08  0098202B   SLTU A0, A0, T8
9D003F0C  5080279F   BEQL A0, ZERO, 0x9D00DD8C
9D003F10  8CE70008   LW A3, 8(A3)
9D0041F8  01A2102B   SLTU V0, T5, V0
9D0041FC  54400006   BNEL V0, ZERO, 0x9D004218
9D004200  24E7000C   ADDIU A3, A3, 12
9D004204  8CE20004   LW V0, 4(A3)
9D004208  004D102B   SLTU V0, V0, T5
9D00420C  504027CB   BEQL V0, ZERO, 0x9D00E13C
9D004210  8CE20008   LW V0, 8(A3)
9D0044C0  01E4202B   SLTU A0, T7, A0
9D0044C4  54800006   BNEL A0, ZERO, 0x9D0044E0
9D0044C8  24E7000C   ADDIU A3, A3, 12
9D0044CC  8CE40004   LW A0, 4(A3)
9D0044D0  008F202B   SLTU A0, A0, T7
9D0044D4  50802536   BEQL A0, ZERO, 0x9D00D9B0
9D0044D8  8CE70008   LW A3, 8(A3)
9D004760  00E4202B   SLTU A0, A3, A0
9D004764  54800006   BNEL A0, ZERO, 0x9D004780
9D004768  24A5000C   ADDIU A1, A1, 12
9D00476C  8CA40004   LW A0, 4(A1)
9D004770  0087202B   SLTU A0, A0, A3
9D004774  50802699   BEQL A0, ZERO, 0x9D00E1DC
9D004778  8CAF0008   LW T7, 8(A1)
9D0048C4  01E4202B   SLTU A0, T7, A0
9D0048C8  54800006   BNEL A0, ZERO, 0x9D0048E4
9D0048CC  24E7000C   ADDIU A3, A3, 12
9D0048D0  8CE40004   LW A0, 4(A3)
9D0048D4  008F202B   SLTU A0, A0, T7
9D0048D8  5080257E   BEQL A0, ZERO, 0x9D00DED4
9D0048DC  8CE70008   LW A3, 8(A3)
9D004F7C  01E4202B   SLTU A0, T7, A0
9D004F80  54800006   BNEL A0, ZERO, 0x9D004F9C
9D004F84  24E7000C   ADDIU A3, A3, 12
9D004F88  8CE40004   LW A0, 4(A3)
9D004F8C  008F202B   SLTU A0, A0, T7
9D004F90  50802442   BEQL A0, ZERO, 0x9D00E09C
9D004F94  8CE70008   LW A3, 8(A3)
9D0050E4  00E4202B   SLTU A0, A3, A0
9D0050E8  54800006   BNEL A0, ZERO, 0x9D005104
9D0050EC  24A5000C   ADDIU A1, A1, 12
9D0050F0  8CA40004   LW A0, 4(A1)
9D0050F4  0087202B   SLTU A0, A0, A3
9D0050F8  508022E2   BEQL A0, ZERO, 0x9D00DC84
9D0050FC  8CAF0008   LW T7, 8(A1)
9D005244  0122102B   SLTU V0, T1, V0
9D005248  54400006   BNEL V0, ZERO, 0x9D005264
9D00524C  24E7000C   ADDIU A3, A3, 12
9D005250  8CE20004   LW V0, 4(A3)
9D005254  0049102B   SLTU V0, V0, T1
9D005258  50402384   BEQL V0, ZERO, 0x9D00E06C
9D00525C  8CE20008   LW V0, 8(A3)
9D005680  01ED682B   SLTU T5, T7, T5
9D005684  55A00006   BNEL T5, ZERO, 0x9D0056A0
9D005688  24E7000C   ADDIU A3, A3, 12
9D00568C  8CE40004   LW A0, 4(A3)
9D005690  008F202B   SLTU A0, A0, T7
9D005694  5080224F   BEQL A0, ZERO, 0x9D00DFD4
9D005698  8CE70008   LW A3, 8(A3)
9D005964  01ED682B   SLTU T5, T7, T5
9D005968  55A00006   BNEL T5, ZERO, 0x9D005984
9D00596C  24E7000C   ADDIU A3, A3, 12
9D005970  8CE40004   LW A0, 4(A3)
9D005974  008F202B   SLTU A0, A0, T7
9D005978  50802164   BEQL A0, ZERO, 0x9D00DF0C
9D00597C  8CE70008   LW A3, 8(A3)
9D005D5C  01A2102B   SLTU V0, T5, V0
9D005D60  54400006   BNEL V0, ZERO, 0x9D005D7C
9D005D64  24E7000C   ADDIU A3, A3, 12
9D005D68  8CE20004   LW V0, 4(A3)
9D005D6C  004D102B   SLTU V0, V0, T5
9D005D70  50402030   BEQL V0, ZERO, 0x9D00DE34
9D005D74  8CE20008   LW V0, 8(A3)
9D005FCC  0098C02B   SLTU T8, A0, T8
9D005FD0  57000006   BNEL T8, ZERO, 0x9D005FEC
9D005FD4  25EF000C   ADDIU T7, T7, 12
9D005FD8  8DE60004   LW A2, 4(T7)
9D005FDC  00C4302B   SLTU A2, A2, A0
9D005FE0  50C01E65   BEQL A2, ZERO, 0x9D00D978
9D005FE4  8DEF0008   LW T7, 8(T7)
9D0063B8  01A2102B   SLTU V0, T5, V0
9D0063BC  54400006   BNEL V0, ZERO, 0x9D0063D8
9D0063C0  24E7000C   ADDIU A3, A3, 12
9D0063C4  8CE20004   LW V0, 4(A3)
9D0063C8  004D102B   SLTU V0, V0, T5
9D0063CC  50401EDB   BEQL V0, ZERO, 0x9D00DF3C
9D0063D0  8CE20008   LW V0, 8(A3)
9D006874  01ED682B   SLTU T5, T7, T5
9D006878  55A00006   BNEL T5, ZERO, 0x9D006894
9D00687C  24E7000C   ADDIU A3, A3, 12
9D006880  8CE40004   LW A0, 4(A3)
9D006884  008F202B   SLTU A0, A0, T7
9D006888  50801CD6   BEQL A0, ZERO, 0x9D00DBE4
9D00688C  8CE70008   LW A3, 8(A3)
9D006A30  01E2102B   SLTU V0, T7, V0
9D006A34  54400006   BNEL V0, ZERO, 0x9D006A50
9D006A38  24E7000C   ADDIU A3, A3, 12
9D006A3C  8CE20004   LW V0, 4(A3)
9D006A40  004F102B   SLTU V0, V0, T7
9D006A44  50401C73   BEQL V0, ZERO, 0x9D00DC14
9D006A48  8CE20008   LW V0, 8(A3)
9D006F30  01E7382B   SLTU A3, T7, A3
9D006F34  54E00006   BNEL A3, ZERO, 0x9D006F50
9D006F38  24A5000C   ADDIU A1, A1, 12
9D006F3C  8CA40004   LW A0, 4(A1)
9D006F40  008F202B   SLTU A0, A0, T7
9D006F44  50801BC7   BEQL A0, ZERO, 0x9D00DE64
9D006F48  8CA70008   LW A3, 8(A1)
9D0077A8  01E2102B   SLTU V0, T7, V0
9D0077AC  54400006   BNEL V0, ZERO, 0x9D0077C8
9D0077B0  24E7000C   ADDIU A3, A3, 12
9D0077B4  8CE20004   LW V0, 4(A3)
9D0077B8  004F102B   SLTU V0, V0, T7
9D0077BC  50401A95   BEQL V0, ZERO, 0x9D00E214
9D0077C0  8CE20008   LW V0, 8(A3)
9D007A48  01E4202B   SLTU A0, T7, A0
9D007A4C  54800006   BNEL A0, ZERO, 0x9D007A68
9D007A50  24E7000C   ADDIU A3, A3, 12
9D007A54  8CE40004   LW A0, 4(A3)
9D007A58  008F202B   SLTU A0, A0, T7
9D007A5C  508019D1   BEQL A0, ZERO, 0x9D00E1A4
9D007A60  8CE70008   LW A3, 8(A3)
9D00825C  01E2102B   SLTU V0, T7, V0
9D008260  54400006   BNEL V0, ZERO, 0x9D00827C
9D008264  24E7000C   ADDIU A3, A3, 12
9D008268  8CE20004   LW V0, 4(A3)
9D00826C  004F102B   SLTU V0, V0, T7
9D008270  50401633   BEQL V0, ZERO, 0x9D00DB40
9D008274  8CE20008   LW V0, 8(A3)
9D008448  01E7382B   SLTU A3, T7, A3
9D00844C  54E00006   BNEL A3, ZERO, 0x9D008468
9D008450  24A5000C   ADDIU A1, A1, 12
9D008454  8CA40004   LW A0, 4(A1)
9D008458  008F202B   SLTU A0, A0, T7
9D00845C  50801623   BEQL A0, ZERO, 0x9D00DCEC
9D008460  8CA70008   LW A3, 8(A1)
9D008850  01E7382B   SLTU A3, T7, A3
9D008854  54E00006   BNEL A3, ZERO, 0x9D008870
9D008858  24A5000C   ADDIU A1, A1, 12
9D00885C  8CA40004   LW A0, 4(A1)
9D008860  008F202B   SLTU A0, A0, T7
9D008864  5080161B   BEQL A0, ZERO, 0x9D00E0D4
9D008868  8CA70008   LW A3, 8(A1)
9D008A88  01E4202B   SLTU A0, T7, A0
9D008A8C  54800006   BNEL A0, ZERO, 0x9D008AA8
9D008A90  24E7000C   ADDIU A3, A3, 12
9D008A94  8CE40004   LW A0, 4(A3)
9D008A98  008F202B   SLTU A0, A0, T7
9D008A9C  508014D7   BEQL A0, ZERO, 0x9D00DDFC
9D008AA0  8CE70008   LW A3, 8(A3)
9D008DAC  01E4202B   SLTU A0, T7, A0
9D008DB0  54800006   BNEL A0, ZERO, 0x9D008DCC
9D008DB4  24E7000C   ADDIU A3, A3, 12
9D008DB8  8CE40004   LW A0, 4(A3)
9D008DBC  008F202B   SLTU A0, A0, T7
9D008DC0  50801326   BEQL A0, ZERO, 0x9D00DA5C
9D008DC4  8CE70008   LW A3, 8(A3)
9D00901C  01E4202B   SLTU A0, T7, A0
9D009020  54800006   BNEL A0, ZERO, 0x9D00903C
9D009024  24E7000C   ADDIU A3, A3, 12
9D009028  8CE40004   LW A0, 4(A3)
9D00902C  008F202B   SLTU A0, A0, T7
9D009030  508012B5   BEQL A0, ZERO, 0x9D00DB08
9D009034  8CE70008   LW A3, 8(A3)
9D009190  01ED682B   SLTU T5, T7, T5
9D009194  55A00006   BNEL T5, ZERO, 0x9D0091B0
9D009198  24E7000C   ADDIU A3, A3, 12
9D00919C  8CE40004   LW A0, 4(A3)
9D0091A0  008F202B   SLTU A0, A0, T7
9D0091A4  508013D9   BEQL A0, ZERO, 0x9D00E10C
9D0091A8  8CE70008   LW A3, 8(A3)
9D0093E8  00E4202B   SLTU A0, A3, A0
9D0093EC  54800006   BNEL A0, ZERO, 0x9D009408
9D0093F0  24A5000C   ADDIU A1, A1, 12
9D0093F4  8CA40004   LW A0, 4(A1)
9D0093F8  0087202B   SLTU A0, A0, A3
9D0093FC  5080130D   BEQL A0, ZERO, 0x9D00E034
9D009400  8CAF0008   LW T7, 8(A1)
9D009F48  0122102B   SLTU V0, T1, V0
9D009F4C  54400006   BNEL V0, ZERO, 0x9D009F68
9D009F50  24E7000C   ADDIU A3, A3, 12
9D009F54  8CE20004   LW V0, 4(A3)
9D009F58  0049102B   SLTU V0, V0, T1
9D009F5C  50400F57   BEQL V0, ZERO, 0x9D00DCBC
9D009F60  8CE20008   LW V0, 8(A3)
9D00A1B4  01E7382B   SLTU A3, T7, A3
9D00A1B8  54E00006   BNEL A3, ZERO, 0x9D00A1D4
9D00A1BC  24A5000C   ADDIU A1, A1, 12
9D00A1C0  8CA40004   LW A0, 4(A1)
9D00A1C4  008F202B   SLTU A0, A0, T7
9D00A1C8  50800EFE   BEQL A0, ZERO, 0x9D00DDC4
9D00A1CC  8CA70008   LW A3, 8(A1)
9D00A30C  0122102B   SLTU V0, T1, V0
9D00A310  54400006   BNEL V0, ZERO, 0x9D00A32C
9D00A314  24E7000C   ADDIU A3, A3, 12
9D00A318  8CE20004   LW V0, 4(A3)
9D00A31C  0049102B   SLTU V0, V0, T1
9D00A320  50400D27   BEQL V0, ZERO, 0x9D00D7C0
9D00A324  8CE20008   LW V0, 8(A3)
9D00A4AC  0098C02B   SLTU T8, A0, T8
9D00A4B0  57000006   BNEL T8, ZERO, 0x9D00A4CC
9D00A4B4  25EF000C   ADDIU T7, T7, 12
9D00A4B8  8DE60004   LW A2, 4(T7)
9D00A4BC  00C4302B   SLTU A2, A2, A0
9D00A4C0  50C00C78   BEQL A2, ZERO, 0x9D00D6A4
9D00A4C4  8DEF0008   LW T7, 8(T7)
9D00A598  008F782B   SLTU T7, A0, T7
9D00A59C  55E00006   BNEL T7, ZERO, 0x9D00A5B8
9D00A5A0  24A5000C   ADDIU A1, A1, 12
9D00A5A4  8CA60004   LW A2, 4(A1)
9D00A5A8  00C4302B   SLTU A2, A2, A0
9D00A5AC  50C00C2E   BEQL A2, ZERO, 0x9D00D668
9D00A5B0  8CAF0008   LW T7, 8(A1)
9D00A694  0098C02B   SLTU T8, A0, T8
9D00A698  57000006   BNEL T8, ZERO, 0x9D00A6B4
9D00A69C  25EF000C   ADDIU T7, T7, 12
9D00A6A0  8DE60004   LW A2, 4(T7)
9D00A6A4  00C4302B   SLTU A2, A2, A0
9D00A6A8  50C00C29   BEQL A2, ZERO, 0x9D00D750
9D00A6AC  8DEF0008   LW T7, 8(T7)
9D00A9D4  01A2102B   SLTU V0, T5, V0
9D00A9D8  54400006   BNEL V0, ZERO, 0x9D00A9F4
9D00A9DC  24E7000C   ADDIU A3, A3, 12
9D00A9E0  8CE20004   LW V0, 4(A3)
9D00A9E4  004D102B   SLTU V0, V0, T5
9D00A9E8  50400D6E   BEQL V0, ZERO, 0x9D00DFA4
9D00A9EC  8CE20008   LW V0, 8(A3)
9D00ABCC  008F782B   SLTU T7, A0, T7
9D00ABD0  55E00006   BNEL T7, ZERO, 0x9D00ABEC
9D00ABD4  24A5000C   ADDIU A1, A1, 12
9D00ABD8  8CA60004   LW A2, 4(A1)
9D00ABDC  00C4302B   SLTU A2, A2, A0
9D00ABE0  50C00B8F   BEQL A2, ZERO, 0x9D00DA20
9D00ABE4  8CAF0008   LW T7, 8(A1)
9D00B160  01E7382B   SLTU A3, T7, A3
9D00B164  54E00006   BNEL A3, ZERO, 0x9D00B180
9D00B168  24A5000C   ADDIU A1, A1, 12
9D00B16C  8CA40004   LW A0, 4(A1)
9D00B170  008F202B   SLTU A0, A0, T7
9D00B174  5080099E   BEQL A0, ZERO, 0x9D00D7F0
9D00B178  8CA70008   LW A3, 8(A1)
9D00B418  01ED682B   SLTU T5, T7, T5
9D00B41C  55A00006   BNEL T5, ZERO, 0x9D00B438
9D00B420  24E7000C   ADDIU A3, A3, 12
9D00B424  8CE40004   LW A0, 4(A3)
9D00B428  008F202B   SLTU A0, A0, T7
9D00B42C  50800A4B   BEQL A0, ZERO, 0x9D00DD5C
9D00B430  8CE70008   LW A3, 8(A3)
9D00B7A0  008F782B   SLTU T7, A0, T7
9D00B7A4  55E00006   BNEL T7, ZERO, 0x9D00B7C0
9D00B7A8  24A5000C   ADDIU A1, A1, 12
9D00B7AC  8CA60004   LW A2, 4(A1)
9D00B7B0  00C4302B   SLTU A2, A2, A0
9D00B7B4  50C00852   BEQL A2, ZERO, 0x9D00D900
9D00B7B8  8CAF0008   LW T7, 8(A1)
9D00B88C  0098C02B   SLTU T8, A0, T8
9D00B890  57000006   BNEL T8, ZERO, 0x9D00B8AC
9D00B894  25EF000C   ADDIU T7, T7, 12
9D00B898  8DE60004   LW A2, 4(T7)
9D00B89C  00C4302B   SLTU A2, A2, A0
9D00B8A0  50C00809   BEQL A2, ZERO, 0x9D00D8C8
9D00B8A4  8DEF0008   LW T7, 8(T7)
9D00BAC4  008F782B   SLTU T7, A0, T7
9D00BAC8  55E00006   BNEL T7, ZERO, 0x9D00BAE4
9D00BACC  24A5000C   ADDIU A1, A1, 12
9D00BAD0  8CA60004   LW A2, 4(A1)
9D00BAD4  00C4302B   SLTU A2, A2, A0
9D00BAD8  50C00798   BEQL A2, ZERO, 0x9D00D93C
9D00BADC  8CAF0008   LW T7, 8(A1)
9D00BF70  0098C02B   SLTU T8, A0, T8
9D00BF74  57000006   BNEL T8, ZERO, 0x9D00BF90
9D00BF78  25EF000C   ADDIU T7, T7, 12
9D00BF7C  8DE60004   LW A2, 4(T7)
9D00BF80  00C4302B   SLTU A2, A2, A0
9D00BF84  50C005E4   BEQL A2, ZERO, 0x9D00D718
9D00BF88  8DEF0008   LW T7, 8(T7)
1250:                         {
1251:                            mw->write_func(address, value);
9D00D668  00602821   ADDU A1, V1, ZERO
9D00D66C  AFA20020   SW V0, 32(SP)
9D00D670  AFA3002C   SW V1, 44(SP)
9D00D674  AFA7001C   SW A3, 28(SP)
9D00D678  AFA90024   SW T1, 36(SP)
9D00D67C  AFAA0030   SW T2, 48(SP)
9D00D680  01E0F809   JALR T7
9D00D684  AFAD0028   SW T5, 40(SP)
9D00D688  8FA20020   LW V0, 32(SP)
9D00D68C  8FA3002C   LW V1, 44(SP)
9D00D690  8FA7001C   LW A3, 28(SP)
9D00D694  8FA90024   LW T1, 36(SP)
9D00D698  8FAA0030   LW T2, 48(SP)
9D00D69C  0B402978   J .LBE5450, .LBE5449, .LBE5448
9D00D6A0  8FAD0028   LW T5, 40(SP)
9D00D6A4  AFA20020   SW V0, 32(SP)
9D00D6A8  AFA3002C   SW V1, 44(SP)
9D00D6AC  AFA7001C   SW A3, 28(SP)
9D00D6B0  AFA90024   SW T1, 36(SP)
9D00D6B4  AFAA0030   SW T2, 48(SP)
9D00D6B8  01E0F809   JALR T7
9D00D6BC  AFAD0028   SW T5, 40(SP)
9D00D6C0  8FA20020   LW V0, 32(SP)
9D00D6C4  8FA3002C   LW V1, 44(SP)
9D00D6C8  8FA7001C   LW A3, 28(SP)
9D00D6CC  8FA90024   LW T1, 36(SP)
9D00D6D0  8FAA0030   LW T2, 48(SP)
9D00D6D4  0B40293D   J .LBE5436, .LBE5435, .LBE5434
9D00D6D8  8FAD0028   LW T5, 40(SP)
9D00D6DC  00602821   ADDU A1, V1, ZERO
9D00D6E0  AFA20020   SW V0, 32(SP)
9D00D6E4  AFA3002C   SW V1, 44(SP)
9D00D6E8  AFA7001C   SW A3, 28(SP)
9D00D6EC  AFA90024   SW T1, 36(SP)
9D00D6F0  AFAA0030   SW T2, 48(SP)
9D00D6F4  01E0F809   JALR T7
9D00D6F8  AFAD0028   SW T5, 40(SP)
9D00D6FC  8FA20020   LW V0, 32(SP)
9D00D700  8FA3002C   LW V1, 44(SP)
9D00D704  8FA7001C   LW A3, 28(SP)
9D00D708  8FA90024   LW T1, 36(SP)
9D00D70C  8FAA0030   LW T2, 48(SP)
9D00D710  0B400E07   J .LBE3823, .LBE3822, .LBE3821
9D00D714  8FAD0028   LW T5, 40(SP)
9D00D718  AFA20020   SW V0, 32(SP)
9D00D71C  AFA3002C   SW V1, 44(SP)
9D00D720  AFA7001C   SW A3, 28(SP)
9D00D724  AFA90024   SW T1, 36(SP)
9D00D728  AFAA0030   SW T2, 48(SP)
9D00D72C  01E0F809   JALR T7
9D00D730  AFAD0028   SW T5, 40(SP)
9D00D734  8FA20020   LW V0, 32(SP)
9D00D738  8FA3002C   LW V1, 44(SP)
9D00D73C  8FA7001C   LW A3, 28(SP)
9D00D740  8FA90024   LW T1, 36(SP)
9D00D744  8FAA0030   LW T2, 48(SP)
9D00D748  0B402FEE   J .LBE5836, .LBE5835, .LBE5834
9D00D74C  8FAD0028   LW T5, 40(SP)
9D00D750  AFA20020   SW V0, 32(SP)
9D00D754  AFA3002C   SW V1, 44(SP)
9D00D758  AFA7001C   SW A3, 28(SP)
9D00D75C  AFA90024   SW T1, 36(SP)
9D00D760  AFAA0030   SW T2, 48(SP)
9D00D764  01E0F809   JALR T7
9D00D768  AFAD0028   SW T5, 40(SP)
9D00D76C  8FA20020   LW V0, 32(SP)
9D00D770  8FA3002C   LW V1, 44(SP)
9D00D774  8FA7001C   LW A3, 28(SP)
9D00D778  8FA90024   LW T1, 36(SP)
9D00D77C  8FAA0030   LW T2, 48(SP)
9D00D780  0B4029B7   J .LBE5464, .LBE5463, .LBE5462
9D00D784  8FAD0028   LW T5, 40(SP)
9D00D788  AFA20020   SW V0, 32(SP)
9D00D78C  AFA3002C   SW V1, 44(SP)
9D00D790  AFA7001C   SW A3, 28(SP)
9D00D794  AFA90024   SW T1, 36(SP)
9D00D798  AFAA0030   SW T2, 48(SP)
9D00D79C  01E0F809   JALR T7
9D00D7A0  AFAD0028   SW T5, 40(SP)
9D00D7A4  8FA20020   LW V0, 32(SP)
9D00D7A8  8FA3002C   LW V1, 44(SP)
9D00D7AC  8FA7001C   LW A3, 28(SP)
9D00D7B0  8FA90024   LW T1, 36(SP)
9D00D7B4  8FAA0030   LW T2, 48(SP)
9D00D7B8  0B400E44   J .LBE3840, .LBE3839, .LBE3838
9D00D7BC  8FAD0028   LW T5, 40(SP)
9D00D7C0  01202021   ADDU A0, T1, ZERO
9D00D7C4  01E02821   ADDU A1, T7, ZERO
9D00D7C8  AFA3002C   SW V1, 44(SP)
9D00D7CC  AFAA0030   SW T2, 48(SP)
9D00D7D0  AFAD0028   SW T5, 40(SP)
9D00D7D4  0040F809   JALR V0
9D00D7D8  AFAF0020   SW T7, 32(SP)
9D00D7DC  8FA3002C   LW V1, 44(SP)
9D00D7E0  8FAA0030   LW T2, 48(SP)
9D00D7E4  8FAD0028   LW T5, 40(SP)
9D00D7E8  0B4028D5   J .LBE5413, .LBE5412, .LBE5411
9D00D7EC  8FAF0020   LW T7, 32(SP)
9D00D7F0  01E02021   ADDU A0, T7, ZERO
9D00D7F4  00402821   ADDU A1, V0, ZERO
9D00D7F8  AFA20020   SW V0, 32(SP)
9D00D7FC  AFA3002C   SW V1, 44(SP)
9D00D800  AFA90024   SW T1, 36(SP)
9D00D804  AFAA0030   SW T2, 48(SP)
9D00D808  00E0F809   JALR A3
9D00D80C  AFAD0028   SW T5, 40(SP)
9D00D810  8FA20020   LW V0, 32(SP)
9D00D814  8FA3002C   LW V1, 44(SP)
9D00D818  8FA90024   LW T1, 36(SP)
9D00D81C  8FAA0030   LW T2, 48(SP)
9D00D820  0B402C6A   J .LBE5606, .LBE5605, .LBE5604
9D00D824  8FAD0028   LW T5, 40(SP)
9D00D828  01202021   ADDU A0, T1, ZERO
9D00D82C  01E02821   ADDU A1, T7, ZERO
9D00D830  AFA3002C   SW V1, 44(SP)
9D00D834  AFAA0030   SW T2, 48(SP)
9D00D838  AFAD0028   SW T5, 40(SP)
9D00D83C  0040F809   JALR V0
9D00D840  AFAF0020   SW T7, 32(SP)
9D00D844  8FA3002C   LW V1, 44(SP)
9D00D848  8FAA0030   LW T2, 48(SP)
9D00D84C  8FAD0028   LW T5, 40(SP)
9D00D850  0B400B83   J .LBE3677, .LBE3676, .LBE3675
9D00D854  8FAF0020   LW T7, 32(SP)
9D00D858  01E02021   ADDU A0, T7, ZERO
9D00D85C  00402821   ADDU A1, V0, ZERO
9D00D860  AFA20020   SW V0, 32(SP)
9D00D864  AFA3002C   SW V1, 44(SP)
9D00D868  AFA90024   SW T1, 36(SP)
9D00D86C  AFAA0030   SW T2, 48(SP)
9D00D870  00E0F809   JALR A3
9D00D874  AFAD0028   SW T5, 40(SP)
9D00D878  8FA20020   LW V0, 32(SP)
9D00D87C  8FA3002C   LW V1, 44(SP)
9D00D880  8FA90024   LW T1, 36(SP)
9D00D884  8FAA0030   LW T2, 48(SP)
9D00D888  0B4007EF   J .LBE3418, .LBE3417, .LBE3416
9D00D88C  8FAD0028   LW T5, 40(SP)
9D00D890  01E02021   ADDU A0, T7, ZERO
9D00D894  00402821   ADDU A1, V0, ZERO
9D00D898  AFA20020   SW V0, 32(SP)
9D00D89C  AFA3002C   SW V1, 44(SP)
9D00D8A0  AFA90024   SW T1, 36(SP)
9D00D8A4  AFAA0030   SW T2, 48(SP)
9D00D8A8  00E0F809   JALR A3
9D00D8AC  AFAD0028   SW T5, 40(SP)
9D00D8B0  8FA20020   LW V0, 32(SP)
9D00D8B4  8FA3002C   LW V1, 44(SP)
9D00D8B8  8FA90024   LW T1, 36(SP)
9D00D8BC  8FAA0030   LW T2, 48(SP)
9D00D8C0  0B40084A   J .LBE3444, .LBE3443, .LBE3442
9D00D8C4  8FAD0028   LW T5, 40(SP)
9D00D8C8  AFA20020   SW V0, 32(SP)
9D00D8CC  AFA3002C   SW V1, 44(SP)
9D00D8D0  AFA7001C   SW A3, 28(SP)
9D00D8D4  AFA90024   SW T1, 36(SP)
9D00D8D8  AFAA0030   SW T2, 48(SP)
9D00D8DC  01E0F809   JALR T7
9D00D8E0  AFAD0028   SW T5, 40(SP)
9D00D8E4  8FA20020   LW V0, 32(SP)
9D00D8E8  8FA3002C   LW V1, 44(SP)
9D00D8EC  8FA7001C   LW A3, 28(SP)
9D00D8F0  8FA90024   LW T1, 36(SP)
9D00D8F4  8FAA0030   LW T2, 48(SP)
9D00D8F8  0B402E35   J .LBE5714, .LBE5713, .LBE5712
9D00D8FC  8FAD0028   LW T5, 40(SP)
9D00D900  00602821   ADDU A1, V1, ZERO
9D00D904  AFA20020   SW V0, 32(SP)
9D00D908  AFA3002C   SW V1, 44(SP)
9D00D90C  AFA7001C   SW A3, 28(SP)
9D00D910  AFA90024   SW T1, 36(SP)
9D00D914  AFAA0030   SW T2, 48(SP)
9D00D918  01E0F809   JALR T7
9D00D91C  AFAD0028   SW T5, 40(SP)
9D00D920  8FA20020   LW V0, 32(SP)
9D00D924  8FA3002C   LW V1, 44(SP)
9D00D928  8FA7001C   LW A3, 28(SP)
9D00D92C  8FA90024   LW T1, 36(SP)
9D00D930  8FAA0030   LW T2, 48(SP)
9D00D934  0B402DFA   J .LBE5700, .LBE5699, .LBE5698
9D00D938  8FAD0028   LW T5, 40(SP)
9D00D93C  00602821   ADDU A1, V1, ZERO
9D00D940  AFA20020   SW V0, 32(SP)
9D00D944  AFA3002C   SW V1, 44(SP)
9D00D948  AFA7001C   SW A3, 28(SP)
9D00D94C  AFA90024   SW T1, 36(SP)
9D00D950  AFAA0030   SW T2, 48(SP)
9D00D954  01E0F809   JALR T7
9D00D958  AFAD0028   SW T5, 40(SP)
9D00D95C  8FA20020   LW V0, 32(SP)
9D00D960  8FA3002C   LW V1, 44(SP)
9D00D964  8FA7001C   LW A3, 28(SP)
9D00D968  8FA90024   LW T1, 36(SP)
9D00D96C  8FAA0030   LW T2, 48(SP)
9D00D970  0B402EC3   J .LBE5740, .LBE5739, .LBE5738
9D00D974  8FAD0028   LW T5, 40(SP)
9D00D978  AFA20020   SW V0, 32(SP)
9D00D97C  AFA3002C   SW V1, 44(SP)
9D00D980  AFA7001C   SW A3, 28(SP)
9D00D984  AFA90024   SW T1, 36(SP)
9D00D988  AFAA0030   SW T2, 48(SP)
9D00D98C  01E0F809   JALR T7
9D00D990  AFAD0028   SW T5, 40(SP)
9D00D994  8FA20020   LW V0, 32(SP)
9D00D998  8FA3002C   LW V1, 44(SP)
9D00D99C  8FA7001C   LW A3, 28(SP)
9D00D9A0  8FA90024   LW T1, 36(SP)
9D00D9A4  8FAA0030   LW T2, 48(SP)
9D00D9A8  0B401805   J .LBE4420, .LBE4419, .LBE4418
9D00D9AC  8FAD0028   LW T5, 40(SP)
9D00D9B0  01E02021   ADDU A0, T7, ZERO
9D00D9B4  00402821   ADDU A1, V0, ZERO
9D00D9B8  AFA20020   SW V0, 32(SP)
9D00D9BC  AFA3002C   SW V1, 44(SP)
9D00D9C0  AFA90024   SW T1, 36(SP)
9D00D9C4  AFAA0030   SW T2, 48(SP)
9D00D9C8  00E0F809   JALR A3
9D00D9CC  AFAD0028   SW T5, 40(SP)
9D00D9E8  AFA20020   SW V0, 32(SP)
9D00D9EC  AFA3002C   SW V1, 44(SP)
9D00D9F0  AFA7001C   SW A3, 28(SP)
9D00D9F4  AFA90024   SW T1, 36(SP)
9D00D9F8  AFAA0030   SW T2, 48(SP)
9D00D9FC  01E0F809   JALR T7
9D00DA00  AFAD0028   SW T5, 40(SP)
9D00DA04  8FA20020   LW V0, 32(SP)
9D00DA08  8FA3002C   LW V1, 44(SP)
9D00DA0C  8FA7001C   LW A3, 28(SP)
9D00DA10  8FA90024   LW T1, 36(SP)
9D00DA14  8FAA0030   LW T2, 48(SP)
9D00DA18  0B400C35   J .LBE3712, .LBE3711, .LBE3710
9D00DA1C  8FAD0028   LW T5, 40(SP)
9D00DA20  02802821   ADDU A1, S4, ZERO
9D00DA24  AFA20020   SW V0, 32(SP)
9D00DA28  AFA3002C   SW V1, 44(SP)
9D00DA2C  AFA7001C   SW A3, 28(SP)
9D00DA30  AFA90024   SW T1, 36(SP)
9D00DA34  AFAA0030   SW T2, 48(SP)
9D00DA38  01E0F809   JALR T7
9D00DA3C  AFAD0028   SW T5, 40(SP)
9D00DA40  8FA20020   LW V0, 32(SP)
9D00DA44  8FA3002C   LW V1, 44(SP)
9D00DA48  8FA7001C   LW A3, 28(SP)
9D00DA4C  8FA90024   LW T1, 36(SP)
9D00DA50  8FAA0030   LW T2, 48(SP)
9D00DA54  0B402B05   J .LBE5537, .LBE5536, .LBE5535
9D00DA58  8FAD0028   LW T5, 40(SP)
9D00DA5C  01E02021   ADDU A0, T7, ZERO
9D00DA60  00402821   ADDU A1, V0, ZERO
9D00DA64  AFA20020   SW V0, 32(SP)
9D00DA68  AFA3002C   SW V1, 44(SP)
9D00DA6C  AFA90024   SW T1, 36(SP)
9D00DA70  AFAA0030   SW T2, 48(SP)
9D00DA74  00E0F809   JALR A3
9D00DA78  AFAD0028   SW T5, 40(SP)
9D00DA7C  8FA20020   LW V0, 32(SP)
9D00DA80  8FA3002C   LW V1, 44(SP)
9D00DA84  8FA90024   LW T1, 36(SP)
9D00DA88  8FAA0030   LW T2, 48(SP)
9D00DA8C  0B40237D   J .LBE5103, .LBE5102, .LBE5101
9D00DA90  8FAD0028   LW T5, 40(SP)
9D00DA94  01E02021   ADDU A0, T7, ZERO
9D00DA98  03002821   ADDU A1, T8, ZERO
9D00DA9C  AFA3002C   SW V1, 44(SP)
9D00DAA0  AFA90024   SW T1, 36(SP)
9D00DAA4  AFAA0030   SW T2, 48(SP)
9D00DAA8  AFAD0028   SW T5, 40(SP)
9D00DAAC  0040F809   JALR V0
9D00DAB0  AFB8001C   SW T8, 28(SP)
9D00DAB4  8FA3002C   LW V1, 44(SP)
9D00DAB8  8FA90024   LW T1, 36(SP)
9D00DABC  8FAA0030   LW T2, 48(SP)
9D00DAC0  8FAD0028   LW T5, 40(SP)
9D00DAC4  0B4008A0   J .LBE3470, .LBE3469, .LBE3468
9D00DAC8  8FB8001C   LW T8, 28(SP)
9D00DACC  01402821   ADDU A1, T2, ZERO
9D00DAD0  AFA20020   SW V0, 32(SP)
9D00DAD4  AFA3002C   SW V1, 44(SP)
9D00DAD8  AFA7001C   SW A3, 28(SP)
9D00DADC  AFA90024   SW T1, 36(SP)
9D00DAE0  AFAA0030   SW T2, 48(SP)
9D00DAE4  01E0F809   JALR T7
9D00DAE8  AFAD0028   SW T5, 40(SP)
9D00DAEC  8FA20020   LW V0, 32(SP)
9D00DAF0  8FA3002C   LW V1, 44(SP)
9D00DAF4  8FA7001C   LW A3, 28(SP)
9D00DAF8  8FA90024   LW T1, 36(SP)
9D00DAFC  8FAA0030   LW T2, 48(SP)
9D00DB00  0B4006D3   J .LBE3346, .LBE3345, .LBE3344
9D00DB04  8FAD0028   LW T5, 40(SP)
9D00DB08  01E02021   ADDU A0, T7, ZERO
9D00DB0C  00402821   ADDU A1, V0, ZERO
9D00DB10  AFA20020   SW V0, 32(SP)
9D00DB14  AFA3002C   SW V1, 44(SP)
9D00DB18  AFA90024   SW T1, 36(SP)
9D00DB1C  AFAA0030   SW T2, 48(SP)
9D00DB20  00E0F809   JALR A3
9D00DB24  AFAD0028   SW T5, 40(SP)
9D00DB28  8FA20020   LW V0, 32(SP)
9D00DB2C  8FA3002C   LW V1, 44(SP)
9D00DB30  8FA90024   LW T1, 36(SP)
9D00DB34  8FAA0030   LW T2, 48(SP)
9D00DB38  0B402419   J .LBE5139, .LBE5138, .LBE5137
9D00DB3C  8FAD0028   LW T5, 40(SP)
9D00DB40  01E02021   ADDU A0, T7, ZERO
9D00DB44  03002821   ADDU A1, T8, ZERO
9D00DB48  AFA3002C   SW V1, 44(SP)
9D00DB4C  AFA90024   SW T1, 36(SP)
9D00DB50  AFAA0030   SW T2, 48(SP)
9D00DB54  AFAD0028   SW T5, 40(SP)
9D00DB58  0040F809   JALR V0
9D00DB5C  AFB8001C   SW T8, 28(SP)
9D00DB60  8FA3002C   LW V1, 44(SP)
9D00DB64  8FA90024   LW T1, 36(SP)
9D00DB68  8FAA0030   LW T2, 48(SP)
9D00DB6C  8FAD0028   LW T5, 40(SP)
9D00DB70  0B4020A9   J .LBE4921, .LBE4920, .LBE4919
9D00DB74  8FB8001C   LW T8, 28(SP)
9D00DB78  00602821   ADDU A1, V1, ZERO
9D00DB7C  AFA20020   SW V0, 32(SP)
9D00DB80  AFA3002C   SW V1, 44(SP)
9D00DB84  AFA7001C   SW A3, 28(SP)
9D00DB88  AFA90024   SW T1, 36(SP)
9D00DB8C  AFAA0030   SW T2, 48(SP)
9D00DB90  01E0F809   JALR T7
9D00DB94  AFAD0028   SW T5, 40(SP)
9D00DB98  8FA20020   LW V0, 32(SP)
9D00DB9C  8FA3002C   LW V1, 44(SP)
9D00DBA0  8FA7001C   LW A3, 28(SP)
9D00DBA4  8FA90024   LW T1, 36(SP)
9D00DBA8  8FAA0030   LW T2, 48(SP)
9D00DBAC  0B400F78   J .LBE3896, .LBE3895, .LBE3894
9D00DBB0  8FAD0028   LW T5, 40(SP)
9D00DBB4  01202021   ADDU A0, T1, ZERO
9D00DBB8  03002821   ADDU A1, T8, ZERO
9D00DBBC  AFA3002C   SW V1, 44(SP)
9D00DBC0  AFAA0030   SW T2, 48(SP)
9D00DBC4  AFAD0028   SW T5, 40(SP)
9D00DBC8  0040F809   JALR V0
9D00DBCC  AFB8001C   SW T8, 28(SP)
9D00DBD0  8FA3002C   LW V1, 44(SP)
9D00DBD4  8FAA0030   LW T2, 48(SP)
9D00DBD8  8FAD0028   LW T5, 40(SP)
9D00DBDC  0B400565   J .LBE3267, .LBE3266, .LBE3265
9D00DBE0  8FB8001C   LW T8, 28(SP)
9D00DBE4  01E02021   ADDU A0, T7, ZERO
9D00DBE8  00402821   ADDU A1, V0, ZERO
9D00DBEC  AFA20020   SW V0, 32(SP)
9D00DBF0  AFA3002C   SW V1, 44(SP)
9D00DBF4  AFA90024   SW T1, 36(SP)
9D00DBF8  00E0F809   JALR A3
9D00DBFC  AFAA0030   SW T2, 48(SP)
9D00DC00  8FA20020   LW V0, 32(SP)
9D00DC04  8FA3002C   LW V1, 44(SP)
9D00DC08  8FA90024   LW T1, 36(SP)
9D00DC0C  0B401A2F   J .LBE4540, .LBE4539, .LBE4538
9D00DC10  8FAA0030   LW T2, 48(SP)
9D00DC14  01E02021   ADDU A0, T7, ZERO
9D00DC18  03002821   ADDU A1, T8, ZERO
9D00DC1C  AFA3002C   SW V1, 44(SP)
9D00DC20  AFA90024   SW T1, 36(SP)
9D00DC24  AFAA0030   SW T2, 48(SP)
9D00DC28  AFAD0028   SW T5, 40(SP)
9D00DC2C  0040F809   JALR V0
9D00DC30  AFB8001C   SW T8, 28(SP)
9D00DC34  8FA3002C   LW V1, 44(SP)
9D00DC38  8FA90024   LW T1, 36(SP)
9D00DC3C  8FAA0030   LW T2, 48(SP)
9D00DC40  8FAD0028   LW T5, 40(SP)
9D00DC44  0B401A9E   J .LBE4574, .LBE4573, .LBE4572
9D00DC48  8FB8001C   LW T8, 28(SP)
9D00DC4C  01E02021   ADDU A0, T7, ZERO
9D00DC50  00402821   ADDU A1, V0, ZERO
9D00DC54  AFA20020   SW V0, 32(SP)
9D00DC58  AFA3002C   SW V1, 44(SP)
9D00DC5C  AFA90024   SW T1, 36(SP)
9D00DC60  AFAA0030   SW T2, 48(SP)
9D00DC64  00E0F809   JALR A3
9D00DC68  AFAD0028   SW T5, 40(SP)
9D00DC6C  8FA20020   LW V0, 32(SP)
9D00DC70  8FA3002C   LW V1, 44(SP)
9D00DC74  8FA90024   LW T1, 36(SP)
9D00DC78  8FAA0030   LW T2, 48(SP)
9D00DC7C  0B400413   J .LBE3176, .LBE3175, .LBE3174
9D00DC80  8FAD0028   LW T5, 40(SP)
9D00DC84  00E02021   ADDU A0, A3, ZERO
9D00DC88  00402821   ADDU A1, V0, ZERO
9D00DC8C  AFA20020   SW V0, 32(SP)
9D00DC90  AFA3002C   SW V1, 44(SP)
9D00DC94  AFA90024   SW T1, 36(SP)
9D00DC98  AFAA0030   SW T2, 48(SP)
9D00DC9C  01E0F809   JALR T7
9D00DCA0  AFAD0028   SW T5, 40(SP)
9D00DCA4  8FA20020   LW V0, 32(SP)
9D00DCA8  8FA3002C   LW V1, 44(SP)
9D00DCAC  8FA90024   LW T1, 36(SP)
9D00DCB0  8FAA0030   LW T2, 48(SP)
9D00DCB4  0B40144B   J .LBE4188, .LBE4187, .LBE4186
9D00DCB8  8FAD0028   LW T5, 40(SP)
9D00DCBC  01202021   ADDU A0, T1, ZERO
9D00DCC0  03002821   ADDU A1, T8, ZERO
9D00DCC4  AFA3002C   SW V1, 44(SP)
9D00DCC8  AFAA0030   SW T2, 48(SP)
9D00DCCC  AFAD0028   SW T5, 40(SP)
9D00DCD0  0040F809   JALR V0
9D00DCD4  AFB8001C   SW T8, 28(SP)
9D00DCD8  8FA3002C   LW V1, 44(SP)
9D00DCDC  8FAA0030   LW T2, 48(SP)
9D00DCE0  8FAD0028   LW T5, 40(SP)
9D00DCE4  0B4027E4   J .LBE5344, .LBE5343, .LBE5342
9D00DCE8  8FB8001C   LW T8, 28(SP)
9D00DCEC  01E02021   ADDU A0, T7, ZERO
9D00DCF0  00402821   ADDU A1, V0, ZERO
9D00DCF4  AFA20020   SW V0, 32(SP)
9D00DCF8  AFA3002C   SW V1, 44(SP)
9D00DCFC  AFA90024   SW T1, 36(SP)
9D00DD00  AFAA0030   SW T2, 48(SP)
9D00DD04  00E0F809   JALR A3
9D00DD08  AFAD0028   SW T5, 40(SP)
9D00DD0C  8FA20020   LW V0, 32(SP)
9D00DD10  8FA3002C   LW V1, 44(SP)
9D00DD14  8FA90024   LW T1, 36(SP)
9D00DD18  8FAA0030   LW T2, 48(SP)
9D00DD1C  0B402124   J .LBE4953, .LBE4952, .LBE4951
9D00DD20  8FAD0028   LW T5, 40(SP)
9D00DD24  00E02021   ADDU A0, A3, ZERO
9D00DD28  00402821   ADDU A1, V0, ZERO
9D00DD2C  AFA20020   SW V0, 32(SP)
9D00DD30  AFA3002C   SW V1, 44(SP)
9D00DD34  AFA90024   SW T1, 36(SP)
9D00DD38  AFAA0030   SW T2, 48(SP)
9D00DD3C  01E0F809   JALR T7
9D00DD40  AFAD0028   SW T5, 40(SP)
9D00DD44  8FA20020   LW V0, 32(SP)
9D00DD48  8FA3002C   LW V1, 44(SP)
9D00DD4C  8FA90024   LW T1, 36(SP)
9D00DD50  8FAA0030   LW T2, 48(SP)
9D00DD54  0B400901   J .LBE3496, .LBE3495, .LBE3494
9D00DD58  8FAD0028   LW T5, 40(SP)
9D00DD5C  01E02021   ADDU A0, T7, ZERO
9D00DD60  00402821   ADDU A1, V0, ZERO
9D00DD64  AFA20020   SW V0, 32(SP)
9D00DD68  AFA3002C   SW V1, 44(SP)
9D00DD6C  AFA90024   SW T1, 36(SP)
9D00DD70  00E0F809   JALR A3
9D00DD74  AFAA0030   SW T2, 48(SP)
9D00DD78  8FA20020   LW V0, 32(SP)
9D00DD7C  8FA3002C   LW V1, 44(SP)
9D00DD80  8FA90024   LW T1, 36(SP)
9D00DD84  0B402D18   J .LBE5646, .LBE5645, .LBE5644
9D00DD88  8FAA0030   LW T2, 48(SP)
9D00DD8C  03002021   ADDU A0, T8, ZERO
9D00DD90  00402821   ADDU A1, V0, ZERO
9D00DD94  AFA20020   SW V0, 32(SP)
9D00DD98  AFA3002C   SW V1, 44(SP)
9D00DD9C  AFA90024   SW T1, 36(SP)
9D00DDA0  AFAA0030   SW T2, 48(SP)
9D00DDA4  00E0F809   JALR A3
9D00DDA8  AFAD0028   SW T5, 40(SP)
9D00DDC4  01E02021   ADDU A0, T7, ZERO
9D00DDC8  00402821   ADDU A1, V0, ZERO
9D00DDCC  AFA20020   SW V0, 32(SP)
9D00DDD0  AFA3002C   SW V1, 44(SP)
9D00DDD4  AFA90024   SW T1, 36(SP)
9D00DDD8  AFAA0030   SW T2, 48(SP)
9D00DDDC  00E0F809   JALR A3
9D00DDE0  AFAD0028   SW T5, 40(SP)
9D00DDE4  8FA20020   LW V0, 32(SP)
9D00DDE8  8FA3002C   LW V1, 44(SP)
9D00DDEC  8FA90024   LW T1, 36(SP)
9D00DDF0  8FAA0030   LW T2, 48(SP)
9D00DDF4  0B40287F   J .LBE5387, .LBE5386, .LBE5385
9D00DDF8  8FAD0028   LW T5, 40(SP)
9D00DDFC  01E02021   ADDU A0, T7, ZERO
9D00DE00  00402821   ADDU A1, V0, ZERO
9D00DE04  AFA20020   SW V0, 32(SP)
9D00DE08  AFA3002C   SW V1, 44(SP)
9D00DE0C  AFA90024   SW T1, 36(SP)
9D00DE10  AFAA0030   SW T2, 48(SP)
9D00DE14  00E0F809   JALR A3
9D00DE18  AFAD0028   SW T5, 40(SP)
9D00DE1C  8FA20020   LW V0, 32(SP)
9D00DE20  8FA3002C   LW V1, 44(SP)
9D00DE24  8FA90024   LW T1, 36(SP)
9D00DE28  8FAA0030   LW T2, 48(SP)
9D00DE2C  0B4022B4   J .LBE5053, .LBE5052, .LBE5051
9D00DE30  8FAD0028   LW T5, 40(SP)
9D00DE34  01A02021   ADDU A0, T5, ZERO
9D00DE38  01E02821   ADDU A1, T7, ZERO
9D00DE3C  AFA3002C   SW V1, 44(SP)
9D00DE40  AFA90024   SW T1, 36(SP)
9D00DE44  AFAA0030   SW T2, 48(SP)
9D00DE48  0040F809   JALR V0
9D00DE4C  AFAF0020   SW T7, 32(SP)
9D00DE50  8FA3002C   LW V1, 44(SP)
9D00DE54  8FA90024   LW T1, 36(SP)
9D00DE58  8FAA0030   LW T2, 48(SP)
9D00DE5C  0B401769   J .LBE4385, .LBE4384, .LBE4383
9D00DE60  8FAF0020   LW T7, 32(SP)
9D00DE64  01E02021   ADDU A0, T7, ZERO
9D00DE68  00402821   ADDU A1, V0, ZERO
9D00DE6C  AFA20020   SW V0, 32(SP)
9D00DE70  AFA3002C   SW V1, 44(SP)
9D00DE74  AFA90024   SW T1, 36(SP)
9D00DE78  AFAA0030   SW T2, 48(SP)
9D00DE7C  00E0F809   JALR A3
9D00DE80  AFAD0028   SW T5, 40(SP)
9D00DE84  8FA20020   LW V0, 32(SP)
9D00DE88  8FA3002C   LW V1, 44(SP)
9D00DE8C  8FA90024   LW T1, 36(SP)
9D00DE90  8FAA0030   LW T2, 48(SP)
9D00DE94  0B401BDE   J .LBE4638, .LBE4637, .LBE4636
9D00DE98  8FAD0028   LW T5, 40(SP)
9D00DE9C  03002021   ADDU A0, T8, ZERO
9D00DEA0  00402821   ADDU A1, V0, ZERO
9D00DEA4  AFA20020   SW V0, 32(SP)
9D00DEA8  AFA3002C   SW V1, 44(SP)
9D00DEAC  AFA90024   SW T1, 36(SP)
9D00DEB0  AFAA0030   SW T2, 48(SP)
9D00DEB4  00E0F809   JALR A3
9D00DEB8  AFAD0028   SW T5, 40(SP)
9D00DED4  01E02021   ADDU A0, T7, ZERO
9D00DED8  00402821   ADDU A1, V0, ZERO
9D00DEDC  AFA20020   SW V0, 32(SP)
9D00DEE0  AFA3002C   SW V1, 44(SP)
9D00DEE4  AFA90024   SW T1, 36(SP)
9D00DEE8  AFAA0030   SW T2, 48(SP)
9D00DEEC  00E0F809   JALR A3
9D00DEF0  AFAD0028   SW T5, 40(SP)
9D00DF0C  01E02021   ADDU A0, T7, ZERO
9D00DF10  00402821   ADDU A1, V0, ZERO
9D00DF14  AFA20020   SW V0, 32(SP)
9D00DF18  AFA3002C   SW V1, 44(SP)
9D00DF1C  AFA90024   SW T1, 36(SP)
9D00DF20  00E0F809   JALR A3
9D00DF24  AFAA0030   SW T2, 48(SP)
9D00DF28  8FA20020   LW V0, 32(SP)
9D00DF2C  8FA3002C   LW V1, 44(SP)
9D00DF30  8FA90024   LW T1, 36(SP)
9D00DF34  0B40166B   J .LBE4322, .LBE4321, .LBE4320
9D00DF38  8FAA0030   LW T2, 48(SP)
9D00DF3C  01A02021   ADDU A0, T5, ZERO
9D00DF40  01E02821   ADDU A1, T7, ZERO
9D00DF44  AFA3002C   SW V1, 44(SP)
9D00DF48  AFA90024   SW T1, 36(SP)
9D00DF4C  AFAA0030   SW T2, 48(SP)
9D00DF50  0040F809   JALR V0
9D00DF54  AFAF0020   SW T7, 32(SP)
9D00DF58  8FA3002C   LW V1, 44(SP)
9D00DF5C  8FA90024   LW T1, 36(SP)
9D00DF60  8FAA0030   LW T2, 48(SP)
9D00DF64  0B401900   J .LBE4484, .LBE4483, .LBE4482
9D00DF68  8FAF0020   LW T7, 32(SP)
9D00DF6C  01E02021   ADDU A0, T7, ZERO
9D00DF70  00402821   ADDU A1, V0, ZERO
9D00DF74  AFA20020   SW V0, 32(SP)
9D00DF78  AFA3002C   SW V1, 44(SP)
9D00DF7C  AFA90024   SW T1, 36(SP)
9D00DF80  AFAA0030   SW T2, 48(SP)
9D00DF84  00E0F809   JALR A3
9D00DF88  AFAD0028   SW T5, 40(SP)
9D00DF8C  8FA20020   LW V0, 32(SP)
9D00DF90  8FA3002C   LW V1, 44(SP)
9D00DF94  8FA90024   LW T1, 36(SP)
9D00DF98  8FAA0030   LW T2, 48(SP)
9D00DF9C  0B400959   J .LBE3522, .LBE3521, .LBE3520
9D00DFA0  8FAD0028   LW T5, 40(SP)
9D00DFA4  01A02021   ADDU A0, T5, ZERO
9D00DFA8  01E02821   ADDU A1, T7, ZERO
9D00DFAC  AFA3002C   SW V1, 44(SP)
9D00DFB0  AFA90024   SW T1, 36(SP)
9D00DFB4  AFAA0030   SW T2, 48(SP)
9D00DFB8  0040F809   JALR V0
9D00DFBC  AFAF0020   SW T7, 32(SP)
9D00DFC0  8FA3002C   LW V1, 44(SP)
9D00DFC4  8FA90024   LW T1, 36(SP)
9D00DFC8  8FAA0030   LW T2, 48(SP)
9D00DFCC  0B402A87   J .LBE5510, .LBE5509, .LBE5508
9D00DFD0  8FAF0020   LW T7, 32(SP)
9D00DFD4  01E02021   ADDU A0, T7, ZERO
9D00DFD8  00402821   ADDU A1, V0, ZERO
9D00DFDC  AFA20020   SW V0, 32(SP)
9D00DFE0  AFA3002C   SW V1, 44(SP)
9D00DFE4  AFA90024   SW T1, 36(SP)
9D00DFE8  00E0F809   JALR A3
9D00DFEC  AFAA0030   SW T2, 48(SP)
9D00DFF0  8FA20020   LW V0, 32(SP)
9D00DFF4  8FA3002C   LW V1, 44(SP)
9D00DFF8  8FA90024   LW T1, 36(SP)
9D00DFFC  0B4015B2   J .LBE4270, .LBE4269, .LBE4268
9D00E000  8FAA0030   LW T2, 48(SP)
9D00E004  01A02021   ADDU A0, T5, ZERO
9D00E008  01E02821   ADDU A1, T7, ZERO
9D00E00C  AFA3002C   SW V1, 44(SP)
9D00E010  AFA90024   SW T1, 36(SP)
9D00E014  AFAA0030   SW T2, 48(SP)
9D00E018  0040F809   JALR V0
9D00E01C  AFAF0020   SW T7, 32(SP)
9D00E020  8FA3002C   LW V1, 44(SP)
9D00E024  8FA90024   LW T1, 36(SP)
9D00E028  8FAA0030   LW T2, 48(SP)
9D00E02C  0B400CFC   J .LBE3772, .LBE3771, .LBE3770
9D00E030  8FAF0020   LW T7, 32(SP)
9D00E034  00E02021   ADDU A0, A3, ZERO
9D00E038  00402821   ADDU A1, V0, ZERO
9D00E03C  AFA20020   SW V0, 32(SP)
9D00E040  AFA3002C   SW V1, 44(SP)
9D00E044  AFA90024   SW T1, 36(SP)
9D00E048  AFAA0030   SW T2, 48(SP)
9D00E04C  01E0F809   JALR T7
9D00E050  AFAD0028   SW T5, 40(SP)
9D00E054  8FA20020   LW V0, 32(SP)
9D00E058  8FA3002C   LW V1, 44(SP)
9D00E05C  8FA90024   LW T1, 36(SP)
9D00E060  8FAA0030   LW T2, 48(SP)
9D00E064  0B40250C   J .LBE5207, .LBE5206, .LBE5205
9D00E068  8FAD0028   LW T5, 40(SP)
9D00E06C  01202021   ADDU A0, T1, ZERO
9D00E070  03002821   ADDU A1, T8, ZERO
9D00E074  AFA3002C   SW V1, 44(SP)
9D00E078  AFAA0030   SW T2, 48(SP)
9D00E07C  AFAD0028   SW T5, 40(SP)
9D00E080  0040F809   JALR V0
9D00E084  AFB8001C   SW T8, 28(SP)
9D00E088  8FA3002C   LW V1, 44(SP)
9D00E08C  8FAA0030   LW T2, 48(SP)
9D00E090  8FAD0028   LW T5, 40(SP)
9D00E094  0B4014A3   J .LBE4214, .LBE4213, .LBE4212
9D00E098  8FB8001C   LW T8, 28(SP)
9D00E09C  01E02021   ADDU A0, T7, ZERO
9D00E0A0  00402821   ADDU A1, V0, ZERO
9D00E0A4  AFA20020   SW V0, 32(SP)
9D00E0A8  AFA3002C   SW V1, 44(SP)
9D00E0AC  AFA90024   SW T1, 36(SP)
9D00E0B0  AFAA0030   SW T2, 48(SP)
9D00E0B4  00E0F809   JALR A3
9D00E0B8  AFAD0028   SW T5, 40(SP)
9D00E0BC  8FA20020   LW V0, 32(SP)
9D00E0C0  8FA3002C   LW V1, 44(SP)
9D00E0C4  8FA90024   LW T1, 36(SP)
9D00E0C8  8FAA0030   LW T2, 48(SP)
9D00E0CC  0B4013F1   J .LBE4162, .LBE4161, .LBE4160
9D00E0D0  8FAD0028   LW T5, 40(SP)
9D00E0D4  01E02021   ADDU A0, T7, ZERO
9D00E0D8  00402821   ADDU A1, V0, ZERO
9D00E0DC  AFA20020   SW V0, 32(SP)
9D00E0E0  AFA3002C   SW V1, 44(SP)
9D00E0E4  AFA90024   SW T1, 36(SP)
9D00E0E8  AFAA0030   SW T2, 48(SP)
9D00E0EC  00E0F809   JALR A3
9D00E0F0  AFAD0028   SW T5, 40(SP)
9D00E10C  01E02021   ADDU A0, T7, ZERO
9D00E110  00402821   ADDU A1, V0, ZERO
9D00E114  AFA20020   SW V0, 32(SP)
9D00E118  AFA3002C   SW V1, 44(SP)
9D00E11C  AFA90024   SW T1, 36(SP)
9D00E120  00E0F809   JALR A3
9D00E124  AFAA0030   SW T2, 48(SP)
9D00E128  8FA20020   LW V0, 32(SP)
9D00E12C  8FA3002C   LW V1, 44(SP)
9D00E130  8FA90024   LW T1, 36(SP)
9D00E134  0B402476   J .LBE5171, .LBE5170, .LBE5169
9D00E138  8FAA0030   LW T2, 48(SP)
9D00E13C  01A02021   ADDU A0, T5, ZERO
9D00E140  01E02821   ADDU A1, T7, ZERO
9D00E144  AFA3002C   SW V1, 44(SP)
9D00E148  AFA90024   SW T1, 36(SP)
9D00E14C  AFAA0030   SW T2, 48(SP)
9D00E150  0040F809   JALR V0
9D00E154  AFAF0020   SW T7, 32(SP)
9D00E158  8FA3002C   LW V1, 44(SP)
9D00E15C  8FA90024   LW T1, 36(SP)
9D00E160  8FAA0030   LW T2, 48(SP)
9D00E164  0B401090   J .LBE3060, .LBE3059, .LBE3058
9D00E168  8FAF0020   LW T7, 32(SP)
9D00E16C  00E02021   ADDU A0, A3, ZERO
9D00E170  00402821   ADDU A1, V0, ZERO
9D00E174  AFA20020   SW V0, 32(SP)
9D00E178  AFA3002C   SW V1, 44(SP)
9D00E17C  AFA90024   SW T1, 36(SP)
9D00E180  AFAA0030   SW T2, 48(SP)
9D00E184  01E0F809   JALR T7
9D00E188  AFAD0028   SW T5, 40(SP)
9D00E18C  8FA20020   LW V0, 32(SP)
9D00E190  8FA3002C   LW V1, 44(SP)
9D00E194  8FA90024   LW T1, 36(SP)
9D00E198  8FAA0030   LW T2, 48(SP)
9D00E19C  0B400630   J .LBE3313, .LBE3312, .LBE3311
9D00E1A0  8FAD0028   LW T5, 40(SP)
9D00E1A4  01E02021   ADDU A0, T7, ZERO
9D00E1A8  00402821   ADDU A1, V0, ZERO
9D00E1AC  AFA20020   SW V0, 32(SP)
9D00E1B0  AFA3002C   SW V1, 44(SP)
9D00E1B4  AFA90024   SW T1, 36(SP)
9D00E1B8  AFAA0030   SW T2, 48(SP)
9D00E1BC  00E0F809   JALR A3
9D00E1C0  AFAD0028   SW T5, 40(SP)
9D00E1DC  00E02021   ADDU A0, A3, ZERO
9D00E1E0  00402821   ADDU A1, V0, ZERO
9D00E1E4  AFA20020   SW V0, 32(SP)
9D00E1E8  AFA3002C   SW V1, 44(SP)
9D00E1EC  AFA90024   SW T1, 36(SP)
9D00E1F0  AFAA0030   SW T2, 48(SP)
9D00E1F4  01E0F809   JALR T7
9D00E1F8  AFAD0028   SW T5, 40(SP)
9D00E214  01E02021   ADDU A0, T7, ZERO
9D00E218  03002821   ADDU A1, T8, ZERO
9D00E21C  AFA3002C   SW V1, 44(SP)
9D00E220  AFA90024   SW T1, 36(SP)
9D00E224  AFAA0030   SW T2, 48(SP)
9D00E228  AFAD0028   SW T5, 40(SP)
9D00E22C  0040F809   JALR V0
9D00E230  AFB8001C   SW T8, 28(SP)
9D00E234  8FA3002C   LW V1, 44(SP)
9D00E238  8FA90024   LW T1, 36(SP)
9D00E23C  8FAA0030   LW T2, 48(SP)
9D00E240  8FAD0028   LW T5, 40(SP)
9D00E244  0B401DFC   J .LBE4759, .LBE4758, .LBE4757
9D00E248  8FB8001C   LW T8, 28(SP)
9D00E24C  0B4033C3   J 0x9D00CF0C
9D00E250  8EAF0054   LW T7, 84(S5)
1252:                            return;
1253:                         }
1254:                      }
1255:                   }
1256:                
1257:                   /* write to paged memory */
1258:                   bank_writebyte(address, value);
1259:                }
1260:                
1261:                /* set the current context */
1262:                void nes6502_setcontext(nes6502_context *context)
1263:                {
1264:                   int loop;
1265:                
1266:                   ASSERT(context);
1267:                
1268:                   cpu = *context;
9D00005C  3C05A001   LUI A1, -24575
9D000060  24A2968C   ADDIU V0, A1, -26996
9D000064  00401821   ADDU V1, V0, ZERO
9D000068  24860050   ADDIU A2, A0, 80
9D00006C  8C8A0000   LW T2, 0(A0)
9D000070  8C890004   LW T1, 4(A0)
9D000074  8C880008   LW T0, 8(A0)
9D000078  8C87000C   LW A3, 12(A0)
9D00007C  24840010   ADDIU A0, A0, 16
9D000080  AC6A0000   SW T2, 0(V1)
9D000084  AC690004   SW T1, 4(V1)
9D000088  AC680008   SW T0, 8(V1)
9D00008C  AC67000C   SW A3, 12(V1)
9D000090  1486FFF6   BNE A0, A2, 0x9D00006C
9D000094  24630010   ADDIU V1, V1, 16
9D000098  8C870000   LW A3, 0(A0)
9D00009C  8C860004   LW A2, 4(A0)
9D0000A0  8C840008   LW A0, 8(A0)
9D0000A4  AC670000   SW A3, 0(V1)
9D0000A8  AC660004   SW A2, 4(V1)
9D0000AC  AC640008   SW A0, 8(V1)
1269:                
1270:                   /* set dead page for all pages not pointed at anything */
1271:                   for (loop = 0; loop < NES6502_NUMBANKS; loop++)
1272:                   {
1273:                      if (NULL == cpu.mem_page[loop])
9D0000B0  8CA3968C   LW V1, -26996(A1)
9D0000B4  54600006   BNEL V1, ZERO, 0x9D0000D0
9D0000B8  8C430004   LW V1, 4(V0)
9D0000CC  8C430004   LW V1, 4(V0)
9D0000D0  10600030   BEQ V1, ZERO, 0x9D000194
9D0000D4  3C03A001   LUI V1, -24575
9D0000D8  8C430008   LW V1, 8(V0)
9D0000DC  10600033   BEQ V1, ZERO, 0x9D0001AC
9D0000E0  3C03A001   LUI V1, -24575
9D0000E4  8C43000C   LW V1, 12(V0)
9D0000E8  10600036   BEQ V1, ZERO, 0x9D0001C4
9D0000EC  3C03A001   LUI V1, -24575
9D0000F0  8C430010   LW V1, 16(V0)
9D0000F4  10600039   BEQ V1, ZERO, 0x9D0001DC
9D0000F8  3C03A001   LUI V1, -24575
9D0000FC  8C430014   LW V1, 20(V0)
9D000100  1060003C   BEQ V1, ZERO, 0x9D0001F4
9D000104  3C03A001   LUI V1, -24575
9D000108  8C430018   LW V1, 24(V0)
9D00010C  1060003F   BEQ V1, ZERO, 0x9D00020C
9D000110  3C03A001   LUI V1, -24575
9D000114  8C43001C   LW V1, 28(V0)
9D000118  10600042   BEQ V1, ZERO, 0x9D000224
9D00011C  3C03A001   LUI V1, -24575
9D000120  8C430020   LW V1, 32(V0)
9D000124  10600045   BEQ V1, ZERO, 0x9D00023C
9D000128  3C03A001   LUI V1, -24575
9D00012C  8C430024   LW V1, 36(V0)
9D000130  10600048   BEQ V1, ZERO, 0x9D000254
9D000134  3C03A001   LUI V1, -24575
9D000138  8C430028   LW V1, 40(V0)
9D00013C  1060004B   BEQ V1, ZERO, 0x9D00026C
9D000140  3C03A001   LUI V1, -24575
9D000144  8C43002C   LW V1, 44(V0)
9D000148  1060004E   BEQ V1, ZERO, 0x9D000284
9D00014C  3C03A001   LUI V1, -24575
9D000150  8C430030   LW V1, 48(V0)
9D000154  10600051   BEQ V1, ZERO, 0x9D00029C
9D000158  3C03A001   LUI V1, -24575
9D00015C  8C430034   LW V1, 52(V0)
9D000160  10600054   BEQ V1, ZERO, 0x9D0002B4
9D000164  3C03A001   LUI V1, -24575
9D000168  8C430038   LW V1, 56(V0)
9D00016C  10600057   BEQ V1, ZERO, 0x9D0002CC
9D000170  3C03A001   LUI V1, -24575
9D000174  8C43003C   LW V1, 60(V0)
9D000178  1060005A   BEQ V1, ZERO, 0x9D0002E4
9D00017C  3C03A001   LUI V1, -24575
9D00019C  8C430008   LW V1, 8(V0)
9D0001A0  5460FFD1   BNEL V1, ZERO, 0x9D0000E8
9D0001A4  8C43000C   LW V1, 12(V0)
9D0001B4  8C43000C   LW V1, 12(V0)
9D0001B8  5460FFCE   BNEL V1, ZERO, 0x9D0000F4
9D0001BC  8C430010   LW V1, 16(V0)
9D0001CC  8C430010   LW V1, 16(V0)
9D0001D0  5460FFCB   BNEL V1, ZERO, 0x9D000100
9D0001D4  8C430014   LW V1, 20(V0)
9D0001E4  8C430014   LW V1, 20(V0)
9D0001E8  5460FFC8   BNEL V1, ZERO, 0x9D00010C
9D0001EC  8C430018   LW V1, 24(V0)
9D0001FC  8C430018   LW V1, 24(V0)
9D000200  5460FFC5   BNEL V1, ZERO, 0x9D000118
9D000204  8C43001C   LW V1, 28(V0)
9D000214  8C43001C   LW V1, 28(V0)
9D000218  5460FFC2   BNEL V1, ZERO, 0x9D000124
9D00021C  8C430020   LW V1, 32(V0)
9D00022C  8C430020   LW V1, 32(V0)
9D000230  5460FFBF   BNEL V1, ZERO, 0x9D000130
9D000234  8C430024   LW V1, 36(V0)
9D000244  8C430024   LW V1, 36(V0)
9D000248  5460FFBC   BNEL V1, ZERO, 0x9D00013C
9D00024C  8C430028   LW V1, 40(V0)
9D00025C  8C430028   LW V1, 40(V0)
9D000260  5460FFB9   BNEL V1, ZERO, 0x9D000148
9D000264  8C43002C   LW V1, 44(V0)
9D000274  8C43002C   LW V1, 44(V0)
9D000278  5460FFB6   BNEL V1, ZERO, 0x9D000154
9D00027C  8C430030   LW V1, 48(V0)
9D00028C  8C430030   LW V1, 48(V0)
9D000290  5460FFB3   BNEL V1, ZERO, 0x9D000160
9D000294  8C430034   LW V1, 52(V0)
9D0002A4  8C430034   LW V1, 52(V0)
9D0002A8  5460FFB0   BNEL V1, ZERO, 0x9D00016C
9D0002AC  8C430038   LW V1, 56(V0)
9D0002BC  8C430038   LW V1, 56(V0)
9D0002C0  5460FFAD   BNEL V1, ZERO, 0x9D000178
9D0002C4  8C43003C   LW V1, 60(V0)
9D0002D4  8C43003C   LW V1, 60(V0)
9D0002D8  5460FFAA   BNEL V1, ZERO, 0x9D000184
9D0002DC  8CA2968C   LW V0, -26996(A1)
1274:                         cpu.mem_page[loop] = null_page;
9D0000BC  3C04A001   LUI A0, -24575
9D0000C0  2484868C   ADDIU A0, A0, -31092
9D0000C4  3C03A001   LUI V1, -24575
9D0000C8  AC64968C   SW A0, -26996(V1)
9D000194  2463868C   ADDIU V1, V1, -31092
9D000198  AC430004   SW V1, 4(V0)
9D0001A8  3C03A001   LUI V1, -24575
9D0001AC  2463868C   ADDIU V1, V1, -31092
9D0001B0  AC430008   SW V1, 8(V0)
9D0001C0  3C03A001   LUI V1, -24575
9D0001C4  2463868C   ADDIU V1, V1, -31092
9D0001C8  AC43000C   SW V1, 12(V0)
9D0001D8  3C03A001   LUI V1, -24575
9D0001DC  2463868C   ADDIU V1, V1, -31092
9D0001E0  AC430010   SW V1, 16(V0)
9D0001F0  3C03A001   LUI V1, -24575
9D0001F4  2463868C   ADDIU V1, V1, -31092
9D0001F8  AC430014   SW V1, 20(V0)
9D000208  3C03A001   LUI V1, -24575
9D00020C  2463868C   ADDIU V1, V1, -31092
9D000210  AC430018   SW V1, 24(V0)
9D000220  3C03A001   LUI V1, -24575
9D000224  2463868C   ADDIU V1, V1, -31092
9D000228  AC43001C   SW V1, 28(V0)
9D000238  3C03A001   LUI V1, -24575
9D00023C  2463868C   ADDIU V1, V1, -31092
9D000240  AC430020   SW V1, 32(V0)
9D000250  3C03A001   LUI V1, -24575
9D000254  2463868C   ADDIU V1, V1, -31092
9D000258  AC430024   SW V1, 36(V0)
9D000268  3C03A001   LUI V1, -24575
9D00026C  2463868C   ADDIU V1, V1, -31092
9D000270  AC430028   SW V1, 40(V0)
9D000280  3C03A001   LUI V1, -24575
9D000284  2463868C   ADDIU V1, V1, -31092
9D000288  AC43002C   SW V1, 44(V0)
9D000298  3C03A001   LUI V1, -24575
9D00029C  2463868C   ADDIU V1, V1, -31092
9D0002A0  AC430030   SW V1, 48(V0)
9D0002B0  3C03A001   LUI V1, -24575
9D0002B4  2463868C   ADDIU V1, V1, -31092
9D0002B8  AC430034   SW V1, 52(V0)
9D0002C8  3C03A001   LUI V1, -24575
9D0002CC  2463868C   ADDIU V1, V1, -31092
9D0002D0  AC430038   SW V1, 56(V0)
9D0002E0  3C03A001   LUI V1, -24575
9D0002E4  2463868C   ADDIU V1, V1, -31092
9D0002E8  AC43003C   SW V1, 60(V0)
1275:                   }
1276:                
1277:                   ram = cpu.mem_page[0];  /* quick zero-page/RAM references */
9D000180  8CA2968C   LW V0, -26996(A1)
9D000188  AF828078   SW V0, -32648(GP)
9D0002EC  8CA2968C   LW V0, -26996(A1)
9D0002F4  AF828078   SW V0, -32648(GP)
1278:                   stack = ram + STACK_OFFSET;
9D000184  24430100   ADDIU V1, V0, 256
9D00018C  03E00008   JR RA
9D000190  AF838074   SW V1, -32652(GP)
9D0002F0  24430100   ADDIU V1, V0, 256
9D0002F8  03E00008   JR RA
9D0002FC  AF838074   SW V1, -32652(GP)
1279:                }
1280:                
1281:                /* get the current context */
1282:                void nes6502_getcontext(nes6502_context *context)
1283:                {
1284:                   int loop;
1285:                
1286:                   ASSERT(context);
1287:                
1288:                   *context = cpu;
9D000300  3C02A001   LUI V0, -24575
9D000304  2442968C   ADDIU V0, V0, -26996
9D000308  00801821   ADDU V1, A0, ZERO
9D00030C  24450050   ADDIU A1, V0, 80
9D000310  8C490000   LW T1, 0(V0)
9D000314  8C480004   LW T0, 4(V0)
9D000318  8C470008   LW A3, 8(V0)
9D00031C  8C46000C   LW A2, 12(V0)
9D000320  24420010   ADDIU V0, V0, 16
9D000324  AC690000   SW T1, 0(V1)
9D000328  AC680004   SW T0, 4(V1)
9D00032C  AC670008   SW A3, 8(V1)
9D000330  AC66000C   SW A2, 12(V1)
9D000334  1445FFF6   BNE V0, A1, 0x9D000310
9D000338  24630010   ADDIU V1, V1, 16
9D00033C  8C460000   LW A2, 0(V0)
9D000340  8C450004   LW A1, 4(V0)
9D000344  8C420008   LW V0, 8(V0)
9D000348  AC660000   SW A2, 0(V1)
9D00034C  AC650004   SW A1, 4(V1)
9D000350  AC620008   SW V0, 8(V1)
1289:                
1290:                   /* reset dead pages to null */
1291:                   for (loop = 0; loop < NES6502_NUMBANKS; loop++)
1292:                   {
1293:                      if (null_page == context->mem_page[loop])
9D000354  8C830000   LW V1, 0(A0)
9D000358  3C02A001   LUI V0, -24575
9D00035C  2442868C   ADDIU V0, V0, -31092
9D000360  50620001   BEQL V1, V0, 0x9D000368
9D000364  AC800000   SW ZERO, 0(A0)
9D000368  8C830004   LW V1, 4(A0)
9D00036C  50620001   BEQL V1, V0, 0x9D000374
9D000370  AC800004   SW ZERO, 4(A0)
9D000374  8C830008   LW V1, 8(A0)
9D000378  50620001   BEQL V1, V0, 0x9D000380
9D00037C  AC800008   SW ZERO, 8(A0)
9D000380  8C83000C   LW V1, 12(A0)
9D000384  50620001   BEQL V1, V0, 0x9D00038C
9D000388  AC80000C   SW ZERO, 12(A0)
9D00038C  8C830010   LW V1, 16(A0)
9D000390  50620001   BEQL V1, V0, 0x9D000398
9D000394  AC800010   SW ZERO, 16(A0)
9D000398  8C830014   LW V1, 20(A0)
9D00039C  50620001   BEQL V1, V0, 0x9D0003A4
9D0003A0  AC800014   SW ZERO, 20(A0)
9D0003A4  8C830018   LW V1, 24(A0)
9D0003A8  50620001   BEQL V1, V0, 0x9D0003B0
9D0003AC  AC800018   SW ZERO, 24(A0)
9D0003B0  8C83001C   LW V1, 28(A0)
9D0003B4  50620001   BEQL V1, V0, 0x9D0003BC
9D0003B8  AC80001C   SW ZERO, 28(A0)
9D0003BC  8C830020   LW V1, 32(A0)
9D0003C0  50620001   BEQL V1, V0, 0x9D0003C8
9D0003C4  AC800020   SW ZERO, 32(A0)
9D0003C8  8C830024   LW V1, 36(A0)
9D0003CC  50620001   BEQL V1, V0, 0x9D0003D4
9D0003D0  AC800024   SW ZERO, 36(A0)
9D0003D4  8C830028   LW V1, 40(A0)
9D0003D8  50620001   BEQL V1, V0, 0x9D0003E0
9D0003DC  AC800028   SW ZERO, 40(A0)
9D0003E0  8C83002C   LW V1, 44(A0)
9D0003E4  50620001   BEQL V1, V0, 0x9D0003EC
9D0003E8  AC80002C   SW ZERO, 44(A0)
9D0003EC  8C830030   LW V1, 48(A0)
9D0003F0  50620001   BEQL V1, V0, 0x9D0003F8
9D0003F4  AC800030   SW ZERO, 48(A0)
9D0003F8  8C830034   LW V1, 52(A0)
9D0003FC  50620001   BEQL V1, V0, 0x9D000404
9D000400  AC800034   SW ZERO, 52(A0)
9D000404  8C830038   LW V1, 56(A0)
9D000408  50620001   BEQL V1, V0, 0x9D000410
9D00040C  AC800038   SW ZERO, 56(A0)
9D000410  8C83003C   LW V1, 60(A0)
9D000414  10620003   BEQ V1, V0, 0x9D000424
9D000418  00000000   NOP
9D00041C  03E00008   JR RA
9D000420  00000000   NOP
1294:                         context->mem_page[loop] = NULL;
9D000424  03E00008   JR RA
9D000428  AC80003C   SW ZERO, 60(A0)
1295:                   }
1296:                }
1297:                
1298:                /* DMA a byte of data from ROM */
1299:                uint8 nes6502_getbyte(uint32 address)
1300:                {
1301:                   return bank_readbyte(address);
1302:                }
9D00044C  03E00008   JR RA
9D000450  90820000   LBU V0, 0(A0)
1303:                
1304:                /* get number of elapsed cycles */
1305:                uint32 nes6502_getcycles(bool reset_flag)
1306:                {
1307:                   uint32 cycles = cpu.total_cycles;
9D000454  3C03A001   LUI V1, -24575
9D000458  2463968C   ADDIU V1, V1, -26996
1308:                
1309:                   if (reset_flag)
9D00045C  10800002   BEQ A0, ZERO, 0x9D000468
9D000460  8C620054   LW V0, 84(V1)
1310:                      cpu.total_cycles = 0;
9D000464  AC600054   SW ZERO, 84(V1)
1311:                
1312:                   return cycles;
1313:                }
9D000468  03E00008   JR RA
9D00046C  00000000   NOP
1314:                
1315:                #define  GET_GLOBAL_REGS() \
1316:                { \
1317:                   PC = cpu.pc_reg; \
1318:                   A = cpu.a_reg; \
1319:                   X = cpu.x_reg; \
1320:                   Y = cpu.y_reg; \
1321:                   SCATTER_FLAGS(cpu.p_reg); \
1322:                   S = cpu.s_reg; \
1323:                }
1324:                
1325:                #define  STORE_LOCAL_REGS() \
1326:                { \
1327:                   cpu.pc_reg = PC; \
1328:                   cpu.a_reg = A; \
1329:                   cpu.x_reg = X; \
1330:                   cpu.y_reg = Y; \
1331:                   cpu.p_reg = COMBINE_FLAGS(); \
1332:                   cpu.s_reg = S; \
1333:                }
1334:                
1335:                #define  MIN(a,b)    (((a) < (b)) ? (a) : (b))
1336:                
1337:                #ifdef NES6502_JUMPTABLE
1338:                
1339:                #define  OPCODE_BEGIN(xx)  op##xx:
1340:                #ifdef NES6502_DISASM
1341:                
1342:                #define  OPCODE_END \
1343:                   if (remaining_cycles <= 0) \
1344:                      goto end_execute; \
1345:                   log_printf(nes6502_disasm(PC, COMBINE_FLAGS(), A, X, Y, S)); \
1346:                   goto *opcode_table[bank_readbyte(PC++)];
1347:                
1348:                #else /* !NES6520_DISASM */
1349:                
1350:                #define  OPCODE_END \
1351:                   if (remaining_cycles <= 0) \
1352:                      goto end_execute; \
1353:                   goto *opcode_table[bank_readbyte(PC++)];
1354:                
1355:                #endif /* !NES6502_DISASM */
1356:                
1357:                #else /* !NES6502_JUMPTABLE */
1358:                #define  OPCODE_BEGIN(xx)  case 0x##xx:
1359:                #define  OPCODE_END        break;
1360:                #endif /* !NES6502_JUMPTABLE */
1361:                
1362:                
1363:                /* Execute instructions until count expires
1364:                **
1365:                ** Returns the number of cycles *actually* executed, which will be
1366:                ** anywhere from zero to timeslice_cycles + 6
1367:                */
1368:                int nes6502_execute(int timeslice_cycles)
1369:                {
9D000470  27BDFFA0   ADDIU SP, SP, -96
9D000474  AFBF005C   SW RA, 92(SP)
9D000478  AFBE0058   SW FP, 88(SP)
9D00047C  AFB70054   SW S7, 84(SP)
9D000480  AFB60050   SW S6, 80(SP)
9D000484  AFB5004C   SW S5, 76(SP)
9D000488  AFB40048   SW S4, 72(SP)
9D00048C  AFB30044   SW S3, 68(SP)
9D000490  AFB20040   SW S2, 64(SP)
9D000494  AFB1003C   SW S1, 60(SP)
9D000498  AFB00038   SW S0, 56(SP)
1370:                   int old_cycles = cpu.total_cycles;
9D00049C  3C10A001   LUI S0, -24575
9D0004A0  2610968C   ADDIU S0, S0, -26996
9D0004C8  8E060054   LW A2, 84(S0)
9D0004CC  AFA60010   SW A2, 16(SP)
1371:                
1372:                   uint32 temp, addr; /* for macros */
1373:                   uint8 btemp, baddr; /* for macros */
1374:                   uint8 data;
1375:                
1376:                   /* flags */
1377:                   uint8 n_flag, v_flag, b_flag;
1378:                   uint8 d_flag, i_flag, z_flag, c_flag;
1379:                
1380:                   /* local copies of regs */
1381:                   uint32 PC;
1382:                   uint8 A, X, Y, S;
1383:                
1384:                #ifdef NES6502_JUMPTABLE
1385:                   
1386:                   static const void *opcode_table[256] =
1387:                   {
1388:                      &&op00, &&op01, &&op02, &&op03, &&op04, &&op05, &&op06, &&op07,
1389:                      &&op08, &&op09, &&op0A, &&op0B, &&op0C, &&op0D, &&op0E, &&op0F,
1390:                      &&op10, &&op11, &&op12, &&op13, &&op14, &&op15, &&op16, &&op17,
1391:                      &&op18, &&op19, &&op1A, &&op1B, &&op1C, &&op1D, &&op1E, &&op1F,
1392:                      &&op20, &&op21, &&op22, &&op23, &&op24, &&op25, &&op26, &&op27,
1393:                      &&op28, &&op29, &&op2A, &&op2B, &&op2C, &&op2D, &&op2E, &&op2F,
1394:                      &&op30, &&op31, &&op32, &&op33, &&op34, &&op35, &&op36, &&op37,
1395:                      &&op38, &&op39, &&op3A, &&op3B, &&op3C, &&op3D, &&op3E, &&op3F,
1396:                      &&op40, &&op41, &&op42, &&op43, &&op44, &&op45, &&op46, &&op47,
1397:                      &&op48, &&op49, &&op4A, &&op4B, &&op4C, &&op4D, &&op4E, &&op4F,
1398:                      &&op50, &&op51, &&op52, &&op53, &&op54, &&op55, &&op56, &&op57,
1399:                      &&op58, &&op59, &&op5A, &&op5B, &&op5C, &&op5D, &&op5E, &&op5F,
1400:                      &&op60, &&op61, &&op62, &&op63, &&op64, &&op65, &&op66, &&op67,
1401:                      &&op68, &&op69, &&op6A, &&op6B, &&op6C, &&op6D, &&op6E, &&op6F,
1402:                      &&op70, &&op71, &&op72, &&op73, &&op74, &&op75, &&op76, &&op77,
1403:                      &&op78, &&op79, &&op7A, &&op7B, &&op7C, &&op7D, &&op7E, &&op7F,
1404:                      &&op80, &&op81, &&op82, &&op83, &&op84, &&op85, &&op86, &&op87,
1405:                      &&op88, &&op89, &&op8A, &&op8B, &&op8C, &&op8D, &&op8E, &&op8F,
1406:                      &&op90, &&op91, &&op92, &&op93, &&op94, &&op95, &&op96, &&op97,
1407:                      &&op98, &&op99, &&op9A, &&op9B, &&op9C, &&op9D, &&op9E, &&op9F,
1408:                      &&opA0, &&opA1, &&opA2, &&opA3, &&opA4, &&opA5, &&opA6, &&opA7,
1409:                      &&opA8, &&opA9, &&opAA, &&opAB, &&opAC, &&opAD, &&opAE, &&opAF,
1410:                      &&opB0, &&opB1, &&opB2, &&opB3, &&opB4, &&opB5, &&opB6, &&opB7,
1411:                      &&opB8, &&opB9, &&opBA, &&opBB, &&opBC, &&opBD, &&opBE, &&opBF,
1412:                      &&opC0, &&opC1, &&opC2, &&opC3, &&opC4, &&opC5, &&opC6, &&opC7,
1413:                      &&opC8, &&opC9, &&opCA, &&opCB, &&opCC, &&opCD, &&opCE, &&opCF,
1414:                      &&opD0, &&opD1, &&opD2, &&opD3, &&opD4, &&opD5, &&opD6, &&opD7,
1415:                      &&opD8, &&opD9, &&opDA, &&opDB, &&opDC, &&opDD, &&opDE, &&opDF,
1416:                      &&opE0, &&opE1, &&opE2, &&opE3, &&opE4, &&opE5, &&opE6, &&opE7,
1417:                      &&opE8, &&opE9, &&opEA, &&opEB, &&opEC, &&opED, &&opEE, &&opEF,
1418:                      &&opF0, &&opF1, &&opF2, &&opF3, &&opF4, &&opF5, &&opF6, &&opF7,
1419:                      &&opF8, &&opF9, &&opFA, &&opFB, &&opFC, &&opFD, &&opFE, &&opFF
1420:                   };
1421:                
1422:                #endif /* NES6502_JUMPTABLE */
1423:                
1424:                   remaining_cycles = timeslice_cycles;
9D0004D0  AF84807C   SW A0, -32644(GP)
1425:                
1426:                   GET_GLOBAL_REGS();
9D0004A4  9209004D   LBU T1, 77(S0)
9D0004AC  2403FF80   ADDIU V1, ZERO, -128
9D0004B0  01231024   AND V0, T1, V1
9D0004B4  312D0040   ANDI T5, T1, 64
9D0004B8  31370010   ANDI S7, T1, 16
9D0004BC  31360008   ANDI S6, T1, 8
9D0004C0  312E0004   ANDI T6, T1, 4
9D0004C4  39270002   XORI A3, T1, 2
9D0004D4  8E130048   LW S3, 72(S0)
9D0004D8  9203004C   LBU V1, 76(S0)
9D0004DC  920A004E   LBU T2, 78(S0)
9D0004E0  9214004F   LBU S4, 79(S0)
9D0004E4  304200FF   ANDI V0, V0, 255
9D0004E8  31AD00FF   ANDI T5, T5, 255
9D0004EC  32F700FF   ANDI S7, S7, 255
9D0004F0  AFB70018   SW S7, 24(SP)
9D0004F4  32D600FF   ANDI S6, S6, 255
9D0004F8  AFB60014   SW S6, 20(SP)
9D0004FC  31DE00FF   ANDI FP, T6, 255
9D000500  7CE70040   EXT A3, A3, 1, 1
9D000504  31290001   ANDI T1, T1, 1
9D000508  92160050   LBU S6, 80(S0)
1427:                
1428:                   /* check for DMA cycle burning */
1429:                   if (cpu.burn_cycles && remaining_cycles > 0)
9D0004A8  8E050058   LW A1, 88(S0)
9D00050C  10A0000C   BEQ A1, ZERO, .LBE3050
9D000510  00C07821   ADDU T7, A2, ZERO
9D000514  188000D5   BLEZ A0, 0x9D00086C
9D000518  00A4302A   SLT A2, A1, A0
1430:                   {
1431:                      int burn_for;
1432:                      
1433:                      burn_for = MIN(remaining_cycles, cpu.burn_cycles);
9D00051C  00A04021   ADDU T0, A1, ZERO
9D000520  0086400A   MOVZ T0, A0, A2
1434:                      ADD_CYCLES(burn_for);
9D000524  00882023   SUBU A0, A0, T0
9D000528  8FAB0010   LW T3, 16(SP)
9D00052C  01687821   ADDU T7, T3, T0
9D000534  AF84807C   SW A0, -32644(GP)
9D000538  AE0F0054   SW T7, 84(S0)
1435:                      cpu.burn_cycles -= burn_for;
9D000530  00A82823   SUBU A1, A1, T0
9D00053C  AE050058   SW A1, 88(S0)
1436:                   }
1437:                
1438:                   if (0 == i_flag && cpu.int_pending && remaining_cycles > 0)
9D000540  17C00004   BNE FP, ZERO, 0x9D000554
9D000544  00000000   NOP
9D000548  92050052   LBU A1, 82(S0)
9D00054C  14A00046   BNE A1, ZERO, 0x9D000668
9D000550  00000000   NOP
9D000668  18800082   BLEZ A0, 0x9D000874
9D00066C  24080040   ADDIU T0, ZERO, 64
1439:                   {
1440:                      cpu.int_pending = 0;
9D0006F4  A2000052   SB ZERO, 82(S0)
1441:                      IRQ_PROC();
9D000670  240EFF80   ADDIU T6, ZERO, -128
9D000674  004EC024   AND T8, V0, T6
9D000678  7C18C420   SEB T8, T8
9D00067C  352E0020   ORI T6, T1, 32
9D000680  8F858074   LW A1, -32652(GP)
9D000684  000D400A   MOVZ T0, ZERO, T5
9D000688  24060008   ADDIU A2, ZERO, 8
9D00068C  030E7025   OR T6, T8, T6
9D000690  26D5FFFE   ADDIU S5, S6, -2
9D000694  26D8FFFF   ADDIU T8, S6, -1
9D000698  8FAB0014   LW T3, 20(SP)
9D00069C  000B300A   MOVZ A2, ZERO, T3
9D0006A0  010E4025   OR T0, T0, T6
9D0006A8  32B500FF   ANDI S5, S5, 255
9D0006AC  331800FF   ANDI T8, T8, 255
9D0006B0  24120002   ADDIU S2, ZERO, 2
9D0006B4  0007900B   MOVN S2, ZERO, A3
9D0006B8  00C83025   OR A2, A2, T0
9D0006BC  00B6C821   ADDU T9, A1, S6
9D0006C0  00138A02   SRL S1, S3, 8
9D0006C4  00B8C021   ADDU T8, A1, T8
9D0006C8  00B52821   ADDU A1, A1, S5
9D0006CC  02463025   OR A2, S2, A2
9D0006D0  A3310000   SB S1, 0(T9)
9D0006D4  A3130000   SB S3, 0(T8)
9D0006D8  A0A60000   SB A2, 0(A1)
9D0006EC  26CCFFFD   ADDIU T4, S6, -3
9D0006F8  319600FF   ANDI S6, T4, 255
9D000708  241E0001   ADDIU FP, ZERO, 1
1442:                      ADD_CYCLES(INT_CYCLES);
9D0006E4  2484FFF9   ADDIU A0, A0, -7
9D0006E8  25EF0007   ADDIU T7, T7, 7
9D000700  AF84807C   SW A0, -32644(GP)
9D000704  AE0F0054   SW T7, 84(S0)
1443:                   }
1444:                
1445:                #ifdef NES6502_JUMPTABLE
1446:                   /* fetch first instruction */
1447:                   OPCODE_END
9D000554  58800070   BLEZL A0, 0x9D000718
9D000558  7C023004   INS V0, ZERO, 0, 7
9D000574  90840000   LBU A0, 0(A0)
9D000578  3C089D03   LUI T0, -25341
9D00057C  2517ED4C   ADDIU S7, T0, -4788
9D000580  26720001   ADDIU S2, S3, 1
9D000584  00042080   SLL A0, A0, 2
9D000588  02E42021   ADDU A0, S7, A0
9D00058C  8C840000   LW A0, 0(A0)
9D00070C  1C80FF93   BGTZ A0, .LBB3051
9D000710  AFA00018   SW ZERO, 24(SP)
9D000714  7C023004   INS V0, ZERO, 0, 7
9D000718  35290020   ORI T1, T1, 32
9D00071C  7C022420   SEB A0, V0
9D000720  7C094C20   SEB T1, T1
9D000724  8FAB0018   LW T3, 24(SP)
9D000728  0B400176   J .L116
9D00072C  8FAE0014   LW T6, 20(SP)
1448:                
1449:                #else /* !NES6502_JUMPTABLE */
1450:                
1451:                   /* Continue until we run out of cycles */
1452:                   while (remaining_cycles > 0)
1453:                   {
1454:                #ifdef NES6502_DISASM
1455:                      log_printf(nes6502_disasm(PC, COMBINE_FLAGS(), A, X, Y, S));
1456:                #endif /* NES6502_DISASM */
1457:                
1458:                      /* Fetch and execute instruction */
1459:                      switch (bank_readbyte(PC++))
1460:                      {
1461:                #endif /* !NES6502_JUMPTABLE */
1462:                
1463:                      OPCODE_BEGIN(00)  /* BRK */
1464:                         BRK();
9D0060F0  7C093420   SEB A2, T1
9D0060F4  240EFF80   ADDIU T6, ZERO, -128
9D0060F8  004E2024   AND A0, V0, T6
9D0060FC  7C042420   SEB A0, A0
9D006100  24180040   ADDIU T8, ZERO, 64
9D006104  34D30030   ORI S3, A2, 48
9D006108  000DC00A   MOVZ T8, ZERO, T5
9D00610C  240F0008   ADDIU T7, ZERO, 8
9D006110  00939825   OR S3, A0, S3
9D006114  8F8B8074   LW T3, -32652(GP)
9D006118  8FA80014   LW T0, 20(SP)
9D00611C  0008780A   MOVZ T7, ZERO, T0
9D006120  24050004   ADDIU A1, ZERO, 4
9D006124  03139825   OR S3, T8, S3
9D006128  26D9FFFE   ADDIU T9, S6, -2
9D00612C  26D8FFFF   ADDIU T8, S6, -1
9D006130  001E280A   MOVZ A1, ZERO, FP
9D006134  01F37825   OR T7, T7, S3
9D006138  26520001   ADDIU S2, S2, 1
9D006140  333900FF   ANDI T9, T9, 255
9D006144  331800FF   ANDI T8, T8, 255
9D006148  240E0002   ADDIU T6, ZERO, 2
9D00614C  0007700B   MOVN T6, ZERO, A3
9D006150  00AF2825   OR A1, A1, T7
9D006154  01769821   ADDU S3, T3, S6
9D006158  00127A02   SRL T7, S2, 8
9D00615C  0178C021   ADDU T8, T3, T8
9D006160  0179C821   ADDU T9, T3, T9
9D006164  01C52825   OR A1, T6, A1
9D006168  A26F0000   SB T7, 0(S3)
9D00616C  A3120000   SB S2, 0(T8)
9D006170  A3250000   SB A1, 0(T9)
9D006174  8E0F0054   LW T7, 84(S0)
9D006180  26CCFFFD   ADDIU T4, S6, -3
9D006188  8F85807C   LW A1, -32644(GP)
9D00618C  24A5FFF9   ADDIU A1, A1, -7
9D006190  25EF0007   ADDIU T7, T7, 7
9D006194  319600FF   ANDI S6, T4, 255
9D00619C  AF85807C   SW A1, -32644(GP)
9D0061C8  241E0001   ADDIU FP, ZERO, 1
9D0061CC  240E0001   ADDIU T6, ZERO, 1
9D0061DC  00800008   JR A0
9D0061E0  AFAE0018   SW T6, 24(SP)
9D010C88  241E0001   ADDIU FP, ZERO, 1
9D010C8C  240B0001   ADDIU T3, ZERO, 1
9D010C90  AFAB0018   SW T3, 24(SP)
9D010C94  0B400176   J .L116
9D010C98  8FAE0014   LW T6, 20(SP)
9D010C9C  2405FF80   ADDIU A1, ZERO, -128
9D010CA0  00452024   AND A0, V0, A1
9D010CA4  35290020   ORI T1, T1, 32
9D010CA8  7C042420   SEB A0, A0
9D010CAC  7C094C20   SEB T1, T1
1465:                         OPCODE_END
9D0061A0  18A02AB8   BLEZ A1, 0x9D010C84
9D0061A4  AE0F0054   SW T7, 84(S0)
9D0061BC  26720001   ADDIU S2, S3, 1
9D0061C4  90840000   LBU A0, 0(A0)
9D0061D0  00042080   SLL A0, A0, 2
9D0061D4  02E42021   ADDU A0, S7, A0
9D0061D8  8C840000   LW A0, 0(A0)
1466:                
1467:                      OPCODE_BEGIN(01)  /* ORA ($nn,X) */
1468:                         ORA(6, INDIR_X_BYTE);
9D006200  90420000   LBU V0, 0(V0)
9D006204  01421021   ADDU V0, T2, V0
9D006294  8E0F0054   LW T7, 84(S0)
9D006298  00431025   OR V0, V0, V1
9D00629C  8F84807C   LW A0, -32644(GP)
9D0062A0  2484FFFA   ADDIU A0, A0, -6
9D0062A4  25EF0006   ADDIU T7, T7, 6
9D0062A8  304200FF   ANDI V0, V0, 255
9D0062AC  AF84807C   SW A0, -32644(GP)
9D0062CC  00401821   ADDU V1, V0, ZERO
9D0062E8  00800008   JR A0
9D0062EC  00403821   ADDU A3, V0, ZERO
9D010184  00401821   ADDU V1, V0, ZERO
9D010188  7C042420   SEB A0, A0
9D01018C  7C094C20   SEB T1, T1
9D010190  00403821   ADDU A3, V0, ZERO
9D010194  8FAB0018   LW T3, 24(SP)
9D010198  0B400176   J .L116
9D01019C  8FAE0014   LW T6, 20(SP)
9D0101A0  2408FF80   ADDIU T0, ZERO, -128
9D0101A4  00482024   AND A0, V0, T0
9D0101A8  35290020   ORI T1, T1, 32
1469:                         OPCODE_END
9D0062B0  188027B1   BLEZ A0, 0x9D010178
9D0062B4  AE0F0054   SW T7, 84(S0)
9D0062D4  90840000   LBU A0, 0(A0)
9D0062D8  26520002   ADDIU S2, S2, 2
9D0062DC  00042080   SLL A0, A0, 2
9D0062E0  02E42021   ADDU A0, S7, A0
9D0062E4  8C840000   LW A0, 0(A0)
1470:                
1471:                      OPCODE_BEGIN(02)  /* JAM */
1472:                      OPCODE_BEGIN(12)  /* JAM */
1473:                      OPCODE_BEGIN(22)  /* JAM */
1474:                      OPCODE_BEGIN(32)  /* JAM */
1475:                      OPCODE_BEGIN(42)  /* JAM */
1476:                      OPCODE_BEGIN(52)  /* JAM */
1477:                      OPCODE_BEGIN(62)  /* JAM */
1478:                      OPCODE_BEGIN(72)  /* JAM */
1479:                      OPCODE_BEGIN(92)  /* JAM */
1480:                      OPCODE_BEGIN(B2)  /* JAM */
1481:                      OPCODE_BEGIN(D2)  /* JAM */
1482:                      OPCODE_BEGIN(F2)  /* JAM */
1483:                         JAM();
9D0005A0  8E0F0054   LW T7, 84(S0)
9D0005A4  7C023004   INS V0, ZERO, 0, 7
9D0005A8  25EF0002   ADDIU T7, T7, 2
9D0005AC  35290020   ORI T1, T1, 32
9D0005B0  2653FFFF   ADDIU S3, S2, -1
9D0005B4  24040001   ADDIU A0, ZERO, 1
9D0005B8  A2040051   SB A0, 81(S0)
9D0005BC  A2000052   SB ZERO, 82(S0)
9D0005C0  AE0F0054   SW T7, 84(S0)
9D004B3C  0B400169   J 0x9D0005A4
9D004B40  8E0F0054   LW T7, 84(S0)
9D006938  0B400169   J 0x9D0005A4
9D00693C  8E0F0054   LW T7, 84(S0)
9D006940  0B400169   J 0x9D0005A4
9D006944  8E0F0054   LW T7, 84(S0)
9D006948  0B400169   J 0x9D0005A4
9D00694C  8E0F0054   LW T7, 84(S0)
9D006950  0B400169   J 0x9D0005A4
9D006954  8E0F0054   LW T7, 84(S0)
9D006958  0B400169   J 0x9D0005A4
9D00695C  8E0F0054   LW T7, 84(S0)
9D006960  0B400169   J 0x9D0005A4
9D006964  8E0F0054   LW T7, 84(S0)
9D006D78  0B400169   J 0x9D0005A4
9D006D7C  8E0F0054   LW T7, 84(S0)
9D007248  0B400169   J 0x9D0005A4
9D00724C  8E0F0054   LW T7, 84(S0)
9D007250  0B400169   J 0x9D0005A4
9D007254  8E0F0054   LW T7, 84(S0)
1484:                         /* kill the CPU */
1485:                         remaining_cycles = 0;
9D0005C4  AF80807C   SW ZERO, -32644(GP)
9D0005C8  7C022420   SEB A0, V0
9D0005CC  7C094C20   SEB T1, T1
9D0005D0  8FAB0018   LW T3, 24(SP)
9D0005D4  8FAE0014   LW T6, 20(SP)
1486:                         OPCODE_END
1487:                
1488:                      OPCODE_BEGIN(03)  /* SLO ($nn,X) */
1489:                         SLO(8, INDIR_X, mem_writebyte, addr);
9D006984  90420000   LBU V0, 0(V0)
9D006988  01421021   ADDU V0, T2, V0
9D006A1C  0002C040   SLL T8, V0, 1
9D006A20  7C4939C0   EXT T1, V0, 7, 8
9D006A78  8E0F0054   LW T7, 84(S0)
9D006A7C  03031025   OR V0, T8, V1
9D006A80  8F84807C   LW A0, -32644(GP)
9D006A84  2484FFF8   ADDIU A0, A0, -8
9D006A88  25EF0008   ADDIU T7, T7, 8
9D006A8C  304200FF   ANDI V0, V0, 255
9D006A90  AF84807C   SW A0, -32644(GP)
9D006AB0  00401821   ADDU V1, V0, ZERO
9D006ACC  00800008   JR A0
9D006AD0  00403821   ADDU A3, V0, ZERO
9D00C9C8  0009C040   SLL T8, T1, 1
9D00C9CC  331800FF   ANDI T8, T8, 255
9D00C9D0  000949C2   SRL T1, T1, 7
9D00F44C  00401821   ADDU V1, V0, ZERO
9D00F450  7C042420   SEB A0, A0
9D00F454  7C094C20   SEB T1, T1
9D00F458  00403821   ADDU A3, V0, ZERO
9D00F45C  8FAB0018   LW T3, 24(SP)
9D00F460  0B400176   J .L116
9D00F464  8FAE0014   LW T6, 20(SP)
9D00F468  2403FF80   ADDIU V1, ZERO, -128
9D00F46C  00432024   AND A0, V0, V1
9D00F470  35290020   ORI T1, T1, 32
1490:                         OPCODE_END
9D006A94  1880226A   BLEZ A0, 0x9D00F440
9D006A98  AE0F0054   SW T7, 84(S0)
9D006AB8  90840000   LBU A0, 0(A0)
9D006ABC  26520002   ADDIU S2, S2, 2
9D006AC0  00042080   SLL A0, A0, 2
9D006AC4  02E42021   ADDU A0, S7, A0
9D006AC8  8C840000   LW A0, 0(A0)
1491:                
1492:                      OPCODE_BEGIN(04)  /* NOP $nn */
1493:                      OPCODE_BEGIN(44)  /* NOP $nn */
1494:                      OPCODE_BEGIN(64)  /* NOP $nn */
1495:                         DOP(3);
9D000890  8E0F0054   LW T7, 84(S0)
9D000894  26530001   ADDIU S3, S2, 1
9D000898  8F84807C   LW A0, -32644(GP)
9D00089C  2484FFFD   ADDIU A0, A0, -3
9D0008A0  25EF0003   ADDIU T7, T7, 3
9D0008A4  AF84807C   SW A0, -32644(GP)
9D003120  0B400225   J 0x9D000894
9D003124  8E0F0054   LW T7, 84(S0)
1496:                         OPCODE_END
9D0008A8  18803A46   BLEZ A0, 0x9D00F1C4
9D0008AC  AE0F0054   SW T7, 84(S0)
9D0008C8  90840000   LBU A0, 0(A0)
9D0008CC  00042080   SLL A0, A0, 2
9D0008D0  02E42021   ADDU A0, S7, A0
9D0008D4  8C840000   LW A0, 0(A0)
9D0008D8  00800008   JR A0
9D0008DC  26520002   ADDIU S2, S2, 2
1497:                
1498:                      OPCODE_BEGIN(05)  /* ORA $nn */
1499:                         ORA(3, ZERO_PAGE_BYTE); 
9D000B5C  90420000   LBU V0, 0(V0)
9D000B60  8E0F0054   LW T7, 84(S0)
9D000B64  8F848078   LW A0, -32648(GP)
9D000B68  00821021   ADDU V0, A0, V0
9D000B6C  90420000   LBU V0, 0(V0)
9D000B70  8F84807C   LW A0, -32644(GP)
9D000B74  2484FFFD   ADDIU A0, A0, -3
9D000B78  25EF0003   ADDIU T7, T7, 3
9D000B7C  00621025   OR V0, V1, V0
9D000B80  26530001   ADDIU S3, S2, 1
9D000B84  304200FF   ANDI V0, V0, 255
9D000B88  AF84807C   SW A0, -32644(GP)
9D000BA8  00401821   ADDU V1, V0, ZERO
9D000BC4  00800008   JR A0
9D000BC8  00403821   ADDU A3, V0, ZERO
9D00FEE8  00401821   ADDU V1, V0, ZERO
9D00FEEC  7C042420   SEB A0, A0
9D00FEF0  7C094C20   SEB T1, T1
9D00FEF4  00403821   ADDU A3, V0, ZERO
9D00FEF8  8FAB0018   LW T3, 24(SP)
9D00FEFC  0B400176   J .L116
9D00FF00  8FAE0014   LW T6, 20(SP)
9D00FF04  240BFF80   ADDIU T3, ZERO, -128
9D00FF08  004B2024   AND A0, V0, T3
9D00FF0C  35290020   ORI T1, T1, 32
1500:                         OPCODE_END
9D000B8C  18803CD3   BLEZ A0, 0x9D00FEDC
9D000B90  AE0F0054   SW T7, 84(S0)
9D000BB0  90840000   LBU A0, 0(A0)
9D000BB4  26520002   ADDIU S2, S2, 2
9D000BB8  00042080   SLL A0, A0, 2
9D000BBC  02E42021   ADDU A0, S7, A0
9D000BC0  8C840000   LW A0, 0(A0)
1501:                
1502:                      OPCODE_BEGIN(06)  /* ASL $nn */
1503:                         ASL(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D006C88  90420000   LBU V0, 0(V0)
9D006C8C  8E0F0054   LW T7, 84(S0)
9D006C90  8F858078   LW A1, -32648(GP)
9D006C94  00A22821   ADDU A1, A1, V0
9D006C98  90A90000   LBU T1, 0(A1)
9D006C9C  8F84807C   LW A0, -32644(GP)
9D006CA0  2484FFFB   ADDIU A0, A0, -5
9D006CA4  25EF0005   ADDIU T7, T7, 5
9D006CA8  00091040   SLL V0, T1, 1
9D006CAC  304200FF   ANDI V0, V0, 255
9D006CB0  26530001   ADDIU S3, S2, 1
9D006CB4  000949C2   SRL T1, T1, 7
9D006CB8  A0A20000   SB V0, 0(A1)
9D006CBC  AF84807C   SW A0, -32644(GP)
9D006CF4  00800008   JR A0
9D006CF8  00403821   ADDU A3, V0, ZERO
9D00F26C  00403821   ADDU A3, V0, ZERO
9D00F270  8FAB0018   LW T3, 24(SP)
9D00F274  0B400176   J .L116
9D00F278  8FAE0014   LW T6, 20(SP)
9D00F27C  37290020   ORI T1, T9, 32
1504:                         OPCODE_END
9D006CC0  18802165   BLEZ A0, 0x9D00F258
9D006CC4  AE0F0054   SW T7, 84(S0)
9D006CDC  26520002   ADDIU S2, S2, 2
9D006CE4  90840000   LBU A0, 0(A0)
9D006CE8  00042080   SLL A0, A0, 2
9D006CEC  02E42021   ADDU A0, S7, A0
9D006CF0  8C840000   LW A0, 0(A0)
1505:                
1506:                      OPCODE_BEGIN(07)  /* SLO $nn */
1507:                         SLO(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D006D98  90420000   LBU V0, 0(V0)
9D006D9C  8E0F0054   LW T7, 84(S0)
9D006DA0  8F858078   LW A1, -32648(GP)
9D006DA4  00A22821   ADDU A1, A1, V0
9D006DA8  90A90000   LBU T1, 0(A1)
9D006DAC  8F84807C   LW A0, -32644(GP)
9D006DB0  2484FFFB   ADDIU A0, A0, -5
9D006DB4  25EF0005   ADDIU T7, T7, 5
9D006DB8  00093840   SLL A3, T1, 1
9D006DBC  30E700FF   ANDI A3, A3, 255
9D006DC0  00E31025   OR V0, A3, V1
9D006DC4  26530001   ADDIU S3, S2, 1
9D006DC8  000949C2   SRL T1, T1, 7
9D006DCC  A0A70000   SB A3, 0(A1)
9D006DD0  304200FF   ANDI V0, V0, 255
9D006DD4  AF84807C   SW A0, -32644(GP)
9D006DF4  00401821   ADDU V1, V0, ZERO
9D006E10  00800008   JR A0
9D006E14  00403821   ADDU A3, V0, ZERO
9D00F338  00401821   ADDU V1, V0, ZERO
9D00F33C  7C042420   SEB A0, A0
9D00F340  7C094C20   SEB T1, T1
9D00F344  00403821   ADDU A3, V0, ZERO
9D00F348  8FAB0018   LW T3, 24(SP)
9D00F34C  0B400176   J .L116
9D00F350  8FAE0014   LW T6, 20(SP)
1508:                         OPCODE_END
9D006DD8  18802154   BLEZ A0, 0x9D00F32C
9D006DDC  AE0F0054   SW T7, 84(S0)
9D006DFC  90840000   LBU A0, 0(A0)
9D006E00  26520002   ADDIU S2, S2, 2
9D006E04  00042080   SLL A0, A0, 2
9D006E08  02E42021   ADDU A0, S7, A0
9D006E0C  8C840000   LW A0, 0(A0)
1509:                
1510:                      OPCODE_BEGIN(08)  /* PHP */
1511:                         PHP(); 
9D006AD4  7C09CC20   SEB T9, T1
9D006AD8  2408FF80   ADDIU T0, ZERO, -128
9D006ADC  00482024   AND A0, V0, T0
9D006AE0  7C042420   SEB A0, A0
9D006AE4  24050040   ADDIU A1, ZERO, 64
9D006AE8  37330030   ORI S3, T9, 48
9D006AEC  000D280A   MOVZ A1, ZERO, T5
9D006AF0  24180010   ADDIU T8, ZERO, 16
9D006AF4  00939825   OR S3, A0, S3
9D006AF8  8FAB0018   LW T3, 24(SP)
9D006AFC  000BC00A   MOVZ T8, ZERO, T3
9D006B00  240F0008   ADDIU T7, ZERO, 8
9D006B04  00B39825   OR S3, A1, S3
9D006B08  8E060054   LW A2, 84(S0)
9D006B0C  8FAE0014   LW T6, 20(SP)
9D006B10  000E780A   MOVZ T7, ZERO, T6
9D006B14  24050004   ADDIU A1, ZERO, 4
9D006B18  0313C025   OR T8, T8, S3
9D006B1C  001E280A   MOVZ A1, ZERO, FP
9D006B20  01F8C025   OR T8, T7, T8
9D006B24  240F0002   ADDIU T7, ZERO, 2
9D006B28  0007780B   MOVN T7, ZERO, A3
9D006B2C  00B82825   OR A1, A1, T8
9D006B30  26D3FFFF   ADDIU S3, S6, -1
9D006B34  8F988074   LW T8, -32652(GP)
9D006B38  0316C021   ADDU T8, T8, S6
9D006B3C  01E56025   OR T4, T7, A1
9D006B40  8F85807C   LW A1, -32644(GP)
9D006B44  24A5FFFD   ADDIU A1, A1, -3
9D006B48  24CF0003   ADDIU T7, A2, 3
9D006B4C  327300FF   ANDI S3, S3, 255
9D006B50  A30C0000   SB T4, 0(T8)
9D006B54  AF85807C   SW A1, -32644(GP)
9D006B74  0260B021   ADDU S6, S3, ZERO
9D00F280  0260B021   ADDU S6, S3, ZERO
1512:                         OPCODE_END
9D006B58  18A021C8   BLEZ A1, 0x9D00F27C
9D006B5C  AE0F0054   SW T7, 84(S0)
9D006B7C  90840000   LBU A0, 0(A0)
9D006B80  00042080   SLL A0, A0, 2
9D006B84  02E42021   ADDU A0, S7, A0
9D006B88  8C840000   LW A0, 0(A0)
9D006B8C  00800008   JR A0
9D006B90  26520001   ADDIU S2, S2, 1
9D00F284  02409821   ADDU S3, S2, ZERO
9D00F288  8FAB0018   LW T3, 24(SP)
9D00F28C  0B400176   J .L116
9D00F290  8FAE0014   LW T6, 20(SP)
9D00F294  2405FF80   ADDIU A1, ZERO, -128
9D00F298  00452024   AND A0, V0, A1
9D00F29C  35290020   ORI T1, T1, 32
1513:                
1514:                      OPCODE_BEGIN(09)  /* ORA #$nn */
1515:                         ORA(2, IMMEDIATE_BYTE);
9D006BAC  8E0F0054   LW T7, 84(S0)
9D006BB0  90420000   LBU V0, 0(V0)
9D006BB4  8F84807C   LW A0, -32644(GP)
9D006BB8  2484FFFE   ADDIU A0, A0, -2
9D006BBC  25EF0002   ADDIU T7, T7, 2
9D006BC0  00621025   OR V0, V1, V0
9D006BC4  26530001   ADDIU S3, S2, 1
9D006BC8  304200FF   ANDI V0, V0, 255
9D006BCC  AF84807C   SW A0, -32644(GP)
9D006BEC  00401821   ADDU V1, V0, ZERO
9D006C08  00800008   JR A0
9D006C0C  00403821   ADDU A3, V0, ZERO
9D00F23C  00401821   ADDU V1, V0, ZERO
9D00F240  7C042420   SEB A0, A0
9D00F244  7C094C20   SEB T1, T1
9D00F248  00403821   ADDU A3, V0, ZERO
9D00F24C  8FAB0018   LW T3, 24(SP)
9D00F250  0B400176   J .L116
9D00F254  8FAE0014   LW T6, 20(SP)
9D00F258  2405FF80   ADDIU A1, ZERO, -128
9D00F25C  00452024   AND A0, V0, A1
9D00F260  35290020   ORI T1, T1, 32
9D00F264  7C042420   SEB A0, A0
9D00F268  7C094C20   SEB T1, T1
1516:                         OPCODE_END
9D006BD0  18802197   BLEZ A0, 0x9D00F230
9D006BD4  AE0F0054   SW T7, 84(S0)
9D006BF4  90840000   LBU A0, 0(A0)
9D006BF8  26520002   ADDIU S2, S2, 2
9D006BFC  00042080   SLL A0, A0, 2
9D006C00  02E42021   ADDU A0, S7, A0
9D006C04  8C840000   LW A0, 0(A0)
1517:                
1518:                      OPCODE_BEGIN(0A)  /* ASL A */
1519:                         ASL_A();
9D006C10  8E0F0054   LW T7, 84(S0)
9D006C14  00031040   SLL V0, V1, 1
9D006C18  8F84807C   LW A0, -32644(GP)
9D006C1C  2484FFFE   ADDIU A0, A0, -2
9D006C20  25EF0002   ADDIU T7, T7, 2
9D006C24  7C6939C0   EXT T1, V1, 7, 8
9D006C28  304200FF   ANDI V0, V0, 255
9D006C2C  AF84807C   SW A0, -32644(GP)
9D006C4C  00401821   ADDU V1, V0, ZERO
9D006C68  00800008   JR A0
9D006C6C  00403821   ADDU A3, V0, ZERO
9D00F2A0  00401821   ADDU V1, V0, ZERO
9D00F2A4  7C042420   SEB A0, A0
9D00F2A8  7C094C20   SEB T1, T1
9D00F2B0  00403821   ADDU A3, V0, ZERO
9D00F2B4  8FAB0018   LW T3, 24(SP)
9D00F2B8  0B400176   J .L116
9D00F2BC  8FAE0014   LW T6, 20(SP)
9D00F2C0  7C023004   INS V0, ZERO, 0, 7
9D00F2C4  35290020   ORI T1, T1, 32
9D00F2C8  7C022420   SEB A0, V0
9D00F2CC  7C094C20   SEB T1, T1
9D00F2D0  8FAB0018   LW T3, 24(SP)
9D00F2D4  0B400176   J .L116
9D00F2D8  8FAE0014   LW T6, 20(SP)
9D00F2DC  35290020   ORI T1, T1, 32
9D00F2E0  2406FF80   ADDIU A2, ZERO, -128
9D00F2E4  00E62024   AND A0, A3, A2
9D00F2E8  7C042420   SEB A0, A0
9D00F2EC  7C094C20   SEB T1, T1
1520:                         OPCODE_END
9D006C30  18802198   BLEZ A0, 0x9D00F294
9D006C34  AE0F0054   SW T7, 84(S0)
9D006C54  90840000   LBU A0, 0(A0)
9D006C58  26520001   ADDIU S2, S2, 1
9D006C5C  00042080   SLL A0, A0, 2
9D006C60  02E42021   ADDU A0, S7, A0
9D006C64  8C840000   LW A0, 0(A0)
9D00F2AC  02409821   ADDU S3, S2, ZERO
1521:                
1522:                      OPCODE_BEGIN(0B)  /* ANC #$nn */
1523:                         ANC(2, IMMEDIATE_BYTE);
9D006D10  8E0F0054   LW T7, 84(S0)
9D006D18  90870000   LBU A3, 0(A0)
9D006D1C  8F84807C   LW A0, -32644(GP)
9D006D20  2484FFFE   ADDIU A0, A0, -2
9D006D24  25EF0002   ADDIU T7, T7, 2
9D006D28  26530001   ADDIU S3, S2, 1
9D006D2C  00673824   AND A3, V1, A3
9D006D30  7C4939C0   EXT T1, V0, 7, 8
9D006D34  AF84807C   SW A0, -32644(GP)
9D006D54  00E01821   ADDU V1, A3, ZERO
9D006D70  00800008   JR A0
9D006D74  00E01021   ADDU V0, A3, ZERO
9D00F2F0  00E01821   ADDU V1, A3, ZERO
9D00F2F4  8FAB0018   LW T3, 24(SP)
9D00F2F8  0B400176   J .L116
9D00F2FC  8FAE0014   LW T6, 20(SP)
9D00F300  35290020   ORI T1, T1, 32
9D00F304  00603821   ADDU A3, V1, ZERO
9D00F308  240BFF80   ADDIU T3, ZERO, -128
9D00F30C  006B2024   AND A0, V1, T3
9D00F310  7C042420   SEB A0, A0
9D00F314  7C094C20   SEB T1, T1
1524:                         OPCODE_END
9D006D38  18802168   BLEZ A0, 0x9D00F2DC
9D006D3C  AE0F0054   SW T7, 84(S0)
9D006D5C  90440000   LBU A0, 0(V0)
9D006D60  26520002   ADDIU S2, S2, 2
9D006D64  00042080   SLL A0, A0, 2
9D006D68  02E42021   ADDU A0, S7, A0
9D006D6C  8C840000   LW A0, 0(A0)
1525:                
1526:                      OPCODE_BEGIN(0C)  /* NOP $nnnn */
1527:                         TOP(); 
9D001B98  8E0F0054   LW T7, 84(S0)
9D001B9C  26530002   ADDIU S3, S2, 2
9D001BA0  8F84807C   LW A0, -32644(GP)
9D001BA4  2484FFFC   ADDIU A0, A0, -4
9D001BA8  25EF0004   ADDIU T7, T7, 4
9D001BAC  AF84807C   SW A0, -32644(GP)
1528:                         OPCODE_END
9D001BB0  18803792   BLEZ A0, 0x9D00F9FC
9D001BB4  AE0F0054   SW T7, 84(S0)
9D001BD0  90840000   LBU A0, 0(A0)
9D001BD4  00042080   SLL A0, A0, 2
9D001BD8  02E42021   ADDU A0, S7, A0
9D001BDC  8C840000   LW A0, 0(A0)
9D001BE0  00800008   JR A0
9D001BE4  26520003   ADDIU S2, S2, 3
1529:                
1530:                      OPCODE_BEGIN(0D)  /* ORA $nnnn */
1531:                         ORA(4, ABSOLUTE_BYTE);
9D001C90  8E0F0054   LW T7, 84(S0)
9D001C94  00431025   OR V0, V0, V1
9D001C98  8F84807C   LW A0, -32644(GP)
9D001C9C  2484FFFC   ADDIU A0, A0, -4
9D001CA0  25EF0004   ADDIU T7, T7, 4
9D001CA4  304200FF   ANDI V0, V0, 255
9D001CA8  AF84807C   SW A0, -32644(GP)
9D001CC8  00401821   ADDU V1, V0, ZERO
9D001CE4  00800008   JR A0
9D001CE8  00403821   ADDU A3, V0, ZERO
9D010608  00401821   ADDU V1, V0, ZERO
9D01060C  7C042420   SEB A0, A0
9D010610  7C094C20   SEB T1, T1
9D010614  00403821   ADDU A3, V0, ZERO
9D010618  8FAB0018   LW T3, 24(SP)
9D01061C  0B400176   J .L116
9D010620  8FAE0014   LW T6, 20(SP)
9D010624  2406FF80   ADDIU A2, ZERO, -128
9D010628  00462024   AND A0, V0, A2
9D01062C  35290020   ORI T1, T1, 32
1532:                         OPCODE_END
9D001CAC  18803A53   BLEZ A0, 0x9D0105FC
9D001CB0  AE0F0054   SW T7, 84(S0)
9D001CD0  90840000   LBU A0, 0(A0)
9D001CD4  26520003   ADDIU S2, S2, 3
9D001CD8  00042080   SLL A0, A0, 2
9D001CDC  02E42021   ADDU A0, S7, A0
9D001CE0  8C840000   LW A0, 0(A0)
1533:                
1534:                      OPCODE_BEGIN(0E)  /* ASL $nnnn */
1535:                         ASL(6, ABSOLUTE, mem_writebyte, addr);
9D0020CC  00022040   SLL A0, V0, 1
9D0020D0  7C4939C0   EXT T1, V0, 7, 8
9D002128  8E0F0054   LW T7, 84(S0)
9D00212C  8F84807C   LW A0, -32644(GP)
9D002130  2484FFFA   ADDIU A0, A0, -6
9D002134  25EF0006   ADDIU T7, T7, 6
9D002138  AF84807C   SW A0, -32644(GP)
9D00C890  00091040   SLL V0, T1, 1
9D00C894  304200FF   ANDI V0, V0, 255
9D00C898  000949C2   SRL T1, T1, 7
1536:                         OPCODE_END
9D00213C  1880357E   BLEZ A0, 0x9D00F738
9D002140  AE0F0054   SW T7, 84(S0)
9D002158  26520003   ADDIU S2, S2, 3
9D002160  90840000   LBU A0, 0(A0)
9D002164  00042080   SLL A0, A0, 2
9D002168  02E42021   ADDU A0, S7, A0
9D00216C  8C840000   LW A0, 0(A0)
9D002170  00800008   JR A0
9D002174  00403821   ADDU A3, V0, ZERO
9D00F74C  00403821   ADDU A3, V0, ZERO
9D00F750  8FAB0018   LW T3, 24(SP)
9D00F754  0B400176   J .L116
9D00F758  8FAE0014   LW T6, 20(SP)
9D00F75C  2408FF80   ADDIU T0, ZERO, -128
9D00F760  00482024   AND A0, V0, T0
9D00F764  35290020   ORI T1, T1, 32
9D00F768  7C042420   SEB A0, A0
9D00F76C  7C094C20   SEB T1, T1
1537:                
1538:                      OPCODE_BEGIN(0F)  /* SLO $nnnn */
1539:                         SLO(6, ABSOLUTE, mem_writebyte, addr);
9D002224  0002C040   SLL T8, V0, 1
9D002228  7C4939C0   EXT T1, V0, 7, 8
9D002280  8E0F0054   LW T7, 84(S0)
9D002284  03031025   OR V0, T8, V1
9D002288  8F84807C   LW A0, -32644(GP)
9D00228C  2484FFFA   ADDIU A0, A0, -6
9D002290  25EF0006   ADDIU T7, T7, 6
9D002294  304200FF   ANDI V0, V0, 255
9D002298  AF84807C   SW A0, -32644(GP)
9D0022B8  00401821   ADDU V1, V0, ZERO
9D0022D4  00800008   JR A0
9D0022D8  00403821   ADDU A3, V0, ZERO
9D00CA4C  0009C040   SLL T8, T1, 1
9D00CA50  331800FF   ANDI T8, T8, 255
9D00CA54  000949C2   SRL T1, T1, 7
9D00F424  00401821   ADDU V1, V0, ZERO
9D00F428  7C042420   SEB A0, A0
9D00F42C  7C094C20   SEB T1, T1
9D00F430  00403821   ADDU A3, V0, ZERO
9D00F434  8FAB0018   LW T3, 24(SP)
9D00F438  0B400176   J .L116
9D00F43C  8FAE0014   LW T6, 20(SP)
9D00F440  240BFF80   ADDIU T3, ZERO, -128
9D00F444  004B2024   AND A0, V0, T3
9D00F448  35290020   ORI T1, T1, 32
1540:                         OPCODE_END
9D00229C  1880345E   BLEZ A0, 0x9D00F418
9D0022A0  AE0F0054   SW T7, 84(S0)
9D0022C0  90840000   LBU A0, 0(A0)
9D0022C4  26520003   ADDIU S2, S2, 3
9D0022C8  00042080   SLL A0, A0, 2
9D0022CC  02E42021   ADDU A0, S7, A0
9D0022D0  8C840000   LW A0, 0(A0)
1541:                
1542:                      OPCODE_BEGIN(10)  /* BPL $nnnn */
1543:                         BPL();
9D001CEC  7C022420   SEB A0, V0
9D001CF0  04822C6F   BLTZL A0, 0x9D00CEB0
9D001CF4  8E0F0054   LW T7, 84(S0)
9D001D0C  26520001   ADDIU S2, S2, 1
9D001D14  80B30000   LB S3, 0(A1)
9D001D18  324500FF   ANDI A1, S2, 255
9D001D1C  02652821   ADDU A1, S3, A1
9D001D20  30A50100   ANDI A1, A1, 256
9D001D24  14A02C51   BNE A1, ZERO, 0x9D00CE6C
9D001D28  8EAF0054   LW T7, 84(S5)
9D001D2C  8F85807C   LW A1, -32644(GP)
9D001D30  24A5FFFD   ADDIU A1, A1, -3
9D001D34  25EF0003   ADDIU T7, T7, 3
9D001D38  AF85807C   SW A1, -32644(GP)
9D001D3C  AE0F0054   SW T7, 84(S0)
9D001D40  02729821   ADDU S3, S3, S2
9D00CE6C  8F85807C   LW A1, -32644(GP)
9D00CE70  24A5FFFF   ADDIU A1, A1, -1
9D00CE74  0B40074C   J 0x9D001D30
9D00CE78  25EF0001   ADDIU T7, T7, 1
9D00CEB0  26530001   ADDIU S3, S2, 1
9D00CEB4  8F85807C   LW A1, -32644(GP)
9D00CEB8  24A5FFFE   ADDIU A1, A1, -2
9D00CEBC  25EF0002   ADDIU T7, T7, 2
9D00CEC0  AF85807C   SW A1, -32644(GP)
9D00CEC4  0B400751   J 0x9D001D44
9D00CEC8  AE0F0054   SW T7, 84(S0)
1544:                         OPCODE_END
9D001D44  18A037A7   BLEZ A1, 0x9D00FBE4
9D001D48  7C043004   INS A0, ZERO, 0, 7
9D001D64  90840000   LBU A0, 0(A0)
9D001D68  00042080   SLL A0, A0, 2
9D001D6C  02E42021   ADDU A0, S7, A0
9D001D70  8C840000   LW A0, 0(A0)
9D001D74  00800008   JR A0
9D001D78  26720001   ADDIU S2, S3, 1
1545:                
1546:                      OPCODE_BEGIN(11)  /* ORA ($nn),Y */
1547:                         ORA(5, INDIR_Y_BYTE_READ);
9D001DB0  00F43821   ADDU A3, A3, S4
9D001DB4  30E4FFFF   ANDI A0, A3, -1
9D001DB8  308200FF   ANDI V0, A0, 255
9D001DBC  0054102B   SLTU V0, V0, S4
9D001DC0  10400007   BEQ V0, ZERO, .LBB3385
9D001DC4  26530001   ADDIU S3, S2, 1
9D001DC8  8EA20054   LW V0, 84(S5)
9D001DCC  8F8F807C   LW T7, -32644(GP)
9D001DD0  25EFFFFF   ADDIU T7, T7, -1
9D001DD4  24420001   ADDIU V0, V0, 1
9D001DD8  AF8F807C   SW T7, -32644(GP)
9D001DDC  AEA20054   SW V0, 84(S5)
9D001E50  8E0F0054   LW T7, 84(S0)
9D001E54  00431025   OR V0, V0, V1
9D001E58  8F84807C   LW A0, -32644(GP)
9D001E5C  2484FFFB   ADDIU A0, A0, -5
9D001E60  25EF0005   ADDIU T7, T7, 5
9D001E64  304200FF   ANDI V0, V0, 255
9D001E68  AF84807C   SW A0, -32644(GP)
9D001E88  00401821   ADDU V1, V0, ZERO
9D001EA4  00800008   JR A0
9D001EA8  00403821   ADDU A3, V0, ZERO
9D00FA48  00401821   ADDU V1, V0, ZERO
9D00FA4C  7C042420   SEB A0, A0
9D00FA50  7C094C20   SEB T1, T1
9D00FA54  00403821   ADDU A3, V0, ZERO
9D00FA58  8FAB0018   LW T3, 24(SP)
9D00FA5C  0B400176   J .L116
9D00FA60  8FAE0014   LW T6, 20(SP)
9D00FA64  2408FF80   ADDIU T0, ZERO, -128
9D00FA68  00482024   AND A0, V0, T0
9D00FA6C  35290020   ORI T1, T1, 32
1548:                         OPCODE_END
9D001E6C  188036F3   BLEZ A0, 0x9D00FA3C
9D001E70  AE0F0054   SW T7, 84(S0)
9D001E90  90840000   LBU A0, 0(A0)
9D001E94  26520002   ADDIU S2, S2, 2
9D001E98  00042080   SLL A0, A0, 2
9D001E9C  02E42021   ADDU A0, S7, A0
9D001EA0  8C840000   LW A0, 0(A0)
1549:                      
1550:                      OPCODE_BEGIN(13)  /* SLO ($nn),Y */
1551:                         SLO(8, INDIR_Y, mem_writebyte, addr);
9D001EE0  0314C021   ADDU T8, T8, S4
9D001EE4  330FFFFF   ANDI T7, T8, -1
9D001F60  00022840   SLL A1, V0, 1
9D001F64  7C4939C0   EXT T1, V0, 7, 8
9D001FBC  8E0F0054   LW T7, 84(S0)
9D001FC0  00431025   OR V0, V0, V1
9D001FC4  8F84807C   LW A0, -32644(GP)
9D001FC8  2484FFF8   ADDIU A0, A0, -8
9D001FCC  25EF0008   ADDIU T7, T7, 8
9D001FD0  304200FF   ANDI V0, V0, 255
9D001FD4  AF84807C   SW A0, -32644(GP)
9D001FF4  00401821   ADDU V1, V0, ZERO
9D002010  00800008   JR A0
9D002014  00403821   ADDU A3, V0, ZERO
9D00C900  00091040   SLL V0, T1, 1
9D00C904  304200FF   ANDI V0, V0, 255
9D00C908  000949C2   SRL T1, T1, 7
9D00F8C8  00401821   ADDU V1, V0, ZERO
9D00F8CC  7C042420   SEB A0, A0
9D00F8D0  7C094C20   SEB T1, T1
9D00F8D4  00403821   ADDU A3, V0, ZERO
9D00F8D8  8FAB0018   LW T3, 24(SP)
9D00F8DC  0B400176   J .L116
9D00F8E0  8FAE0014   LW T6, 20(SP)
9D00F8E4  2408FF80   ADDIU T0, ZERO, -128
9D00F8E8  00482024   AND A0, V0, T0
9D00F8EC  35290020   ORI T1, T1, 32
1552:                         OPCODE_END
9D001FD8  18803638   BLEZ A0, 0x9D00F8BC
9D001FDC  AE0F0054   SW T7, 84(S0)
9D001FFC  90840000   LBU A0, 0(A0)
9D002000  26520002   ADDIU S2, S2, 2
9D002004  00042080   SLL A0, A0, 2
9D002008  02E42021   ADDU A0, S7, A0
9D00200C  8C840000   LW A0, 0(A0)
1553:                
1554:                      OPCODE_BEGIN(14)  /* NOP $nn,X */
1555:                      OPCODE_BEGIN(34)  /* NOP */
1556:                      OPCODE_BEGIN(54)  /* NOP $nn,X */
1557:                      OPCODE_BEGIN(74)  /* NOP $nn,X */
1558:                      OPCODE_BEGIN(D4)  /* NOP $nn,X */
1559:                      OPCODE_BEGIN(F4)  /* NOP ($nn,X) */
1560:                         DOP(4);
9D000730  8E0F0054   LW T7, 84(S0)
9D000734  26530001   ADDIU S3, S2, 1
9D000738  8F84807C   LW A0, -32644(GP)
9D00073C  2484FFFC   ADDIU A0, A0, -4
9D000740  25EF0004   ADDIU T7, T7, 4
9D000744  AF84807C   SW A0, -32644(GP)
9D002018  0B4001CD   J 0x9D000734
9D00201C  8E0F0054   LW T7, 84(S0)
9D0022EC  0B4001CD   J 0x9D000734
9D0022F0  8E0F0054   LW T7, 84(S0)
9D003500  0B4001CD   J 0x9D000734
9D003504  8E0F0054   LW T7, 84(S0)
9D0084E0  0B4001CD   J 0x9D000734
9D0084E4  8E0F0054   LW T7, 84(S0)
1561:                         OPCODE_END
9D000748  188038BC   BLEZ A0, 0x9D00EA3C
9D00074C  AE0F0054   SW T7, 84(S0)
9D000768  92640000   LBU A0, 0(S3)
9D00076C  00042080   SLL A0, A0, 2
9D000770  02E42021   ADDU A0, S7, A0
9D000774  8C840000   LW A0, 0(A0)
9D000778  00800008   JR A0
9D00077C  26520002   ADDIU S2, S2, 2
1562:                
1563:                      OPCODE_BEGIN(15)  /* ORA $nn,X */
1564:                         ORA(4, ZP_IND_X_BYTE);
9D006078  90420000   LBU V0, 0(V0)
9D00607C  8E0F0054   LW T7, 84(S0)
9D006080  01421021   ADDU V0, T2, V0
9D006084  304200FF   ANDI V0, V0, 255
9D006088  8F848078   LW A0, -32648(GP)
9D00608C  00821021   ADDU V0, A0, V0
9D006090  90420000   LBU V0, 0(V0)
9D006094  8F84807C   LW A0, -32644(GP)
9D006098  2484FFFC   ADDIU A0, A0, -4
9D00609C  25EF0004   ADDIU T7, T7, 4
9D0060A0  00431025   OR V0, V0, V1
9D0060A4  26530001   ADDIU S3, S2, 1
9D0060A8  304200FF   ANDI V0, V0, 255
9D0060AC  AF84807C   SW A0, -32644(GP)
9D0060CC  00401821   ADDU V1, V0, ZERO
9D0060E8  00800008   JR A0
9D0060EC  00403821   ADDU A3, V0, ZERO
9D00FD6C  00401821   ADDU V1, V0, ZERO
9D00FD70  7C042420   SEB A0, A0
9D00FD74  7C094C20   SEB T1, T1
9D00FD78  00403821   ADDU A3, V0, ZERO
9D00FD7C  8FAB0018   LW T3, 24(SP)
9D00FD80  0B400176   J .L116
9D00FD84  8FAE0014   LW T6, 20(SP)
9D00FD88  7C023004   INS V0, ZERO, 0, 7
9D00FD8C  35290020   ORI T1, T1, 32
9D00FD90  7C022420   SEB A0, V0
9D00FD94  7C094C20   SEB T1, T1
9D00FD98  8FAB0018   LW T3, 24(SP)
9D00FD9C  0B400176   J .L116
9D00FDA0  8FAE0014   LW T6, 20(SP)
9D00FDA4  240BFF80   ADDIU T3, ZERO, -128
9D00FDA8  004B2024   AND A0, V0, T3
9D00FDAC  35290020   ORI T1, T1, 32
1565:                         OPCODE_END
9D0060B0  1880272B   BLEZ A0, 0x9D00FD60
9D0060B4  AE0F0054   SW T7, 84(S0)
9D0060D4  90840000   LBU A0, 0(A0)
9D0060D8  26520002   ADDIU S2, S2, 2
9D0060DC  00042080   SLL A0, A0, 2
9D0060E0  02E42021   ADDU A0, S7, A0
9D0060E4  8C840000   LW A0, 0(A0)
1566:                
1567:                      OPCODE_BEGIN(16)  /* ASL $nn,X */
1568:                         ASL(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D006FE0  90420000   LBU V0, 0(V0)
9D006FE4  8E0F0054   LW T7, 84(S0)
9D006FE8  01421021   ADDU V0, T2, V0
9D006FEC  304200FF   ANDI V0, V0, 255
9D006FF0  8F858078   LW A1, -32648(GP)
9D006FF4  00A22821   ADDU A1, A1, V0
9D006FF8  90A90000   LBU T1, 0(A1)
9D006FFC  8F84807C   LW A0, -32644(GP)
9D007000  2484FFFA   ADDIU A0, A0, -6
9D007004  25EF0006   ADDIU T7, T7, 6
9D007008  00091040   SLL V0, T1, 1
9D00700C  304200FF   ANDI V0, V0, 255
9D007010  26530001   ADDIU S3, S2, 1
9D007014  000949C2   SRL T1, T1, 7
9D007018  A0A20000   SB V0, 0(A1)
9D00701C  AF84807C   SW A0, -32644(GP)
9D007054  00800008   JR A0
9D007058  00403821   ADDU A3, V0, ZERO
9D00FC2C  00403821   ADDU A3, V0, ZERO
9D00FC30  8FAB0018   LW T3, 24(SP)
9D00FC34  0B400176   J .L116
9D00FC38  8FAE0014   LW T6, 20(SP)
9D00FC3C  7C023004   INS V0, ZERO, 0, 7
9D00FC40  35290020   ORI T1, T1, 32
9D00FC44  7C022420   SEB A0, V0
9D00FC48  7C094C20   SEB T1, T1
9D00FC4C  8FAB0018   LW T3, 24(SP)
9D00FC50  0B400176   J .L116
9D00FC54  8FAE0014   LW T6, 20(SP)
9D00FC58  240EFF80   ADDIU T6, ZERO, -128
9D00FC5C  004E2024   AND A0, V0, T6
9D00FC60  35290020   ORI T1, T1, 32
1569:                         OPCODE_END
9D007020  188022FD   BLEZ A0, 0x9D00FC18
9D007024  AE0F0054   SW T7, 84(S0)
9D00703C  26520002   ADDIU S2, S2, 2
9D007044  90840000   LBU A0, 0(A0)
9D007048  00042080   SLL A0, A0, 2
9D00704C  02E42021   ADDU A0, S7, A0
9D007050  8C840000   LW A0, 0(A0)
1570:                
1571:                      OPCODE_BEGIN(17)  /* SLO $nn,X */
1572:                         SLO(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D007074  90420000   LBU V0, 0(V0)
9D007078  8E0F0054   LW T7, 84(S0)
9D00707C  01421021   ADDU V0, T2, V0
9D007080  304200FF   ANDI V0, V0, 255
9D007084  8F858078   LW A1, -32648(GP)
9D007088  00A22821   ADDU A1, A1, V0
9D00708C  90A90000   LBU T1, 0(A1)
9D007090  8F84807C   LW A0, -32644(GP)
9D007094  2484FFFA   ADDIU A0, A0, -6
9D007098  25EF0006   ADDIU T7, T7, 6
9D00709C  00093840   SLL A3, T1, 1
9D0070A0  30E700FF   ANDI A3, A3, 255
9D0070A4  00E31025   OR V0, A3, V1
9D0070A8  26530001   ADDIU S3, S2, 1
9D0070AC  000949C2   SRL T1, T1, 7
9D0070B0  A0A70000   SB A3, 0(A1)
9D0070B4  304200FF   ANDI V0, V0, 255
9D0070B8  AF84807C   SW A0, -32644(GP)
9D0070D8  00401821   ADDU V1, V0, ZERO
9D0070F4  00800008   JR A0
9D0070F8  00403821   ADDU A3, V0, ZERO
9D00FF54  00401821   ADDU V1, V0, ZERO
9D00FF58  7C042420   SEB A0, A0
9D00FF5C  7C094C20   SEB T1, T1
9D00FF60  00403821   ADDU A3, V0, ZERO
9D00FF64  8FAB0018   LW T3, 24(SP)
9D00FF68  0B400176   J .L116
9D00FF6C  8FAE0014   LW T6, 20(SP)
9D00FF70  240EFF80   ADDIU T6, ZERO, -128
9D00FF74  004E2024   AND A0, V0, T6
9D00FF78  35290020   ORI T1, T1, 32
1573:                         OPCODE_END
9D0070BC  188023A2   BLEZ A0, 0x9D00FF48
9D0070C0  AE0F0054   SW T7, 84(S0)
9D0070E0  90840000   LBU A0, 0(A0)
9D0070E4  26520002   ADDIU S2, S2, 2
9D0070E8  00042080   SLL A0, A0, 2
9D0070EC  02E42021   ADDU A0, S7, A0
9D0070F0  8C840000   LW A0, 0(A0)
1574:                
1575:                      OPCODE_BEGIN(18)  /* CLC */
1576:                         CLC();
9D006E18  8E0F0054   LW T7, 84(S0)
9D006E1C  8F84807C   LW A0, -32644(GP)
9D006E20  2484FFFE   ADDIU A0, A0, -2
9D006E24  25EF0002   ADDIU T7, T7, 2
9D006E28  AF84807C   SW A0, -32644(GP)
9D006E48  00004821   ADDU T1, ZERO, ZERO
1577:                         OPCODE_END
9D006E2C  1880216D   BLEZ A0, 0x9D00F3E4
9D006E30  AE0F0054   SW T7, 84(S0)
9D006E50  90840000   LBU A0, 0(A0)
9D006E54  00042080   SLL A0, A0, 2
9D006E58  02E42021   ADDU A0, S7, A0
9D006E5C  8C840000   LW A0, 0(A0)
9D006E60  00800008   JR A0
9D006E64  26520001   ADDIU S2, S2, 1
9D00F3EC  02409821   ADDU S3, S2, ZERO
9D00F3F0  24090020   ADDIU T1, ZERO, 32
9D00F3F4  8FAB0018   LW T3, 24(SP)
9D00F3F8  0B400176   J .L116
9D00F3FC  8FAE0014   LW T6, 20(SP)
9D00F400  35290020   ORI T1, T1, 32
9D00F404  7C022420   SEB A0, V0
9D00F408  7C094C20   SEB T1, T1
9D00F40C  8FAB0018   LW T3, 24(SP)
9D00F410  0B400176   J .L116
9D00F414  8FAE0014   LW T6, 20(SP)
9D00F418  2408FF80   ADDIU T0, ZERO, -128
9D00F41C  00482024   AND A0, V0, T0
9D00F420  35290020   ORI T1, T1, 32
1578:                
1579:                      OPCODE_BEGIN(19)  /* ORA $nnnn,Y */
1580:                         ORA(4, ABS_IND_Y_BYTE_READ);
9D00728C  00F43821   ADDU A3, A3, S4
9D007290  30E4FFFF   ANDI A0, A3, -1
9D007294  308200FF   ANDI V0, A0, 255
9D007298  0054102B   SLTU V0, V0, S4
9D00729C  10400007   BEQ V0, ZERO, .LBB4675
9D0072A0  26530002   ADDIU S3, S2, 2
9D0072A4  8EA20054   LW V0, 84(S5)
9D0072A8  8F85807C   LW A1, -32644(GP)
9D0072AC  24A5FFFF   ADDIU A1, A1, -1
9D0072B0  24420001   ADDIU V0, V0, 1
9D0072B4  AF85807C   SW A1, -32644(GP)
9D0072B8  AEA20054   SW V0, 84(S5)
9D00732C  8E0F0054   LW T7, 84(S0)
9D007330  00431025   OR V0, V0, V1
9D007334  8F84807C   LW A0, -32644(GP)
9D007338  2484FFFC   ADDIU A0, A0, -4
9D00733C  25EF0004   ADDIU T7, T7, 4
9D007340  304200FF   ANDI V0, V0, 255
9D007344  AF84807C   SW A0, -32644(GP)
9D007364  00401821   ADDU V1, V0, ZERO
9D007380  00800008   JR A0
9D007384  00403821   ADDU A3, V0, ZERO
9D00F474  00401821   ADDU V1, V0, ZERO
9D00F478  7C042420   SEB A0, A0
9D00F47C  7C094C20   SEB T1, T1
9D00F480  00403821   ADDU A3, V0, ZERO
9D00F484  8FAB0018   LW T3, 24(SP)
9D00F488  0B400176   J .L116
9D00F48C  8FAE0014   LW T6, 20(SP)
9D00F490  240EFF80   ADDIU T6, ZERO, -128
9D00F494  004E2024   AND A0, V0, T6
9D00F498  35290020   ORI T1, T1, 32
1581:                         OPCODE_END
9D007348  18802047   BLEZ A0, 0x9D00F468
9D00734C  AE0F0054   SW T7, 84(S0)
9D00736C  90840000   LBU A0, 0(A0)
9D007370  26520003   ADDIU S2, S2, 3
9D007374  00042080   SLL A0, A0, 2
9D007378  02E42021   ADDU A0, S7, A0
9D00737C  8C840000   LW A0, 0(A0)
1582:                      
1583:                      OPCODE_BEGIN(1A)  /* NOP */
1584:                      OPCODE_BEGIN(3A)  /* NOP */
1585:                      OPCODE_BEGIN(5A)  /* NOP */
1586:                      OPCODE_BEGIN(7A)  /* NOP */
1587:                      OPCODE_BEGIN(DA)  /* NOP */
1588:                      OPCODE_BEGIN(FA)  /* NOP */
1589:                         NOP();
9D000780  8E0F0054   LW T7, 84(S0)
9D000784  8F84807C   LW A0, -32644(GP)
9D000788  2484FFFE   ADDIU A0, A0, -2
9D00078C  25EF0002   ADDIU T7, T7, 2
9D000790  AF84807C   SW A0, -32644(GP)
9D0022DC  0B4001E1   J 0x9D000784
9D0022E0  8E0F0054   LW T7, 84(S0)
9D0022E4  0B4001E1   J 0x9D000784
9D0022E8  8E0F0054   LW T7, 84(S0)
9D007230  0B4001E1   J 0x9D000784
9D007234  8E0F0054   LW T7, 84(S0)
9D007238  0B4001E1   J 0x9D000784
9D00723C  8E0F0054   LW T7, 84(S0)
1590:                         OPCODE_END
9D000794  188038B0   BLEZ A0, 0x9D00EA58
9D000798  AE0F0054   SW T7, 84(S0)
9D0007B4  90840000   LBU A0, 0(A0)
9D0007B8  00042080   SLL A0, A0, 2
9D0007BC  02E42021   ADDU A0, S7, A0
9D0007C0  8C840000   LW A0, 0(A0)
9D00EA68  02409821   ADDU S3, S2, ZERO
9D00EA6C  8FAB0018   LW T3, 24(SP)
9D00EA70  0B400176   J .L116
9D00EA74  8FAE0014   LW T6, 20(SP)
1591:                
1592:                      OPCODE_BEGIN(1B)  /* SLO $nnnn,Y */
1593:                         SLO(7, ABS_IND_Y, mem_writebyte, addr);
9D004EE8  0314C021   ADDU T8, T8, S4
9D004EEC  330FFFFF   ANDI T7, T8, -1
9D004F68  00022840   SLL A1, V0, 1
9D004F6C  7C4939C0   EXT T1, V0, 7, 8
9D004FC4  8E0F0054   LW T7, 84(S0)
9D004FC8  00431025   OR V0, V0, V1
9D004FCC  8F84807C   LW A0, -32644(GP)
9D004FD0  2484FFF9   ADDIU A0, A0, -7
9D004FD4  25EF0007   ADDIU T7, T7, 7
9D004FD8  304200FF   ANDI V0, V0, 255
9D004FDC  AF84807C   SW A0, -32644(GP)
9D004FFC  00401821   ADDU V1, V0, ZERO
9D005018  00800008   JR A0
9D00501C  00403821   ADDU A3, V0, ZERO
9D00CD58  00091040   SLL V0, T1, 1
9D00CD5C  304200FF   ANDI V0, V0, 255
9D00CD60  000949C2   SRL T1, T1, 7
9D0102B4  00401821   ADDU V1, V0, ZERO
9D0102B8  7C042420   SEB A0, A0
9D0102BC  7C094C20   SEB T1, T1
9D0102C0  00403821   ADDU A3, V0, ZERO
9D0102C4  8FAB0018   LW T3, 24(SP)
9D0102C8  0B400176   J .L116
9D0102CC  8FAE0014   LW T6, 20(SP)
9D0102D0  2403FF80   ADDIU V1, ZERO, -128
9D0102D4  00432024   AND A0, V0, V1
9D0102D8  35290020   ORI T1, T1, 32
1594:                         OPCODE_END
9D004FE0  18802CB1   BLEZ A0, 0x9D0102A8
9D004FE4  AE0F0054   SW T7, 84(S0)
9D005004  90840000   LBU A0, 0(A0)
9D005008  26520003   ADDIU S2, S2, 3
9D00500C  00042080   SLL A0, A0, 2
9D005010  02E42021   ADDU A0, S7, A0
9D005014  8C840000   LW A0, 0(A0)
1595:                
1596:                      OPCODE_BEGIN(1C)  /* NOP $nnnn,X */
1597:                      OPCODE_BEGIN(3C)  /* NOP $nnnn,X */
1598:                      OPCODE_BEGIN(5C)  /* NOP $nnnn,X */
1599:                      OPCODE_BEGIN(7C)  /* NOP $nnnn,X */
1600:                      OPCODE_BEGIN(DC)  /* NOP $nnnn,X */
1601:                      OPCODE_BEGIN(FC)  /* NOP $nnnn,X */
1602:                         TOP();
9D0007CC  8E0F0054   LW T7, 84(S0)
9D0007D0  26530002   ADDIU S3, S2, 2
9D0007D4  8F84807C   LW A0, -32644(GP)
9D0007D8  2484FFFC   ADDIU A0, A0, -4
9D0007DC  25EF0004   ADDIU T7, T7, 4
9D0007E0  AF84807C   SW A0, -32644(GP)
9D0025C0  0B4001F4   J 0x9D0007D0
9D0025C4  8E0F0054   LW T7, 84(S0)
9D0025C8  0B4001F4   J 0x9D0007D0
9D0025CC  8E0F0054   LW T7, 84(S0)
9D0025D0  0B4001F4   J 0x9D0007D0
9D0025D4  8E0F0054   LW T7, 84(S0)
9D007240  0B4001F4   J 0x9D0007D0
9D007244  8E0F0054   LW T7, 84(S0)
1603:                         OPCODE_END
9D0007E4  1880388E   BLEZ A0, 0x9D00EA20
9D0007E8  AE0F0054   SW T7, 84(S0)
9D000804  92640000   LBU A0, 0(S3)
9D000808  00042080   SLL A0, A0, 2
9D00080C  02E42021   ADDU A0, S7, A0
9D000810  8C840000   LW A0, 0(A0)
9D000814  00800008   JR A0
9D000818  26520003   ADDIU S2, S2, 3
1604:                
1605:                      OPCODE_BEGIN(1D)  /* ORA $nnnn,X */
1606:                         ORA(4, ABS_IND_X_BYTE_READ);
9D003670  00EA3821   ADDU A3, A3, T2
9D003674  30E4FFFF   ANDI A0, A3, -1
9D003678  308200FF   ANDI V0, A0, 255
9D00367C  004A102B   SLTU V0, V0, T2
9D003680  10400007   BEQ V0, ZERO, .LBB3801
9D003684  26530002   ADDIU S3, S2, 2
9D003688  8EA20054   LW V0, 84(S5)
9D00368C  8F85807C   LW A1, -32644(GP)
9D003690  24A5FFFF   ADDIU A1, A1, -1
9D003694  24420001   ADDIU V0, V0, 1
9D003698  AF85807C   SW A1, -32644(GP)
9D00369C  AEA20054   SW V0, 84(S5)
9D003710  8E0F0054   LW T7, 84(S0)
9D003714  00431025   OR V0, V0, V1
9D003718  8F84807C   LW A0, -32644(GP)
9D00371C  2484FFFC   ADDIU A0, A0, -4
9D003720  25EF0004   ADDIU T7, T7, 4
9D003724  304200FF   ANDI V0, V0, 255
9D003728  AF84807C   SW A0, -32644(GP)
9D003748  00401821   ADDU V1, V0, ZERO
9D003764  00800008   JR A0
9D003768  00403821   ADDU A3, V0, ZERO
9D0105BC  00401821   ADDU V1, V0, ZERO
9D0105C0  7C042420   SEB A0, A0
9D0105C4  7C094C20   SEB T1, T1
9D0105C8  00403821   ADDU A3, V0, ZERO
9D0105CC  8FAB0018   LW T3, 24(SP)
9D0105D0  0B400176   J .L116
9D0105D4  8FAE0014   LW T6, 20(SP)
9D0105D8  240BFF80   ADDIU T3, ZERO, -128
9D0105DC  004B2024   AND A0, V0, T3
9D0105E0  35290020   ORI T1, T1, 32
9D0105E4  7C042420   SEB A0, A0
9D0105E8  7C094C20   SEB T1, T1
1607:                         OPCODE_END
9D00372C  188033A0   BLEZ A0, 0x9D0105B0
9D003730  AE0F0054   SW T7, 84(S0)
9D003750  90840000   LBU A0, 0(A0)
9D003754  26520003   ADDIU S2, S2, 3
9D003758  00042080   SLL A0, A0, 2
9D00375C  02E42021   ADDU A0, S7, A0
9D003760  8C840000   LW A0, 0(A0)
1608:                
1609:                      OPCODE_BEGIN(1E)  /* ASL $nnnn,X */
1610:                         ASL(7, ABS_IND_X, mem_writebyte, addr);
9D002328  01EA7821   ADDU T7, T7, T2
9D00232C  31E7FFFF   ANDI A3, T7, -1
9D0023A8  0002C040   SLL T8, V0, 1
9D0023AC  7C4939C0   EXT T1, V0, 7, 8
9D002404  8E0F0054   LW T7, 84(S0)
9D002408  8F84807C   LW A0, -32644(GP)
9D00240C  2484FFF9   ADDIU A0, A0, -7
9D002410  25EF0007   ADDIU T7, T7, 7
9D002414  AF84807C   SW A0, -32644(GP)
9D00CA2C  00091040   SLL V0, T1, 1
9D00CA30  304200FF   ANDI V0, V0, 255
9D00CA34  000949C2   SRL T1, T1, 7
1611:                         OPCODE_END
9D002418  18803918   BLEZ A0, 0x9D01087C
9D00241C  AE0F0054   SW T7, 84(S0)
9D002434  26520003   ADDIU S2, S2, 3
9D00243C  90840000   LBU A0, 0(A0)
9D002440  00042080   SLL A0, A0, 2
9D002444  02E42021   ADDU A0, S7, A0
9D002448  8C840000   LW A0, 0(A0)
9D00244C  00800008   JR A0
9D002450  00403821   ADDU A3, V0, ZERO
9D010890  00403821   ADDU A3, V0, ZERO
9D010894  8FAB0018   LW T3, 24(SP)
9D010898  0B400176   J .L116
9D01089C  8FAE0014   LW T6, 20(SP)
9D0108A0  7C023004   INS V0, ZERO, 0, 7
9D0108A4  35290020   ORI T1, T1, 32
9D0108A8  7C022420   SEB A0, V0
9D0108AC  7C094C20   SEB T1, T1
1612:                
1613:                      OPCODE_BEGIN(1F)  /* SLO $nnnn,X */
1614:                         SLO(7, ABS_IND_X, mem_writebyte, addr);
9D002488  030AC021   ADDU T8, T8, T2
9D00248C  330FFFFF   ANDI T7, T8, -1
9D002508  00022840   SLL A1, V0, 1
9D00250C  7C4939C0   EXT T1, V0, 7, 8
9D002564  8E0F0054   LW T7, 84(S0)
9D002568  00431025   OR V0, V0, V1
9D00256C  8F84807C   LW A0, -32644(GP)
9D002570  2484FFF9   ADDIU A0, A0, -7
9D002574  25EF0007   ADDIU T7, T7, 7
9D002578  304200FF   ANDI V0, V0, 255
9D00257C  AF84807C   SW A0, -32644(GP)
9D00259C  00401821   ADDU V1, V0, ZERO
9D0025B8  00800008   JR A0
9D0025BC  00403821   ADDU A3, V0, ZERO
9D00CA6C  00091040   SLL V0, T1, 1
9D00CA70  304200FF   ANDI V0, V0, 255
9D00CA74  000949C2   SRL T1, T1, 7
9D010860  00401821   ADDU V1, V0, ZERO
9D010864  7C042420   SEB A0, A0
9D010868  7C094C20   SEB T1, T1
9D01086C  00403821   ADDU A3, V0, ZERO
9D010870  8FAB0018   LW T3, 24(SP)
9D010874  0B400176   J .L116
9D010878  8FAE0014   LW T6, 20(SP)
9D01087C  240EFF80   ADDIU T6, ZERO, -128
9D010880  004E2024   AND A0, V0, T6
9D010884  35290020   ORI T1, T1, 32
9D010888  7C042420   SEB A0, A0
9D01088C  7C094C20   SEB T1, T1
1615:                         OPCODE_END
9D002580  188038B4   BLEZ A0, 0x9D010854
9D002584  AE0F0054   SW T7, 84(S0)
9D0025A4  90840000   LBU A0, 0(A0)
9D0025A8  26520003   ADDIU S2, S2, 3
9D0025AC  00042080   SLL A0, A0, 2
9D0025B0  02E42021   ADDU A0, S7, A0
9D0025B4  8C840000   LW A0, 0(A0)
1616:                      
1617:                      OPCODE_BEGIN(20)  /* JSR $nnnn */
1618:                         JSR();
9D0025E0  8F8F8074   LW T7, -32652(GP)
9D0025E8  26D8FFFF   ADDIU T8, S6, -1
9D0025F0  26440001   ADDIU A0, S2, 1
9D0025F4  331800FF   ANDI T8, T8, 255
9D0025F8  01F6C821   ADDU T9, T7, S6
9D0025FC  00049A02   SRL S3, A0, 8
9D002600  01F87821   ADDU T7, T7, T8
9D002608  A3330000   SB S3, 0(T9)
9D002610  A1E40000   SB A0, 0(T7)
9D002618  8E0F0054   LW T7, 84(S0)
9D002628  26CCFFFE   ADDIU T4, S6, -2
9D002630  8F84807C   LW A0, -32644(GP)
9D002634  2484FFFA   ADDIU A0, A0, -6
9D002638  25EF0006   ADDIU T7, T7, 6
9D00263C  319600FF   ANDI S6, T4, 255
9D002644  AF84807C   SW A0, -32644(GP)
1619:                         OPCODE_END
9D002648  188035E9   BLEZ A0, 0x9D00FDF0
9D00264C  AE0F0054   SW T7, 84(S0)
9D002668  90840000   LBU A0, 0(A0)
9D00266C  00042080   SLL A0, A0, 2
9D002670  02E42021   ADDU A0, S7, A0
9D002674  8C840000   LW A0, 0(A0)
9D002678  00800008   JR A0
9D00267C  26720001   ADDIU S2, S3, 1
1620:                
1621:                      OPCODE_BEGIN(21)  /* AND ($nn,X) */
1622:                         AND(6, INDIR_X_BYTE);
9D00269C  90420000   LBU V0, 0(V0)
9D0026A0  01421021   ADDU V0, T2, V0
9D002730  8E0F0054   LW T7, 84(S0)
9D002734  00431024   AND V0, V0, V1
9D002738  8F84807C   LW A0, -32644(GP)
9D00273C  2484FFFA   ADDIU A0, A0, -6
9D002740  25EF0006   ADDIU T7, T7, 6
9D002744  304200FF   ANDI V0, V0, 255
9D002748  AF84807C   SW A0, -32644(GP)
9D002768  00401821   ADDU V1, V0, ZERO
9D002784  00800008   JR A0
9D002788  00403821   ADDU A3, V0, ZERO
9D00FA70  00401821   ADDU V1, V0, ZERO
9D00FA74  7C042420   SEB A0, A0
9D00FA78  7C094C20   SEB T1, T1
9D00FA7C  00403821   ADDU A3, V0, ZERO
9D00FA80  8FAB0018   LW T3, 24(SP)
9D00FA84  0B400176   J .L116
9D00FA88  8FAE0014   LW T6, 20(SP)
9D00FA8C  7C023004   INS V0, ZERO, 0, 7
9D00FA90  35290020   ORI T1, T1, 32
9D00FA94  7C022420   SEB A0, V0
9D00FA98  7C094C20   SEB T1, T1
9D00FA9C  8FAB0018   LW T3, 24(SP)
9D00FAA0  0B400176   J .L116
9D00FAA4  8FAE0014   LW T6, 20(SP)
9D00FAA8  35290020   ORI T1, T1, 32
9D00FAAC  7C042420   SEB A0, A0
9D00FAB0  7C094C20   SEB T1, T1
9D00FAB4  8FAB0018   LW T3, 24(SP)
9D00FAB8  0B400176   J .L116
9D00FABC  8FAE0014   LW T6, 20(SP)
9D00FAC0  2403FF80   ADDIU V1, ZERO, -128
9D00FAC4  00432024   AND A0, V0, V1
9D00FAC8  35290020   ORI T1, T1, 32
1623:                         OPCODE_END
9D00274C  188034C5   BLEZ A0, 0x9D00FA64
9D002750  AE0F0054   SW T7, 84(S0)
9D002770  90840000   LBU A0, 0(A0)
9D002774  26520002   ADDIU S2, S2, 2
9D002778  00042080   SLL A0, A0, 2
9D00277C  02E42021   ADDU A0, S7, A0
9D002780  8C840000   LW A0, 0(A0)
1624:                
1625:                      OPCODE_BEGIN(23)  /* RLA ($nn,X) */
1626:                         RLA(8, INDIR_X, mem_writebyte, addr);
9D003E48  90420000   LBU V0, 0(V0)
9D003E4C  01421021   ADDU V0, T2, V0
9D003EE0  00022040   SLL A0, V0, 1
9D003EE4  00892025   OR A0, A0, T1
9D003EEC  7C4939C0   EXT T1, V0, 7, 8
9D003F40  8E0F0054   LW T7, 84(S0)
9D003F44  00431024   AND V0, V0, V1
9D003F48  8F83807C   LW V1, -32644(GP)
9D003F4C  2463FFF8   ADDIU V1, V1, -8
9D003F50  25EF0008   ADDIU T7, T7, 8
9D003F54  AF83807C   SW V1, -32644(GP)
9D003F74  00401821   ADDU V1, V0, ZERO
9D003F90  00800008   JR A0
9D003F94  00403821   ADDU A3, V0, ZERO
9D00CCFC  00051040   SLL V0, A1, 1
9D00CD00  00491025   OR V0, V0, T1
9D00CD04  304200FF   ANDI V0, V0, 255
9D00CD0C  0B400FD0   J .LBE3925, .LBE3924, .LBE3923
9D00CD10  000549C2   SRL T1, A1, 7
9D00DDAC  8FA90024   LW T1, 36(SP)
9D00DDB0  8FA20020   LW V0, 32(SP)
9D00DDB4  8FA3002C   LW V1, 44(SP)
9D00DDB8  8FAA0030   LW T2, 48(SP)
9D00DDBC  0B400FD0   J .LBE3925, .LBE3924, .LBE3923
9D00DDC0  8FAD0028   LW T5, 40(SP)
9D00F854  00401821   ADDU V1, V0, ZERO
9D00F858  7C042420   SEB A0, A0
9D00F85C  7C094C20   SEB T1, T1
9D00F860  00403821   ADDU A3, V0, ZERO
9D00F864  8FAB0018   LW T3, 24(SP)
9D00F868  0B400176   J .L116
9D00F86C  8FAE0014   LW T6, 20(SP)
9D00F870  240BFF80   ADDIU T3, ZERO, -128
9D00F874  004B2024   AND A0, V0, T3
9D00F878  35290020   ORI T1, T1, 32
1627:                         OPCODE_END
9D003F58  18602E3B   BLEZ V1, 0x9D00F848
9D003F5C  AE0F0054   SW T7, 84(S0)
9D003F7C  90840000   LBU A0, 0(A0)
9D003F80  26520002   ADDIU S2, S2, 2
9D003F84  00042080   SLL A0, A0, 2
9D003F88  02E42021   ADDU A0, S7, A0
9D003F8C  8C840000   LW A0, 0(A0)
1628:                
1629:                      OPCODE_BEGIN(24)  /* BIT $nn */
1630:                         BIT(3, ZERO_PAGE_BYTE);
9D0040C4  90420000   LBU V0, 0(V0)
9D0040C8  8E0F0054   LW T7, 84(S0)
9D0040CC  8F848078   LW A0, -32648(GP)
9D0040D0  00821021   ADDU V0, A0, V0
9D0040D4  90420000   LBU V0, 0(V0)
9D0040D8  8F84807C   LW A0, -32644(GP)
9D0040DC  2484FFFD   ADDIU A0, A0, -3
9D0040E0  25EF0003   ADDIU T7, T7, 3
9D0040E4  304D0040   ANDI T5, V0, 64
9D0040E8  26530001   ADDIU S3, S2, 1
9D0040EC  31AD00FF   ANDI T5, T5, 255
9D0040F0  00433824   AND A3, V0, V1
9D0040F4  AF84807C   SW A0, -32644(GP)
1631:                         OPCODE_END
9D0040F8  18803018   BLEZ A0, 0x9D01015C
9D0040FC  AE0F0054   SW T7, 84(S0)
9D004118  90840000   LBU A0, 0(A0)
9D00411C  00042080   SLL A0, A0, 2
9D004120  02E42021   ADDU A0, S7, A0
9D004124  8C840000   LW A0, 0(A0)
9D004128  00800008   JR A0
9D00412C  26520002   ADDIU S2, S2, 2
1632:                
1633:                      OPCODE_BEGIN(25)  /* AND $nn */
1634:                         AND(3, ZERO_PAGE_BYTE);
9D003FB0  90420000   LBU V0, 0(V0)
9D003FB4  8E0F0054   LW T7, 84(S0)
9D003FB8  8F848078   LW A0, -32648(GP)
9D003FBC  00821021   ADDU V0, A0, V0
9D003FC0  90420000   LBU V0, 0(V0)
9D003FC4  8F84807C   LW A0, -32644(GP)
9D003FC8  2484FFFD   ADDIU A0, A0, -3
9D003FCC  25EF0003   ADDIU T7, T7, 3
9D003FD0  26530001   ADDIU S3, S2, 1
9D003FD4  00621024   AND V0, V1, V0
9D003FD8  AF84807C   SW A0, -32644(GP)
9D003FF8  00401821   ADDU V1, V0, ZERO
9D004014  00800008   JR A0
9D004018  00403821   ADDU A3, V0, ZERO
9D0106A4  00401821   ADDU V1, V0, ZERO
9D0106A8  7C042420   SEB A0, A0
9D0106AC  7C094C20   SEB T1, T1
9D0106B0  00403821   ADDU A3, V0, ZERO
9D0106B4  8FAB0018   LW T3, 24(SP)
9D0106B8  0B400176   J .L116
9D0106BC  8FAE0014   LW T6, 20(SP)
9D0106C0  2405FF80   ADDIU A1, ZERO, -128
9D0106C4  00452024   AND A0, V0, A1
9D0106C8  35290020   ORI T1, T1, 32
1635:                         OPCODE_END
9D003FDC  188031AE   BLEZ A0, 0x9D010698
9D003FE0  AE0F0054   SW T7, 84(S0)
9D004000  90840000   LBU A0, 0(A0)
9D004004  26520002   ADDIU S2, S2, 2
9D004008  00042080   SLL A0, A0, 2
9D00400C  02E42021   ADDU A0, S7, A0
9D004010  8C840000   LW A0, 0(A0)
1636:                
1637:                      OPCODE_BEGIN(26)  /* ROL $nn */
1638:                         ROL(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D004034  90420000   LBU V0, 0(V0)
9D004038  8E0F0054   LW T7, 84(S0)
9D00403C  8F858078   LW A1, -32648(GP)
9D004040  00A22821   ADDU A1, A1, V0
9D004044  90A70000   LBU A3, 0(A1)
9D004048  8F84807C   LW A0, -32644(GP)
9D00404C  2484FFFB   ADDIU A0, A0, -5
9D004050  25EF0005   ADDIU T7, T7, 5
9D004054  00071040   SLL V0, A3, 1
9D004058  00491025   OR V0, V0, T1
9D00405C  304200FF   ANDI V0, V0, 255
9D004060  26530001   ADDIU S3, S2, 1
9D004064  000749C2   SRL T1, A3, 7
9D004068  A0A20000   SB V0, 0(A1)
9D00406C  AF84807C   SW A0, -32644(GP)
9D0040A4  00800008   JR A0
9D0040A8  00403821   ADDU A3, V0, ZERO
9D00F960  00403821   ADDU A3, V0, ZERO
9D00F964  8FAB0018   LW T3, 24(SP)
9D00F968  0B400176   J .L116
9D00F96C  8FAE0014   LW T6, 20(SP)
9D00F970  240BFF80   ADDIU T3, ZERO, -128
9D00F974  004B2024   AND A0, V0, T3
9D00F978  35290020   ORI T1, T1, 32
9D00F97C  7C042420   SEB A0, A0
9D00F980  7C094C20   SEB T1, T1
1639:                         OPCODE_END
9D004070  18802E36   BLEZ A0, 0x9D00F94C
9D004074  AE0F0054   SW T7, 84(S0)
9D00408C  26520002   ADDIU S2, S2, 2
9D004094  90840000   LBU A0, 0(A0)
9D004098  00042080   SLL A0, A0, 2
9D00409C  02E42021   ADDU A0, S7, A0
9D0040A0  8C840000   LW A0, 0(A0)
1640:                
1641:                      OPCODE_BEGIN(27)  /* RLA $nn */
1642:                         RLA(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D003A8C  90420000   LBU V0, 0(V0)
9D003A90  8E0F0054   LW T7, 84(S0)
9D003A94  8F858078   LW A1, -32648(GP)
9D003A98  00A22821   ADDU A1, A1, V0
9D003A9C  90A70000   LBU A3, 0(A1)
9D003AA0  8F84807C   LW A0, -32644(GP)
9D003AA4  2484FFFB   ADDIU A0, A0, -5
9D003AA8  25EF0005   ADDIU T7, T7, 5
9D003AAC  00071040   SLL V0, A3, 1
9D003AB0  00491025   OR V0, V0, T1
9D003AB4  304200FF   ANDI V0, V0, 255
9D003AB8  26530001   ADDIU S3, S2, 1
9D003ABC  000749C2   SRL T1, A3, 7
9D003AC0  A0A20000   SB V0, 0(A1)
9D003AC4  00431024   AND V0, V0, V1
9D003AC8  AF84807C   SW A0, -32644(GP)
9D003AE8  00401821   ADDU V1, V0, ZERO
9D003B04  00800008   JR A0
9D003B08  00403821   ADDU A3, V0, ZERO
9D010CF4  00401821   ADDU V1, V0, ZERO
9D010CF8  7C042420   SEB A0, A0
9D010CFC  7C094C20   SEB T1, T1
9D010D00  00403821   ADDU A3, V0, ZERO
9D010D04  8FAB0018   LW T3, 24(SP)
9D010D08  0B400176   J .L116
9D010D0C  8FAE0014   LW T6, 20(SP)
1643:                         OPCODE_END
9D003ACC  18803486   BLEZ A0, 0x9D010CE8
9D003AD0  AE0F0054   SW T7, 84(S0)
9D003AF0  90840000   LBU A0, 0(A0)
9D003AF4  26520002   ADDIU S2, S2, 2
9D003AF8  00042080   SLL A0, A0, 2
9D003AFC  02E42021   ADDU A0, S7, A0
9D003B00  8C840000   LW A0, 0(A0)
1644:                
1645:                      OPCODE_BEGIN(28)  /* PLP */
1646:                         PLP();
9D007388  26CC0001   ADDIU T4, S6, 1
9D00738C  319600FF   ANDI S6, T4, 255
9D007390  8F828074   LW V0, -32652(GP)
9D007394  00561021   ADDU V0, V0, S6
9D007398  90490000   LBU T1, 0(V0)
9D00739C  8E0F0054   LW T7, 84(S0)
9D0073A0  2408FF80   ADDIU T0, ZERO, -128
9D0073A4  01281024   AND V0, T1, T0
9D0073A8  312D0040   ANDI T5, T1, 64
9D0073AC  31260010   ANDI A2, T1, 16
9D0073B0  31250008   ANDI A1, T1, 8
9D0073B4  312E0004   ANDI T6, T1, 4
9D0073B8  39270002   XORI A3, T1, 2
9D0073BC  8F84807C   LW A0, -32644(GP)
9D0073C0  2484FFFC   ADDIU A0, A0, -4
9D0073C4  25EF0004   ADDIU T7, T7, 4
9D0073C8  304200FF   ANDI V0, V0, 255
9D0073CC  31AD00FF   ANDI T5, T5, 255
9D0073D0  30C600FF   ANDI A2, A2, 255
9D0073D4  AFA60018   SW A2, 24(SP)
9D0073D8  30A500FF   ANDI A1, A1, 255
9D0073DC  AFA50014   SW A1, 20(SP)
9D0073E0  31DE00FF   ANDI FP, T6, 255
9D0073E4  7CE70040   EXT A3, A3, 1, 1
9D0073E8  31290001   ANDI T1, T1, 1
9D0073EC  AF84807C   SW A0, -32644(GP)
1647:                         OPCODE_END
9D0073F0  18802566   BLEZ A0, 0x9D01098C
9D0073F4  AE0F0054   SW T7, 84(S0)
9D007410  90840000   LBU A0, 0(A0)
9D007414  00042080   SLL A0, A0, 2
9D007418  02E42021   ADDU A0, S7, A0
9D00741C  8C840000   LW A0, 0(A0)
9D01099C  02409821   ADDU S3, S2, ZERO
9D0109A0  8FAB0018   LW T3, 24(SP)
9D0109A4  0B400176   J .L116
9D0109A8  8FAE0014   LW T6, 20(SP)
9D0109AC  240EFF80   ADDIU T6, ZERO, -128
9D0109B0  004E2024   AND A0, V0, T6
9D0109B4  35290020   ORI T1, T1, 32
1648:                
1649:                      OPCODE_BEGIN(29)  /* AND #$nn */
1650:                         AND(2, IMMEDIATE_BYTE);
9D007E78  8E0F0054   LW T7, 84(S0)
9D007E80  90420000   LBU V0, 0(V0)
9D007E84  8F84807C   LW A0, -32644(GP)
9D007E88  2484FFFE   ADDIU A0, A0, -2
9D007E8C  25EF0002   ADDIU T7, T7, 2
9D007E90  26530001   ADDIU S3, S2, 1
9D007E94  00621024   AND V0, V1, V0
9D007E98  AF84807C   SW A0, -32644(GP)
9D007EB8  00401821   ADDU V1, V0, ZERO
9D007ED4  00800008   JR A0
9D007ED8  00403821   ADDU A3, V0, ZERO
9D00FF10  00401821   ADDU V1, V0, ZERO
9D00FF14  7C042420   SEB A0, A0
9D00FF18  7C094C20   SEB T1, T1
9D00FF1C  00403821   ADDU A3, V0, ZERO
9D00FF20  8FAB0018   LW T3, 24(SP)
9D00FF24  0B400176   J .L116
9D00FF28  8FAE0014   LW T6, 20(SP)
9D00FF2C  7C023004   INS V0, ZERO, 0, 7
9D00FF30  35290020   ORI T1, T1, 32
9D00FF34  7C022420   SEB A0, V0
9D00FF38  7C094C20   SEB T1, T1
9D00FF3C  8FAB0018   LW T3, 24(SP)
9D00FF40  0B400176   J .L116
9D00FF44  8FAE0014   LW T6, 20(SP)
9D00FF48  240BFF80   ADDIU T3, ZERO, -128
9D00FF4C  004B2024   AND A0, V0, T3
9D00FF50  35290020   ORI T1, T1, 32
1651:                         OPCODE_END
9D007E9C  18802019   BLEZ A0, 0x9D00FF04
9D007EA0  AE0F0054   SW T7, 84(S0)
9D007EC0  90840000   LBU A0, 0(A0)
9D007EC4  26520002   ADDIU S2, S2, 2
9D007EC8  00042080   SLL A0, A0, 2
9D007ECC  02E42021   ADDU A0, S7, A0
9D007ED0  8C840000   LW A0, 0(A0)
1652:                
1653:                      OPCODE_BEGIN(2A)  /* ROL A */
1654:                         ROL_A();
9D0084E8  8E0F0054   LW T7, 84(S0)
9D0084EC  00031040   SLL V0, V1, 1
9D0084F0  00491025   OR V0, V0, T1
9D0084F4  8F84807C   LW A0, -32644(GP)
9D0084F8  2484FFFE   ADDIU A0, A0, -2
9D0084FC  25EF0002   ADDIU T7, T7, 2
9D008500  7C6939C0   EXT T1, V1, 7, 8
9D008504  304200FF   ANDI V0, V0, 255
9D008508  AF84807C   SW A0, -32644(GP)
9D008528  00401821   ADDU V1, V0, ZERO
9D008544  00800008   JR A0
9D008548  00403821   ADDU A3, V0, ZERO
9D0109B8  00401821   ADDU V1, V0, ZERO
9D0109BC  7C042420   SEB A0, A0
9D0109C0  7C094C20   SEB T1, T1
9D0109C8  00403821   ADDU A3, V0, ZERO
9D0109CC  8FAB0018   LW T3, 24(SP)
9D0109D0  0B400176   J .L116
9D0109D4  8FAE0014   LW T6, 20(SP)
1655:                         OPCODE_END
9D00850C  18802127   BLEZ A0, 0x9D0109AC
9D008510  AE0F0054   SW T7, 84(S0)
9D008530  90840000   LBU A0, 0(A0)
9D008534  26520001   ADDIU S2, S2, 1
9D008538  00042080   SLL A0, A0, 2
9D00853C  02E42021   ADDU A0, S7, A0
9D008540  8C840000   LW A0, 0(A0)
9D0109C4  02409821   ADDU S3, S2, ZERO
1656:                
1657:                      OPCODE_BEGIN(2B)  /* ANC #$nn */
1658:                         ANC(2, IMMEDIATE_BYTE);
9D00743C  8E0F0054   LW T7, 84(S0)
9D007444  90870000   LBU A3, 0(A0)
9D007448  8F84807C   LW A0, -32644(GP)
9D00744C  2484FFFE   ADDIU A0, A0, -2
9D007450  25EF0002   ADDIU T7, T7, 2
9D007454  26530001   ADDIU S3, S2, 1
9D007458  00673824   AND A3, V1, A3
9D00745C  7C4939C0   EXT T1, V0, 7, 8
9D007460  AF84807C   SW A0, -32644(GP)
9D007480  00E01821   ADDU V1, A3, ZERO
9D00749C  00800008   JR A0
9D0074A0  00E01021   ADDU V0, A3, ZERO
9D010330  00E01821   ADDU V1, A3, ZERO
9D010334  8FAB0018   LW T3, 24(SP)
9D010338  0B400176   J .L116
9D01033C  8FAE0014   LW T6, 20(SP)
9D010340  240BFF80   ADDIU T3, ZERO, -128
9D010344  004B2024   AND A0, V0, T3
9D010348  35290020   ORI T1, T1, 32
1659:                         OPCODE_END
9D007464  188023AD   BLEZ A0, 0x9D01031C
9D007468  AE0F0054   SW T7, 84(S0)
9D007488  90440000   LBU A0, 0(V0)
9D00748C  26520002   ADDIU S2, S2, 2
9D007490  00042080   SLL A0, A0, 2
9D007494  02E42021   ADDU A0, S7, A0
9D007498  8C840000   LW A0, 0(A0)
1660:                
1661:                      OPCODE_BEGIN(2C)  /* BIT $nnnn */
1662:                         BIT(4, ABSOLUTE_BYTE);
9D0085F4  8E0F0054   LW T7, 84(S0)
9D0085F8  304D0040   ANDI T5, V0, 64
9D0085FC  00433824   AND A3, V0, V1
9D008600  8F84807C   LW A0, -32644(GP)
9D008604  2484FFFC   ADDIU A0, A0, -4
9D008608  25EF0004   ADDIU T7, T7, 4
9D00860C  31AD00FF   ANDI T5, T5, 255
9D008610  30E700FF   ANDI A3, A3, 255
9D008614  AF84807C   SW A0, -32644(GP)
1663:                         OPCODE_END
9D008618  1880210B   BLEZ A0, 0x9D010A48
9D00861C  AE0F0054   SW T7, 84(S0)
9D008638  90840000   LBU A0, 0(A0)
9D00863C  00042080   SLL A0, A0, 2
9D008640  02E42021   ADDU A0, S7, A0
9D008644  8C840000   LW A0, 0(A0)
9D008648  00800008   JR A0
9D00864C  26520003   ADDIU S2, S2, 3
1664:                
1665:                      OPCODE_BEGIN(2D)  /* AND $nnnn */
1666:                         AND(4, ABSOLUTE_BYTE);
9D008140  8E0F0054   LW T7, 84(S0)
9D008144  00431024   AND V0, V0, V1
9D008148  8F84807C   LW A0, -32644(GP)
9D00814C  2484FFFC   ADDIU A0, A0, -4
9D008150  25EF0004   ADDIU T7, T7, 4
9D008154  304200FF   ANDI V0, V0, 255
9D008158  AF84807C   SW A0, -32644(GP)
9D008178  00401821   ADDU V1, V0, ZERO
9D008194  00800008   JR A0
9D008198  00403821   ADDU A3, V0, ZERO
9D01039C  00401821   ADDU V1, V0, ZERO
9D0103A0  7C042420   SEB A0, A0
9D0103A4  7C094C20   SEB T1, T1
9D0103A8  00403821   ADDU A3, V0, ZERO
9D0103AC  8FAB0018   LW T3, 24(SP)
9D0103B0  0B400176   J .L116
9D0103B4  8FAE0014   LW T6, 20(SP)
9D0103B8  00462024   AND A0, V0, A2
9D0103BC  35290020   ORI T1, T1, 32
1667:                         OPCODE_END
9D00815C  1880208C   BLEZ A0, 0x9D010390
9D008160  AE0F0054   SW T7, 84(S0)
9D008180  90840000   LBU A0, 0(A0)
9D008184  26520003   ADDIU S2, S2, 3
9D008188  00042080   SLL A0, A0, 2
9D00818C  02E42021   ADDU A0, S7, A0
9D008190  8C840000   LW A0, 0(A0)
1668:                
1669:                      OPCODE_BEGIN(2E)  /* ROL $nnnn */
1670:                         ROL(6, ABSOLUTE, mem_writebyte, addr);
9D008838  00022040   SLL A0, V0, 1
9D00883C  00892025   OR A0, A0, T1
9D008844  7C4939C0   EXT T1, V0, 7, 8
9D008898  8E0F0054   LW T7, 84(S0)
9D00889C  8F84807C   LW A0, -32644(GP)
9D0088A0  2484FFFA   ADDIU A0, A0, -6
9D0088A4  25EF0006   ADDIU T7, T7, 6
9D0088A8  AF84807C   SW A0, -32644(GP)
9D00CBB0  00041040   SLL V0, A0, 1
9D00CBB4  00491025   OR V0, V0, T1
9D00CBB8  304200FF   ANDI V0, V0, 255
9D00CBC0  0B402226   J .LBE5010, .LBE5009, .LBE5008
9D00CBC4  000449C2   SRL T1, A0, 7
9D00E0F4  8FA90024   LW T1, 36(SP)
9D00E0F8  8FA20020   LW V0, 32(SP)
9D00E0FC  8FA3002C   LW V1, 44(SP)
9D00E100  8FAA0030   LW T2, 48(SP)
9D00E104  0B402226   J .LBE5010, .LBE5009, .LBE5008
9D00E108  8FAD0028   LW T5, 40(SP)
1671:                         OPCODE_END
9D0088AC  18801EFF   BLEZ A0, 0x9D0104AC
9D0088B0  AE0F0054   SW T7, 84(S0)
9D0088C8  26520003   ADDIU S2, S2, 3
9D0088D0  90840000   LBU A0, 0(A0)
9D0088D4  00042080   SLL A0, A0, 2
9D0088D8  02E42021   ADDU A0, S7, A0
9D0088DC  8C840000   LW A0, 0(A0)
9D0088E0  00800008   JR A0
9D0088E4  00403821   ADDU A3, V0, ZERO
9D0104C0  00403821   ADDU A3, V0, ZERO
9D0104C4  8FAB0018   LW T3, 24(SP)
9D0104C8  0B400176   J .L116
9D0104CC  8FAE0014   LW T6, 20(SP)
9D0104D0  35290020   ORI T1, T1, 32
9D0104D4  7C022420   SEB A0, V0
9D0104D8  7C094C20   SEB T1, T1
9D0104DC  8FAB0018   LW T3, 24(SP)
9D0104E0  0B400176   J .L116
9D0104E4  8FAE0014   LW T6, 20(SP)
9D0104E8  7C023004   INS V0, ZERO, 0, 7
9D0104EC  35290020   ORI T1, T1, 32
9D0104F0  7C022420   SEB A0, V0
9D0104F4  7C094C20   SEB T1, T1
9D0104F8  8FAB0018   LW T3, 24(SP)
9D0104FC  0B400176   J .L116
9D010500  8FAE0014   LW T6, 20(SP)
9D010504  2408FF80   ADDIU T0, ZERO, -128
9D010508  00482024   AND A0, V0, T0
9D01050C  35290020   ORI T1, T1, 32
9D010510  7C042420   SEB A0, A0
9D010514  7C094C20   SEB T1, T1
1672:                
1673:                      OPCODE_BEGIN(2F)  /* RLA $nnnn */
1674:                         RLA(6, ABSOLUTE, mem_writebyte, addr);
9D002974  00022040   SLL A0, V0, 1
9D002978  00892025   OR A0, A0, T1
9D002980  7C4939C0   EXT T1, V0, 7, 8
9D0029D4  8E0F0054   LW T7, 84(S0)
9D0029D8  00431024   AND V0, V0, V1
9D0029DC  8F83807C   LW V1, -32644(GP)
9D0029E0  2463FFFA   ADDIU V1, V1, -6
9D0029E4  25EF0006   ADDIU T7, T7, 6
9D0029E8  AF83807C   SW V1, -32644(GP)
9D002A08  00401821   ADDU V1, V0, ZERO
9D002A24  00800008   JR A0
9D002A28  00403821   ADDU A3, V0, ZERO
9D00C774  00041040   SLL V0, A0, 1
9D00C778  00491025   OR V0, V0, T1
9D00C77C  304200FF   ANDI V0, V0, 255
9D00C784  0B400A75   J .LBE3603, .LBE3602, .LBE3601
9D00C788  000449C2   SRL T1, A0, 7
9D00DEBC  8FA90024   LW T1, 36(SP)
9D00DEC0  8FA20020   LW V0, 32(SP)
9D00DEC4  8FA3002C   LW V1, 44(SP)
9D00DEC8  8FAA0030   LW T2, 48(SP)
9D00DECC  0B400A75   J .LBE3603, .LBE3602, .LBE3601
9D00DED0  8FAD0028   LW T5, 40(SP)
9D00F9A0  00401821   ADDU V1, V0, ZERO
9D00F9A4  7C042420   SEB A0, A0
9D00F9A8  7C094C20   SEB T1, T1
9D00F9AC  00403821   ADDU A3, V0, ZERO
9D00F9B0  8FAB0018   LW T3, 24(SP)
9D00F9B4  0B400176   J .L116
9D00F9B8  8FAE0014   LW T6, 20(SP)
9D00F9BC  00462024   AND A0, V0, A2
9D00F9C0  35290020   ORI T1, T1, 32
1675:                         OPCODE_END
9D0029EC  186033E9   BLEZ V1, 0x9D00F994
9D0029F0  AE0F0054   SW T7, 84(S0)
9D002A10  90840000   LBU A0, 0(A0)
9D002A14  26520003   ADDIU S2, S2, 3
9D002A18  00042080   SLL A0, A0, 2
9D002A1C  02E42021   ADDU A0, S7, A0
9D002A20  8C840000   LW A0, 0(A0)
1676:                
1677:                      OPCODE_BEGIN(30)  /* BMI $nnnn */
1678:                         BMI();
9D007AE8  7C022420   SEB A0, V0
9D007AEC  048014F7   BLTZ A0, .LBB6030
9D007AF0  26530001   ADDIU S3, S2, 1
9D007AF4  8E0F0054   LW T7, 84(S0)
9D007AF8  8F85807C   LW A1, -32644(GP)
9D007AFC  24A5FFFE   ADDIU A1, A1, -2
9D007B00  25EF0002   ADDIU T7, T7, 2
9D007B04  AF85807C   SW A1, -32644(GP)
9D007B08  AE0F0054   SW T7, 84(S0)
9D00CEE0  26520001   ADDIU S2, S2, 1
9D00CEE8  80B30000   LB S3, 0(A1)
9D00CEEC  324500FF   ANDI A1, S2, 255
9D00CEF0  02652821   ADDU A1, S3, A1
9D00CEF4  30A50100   ANDI A1, A1, 256
9D00CEF8  10A004D4   BEQ A1, ZERO, 0x9D00E24C
9D00CEFC  8F85807C   LW A1, -32644(GP)
9D00CF00  8EAF0054   LW T7, 84(S5)
9D00CF04  24A5FFFF   ADDIU A1, A1, -1
9D00CF08  25EF0001   ADDIU T7, T7, 1
9D00CF0C  24A5FFFD   ADDIU A1, A1, -3
9D00CF10  25EF0003   ADDIU T7, T7, 3
9D00CF14  AF85807C   SW A1, -32644(GP)
9D00CF18  AE0F0054   SW T7, 84(S0)
9D00CF1C  0B401EC3   J 0x9D007B0C
9D00CF20  02729821   ADDU S3, S3, S2
1679:                         OPCODE_END
9D007B0C  18A01FE6   BLEZ A1, 0x9D00FAA8
9D007B10  7C043004   INS A0, ZERO, 0, 7
9D007B2C  90840000   LBU A0, 0(A0)
9D007B30  00042080   SLL A0, A0, 2
9D007B34  02E42021   ADDU A0, S7, A0
9D007B38  8C840000   LW A0, 0(A0)
9D007B3C  00800008   JR A0
9D007B40  26720001   ADDIU S2, S3, 1
1680:                
1681:                      OPCODE_BEGIN(31)  /* AND ($nn),Y */
1682:                         AND(5, INDIR_Y_BYTE_READ);
9D007880  00F43821   ADDU A3, A3, S4
9D007884  30E4FFFF   ANDI A0, A3, -1
9D007888  308200FF   ANDI V0, A0, 255
9D00788C  0054102B   SLTU V0, V0, S4
9D007890  10400007   BEQ V0, ZERO, .LBB4776
9D007894  26530001   ADDIU S3, S2, 1
9D007898  8EA20054   LW V0, 84(S5)
9D00789C  8F8F807C   LW T7, -32644(GP)
9D0078A0  25EFFFFF   ADDIU T7, T7, -1
9D0078A4  24420001   ADDIU V0, V0, 1
9D0078A8  AF8F807C   SW T7, -32644(GP)
9D0078AC  AEA20054   SW V0, 84(S5)
9D007920  8E0F0054   LW T7, 84(S0)
9D007924  00431024   AND V0, V0, V1
9D007928  8F84807C   LW A0, -32644(GP)
9D00792C  2484FFFB   ADDIU A0, A0, -5
9D007930  25EF0005   ADDIU T7, T7, 5
9D007934  304200FF   ANDI V0, V0, 255
9D007938  AF84807C   SW A0, -32644(GP)
9D007958  00401821   ADDU V1, V0, ZERO
9D007974  00800008   JR A0
9D007978  00403821   ADDU A3, V0, ZERO
9D00F8F0  00401821   ADDU V1, V0, ZERO
9D00F8F4  7C042420   SEB A0, A0
9D00F8F8  7C094C20   SEB T1, T1
9D00F8FC  00403821   ADDU A3, V0, ZERO
9D00F900  8FAB0018   LW T3, 24(SP)
9D00F904  0B400176   J .L116
9D00F908  8FAE0014   LW T6, 20(SP)
9D00F90C  7C023004   INS V0, ZERO, 0, 7
9D00F910  35290020   ORI T1, T1, 32
9D00F914  7C022420   SEB A0, V0
9D00F918  7C094C20   SEB T1, T1
9D00F91C  8FAB0018   LW T3, 24(SP)
9D00F920  0B400176   J .L116
9D00F924  8FAE0014   LW T6, 20(SP)
9D00F928  240BFF80   ADDIU T3, ZERO, -128
9D00F92C  004B2024   AND A0, V0, T3
9D00F930  35290020   ORI T1, T1, 32
9D00F934  7C042420   SEB A0, A0
9D00F938  7C094C20   SEB T1, T1
1683:                         OPCODE_END
9D00793C  18801FE9   BLEZ A0, 0x9D00F8E4
9D007940  AE0F0054   SW T7, 84(S0)
9D007960  90840000   LBU A0, 0(A0)
9D007964  26520002   ADDIU S2, S2, 2
9D007968  00042080   SLL A0, A0, 2
9D00796C  02E42021   ADDU A0, S7, A0
9D007970  8C840000   LW A0, 0(A0)
1684:                
1685:                      OPCODE_BEGIN(33)  /* RLA ($nn),Y */
1686:                         RLA(8, INDIR_Y, mem_writebyte, addr);
9D0079B0  0314C021   ADDU T8, T8, S4
9D0079B4  330FFFFF   ANDI T7, T8, -1
9D007A30  00022840   SLL A1, V0, 1
9D007A34  00A92825   OR A1, A1, T1
9D007A3C  7C4939C0   EXT T1, V0, 7, 8
9D007A90  8E0F0054   LW T7, 84(S0)
9D007A94  00431024   AND V0, V0, V1
9D007A98  8F83807C   LW V1, -32644(GP)
9D007A9C  2463FFF8   ADDIU V1, V1, -8
9D007AA0  25EF0008   ADDIU T7, T7, 8
9D007AA4  AF83807C   SW V1, -32644(GP)
9D007AC4  00401821   ADDU V1, V0, ZERO
9D007AE0  00800008   JR A0
9D007AE4  00403821   ADDU A3, V0, ZERO
9D00CBDC  00051040   SLL V0, A1, 1
9D00CBE0  00491025   OR V0, V0, T1
9D00CBE4  304200FF   ANDI V0, V0, 255
9D00CBEC  0B401EA4   J .LBE4809, .LBE4808, .LBE4807
9D00CBF0  000549C2   SRL T1, A1, 7
9D00E1C4  8FA90024   LW T1, 36(SP)
9D00E1C8  8FA20020   LW V0, 32(SP)
9D00E1CC  8FA3002C   LW V1, 44(SP)
9D00E1D0  8FAA0030   LW T2, 48(SP)
9D00E1D4  0B401EA4   J .LBE4809, .LBE4808, .LBE4807
9D00E1D8  8FAD0028   LW T5, 40(SP)
9D00FAF4  00401821   ADDU V1, V0, ZERO
9D00FAF8  7C042420   SEB A0, A0
9D00FAFC  7C094C20   SEB T1, T1
9D00FB00  00403821   ADDU A3, V0, ZERO
9D00FB04  8FAB0018   LW T3, 24(SP)
9D00FB08  0B400176   J .L116
9D00FB0C  8FAE0014   LW T6, 20(SP)
9D00FB10  2405FF80   ADDIU A1, ZERO, -128
9D00FB14  00452024   AND A0, V0, A1
9D00FB18  35290020   ORI T1, T1, 32
9D00FB1C  7C042420   SEB A0, A0
9D00FB20  7C094C20   SEB T1, T1
1687:                         OPCODE_END
9D007AA8  1860200F   BLEZ V1, 0x9D00FAE8
9D007AAC  AE0F0054   SW T7, 84(S0)
9D007ACC  90840000   LBU A0, 0(A0)
9D007AD0  26520002   ADDIU S2, S2, 2
9D007AD4  00042080   SLL A0, A0, 2
9D007AD8  02E42021   ADDU A0, S7, A0
9D007ADC  8C840000   LW A0, 0(A0)
1688:                
1689:                      OPCODE_BEGIN(35)  /* AND $nn,X */
1690:                         AND(4, ZP_IND_X_BYTE);
9D0065F8  90420000   LBU V0, 0(V0)
9D0065FC  8E0F0054   LW T7, 84(S0)
9D006600  01421021   ADDU V0, T2, V0
9D006604  304200FF   ANDI V0, V0, 255
9D006608  8F848078   LW A0, -32648(GP)
9D00660C  00821021   ADDU V0, A0, V0
9D006610  90420000   LBU V0, 0(V0)
9D006614  8F84807C   LW A0, -32644(GP)
9D006618  2484FFFC   ADDIU A0, A0, -4
9D00661C  25EF0004   ADDIU T7, T7, 4
9D006620  26530001   ADDIU S3, S2, 1
9D006624  00431024   AND V0, V0, V1
9D006628  AF84807C   SW A0, -32644(GP)
9D006648  00401821   ADDU V1, V0, ZERO
9D006664  00800008   JR A0
9D006668  00403821   ADDU A3, V0, ZERO
9D010658  00401821   ADDU V1, V0, ZERO
9D01065C  7C042420   SEB A0, A0
9D010660  7C094C20   SEB T1, T1
9D010664  00403821   ADDU A3, V0, ZERO
9D010668  8FAB0018   LW T3, 24(SP)
9D01066C  0B400176   J .L116
9D010670  8FAE0014   LW T6, 20(SP)
9D010674  2406FF80   ADDIU A2, ZERO, -128
9D010678  00462024   AND A0, V0, A2
9D01067C  35290020   ORI T1, T1, 32
9D010680  7C042420   SEB A0, A0
9D010684  7C094C20   SEB T1, T1
1691:                         OPCODE_END
9D00662C  18802807   BLEZ A0, 0x9D01064C
9D006630  AE0F0054   SW T7, 84(S0)
9D006650  90840000   LBU A0, 0(A0)
9D006654  26520002   ADDIU S2, S2, 2
9D006658  00042080   SLL A0, A0, 2
9D00665C  02E42021   ADDU A0, S7, A0
9D006660  8C840000   LW A0, 0(A0)
1692:                
1693:                      OPCODE_BEGIN(36)  /* ROL $nn,X */
1694:                         ROL(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D006684  90420000   LBU V0, 0(V0)
9D006688  8E0F0054   LW T7, 84(S0)
9D00668C  01421021   ADDU V0, T2, V0
9D006690  304200FF   ANDI V0, V0, 255
9D006694  8F858078   LW A1, -32648(GP)
9D006698  00A22821   ADDU A1, A1, V0
9D00669C  90A70000   LBU A3, 0(A1)
9D0066A0  8F84807C   LW A0, -32644(GP)
9D0066A4  2484FFFA   ADDIU A0, A0, -6
9D0066A8  25EF0006   ADDIU T7, T7, 6
9D0066AC  00071040   SLL V0, A3, 1
9D0066B0  00491025   OR V0, V0, T1
9D0066B4  304200FF   ANDI V0, V0, 255
9D0066B8  26530001   ADDIU S3, S2, 1
9D0066BC  000749C2   SRL T1, A3, 7
9D0066C0  A0A20000   SB V0, 0(A1)
9D0066C4  AF84807C   SW A0, -32644(GP)
9D0066FC  00800008   JR A0
9D006700  00403821   ADDU A3, V0, ZERO
9D00F794  00403821   ADDU A3, V0, ZERO
9D00F798  8FAB0018   LW T3, 24(SP)
9D00F79C  0B400176   J .L116
9D00F7A0  8FAE0014   LW T6, 20(SP)
9D00F7A4  240EFF80   ADDIU T6, ZERO, -128
9D00F7A8  004E2024   AND A0, V0, T6
9D00F7AC  35290020   ORI T1, T1, 32
1695:                         OPCODE_END
9D0066C8  1880242D   BLEZ A0, 0x9D00F780
9D0066CC  AE0F0054   SW T7, 84(S0)
9D0066E4  26520002   ADDIU S2, S2, 2
9D0066EC  90840000   LBU A0, 0(A0)
9D0066F0  00042080   SLL A0, A0, 2
9D0066F4  02E42021   ADDU A0, S7, A0
9D0066F8  8C840000   LW A0, 0(A0)
1696:                
1697:                      OPCODE_BEGIN(37)  /* RLA $nn,X */
1698:                         RLA(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D00671C  90420000   LBU V0, 0(V0)
9D006720  8E0F0054   LW T7, 84(S0)
9D006724  01421021   ADDU V0, T2, V0
9D006728  304200FF   ANDI V0, V0, 255
9D00672C  8F858078   LW A1, -32648(GP)
9D006730  00A22821   ADDU A1, A1, V0
9D006734  90A70000   LBU A3, 0(A1)
9D006738  8F84807C   LW A0, -32644(GP)
9D00673C  2484FFFA   ADDIU A0, A0, -6
9D006740  25EF0006   ADDIU T7, T7, 6
9D006744  00071040   SLL V0, A3, 1
9D006748  00491025   OR V0, V0, T1
9D00674C  304200FF   ANDI V0, V0, 255
9D006750  26530001   ADDIU S3, S2, 1
9D006754  000749C2   SRL T1, A3, 7
9D006758  A0A20000   SB V0, 0(A1)
9D00675C  00431024   AND V0, V0, V1
9D006760  AF84807C   SW A0, -32644(GP)
9D006780  00401821   ADDU V1, V0, ZERO
9D00679C  00800008   JR A0
9D0067A0  00403821   ADDU A3, V0, ZERO
9D00F6D4  00401821   ADDU V1, V0, ZERO
9D00F6D8  7C042420   SEB A0, A0
9D00F6DC  7C094C20   SEB T1, T1
9D00F6E0  00403821   ADDU A3, V0, ZERO
9D00F6E4  8FAB0018   LW T3, 24(SP)
9D00F6E8  0B400176   J .L116
9D00F6EC  8FAE0014   LW T6, 20(SP)
9D00F6F0  2405FF80   ADDIU A1, ZERO, -128
9D00F6F4  00452024   AND A0, V0, A1
9D00F6F8  35290020   ORI T1, T1, 32
9D00F6FC  7C042420   SEB A0, A0
9D00F700  7C094C20   SEB T1, T1
1699:                         OPCODE_END
9D006764  188023D8   BLEZ A0, 0x9D00F6C8
9D006768  AE0F0054   SW T7, 84(S0)
9D006788  90840000   LBU A0, 0(A0)
9D00678C  26520002   ADDIU S2, S2, 2
9D006790  00042080   SLL A0, A0, 2
9D006794  02E42021   ADDU A0, S7, A0
9D006798  8C840000   LW A0, 0(A0)
1700:                
1701:                      OPCODE_BEGIN(38)  /* SEC */
1702:                         SEC();
9D007B44  8E0F0054   LW T7, 84(S0)
9D007B48  8F84807C   LW A0, -32644(GP)
9D007B4C  2484FFFE   ADDIU A0, A0, -2
9D007B50  25EF0002   ADDIU T7, T7, 2
9D007B54  AF84807C   SW A0, -32644(GP)
9D007B74  24090001   ADDIU T1, ZERO, 1
1703:                         OPCODE_END
9D007B58  18802136   BLEZ A0, 0x9D010034
9D007B5C  AE0F0054   SW T7, 84(S0)
9D007B7C  90840000   LBU A0, 0(A0)
9D007B80  00042080   SLL A0, A0, 2
9D007B84  02E42021   ADDU A0, S7, A0
9D007B88  8C840000   LW A0, 0(A0)
9D007B8C  00800008   JR A0
9D007B90  26520001   ADDIU S2, S2, 1
9D01003C  02409821   ADDU S3, S2, ZERO
9D010040  24090021   ADDIU T1, ZERO, 33
9D010044  8FAB0018   LW T3, 24(SP)
9D010048  0B400176   J .L116
9D01004C  8FAE0014   LW T6, 20(SP)
9D010050  2406FF80   ADDIU A2, ZERO, -128
9D010054  00462024   AND A0, V0, A2
9D010058  35290020   ORI T1, T1, 32
1704:                
1705:                      OPCODE_BEGIN(39)  /* AND $nnnn,Y */
1706:                         AND(4, ABS_IND_Y_BYTE_READ);
9D0042F8  00F43821   ADDU A3, A3, S4
9D0042FC  30E4FFFF   ANDI A0, A3, -1
9D004300  308200FF   ANDI V0, A0, 255
9D004304  0054102B   SLTU V0, V0, S4
9D004308  10400007   BEQ V0, ZERO, .LBB3973
9D00430C  26530002   ADDIU S3, S2, 2
9D004310  8EA20054   LW V0, 84(S5)
9D004314  8F85807C   LW A1, -32644(GP)
9D004318  24A5FFFF   ADDIU A1, A1, -1
9D00431C  24420001   ADDIU V0, V0, 1
9D004320  AF85807C   SW A1, -32644(GP)
9D004324  AEA20054   SW V0, 84(S5)
9D004398  8E0F0054   LW T7, 84(S0)
9D00439C  00431024   AND V0, V0, V1
9D0043A0  8F84807C   LW A0, -32644(GP)
9D0043A4  2484FFFC   ADDIU A0, A0, -4
9D0043A8  25EF0004   ADDIU T7, T7, 4
9D0043AC  304200FF   ANDI V0, V0, 255
9D0043B0  AF84807C   SW A0, -32644(GP)
9D0043D0  00401821   ADDU V1, V0, ZERO
9D0043EC  00800008   JR A0
9D0043F0  00403821   ADDU A3, V0, ZERO
9D010218  00401821   ADDU V1, V0, ZERO
9D01021C  7C042420   SEB A0, A0
9D010220  7C094C20   SEB T1, T1
9D010224  00403821   ADDU A3, V0, ZERO
9D010228  8FAB0018   LW T3, 24(SP)
9D01022C  0B400176   J .L116
9D010230  8FAE0014   LW T6, 20(SP)
9D010234  7C023004   INS V0, ZERO, 0, 7
9D010238  35290020   ORI T1, T1, 32
9D01023C  7C022420   SEB A0, V0
9D010240  7C094C20   SEB T1, T1
1707:                         OPCODE_END
9D0043B4  18802F95   BLEZ A0, 0x9D01020C
9D0043B8  AE0F0054   SW T7, 84(S0)
9D0043D8  90840000   LBU A0, 0(A0)
9D0043DC  26520003   ADDIU S2, S2, 3
9D0043E0  00042080   SLL A0, A0, 2
9D0043E4  02E42021   ADDU A0, S7, A0
9D0043E8  8C840000   LW A0, 0(A0)
1708:                
1709:                      OPCODE_BEGIN(3B)  /* RLA $nnnn,Y */
1710:                         RLA(7, ABS_IND_Y, mem_writebyte, addr);
9D004428  0314C021   ADDU T8, T8, S4
9D00442C  330FFFFF   ANDI T7, T8, -1
9D0044A8  00022840   SLL A1, V0, 1
9D0044AC  00A92825   OR A1, A1, T1
9D0044B4  7C4939C0   EXT T1, V0, 7, 8
9D004508  8E0F0054   LW T7, 84(S0)
9D00450C  00431024   AND V0, V0, V1
9D004510  8F83807C   LW V1, -32644(GP)
9D004514  2463FFF9   ADDIU V1, V1, -7
9D004518  25EF0007   ADDIU T7, T7, 7
9D00451C  AF83807C   SW V1, -32644(GP)
9D00453C  00401821   ADDU V1, V0, ZERO
9D004558  00800008   JR A0
9D00455C  00403821   ADDU A3, V0, ZERO
9D00CCB0  00041040   SLL V0, A0, 1
9D00CCB4  00491025   OR V0, V0, T1
9D00CCB8  304200FF   ANDI V0, V0, 255
9D00CCC0  0B401142   J .LBE4000, .LBE3999, .LBE3998
9D00CCC4  000449C2   SRL T1, A0, 7
9D00D9D0  8FA90024   LW T1, 36(SP)
9D00D9D4  8FA20020   LW V0, 32(SP)
9D00D9D8  8FA3002C   LW V1, 44(SP)
9D00D9DC  8FAA0030   LW T2, 48(SP)
9D00D9E0  0B401142   J .LBE4000, .LBE3999, .LBE3998
9D00D9E4  8FAD0028   LW T5, 40(SP)
9D0108CC  00401821   ADDU V1, V0, ZERO
9D0108D0  7C042420   SEB A0, A0
9D0108D4  7C094C20   SEB T1, T1
9D0108D8  00403821   ADDU A3, V0, ZERO
9D0108DC  8FAB0018   LW T3, 24(SP)
9D0108E0  0B400176   J .L116
9D0108E4  8FAE0014   LW T6, 20(SP)
9D0108E8  35290020   ORI T1, T1, 32
9D0108EC  02803821   ADDU A3, S4, ZERO
9D0108F0  2402FF80   ADDIU V0, ZERO, -128
9D0108F4  02822024   AND A0, S4, V0
9D0108F8  7C042420   SEB A0, A0
9D0108FC  7C094C20   SEB T1, T1
1711:                         OPCODE_END
9D004520  186030E7   BLEZ V1, 0x9D0108C0
9D004524  AE0F0054   SW T7, 84(S0)
9D004544  90840000   LBU A0, 0(A0)
9D004548  26520003   ADDIU S2, S2, 3
9D00454C  00042080   SLL A0, A0, 2
9D004550  02E42021   ADDU A0, S7, A0
9D004554  8C840000   LW A0, 0(A0)
1712:                
1713:                      OPCODE_BEGIN(3D)  /* AND $nnnn,X */
1714:                         AND(4, ABS_IND_X_BYTE_READ);
9D004594  00EA3821   ADDU A3, A3, T2
9D004598  30E4FFFF   ANDI A0, A3, -1
9D00459C  308200FF   ANDI V0, A0, 255
9D0045A0  004A102B   SLTU V0, V0, T2
9D0045A4  10400007   BEQ V0, ZERO, .LBB4014
9D0045A8  26530002   ADDIU S3, S2, 2
9D0045AC  8EA20054   LW V0, 84(S5)
9D0045B0  8F85807C   LW A1, -32644(GP)
9D0045B4  24A5FFFF   ADDIU A1, A1, -1
9D0045B8  24420001   ADDIU V0, V0, 1
9D0045BC  AF85807C   SW A1, -32644(GP)
9D0045C0  AEA20054   SW V0, 84(S5)
9D004638  8E0F0054   LW T7, 84(S0)
9D00463C  00431024   AND V0, V0, V1
9D004640  8F84807C   LW A0, -32644(GP)
9D004644  2484FFFC   ADDIU A0, A0, -4
9D004648  25EF0004   ADDIU T7, T7, 4
9D00464C  304200FF   ANDI V0, V0, 255
9D004650  AF84807C   SW A0, -32644(GP)
9D004670  00401821   ADDU V1, V0, ZERO
9D00468C  00800008   JR A0
9D004690  00403821   ADDU A3, V0, ZERO
9D010AFC  00401821   ADDU V1, V0, ZERO
9D010B00  7C042420   SEB A0, A0
9D010B04  7C094C20   SEB T1, T1
9D010B08  00403821   ADDU A3, V0, ZERO
9D010B0C  8FAB0018   LW T3, 24(SP)
9D010B10  0B400176   J .L116
9D010B14  8FAE0014   LW T6, 20(SP)
9D010B18  240BFF80   ADDIU T3, ZERO, -128
9D010B1C  004B2024   AND A0, V0, T3
9D010B20  35290020   ORI T1, T1, 32
9D010B24  7C042420   SEB A0, A0
9D010B28  7C094C20   SEB T1, T1
1715:                         OPCODE_END
9D004654  18803126   BLEZ A0, 0x9D010AF0
9D004658  AE0F0054   SW T7, 84(S0)
9D004678  90840000   LBU A0, 0(A0)
9D00467C  26520003   ADDIU S2, S2, 3
9D004680  00042080   SLL A0, A0, 2
9D004684  02E42021   ADDU A0, S7, A0
9D004688  8C840000   LW A0, 0(A0)
1716:                
1717:                      OPCODE_BEGIN(3E)  /* ROL $nnnn,X */
1718:                         ROL(7, ABS_IND_X, mem_writebyte, addr);
9D0046C8  01EA7821   ADDU T7, T7, T2
9D0046CC  31E7FFFF   ANDI A3, T7, -1
9D004748  0002C040   SLL T8, V0, 1
9D00474C  0309C025   OR T8, T8, T1
9D004754  7C4939C0   EXT T1, V0, 7, 8
9D0047A8  8E0F0054   LW T7, 84(S0)
9D0047AC  8F84807C   LW A0, -32644(GP)
9D0047B0  2484FFF9   ADDIU A0, A0, -7
9D0047B4  25EF0007   ADDIU T7, T7, 7
9D0047B8  AF84807C   SW A0, -32644(GP)
9D00CD84  00041040   SLL V0, A0, 1
9D00CD88  00491025   OR V0, V0, T1
9D00CD8C  304200FF   ANDI V0, V0, 255
9D00CD94  0B4011EA   J .LBE4041, .LBE4040, .LBE4039
9D00CD98  000449C2   SRL T1, A0, 7
9D00E1FC  8FA90024   LW T1, 36(SP)
9D00E200  8FA20020   LW V0, 32(SP)
9D00E204  8FA3002C   LW V1, 44(SP)
9D00E208  8FAA0030   LW T2, 48(SP)
9D00E20C  0B4011EA   J .LBE4041, .LBE4040, .LBE4039
9D00E210  8FAD0028   LW T5, 40(SP)
1719:                         OPCODE_END
9D0047BC  188030D6   BLEZ A0, 0x9D010B18
9D0047C0  AE0F0054   SW T7, 84(S0)
9D0047D8  26520003   ADDIU S2, S2, 3
9D0047E0  90840000   LBU A0, 0(A0)
9D0047E4  00042080   SLL A0, A0, 2
9D0047E8  02E42021   ADDU A0, S7, A0
9D0047EC  8C840000   LW A0, 0(A0)
9D0047F0  00800008   JR A0
9D0047F4  00403821   ADDU A3, V0, ZERO
9D010B2C  00403821   ADDU A3, V0, ZERO
9D010B30  8FAB0018   LW T3, 24(SP)
9D010B34  0B400176   J .L116
9D010B38  8FAE0014   LW T6, 20(SP)
9D010B3C  2405FF80   ADDIU A1, ZERO, -128
9D010B40  00452024   AND A0, V0, A1
9D010B44  35290020   ORI T1, T1, 32
9D010B48  7C042420   SEB A0, A0
9D010B4C  7C094C20   SEB T1, T1
1720:                
1721:                      OPCODE_BEGIN(3F)  /* RLA $nnnn,X */
1722:                         RLA(7, ABS_IND_X, mem_writebyte, addr);
9D00482C  030AC021   ADDU T8, T8, T2
9D004830  330FFFFF   ANDI T7, T8, -1
9D0048AC  00022840   SLL A1, V0, 1
9D0048B0  00A92825   OR A1, A1, T1
9D0048B8  7C4939C0   EXT T1, V0, 7, 8
9D00490C  8E0F0054   LW T7, 84(S0)
9D004910  00431024   AND V0, V0, V1
9D004914  8F83807C   LW V1, -32644(GP)
9D004918  2463FFF9   ADDIU V1, V1, -7
9D00491C  25EF0007   ADDIU T7, T7, 7
9D004920  AF83807C   SW V1, -32644(GP)
9D004940  00401821   ADDU V1, V0, ZERO
9D00495C  00800008   JR A0
9D004960  00403821   ADDU A3, V0, ZERO
9D00C6C4  00041040   SLL V0, A0, 1
9D00C6C8  00491025   OR V0, V0, T1
9D00C6CC  304200FF   ANDI V0, V0, 255
9D00C6D4  0B401243   J .LBE4070, .LBE4069, .LBE4068
9D00C6D8  000449C2   SRL T1, A0, 7
9D00DEF4  8FA90024   LW T1, 36(SP)
9D00DEF8  8FA20020   LW V0, 32(SP)
9D00DEFC  8FA3002C   LW V1, 44(SP)
9D00DF00  8FAA0030   LW T2, 48(SP)
9D00DF04  0B401243   J .LBE4070, .LBE4069, .LBE4068
9D00DF08  8FAD0028   LW T5, 40(SP)
9D01011C  00401821   ADDU V1, V0, ZERO
9D010120  7C042420   SEB A0, A0
9D010124  7C094C20   SEB T1, T1
9D010128  00403821   ADDU A3, V0, ZERO
9D01012C  8FAB0018   LW T3, 24(SP)
9D010130  0B400176   J .L116
9D010134  8FAE0014   LW T6, 20(SP)
9D010138  2405FF80   ADDIU A1, ZERO, -128
9D01013C  00452024   AND A0, V0, A1
9D010140  35290020   ORI T1, T1, 32
9D010144  7C042420   SEB A0, A0
9D010148  7C094C20   SEB T1, T1
9D0108B0  00A0B021   ADDU S6, A1, ZERO
9D0108B4  8FAB0018   LW T3, 24(SP)
9D0108B8  0B400176   J .L116
9D0108BC  8FAE0014   LW T6, 20(SP)
9D0108C0  2403FF80   ADDIU V1, ZERO, -128
9D0108C4  00432024   AND A0, V0, V1
9D0108C8  35290020   ORI T1, T1, 32
1723:                         OPCODE_END
9D004924  18602DFA   BLEZ V1, 0x9D010110
9D004928  AE0F0054   SW T7, 84(S0)
9D004948  90840000   LBU A0, 0(A0)
9D00494C  26520003   ADDIU S2, S2, 3
9D004950  00042080   SLL A0, A0, 2
9D004954  02E42021   ADDU A0, S7, A0
9D004958  8C840000   LW A0, 0(A0)
1724:                
1725:                      OPCODE_BEGIN(40)  /* RTI */
1726:                         RTI();
9D004964  8F828074   LW V0, -32652(GP)
9D004968  26C40001   ADDIU A0, S6, 1
9D00496C  308400FF   ANDI A0, A0, 255
9D004970  26C50003   ADDIU A1, S6, 3
9D004974  00445821   ADDU T3, V0, A0
9D004978  26D20002   ADDIU S2, S6, 2
9D00497C  30A500FF   ANDI A1, A1, 255
9D004980  91690000   LBU T1, 0(T3)
9D004984  325200FF   ANDI S2, S2, 255
9D004988  0045C021   ADDU T8, V0, A1
9D00498C  8F88807C   LW T0, -32644(GP)
9D004990  8E060054   LW A2, 84(S0)
9D004994  00529021   ADDU S2, V0, S2
9D004998  93130000   LBU S3, 0(T8)
9D00499C  92590000   LBU T9, 0(S2)
9D0049A0  312E0004   ANDI T6, T1, 4
9D0049A4  2404FF80   ADDIU A0, ZERO, -128
9D0049A8  01241024   AND V0, T1, A0
9D0049AC  312D0040   ANDI T5, T1, 64
9D0049B0  31240010   ANDI A0, T1, 16
9D0049B4  AFA40014   SW A0, 20(SP)
9D0049B8  312C0008   ANDI T4, T1, 8
9D0049BC  39270002   XORI A3, T1, 2
9D0049C0  00139A00   SLL S3, S3, 8
9D0049C4  2504FFFA   ADDIU A0, T0, -6
9D0049C8  24CF0006   ADDIU T7, A2, 6
9D0049CC  31DE00FF   ANDI FP, T6, 255
9D0049D0  304200FF   ANDI V0, V0, 255
9D0049D4  31AD00FF   ANDI T5, T5, 255
9D0049D8  8FAE0014   LW T6, 20(SP)
9D0049DC  31CE00FF   ANDI T6, T6, 255
9D0049E0  AFAE0018   SW T6, 24(SP)
9D0049E4  318C00FF   ANDI T4, T4, 255
9D0049E8  AFAC0014   SW T4, 20(SP)
9D0049EC  7CE70040   EXT A3, A3, 1, 1
9D0049F0  31290001   ANDI T1, T1, 1
9D0049F4  02799825   OR S3, S3, T9
9D0049F8  AF84807C   SW A0, -32644(GP)
9D0049FC  17C00021   BNE FP, ZERO, 0x9D004A84
9D004A00  AE0F0054   SW T7, 84(S0)
9D004A04  92B90052   LBU T9, 82(S5)
9D004A08  1320001E   BEQ T9, ZERO, 0x9D004A84
9D004A0C  00000000   NOP
9D004A10  58802FA4   BLEZL A0, 0x9D0108A4
9D004A14  7C023004   INS V0, ZERO, 0, 7
9D004A18  2404FF80   ADDIU A0, ZERO, -128
9D004A1C  00447024   AND T6, V0, A0
9D004A20  7C0E7420   SEB T6, T6
9D004A24  35240020   ORI A0, T1, 32
9D004A28  01C47025   OR T6, T6, A0
9D004A2C  01AE7025   OR T6, T5, T6
9D004A34  240F0002   ADDIU T7, ZERO, 2
9D004A38  0007780B   MOVN T7, ZERO, A3
9D004A3C  018E7025   OR T6, T4, T6
9D004A40  00132A02   SRL A1, S3, 8
9D004A44  01EE7025   OR T6, T7, T6
9D004A48  A3050000   SB A1, 0(T8)
9D004A4C  A2530000   SB S3, 0(S2)
9D004A50  A16E0000   SB T6, 0(T3)
9D004A5C  2504FFF3   ADDIU A0, T0, -13
9D004A60  24CF000D   ADDIU T7, A2, 13
9D004A68  A2A00052   SB ZERO, 82(S5)
9D004A70  AF84807C   SW A0, -32644(GP)
9D004A74  AE0F0054   SW T7, 84(S0)
9D004A78  02C02821   ADDU A1, S6, ZERO
9D004A7C  241E0001   ADDIU FP, ZERO, 1
9D004A80  AFA00018   SW ZERO, 24(SP)
1727:                         OPCODE_END
9D004A84  18802F86   BLEZ A0, 0x9D0108A0
9D004A88  26720001   ADDIU S2, S3, 1
9D004AA4  90840000   LBU A0, 0(A0)
9D004AA8  00042080   SLL A0, A0, 2
9D004AAC  02E42021   ADDU A0, S7, A0
9D004AB0  8C840000   LW A0, 0(A0)
9D004AB4  00800008   JR A0
9D004AB8  00A0B021   ADDU S6, A1, ZERO
1728:                
1729:                      OPCODE_BEGIN(41)  /* EOR ($nn,X) */
1730:                         EOR(6, INDIR_X_BYTE);
9D0075F0  90420000   LBU V0, 0(V0)
9D0075F4  01421021   ADDU V0, T2, V0
9D007684  8E0F0054   LW T7, 84(S0)
9D007688  00431026   XOR V0, V0, V1
9D00768C  8F84807C   LW A0, -32644(GP)
9D007690  2484FFFA   ADDIU A0, A0, -6
9D007694  25EF0006   ADDIU T7, T7, 6
9D007698  304200FF   ANDI V0, V0, 255
9D00769C  AF84807C   SW A0, -32644(GP)
9D0076BC  00401821   ADDU V1, V0, ZERO
9D0076D8  00800008   JR A0
9D0076DC  00403821   ADDU A3, V0, ZERO
9D011068  00401821   ADDU V1, V0, ZERO
9D01106C  7C042420   SEB A0, A0
9D011070  7C094C20   SEB T1, T1
9D011074  00403821   ADDU A3, V0, ZERO
9D011078  8FAB0018   LW T3, 24(SP)
9D01107C  0B400176   J .L116
9D011080  8FAE0014   LW T6, 20(SP)
1731:                         OPCODE_END
9D0076A0  1880266E   BLEZ A0, 0x9D01105C
9D0076A4  AE0F0054   SW T7, 84(S0)
9D0076C4  90840000   LBU A0, 0(A0)
9D0076C8  26520002   ADDIU S2, S2, 2
9D0076CC  00042080   SLL A0, A0, 2
9D0076D0  02E42021   ADDU A0, S7, A0
9D0076D4  8C840000   LW A0, 0(A0)
1732:                
1733:                      OPCODE_BEGIN(43)  /* SRE ($nn,X) */
1734:                         SRE(8, INDIR_X, mem_writebyte, addr);
9D0076FC  90420000   LBU V0, 0(V0)
9D007700  01421021   ADDU V0, T2, V0
9D007794  30490001   ANDI T1, V0, 1
9D007798  7C583840   EXT T8, V0, 1, 8
9D0077F0  8E0F0054   LW T7, 84(S0)
9D0077F4  03031026   XOR V0, T8, V1
9D0077F8  8F84807C   LW A0, -32644(GP)
9D0077FC  2484FFF8   ADDIU A0, A0, -8
9D007800  25EF0008   ADDIU T7, T7, 8
9D007804  304200FF   ANDI V0, V0, 255
9D007808  AF84807C   SW A0, -32644(GP)
9D007828  00401821   ADDU V1, V0, ZERO
9D007844  00800008   JR A0
9D007848  00403821   ADDU A3, V0, ZERO
9D00CC20  0009C042   SRL T8, T1, 1
9D00CC24  31290001   ANDI T1, T1, 1
9D00FD44  00401821   ADDU V1, V0, ZERO
9D00FD48  7C042420   SEB A0, A0
9D00FD4C  7C094C20   SEB T1, T1
9D00FD50  00403821   ADDU A3, V0, ZERO
9D00FD54  8FAB0018   LW T3, 24(SP)
9D00FD58  0B400176   J .L116
9D00FD5C  8FAE0014   LW T6, 20(SP)
9D00FD60  2406FF80   ADDIU A2, ZERO, -128
9D00FD64  00462024   AND A0, V0, A2
9D00FD68  35290020   ORI T1, T1, 32
1735:                         OPCODE_END
9D00780C  1880214A   BLEZ A0, 0x9D00FD38
9D007810  AE0F0054   SW T7, 84(S0)
9D007830  90840000   LBU A0, 0(A0)
9D007834  26520002   ADDIU S2, S2, 2
9D007838  00042080   SLL A0, A0, 2
9D00783C  02E42021   ADDU A0, S7, A0
9D007840  8C840000   LW A0, 0(A0)
1736:                
1737:                      OPCODE_BEGIN(45)  /* EOR $nn */
1738:                         EOR(3, ZERO_PAGE_BYTE);
9D001928  90420000   LBU V0, 0(V0)
9D00192C  8E0F0054   LW T7, 84(S0)
9D001930  8F848078   LW A0, -32648(GP)
9D001934  00821021   ADDU V0, A0, V0
9D001938  90420000   LBU V0, 0(V0)
9D00193C  8F84807C   LW A0, -32644(GP)
9D001940  2484FFFD   ADDIU A0, A0, -3
9D001944  25EF0003   ADDIU T7, T7, 3
9D001948  00621026   XOR V0, V1, V0
9D00194C  26530001   ADDIU S3, S2, 1
9D001950  304200FF   ANDI V0, V0, 255
9D001954  AF84807C   SW A0, -32644(GP)
9D001974  00401821   ADDU V1, V0, ZERO
9D001990  00800008   JR A0
9D001994  00403821   ADDU A3, V0, ZERO
9D00F530  00401821   ADDU V1, V0, ZERO
9D00F534  7C042420   SEB A0, A0
9D00F538  7C094C20   SEB T1, T1
9D00F53C  00403821   ADDU A3, V0, ZERO
9D00F540  8FAB0018   LW T3, 24(SP)
9D00F544  0B400176   J .L116
9D00F548  8FAE0014   LW T6, 20(SP)
9D00F54C  240BFF80   ADDIU T3, ZERO, -128
9D00F550  004B2024   AND A0, V0, T3
9D00F554  35290020   ORI T1, T1, 32
1739:                         OPCODE_END
9D001958  188036F2   BLEZ A0, 0x9D00F524
9D00195C  AE0F0054   SW T7, 84(S0)
9D00197C  90840000   LBU A0, 0(A0)
9D001980  26520002   ADDIU S2, S2, 2
9D001984  00042080   SLL A0, A0, 2
9D001988  02E42021   ADDU A0, S7, A0
9D00198C  8C840000   LW A0, 0(A0)
1740:                
1741:                      OPCODE_BEGIN(46)  /* LSR $nn */
1742:                         LSR(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D0019B0  90420000   LBU V0, 0(V0)
9D0019B4  8E0F0054   LW T7, 84(S0)
9D0019B8  8F858078   LW A1, -32648(GP)
9D0019BC  00A22821   ADDU A1, A1, V0
9D0019C0  90A90000   LBU T1, 0(A1)
9D0019C4  8F84807C   LW A0, -32644(GP)
9D0019C8  2484FFFB   ADDIU A0, A0, -5
9D0019CC  25EF0005   ADDIU T7, T7, 5
9D0019D0  00091042   SRL V0, T1, 1
9D0019D4  26530001   ADDIU S3, S2, 1
9D0019D8  31290001   ANDI T1, T1, 1
9D0019DC  A0A20000   SB V0, 0(A1)
9D0019E0  AF84807C   SW A0, -32644(GP)
9D001A18  00800008   JR A0
9D001A1C  00403821   ADDU A3, V0, ZERO
9D0101FC  00403821   ADDU A3, V0, ZERO
9D010200  8FAB0018   LW T3, 24(SP)
9D010204  0B400176   J .L116
9D010208  8FAE0014   LW T6, 20(SP)
9D01020C  240BFF80   ADDIU T3, ZERO, -128
9D010210  004B2024   AND A0, V0, T3
9D010214  35290020   ORI T1, T1, 32
1743:                         OPCODE_END
9D0019E4  18803A02   BLEZ A0, 0x9D0101F0
9D0019E8  AE0F0054   SW T7, 84(S0)
9D001A00  26520002   ADDIU S2, S2, 2
9D001A08  90840000   LBU A0, 0(A0)
9D001A0C  00042080   SLL A0, A0, 2
9D001A10  02E42021   ADDU A0, S7, A0
9D001A14  8C840000   LW A0, 0(A0)
1744:                
1745:                      OPCODE_BEGIN(47)  /* SRE $nn */
1746:                         SRE(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D001A38  90420000   LBU V0, 0(V0)
9D001A3C  8E0F0054   LW T7, 84(S0)
9D001A40  8F858078   LW A1, -32648(GP)
9D001A44  00A22821   ADDU A1, A1, V0
9D001A48  90A90000   LBU T1, 0(A1)
9D001A4C  8F84807C   LW A0, -32644(GP)
9D001A50  2484FFFB   ADDIU A0, A0, -5
9D001A54  25EF0005   ADDIU T7, T7, 5
9D001A58  00093842   SRL A3, T1, 1
9D001A5C  00E31026   XOR V0, A3, V1
9D001A60  26530001   ADDIU S3, S2, 1
9D001A64  31290001   ANDI T1, T1, 1
9D001A68  A0A70000   SB A3, 0(A1)
9D001A6C  304200FF   ANDI V0, V0, 255
9D001A70  AF84807C   SW A0, -32644(GP)
9D001A90  00401821   ADDU V1, V0, ZERO
9D001AAC  00800008   JR A0
9D001AB0  00403821   ADDU A3, V0, ZERO
9D00FCD8  00401821   ADDU V1, V0, ZERO
9D00FCDC  7C042420   SEB A0, A0
9D00FCE0  7C094C20   SEB T1, T1
9D00FCE4  00403821   ADDU A3, V0, ZERO
9D00FCE8  8FAB0018   LW T3, 24(SP)
9D00FCEC  0B400176   J .L116
9D00FCF0  8FAE0014   LW T6, 20(SP)
9D00FCF4  7C023004   INS V0, ZERO, 0, 7
9D00FCF8  35290020   ORI T1, T1, 32
9D00FCFC  7C022420   SEB A0, V0
9D00FD00  7C094C20   SEB T1, T1
9D00FD04  8FAB0018   LW T3, 24(SP)
9D00FD08  0B400176   J .L116
9D00FD0C  8FAE0014   LW T6, 20(SP)
9D00FD10  240BFF80   ADDIU T3, ZERO, -128
9D00FD14  004B2024   AND A0, V0, T3
9D00FD18  35290020   ORI T1, T1, 32
1747:                         OPCODE_END
9D001A74  18803895   BLEZ A0, 0x9D00FCCC
9D001A78  AE0F0054   SW T7, 84(S0)
9D001A98  90840000   LBU A0, 0(A0)
9D001A9C  26520002   ADDIU S2, S2, 2
9D001AA0  00042080   SLL A0, A0, 2
9D001AA4  02E42021   ADDU A0, S7, A0
9D001AA8  8C840000   LW A0, 0(A0)
1748:                
1749:                      OPCODE_BEGIN(48)  /* PHA */
1750:                         PHA();
9D007D80  8E0F0054   LW T7, 84(S0)
9D007D84  26D8FFFF   ADDIU T8, S6, -1
9D007D88  8F84807C   LW A0, -32644(GP)
9D007D8C  2484FFFD   ADDIU A0, A0, -3
9D007D90  8F858074   LW A1, -32652(GP)
9D007D94  00B62821   ADDU A1, A1, S6
9D007D98  25EF0003   ADDIU T7, T7, 3
9D007D9C  330C00FF   ANDI T4, T8, 255
9D007DA0  A0A30000   SB V1, 0(A1)
9D007DA4  AF84807C   SW A0, -32644(GP)
9D007DC4  0180B021   ADDU S6, T4, ZERO
9D010244  0180B021   ADDU S6, T4, ZERO
1751:                         OPCODE_END
9D007DA8  18802122   BLEZ A0, 0x9D010234
9D007DAC  AE0F0054   SW T7, 84(S0)
9D007DCC  90840000   LBU A0, 0(A0)
9D007DD0  00042080   SLL A0, A0, 2
9D007DD4  02E42021   ADDU A0, S7, A0
9D007DD8  8C840000   LW A0, 0(A0)
9D007DDC  00800008   JR A0
9D007DE0  26520001   ADDIU S2, S2, 1
9D010248  02409821   ADDU S3, S2, ZERO
9D01024C  8FAB0018   LW T3, 24(SP)
9D010250  0B400176   J .L116
9D010254  8FAE0014   LW T6, 20(SP)
9D010258  2408FF80   ADDIU T0, ZERO, -128
9D01025C  00482024   AND A0, V0, T0
9D010260  35290020   ORI T1, T1, 32
1752:                
1753:                      OPCODE_BEGIN(49)  /* EOR #$nn */
1754:                         EOR(2, IMMEDIATE_BYTE);
9D005EFC  8E0F0054   LW T7, 84(S0)
9D005F00  90420000   LBU V0, 0(V0)
9D005F04  8F84807C   LW A0, -32644(GP)
9D005F08  2484FFFE   ADDIU A0, A0, -2
9D005F0C  25EF0002   ADDIU T7, T7, 2
9D005F10  00621026   XOR V0, V1, V0
9D005F14  26530001   ADDIU S3, S2, 1
9D005F18  304200FF   ANDI V0, V0, 255
9D005F1C  AF84807C   SW A0, -32644(GP)
9D005F3C  00401821   ADDU V1, V0, ZERO
9D005F58  00800008   JR A0
9D005F5C  00403821   ADDU A3, V0, ZERO
9D01055C  00401821   ADDU V1, V0, ZERO
9D010560  7C042420   SEB A0, A0
9D010564  7C094C20   SEB T1, T1
9D010568  00403821   ADDU A3, V0, ZERO
9D01056C  8FAB0018   LW T3, 24(SP)
9D010570  0B400176   J .L116
9D010574  8FAE0014   LW T6, 20(SP)
9D010578  7C023004   INS V0, ZERO, 0, 7
9D01057C  35290020   ORI T1, T1, 32
9D010580  7C022420   SEB A0, V0
9D010584  7C094C20   SEB T1, T1
9D010588  8FAB0018   LW T3, 24(SP)
9D01058C  0B400176   J .L116
9D010590  8FAE0014   LW T6, 20(SP)
9D010594  7C023004   INS V0, ZERO, 0, 7
9D010598  35290020   ORI T1, T1, 32
9D01059C  7C022420   SEB A0, V0
9D0105A0  7C094C20   SEB T1, T1
9D0105A4  8FAB0018   LW T3, 24(SP)
9D0105A8  0B400176   J .L116
9D0105AC  8FAE0014   LW T6, 20(SP)
9D0105B0  2408FF80   ADDIU T0, ZERO, -128
9D0105B4  00482024   AND A0, V0, T0
9D0105B8  35290020   ORI T1, T1, 32
1755:                         OPCODE_END
9D005F20  1880298B   BLEZ A0, 0x9D010550
9D005F24  AE0F0054   SW T7, 84(S0)
9D005F44  90840000   LBU A0, 0(A0)
9D005F48  26520002   ADDIU S2, S2, 2
9D005F4C  00042080   SLL A0, A0, 2
9D005F50  02E42021   ADDU A0, S7, A0
9D005F54  8C840000   LW A0, 0(A0)
1756:                
1757:                      OPCODE_BEGIN(4A)  /* LSR A */
1758:                         LSR_A();
9D0088E8  8E0F0054   LW T7, 84(S0)
9D0088EC  30690001   ANDI T1, V1, 1
9D0088F0  8F84807C   LW A0, -32644(GP)
9D0088F4  2484FFFE   ADDIU A0, A0, -2
9D0088F8  25EF0002   ADDIU T7, T7, 2
9D0088FC  7C623840   EXT V0, V1, 1, 8
9D008900  AF84807C   SW A0, -32644(GP)
9D008920  00401821   ADDU V1, V0, ZERO
9D00893C  00800008   JR A0
9D008940  00403821   ADDU A3, V0, ZERO
9D010264  00401821   ADDU V1, V0, ZERO
9D010268  7C042420   SEB A0, A0
9D01026C  7C094C20   SEB T1, T1
9D010274  00403821   ADDU A3, V0, ZERO
9D010278  8FAB0018   LW T3, 24(SP)
9D01027C  0B400176   J .L116
9D010280  8FAE0014   LW T6, 20(SP)
9D010284  004E2024   AND A0, V0, T6
9D010288  35290020   ORI T1, T1, 32
1759:                         OPCODE_END
9D008904  18801E54   BLEZ A0, 0x9D010258
9D008908  AE0F0054   SW T7, 84(S0)
9D008928  90840000   LBU A0, 0(A0)
9D00892C  26520001   ADDIU S2, S2, 1
9D008930  00042080   SLL A0, A0, 2
9D008934  02E42021   ADDU A0, S7, A0
9D008938  8C840000   LW A0, 0(A0)
9D010270  02409821   ADDU S3, S2, ZERO
1760:                
1761:                      OPCODE_BEGIN(4B)  /* ASR #$nn */
1762:                         ASR(2, IMMEDIATE_BYTE);
9D007DFC  8E0F0054   LW T7, 84(S0)
9D007E00  90420000   LBU V0, 0(V0)
9D007E04  8F84807C   LW A0, -32644(GP)
9D007E08  2484FFFE   ADDIU A0, A0, -2
9D007E0C  25EF0002   ADDIU T7, T7, 2
9D007E10  00621024   AND V0, V1, V0
9D007E14  26530001   ADDIU S3, S2, 1
9D007E18  30490001   ANDI T1, V0, 1
9D007E1C  00021042   SRL V0, V0, 1
9D007E20  AF84807C   SW A0, -32644(GP)
9D007E40  00401821   ADDU V1, V0, ZERO
9D007E5C  00800008   JR A0
9D007E60  00403821   ADDU A3, V0, ZERO
9D010A8C  00401821   ADDU V1, V0, ZERO
9D010A90  7C094C20   SEB T1, T1
9D010A94  00403821   ADDU A3, V0, ZERO
1763:                         OPCODE_END
9D007E24  18802318   BLEZ A0, 0x9D010A88
9D007E28  AE0F0054   SW T7, 84(S0)
9D007E48  90840000   LBU A0, 0(A0)
9D007E4C  26520002   ADDIU S2, S2, 2
9D007E50  00042080   SLL A0, A0, 2
9D007E54  02E42021   ADDU A0, S7, A0
9D007E58  8C840000   LW A0, 0(A0)
9D010A98  00002021   ADDU A0, ZERO, ZERO
9D010A9C  8FAB0018   LW T3, 24(SP)
9D010AA0  0B400176   J .L116
9D010AA4  8FAE0014   LW T6, 20(SP)
9D010AA8  2405FF80   ADDIU A1, ZERO, -128
9D010AAC  00452024   AND A0, V0, A1
9D010AB0  35290020   ORI T1, T1, 32
9D010AB4  7C042420   SEB A0, A0
9D010AB8  7C094C20   SEB T1, T1
1764:                
1765:                      OPCODE_BEGIN(4C)  /* JMP $nnnn */
1766:                         JMP_ABSOLUTE();
9D008964  8E0F0054   LW T7, 84(S0)
9D008974  8F84807C   LW A0, -32644(GP)
9D008978  2484FFFD   ADDIU A0, A0, -3
9D008980  25EF0003   ADDIU T7, T7, 3
9D008988  AF84807C   SW A0, -32644(GP)
1767:                         OPCODE_END
9D00898C  18801C14   BLEZ A0, 0x9D00F9E0
9D008990  AE0F0054   SW T7, 84(S0)
9D0089AC  90840000   LBU A0, 0(A0)
9D0089B0  00042080   SLL A0, A0, 2
9D0089B4  02E42021   ADDU A0, S7, A0
9D0089B8  8C840000   LW A0, 0(A0)
9D0089BC  00800008   JR A0
9D0089C0  26720001   ADDIU S2, S3, 1
1768:                
1769:                      OPCODE_BEGIN(4D)  /* EOR $nnnn */
1770:                         EOR(4, ABSOLUTE_BYTE);
9D003C08  8E0F0054   LW T7, 84(S0)
9D003C0C  00431026   XOR V0, V0, V1
9D003C10  8F84807C   LW A0, -32644(GP)
9D003C14  2484FFFC   ADDIU A0, A0, -4
9D003C18  25EF0004   ADDIU T7, T7, 4
9D003C1C  304200FF   ANDI V0, V0, 255
9D003C20  AF84807C   SW A0, -32644(GP)
9D003C40  00401821   ADDU V1, V0, ZERO
9D003C5C  00800008   JR A0
9D003C60  00403821   ADDU A3, V0, ZERO
9D00F7B0  00401821   ADDU V1, V0, ZERO
9D00F7B4  7C042420   SEB A0, A0
9D00F7B8  7C094C20   SEB T1, T1
9D00F7BC  00403821   ADDU A3, V0, ZERO
9D00F7C0  8FAB0018   LW T3, 24(SP)
9D00F7C4  0B400176   J .L116
9D00F7C8  8FAE0014   LW T6, 20(SP)
9D00F7CC  2408FF80   ADDIU T0, ZERO, -128
9D00F7D0  00482024   AND A0, V0, T0
9D00F7D4  35290020   ORI T1, T1, 32
9D00F7D8  7C042420   SEB A0, A0
9D00F7DC  7C094C20   SEB T1, T1
1771:                         OPCODE_END
9D003C24  18802EDF   BLEZ A0, 0x9D00F7A4
9D003C28  AE0F0054   SW T7, 84(S0)
9D003C48  90840000   LBU A0, 0(A0)
9D003C4C  26520003   ADDIU S2, S2, 3
9D003C50  00042080   SLL A0, A0, 2
9D003C54  02E42021   ADDU A0, S7, A0
9D003C58  8C840000   LW A0, 0(A0)
1772:                
1773:                      OPCODE_BEGIN(4E)  /* LSR $nnnn */
1774:                         LSR(6, ABSOLUTE, mem_writebyte, addr);
9D008438  30490001   ANDI T1, V0, 1
9D008490  8E0F0054   LW T7, 84(S0)
9D008494  8F84807C   LW A0, -32644(GP)
9D008498  2484FFFA   ADDIU A0, A0, -6
9D00849C  25EF0006   ADDIU T7, T7, 6
9D0084A0  AF84807C   SW A0, -32644(GP)
9D00CC4C  00091042   SRL V0, T1, 1
9D00CC50  31290001   ANDI T1, T1, 1
1775:                         OPCODE_END
9D0084A4  1880226C   BLEZ A0, 0x9D010E58
9D0084A8  AE0F0054   SW T7, 84(S0)
9D0084C0  26520003   ADDIU S2, S2, 3
9D0084C8  90840000   LBU A0, 0(A0)
9D0084CC  00042080   SLL A0, A0, 2
9D0084D0  02E42021   ADDU A0, S7, A0
9D0084D4  8C840000   LW A0, 0(A0)
9D0084D8  00800008   JR A0
9D0084DC  00403821   ADDU A3, V0, ZERO
9D010E6C  00403821   ADDU A3, V0, ZERO
9D010E70  8FAB0018   LW T3, 24(SP)
9D010E74  0B400176   J .L116
9D010E78  8FAE0014   LW T6, 20(SP)
9D010E7C  2408FF80   ADDIU T0, ZERO, -128
9D010E80  00482024   AND A0, V0, T0
9D010E84  35290020   ORI T1, T1, 32
1776:                
1777:                      OPCODE_BEGIN(4F)  /* SRE $nnnn */
1778:                         SRE(6, ABSOLUTE, mem_writebyte, addr);
9D008248  30490001   ANDI T1, V0, 1
9D00824C  7C583840   EXT T8, V0, 1, 8
9D0082A4  8E0F0054   LW T7, 84(S0)
9D0082A8  03031026   XOR V0, T8, V1
9D0082AC  8F84807C   LW A0, -32644(GP)
9D0082B0  2484FFFA   ADDIU A0, A0, -6
9D0082B4  25EF0006   ADDIU T7, T7, 6
9D0082B8  304200FF   ANDI V0, V0, 255
9D0082BC  AF84807C   SW A0, -32644(GP)
9D0082DC  00401821   ADDU V1, V0, ZERO
9D0082F8  00800008   JR A0
9D0082FC  00403821   ADDU A3, V0, ZERO
9D00CC88  0009C042   SRL T8, T1, 1
9D00CC8C  31290001   ANDI T1, T1, 1
9D010CCC  00401821   ADDU V1, V0, ZERO
9D010CD0  7C042420   SEB A0, A0
9D010CD4  7C094C20   SEB T1, T1
9D010CD8  00403821   ADDU A3, V0, ZERO
9D010CDC  8FAB0018   LW T3, 24(SP)
9D010CE0  0B400176   J .L116
9D010CE4  8FAE0014   LW T6, 20(SP)
9D010CE8  2406FF80   ADDIU A2, ZERO, -128
9D010CEC  00462024   AND A0, V0, A2
9D010CF0  35290020   ORI T1, T1, 32
1779:                         OPCODE_END
9D0082C0  1880227F   BLEZ A0, 0x9D010CC0
9D0082C4  AE0F0054   SW T7, 84(S0)
9D0082E4  90840000   LBU A0, 0(A0)
9D0082E8  26520003   ADDIU S2, S2, 3
9D0082EC  00042080   SLL A0, A0, 2
9D0082F0  02E42021   ADDU A0, S7, A0
9D0082F4  8C840000   LW A0, 0(A0)
1780:                
1781:                      OPCODE_BEGIN(50)  /* BVC $nnnn */
1782:                         BVC();
9D008300  55A01096   BNEL T5, ZERO, 0x9D00C55C
9D008304  8E0F0054   LW T7, 84(S0)
9D00831C  26520001   ADDIU S2, S2, 1
9D008324  80930000   LB S3, 0(A0)
9D008328  324400FF   ANDI A0, S2, 255
9D00832C  02642021   ADDU A0, S3, A0
9D008330  30840100   ANDI A0, A0, 256
9D008334  1480130B   BNE A0, ZERO, 0x9D00CF64
9D008338  8EAF0054   LW T7, 84(S5)
9D00833C  8F84807C   LW A0, -32644(GP)
9D008340  2484FFFD   ADDIU A0, A0, -3
9D008344  25EF0003   ADDIU T7, T7, 3
9D008348  AF84807C   SW A0, -32644(GP)
9D00834C  AE0F0054   SW T7, 84(S0)
9D008350  02729821   ADDU S3, S3, S2
9D00C55C  26530001   ADDIU S3, S2, 1
9D00C560  8F84807C   LW A0, -32644(GP)
9D00C564  2484FFFE   ADDIU A0, A0, -2
9D00C568  25EF0002   ADDIU T7, T7, 2
9D00C56C  AF84807C   SW A0, -32644(GP)
9D00C570  0B4020D5   J 0x9D008354
9D00C574  AE0F0054   SW T7, 84(S0)
9D00CF64  8F84807C   LW A0, -32644(GP)
9D00CF68  2484FFFF   ADDIU A0, A0, -1
9D00CF6C  0B4020D0   J 0x9D008340
9D00CF70  25EF0001   ADDIU T7, T7, 1
1783:                         OPCODE_END
9D008354  58801E0A   BLEZL A0, 0x9D00FB80
9D008358  7C023004   INS V0, ZERO, 0, 7
9D008374  90840000   LBU A0, 0(A0)
9D008378  00042080   SLL A0, A0, 2
9D00837C  02E42021   ADDU A0, S7, A0
9D008380  8C840000   LW A0, 0(A0)
9D008384  00800008   JR A0
9D008388  26720001   ADDIU S2, S3, 1
1784:                
1785:                      OPCODE_BEGIN(51)  /* EOR ($nn),Y */
1786:                         EOR(5, INDIR_Y_BYTE_READ);
9D0074D8  00F43821   ADDU A3, A3, S4
9D0074DC  30E4FFFF   ANDI A0, A3, -1
9D0074E0  308200FF   ANDI V0, A0, 255
9D0074E4  0054102B   SLTU V0, V0, S4
9D0074E8  10400007   BEQ V0, ZERO, .LBB4703
9D0074EC  26530001   ADDIU S3, S2, 1
9D0074F0  8EA20054   LW V0, 84(S5)
9D0074F4  8F8F807C   LW T7, -32644(GP)
9D0074F8  25EFFFFF   ADDIU T7, T7, -1
9D0074FC  24420001   ADDIU V0, V0, 1
9D007500  AF8F807C   SW T7, -32644(GP)
9D007504  AEA20054   SW V0, 84(S5)
9D007578  8E0F0054   LW T7, 84(S0)
9D00757C  00431026   XOR V0, V0, V1
9D007580  8F84807C   LW A0, -32644(GP)
9D007584  2484FFFB   ADDIU A0, A0, -5
9D007588  25EF0005   ADDIU T7, T7, 5
9D00758C  304200FF   ANDI V0, V0, 255
9D007590  AF84807C   SW A0, -32644(GP)
9D0075B0  00401821   ADDU V1, V0, ZERO
9D0075CC  00800008   JR A0
9D0075D0  00403821   ADDU A3, V0, ZERO
9D010BA4  00401821   ADDU V1, V0, ZERO
9D010BA8  7C042420   SEB A0, A0
9D010BAC  7C094C20   SEB T1, T1
9D010BB0  00403821   ADDU A3, V0, ZERO
9D010BB4  8FAB0018   LW T3, 24(SP)
9D010BB8  0B400176   J .L116
9D010BBC  8FAE0014   LW T6, 20(SP)
1787:                         OPCODE_END
9D007594  18802580   BLEZ A0, 0x9D010B98
9D007598  AE0F0054   SW T7, 84(S0)
9D0075B8  90840000   LBU A0, 0(A0)
9D0075BC  26520002   ADDIU S2, S2, 2
9D0075C0  00042080   SLL A0, A0, 2
9D0075C4  02E42021   ADDU A0, S7, A0
9D0075C8  8C840000   LW A0, 0(A0)
1788:                
1789:                      OPCODE_BEGIN(53)  /* SRE ($nn),Y */
1790:                         SRE(8, INDIR_Y, mem_writebyte, addr);
9D008D1C  0314C021   ADDU T8, T8, S4
9D008D20  330FFFFF   ANDI T7, T8, -1
9D008D9C  30490001   ANDI T1, V0, 1
9D008DF4  8E0F0054   LW T7, 84(S0)
9D008DF8  00431026   XOR V0, V0, V1
9D008DFC  8F84807C   LW A0, -32644(GP)
9D008E00  2484FFF8   ADDIU A0, A0, -8
9D008E04  25EF0008   ADDIU T7, T7, 8
9D008E08  304200FF   ANDI V0, V0, 255
9D008E0C  AF84807C   SW A0, -32644(GP)
9D008E2C  00401821   ADDU V1, V0, ZERO
9D008E48  00800008   JR A0
9D008E4C  00403821   ADDU A3, V0, ZERO
9D00CB38  00091042   SRL V0, T1, 1
9D00CB3C  31290001   ANDI T1, T1, 1
9D010E3C  00401821   ADDU V1, V0, ZERO
9D010E40  7C042420   SEB A0, A0
9D010E44  7C094C20   SEB T1, T1
9D010E48  00403821   ADDU A3, V0, ZERO
9D010E4C  8FAB0018   LW T3, 24(SP)
9D010E50  0B400176   J .L116
9D010E54  8FAE0014   LW T6, 20(SP)
9D010E58  2405FF80   ADDIU A1, ZERO, -128
9D010E5C  00452024   AND A0, V0, A1
9D010E60  35290020   ORI T1, T1, 32
9D010E64  7C042420   SEB A0, A0
9D010E68  7C094C20   SEB T1, T1
1791:                         OPCODE_END
9D008E10  18802007   BLEZ A0, 0x9D010E30
9D008E14  AE0F0054   SW T7, 84(S0)
9D008E34  90840000   LBU A0, 0(A0)
9D008E38  26520002   ADDIU S2, S2, 2
9D008E3C  00042080   SLL A0, A0, 2
9D008E40  02E42021   ADDU A0, S7, A0
9D008E44  8C840000   LW A0, 0(A0)
1792:                
1793:                      OPCODE_BEGIN(55)  /* EOR $nn,X */
1794:                         EOR(4, ZP_IND_X_BYTE);
9D008B44  90420000   LBU V0, 0(V0)
9D008B48  8E0F0054   LW T7, 84(S0)
9D008B4C  01421021   ADDU V0, T2, V0
9D008B50  304200FF   ANDI V0, V0, 255
9D008B54  8F848078   LW A0, -32648(GP)
9D008B58  00821021   ADDU V0, A0, V0
9D008B5C  90420000   LBU V0, 0(V0)
9D008B60  8F84807C   LW A0, -32644(GP)
9D008B64  2484FFFC   ADDIU A0, A0, -4
9D008B68  25EF0004   ADDIU T7, T7, 4
9D008B6C  00431026   XOR V0, V0, V1
9D008B70  26530001   ADDIU S3, S2, 1
9D008B74  304200FF   ANDI V0, V0, 255
9D008B78  AF84807C   SW A0, -32644(GP)
9D008B98  00401821   ADDU V1, V0, ZERO
9D008BB4  00800008   JR A0
9D008BB8  00403821   ADDU A3, V0, ZERO
9D00F6AC  00401821   ADDU V1, V0, ZERO
9D00F6B0  7C042420   SEB A0, A0
9D00F6B4  7C094C20   SEB T1, T1
9D00F6B8  00403821   ADDU A3, V0, ZERO
9D00F6BC  8FAB0018   LW T3, 24(SP)
9D00F6C0  0B400176   J .L116
9D00F6C4  8FAE0014   LW T6, 20(SP)
9D00F6C8  2406FF80   ADDIU A2, ZERO, -128
9D00F6CC  00462024   AND A0, V0, A2
9D00F6D0  35290020   ORI T1, T1, 32
1795:                         OPCODE_END
9D008B7C  18801AC8   BLEZ A0, 0x9D00F6A0
9D008B80  AE0F0054   SW T7, 84(S0)
9D008BA0  90840000   LBU A0, 0(A0)
9D008BA4  26520002   ADDIU S2, S2, 2
9D008BA8  00042080   SLL A0, A0, 2
9D008BAC  02E42021   ADDU A0, S7, A0
9D008BB0  8C840000   LW A0, 0(A0)
1796:                
1797:                      OPCODE_BEGIN(56)  /* LSR $nn,X */
1798:                         LSR(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D008BD4  90420000   LBU V0, 0(V0)
9D008BD8  8E0F0054   LW T7, 84(S0)
9D008BDC  01421021   ADDU V0, T2, V0
9D008BE0  304200FF   ANDI V0, V0, 255
9D008BE4  8F858078   LW A1, -32648(GP)
9D008BE8  00A22821   ADDU A1, A1, V0
9D008BEC  90A90000   LBU T1, 0(A1)
9D008BF0  8F84807C   LW A0, -32644(GP)
9D008BF4  2484FFFA   ADDIU A0, A0, -6
9D008BF8  25EF0006   ADDIU T7, T7, 6
9D008BFC  00091042   SRL V0, T1, 1
9D008C00  26530001   ADDIU S3, S2, 1
9D008C04  31290001   ANDI T1, T1, 1
9D008C08  A0A20000   SB V0, 0(A1)
9D008C0C  AF84807C   SW A0, -32644(GP)
9D008C44  00800008   JR A0
9D008C48  00403821   ADDU A3, V0, ZERO
9D00FFF8  00403821   ADDU A3, V0, ZERO
9D00FFFC  8FAB0018   LW T3, 24(SP)
9D010000  0B400176   J .L116
9D010004  8FAE0014   LW T6, 20(SP)
9D010008  2408FF80   ADDIU T0, ZERO, -128
9D01000C  00482024   AND A0, V0, T0
9D010010  35290020   ORI T1, T1, 32
1799:                         OPCODE_END
9D008C10  18801CF6   BLEZ A0, 0x9D00FFEC
9D008C14  AE0F0054   SW T7, 84(S0)
9D008C2C  26520002   ADDIU S2, S2, 2
9D008C34  90840000   LBU A0, 0(A0)
9D008C38  00042080   SLL A0, A0, 2
9D008C3C  02E42021   ADDU A0, S7, A0
9D008C40  8C840000   LW A0, 0(A0)
1800:                
1801:                      OPCODE_BEGIN(57)  /* SRE $nn,X */
1802:                         SRE(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D002F9C  90420000   LBU V0, 0(V0)
9D002FA0  8E0F0054   LW T7, 84(S0)
9D002FA4  01421021   ADDU V0, T2, V0
9D002FA8  304200FF   ANDI V0, V0, 255
9D002FAC  8F858078   LW A1, -32648(GP)
9D002FB0  00A22821   ADDU A1, A1, V0
9D002FB4  90A90000   LBU T1, 0(A1)
9D002FB8  8F84807C   LW A0, -32644(GP)
9D002FBC  2484FFFA   ADDIU A0, A0, -6
9D002FC0  25EF0006   ADDIU T7, T7, 6
9D002FC4  00093842   SRL A3, T1, 1
9D002FC8  00E31026   XOR V0, A3, V1
9D002FCC  26530001   ADDIU S3, S2, 1
9D002FD0  31290001   ANDI T1, T1, 1
9D002FD4  A0A70000   SB A3, 0(A1)
9D002FD8  304200FF   ANDI V0, V0, 255
9D002FDC  AF84807C   SW A0, -32644(GP)
9D002FFC  00401821   ADDU V1, V0, ZERO
9D003018  00800008   JR A0
9D00301C  00403821   ADDU A3, V0, ZERO
9D00E978  02409821   ADDU S3, S2, ZERO
9D00E97C  8FAB0018   LW T3, 24(SP)
9D00E980  0B400176   J .L116
9D00E984  8FAE0014   LW T6, 20(SP)
9D010E88  00401821   ADDU V1, V0, ZERO
9D010E8C  7C042420   SEB A0, A0
9D010E90  7C094C20   SEB T1, T1
9D010E94  00403821   ADDU A3, V0, ZERO
9D010E98  8FAB0018   LW T3, 24(SP)
9D010E9C  0B400176   J .L116
9D010EA0  8FAE0014   LW T6, 20(SP)
9D010EA4  240BFF80   ADDIU T3, ZERO, -128
9D010EA8  004B2024   AND A0, V0, T3
9D010EAC  35290020   ORI T1, T1, 32
1803:                         OPCODE_END
9D002FE0  188037A6   BLEZ A0, 0x9D010E7C
9D002FE4  AE0F0054   SW T7, 84(S0)
9D003004  90840000   LBU A0, 0(A0)
9D003008  26520002   ADDIU S2, S2, 2
9D00300C  00042080   SLL A0, A0, 2
9D003010  02E42021   ADDU A0, S7, A0
9D003014  8C840000   LW A0, 0(A0)
1804:                
1805:                      OPCODE_BEGIN(58)  /* CLI */
1806:                         CLI();
9D008E50  8F85807C   LW A1, -32644(GP)
9D008E54  8E040054   LW A0, 84(S0)
9D008E58  92180052   LBU T8, 82(S0)
9D008E5C  24AEFFFE   ADDIU T6, A1, -2
9D008E60  248F0002   ADDIU T7, A0, 2
9D008E64  AF8E807C   SW T6, -32644(GP)
9D008E68  13000DB9   BEQ T8, ZERO, 0x9D00C550
9D008E6C  AE0F0054   SW T7, 84(S0)
9D008E70  19C016BC   BLEZ T6, 0x9D00E964
9D008E74  35380020   ORI T8, T1, 32
9D008E78  240BFF80   ADDIU T3, ZERO, -128
9D008E7C  004B9824   AND S3, V0, T3
9D008E80  7C139C20   SEB S3, S3
9D008E84  240F0040   ADDIU T7, ZERO, 64
9D008E88  8F8B8074   LW T3, -32652(GP)
9D008E8C  000D780A   MOVZ T7, ZERO, T5
9D008E90  240E0008   ADDIU T6, ZERO, 8
9D008E94  02789825   OR S3, S3, T8
9D008E98  26D9FFFE   ADDIU T9, S6, -2
9D008E9C  26D8FFFF   ADDIU T8, S6, -1
9D008EA0  8FA60014   LW A2, 20(SP)
9D008EA4  0006700A   MOVZ T6, ZERO, A2
9D008EA8  01F37825   OR T7, T7, S3
9D008EB0  333300FF   ANDI S3, T9, 255
9D008EB4  331800FF   ANDI T8, T8, 255
9D008EB8  24190002   ADDIU T9, ZERO, 2
9D008EBC  0007C80B   MOVN T9, ZERO, A3
9D008EC0  01CF7025   OR T6, T6, T7
9D008EC4  01764021   ADDU T0, T3, S6
9D008EC8  00127A02   SRL T7, S2, 8
9D008ECC  0178C021   ADDU T8, T3, T8
9D008ED0  01739821   ADDU S3, T3, S3
9D008ED4  032E7025   OR T6, T9, T6
9D008ED8  A10F0000   SB T7, 0(T0)
9D008EDC  A3120000   SB S2, 0(T8)
9D008EE0  A26E0000   SB T6, 0(S3)
9D008EEC  24A5FFF7   ADDIU A1, A1, -9
9D008EF0  24840009   ADDIU A0, A0, 9
9D008EF4  26CCFFFD   ADDIU T4, S6, -3
9D008EFC  A2A00052   SB ZERO, 82(S5)
9D008F00  319600FF   ANDI S6, T4, 255
9D008F08  AF85807C   SW A1, -32644(GP)
9D008F0C  AE040054   SW A0, 84(S0)
9D008F10  00807821   ADDU T7, A0, ZERO
9D008F14  00A02021   ADDU A0, A1, ZERO
9D008F18  241E0001   ADDIU FP, ZERO, 1
9D008F1C  AFA00018   SW ZERO, 24(SP)
9D00C550  01C02021   ADDU A0, T6, ZERO
9D00C554  0B4023C8   J 0x9D008F20
9D00C558  0000F021   ADDU FP, ZERO, ZERO
9D00E964  0000F021   ADDU FP, ZERO, ZERO
9D00E968  7C023004   INS V0, ZERO, 0, 7
9D00E96C  35290020   ORI T1, T1, 32
9D00E970  7C022420   SEB A0, V0
9D00E974  7C094C20   SEB T1, T1
1807:                         OPCODE_END
9D008F20  58801692   BLEZL A0, 0x9D00E96C
9D008F24  7C023004   INS V0, ZERO, 0, 7
9D008F40  90840000   LBU A0, 0(A0)
9D008F44  00042080   SLL A0, A0, 2
9D008F48  02E42021   ADDU A0, S7, A0
9D008F4C  8C840000   LW A0, 0(A0)
1808:                
1809:                      OPCODE_BEGIN(59)  /* EOR $nnnn,Y */
1810:                         EOR(4, ABS_IND_Y_BYTE_READ);
9D007F10  00F43821   ADDU A3, A3, S4
9D007F14  30E4FFFF   ANDI A0, A3, -1
9D007F18  308200FF   ANDI V0, A0, 255
9D007F1C  0054102B   SLTU V0, V0, S4
9D007F20  10400007   BEQ V0, ZERO, .LBB4871
9D007F24  26530002   ADDIU S3, S2, 2
9D007F28  8EA20054   LW V0, 84(S5)
9D007F2C  8F85807C   LW A1, -32644(GP)
9D007F30  24A5FFFF   ADDIU A1, A1, -1
9D007F34  24420001   ADDIU V0, V0, 1
9D007F38  AF85807C   SW A1, -32644(GP)
9D007F3C  AEA20054   SW V0, 84(S5)
9D007FB0  8E0F0054   LW T7, 84(S0)
9D007FB4  00431026   XOR V0, V0, V1
9D007FB8  8F84807C   LW A0, -32644(GP)
9D007FBC  2484FFFC   ADDIU A0, A0, -4
9D007FC0  25EF0004   ADDIU T7, T7, 4
9D007FC4  304200FF   ANDI V0, V0, 255
9D007FC8  AF84807C   SW A0, -32644(GP)
9D007FE8  00401821   ADDU V1, V0, ZERO
9D008004  00800008   JR A0
9D008008  00403821   ADDU A3, V0, ZERO
9D00FD1C  00401821   ADDU V1, V0, ZERO
9D00FD20  7C042420   SEB A0, A0
9D00FD24  7C094C20   SEB T1, T1
9D00FD28  00403821   ADDU A3, V0, ZERO
9D00FD2C  8FAB0018   LW T3, 24(SP)
9D00FD30  0B400176   J .L116
9D00FD34  8FAE0014   LW T6, 20(SP)
9D00FD38  240EFF80   ADDIU T6, ZERO, -128
9D00FD3C  004E2024   AND A0, V0, T6
9D00FD40  35290020   ORI T1, T1, 32
1811:                         OPCODE_END
9D007FCC  18801F50   BLEZ A0, 0x9D00FD10
9D007FD0  AE0F0054   SW T7, 84(S0)
9D007FF0  90840000   LBU A0, 0(A0)
9D007FF4  26520003   ADDIU S2, S2, 3
9D007FF8  00042080   SLL A0, A0, 2
9D007FFC  02E42021   ADDU A0, S7, A0
9D008000  8C840000   LW A0, 0(A0)
1812:                
1813:                      OPCODE_BEGIN(5B)  /* SRE $nnnn,Y */
1814:                         SRE(7, ABS_IND_Y, mem_writebyte, addr);
9D008F8C  0314C021   ADDU T8, T8, S4
9D008F90  330FFFFF   ANDI T7, T8, -1
9D00900C  30490001   ANDI T1, V0, 1
9D009064  8E0F0054   LW T7, 84(S0)
9D009068  00431026   XOR V0, V0, V1
9D00906C  8F84807C   LW A0, -32644(GP)
9D009070  2484FFF9   ADDIU A0, A0, -7
9D009074  25EF0007   ADDIU T7, T7, 7
9D009078  304200FF   ANDI V0, V0, 255
9D00907C  AF84807C   SW A0, -32644(GP)
9D00909C  00401821   ADDU V1, V0, ZERO
9D0090B8  00800008   JR A0
9D0090BC  00403821   ADDU A3, V0, ZERO
9D00CB94  00091042   SRL V0, T1, 1
9D00CB98  31290001   ANDI T1, T1, 1
9D00FACC  00401821   ADDU V1, V0, ZERO
9D00FAD0  7C042420   SEB A0, A0
9D00FAD4  7C094C20   SEB T1, T1
9D00FAD8  00403821   ADDU A3, V0, ZERO
9D00FADC  8FAB0018   LW T3, 24(SP)
9D00FAE0  0B400176   J .L116
9D00FAE4  8FAE0014   LW T6, 20(SP)
9D00FAE8  240EFF80   ADDIU T6, ZERO, -128
9D00FAEC  004E2024   AND A0, V0, T6
9D00FAF0  35290020   ORI T1, T1, 32
1815:                         OPCODE_END
9D009080  18801A8F   BLEZ A0, 0x9D00FAC0
9D009084  AE0F0054   SW T7, 84(S0)
9D0090A4  90840000   LBU A0, 0(A0)
9D0090A8  26520003   ADDIU S2, S2, 3
9D0090AC  00042080   SLL A0, A0, 2
9D0090B0  02E42021   ADDU A0, S7, A0
9D0090B4  8C840000   LW A0, 0(A0)
1816:                
1817:                      OPCODE_BEGIN(5D)  /* EOR $nnnn,X */
1818:                         EOR(4, ABS_IND_X_BYTE_READ);
9D007130  00EA3821   ADDU A3, A3, T2
9D007134  30E4FFFF   ANDI A0, A3, -1
9D007138  308200FF   ANDI V0, A0, 255
9D00713C  004A102B   SLTU V0, V0, T2
9D007140  10400007   BEQ V0, ZERO, .LBB4663
9D007144  26530002   ADDIU S3, S2, 2
9D007148  8EA20054   LW V0, 84(S5)
9D00714C  8F85807C   LW A1, -32644(GP)
9D007150  24A5FFFF   ADDIU A1, A1, -1
9D007154  24420001   ADDIU V0, V0, 1
9D007158  AF85807C   SW A1, -32644(GP)
9D00715C  AEA20054   SW V0, 84(S5)
9D0071D4  8E0F0054   LW T7, 84(S0)
9D0071D8  00431026   XOR V0, V0, V1
9D0071DC  8F84807C   LW A0, -32644(GP)
9D0071E0  2484FFFC   ADDIU A0, A0, -4
9D0071E4  25EF0004   ADDIU T7, T7, 4
9D0071E8  304200FF   ANDI V0, V0, 255
9D0071EC  AF84807C   SW A0, -32644(GP)
9D00720C  00401821   ADDU V1, V0, ZERO
9D007228  00800008   JR A0
9D00722C  00403821   ADDU A3, V0, ZERO
9D010374  00401821   ADDU V1, V0, ZERO
9D010378  7C042420   SEB A0, A0
9D01037C  7C094C20   SEB T1, T1
9D010380  00403821   ADDU A3, V0, ZERO
9D010384  8FAB0018   LW T3, 24(SP)
9D010388  0B400176   J .L116
9D01038C  8FAE0014   LW T6, 20(SP)
9D010390  2408FF80   ADDIU T0, ZERO, -128
9D010394  00482024   AND A0, V0, T0
9D010398  35290020   ORI T1, T1, 32
1819:                         OPCODE_END
9D0071F0  1880245D   BLEZ A0, 0x9D010368
9D0071F4  AE0F0054   SW T7, 84(S0)
9D007214  90840000   LBU A0, 0(A0)
9D007218  26520003   ADDIU S2, S2, 3
9D00721C  00042080   SLL A0, A0, 2
9D007220  02E42021   ADDU A0, S7, A0
9D007224  8C840000   LW A0, 0(A0)
1820:                
1821:                      OPCODE_BEGIN(5E)  /* LSR $nnnn,X */
1822:                         LSR(7, ABS_IND_X, mem_writebyte, addr);
9D009358  01EA7821   ADDU T7, T7, T2
9D00935C  31E7FFFF   ANDI A3, T7, -1
9D0093D8  30490001   ANDI T1, V0, 1
9D009430  8E0F0054   LW T7, 84(S0)
9D009434  8F84807C   LW A0, -32644(GP)
9D009438  2484FFF9   ADDIU A0, A0, -7
9D00943C  25EF0007   ADDIU T7, T7, 7
9D009440  AF84807C   SW A0, -32644(GP)
9D00CB20  00091042   SRL V0, T1, 1
9D00CB24  31290001   ANDI T1, T1, 1
1823:                         OPCODE_END
9D009444  188019D4   BLEZ A0, 0x9D00FB98
9D009448  AE0F0054   SW T7, 84(S0)
9D009460  26520003   ADDIU S2, S2, 3
9D009468  90840000   LBU A0, 0(A0)
9D00946C  00042080   SLL A0, A0, 2
9D009470  02E42021   ADDU A0, S7, A0
9D009474  8C840000   LW A0, 0(A0)
9D009478  00800008   JR A0
9D00947C  00403821   ADDU A3, V0, ZERO
9D00FBAC  00403821   ADDU A3, V0, ZERO
9D00FBB0  8FAB0018   LW T3, 24(SP)
9D00FBB4  0B400176   J .L116
9D00FBB8  8FAE0014   LW T6, 20(SP)
9D00FBBC  2406FF80   ADDIU A2, ZERO, -128
9D00FBC0  00462024   AND A0, V0, A2
9D00FBC4  35290020   ORI T1, T1, 32
1824:                
1825:                      OPCODE_BEGIN(5F)  /* SRE $nnnn,X */
1826:                         SRE(7, ABS_IND_X, mem_writebyte, addr);
9D0089F8  030AC021   ADDU T8, T8, T2
9D0089FC  330FFFFF   ANDI T7, T8, -1
9D008A78  30490001   ANDI T1, V0, 1
9D008AD0  8E0F0054   LW T7, 84(S0)
9D008AD4  00431026   XOR V0, V0, V1
9D008AD8  8F84807C   LW A0, -32644(GP)
9D008ADC  2484FFF9   ADDIU A0, A0, -7
9D008AE0  25EF0007   ADDIU T7, T7, 7
9D008AE4  304200FF   ANDI V0, V0, 255
9D008AE8  AF84807C   SW A0, -32644(GP)
9D008B08  00401821   ADDU V1, V0, ZERO
9D008B24  00800008   JR A0
9D008B28  00403821   ADDU A3, V0, ZERO
9D00CB54  00091042   SRL V0, T1, 1
9D00CB58  31290001   ANDI T1, T1, 1
9D0102DC  00401821   ADDU V1, V0, ZERO
9D0102E0  7C042420   SEB A0, A0
9D0102E4  7C094C20   SEB T1, T1
9D0102E8  00403821   ADDU A3, V0, ZERO
9D0102EC  8FAB0018   LW T3, 24(SP)
9D0102F0  0B400176   J .L116
9D0102F4  8FAE0014   LW T6, 20(SP)
9D0102F8  240EFF80   ADDIU T6, ZERO, -128
9D0102FC  004E2024   AND A0, V0, T6
9D010300  35290020   ORI T1, T1, 32
9D010304  7C042420   SEB A0, A0
9D010308  7C094C20   SEB T1, T1
1827:                         OPCODE_END
9D008AEC  18801DF8   BLEZ A0, 0x9D0102D0
9D008AF0  AE0F0054   SW T7, 84(S0)
9D008B10  90840000   LBU A0, 0(A0)
9D008B14  26520003   ADDIU S2, S2, 3
9D008B18  00042080   SLL A0, A0, 2
9D008B1C  02E42021   ADDU A0, S7, A0
9D008B20  8C840000   LW A0, 0(A0)
1828:                
1829:                      OPCODE_BEGIN(60)  /* RTS */
1830:                         RTS();
9D009480  8F848074   LW A0, -32652(GP)
9D009484  26C50002   ADDIU A1, S6, 2
9D009488  26CF0001   ADDIU T7, S6, 1
9D00948C  30B600FF   ANDI S6, A1, 255
9D009490  31EF00FF   ANDI T7, T7, 255
9D009494  00962821   ADDU A1, A0, S6
9D009498  008F2021   ADDU A0, A0, T7
9D00949C  90B20000   LBU S2, 0(A1)
9D0094A0  8E0F0054   LW T7, 84(S0)
9D0094A4  90850000   LBU A1, 0(A0)
9D0094A8  00129200   SLL S2, S2, 8
9D0094AC  8F84807C   LW A0, -32644(GP)
9D0094B0  2484FFFA   ADDIU A0, A0, -6
9D0094B4  02459025   OR S2, S2, A1
9D0094B8  25EF0006   ADDIU T7, T7, 6
9D0094BC  26530001   ADDIU S3, S2, 1
9D0094C0  AF84807C   SW A0, -32644(GP)
1831:                         OPCODE_END
9D0094C4  18801911   BLEZ A0, 0x9D00F90C
9D0094C8  AE0F0054   SW T7, 84(S0)
9D0094E4  90840000   LBU A0, 0(A0)
9D0094E8  00042080   SLL A0, A0, 2
9D0094EC  02E42021   ADDU A0, S7, A0
9D0094F0  8C840000   LW A0, 0(A0)
9D0094F4  00800008   JR A0
9D0094F8  26520002   ADDIU S2, S2, 2
1832:                
1833:                      OPCODE_BEGIN(61)  /* ADC ($nn,X) */
1834:                         ADC(6, INDIR_X_BYTE);
9D004CC8  90420000   LBU V0, 0(V0)
9D004CCC  01421021   ADDU V0, T2, V0
9D004D5C  00622021   ADDU A0, V1, V0
9D004D60  00894821   ADDU T1, A0, T1
9D004D64  8E0F0054   LW T7, 84(S0)
9D004D68  00436826   XOR T5, V0, V1
9D004D6C  312200FF   ANDI V0, T1, 255
9D004D70  000D6827   NOR T5, ZERO, T5
9D004D74  7C0D3004   INS T5, ZERO, 0, 7
9D004D78  00431826   XOR V1, V0, V1
9D004D7C  01A36824   AND T5, T5, V1
9D004D80  8F83807C   LW V1, -32644(GP)
9D004D84  2463FFFA   ADDIU V1, V1, -6
9D004D88  25EF0006   ADDIU T7, T7, 6
9D004D8C  7D290200   EXT T1, T1, 8, 1
9D004D90  31AD00FF   ANDI T5, T5, 255
9D004D94  AF83807C   SW V1, -32644(GP)
9D004DB4  00401821   ADDU V1, V0, ZERO
9D004DD0  00800008   JR A0
9D004DD4  00403821   ADDU A3, V0, ZERO
9D010630  00401821   ADDU V1, V0, ZERO
9D010634  7C042420   SEB A0, A0
9D010638  7C094C20   SEB T1, T1
9D01063C  00403821   ADDU A3, V0, ZERO
9D010640  8FAB0018   LW T3, 24(SP)
9D010644  0B400176   J .L116
9D010648  8FAE0014   LW T6, 20(SP)
9D01064C  2403FF80   ADDIU V1, ZERO, -128
9D010650  00432024   AND A0, V0, V1
9D010654  35290020   ORI T1, T1, 32
1835:                         OPCODE_END
9D004D98  18602E22   BLEZ V1, 0x9D010624
9D004D9C  AE0F0054   SW T7, 84(S0)
9D004DBC  90840000   LBU A0, 0(A0)
9D004DC0  26520002   ADDIU S2, S2, 2
9D004DC4  00042080   SLL A0, A0, 2
9D004DC8  02E42021   ADDU A0, S7, A0
9D004DCC  8C840000   LW A0, 0(A0)
1836:                
1837:                      OPCODE_BEGIN(63)  /* RRA ($nn,X) */
1838:                         RRA(8, INDIR_X, mem_writebyte, addr);
9D0090DC  90420000   LBU V0, 0(V0)
9D0090E0  01421021   ADDU V0, T2, V0
9D009174  00022042   SRL A0, V0, 1
9D009178  000949C0   SLL T1, T1, 7
9D009180  00892025   OR A0, A0, T1
9D009184  30490001   ANDI T1, V0, 1
9D0091D8  00622021   ADDU A0, V1, V0
9D0091DC  00894821   ADDU T1, A0, T1
9D0091E0  8E0F0054   LW T7, 84(S0)
9D0091E4  00436826   XOR T5, V0, V1
9D0091E8  312200FF   ANDI V0, T1, 255
9D0091EC  000D6827   NOR T5, ZERO, T5
9D0091F0  7C0D3004   INS T5, ZERO, 0, 7
9D0091F4  00431826   XOR V1, V0, V1
9D0091F8  01A36824   AND T5, T5, V1
9D0091FC  8F83807C   LW V1, -32644(GP)
9D009200  2463FFF8   ADDIU V1, V1, -8
9D009204  25EF0008   ADDIU T7, T7, 8
9D009208  7D293A00   EXT T1, T1, 8, 8
9D00920C  31AD00FF   ANDI T5, T5, 255
9D009210  AF83807C   SW V1, -32644(GP)
9D009230  00401821   ADDU V1, V0, ZERO
9D00924C  00800008   JR A0
9D009250  00403821   ADDU A3, V0, ZERO
9D00CB6C  000949C0   SLL T1, T1, 7
9D00CB70  00051042   SRL V0, A1, 1
9D00CB74  00491025   OR V0, V0, T1
9D00CB78  304200FF   ANDI V0, V0, 255
9D00CB7C  30A90001   ANDI T1, A1, 1
9D00FDB0  00401821   ADDU V1, V0, ZERO
9D00FDB4  7C042420   SEB A0, A0
9D00FDB8  7C094C20   SEB T1, T1
9D00FDBC  00403821   ADDU A3, V0, ZERO
9D00FDC0  8FAB0018   LW T3, 24(SP)
9D00FDC4  0B400176   J .L116
9D00FDC8  8FAE0014   LW T6, 20(SP)
9D00FDCC  240EFF80   ADDIU T6, ZERO, -128
9D00FDD0  004E2024   AND A0, V0, T6
9D00FDD4  35290020   ORI T1, T1, 32
9D00FDD8  7C042420   SEB A0, A0
9D00FDDC  7C094C20   SEB T1, T1
1839:                         OPCODE_END
9D009214  18601AE3   BLEZ V1, 0x9D00FDA4
9D009218  AE0F0054   SW T7, 84(S0)
9D009238  90840000   LBU A0, 0(A0)
9D00923C  26520002   ADDIU S2, S2, 2
9D009240  00042080   SLL A0, A0, 2
9D009244  02E42021   ADDU A0, S7, A0
9D009248  8C840000   LW A0, 0(A0)
1840:                
1841:                      OPCODE_BEGIN(65)  /* ADC $nn */
1842:                         ADC(3, ZERO_PAGE_BYTE);
9D008668  90420000   LBU V0, 0(V0)
9D00866C  8E0F0054   LW T7, 84(S0)
9D008670  8F848078   LW A0, -32648(GP)
9D008674  00821021   ADDU V0, A0, V0
9D008678  90420000   LBU V0, 0(V0)
9D00867C  8F84807C   LW A0, -32644(GP)
9D008680  2484FFFD   ADDIU A0, A0, -3
9D008684  25EF0003   ADDIU T7, T7, 3
9D008688  00622821   ADDU A1, V1, V0
9D00868C  00A94821   ADDU T1, A1, T1
9D008690  00436826   XOR T5, V0, V1
9D008694  312200FF   ANDI V0, T1, 255
9D008698  000D6827   NOR T5, ZERO, T5
9D00869C  7C0D3004   INS T5, ZERO, 0, 7
9D0086A0  00431826   XOR V1, V0, V1
9D0086A4  01A36824   AND T5, T5, V1
9D0086A8  26530001   ADDIU S3, S2, 1
9D0086AC  7D290200   EXT T1, T1, 8, 1
9D0086B0  31AD00FF   ANDI T5, T5, 255
9D0086B4  AF84807C   SW A0, -32644(GP)
9D0086D4  00401821   ADDU V1, V0, ZERO
9D0086F0  00800008   JR A0
9D0086F4  00403821   ADDU A3, V0, ZERO
9D00F49C  00401821   ADDU V1, V0, ZERO
9D00F4A0  7C042420   SEB A0, A0
9D00F4A4  7C094C20   SEB T1, T1
9D00F4A8  00403821   ADDU A3, V0, ZERO
9D00F4AC  8FAB0018   LW T3, 24(SP)
9D00F4B0  0B400176   J .L116
9D00F4B4  8FAE0014   LW T6, 20(SP)
9D00F4B8  2408FF80   ADDIU T0, ZERO, -128
9D00F4BC  00482024   AND A0, V0, T0
9D00F4C0  35290020   ORI T1, T1, 32
9D00F4C4  7C042420   SEB A0, A0
9D00F4C8  7C094C20   SEB T1, T1
1843:                         OPCODE_END
9D0086B8  18801B75   BLEZ A0, 0x9D00F490
9D0086BC  AE0F0054   SW T7, 84(S0)
9D0086DC  90840000   LBU A0, 0(A0)
9D0086E0  26520002   ADDIU S2, S2, 2
9D0086E4  00042080   SLL A0, A0, 2
9D0086E8  02E42021   ADDU A0, S7, A0
9D0086EC  8C840000   LW A0, 0(A0)
1844:                
1845:                      OPCODE_BEGIN(66)  /* ROR $nn */
1846:                         ROR(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D008710  90420000   LBU V0, 0(V0)
9D008714  8E0F0054   LW T7, 84(S0)
9D008718  8F858078   LW A1, -32648(GP)
9D00871C  00A22821   ADDU A1, A1, V0
9D008720  90A70000   LBU A3, 0(A1)
9D008724  000921C0   SLL A0, T1, 7
9D008728  308400FF   ANDI A0, A0, 255
9D00872C  00071042   SRL V0, A3, 1
9D008730  00821025   OR V0, A0, V0
9D008734  8F84807C   LW A0, -32644(GP)
9D008738  2484FFFB   ADDIU A0, A0, -5
9D00873C  25EF0005   ADDIU T7, T7, 5
9D008740  26530001   ADDIU S3, S2, 1
9D008744  30E90001   ANDI T1, A3, 1
9D008748  A0A20000   SB V0, 0(A1)
9D00874C  AF84807C   SW A0, -32644(GP)
9D008784  00800008   JR A0
9D008788  00403821   ADDU A3, V0, ZERO
9D010A14  00403821   ADDU A3, V0, ZERO
9D010A18  8FAB0018   LW T3, 24(SP)
9D010A1C  0B400176   J .L116
9D010A20  8FAE0014   LW T6, 20(SP)
9D010A24  00462024   AND A0, V0, A2
9D010A28  35290020   ORI T1, T1, 32
1847:                         OPCODE_END
9D008750  188020AB   BLEZ A0, 0x9D010A00
9D008754  AE0F0054   SW T7, 84(S0)
9D00876C  26520002   ADDIU S2, S2, 2
9D008774  90840000   LBU A0, 0(A0)
9D008778  00042080   SLL A0, A0, 2
9D00877C  02E42021   ADDU A0, S7, A0
9D008780  8C840000   LW A0, 0(A0)
1848:                
1849:                      OPCODE_BEGIN(67)  /* RRA $nn */
1850:                         RRA(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D007BAC  90420000   LBU V0, 0(V0)
9D007BB0  000949C0   SLL T1, T1, 7
9D007BB4  8F878078   LW A3, -32648(GP)
9D007BB8  00E23821   ADDU A3, A3, V0
9D007BBC  90E20000   LBU V0, 0(A3)
9D007BC0  8E0F0054   LW T7, 84(S0)
9D007BC4  8F85807C   LW A1, -32644(GP)
9D007BC8  24A5FFFB   ADDIU A1, A1, -5
9D007BCC  00022042   SRL A0, V0, 1
9D007BD0  00892025   OR A0, A0, T1
9D007BD4  308400FF   ANDI A0, A0, 255
9D007BD8  00644821   ADDU T1, V1, A0
9D007BDC  30420001   ANDI V0, V0, 1
9D007BE0  01224821   ADDU T1, T1, V0
9D007BE4  00836826   XOR T5, A0, V1
9D007BE8  312200FF   ANDI V0, T1, 255
9D007BEC  000D6827   NOR T5, ZERO, T5
9D007BF0  7C0D3004   INS T5, ZERO, 0, 7
9D007BF4  00431826   XOR V1, V0, V1
9D007BF8  01A36824   AND T5, T5, V1
9D007BFC  25EF0005   ADDIU T7, T7, 5
9D007C00  26530001   ADDIU S3, S2, 1
9D007C04  A0E40000   SB A0, 0(A3)
9D007C08  7D293A00   EXT T1, T1, 8, 8
9D007C0C  31AD00FF   ANDI T5, T5, 255
9D007C10  AF85807C   SW A1, -32644(GP)
9D007C30  00401821   ADDU V1, V0, ZERO
9D007C4C  00800008   JR A0
9D007C50  00403821   ADDU A3, V0, ZERO
9D00FBC8  00401821   ADDU V1, V0, ZERO
9D00FBCC  7C042420   SEB A0, A0
9D00FBD0  7C094C20   SEB T1, T1
9D00FBD4  00403821   ADDU A3, V0, ZERO
9D00FBD8  8FAB0018   LW T3, 24(SP)
9D00FBDC  0B400176   J .L116
9D00FBE0  8FAE0014   LW T6, 20(SP)
9D00FBE4  35290020   ORI T1, T1, 32
9D00FBE8  7C042420   SEB A0, A0
9D00FBEC  7C094C20   SEB T1, T1
9D00FBF0  8FAB0018   LW T3, 24(SP)
9D00FBF4  0B400176   J .L116
9D00FBF8  8FAE0014   LW T6, 20(SP)
9D00FBFC  7C023004   INS V0, ZERO, 0, 7
9D00FC00  35290020   ORI T1, T1, 32
9D00FC04  7C022420   SEB A0, V0
9D00FC08  7C094C20   SEB T1, T1
9D00FC0C  8FAB0018   LW T3, 24(SP)
9D00FC10  0B400176   J .L116
9D00FC14  8FAE0014   LW T6, 20(SP)
9D00FC18  2408FF80   ADDIU T0, ZERO, -128
9D00FC1C  00482024   AND A0, V0, T0
9D00FC20  35290020   ORI T1, T1, 32
9D00FC24  7C042420   SEB A0, A0
9D00FC28  7C094C20   SEB T1, T1
1851:                         OPCODE_END
9D007C14  18A01FE9   BLEZ A1, 0x9D00FBBC
9D007C18  AE0F0054   SW T7, 84(S0)
9D007C38  90840000   LBU A0, 0(A0)
9D007C3C  26520002   ADDIU S2, S2, 2
9D007C40  00042080   SLL A0, A0, 2
9D007C44  02E42021   ADDU A0, S7, A0
9D007C48  8C840000   LW A0, 0(A0)
1852:                
1853:                      OPCODE_BEGIN(68)  /* PLA */
1854:                         PLA();
9D009254  8E0F0054   LW T7, 84(S0)
9D009258  26CC0001   ADDIU T4, S6, 1
9D00925C  319600FF   ANDI S6, T4, 255
9D009260  8F828074   LW V0, -32652(GP)
9D009264  00561021   ADDU V0, V0, S6
9D009268  8F83807C   LW V1, -32644(GP)
9D00926C  2463FFFC   ADDIU V1, V1, -4
9D009270  25EF0004   ADDIU T7, T7, 4
9D009274  90420000   LBU V0, 0(V0)
9D009278  AF83807C   SW V1, -32644(GP)
9D009298  00401821   ADDU V1, V0, ZERO
9D0092B4  00800008   JR A0
9D0092B8  00403821   ADDU A3, V0, ZERO
9D010014  00401821   ADDU V1, V0, ZERO
9D010018  7C042420   SEB A0, A0
9D01001C  7C094C20   SEB T1, T1
9D010024  00403821   ADDU A3, V0, ZERO
9D010028  8FAB0018   LW T3, 24(SP)
9D01002C  0B400176   J .L116
9D010030  8FAE0014   LW T6, 20(SP)
9D010034  7C023004   INS V0, ZERO, 0, 7
9D010038  7C022420   SEB A0, V0
1855:                         OPCODE_END
9D00927C  18601B62   BLEZ V1, 0x9D010008
9D009280  AE0F0054   SW T7, 84(S0)
9D0092A0  90840000   LBU A0, 0(A0)
9D0092A4  26520001   ADDIU S2, S2, 1
9D0092A8  00042080   SLL A0, A0, 2
9D0092AC  02E42021   ADDU A0, S7, A0
9D0092B0  8C840000   LW A0, 0(A0)
9D010020  02409821   ADDU S3, S2, ZERO
1856:                
1857:                      OPCODE_BEGIN(69)  /* ADC #$nn */
1858:                         ADC(2, IMMEDIATE_BYTE);
9D008C68  8E0F0054   LW T7, 84(S0)
9D008C6C  8F84807C   LW A0, -32644(GP)
9D008C70  2484FFFE   ADDIU A0, A0, -2
9D008C74  00622821   ADDU A1, V1, V0
9D008C78  00A94821   ADDU T1, A1, T1
9D008C7C  00436826   XOR T5, V0, V1
9D008C80  312200FF   ANDI V0, T1, 255
9D008C84  000D6827   NOR T5, ZERO, T5
9D008C88  7C0D3004   INS T5, ZERO, 0, 7
9D008C8C  00431826   XOR V1, V0, V1
9D008C90  01A36824   AND T5, T5, V1
9D008C94  25EF0002   ADDIU T7, T7, 2
9D008C98  26530001   ADDIU S3, S2, 1
9D008C9C  7D290200   EXT T1, T1, 8, 1
9D008CA0  31AD00FF   ANDI T5, T5, 255
9D008CA4  AF84807C   SW A0, -32644(GP)
9D008CC4  00401821   ADDU V1, V0, ZERO
9D008CE0  00800008   JR A0
9D008CE4  00403821   ADDU A3, V0, ZERO
9D01034C  00401821   ADDU V1, V0, ZERO
9D010350  7C042420   SEB A0, A0
9D010354  7C094C20   SEB T1, T1
9D010358  00403821   ADDU A3, V0, ZERO
9D01035C  8FAB0018   LW T3, 24(SP)
9D010360  0B400176   J .L116
9D010364  8FAE0014   LW T6, 20(SP)
9D010368  2406FF80   ADDIU A2, ZERO, -128
9D01036C  00462024   AND A0, V0, A2
9D010370  35290020   ORI T1, T1, 32
1859:                         OPCODE_END
9D008CA8  18801DA5   BLEZ A0, 0x9D010340
9D008CAC  AE0F0054   SW T7, 84(S0)
9D008CCC  90840000   LBU A0, 0(A0)
9D008CD0  26520002   ADDIU S2, S2, 2
9D008CD4  00042080   SLL A0, A0, 2
9D008CD8  02E42021   ADDU A0, S7, A0
9D008CDC  8C840000   LW A0, 0(A0)
1860:                
1861:                      OPCODE_BEGIN(6A)  /* ROR A */
1862:                         ROR_A();
9D0092BC  8E0F0054   LW T7, 84(S0)
9D0092C0  000911C0   SLL V0, T1, 7
9D0092C4  304200FF   ANDI V0, V0, 255
9D0092C8  7C653840   EXT A1, V1, 1, 8
9D0092CC  8F84807C   LW A0, -32644(GP)
9D0092D0  2484FFFE   ADDIU A0, A0, -2
9D0092D4  25EF0002   ADDIU T7, T7, 2
9D0092D8  30690001   ANDI T1, V1, 1
9D0092DC  00A21025   OR V0, A1, V0
9D0092E0  AF84807C   SW A0, -32644(GP)
9D009300  00401821   ADDU V1, V0, ZERO
9D00931C  00800008   JR A0
9D009320  00403821   ADDU A3, V0, ZERO
9D00FF7C  00401821   ADDU V1, V0, ZERO
9D00FF80  7C042420   SEB A0, A0
9D00FF84  7C094C20   SEB T1, T1
9D00FF8C  00403821   ADDU A3, V0, ZERO
9D00FF90  8FAB0018   LW T3, 24(SP)
9D00FF94  0B400176   J .L116
9D00FF98  8FAE0014   LW T6, 20(SP)
9D00FF9C  2403FF80   ADDIU V1, ZERO, -128
9D00FFA0  00432024   AND A0, V0, V1
9D00FFA4  35290020   ORI T1, T1, 32
1863:                         OPCODE_END
9D0092E4  18801B22   BLEZ A0, 0x9D00FF70
9D0092E8  AE0F0054   SW T7, 84(S0)
9D009308  90840000   LBU A0, 0(A0)
9D00930C  26520001   ADDIU S2, S2, 1
9D009310  00042080   SLL A0, A0, 2
9D009314  02E42021   ADDU A0, S7, A0
9D009318  8C840000   LW A0, 0(A0)
9D00FF88  02409821   ADDU S3, S2, ZERO
1864:                
1865:                      OPCODE_BEGIN(6B)  /* ARR #$nn */
1866:                         ARR(2, IMMEDIATE_BYTE);
9D00172C  000949C0   SLL T1, T1, 7
9D001734  90420000   LBU V0, 0(V0)
9D001738  8E0F0054   LW T7, 84(S0)
9D00173C  00621024   AND V0, V1, V0
9D001740  00021042   SRL V0, V0, 1
9D001744  00491025   OR V0, V0, T1
9D001748  304200FF   ANDI V0, V0, 255
9D00174C  00026942   SRL T5, V0, 5
9D001750  00021982   SRL V1, V0, 6
9D001754  01A36826   XOR T5, T5, V1
9D001758  8F83807C   LW V1, -32644(GP)
9D00175C  2463FFFE   ADDIU V1, V1, -2
9D001760  25EF0002   ADDIU T7, T7, 2
9D001764  26530001   ADDIU S3, S2, 1
9D001768  7C490180   EXT T1, V0, 6, 1
9D00176C  31AD0001   ANDI T5, T5, 1
9D001770  AF83807C   SW V1, -32644(GP)
9D001790  00401821   ADDU V1, V0, ZERO
9D0017AC  00800008   JR A0
9D0017B0  00403821   ADDU A3, V0, ZERO
9D010534  00401821   ADDU V1, V0, ZERO
9D010538  7C042420   SEB A0, A0
9D01053C  7C094C20   SEB T1, T1
9D010540  00403821   ADDU A3, V0, ZERO
9D010544  8FAB0018   LW T3, 24(SP)
9D010548  0B400176   J .L116
9D01054C  8FAE0014   LW T6, 20(SP)
9D010550  2406FF80   ADDIU A2, ZERO, -128
9D010554  00462024   AND A0, V0, A2
9D010558  35290020   ORI T1, T1, 32
1867:                         OPCODE_END
9D001774  18603B6C   BLEZ V1, 0x9D010528
9D001778  AE0F0054   SW T7, 84(S0)
9D001798  90840000   LBU A0, 0(A0)
9D00179C  26520002   ADDIU S2, S2, 2
9D0017A0  00042080   SLL A0, A0, 2
9D0017A4  02E42021   ADDU A0, S7, A0
9D0017A8  8C840000   LW A0, 0(A0)
1868:                
1869:                      OPCODE_BEGIN(6C)  /* JMP ($nnnn) */
1870:                         JMP_INDIRECT();
9D005C08  240600FF   ADDIU A2, ZERO, 255
9D005C0C  10A61C9B   BEQ A1, A2, .LBB6024
9D005C10  00852025   OR A0, A0, A1
9D005C48  8E0F0054   LW T7, 84(S0)
9D005C4C  8F84807C   LW A0, -32644(GP)
9D005C50  2484FFFB   ADDIU A0, A0, -5
9D005C54  25EF0005   ADDIU T7, T7, 5
9D005C58  AF84807C   SW A0, -32644(GP)
9D00CE98  91F30000   LBU S3, 0(T7)
9D00CEA0  90840000   LBU A0, 0(A0)
9D00CEA4  00139A00   SLL S3, S3, 8
9D00CEA8  0B401712   J .LBE4358
9D00CEAC  02649825   OR S3, S3, A0
1871:                         OPCODE_END
9D005C5C  1880278B   BLEZ A0, 0x9D00FA8C
9D005C60  AE0F0054   SW T7, 84(S0)
9D005C7C  90840000   LBU A0, 0(A0)
9D005C80  00042080   SLL A0, A0, 2
9D005C84  02E42021   ADDU A0, S7, A0
9D005C88  8C840000   LW A0, 0(A0)
9D005C8C  00800008   JR A0
9D005C90  26720001   ADDIU S2, S3, 1
1872:                
1873:                      OPCODE_BEGIN(6D)  /* ADC $nnnn */
1874:                         ADC(4, ABSOLUTE_BYTE);
9D005B5C  00622021   ADDU A0, V1, V0
9D005B60  00894821   ADDU T1, A0, T1
9D005B64  8E0F0054   LW T7, 84(S0)
9D005B68  00436826   XOR T5, V0, V1
9D005B6C  312200FF   ANDI V0, T1, 255
9D005B70  000D6827   NOR T5, ZERO, T5
9D005B74  7C0D3004   INS T5, ZERO, 0, 7
9D005B78  00431826   XOR V1, V0, V1
9D005B7C  01A36824   AND T5, T5, V1
9D005B80  8F83807C   LW V1, -32644(GP)
9D005B84  2463FFFC   ADDIU V1, V1, -4
9D005B88  25EF0004   ADDIU T7, T7, 4
9D005B8C  7D290200   EXT T1, T1, 8, 1
9D005B90  31AD00FF   ANDI T5, T5, 255
9D005B94  AF83807C   SW V1, -32644(GP)
9D005BB4  00401821   ADDU V1, V0, ZERO
9D005BD0  00800008   JR A0
9D005BD4  00403821   ADDU A3, V0, ZERO
9D00FEC0  00401821   ADDU V1, V0, ZERO
9D00FEC4  7C042420   SEB A0, A0
9D00FEC8  7C094C20   SEB T1, T1
9D00FECC  00403821   ADDU A3, V0, ZERO
9D00FED0  8FAB0018   LW T3, 24(SP)
9D00FED4  0B400176   J .L116
9D00FED8  8FAE0014   LW T6, 20(SP)
9D00FEDC  240EFF80   ADDIU T6, ZERO, -128
9D00FEE0  004E2024   AND A0, V0, T6
9D00FEE4  35290020   ORI T1, T1, 32
1875:                         OPCODE_END
9D005B98  186028C6   BLEZ V1, 0x9D00FEB4
9D005B9C  AE0F0054   SW T7, 84(S0)
9D005BBC  90840000   LBU A0, 0(A0)
9D005BC0  26520003   ADDIU S2, S2, 3
9D005BC4  00042080   SLL A0, A0, 2
9D005BC8  02E42021   ADDU A0, S7, A0
9D005BCC  8C840000   LW A0, 0(A0)
1876:                
1877:                      OPCODE_BEGIN(6E)  /* ROR $nnnn */
1878:                         ROR(6, ABSOLUTE, mem_writebyte, addr);
9D006F14  000921C0   SLL A0, T1, 7
9D006F18  308400FF   ANDI A0, A0, 255
9D006F20  7C583840   EXT T8, V0, 1, 8
9D006F24  30490001   ANDI T1, V0, 1
9D006F78  8E0F0054   LW T7, 84(S0)
9D006F7C  8F84807C   LW A0, -32644(GP)
9D006F80  2484FFFA   ADDIU A0, A0, -6
9D006F84  25EF0006   ADDIU T7, T7, 6
9D006F88  AF84807C   SW A0, -32644(GP)
9D00C998  000921C0   SLL A0, T1, 7
9D00C99C  308400FF   ANDI A0, A0, 255
9D00C9AC  00091042   SRL V0, T1, 1
9D00C9B0  00821025   OR V0, A0, V0
9D00C9B4  31290001   ANDI T1, T1, 1
1879:                         OPCODE_END
9D006F8C  18802628   BLEZ A0, 0x9D010830
9D006F90  AE0F0054   SW T7, 84(S0)
9D006FA8  26520003   ADDIU S2, S2, 3
9D006FB0  90840000   LBU A0, 0(A0)
9D006FB4  00042080   SLL A0, A0, 2
9D006FB8  02E42021   ADDU A0, S7, A0
9D006FBC  8C840000   LW A0, 0(A0)
9D006FC0  00800008   JR A0
9D006FC4  00403821   ADDU A3, V0, ZERO
9D010844  00403821   ADDU A3, V0, ZERO
9D010848  8FAB0018   LW T3, 24(SP)
9D01084C  0B400176   J .L116
9D010850  8FAE0014   LW T6, 20(SP)
9D010854  2405FF80   ADDIU A1, ZERO, -128
9D010858  00452024   AND A0, V0, A1
9D01085C  35290020   ORI T1, T1, 32
1880:                
1881:                      OPCODE_BEGIN(6F)  /* RRA $nnnn */
1882:                         RRA(6, ABSOLUTE, mem_writebyte, addr);
9D005664  00022042   SRL A0, V0, 1
9D005668  000949C0   SLL T1, T1, 7
9D005670  00892025   OR A0, A0, T1
9D005674  30490001   ANDI T1, V0, 1
9D0056C8  00622021   ADDU A0, V1, V0
9D0056CC  00894821   ADDU T1, A0, T1
9D0056D0  8E0F0054   LW T7, 84(S0)
9D0056D4  00436826   XOR T5, V0, V1
9D0056D8  312200FF   ANDI V0, T1, 255
9D0056DC  000D6827   NOR T5, ZERO, T5
9D0056E0  7C0D3004   INS T5, ZERO, 0, 7
9D0056E4  00431826   XOR V1, V0, V1
9D0056E8  01A36824   AND T5, T5, V1
9D0056EC  8F83807C   LW V1, -32644(GP)
9D0056F0  2463FFFA   ADDIU V1, V1, -6
9D0056F4  25EF0006   ADDIU T7, T7, 6
9D0056F8  7D293A00   EXT T1, T1, 8, 8
9D0056FC  31AD00FF   ANDI T5, T5, 255
9D005700  AF83807C   SW V1, -32644(GP)
9D005720  00401821   ADDU V1, V0, ZERO
9D00573C  00800008   JR A0
9D005740  00403821   ADDU A3, V0, ZERO
9D00CE44  000949C0   SLL T1, T1, 7
9D00CE54  00041042   SRL V0, A0, 1
9D00CE58  00491025   OR V0, V0, T1
9D00CE5C  304200FF   ANDI V0, V0, 255
9D00CE60  30890001   ANDI T1, A0, 1
9D0100F4  00401821   ADDU V1, V0, ZERO
9D0100F8  7C042420   SEB A0, A0
9D0100FC  7C094C20   SEB T1, T1
9D010100  00403821   ADDU A3, V0, ZERO
9D010104  8FAB0018   LW T3, 24(SP)
9D010108  0B400176   J .L116
9D01010C  8FAE0014   LW T6, 20(SP)
9D010110  2403FF80   ADDIU V1, ZERO, -128
9D010114  00432024   AND A0, V0, V1
9D010118  35290020   ORI T1, T1, 32
1883:                         OPCODE_END
9D005704  18602A78   BLEZ V1, 0x9D0100E8
9D005708  AE0F0054   SW T7, 84(S0)
9D005728  90840000   LBU A0, 0(A0)
9D00572C  26520003   ADDIU S2, S2, 3
9D005730  00042080   SLL A0, A0, 2
9D005734  02E42021   ADDU A0, S7, A0
9D005738  8C840000   LW A0, 0(A0)
1884:                
1885:                      OPCODE_BEGIN(70)  /* BVS $nnnn */
1886:                         BVS();
9D005A28  51A01ADA   BEQL T5, ZERO, 0x9D00C594
9D005A2C  8E0F0054   LW T7, 84(S0)
9D005A44  26520001   ADDIU S2, S2, 1
9D005A4C  80930000   LB S3, 0(A0)
9D005A50  324400FF   ANDI A0, S2, 255
9D005A54  02642021   ADDU A0, S3, A0
9D005A58  30840100   ANDI A0, A0, 256
9D005A5C  14801D31   BNE A0, ZERO, 0x9D00CF24
9D005A60  8EAF0054   LW T7, 84(S5)
9D005A64  8F84807C   LW A0, -32644(GP)
9D005A68  2484FFFD   ADDIU A0, A0, -3
9D005A6C  25EF0003   ADDIU T7, T7, 3
9D005A70  AF84807C   SW A0, -32644(GP)
9D005A74  AE0F0054   SW T7, 84(S0)
9D005A78  02729821   ADDU S3, S3, S2
9D00C594  26530001   ADDIU S3, S2, 1
9D00C598  8F84807C   LW A0, -32644(GP)
9D00C59C  2484FFFE   ADDIU A0, A0, -2
9D00C5A0  25EF0002   ADDIU T7, T7, 2
9D00C5A4  AF84807C   SW A0, -32644(GP)
9D00C5A8  0B40169F   J 0x9D005A7C
9D00C5AC  AE0F0054   SW T7, 84(S0)
9D00CF24  8F84807C   LW A0, -32644(GP)
9D00CF28  2484FFFF   ADDIU A0, A0, -1
9D00CF2C  0B40169A   J 0x9D005A68
9D00CF30  25EF0001   ADDIU T7, T7, 1
1887:                         OPCODE_END
9D005A7C  58802D3F   BLEZL A0, 0x9D010F7C
9D005A80  7C023004   INS V0, ZERO, 0, 7
9D005A9C  90840000   LBU A0, 0(A0)
9D005AA0  00042080   SLL A0, A0, 2
9D005AA4  02E42021   ADDU A0, S7, A0
9D005AA8  8C840000   LW A0, 0(A0)
9D005AAC  00800008   JR A0
9D005AB0  26720001   ADDIU S2, S3, 1
1888:                
1889:                      OPCODE_BEGIN(71)  /* ADC ($nn),Y */
1890:                         ADC(5, INDIR_Y_BYTE_READ);
9D005778  00F43821   ADDU A3, A3, S4
9D00577C  30E4FFFF   ANDI A0, A3, -1
9D005780  308200FF   ANDI V0, A0, 255
9D005784  0054102B   SLTU V0, V0, S4
9D005788  10400007   BEQ V0, ZERO, .LBB4289
9D00578C  26530001   ADDIU S3, S2, 1
9D005790  8EA20054   LW V0, 84(S5)
9D005794  8F8D807C   LW T5, -32644(GP)
9D005798  25ADFFFF   ADDIU T5, T5, -1
9D00579C  24420001   ADDIU V0, V0, 1
9D0057A0  AF8D807C   SW T5, -32644(GP)
9D0057A4  AEA20054   SW V0, 84(S5)
9D005818  00622021   ADDU A0, V1, V0
9D00581C  00894821   ADDU T1, A0, T1
9D005820  8E0F0054   LW T7, 84(S0)
9D005824  00436826   XOR T5, V0, V1
9D005828  312200FF   ANDI V0, T1, 255
9D00582C  000D6827   NOR T5, ZERO, T5
9D005830  7C0D3004   INS T5, ZERO, 0, 7
9D005834  00431826   XOR V1, V0, V1
9D005838  01A36824   AND T5, T5, V1
9D00583C  8F83807C   LW V1, -32644(GP)
9D005840  2463FFFB   ADDIU V1, V1, -5
9D005844  25EF0005   ADDIU T7, T7, 5
9D005848  7D290200   EXT T1, T1, 8, 1
9D00584C  31AD00FF   ANDI T5, T5, 255
9D005850  AF83807C   SW V1, -32644(GP)
9D005870  00401821   ADDU V1, V0, ZERO
9D00588C  00800008   JR A0
9D005890  00403821   ADDU A3, V0, ZERO
9D00FC64  00401821   ADDU V1, V0, ZERO
9D00FC68  7C042420   SEB A0, A0
9D00FC6C  7C094C20   SEB T1, T1
9D00FC70  00403821   ADDU A3, V0, ZERO
9D00FC74  8FAB0018   LW T3, 24(SP)
9D00FC78  0B400176   J .L116
9D00FC7C  8FAE0014   LW T6, 20(SP)
9D00FC80  240BFF80   ADDIU T3, ZERO, -128
9D00FC84  004B2024   AND A0, V0, T3
9D00FC88  35290020   ORI T1, T1, 32
1891:                         OPCODE_END
9D005854  18602900   BLEZ V1, 0x9D00FC58
9D005858  AE0F0054   SW T7, 84(S0)
9D005878  90840000   LBU A0, 0(A0)
9D00587C  26520002   ADDIU S2, S2, 2
9D005880  00042080   SLL A0, A0, 2
9D005884  02E42021   ADDU A0, S7, A0
9D005888  8C840000   LW A0, 0(A0)
1892:                
1893:                      OPCODE_BEGIN(73)  /* RRA ($nn),Y */
1894:                         RRA(8, INDIR_Y, mem_writebyte, addr);
9D0058C8  0314C021   ADDU T8, T8, S4
9D0058CC  330FFFFF   ANDI T7, T8, -1
9D005948  00022042   SRL A0, V0, 1
9D00594C  000949C0   SLL T1, T1, 7
9D005954  00892025   OR A0, A0, T1
9D005958  30490001   ANDI T1, V0, 1
9D0059AC  00622021   ADDU A0, V1, V0
9D0059B0  00894821   ADDU T1, A0, T1
9D0059B4  8E0F0054   LW T7, 84(S0)
9D0059B8  00436826   XOR T5, V0, V1
9D0059BC  312200FF   ANDI V0, T1, 255
9D0059C0  000D6827   NOR T5, ZERO, T5
9D0059C4  7C0D3004   INS T5, ZERO, 0, 7
9D0059C8  00431826   XOR V1, V0, V1
9D0059CC  01A36824   AND T5, T5, V1
9D0059D0  8F83807C   LW V1, -32644(GP)
9D0059D4  2463FFF8   ADDIU V1, V1, -8
9D0059D8  25EF0008   ADDIU T7, T7, 8
9D0059DC  7D293A00   EXT T1, T1, 8, 8
9D0059E0  31AD00FF   ANDI T5, T5, 255
9D0059E4  AF83807C   SW V1, -32644(GP)
9D005A04  00401821   ADDU V1, V0, ZERO
9D005A20  00800008   JR A0
9D005A24  00403821   ADDU A3, V0, ZERO
9D00CE1C  000949C0   SLL T1, T1, 7
9D00CE20  00051042   SRL V0, A1, 1
9D00CE24  00491025   OR V0, V0, T1
9D00CE28  304200FF   ANDI V0, V0, 255
9D00CE2C  30A90001   ANDI T1, A1, 1
9D0100CC  00401821   ADDU V1, V0, ZERO
9D0100D0  7C042420   SEB A0, A0
9D0100D4  7C094C20   SEB T1, T1
9D0100D8  00403821   ADDU A3, V0, ZERO
9D0100DC  8FAB0018   LW T3, 24(SP)
9D0100E0  0B400176   J .L116
9D0100E4  8FAE0014   LW T6, 20(SP)
9D0100E8  2408FF80   ADDIU T0, ZERO, -128
9D0100EC  00482024   AND A0, V0, T0
9D0100F0  35290020   ORI T1, T1, 32
1895:                         OPCODE_END
9D0059E8  186029B5   BLEZ V1, 0x9D0100C0
9D0059EC  AE0F0054   SW T7, 84(S0)
9D005A0C  90840000   LBU A0, 0(A0)
9D005A10  26520002   ADDIU S2, S2, 2
9D005A14  00042080   SLL A0, A0, 2
9D005A18  02E42021   ADDU A0, S7, A0
9D005A1C  8C840000   LW A0, 0(A0)
1896:                
1897:                      OPCODE_BEGIN(75)  /* ADC $nn,X */
1898:                         ADC(4, ZP_IND_X_BYTE);
9D0009F0  90420000   LBU V0, 0(V0)
9D0009F4  8E0F0054   LW T7, 84(S0)
9D0009F8  01421021   ADDU V0, T2, V0
9D0009FC  304200FF   ANDI V0, V0, 255
9D000A00  8F848078   LW A0, -32648(GP)
9D000A04  00821021   ADDU V0, A0, V0
9D000A08  90420000   LBU V0, 0(V0)
9D000A0C  8F84807C   LW A0, -32644(GP)
9D000A10  2484FFFC   ADDIU A0, A0, -4
9D000A14  25EF0004   ADDIU T7, T7, 4
9D000A18  00622821   ADDU A1, V1, V0
9D000A1C  00A94821   ADDU T1, A1, T1
9D000A20  00436826   XOR T5, V0, V1
9D000A24  312200FF   ANDI V0, T1, 255
9D000A28  000D6827   NOR T5, ZERO, T5
9D000A2C  7C0D3004   INS T5, ZERO, 0, 7
9D000A30  00431826   XOR V1, V0, V1
9D000A34  01A36824   AND T5, T5, V1
9D000A38  26530001   ADDIU S3, S2, 1
9D000A3C  7D290200   EXT T1, T1, 8, 1
9D000A40  31AD00FF   ANDI T5, T5, 255
9D000A44  AF84807C   SW A0, -32644(GP)
9D000A64  00401821   ADDU V1, V0, ZERO
9D000A80  00800008   JR A0
9D000A84  00403821   ADDU A3, V0, ZERO
9D00F5A4  00401821   ADDU V1, V0, ZERO
9D00F5A8  7C042420   SEB A0, A0
9D00F5AC  7C094C20   SEB T1, T1
9D00F5B0  00403821   ADDU A3, V0, ZERO
9D00F5B4  8FAB0018   LW T3, 24(SP)
9D00F5B8  0B400176   J .L116
9D00F5BC  8FAE0014   LW T6, 20(SP)
9D00F5C0  2408FF80   ADDIU T0, ZERO, -128
9D00F5C4  00482024   AND A0, V0, T0
9D00F5C8  35290020   ORI T1, T1, 32
9D00F5CC  7C042420   SEB A0, A0
9D00F5D0  7C094C20   SEB T1, T1
1899:                         OPCODE_END
9D000A48  18803AD3   BLEZ A0, 0x9D00F598
9D000A4C  AE0F0054   SW T7, 84(S0)
9D000A6C  90840000   LBU A0, 0(A0)
9D000A70  26520002   ADDIU S2, S2, 2
9D000A74  00042080   SLL A0, A0, 2
9D000A78  02E42021   ADDU A0, S7, A0
9D000A7C  8C840000   LW A0, 0(A0)
1900:                
1901:                      OPCODE_BEGIN(76)  /* ROR $nn,X */
1902:                         ROR(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D000C30  90420000   LBU V0, 0(V0)
9D000C34  8E0F0054   LW T7, 84(S0)
9D000C38  01421021   ADDU V0, T2, V0
9D000C3C  304200FF   ANDI V0, V0, 255
9D000C40  8F858078   LW A1, -32648(GP)
9D000C44  00A22821   ADDU A1, A1, V0
9D000C48  90A70000   LBU A3, 0(A1)
9D000C4C  000921C0   SLL A0, T1, 7
9D000C50  308400FF   ANDI A0, A0, 255
9D000C54  00071042   SRL V0, A3, 1
9D000C58  00821025   OR V0, A0, V0
9D000C5C  8F84807C   LW A0, -32644(GP)
9D000C60  2484FFFA   ADDIU A0, A0, -6
9D000C64  25EF0006   ADDIU T7, T7, 6
9D000C68  26530001   ADDIU S3, S2, 1
9D000C6C  30E90001   ANDI T1, A3, 1
9D000C70  A0A20000   SB V0, 0(A1)
9D000C74  AF84807C   SW A0, -32644(GP)
9D000CAC  00800008   JR A0
9D000CB0  00403821   ADDU A3, V0, ZERO
9D00F5D4  00403821   ADDU A3, V0, ZERO
9D00F5D8  8FAB0018   LW T3, 24(SP)
9D00F5DC  0B400176   J .L116
9D00F5E0  8FAE0014   LW T6, 20(SP)
9D00F5E4  7C023004   INS V0, ZERO, 0, 7
9D00F5E8  35290020   ORI T1, T1, 32
9D00F5EC  7C022420   SEB A0, V0
9D00F5F0  7C094C20   SEB T1, T1
1903:                         OPCODE_END
9D000C78  18803A51   BLEZ A0, 0x9D00F5C0
9D000C7C  AE0F0054   SW T7, 84(S0)
9D000C94  26520002   ADDIU S2, S2, 2
9D000C9C  90840000   LBU A0, 0(A0)
9D000CA0  00042080   SLL A0, A0, 2
9D000CA4  02E42021   ADDU A0, S7, A0
9D000CA8  8C840000   LW A0, 0(A0)
1904:                
1905:                      OPCODE_BEGIN(77)  /* RRA $nn,X */
1906:                         RRA(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D002ABC  90420000   LBU V0, 0(V0)
9D002AC0  000949C0   SLL T1, T1, 7
9D002AC4  01421021   ADDU V0, T2, V0
9D002AC8  304200FF   ANDI V0, V0, 255
9D002ACC  8F878078   LW A3, -32648(GP)
9D002AD0  00E23821   ADDU A3, A3, V0
9D002AD4  90E20000   LBU V0, 0(A3)
9D002AD8  8E0F0054   LW T7, 84(S0)
9D002ADC  8F85807C   LW A1, -32644(GP)
9D002AE0  24A5FFFA   ADDIU A1, A1, -6
9D002AE4  00022042   SRL A0, V0, 1
9D002AE8  00892025   OR A0, A0, T1
9D002AEC  308400FF   ANDI A0, A0, 255
9D002AF0  00644821   ADDU T1, V1, A0
9D002AF4  30420001   ANDI V0, V0, 1
9D002AF8  01224821   ADDU T1, T1, V0
9D002AFC  00836826   XOR T5, A0, V1
9D002B00  312200FF   ANDI V0, T1, 255
9D002B04  000D6827   NOR T5, ZERO, T5
9D002B08  7C0D3004   INS T5, ZERO, 0, 7
9D002B0C  00431826   XOR V1, V0, V1
9D002B10  01A36824   AND T5, T5, V1
9D002B14  25EF0006   ADDIU T7, T7, 6
9D002B18  26530001   ADDIU S3, S2, 1
9D002B1C  A0E40000   SB A0, 0(A3)
9D002B20  7D293A00   EXT T1, T1, 8, 8
9D002B24  31AD00FF   ANDI T5, T5, 255
9D002B28  AF85807C   SW A1, -32644(GP)
9D002B48  00401821   ADDU V1, V0, ZERO
9D002B64  00800008   JR A0
9D002B68  00403821   ADDU A3, V0, ZERO
9D00F558  00401821   ADDU V1, V0, ZERO
9D00F55C  7C042420   SEB A0, A0
9D00F560  7C094C20   SEB T1, T1
9D00F564  00403821   ADDU A3, V0, ZERO
9D00F568  8FAB0018   LW T3, 24(SP)
9D00F56C  0B400176   J .L116
9D00F570  8FAE0014   LW T6, 20(SP)
9D00F574  240EFF80   ADDIU T6, ZERO, -128
9D00F578  004E2024   AND A0, V0, T6
9D00F57C  35290020   ORI T1, T1, 32
9D00F580  7C042420   SEB A0, A0
9D00F584  7C094C20   SEB T1, T1
1907:                         OPCODE_END
9D002B2C  18A03287   BLEZ A1, 0x9D00F54C
9D002B30  AE0F0054   SW T7, 84(S0)
9D002B50  90840000   LBU A0, 0(A0)
9D002B54  26520002   ADDIU S2, S2, 2
9D002B58  00042080   SLL A0, A0, 2
9D002B5C  02E42021   ADDU A0, S7, A0
9D002B60  8C840000   LW A0, 0(A0)
1908:                
1909:                      OPCODE_BEGIN(78)  /* SEI */
1910:                         SEI();
9D00AEF0  8E0F0054   LW T7, 84(S0)
9D00AEF4  8F84807C   LW A0, -32644(GP)
9D00AEF8  2484FFFE   ADDIU A0, A0, -2
9D00AEFC  25EF0002   ADDIU T7, T7, 2
9D00AF00  AF84807C   SW A0, -32644(GP)
9D00AF20  241E0001   ADDIU FP, ZERO, 1
9D01043C  241E0001   ADDIU FP, ZERO, 1
9D010440  8FAB0018   LW T3, 24(SP)
9D010444  0B400176   J .L116
9D010448  8FAE0014   LW T6, 20(SP)
9D01044C  240EFF80   ADDIU T6, ZERO, -128
9D010450  004E2024   AND A0, V0, T6
9D010454  35290020   ORI T1, T1, 32
1911:                         OPCODE_END
9D00AF04  18801548   BLEZ A0, 0x9D010428
9D00AF08  AE0F0054   SW T7, 84(S0)
9D00AF28  90840000   LBU A0, 0(A0)
9D00AF2C  00042080   SLL A0, A0, 2
9D00AF30  02E42021   ADDU A0, S7, A0
9D00AF34  8C840000   LW A0, 0(A0)
9D00AF38  00800008   JR A0
9D00AF3C  26520001   ADDIU S2, S2, 1
9D010438  02409821   ADDU S3, S2, ZERO
1912:                
1913:                      OPCODE_BEGIN(79)  /* ADC $nnnn,Y */
1914:                         ADC(4, ABS_IND_Y_BYTE_READ);
9D00AF74  00F43821   ADDU A3, A3, S4
9D00AF78  30E4FFFF   ANDI A0, A3, -1
9D00AF7C  308200FF   ANDI V0, A0, 255
9D00AF80  0054102B   SLTU V0, V0, S4
9D00AF84  10400007   BEQ V0, ZERO, .LBB5579
9D00AF88  26530002   ADDIU S3, S2, 2
9D00AF8C  8EA20054   LW V0, 84(S5)
9D00AF90  8F85807C   LW A1, -32644(GP)
9D00AF94  24A5FFFF   ADDIU A1, A1, -1
9D00AF98  24420001   ADDIU V0, V0, 1
9D00AF9C  AF85807C   SW A1, -32644(GP)
9D00AFA0  AEA20054   SW V0, 84(S5)
9D00B014  00622021   ADDU A0, V1, V0
9D00B018  00894821   ADDU T1, A0, T1
9D00B01C  8E0F0054   LW T7, 84(S0)
9D00B020  00436826   XOR T5, V0, V1
9D00B024  312200FF   ANDI V0, T1, 255
9D00B028  000D6827   NOR T5, ZERO, T5
9D00B02C  7C0D3004   INS T5, ZERO, 0, 7
9D00B030  00431826   XOR V1, V0, V1
9D00B034  01A36824   AND T5, T5, V1
9D00B038  8F83807C   LW V1, -32644(GP)
9D00B03C  2463FFFC   ADDIU V1, V1, -4
9D00B040  25EF0004   ADDIU T7, T7, 4
9D00B044  7D290200   EXT T1, T1, 8, 1
9D00B048  31AD00FF   ANDI T5, T5, 255
9D00B04C  AF83807C   SW V1, -32644(GP)
9D00B06C  00401821   ADDU V1, V0, ZERO
9D00B088  00800008   JR A0
9D00B08C  00403821   ADDU A3, V0, ZERO
9D010D70  00401821   ADDU V1, V0, ZERO
9D010D74  7C042420   SEB A0, A0
9D010D78  7C094C20   SEB T1, T1
9D010D7C  00403821   ADDU A3, V0, ZERO
9D010D80  8FAB0018   LW T3, 24(SP)
9D010D84  0B400176   J .L116
9D010D88  8FAE0014   LW T6, 20(SP)
9D010D8C  240BFF80   ADDIU T3, ZERO, -128
9D010D90  004B2024   AND A0, V0, T3
9D010D94  35290020   ORI T1, T1, 32
1915:                         OPCODE_END
9D00B050  18601744   BLEZ V1, 0x9D010D64
9D00B054  AE0F0054   SW T7, 84(S0)
9D00B074  90840000   LBU A0, 0(A0)
9D00B078  26520003   ADDIU S2, S2, 3
9D00B07C  00042080   SLL A0, A0, 2
9D00B080  02E42021   ADDU A0, S7, A0
9D00B084  8C840000   LW A0, 0(A0)
1916:                
1917:                      OPCODE_BEGIN(7B)  /* RRA $nnnn,Y */
1918:                         RRA(7, ABS_IND_Y, mem_writebyte, addr);
9D0067D8  0314C021   ADDU T8, T8, S4
9D0067DC  330FFFFF   ANDI T7, T8, -1
9D006858  00022042   SRL A0, V0, 1
9D00685C  000949C0   SLL T1, T1, 7
9D006864  00892025   OR A0, A0, T1
9D006868  30490001   ANDI T1, V0, 1
9D0068BC  00622021   ADDU A0, V1, V0
9D0068C0  00894821   ADDU T1, A0, T1
9D0068C4  8E0F0054   LW T7, 84(S0)
9D0068C8  00436826   XOR T5, V0, V1
9D0068CC  312200FF   ANDI V0, T1, 255
9D0068D0  000D6827   NOR T5, ZERO, T5
9D0068D4  7C0D3004   INS T5, ZERO, 0, 7
9D0068D8  00431826   XOR V1, V0, V1
9D0068DC  01A36824   AND T5, T5, V1
9D0068E0  8F83807C   LW V1, -32644(GP)
9D0068E4  2463FFF9   ADDIU V1, V1, -7
9D0068E8  25EF0007   ADDIU T7, T7, 7
9D0068EC  7D293A00   EXT T1, T1, 8, 8
9D0068F0  31AD00FF   ANDI T5, T5, 255
9D0068F4  AF83807C   SW V1, -32644(GP)
9D006914  00401821   ADDU V1, V0, ZERO
9D006930  00800008   JR A0
9D006934  00403821   ADDU A3, V0, ZERO
9D00CD9C  000949C0   SLL T1, T1, 7
9D00CDAC  00041042   SRL V0, A0, 1
9D00CDB0  00491025   OR V0, V0, T1
9D00CDB4  304200FF   ANDI V0, V0, 255
9D00CDB8  30890001   ANDI T1, A0, 1
9D00F214  00401821   ADDU V1, V0, ZERO
9D00F218  7C042420   SEB A0, A0
9D00F21C  7C094C20   SEB T1, T1
9D00F220  00403821   ADDU A3, V0, ZERO
9D00F224  8FAB0018   LW T3, 24(SP)
9D00F228  0B400176   J .L116
9D00F22C  8FAE0014   LW T6, 20(SP)
9D00F230  2403FF80   ADDIU V1, ZERO, -128
9D00F234  00432024   AND A0, V0, V1
9D00F238  35290020   ORI T1, T1, 32
1919:                         OPCODE_END
9D0068F8  18602243   BLEZ V1, 0x9D00F208
9D0068FC  AE0F0054   SW T7, 84(S0)
9D00691C  90840000   LBU A0, 0(A0)
9D006920  26520003   ADDIU S2, S2, 3
9D006924  00042080   SLL A0, A0, 2
9D006928  02E42021   ADDU A0, S7, A0
9D00692C  8C840000   LW A0, 0(A0)
1920:                
1921:                      OPCODE_BEGIN(7D)  /* ADC $nnnn,X */
1922:                         ADC(4, ABS_IND_X_BYTE_READ);
9D00B22C  00EA3821   ADDU A3, A3, T2
9D00B230  30E4FFFF   ANDI A0, A3, -1
9D00B234  308200FF   ANDI V0, A0, 255
9D00B238  004A102B   SLTU V0, V0, T2
9D00B23C  10400007   BEQ V0, ZERO, .LBB5619
9D00B240  26530002   ADDIU S3, S2, 2
9D00B244  8EA20054   LW V0, 84(S5)
9D00B248  8F85807C   LW A1, -32644(GP)
9D00B24C  24A5FFFF   ADDIU A1, A1, -1
9D00B250  24420001   ADDIU V0, V0, 1
9D00B254  AF85807C   SW A1, -32644(GP)
9D00B258  AEA20054   SW V0, 84(S5)
9D00B2CC  00622021   ADDU A0, V1, V0
9D00B2D0  00894821   ADDU T1, A0, T1
9D00B2D4  8E0F0054   LW T7, 84(S0)
9D00B2D8  00436826   XOR T5, V0, V1
9D00B2DC  312200FF   ANDI V0, T1, 255
9D00B2E0  000D6827   NOR T5, ZERO, T5
9D00B2E4  7C0D3004   INS T5, ZERO, 0, 7
9D00B2E8  00431826   XOR V1, V0, V1
9D00B2EC  01A36824   AND T5, T5, V1
9D00B2F0  8F83807C   LW V1, -32644(GP)
9D00B2F4  2463FFFC   ADDIU V1, V1, -4
9D00B2F8  25EF0004   ADDIU T7, T7, 4
9D00B2FC  7D290200   EXT T1, T1, 8, 1
9D00B300  31AD00FF   ANDI T5, T5, 255
9D00B304  AF83807C   SW V1, -32644(GP)
9D00B324  00401821   ADDU V1, V0, ZERO
9D00B340  00800008   JR A0
9D00B344  00403821   ADDU A3, V0, ZERO
9D0101AC  00401821   ADDU V1, V0, ZERO
9D0101B0  7C042420   SEB A0, A0
9D0101B4  7C094C20   SEB T1, T1
9D0101B8  00403821   ADDU A3, V0, ZERO
9D0101BC  8FAB0018   LW T3, 24(SP)
9D0101C0  0B400176   J .L116
9D0101C4  8FAE0014   LW T6, 20(SP)
9D0101C8  2403FF80   ADDIU V1, ZERO, -128
9D0101CC  00432024   AND A0, V0, V1
9D0101D0  35290020   ORI T1, T1, 32
1923:                         OPCODE_END
9D00B308  186013A5   BLEZ V1, 0x9D0101A0
9D00B30C  AE0F0054   SW T7, 84(S0)
9D00B32C  90840000   LBU A0, 0(A0)
9D00B330  26520003   ADDIU S2, S2, 3
9D00B334  00042080   SLL A0, A0, 2
9D00B338  02E42021   ADDU A0, S7, A0
9D00B33C  8C840000   LW A0, 0(A0)
1924:                
1925:                      OPCODE_BEGIN(7E)  /* ROR $nnnn,X */
1926:                         ROR(7, ABS_IND_X, mem_writebyte, addr);
9D00B0C4  030AC021   ADDU T8, T8, T2
9D00B0C8  330FFFFF   ANDI T7, T8, -1
9D00B144  000921C0   SLL A0, T1, 7
9D00B148  308400FF   ANDI A0, A0, 255
9D00B150  7C593840   EXT T9, V0, 1, 8
9D00B154  30490001   ANDI T1, V0, 1
9D00B1A8  8E0F0054   LW T7, 84(S0)
9D00B1AC  8F84807C   LW A0, -32644(GP)
9D00B1B0  2484FFF9   ADDIU A0, A0, -7
9D00B1B4  25EF0007   ADDIU T7, T7, 7
9D00B1B8  AF84807C   SW A0, -32644(GP)
9D00C79C  000921C0   SLL A0, T1, 7
9D00C7A0  308400FF   ANDI A0, A0, 255
9D00C7B0  00091042   SRL V0, T1, 1
9D00C7B4  00821025   OR V0, A0, V0
9D00C7B8  31290001   ANDI T1, T1, 1
1927:                         OPCODE_END
9D00B1BC  188011B6   BLEZ A0, 0x9D00F898
9D00B1C0  AE0F0054   SW T7, 84(S0)
9D00B1D8  26520003   ADDIU S2, S2, 3
9D00B1E0  90840000   LBU A0, 0(A0)
9D00B1E4  00042080   SLL A0, A0, 2
9D00B1E8  02E42021   ADDU A0, S7, A0
9D00B1EC  8C840000   LW A0, 0(A0)
9D00B1F0  00800008   JR A0
9D00B1F4  00403821   ADDU A3, V0, ZERO
9D00F8AC  00403821   ADDU A3, V0, ZERO
9D00F8B0  8FAB0018   LW T3, 24(SP)
9D00F8B4  0B400176   J .L116
9D00F8B8  8FAE0014   LW T6, 20(SP)
9D00F8BC  2405FF80   ADDIU A1, ZERO, -128
9D00F8C0  00452024   AND A0, V0, A1
9D00F8C4  35290020   ORI T1, T1, 32
1928:                
1929:                      OPCODE_BEGIN(7F)  /* RRA $nnnn,X */
1930:                         RRA(7, ABS_IND_X, mem_writebyte, addr);
9D00B37C  030AC021   ADDU T8, T8, T2
9D00B380  330FFFFF   ANDI T7, T8, -1
9D00B3FC  00022042   SRL A0, V0, 1
9D00B400  000949C0   SLL T1, T1, 7
9D00B408  00892025   OR A0, A0, T1
9D00B40C  30490001   ANDI T1, V0, 1
9D00B460  00622021   ADDU A0, V1, V0
9D00B464  00894821   ADDU T1, A0, T1
9D00B468  8E0F0054   LW T7, 84(S0)
9D00B46C  00436826   XOR T5, V0, V1
9D00B470  312200FF   ANDI V0, T1, 255
9D00B474  000D6827   NOR T5, ZERO, T5
9D00B478  7C0D3004   INS T5, ZERO, 0, 7
9D00B47C  00431826   XOR V1, V0, V1
9D00B480  01A36824   AND T5, T5, V1
9D00B484  8F83807C   LW V1, -32644(GP)
9D00B488  2463FFF9   ADDIU V1, V1, -7
9D00B48C  25EF0007   ADDIU T7, T7, 7
9D00B490  7D293A00   EXT T1, T1, 8, 8
9D00B494  31AD00FF   ANDI T5, T5, 255
9D00B498  AF83807C   SW V1, -32644(GP)
9D00B4B8  00401821   ADDU V1, V0, ZERO
9D00B4D4  00800008   JR A0
9D00B4D8  00403821   ADDU A3, V0, ZERO
9D00C730  000949C0   SLL T1, T1, 7
9D00C740  00041042   SRL V0, A0, 1
9D00C744  00491025   OR V0, V0, T1
9D00C748  304200FF   ANDI V0, V0, 255
9D00C74C  30890001   ANDI T1, A0, 1
9D0106CC  00401821   ADDU V1, V0, ZERO
9D0106D0  7C042420   SEB A0, A0
9D0106D4  7C094C20   SEB T1, T1
9D0106D8  00403821   ADDU A3, V0, ZERO
9D0106DC  8FAB0018   LW T3, 24(SP)
9D0106E0  0B400176   J .L116
9D0106E4  8FAE0014   LW T6, 20(SP)
9D0106E8  2406FF80   ADDIU A2, ZERO, -128
9D0106EC  00462024   AND A0, V0, A2
9D0106F0  35290020   ORI T1, T1, 32
9D0106F4  7C042420   SEB A0, A0
9D0106F8  7C094C20   SEB T1, T1
1931:                         OPCODE_END
9D00B49C  18601488   BLEZ V1, 0x9D0106C0
9D00B4A0  AE0F0054   SW T7, 84(S0)
9D00B4C0  90840000   LBU A0, 0(A0)
9D00B4C4  26520003   ADDIU S2, S2, 3
9D00B4C8  00042080   SLL A0, A0, 2
9D00B4CC  02E42021   ADDU A0, S7, A0
9D00B4D0  8C840000   LW A0, 0(A0)
1932:                
1933:                      OPCODE_BEGIN(80)  /* NOP #$nn */
1934:                      OPCODE_BEGIN(82)  /* NOP #$nn */
1935:                      OPCODE_BEGIN(89)  /* NOP #$nn */
1936:                      OPCODE_BEGIN(C2)  /* NOP #$nn */
1937:                      OPCODE_BEGIN(E2)  /* NOP #$nn */
1938:                         DOP(2);
9D00081C  8E0F0054   LW T7, 84(S0)
9D000820  26530001   ADDIU S3, S2, 1
9D000824  8F84807C   LW A0, -32644(GP)
9D000828  2484FFFE   ADDIU A0, A0, -2
9D00082C  25EF0002   ADDIU T7, T7, 2
9D000830  AF84807C   SW A0, -32644(GP)
9D00376C  0B400208   J 0x9D000820
9D003770  8E0F0054   LW T7, 84(S0)
9D003774  0B400208   J 0x9D000820
9D003778  8E0F0054   LW T7, 84(S0)
9D004ABC  0B400208   J 0x9D000820
9D004AC0  8E0F0054   LW T7, 84(S0)
1939:                         OPCODE_END
9D000834  18803A53   BLEZ A0, 0x9D00F184
9D000838  AE0F0054   SW T7, 84(S0)
9D000854  92640000   LBU A0, 0(S3)
9D000858  00042080   SLL A0, A0, 2
9D00085C  02E42021   ADDU A0, S7, A0
9D000860  8C840000   LW A0, 0(A0)
9D000864  00800008   JR A0
9D000868  26520002   ADDIU S2, S2, 2
9D00086C  0B400150   J .LBE3050
9D000870  8FAF0010   LW T7, 16(SP)
9D000874  7C023004   INS V0, ZERO, 0, 7
9D000878  35290020   ORI T1, T1, 32
9D00087C  7C022420   SEB A0, V0
9D000880  7C094C20   SEB T1, T1
9D000884  8FAB0018   LW T3, 24(SP)
9D000888  0B400176   J .L116
9D00088C  8FAE0014   LW T6, 20(SP)
1940:                
1941:                      OPCODE_BEGIN(81)  /* STA ($nn,X) */
1942:                         STA(6, INDIR_X_ADDR, mem_writebyte, addr);
9D003798  90840000   LBU A0, 0(A0)
9D00379C  01442021   ADDU A0, T2, A0
9D00381C  8E0F0054   LW T7, 84(S0)
9D003820  8F84807C   LW A0, -32644(GP)
9D003824  2484FFFA   ADDIU A0, A0, -6
9D003828  25EF0006   ADDIU T7, T7, 6
9D00382C  AF84807C   SW A0, -32644(GP)
1943:                         OPCODE_END
9D003830  1880350D   BLEZ A0, 0x9D010C68
9D003834  AE0F0054   SW T7, 84(S0)
9D003850  90840000   LBU A0, 0(A0)
9D003854  00042080   SLL A0, A0, 2
9D003858  02E42021   ADDU A0, S7, A0
9D00385C  8C840000   LW A0, 0(A0)
9D003860  00800008   JR A0
9D003864  26520002   ADDIU S2, S2, 2
1944:                
1945:                      OPCODE_BEGIN(83)  /* SAX ($nn,X) */
1946:                         SAX(6, INDIR_X_ADDR, mem_writebyte, addr);
9D003884  90840000   LBU A0, 0(A0)
9D003888  01432824   AND A1, T2, V1
9D00388C  26530001   ADDIU S3, S2, 1
9D003890  01442021   ADDU A0, T2, A0
9D003910  8E0F0054   LW T7, 84(S0)
9D003914  8F84807C   LW A0, -32644(GP)
9D003918  2484FFFA   ADDIU A0, A0, -6
9D00391C  25EF0006   ADDIU T7, T7, 6
9D003920  AF84807C   SW A0, -32644(GP)
1947:                         OPCODE_END
9D003924  1880331B   BLEZ A0, 0x9D010594
9D003928  AE0F0054   SW T7, 84(S0)
9D003944  90840000   LBU A0, 0(A0)
9D003948  00042080   SLL A0, A0, 2
9D00394C  02E42021   ADDU A0, S7, A0
9D003950  8C840000   LW A0, 0(A0)
9D003954  00800008   JR A0
9D003958  26520002   ADDIU S2, S2, 2
1948:                
1949:                      OPCODE_BEGIN(84)  /* STY $nn */
1950:                         STY(3, ZERO_PAGE_ADDR, ZP_WRITEBYTE, baddr);
9D003974  90850000   LBU A1, 0(A0)
9D003978  8E0F0054   LW T7, 84(S0)
9D00397C  8F84807C   LW A0, -32644(GP)
9D003980  2484FFFD   ADDIU A0, A0, -3
9D003984  25EF0003   ADDIU T7, T7, 3
9D003988  8F988078   LW T8, -32648(GP)
9D00398C  03052821   ADDU A1, T8, A1
9D003990  26530001   ADDIU S3, S2, 1
9D003994  A0B40000   SB S4, 0(A1)
9D003998  AF84807C   SW A0, -32644(GP)
1951:                         OPCODE_END
9D00399C  18803378   BLEZ A0, 0x9D010780
9D0039A0  AE0F0054   SW T7, 84(S0)
9D0039BC  90840000   LBU A0, 0(A0)
9D0039C0  00042080   SLL A0, A0, 2
9D0039C4  02E42021   ADDU A0, S7, A0
9D0039C8  8C840000   LW A0, 0(A0)
9D0039CC  00800008   JR A0
9D0039D0  26520002   ADDIU S2, S2, 2
1952:                
1953:                      OPCODE_BEGIN(85)  /* STA $nn */
1954:                         STA(3, ZERO_PAGE_ADDR, ZP_WRITEBYTE, baddr);
9D002A44  90850000   LBU A1, 0(A0)
9D002A48  8E0F0054   LW T7, 84(S0)
9D002A4C  8F84807C   LW A0, -32644(GP)
9D002A50  2484FFFD   ADDIU A0, A0, -3
9D002A54  25EF0003   ADDIU T7, T7, 3
9D002A58  8F988078   LW T8, -32648(GP)
9D002A5C  03052821   ADDU A1, T8, A1
9D002A60  26530001   ADDIU S3, S2, 1
9D002A64  A0A30000   SB V1, 0(A1)
9D002A68  AF84807C   SW A0, -32644(GP)
1955:                         OPCODE_END
9D002A6C  18803769   BLEZ A0, 0x9D010814
9D002A70  AE0F0054   SW T7, 84(S0)
9D002A8C  90840000   LBU A0, 0(A0)
9D002A90  00042080   SLL A0, A0, 2
9D002A94  02E42021   ADDU A0, S7, A0
9D002A98  8C840000   LW A0, 0(A0)
9D002A9C  00800008   JR A0
9D002AA0  26520002   ADDIU S2, S2, 2
1956:                
1957:                      OPCODE_BEGIN(86)  /* STX $nn */
1958:                         STX(3, ZERO_PAGE_ADDR, ZP_WRITEBYTE, baddr);
9D004ADC  90850000   LBU A1, 0(A0)
9D004AE0  8E0F0054   LW T7, 84(S0)
9D004AE4  8F84807C   LW A0, -32644(GP)
9D004AE8  2484FFFD   ADDIU A0, A0, -3
9D004AEC  25EF0003   ADDIU T7, T7, 3
9D004AF0  8F988078   LW T8, -32648(GP)
9D004AF4  03052821   ADDU A1, T8, A1
9D004AF8  26530001   ADDIU S3, S2, 1
9D004AFC  A0AA0000   SB T2, 0(A1)
9D004B00  AF84807C   SW A0, -32644(GP)
1959:                         OPCODE_END
9D004B04  188029EE   BLEZ A0, 0x9D00F2C0
9D004B08  AE0F0054   SW T7, 84(S0)
9D004B24  90840000   LBU A0, 0(A0)
9D004B28  00042080   SLL A0, A0, 2
9D004B2C  02E42021   ADDU A0, S7, A0
9D004B30  8C840000   LW A0, 0(A0)
9D004B34  00800008   JR A0
9D004B38  26520002   ADDIU S2, S2, 2
1960:                
1961:                      OPCODE_BEGIN(87)  /* SAX $nn */
1962:                         SAX(3, ZERO_PAGE_ADDR, ZP_WRITEBYTE, baddr);
9D00B4F4  90850000   LBU A1, 0(A0)
9D00B4F8  8E0F0054   LW T7, 84(S0)
9D00B4FC  0143C024   AND T8, T2, V1
9D00B500  8F84807C   LW A0, -32644(GP)
9D00B504  2484FFFD   ADDIU A0, A0, -3
9D00B508  8F998078   LW T9, -32648(GP)
9D00B50C  03252821   ADDU A1, T9, A1
9D00B510  25EF0003   ADDIU T7, T7, 3
9D00B514  26530001   ADDIU S3, S2, 1
9D00B518  A0B80000   SB T8, 0(A1)
9D00B51C  AF84807C   SW A0, -32644(GP)
1963:                         OPCODE_END
9D00B520  188010B9   BLEZ A0, 0x9D00F808
9D00B524  AE0F0054   SW T7, 84(S0)
9D00B540  90840000   LBU A0, 0(A0)
9D00B544  00042080   SLL A0, A0, 2
9D00B548  02E42021   ADDU A0, S7, A0
9D00B54C  8C840000   LW A0, 0(A0)
9D00B550  00800008   JR A0
9D00B554  26520002   ADDIU S2, S2, 2
1964:                
1965:                      OPCODE_BEGIN(88)  /* DEY */
1966:                         DEY();
9D00B558  8E0F0054   LW T7, 84(S0)
9D00B55C  2682FFFF   ADDIU V0, S4, -1
9D00B560  8F84807C   LW A0, -32644(GP)
9D00B564  2484FFFE   ADDIU A0, A0, -2
9D00B568  25EF0002   ADDIU T7, T7, 2
9D00B56C  304200FF   ANDI V0, V0, 255
9D00B570  AF84807C   SW A0, -32644(GP)
9D00B590  0040A021   ADDU S4, V0, ZERO
9D00B5AC  00800008   JR A0
9D00B5B0  00403821   ADDU A3, V0, ZERO
9D010C48  0040A021   ADDU S4, V0, ZERO
9D010C4C  7C042420   SEB A0, A0
9D010C50  7C094C20   SEB T1, T1
9D010C58  00403821   ADDU A3, V0, ZERO
9D010C5C  8FAB0018   LW T3, 24(SP)
9D010C60  0B400176   J .L116
9D010C64  8FAE0014   LW T6, 20(SP)
9D010C68  7C023004   INS V0, ZERO, 0, 7
9D010C6C  35290020   ORI T1, T1, 32
9D010C70  7C022420   SEB A0, V0
9D010C74  7C094C20   SEB T1, T1
9D010C78  8FAB0018   LW T3, 24(SP)
9D010C7C  0B400176   J .L116
9D010C80  8FAE0014   LW T6, 20(SP)
9D010C84  34C90020   ORI T1, A2, 32
1967:                         OPCODE_END
9D00B574  188015B1   BLEZ A0, 0x9D010C3C
9D00B578  AE0F0054   SW T7, 84(S0)
9D00B598  90840000   LBU A0, 0(A0)
9D00B59C  26520001   ADDIU S2, S2, 1
9D00B5A0  00042080   SLL A0, A0, 2
9D00B5A4  02E42021   ADDU A0, S7, A0
9D00B5A8  8C840000   LW A0, 0(A0)
9D010C54  02409821   ADDU S3, S2, ZERO
1968:                
1969:                      OPCODE_BEGIN(8A)  /* TXA */
1970:                         TXA();
9D00AAA0  8E0F0054   LW T7, 84(S0)
9D00AAA4  8F82807C   LW V0, -32644(GP)
9D00AAA8  2442FFFE   ADDIU V0, V0, -2
9D00AAAC  25EF0002   ADDIU T7, T7, 2
9D00AAB0  AF82807C   SW V0, -32644(GP)
1971:                         OPCODE_END
9D00AAB4  18401290   BLEZ V0, 0x9D00F4F8
9D00AAB8  AE0F0054   SW T7, 84(S0)
9D00AAD0  01401821   ADDU V1, T2, ZERO
9D00AAD8  90420000   LBU V0, 0(V0)
9D00AADC  26520001   ADDIU S2, S2, 1
9D00AAE0  01403821   ADDU A3, T2, ZERO
9D00AAE4  00021080   SLL V0, V0, 2
9D00AAE8  02E21021   ADDU V0, S7, V0
9D00AAEC  8C440000   LW A0, 0(V0)
9D00AAF0  00800008   JR A0
9D00AAF4  01401021   ADDU V0, T2, ZERO
9D00F510  01401821   ADDU V1, T2, ZERO
9D00F514  02409821   ADDU S3, S2, ZERO
9D00F518  8FAB0018   LW T3, 24(SP)
9D00F51C  0B400176   J .L116
9D00F520  8FAE0014   LW T6, 20(SP)
9D00F524  2403FF80   ADDIU V1, ZERO, -128
9D00F528  00432024   AND A0, V0, V1
9D00F52C  35290020   ORI T1, T1, 32
1972:                
1973:                      OPCODE_BEGIN(8B)  /* ANE #$nn */
1974:                         ANE(2, IMMEDIATE_BYTE);
9D00AB0C  8E0F0054   LW T7, 84(S0)
9D00AB14  90420000   LBU V0, 0(V0)
9D00AB18  240BFFEE   ADDIU T3, ZERO, -18
9D00AB1C  006B1825   OR V1, V1, T3
9D00AB20  01432024   AND A0, T2, V1
9D00AB24  8F83807C   LW V1, -32644(GP)
9D00AB28  2463FFFE   ADDIU V1, V1, -2
9D00AB2C  25EF0002   ADDIU T7, T7, 2
9D00AB30  26530001   ADDIU S3, S2, 1
9D00AB34  00821024   AND V0, A0, V0
9D00AB38  AF83807C   SW V1, -32644(GP)
9D00AB58  00401821   ADDU V1, V0, ZERO
9D00AB74  00800008   JR A0
9D00AB78  00403821   ADDU A3, V0, ZERO
9D010948  00401821   ADDU V1, V0, ZERO
9D01094C  7C042420   SEB A0, A0
9D010950  7C094C20   SEB T1, T1
9D010954  00403821   ADDU A3, V0, ZERO
9D010958  8FAB0018   LW T3, 24(SP)
9D01095C  0B400176   J .L116
9D010960  8FAE0014   LW T6, 20(SP)
9D010964  2406FF80   ADDIU A2, ZERO, -128
9D010968  00462024   AND A0, V0, A2
9D01096C  35290020   ORI T1, T1, 32
1975:                         OPCODE_END
9D00AB3C  1860177F   BLEZ V1, 0x9D01093C
9D00AB40  AE0F0054   SW T7, 84(S0)
9D00AB60  90840000   LBU A0, 0(A0)
9D00AB64  26520002   ADDIU S2, S2, 2
9D00AB68  00042080   SLL A0, A0, 2
9D00AB6C  02E42021   ADDU A0, S7, A0
9D00AB70  8C840000   LW A0, 0(A0)
1976:                
1977:                      OPCODE_BEGIN(8C)  /* STY $nnnn */
1978:                         STY(4, ABSOLUTE_ADDR, mem_writebyte, addr);
9D00AC14  8E0F0054   LW T7, 84(S0)
9D00AC18  8F84807C   LW A0, -32644(GP)
9D00AC1C  2484FFFC   ADDIU A0, A0, -4
9D00AC20  25EF0004   ADDIU T7, T7, 4
9D00AC24  AF84807C   SW A0, -32644(GP)
1979:                         OPCODE_END
9D00AC28  188013F4   BLEZ A0, 0x9D00FBFC
9D00AC2C  AE0F0054   SW T7, 84(S0)
9D00AC48  90840000   LBU A0, 0(A0)
9D00AC4C  00042080   SLL A0, A0, 2
9D00AC50  02E42021   ADDU A0, S7, A0
9D00AC54  8C840000   LW A0, 0(A0)
9D00AC58  00800008   JR A0
9D00AC5C  26520003   ADDIU S2, S2, 3
1980:                
1981:                      OPCODE_BEGIN(8D)  /* STA $nnnn */
1982:                         STA(4, ABSOLUTE_ADDR, mem_writebyte, addr);
9D00BB0C  8E0F0054   LW T7, 84(S0)
9D00BB10  8F84807C   LW A0, -32644(GP)
9D00BB14  2484FFFC   ADDIU A0, A0, -4
9D00BB18  25EF0004   ADDIU T7, T7, 4
9D00BB1C  AF84807C   SW A0, -32644(GP)
1983:                         OPCODE_END
9D00BB20  18801074   BLEZ A0, 0x9D00FCF4
9D00BB24  AE0F0054   SW T7, 84(S0)
9D00BB40  90840000   LBU A0, 0(A0)
9D00BB44  00042080   SLL A0, A0, 2
9D00BB48  02E42021   ADDU A0, S7, A0
9D00BB4C  8C840000   LW A0, 0(A0)
9D00BB50  00800008   JR A0
9D00BB54  26520003   ADDIU S2, S2, 3
1984:                
1985:                      OPCODE_BEGIN(8E)  /* STX $nnnn */
1986:                         STX(4, ABSOLUTE_ADDR, mem_writebyte, addr);
9D001B4C  8E0F0054   LW T7, 84(S0)
9D001B50  8F84807C   LW A0, -32644(GP)
9D001B54  2484FFFC   ADDIU A0, A0, -4
9D001B58  25EF0004   ADDIU T7, T7, 4
9D001B5C  AF84807C   SW A0, -32644(GP)
1987:                         OPCODE_END
9D001B60  18803C06   BLEZ A0, 0x9D010B7C
9D001B64  AE0F0054   SW T7, 84(S0)
9D001B80  90840000   LBU A0, 0(A0)
9D001B84  00042080   SLL A0, A0, 2
9D001B88  02E42021   ADDU A0, S7, A0
9D001B8C  8C840000   LW A0, 0(A0)
9D001B90  00800008   JR A0
9D001B94  26520003   ADDIU S2, S2, 3
1988:                      
1989:                      OPCODE_BEGIN(8F)  /* SAX $nnnn */
1990:                         SAX(4, ABSOLUTE_ADDR, mem_writebyte, addr);
9D00B864  01432824   AND A1, T2, V1
9D00B870  26530002   ADDIU S3, S2, 2
9D00B8D4  8E0F0054   LW T7, 84(S0)
9D00B8D8  8F84807C   LW A0, -32644(GP)
9D00B8DC  2484FFFC   ADDIU A0, A0, -4
9D00B8E0  25EF0004   ADDIU T7, T7, 4
9D00B8E4  AF84807C   SW A0, -32644(GP)
1991:                         OPCODE_END
9D00B8E8  188012FF   BLEZ A0, 0x9D0104E8
9D00B8EC  AE0F0054   SW T7, 84(S0)
9D00B908  90840000   LBU A0, 0(A0)
9D00B90C  00042080   SLL A0, A0, 2
9D00B910  02E42021   ADDU A0, S7, A0
9D00B914  8C840000   LW A0, 0(A0)
9D00B918  00800008   JR A0
9D00B91C  26520003   ADDIU S2, S2, 3
1992:                
1993:                      OPCODE_BEGIN(90)  /* BCC $nnnn */
1994:                         BCC();
9D00B6BC  552003CA   BNEL T1, ZERO, 0x9D00C5E8
9D00B6C0  8E0F0054   LW T7, 84(S0)
9D00B6D8  26520001   ADDIU S2, S2, 1
9D00B6E0  80930000   LB S3, 0(A0)
9D00B6E4  324400FF   ANDI A0, S2, 255
9D00B6E8  02642021   ADDU A0, S3, A0
9D00B6EC  30840100   ANDI A0, A0, 256
9D00B6F0  14800618   BNE A0, ZERO, 0x9D00CF54
9D00B6F4  8EAF0054   LW T7, 84(S5)
9D00B6F8  8F84807C   LW A0, -32644(GP)
9D00B6FC  2484FFFD   ADDIU A0, A0, -3
9D00B700  25EF0003   ADDIU T7, T7, 3
9D00B704  AF84807C   SW A0, -32644(GP)
9D00B708  AE0F0054   SW T7, 84(S0)
9D00B70C  02729821   ADDU S3, S3, S2
9D00C5E8  26530001   ADDIU S3, S2, 1
9D00C5EC  8F84807C   LW A0, -32644(GP)
9D00C5F0  2484FFFE   ADDIU A0, A0, -2
9D00C5F4  25EF0002   ADDIU T7, T7, 2
9D00C5F8  AF84807C   SW A0, -32644(GP)
9D00C5FC  0B402DC4   J 0x9D00B710
9D00C600  AE0F0054   SW T7, 84(S0)
9D00CF54  8F84807C   LW A0, -32644(GP)
9D00CF58  2484FFFF   ADDIU A0, A0, -1
9D00CF5C  0B402DBF   J 0x9D00B6FC
9D00CF60  25EF0001   ADDIU T7, T7, 1
1995:                         OPCODE_END
9D00B710  58801037   BLEZL A0, 0x9D00F7F0
9D00B714  7C023004   INS V0, ZERO, 0, 7
9D00B730  90840000   LBU A0, 0(A0)
9D00B734  00042080   SLL A0, A0, 2
9D00B738  02E42021   ADDU A0, S7, A0
9D00B73C  8C840000   LW A0, 0(A0)
9D00B740  00800008   JR A0
9D00B744  26720001   ADDIU S2, S3, 1
1996:                
1997:                      OPCODE_BEGIN(91)  /* STA ($nn),Y */
1998:                         STA(6, INDIR_Y_ADDR, mem_writebyte, addr);
9D00B77C  0314C021   ADDU T8, T8, S4
9D00B780  3304FFFF   ANDI A0, T8, -1
9D00B7E8  8E0F0054   LW T7, 84(S0)
9D00B7EC  8F84807C   LW A0, -32644(GP)
9D00B7F0  2484FFFA   ADDIU A0, A0, -6
9D00B7F4  25EF0006   ADDIU T7, T7, 6
9D00B7F8  AF84807C   SW A0, -32644(GP)
1999:                         OPCODE_END
9D00B7FC  1880135E   BLEZ A0, 0x9D010578
9D00B800  AE0F0054   SW T7, 84(S0)
9D00B81C  90840000   LBU A0, 0(A0)
9D00B820  00042080   SLL A0, A0, 2
9D00B824  02E42021   ADDU A0, S7, A0
9D00B828  8C840000   LW A0, 0(A0)
9D00B82C  00800008   JR A0
9D00B830  26520002   ADDIU S2, S2, 2
2000:                
2001:                      OPCODE_BEGIN(93)  /* SHA ($nn),Y */
2002:                         SHA(6, INDIR_Y_ADDR, mem_writebyte, addr);
9D005F80  01432824   AND A1, T2, V1
9D005F84  26530001   ADDIU S3, S2, 1
9D005F9C  0334C821   ADDU T9, T9, S4
9D005FA0  3324FFFF   ANDI A0, T9, -1
9D005FA4  0004C202   SRL T8, A0, 8
9D005FA8  27180001   ADDIU T8, T8, 1
9D005FAC  00B82824   AND A1, A1, T8
9D006014  8E0F0054   LW T7, 84(S0)
9D006018  8F84807C   LW A0, -32644(GP)
9D00601C  2484FFFA   ADDIU A0, A0, -6
9D006020  25EF0006   ADDIU T7, T7, 6
9D006024  AF84807C   SW A0, -32644(GP)
2003:                         OPCODE_END
9D006028  188027C0   BLEZ A0, 0x9D00FF2C
9D00602C  AE0F0054   SW T7, 84(S0)
9D006048  90840000   LBU A0, 0(A0)
9D00604C  00042080   SLL A0, A0, 2
9D006050  02E42021   ADDU A0, S7, A0
9D006054  8C840000   LW A0, 0(A0)
9D006058  00800008   JR A0
9D00605C  26520002   ADDIU S2, S2, 2
2004:                
2005:                      OPCODE_BEGIN(94)  /* STY $nn,X */
2006:                         STY(4, ZP_IND_X_ADDR, ZP_WRITEBYTE, baddr);
9D00C214  90840000   LBU A0, 0(A0)
9D00C218  8E0F0054   LW T7, 84(S0)
9D00C21C  01442021   ADDU A0, T2, A0
9D00C220  308400FF   ANDI A0, A0, 255
9D00C224  8F858078   LW A1, -32648(GP)
9D00C228  00A42821   ADDU A1, A1, A0
9D00C22C  8F84807C   LW A0, -32644(GP)
9D00C230  2484FFFC   ADDIU A0, A0, -4
9D00C234  25EF0004   ADDIU T7, T7, 4
9D00C238  26530001   ADDIU S3, S2, 1
9D00C23C  A0B40000   SB S4, 0(A1)
9D00C240  AF84807C   SW A0, -32644(GP)
2007:                         OPCODE_END
9D00C244  1880108B   BLEZ A0, 0x9D010474
9D00C248  AE0F0054   SW T7, 84(S0)
9D00C264  90840000   LBU A0, 0(A0)
9D00C268  00042080   SLL A0, A0, 2
9D00C26C  02E42021   ADDU A0, S7, A0
9D00C270  8C840000   LW A0, 0(A0)
9D00C274  00800008   JR A0
9D00C278  26520002   ADDIU S2, S2, 2
2008:                
2009:                      OPCODE_BEGIN(95)  /* STA $nn,X */
2010:                         STA(4, ZP_IND_X_ADDR, ZP_WRITEBYTE, baddr);
9D00BE20  90840000   LBU A0, 0(A0)
9D00BE24  8E0F0054   LW T7, 84(S0)
9D00BE28  01442021   ADDU A0, T2, A0
9D00BE2C  308400FF   ANDI A0, A0, 255
9D00BE30  8F858078   LW A1, -32648(GP)
9D00BE34  00A42821   ADDU A1, A1, A0
9D00BE38  8F84807C   LW A0, -32644(GP)
9D00BE3C  2484FFFC   ADDIU A0, A0, -4
9D00BE40  25EF0004   ADDIU T7, T7, 4
9D00BE44  26530001   ADDIU S3, S2, 1
9D00BE48  A0A30000   SB V1, 0(A1)
9D00BE4C  AF84807C   SW A0, -32644(GP)
2011:                         OPCODE_END
9D00BE50  1880142E   BLEZ A0, 0x9D010F0C
9D00BE54  AE0F0054   SW T7, 84(S0)
9D00BE70  90840000   LBU A0, 0(A0)
9D00BE74  00042080   SLL A0, A0, 2
9D00BE78  02E42021   ADDU A0, S7, A0
9D00BE7C  8C840000   LW A0, 0(A0)
9D00BE80  00800008   JR A0
9D00BE84  26520002   ADDIU S2, S2, 2
2012:                
2013:                      OPCODE_BEGIN(96)  /* STX $nn,Y */
2014:                         STX(4, ZP_IND_Y_ADDR, ZP_WRITEBYTE, baddr);
9D00C294  90840000   LBU A0, 0(A0)
9D00C298  8E0F0054   LW T7, 84(S0)
9D00C29C  02842021   ADDU A0, S4, A0
9D00C2A0  308400FF   ANDI A0, A0, 255
9D00C2A4  8F858078   LW A1, -32648(GP)
9D00C2A8  00A42821   ADDU A1, A1, A0
9D00C2AC  8F84807C   LW A0, -32644(GP)
9D00C2B0  2484FFFC   ADDIU A0, A0, -4
9D00C2B4  25EF0004   ADDIU T7, T7, 4
9D00C2B8  26530001   ADDIU S3, S2, 1
9D00C2BC  A0AA0000   SB T2, 0(A1)
9D00C2C0  AF84807C   SW A0, -32644(GP)
2015:                         OPCODE_END
9D00C2C4  1880130A   BLEZ A0, 0x9D010EF0
9D00C2C8  AE0F0054   SW T7, 84(S0)
9D00C2E4  90840000   LBU A0, 0(A0)
9D00C2E8  00042080   SLL A0, A0, 2
9D00C2EC  02E42021   ADDU A0, S7, A0
9D00C2F0  8C840000   LW A0, 0(A0)
9D00C2F4  00800008   JR A0
9D00C2F8  26520002   ADDIU S2, S2, 2
2016:                
2017:                      OPCODE_BEGIN(97)  /* SAX $nn,Y */
2018:                         SAX(4, ZP_IND_Y_ADDR, ZP_WRITEBYTE, baddr);
9D003C7C  90840000   LBU A0, 0(A0)
9D003C80  8E0F0054   LW T7, 84(S0)
9D003C84  02842021   ADDU A0, S4, A0
9D003C88  308400FF   ANDI A0, A0, 255
9D003C8C  8F858078   LW A1, -32648(GP)
9D003C90  00A42821   ADDU A1, A1, A0
9D003C94  0143C024   AND T8, T2, V1
9D003C98  8F84807C   LW A0, -32644(GP)
9D003C9C  2484FFFC   ADDIU A0, A0, -4
9D003CA0  25EF0004   ADDIU T7, T7, 4
9D003CA4  26530001   ADDIU S3, S2, 1
9D003CA8  A0B80000   SB T8, 0(A1)
9D003CAC  AF84807C   SW A0, -32644(GP)
2019:                         OPCODE_END
9D003CB0  188031F7   BLEZ A0, 0x9D010490
9D003CB4  AE0F0054   SW T7, 84(S0)
9D003CD0  90840000   LBU A0, 0(A0)
9D003CD4  00042080   SLL A0, A0, 2
9D003CD8  02E42021   ADDU A0, S7, A0
9D003CDC  8C840000   LW A0, 0(A0)
9D003CE0  00800008   JR A0
9D003CE4  26520002   ADDIU S2, S2, 2
2020:                
2021:                      OPCODE_BEGIN(98)  /* TYA */
2022:                         TYA();
9D003CE8  8E0F0054   LW T7, 84(S0)
9D003CEC  8F82807C   LW V0, -32644(GP)
9D003CF0  2442FFFE   ADDIU V0, V0, -2
9D003CF4  25EF0002   ADDIU T7, T7, 2
9D003CF8  AF82807C   SW V0, -32644(GP)
2023:                         OPCODE_END
9D003CFC  184032FA   BLEZ V0, 0x9D0108E8
9D003D00  AE0F0054   SW T7, 84(S0)
9D003D18  02801821   ADDU V1, S4, ZERO
9D003D20  90420000   LBU V0, 0(V0)
9D003D24  26520001   ADDIU S2, S2, 1
9D003D28  02803821   ADDU A3, S4, ZERO
9D003D2C  00021080   SLL V0, V0, 2
9D003D30  02E21021   ADDU V0, S7, V0
9D003D34  8C440000   LW A0, 0(V0)
9D003D38  00800008   JR A0
9D003D3C  02801021   ADDU V0, S4, ZERO
9D010900  02801821   ADDU V1, S4, ZERO
9D010904  02409821   ADDU S3, S2, ZERO
9D010908  8FAB0018   LW T3, 24(SP)
9D01090C  0B400176   J .L116
9D010910  8FAE0014   LW T6, 20(SP)
9D010914  2405FF80   ADDIU A1, ZERO, -128
9D010918  00452024   AND A0, V0, A1
9D01091C  35290020   ORI T1, T1, 32
2024:                
2025:                      OPCODE_BEGIN(99)  /* STA $nnnn,Y */
2026:                         STA(5, ABS_IND_Y_ADDR, mem_writebyte, addr);
9D003D74  0314C021   ADDU T8, T8, S4
9D003D78  3304FFFF   ANDI A0, T8, -1
9D003DE0  8E0F0054   LW T7, 84(S0)
9D003DE4  8F84807C   LW A0, -32644(GP)
9D003DE8  2484FFFB   ADDIU A0, A0, -5
9D003DEC  25EF0005   ADDIU T7, T7, 5
9D003DF0  AF84807C   SW A0, -32644(GP)
2027:                         OPCODE_END
9D003DF4  18802FE4   BLEZ A0, 0x9D00FD88
9D003DF8  AE0F0054   SW T7, 84(S0)
9D003E14  90840000   LBU A0, 0(A0)
9D003E18  00042080   SLL A0, A0, 2
9D003E1C  02E42021   ADDU A0, S7, A0
9D003E20  8C840000   LW A0, 0(A0)
9D003E24  00800008   JR A0
9D003E28  26520003   ADDIU S2, S2, 3
2028:                
2029:                      OPCODE_BEGIN(9A)  /* TXS */
2030:                         TXS();
9D00BD44  8E0F0054   LW T7, 84(S0)
9D00BD48  8F84807C   LW A0, -32644(GP)
9D00BD4C  2484FFFE   ADDIU A0, A0, -2
9D00BD50  25EF0002   ADDIU T7, T7, 2
9D00BD54  AF84807C   SW A0, -32644(GP)
2031:                         OPCODE_END
9D00BD58  188014A3   BLEZ A0, 0x9D010FE8
9D00BD5C  AE0F0054   SW T7, 84(S0)
9D00BD74  0140B021   ADDU S6, T2, ZERO
9D00BD7C  90840000   LBU A0, 0(A0)
9D00BD80  00042080   SLL A0, A0, 2
9D00BD84  02E42021   ADDU A0, S7, A0
9D00BD88  8C840000   LW A0, 0(A0)
9D00BD8C  00800008   JR A0
9D00BD90  26520001   ADDIU S2, S2, 1
9D010FF8  0140B021   ADDU S6, T2, ZERO
9D010FFC  02409821   ADDU S3, S2, ZERO
9D011000  8FAB0018   LW T3, 24(SP)
9D011004  0B400176   J .L116
9D011008  8FAE0014   LW T6, 20(SP)
9D01100C  2405FF80   ADDIU A1, ZERO, -128
9D011010  00452024   AND A0, V0, A1
9D011014  35290020   ORI T1, T1, 32
2032:                
2033:                      OPCODE_BEGIN(9B)  /* SHS $nnnn,Y */
2034:                         SHS(5, ABS_IND_Y_ADDR, mem_writebyte, addr);
9D00A470  01436024   AND T4, T2, V1
9D00A478  0334C821   ADDU T9, T9, S4
9D00A47C  3324FFFF   ANDI A0, T9, -1
9D00A480  00042A02   SRL A1, A0, 8
9D00A484  319600FF   ANDI S6, T4, 255
9D00A488  24A50001   ADDIU A1, A1, 1
9D00A490  26530002   ADDIU S3, S2, 2
9D00A4F4  8E0F0054   LW T7, 84(S0)
9D00A4F8  8F84807C   LW A0, -32644(GP)
9D00A4FC  2484FFFB   ADDIU A0, A0, -5
9D00A500  25EF0005   ADDIU T7, T7, 5
9D00A504  AF84807C   SW A0, -32644(GP)
2035:                         OPCODE_END
9D00A508  188013F4   BLEZ A0, 0x9D00F4DC
9D00A50C  AE0F0054   SW T7, 84(S0)
9D00A528  90840000   LBU A0, 0(A0)
9D00A52C  00042080   SLL A0, A0, 2
9D00A530  02E42021   ADDU A0, S7, A0
9D00A534  8C840000   LW A0, 0(A0)
9D00A538  00800008   JR A0
9D00A53C  26520003   ADDIU S2, S2, 3
2036:                
2037:                      OPCODE_BEGIN(9C)  /* SHY $nnnn,X */
2038:                         SHY(5, ABS_IND_X_ADDR, mem_writebyte, addr);
9D00BF38  26530002   ADDIU S3, S2, 2
9D00BF40  032AC821   ADDU T9, T9, T2
9D00BF44  3324FFFF   ANDI A0, T9, -1
9D00BF48  00042A02   SRL A1, A0, 8
9D00BF4C  24A50001   ADDIU A1, A1, 1
9D00BF50  02852824   AND A1, S4, A1
9D00BFB8  8E0F0054   LW T7, 84(S0)
9D00BFBC  8F84807C   LW A0, -32644(GP)
9D00BFC0  2484FFFB   ADDIU A0, A0, -5
9D00BFC4  25EF0005   ADDIU T7, T7, 5
9D00BFC8  AF84807C   SW A0, -32644(GP)
2039:                         OPCODE_END
9D00BFCC  188012E4   BLEZ A0, 0x9D010B60
9D00BFD0  AE0F0054   SW T7, 84(S0)
9D00BFEC  90840000   LBU A0, 0(A0)
9D00BFF0  00042080   SLL A0, A0, 2
9D00BFF4  02E42021   ADDU A0, S7, A0
9D00BFF8  8C840000   LW A0, 0(A0)
9D00BFFC  00800008   JR A0
9D00C000  26520003   ADDIU S2, S2, 3
2040:                
2041:                      OPCODE_BEGIN(9D)  /* STA $nnnn,X */
2042:                         STA(5, ABS_IND_X_ADDR, mem_writebyte, addr);
9D00A574  030AC021   ADDU T8, T8, T2
9D00A578  3304FFFF   ANDI A0, T8, -1
9D00A5E0  8E0F0054   LW T7, 84(S0)
9D00A5E4  8F84807C   LW A0, -32644(GP)
9D00A5E8  2484FFFB   ADDIU A0, A0, -5
9D00A5EC  25EF0005   ADDIU T7, T7, 5
9D00A5F0  AF84807C   SW A0, -32644(GP)
2043:                         OPCODE_END
9D00A5F4  18801628   BLEZ A0, 0x9D00FE98
9D00A5F8  AE0F0054   SW T7, 84(S0)
9D00A614  90840000   LBU A0, 0(A0)
9D00A618  00042080   SLL A0, A0, 2
9D00A61C  02E42021   ADDU A0, S7, A0
9D00A620  8C840000   LW A0, 0(A0)
9D00A624  00800008   JR A0
9D00A628  26520003   ADDIU S2, S2, 3
2044:                
2045:                      OPCODE_BEGIN(9E)  /* SHX $nnnn,Y */
2046:                         SHX(5, ABS_IND_Y_ADDR, mem_writebyte, addr);
9D00A65C  26530002   ADDIU S3, S2, 2
9D00A664  0334C821   ADDU T9, T9, S4
9D00A668  3324FFFF   ANDI A0, T9, -1
9D00A66C  00042A02   SRL A1, A0, 8
9D00A670  24A50001   ADDIU A1, A1, 1
9D00A674  01452824   AND A1, T2, A1
9D00A6DC  8E0F0054   LW T7, 84(S0)
9D00A6E0  8F84807C   LW A0, -32644(GP)
9D00A6E4  2484FFFB   ADDIU A0, A0, -5
9D00A6E8  25EF0005   ADDIU T7, T7, 5
9D00A6EC  AF84807C   SW A0, -32644(GP)
2047:                         OPCODE_END
9D00A6F0  18801552   BLEZ A0, 0x9D00FC3C
9D00A6F4  AE0F0054   SW T7, 84(S0)
9D00A710  90840000   LBU A0, 0(A0)
9D00A714  00042080   SLL A0, A0, 2
9D00A718  02E42021   ADDU A0, S7, A0
9D00A71C  8C840000   LW A0, 0(A0)
9D00A720  00800008   JR A0
9D00A724  26520003   ADDIU S2, S2, 3
2048:                
2049:                      OPCODE_BEGIN(9F)  /* SHA $nnnn,Y */
2050:                         SHA(5, ABS_IND_Y_ADDR, mem_writebyte, addr);
9D003050  01432824   AND A1, T2, V1
9D003058  0334C821   ADDU T9, T9, S4
9D00305C  3324FFFF   ANDI A0, T9, -1
9D003060  00047A02   SRL T7, A0, 8
9D003064  25EF0001   ADDIU T7, T7, 1
9D003068  00AF2824   AND A1, A1, T7
9D003070  26530002   ADDIU S3, S2, 2
9D0030D4  8E0F0054   LW T7, 84(S0)
9D0030D8  8F84807C   LW A0, -32644(GP)
9D0030DC  2484FFFB   ADDIU A0, A0, -5
9D0030E0  25EF0005   ADDIU T7, T7, 5
9D0030E4  AF84807C   SW A0, -32644(GP)
2051:                         OPCODE_END
9D0030E8  18803364   BLEZ A0, 0x9D00FE7C
9D0030EC  AE0F0054   SW T7, 84(S0)
9D003108  90840000   LBU A0, 0(A0)
9D00310C  00042080   SLL A0, A0, 2
9D003110  02E42021   ADDU A0, S7, A0
9D003114  8C840000   LW A0, 0(A0)
9D003118  00800008   JR A0
9D00311C  26520003   ADDIU S2, S2, 3
2052:                      
2053:                      OPCODE_BEGIN(A0)  /* LDY #$nn */
2054:                         LDY(2, IMMEDIATE_BYTE);
9D00BCDC  8E0F0054   LW T7, 84(S0)
9D00BCE8  8F84807C   LW A0, -32644(GP)
9D00BCEC  2484FFFE   ADDIU A0, A0, -2
9D00BCF4  25EF0002   ADDIU T7, T7, 2
9D00BCF8  26530001   ADDIU S3, S2, 1
9D00BD00  AF84807C   SW A0, -32644(GP)
2055:                         OPCODE_END
9D00BD04  18801303   BLEZ A0, 0x9D010914
9D00BD08  AE0F0054   SW T7, 84(S0)
9D00BD20  26520002   ADDIU S2, S2, 2
9D00BD28  90840000   LBU A0, 0(A0)
9D00BD30  00042080   SLL A0, A0, 2
9D00BD34  02E42021   ADDU A0, S7, A0
9D00BD38  8C840000   LW A0, 0(A0)
2056:                
2057:                      OPCODE_BEGIN(A1)  /* LDA ($nn,X) */
2058:                         LDA(6, INDIR_X_BYTE);
9D00BB74  90420000   LBU V0, 0(V0)
9D00BB78  01421021   ADDU V0, T2, V0
9D00BC08  8E0F0054   LW T7, 84(S0)
9D00BC0C  8F83807C   LW V1, -32644(GP)
9D00BC10  2463FFFA   ADDIU V1, V1, -6
9D00BC14  25EF0006   ADDIU T7, T7, 6
9D00BC18  AF83807C   SW V1, -32644(GP)
2059:                         OPCODE_END
9D00BC1C  186012BB   BLEZ V1, 0x9D01070C
9D00BC20  AE0F0054   SW T7, 84(S0)
9D00BC38  26520002   ADDIU S2, S2, 2
9D00BC40  90640000   LBU A0, 0(V1)
9D00BC44  00401821   ADDU V1, V0, ZERO
9D00BC48  00042080   SLL A0, A0, 2
9D00BC4C  02E42021   ADDU A0, S7, A0
9D00BC50  8C840000   LW A0, 0(A0)
9D00BC54  00800008   JR A0
9D00BC58  00403821   ADDU A3, V0, ZERO
9D010718  00401821   ADDU V1, V0, ZERO
9D01071C  7C042420   SEB A0, A0
9D010720  7C094C20   SEB T1, T1
9D010724  00403821   ADDU A3, V0, ZERO
9D010728  8FAB0018   LW T3, 24(SP)
9D01072C  0B400176   J .L116
9D010730  8FAE0014   LW T6, 20(SP)
9D010734  2408FF80   ADDIU T0, ZERO, -128
9D010738  00482024   AND A0, V0, T0
9D01073C  35290020   ORI T1, T1, 32
2060:                
2061:                      OPCODE_BEGIN(A2)  /* LDX #$nn */
2062:                         LDX(2, IMMEDIATE_BYTE);
9D00BC68  8E0F0054   LW T7, 84(S0)
9D00BC74  8F84807C   LW A0, -32644(GP)
9D00BC78  2484FFFE   ADDIU A0, A0, -2
9D00BC80  25EF0002   ADDIU T7, T7, 2
9D00BC84  26530001   ADDIU S3, S2, 1
9D00BC8C  AF84807C   SW A0, -32644(GP)
2063:                         OPCODE_END
9D00BC90  18801484   BLEZ A0, 0x9D010EA4
9D00BC94  AE0F0054   SW T7, 84(S0)
9D00BCAC  26520002   ADDIU S2, S2, 2
9D00BCB4  90840000   LBU A0, 0(A0)
9D00BCBC  00042080   SLL A0, A0, 2
9D00BCC0  02E42021   ADDU A0, S7, A0
9D00BCC4  8C840000   LW A0, 0(A0)
2064:                
2065:                      OPCODE_BEGIN(A3)  /* LAX ($nn,X) */
2066:                         LAX(6, INDIR_X_BYTE);
9D0095B0  90420000   LBU V0, 0(V0)
9D0095B4  01421021   ADDU V0, T2, V0
9D009644  8E0F0054   LW T7, 84(S0)
9D009648  8F83807C   LW V1, -32644(GP)
9D00964C  2463FFFA   ADDIU V1, V1, -6
9D009650  25EF0006   ADDIU T7, T7, 6
9D009654  AF83807C   SW V1, -32644(GP)
2067:                         OPCODE_END
9D009658  18601A5A   BLEZ V1, 0x9D00FFC4
9D00965C  AE0F0054   SW T7, 84(S0)
9D009674  26520002   ADDIU S2, S2, 2
9D00967C  90640000   LBU A0, 0(V1)
9D009680  00405021   ADDU T2, V0, ZERO
9D009684  00401821   ADDU V1, V0, ZERO
9D009688  00042080   SLL A0, A0, 2
9D00968C  02E42021   ADDU A0, S7, A0
9D009690  8C840000   LW A0, 0(A0)
9D009694  00800008   JR A0
9D009698  00403821   ADDU A3, V0, ZERO
9D00FFC4  00405021   ADDU T2, V0, ZERO
9D00FFC8  7C023004   INS V0, ZERO, 0, 7
9D00FFCC  35290020   ORI T1, T1, 32
9D00FFD0  7C022420   SEB A0, V0
9D00FFD4  7C094C20   SEB T1, T1
9D00FFD8  01401821   ADDU V1, T2, ZERO
9D00FFDC  01403821   ADDU A3, T2, ZERO
9D00FFE0  8FAB0018   LW T3, 24(SP)
9D00FFE4  0B400176   J .L116
9D00FFE8  8FAE0014   LW T6, 20(SP)
9D00FFEC  35290020   ORI T1, T1, 32
9D00FFF0  00002021   ADDU A0, ZERO, ZERO
9D00FFF4  7C094C20   SEB T1, T1
2068:                
2069:                      OPCODE_BEGIN(A4)  /* LDY $nn */
2070:                         LDY(3, ZERO_PAGE_BYTE);
9D00C314  8E0F0054   LW T7, 84(S0)
9D00C318  90420000   LBU V0, 0(V0)
9D00C31C  8F84807C   LW A0, -32644(GP)
9D00C320  2484FFFD   ADDIU A0, A0, -3
9D00C324  25EF0003   ADDIU T7, T7, 3
9D00C328  8F858078   LW A1, -32648(GP)
9D00C32C  00A21021   ADDU V0, A1, V0
9D00C330  26530001   ADDIU S3, S2, 1
9D00C334  90420000   LBU V0, 0(V0)
9D00C338  AF84807C   SW A0, -32644(GP)
9D00C364  0040A021   ADDU S4, V0, ZERO
9D00C374  00800008   JR A0
9D00C378  00403821   ADDU A3, V0, ZERO
9D011018  0040A021   ADDU S4, V0, ZERO
9D01101C  7C042420   SEB A0, A0
9D011020  7C094C20   SEB T1, T1
9D011024  00403821   ADDU A3, V0, ZERO
9D011028  8FAB0018   LW T3, 24(SP)
9D01102C  0B400176   J .L116
9D011030  8FAE0014   LW T6, 20(SP)
2071:                         OPCODE_END
9D00C33C  18801333   BLEZ A0, 0x9D01100C
9D00C340  AE0F0054   SW T7, 84(S0)
9D00C358  26520002   ADDIU S2, S2, 2
9D00C360  90840000   LBU A0, 0(A0)
9D00C368  00042080   SLL A0, A0, 2
9D00C36C  02E42021   ADDU A0, S7, A0
9D00C370  8C840000   LW A0, 0(A0)
2072:                
2073:                      OPCODE_BEGIN(A5)  /* LDA $nn */
2074:                         LDA(3, ZERO_PAGE_BYTE);
9D00BEA0  8E0F0054   LW T7, 84(S0)
9D00BEA4  90420000   LBU V0, 0(V0)
9D00BEA8  8F83807C   LW V1, -32644(GP)
9D00BEAC  2463FFFD   ADDIU V1, V1, -3
9D00BEB0  25EF0003   ADDIU T7, T7, 3
9D00BEB4  8F848078   LW A0, -32648(GP)
9D00BEB8  00821021   ADDU V0, A0, V0
9D00BEBC  26530001   ADDIU S3, S2, 1
9D00BEC0  90420000   LBU V0, 0(V0)
9D00BEC4  AF83807C   SW V1, -32644(GP)
9D00BEF0  00401821   ADDU V1, V0, ZERO
9D00BF00  00800008   JR A0
9D00BF04  00403821   ADDU A3, V0, ZERO
9D010F60  00401821   ADDU V1, V0, ZERO
9D010F64  7C042420   SEB A0, A0
9D010F68  7C094C20   SEB T1, T1
9D010F6C  00403821   ADDU A3, V0, ZERO
9D010F70  8FAB0018   LW T3, 24(SP)
9D010F74  0B400176   J .L116
9D010F78  8FAE0014   LW T6, 20(SP)
9D010F7C  35290020   ORI T1, T1, 32
9D010F80  7C022420   SEB A0, V0
9D010F84  7C094C20   SEB T1, T1
9D010F88  8FAB0018   LW T3, 24(SP)
9D010F8C  0B400176   J .L116
9D010F90  8FAE0014   LW T6, 20(SP)
9D010F94  2405FF80   ADDIU A1, ZERO, -128
9D010F98  00452024   AND A0, V0, A1
9D010F9C  35290020   ORI T1, T1, 32
2075:                         OPCODE_END
9D00BEC8  18601422   BLEZ V1, 0x9D010F54
9D00BECC  AE0F0054   SW T7, 84(S0)
9D00BEE4  26520002   ADDIU S2, S2, 2
9D00BEEC  90640000   LBU A0, 0(V1)
9D00BEF4  00042080   SLL A0, A0, 2
9D00BEF8  02E42021   ADDU A0, S7, A0
9D00BEFC  8C840000   LW A0, 0(A0)
2076:                
2077:                      OPCODE_BEGIN(A6)  /* LDX $nn */
2078:                         LDX(3, ZERO_PAGE_BYTE);
9D00C3EC  8E0F0054   LW T7, 84(S0)
9D00C3F0  90420000   LBU V0, 0(V0)
9D00C3F4  8F84807C   LW A0, -32644(GP)
9D00C3F8  2484FFFD   ADDIU A0, A0, -3
9D00C3FC  25EF0003   ADDIU T7, T7, 3
9D00C400  8F858078   LW A1, -32648(GP)
9D00C404  00A21021   ADDU V0, A1, V0
9D00C408  26530001   ADDIU S3, S2, 1
9D00C40C  90420000   LBU V0, 0(V0)
9D00C410  AF84807C   SW A0, -32644(GP)
9D00C43C  00405021   ADDU T2, V0, ZERO
9D00C44C  00800008   JR A0
9D00C450  00403821   ADDU A3, V0, ZERO
9D010FCC  00405021   ADDU T2, V0, ZERO
9D010FD0  7C042420   SEB A0, A0
9D010FD4  7C094C20   SEB T1, T1
9D010FD8  00403821   ADDU A3, V0, ZERO
9D010FDC  8FAB0018   LW T3, 24(SP)
9D010FE0  0B400176   J .L116
9D010FE4  8FAE0014   LW T6, 20(SP)
9D010FE8  7C023004   INS V0, ZERO, 0, 7
9D010FEC  35290020   ORI T1, T1, 32
9D010FF0  7C022420   SEB A0, V0
9D010FF4  7C094C20   SEB T1, T1
2079:                         OPCODE_END
9D00C414  188012EA   BLEZ A0, 0x9D010FC0
9D00C418  AE0F0054   SW T7, 84(S0)
9D00C430  26520002   ADDIU S2, S2, 2
9D00C438  90840000   LBU A0, 0(A0)
9D00C440  00042080   SLL A0, A0, 2
9D00C444  02E42021   ADDU A0, S7, A0
9D00C448  8C840000   LW A0, 0(A0)
2080:                
2081:                      OPCODE_BEGIN(A7)  /* LAX $nn */
2082:                         LAX(3, ZERO_PAGE_BYTE);
9D004DF0  8E0F0054   LW T7, 84(S0)
9D004DF4  90420000   LBU V0, 0(V0)
9D004DF8  8F83807C   LW V1, -32644(GP)
9D004DFC  2463FFFD   ADDIU V1, V1, -3
9D004E00  25EF0003   ADDIU T7, T7, 3
9D004E04  8F848078   LW A0, -32648(GP)
9D004E08  00821021   ADDU V0, A0, V0
9D004E0C  26530001   ADDIU S3, S2, 1
9D004E10  90420000   LBU V0, 0(V0)
9D004E14  AF83807C   SW V1, -32644(GP)
9D004E40  00405021   ADDU T2, V0, ZERO
9D004E44  00401821   ADDU V1, V0, ZERO
9D004E54  00800008   JR A0
9D004E58  00403821   ADDU A3, V0, ZERO
9D011034  00405021   ADDU T2, V0, ZERO
9D011038  7C023004   INS V0, ZERO, 0, 7
9D01103C  35290020   ORI T1, T1, 32
9D011040  7C022420   SEB A0, V0
9D011044  7C094C20   SEB T1, T1
9D011048  01401821   ADDU V1, T2, ZERO
9D01104C  01403821   ADDU A3, T2, ZERO
9D011050  8FAB0018   LW T3, 24(SP)
9D011054  0B400176   J .L116
9D011058  8FAE0014   LW T6, 20(SP)
9D01105C  2408FF80   ADDIU T0, ZERO, -128
9D011060  00482024   AND A0, V0, T0
9D011064  35290020   ORI T1, T1, 32
2083:                         OPCODE_END
9D004E18  18603086   BLEZ V1, 0x9D011034
9D004E1C  AE0F0054   SW T7, 84(S0)
9D004E34  26520002   ADDIU S2, S2, 2
9D004E3C  90640000   LBU A0, 0(V1)
9D004E48  00042080   SLL A0, A0, 2
9D004E4C  02E42021   ADDU A0, S7, A0
9D004E50  8C840000   LW A0, 0(A0)
2084:                
2085:                      OPCODE_BEGIN(A8)  /* TAY */
2086:                         TAY();
9D004E5C  8E0F0054   LW T7, 84(S0)
9D004E60  8F82807C   LW V0, -32644(GP)
9D004E64  2442FFFE   ADDIU V0, V0, -2
9D004E68  25EF0002   ADDIU T7, T7, 2
9D004E6C  AF82807C   SW V0, -32644(GP)
2087:                         OPCODE_END
9D004E70  18402923   BLEZ V0, 0x9D00F300
9D004E74  AE0F0054   SW T7, 84(S0)
9D004E8C  0060A021   ADDU S4, V1, ZERO
9D004E94  90420000   LBU V0, 0(V0)
9D004E98  26520001   ADDIU S2, S2, 1
9D004E9C  00603821   ADDU A3, V1, ZERO
9D004EA0  00021080   SLL V0, V0, 2
9D004EA4  02E21021   ADDU V0, S7, V0
9D004EA8  8C440000   LW A0, 0(V0)
9D004EAC  00800008   JR A0
9D004EB0  00601021   ADDU V0, V1, ZERO
9D00F318  0060A021   ADDU S4, V1, ZERO
9D00F31C  02409821   ADDU S3, S2, ZERO
9D00F320  8FAB0018   LW T3, 24(SP)
9D00F324  0B400176   J .L116
9D00F328  8FAE0014   LW T6, 20(SP)
9D00F32C  2406FF80   ADDIU A2, ZERO, -128
9D00F330  00462024   AND A0, V0, A2
9D00F334  35290020   ORI T1, T1, 32
2088:                
2089:                      OPCODE_BEGIN(A9)  /* LDA #$nn */
2090:                         LDA(2, IMMEDIATE_BYTE);
9D00BDA0  8E0F0054   LW T7, 84(S0)
9D00BDAC  8F83807C   LW V1, -32644(GP)
9D00BDB0  2463FFFE   ADDIU V1, V1, -2
9D00BDB8  25EF0002   ADDIU T7, T7, 2
9D00BDBC  26530001   ADDIU S3, S2, 1
9D00BDC4  AF83807C   SW V1, -32644(GP)
2091:                         OPCODE_END
9D00BDC8  186011A0   BLEZ V1, 0x9D01044C
9D00BDCC  AE0F0054   SW T7, 84(S0)
9D00BDE4  26520002   ADDIU S2, S2, 2
9D00BDEC  90640000   LBU A0, 0(V1)
9D00BDF4  00042080   SLL A0, A0, 2
9D00BDF8  02E42021   ADDU A0, S7, A0
9D00BDFC  8C840000   LW A0, 0(A0)
2092:                
2093:                      OPCODE_BEGIN(AA)  /* TAX */
2094:                         TAX();
9D00C37C  8E0F0054   LW T7, 84(S0)
9D00C380  8F82807C   LW V0, -32644(GP)
9D00C384  2442FFFE   ADDIU V0, V0, -2
9D00C388  25EF0002   ADDIU T7, T7, 2
9D00C38C  AF82807C   SW V0, -32644(GP)
2095:                         OPCODE_END
9D00C390  184012E5   BLEZ V0, 0x9D010F28
9D00C394  AE0F0054   SW T7, 84(S0)
9D00C3AC  00605021   ADDU T2, V1, ZERO
9D00C3B4  90420000   LBU V0, 0(V0)
9D00C3B8  26520001   ADDIU S2, S2, 1
9D00C3BC  00603821   ADDU A3, V1, ZERO
9D00C3C0  00021080   SLL V0, V0, 2
9D00C3C4  02E21021   ADDU V0, S7, V0
9D00C3C8  8C440000   LW A0, 0(V0)
9D00C3CC  00800008   JR A0
9D00C3D0  00601021   ADDU V0, V1, ZERO
9D010F40  00605021   ADDU T2, V1, ZERO
9D010F44  02409821   ADDU S3, S2, ZERO
9D010F48  8FAB0018   LW T3, 24(SP)
9D010F4C  0B400176   J .L116
9D010F50  8FAE0014   LW T6, 20(SP)
9D010F54  2406FF80   ADDIU A2, ZERO, -128
9D010F58  00462024   AND A0, V0, A2
9D010F5C  35290020   ORI T1, T1, 32
2096:                
2097:                      OPCODE_BEGIN(AB)  /* LXA #$nn */
2098:                         LXA(2, IMMEDIATE_BYTE);
9D00AD58  8E0F0054   LW T7, 84(S0)
9D00AD60  90420000   LBU V0, 0(V0)
9D00AD64  2404FFEE   ADDIU A0, ZERO, -18
9D00AD68  00641825   OR V1, V1, A0
9D00AD6C  8F84807C   LW A0, -32644(GP)
9D00AD70  2484FFFE   ADDIU A0, A0, -2
9D00AD74  25EF0002   ADDIU T7, T7, 2
9D00AD78  26530001   ADDIU S3, S2, 1
9D00AD7C  00621024   AND V0, V1, V0
9D00AD80  AF84807C   SW A0, -32644(GP)
9D00ADA0  00401821   ADDU V1, V0, ZERO
9D00ADB0  00405021   ADDU T2, V0, ZERO
9D00ADC0  00800008   JR A0
9D00ADC4  00403821   ADDU A3, V0, ZERO
9D010D10  00401821   ADDU V1, V0, ZERO
9D010D14  7C023004   INS V0, ZERO, 0, 7
9D010D18  35290020   ORI T1, T1, 32
9D010D1C  7C022420   SEB A0, V0
9D010D20  7C094C20   SEB T1, T1
9D010D24  00605021   ADDU T2, V1, ZERO
9D010D28  00603821   ADDU A3, V1, ZERO
9D010D2C  8FAB0018   LW T3, 24(SP)
9D010D30  0B400176   J .L116
9D010D34  8FAE0014   LW T6, 20(SP)
9D010D38  35290020   ORI T1, T1, 32
9D010D3C  02C03821   ADDU A3, S6, ZERO
9D010D40  2402FF80   ADDIU V0, ZERO, -128
9D010D44  02C22024   AND A0, S6, V0
9D010D48  7C042420   SEB A0, A0
9D010D4C  7C094C20   SEB T1, T1
2099:                         OPCODE_END
9D00AD84  188017E2   BLEZ A0, 0x9D010D10
9D00AD88  AE0F0054   SW T7, 84(S0)
9D00ADA8  90840000   LBU A0, 0(A0)
9D00ADAC  26520002   ADDIU S2, S2, 2
9D00ADB4  00042080   SLL A0, A0, 2
9D00ADB8  02E42021   ADDU A0, S7, A0
9D00ADBC  8C840000   LW A0, 0(A0)
2100:                
2101:                      OPCODE_BEGIN(AC)  /* LDY $nnnn */
2102:                         LDY(4, ABSOLUTE_BYTE);
9D00C4FC  8E0F0054   LW T7, 84(S0)
9D00C500  8F84807C   LW A0, -32644(GP)
9D00C504  2484FFFC   ADDIU A0, A0, -4
9D00C508  25EF0004   ADDIU T7, T7, 4
9D00C50C  AF84807C   SW A0, -32644(GP)
2103:                         OPCODE_END
9D00C510  18800ECF   BLEZ A0, 0x9D010050
9D00C514  AE0F0054   SW T7, 84(S0)
9D00C52C  26520003   ADDIU S2, S2, 3
9D00C534  90840000   LBU A0, 0(A0)
9D00C538  0040A021   ADDU S4, V0, ZERO
9D00C53C  00042080   SLL A0, A0, 2
9D00C540  02E42021   ADDU A0, S7, A0
9D00C544  8C840000   LW A0, 0(A0)
9D00C548  00800008   JR A0
9D00C54C  00403821   ADDU A3, V0, ZERO
9D01005C  0040A021   ADDU S4, V0, ZERO
9D010060  7C042420   SEB A0, A0
9D010064  7C094C20   SEB T1, T1
9D010068  00403821   ADDU A3, V0, ZERO
9D01006C  8FAB0018   LW T3, 24(SP)
9D010070  0B400176   J .L116
9D010074  8FAE0014   LW T6, 20(SP)
9D010078  2405FF80   ADDIU A1, ZERO, -128
9D01007C  00452024   AND A0, V0, A1
9D010080  35290020   ORI T1, T1, 32
9D010084  7C042420   SEB A0, A0
9D010088  7C094C20   SEB T1, T1
2104:                
2105:                      OPCODE_BEGIN(AD)  /* LDA $nnnn */
2106:                         LDA(4, ABSOLUTE_BYTE);
9D00C0AC  8E0F0054   LW T7, 84(S0)
9D00C0B0  8F83807C   LW V1, -32644(GP)
9D00C0B4  2463FFFC   ADDIU V1, V1, -4
9D00C0B8  25EF0004   ADDIU T7, T7, 4
9D00C0BC  AF83807C   SW V1, -32644(GP)
2107:                         OPCODE_END
9D00C0C0  18600CAE   BLEZ V1, 0x9D00F37C
9D00C0C4  AE0F0054   SW T7, 84(S0)
9D00C0DC  26520003   ADDIU S2, S2, 3
9D00C0E4  90640000   LBU A0, 0(V1)
9D00C0E8  00401821   ADDU V1, V0, ZERO
9D00C0EC  00042080   SLL A0, A0, 2
9D00C0F0  02E42021   ADDU A0, S7, A0
9D00C0F4  8C840000   LW A0, 0(A0)
9D00C0F8  00800008   JR A0
9D00C0FC  00403821   ADDU A3, V0, ZERO
9D00F388  00401821   ADDU V1, V0, ZERO
9D00F38C  7C042420   SEB A0, A0
9D00F390  7C094C20   SEB T1, T1
9D00F394  00403821   ADDU A3, V0, ZERO
9D00F398  8FAB0018   LW T3, 24(SP)
9D00F39C  0B400176   J .L116
9D00F3A0  8FAE0014   LW T6, 20(SP)
9D00F3A4  7C023004   INS V0, ZERO, 0, 7
9D00F3A8  35290020   ORI T1, T1, 32
9D00F3AC  7C022420   SEB A0, V0
9D00F3B0  7C094C20   SEB T1, T1
2108:                      
2109:                      OPCODE_BEGIN(AE)  /* LDX $nnnn */
2110:                         LDX(4, ABSOLUTE_BYTE);
9D00C1A8  8E0F0054   LW T7, 84(S0)
9D00C1AC  8F84807C   LW A0, -32644(GP)
9D00C1B0  2484FFFC   ADDIU A0, A0, -4
9D00C1B4  25EF0004   ADDIU T7, T7, 4
9D00C1B8  AF84807C   SW A0, -32644(GP)
2111:                         OPCODE_END
9D00C1BC  1880128A   BLEZ A0, 0x9D010BE8
9D00C1C0  AE0F0054   SW T7, 84(S0)
9D00C1D8  26520003   ADDIU S2, S2, 3
9D00C1E0  90840000   LBU A0, 0(A0)
9D00C1E4  00405021   ADDU T2, V0, ZERO
9D00C1E8  00042080   SLL A0, A0, 2
9D00C1EC  02E42021   ADDU A0, S7, A0
9D00C1F0  8C840000   LW A0, 0(A0)
9D00C1F4  00800008   JR A0
9D00C1F8  00403821   ADDU A3, V0, ZERO
9D010BF4  00405021   ADDU T2, V0, ZERO
9D010BF8  7C042420   SEB A0, A0
9D010BFC  7C094C20   SEB T1, T1
9D010C00  00403821   ADDU A3, V0, ZERO
9D010C04  8FAB0018   LW T3, 24(SP)
9D010C08  0B400176   J .L116
9D010C0C  8FAE0014   LW T6, 20(SP)
9D010C10  2408FF80   ADDIU T0, ZERO, -128
9D010C14  00482024   AND A0, V0, T0
9D010C18  35290020   ORI T1, T1, 32
2112:                
2113:                      OPCODE_BEGIN(AF)  /* LAX $nnnn */
2114:                         LAX(4, ABSOLUTE_BYTE);
9D001144  8E0F0054   LW T7, 84(S0)
9D001148  8F83807C   LW V1, -32644(GP)
9D00114C  2463FFFC   ADDIU V1, V1, -4
9D001150  25EF0004   ADDIU T7, T7, 4
9D001154  AF83807C   SW V1, -32644(GP)
2115:                         OPCODE_END
9D001158  18603E99   BLEZ V1, 0x9D010BC0
9D00115C  AE0F0054   SW T7, 84(S0)
9D001174  26520003   ADDIU S2, S2, 3
9D00117C  90640000   LBU A0, 0(V1)
9D001180  00405021   ADDU T2, V0, ZERO
9D001184  00401821   ADDU V1, V0, ZERO
9D001188  00042080   SLL A0, A0, 2
9D00118C  02E42021   ADDU A0, S7, A0
9D001190  8C840000   LW A0, 0(A0)
9D001194  00800008   JR A0
9D001198  00403821   ADDU A3, V0, ZERO
9D010BC0  00405021   ADDU T2, V0, ZERO
9D010BC4  7C023004   INS V0, ZERO, 0, 7
9D010BC8  35290020   ORI T1, T1, 32
9D010BCC  7C022420   SEB A0, V0
9D010BD0  7C094C20   SEB T1, T1
9D010BD4  01401821   ADDU V1, T2, ZERO
9D010BD8  01403821   ADDU A3, T2, ZERO
9D010BDC  8FAB0018   LW T3, 24(SP)
9D010BE0  0B400176   J .L116
9D010BE4  8FAE0014   LW T6, 20(SP)
9D010BE8  2405FF80   ADDIU A1, ZERO, -128
9D010BEC  00452024   AND A0, V0, A1
9D010BF0  35290020   ORI T1, T1, 32
2116:                
2117:                      OPCODE_BEGIN(B0)  /* BCS $nnnn */
2118:                         BCS();
9D00119C  51202CF6   BEQL T1, ZERO, 0x9D00C578
9D0011A0  8E0F0054   LW T7, 84(S0)
9D0011B8  26520001   ADDIU S2, S2, 1
9D0011C0  80930000   LB S3, 0(A0)
9D0011C4  324400FF   ANDI A0, S2, 255
9D0011C8  02642021   ADDU A0, S3, A0
9D0011CC  30840100   ANDI A0, A0, 256
9D0011D0  14802F68   BNE A0, ZERO, 0x9D00CF74
9D0011D4  8EAF0054   LW T7, 84(S5)
9D0011D8  8F84807C   LW A0, -32644(GP)
9D0011DC  2484FFFD   ADDIU A0, A0, -3
9D0011E0  25EF0003   ADDIU T7, T7, 3
9D0011E4  AF84807C   SW A0, -32644(GP)
9D0011E8  AE0F0054   SW T7, 84(S0)
9D0011EC  02729821   ADDU S3, S3, S2
9D00C578  26530001   ADDIU S3, S2, 1
9D00C57C  8F84807C   LW A0, -32644(GP)
9D00C580  2484FFFE   ADDIU A0, A0, -2
9D00C584  25EF0002   ADDIU T7, T7, 2
9D00C588  AF84807C   SW A0, -32644(GP)
9D00C58C  0B40047C   J 0x9D0011F0
9D00C590  AE0F0054   SW T7, 84(S0)
9D00CF74  8F84807C   LW A0, -32644(GP)
9D00CF78  2484FFFF   ADDIU A0, A0, -1
9D00CF7C  0B400477   J 0x9D0011DC
9D00CF80  25EF0001   ADDIU T7, T7, 1
2119:                         OPCODE_END
9D0011F0  58803CB7   BLEZL A0, 0x9D0104D0
9D0011F4  7C023004   INS V0, ZERO, 0, 7
9D001210  90840000   LBU A0, 0(A0)
9D001214  00042080   SLL A0, A0, 2
9D001218  02E42021   ADDU A0, S7, A0
9D00121C  8C840000   LW A0, 0(A0)
9D001220  00800008   JR A0
9D001224  26720001   ADDIU S2, S3, 1
2120:                
2121:                      OPCODE_BEGIN(B1)  /* LDA ($nn),Y */
2122:                         LDA(5, INDIR_Y_BYTE_READ);
9D00125C  00B42821   ADDU A1, A1, S4
9D001260  30A4FFFF   ANDI A0, A1, -1
9D001264  308200FF   ANDI V0, A0, 255
9D001268  0054102B   SLTU V0, V0, S4
9D00126C  10400007   BEQ V0, ZERO, .LBB3216
9D001270  26530001   ADDIU S3, S2, 1
9D001274  8EA20054   LW V0, 84(S5)
9D001278  8F87807C   LW A3, -32644(GP)
9D00127C  24E7FFFF   ADDIU A3, A3, -1
9D001280  24420001   ADDIU V0, V0, 1
9D001284  AF87807C   SW A3, -32644(GP)
9D001288  AEA20054   SW V0, 84(S5)
9D0012FC  8E0F0054   LW T7, 84(S0)
9D001300  8F83807C   LW V1, -32644(GP)
9D001304  2463FFFB   ADDIU V1, V1, -5
9D001308  25EF0005   ADDIU T7, T7, 5
9D00130C  AF83807C   SW V1, -32644(GP)
2123:                         OPCODE_END
9D001310  18603E9E   BLEZ V1, 0x9D010D8C
9D001314  AE0F0054   SW T7, 84(S0)
9D00132C  26520002   ADDIU S2, S2, 2
9D001334  90640000   LBU A0, 0(V1)
9D001338  00401821   ADDU V1, V0, ZERO
9D00133C  00042080   SLL A0, A0, 2
9D001340  02E42021   ADDU A0, S7, A0
9D001344  8C840000   LW A0, 0(A0)
9D001348  00800008   JR A0
9D00134C  00403821   ADDU A3, V0, ZERO
9D010D98  00401821   ADDU V1, V0, ZERO
9D010D9C  7C042420   SEB A0, A0
9D010DA0  7C094C20   SEB T1, T1
9D010DA4  00403821   ADDU A3, V0, ZERO
9D010DA8  8FAB0018   LW T3, 24(SP)
9D010DAC  0B400176   J .L116
9D010DB0  8FAE0014   LW T6, 20(SP)
9D010DB4  240EFF80   ADDIU T6, ZERO, -128
9D010DB8  004E2024   AND A0, V0, T6
9D010DBC  35290020   ORI T1, T1, 32
2124:                
2125:                      OPCODE_BEGIN(B3)  /* LAX ($nn),Y */
2126:                         LAX(5, INDIR_Y_BYTE_READ);
9D007C88  00B42821   ADDU A1, A1, S4
9D007C8C  30A4FFFF   ANDI A0, A1, -1
9D007C90  308200FF   ANDI V0, A0, 255
9D007C94  0054102B   SLTU V0, V0, S4
9D007C98  10400007   BEQ V0, ZERO, .LBB4841
9D007C9C  26530001   ADDIU S3, S2, 1
9D007CA0  8EA20054   LW V0, 84(S5)
9D007CA4  8F87807C   LW A3, -32644(GP)
9D007CA8  24E7FFFF   ADDIU A3, A3, -1
9D007CAC  24420001   ADDIU V0, V0, 1
9D007CB0  AF87807C   SW A3, -32644(GP)
9D007CB4  AEA20054   SW V0, 84(S5)
9D007D28  8E0F0054   LW T7, 84(S0)
9D007D2C  8F83807C   LW V1, -32644(GP)
9D007D30  2463FFFB   ADDIU V1, V1, -5
9D007D34  25EF0005   ADDIU T7, T7, 5
9D007D38  AF83807C   SW V1, -32644(GP)
2127:                         OPCODE_END
9D007D3C  18601D85   BLEZ V1, 0x9D00F354
9D007D40  AE0F0054   SW T7, 84(S0)
9D007D58  26520002   ADDIU S2, S2, 2
9D007D60  90640000   LBU A0, 0(V1)
9D007D64  00405021   ADDU T2, V0, ZERO
9D007D68  00401821   ADDU V1, V0, ZERO
9D007D6C  00042080   SLL A0, A0, 2
9D007D70  02E42021   ADDU A0, S7, A0
9D007D74  8C840000   LW A0, 0(A0)
9D007D78  00800008   JR A0
9D007D7C  00403821   ADDU A3, V0, ZERO
9D00F354  00405021   ADDU T2, V0, ZERO
9D00F358  7C023004   INS V0, ZERO, 0, 7
9D00F35C  35290020   ORI T1, T1, 32
9D00F360  7C022420   SEB A0, V0
9D00F364  7C094C20   SEB T1, T1
9D00F368  01401821   ADDU V1, T2, ZERO
9D00F36C  01403821   ADDU A3, T2, ZERO
9D00F370  8FAB0018   LW T3, 24(SP)
9D00F374  0B400176   J .L116
9D00F378  8FAE0014   LW T6, 20(SP)
9D00F37C  240BFF80   ADDIU T3, ZERO, -128
9D00F380  004B2024   AND A0, V0, T3
9D00F384  35290020   ORI T1, T1, 32
2128:                
2129:                      OPCODE_BEGIN(B4)  /* LDY $nn,X */
2130:                         LDY(4, ZP_IND_X_BYTE);
9D005304  90420000   LBU V0, 0(V0)
9D005308  8E0F0054   LW T7, 84(S0)
9D00530C  01421021   ADDU V0, T2, V0
9D005310  304200FF   ANDI V0, V0, 255
9D005314  8F848078   LW A0, -32648(GP)
9D005318  00821021   ADDU V0, A0, V0
9D00531C  8F84807C   LW A0, -32644(GP)
9D005320  2484FFFC   ADDIU A0, A0, -4
9D005324  25EF0004   ADDIU T7, T7, 4
9D005328  26530001   ADDIU S3, S2, 1
9D00532C  90420000   LBU V0, 0(V0)
9D005330  AF84807C   SW A0, -32644(GP)
9D00535C  0040A021   ADDU S4, V0, ZERO
9D00536C  00800008   JR A0
9D005370  00403821   ADDU A3, V0, ZERO
9D00F1EC  0040A021   ADDU S4, V0, ZERO
9D00F1F0  7C042420   SEB A0, A0
9D00F1F4  7C094C20   SEB T1, T1
9D00F1F8  00403821   ADDU A3, V0, ZERO
9D00F1FC  8FAB0018   LW T3, 24(SP)
9D00F200  0B400176   J .L116
9D00F204  8FAE0014   LW T6, 20(SP)
9D00F208  2405FF80   ADDIU A1, ZERO, -128
9D00F20C  00452024   AND A0, V0, A1
9D00F210  35290020   ORI T1, T1, 32
2131:                         OPCODE_END
9D005334  188027AA   BLEZ A0, 0x9D00F1E0
9D005338  AE0F0054   SW T7, 84(S0)
9D005350  26520002   ADDIU S2, S2, 2
9D005358  90840000   LBU A0, 0(A0)
9D005360  00042080   SLL A0, A0, 2
9D005364  02E42021   ADDU A0, S7, A0
9D005368  8C840000   LW A0, 0(A0)
2132:                
2133:                      OPCODE_BEGIN(B5)  /* LDA $nn,X */
2134:                         LDA(4, ZP_IND_X_BYTE);
9D00538C  90420000   LBU V0, 0(V0)
9D005390  8E0F0054   LW T7, 84(S0)
9D005394  01421021   ADDU V0, T2, V0
9D005398  304200FF   ANDI V0, V0, 255
9D00539C  8F838078   LW V1, -32648(GP)
9D0053A0  00621021   ADDU V0, V1, V0
9D0053A4  8F83807C   LW V1, -32644(GP)
9D0053A8  2463FFFC   ADDIU V1, V1, -4
9D0053AC  25EF0004   ADDIU T7, T7, 4
9D0053B0  26530001   ADDIU S3, S2, 1
9D0053B4  90420000   LBU V0, 0(V0)
9D0053B8  AF83807C   SW V1, -32644(GP)
9D0053E4  00401821   ADDU V1, V0, ZERO
9D0053F4  00800008   JR A0
9D0053F8  00403821   ADDU A3, V0, ZERO
9D00FB40  00401821   ADDU V1, V0, ZERO
9D00FB44  7C042420   SEB A0, A0
9D00FB48  7C094C20   SEB T1, T1
9D00FB4C  00403821   ADDU A3, V0, ZERO
9D00FB50  8FAB0018   LW T3, 24(SP)
9D00FB54  0B400176   J .L116
9D00FB58  8FAE0014   LW T6, 20(SP)
9D00FB5C  240EFF80   ADDIU T6, ZERO, -128
9D00FB60  004E2024   AND A0, V0, T6
9D00FB64  35290020   ORI T1, T1, 32
9D00FB68  7C042420   SEB A0, A0
9D00FB6C  7C094C20   SEB T1, T1
2135:                         OPCODE_END
9D0053BC  186029DD   BLEZ V1, 0x9D00FB34
9D0053C0  AE0F0054   SW T7, 84(S0)
9D0053D8  26520002   ADDIU S2, S2, 2
9D0053E0  90640000   LBU A0, 0(V1)
9D0053E8  00042080   SLL A0, A0, 2
9D0053EC  02E42021   ADDU A0, S7, A0
9D0053F0  8C840000   LW A0, 0(A0)
2136:                
2137:                      OPCODE_BEGIN(B6)  /* LDX $nn,Y */
2138:                         LDX(4, ZP_IND_Y_BYTE);
9D005414  90420000   LBU V0, 0(V0)
9D005418  8E0F0054   LW T7, 84(S0)
9D00541C  02821021   ADDU V0, S4, V0
9D005420  304200FF   ANDI V0, V0, 255
9D005424  8F848078   LW A0, -32648(GP)
9D005428  00821021   ADDU V0, A0, V0
9D00542C  8F84807C   LW A0, -32644(GP)
9D005430  2484FFFC   ADDIU A0, A0, -4
9D005434  25EF0004   ADDIU T7, T7, 4
9D005438  26530001   ADDIU S3, S2, 1
9D00543C  90420000   LBU V0, 0(V0)
9D005440  AF84807C   SW A0, -32644(GP)
9D00546C  00405021   ADDU T2, V0, ZERO
9D00547C  00800008   JR A0
9D005480  00403821   ADDU A3, V0, ZERO
9D010740  00405021   ADDU T2, V0, ZERO
9D010744  7C042420   SEB A0, A0
9D010748  7C094C20   SEB T1, T1
9D01074C  00403821   ADDU A3, V0, ZERO
9D010750  8FAB0018   LW T3, 24(SP)
9D010754  0B400176   J .L116
9D010758  8FAE0014   LW T6, 20(SP)
9D01075C  7C023004   INS V0, ZERO, 0, 7
9D010760  35290020   ORI T1, T1, 32
9D010764  7C022420   SEB A0, V0
9D010768  7C094C20   SEB T1, T1
2139:                         OPCODE_END
9D005444  18802CBB   BLEZ A0, 0x9D010734
9D005448  AE0F0054   SW T7, 84(S0)
9D005460  26520002   ADDIU S2, S2, 2
9D005468  90840000   LBU A0, 0(A0)
9D005470  00042080   SLL A0, A0, 2
9D005474  02E42021   ADDU A0, S7, A0
9D005478  8C840000   LW A0, 0(A0)
2140:                
2141:                      OPCODE_BEGIN(B7)  /* LAX $nn,Y */
2142:                         LAX(4, ZP_IND_Y_BYTE);
9D008024  90420000   LBU V0, 0(V0)
9D008028  8E0F0054   LW T7, 84(S0)
9D00802C  02821021   ADDU V0, S4, V0
9D008030  304200FF   ANDI V0, V0, 255
9D008034  8F838078   LW V1, -32648(GP)
9D008038  00621021   ADDU V0, V1, V0
9D00803C  8F83807C   LW V1, -32644(GP)
9D008040  2463FFFC   ADDIU V1, V1, -4
9D008044  25EF0004   ADDIU T7, T7, 4
9D008048  26530001   ADDIU S3, S2, 1
9D00804C  90420000   LBU V0, 0(V0)
9D008050  AF83807C   SW V1, -32644(GP)
9D00807C  00405021   ADDU T2, V0, ZERO
9D008080  00401821   ADDU V1, V0, ZERO
9D008090  00800008   JR A0
9D008094  00403821   ADDU A3, V0, ZERO
9D0109D8  00405021   ADDU T2, V0, ZERO
9D0109DC  7C023004   INS V0, ZERO, 0, 7
9D0109E0  35290020   ORI T1, T1, 32
9D0109E4  7C022420   SEB A0, V0
9D0109E8  7C094C20   SEB T1, T1
9D0109EC  01401821   ADDU V1, T2, ZERO
9D0109F0  01403821   ADDU A3, T2, ZERO
9D0109F4  8FAB0018   LW T3, 24(SP)
9D0109F8  0B400176   J .L116
9D0109FC  8FAE0014   LW T6, 20(SP)
9D010A00  2405FF80   ADDIU A1, ZERO, -128
9D010A04  00452024   AND A0, V0, A1
9D010A08  35290020   ORI T1, T1, 32
9D010A0C  7C042420   SEB A0, A0
9D010A10  7C094C20   SEB T1, T1
2143:                         OPCODE_END
9D008054  18602260   BLEZ V1, 0x9D0109D8
9D008058  AE0F0054   SW T7, 84(S0)
9D008070  26520002   ADDIU S2, S2, 2
9D008078  90640000   LBU A0, 0(V1)
9D008084  00042080   SLL A0, A0, 2
9D008088  02E42021   ADDU A0, S7, A0
9D00808C  8C840000   LW A0, 0(A0)
2144:                
2145:                      OPCODE_BEGIN(B8)  /* CLV */
2146:                         CLV();
9D000988  8E0F0054   LW T7, 84(S0)
9D00098C  8F84807C   LW A0, -32644(GP)
9D000990  2484FFFE   ADDIU A0, A0, -2
9D000994  25EF0002   ADDIU T7, T7, 2
9D000998  AF84807C   SW A0, -32644(GP)
9D0009B8  00006821   ADDU T5, ZERO, ZERO
9D00F5F8  00006821   ADDU T5, ZERO, ZERO
9D00F5FC  8FAB0018   LW T3, 24(SP)
9D00F600  0B400176   J .L116
9D00F604  8FAE0014   LW T6, 20(SP)
9D00F608  7C023004   INS V0, ZERO, 0, 7
9D00F60C  35290020   ORI T1, T1, 32
9D00F610  7C022420   SEB A0, V0
9D00F614  7C094C20   SEB T1, T1
2147:                         OPCODE_END
9D00099C  18803B11   BLEZ A0, 0x9D00F5E4
9D0009A0  AE0F0054   SW T7, 84(S0)
9D0009C0  90840000   LBU A0, 0(A0)
9D0009C4  00042080   SLL A0, A0, 2
9D0009C8  02E42021   ADDU A0, S7, A0
9D0009CC  8C840000   LW A0, 0(A0)
9D0009D0  00800008   JR A0
9D0009D4  26520001   ADDIU S2, S2, 1
9D00F5F4  02409821   ADDU S3, S2, ZERO
2148:                
2149:                      OPCODE_BEGIN(B9)  /* LDA $nnnn,Y */
2150:                         LDA(4, ABS_IND_Y_BYTE_READ);
9D00ADFC  00B42821   ADDU A1, A1, S4
9D00AE00  30A4FFFF   ANDI A0, A1, -1
9D00AE04  308200FF   ANDI V0, A0, 255
9D00AE08  0054102B   SLTU V0, V0, S4
9D00AE0C  10400007   BEQ V0, ZERO, .LBB5563
9D00AE10  26530002   ADDIU S3, S2, 2
9D00AE14  8EA20054   LW V0, 84(S5)
9D00AE18  8F83807C   LW V1, -32644(GP)
9D00AE1C  2463FFFF   ADDIU V1, V1, -1
9D00AE20  24420001   ADDIU V0, V0, 1
9D00AE24  AF83807C   SW V1, -32644(GP)
9D00AE28  AEA20054   SW V0, 84(S5)
9D00AE9C  8E0F0054   LW T7, 84(S0)
9D00AEA0  8F83807C   LW V1, -32644(GP)
9D00AEA4  2463FFFC   ADDIU V1, V1, -4
9D00AEA8  25EF0004   ADDIU T7, T7, 4
9D00AEAC  AF83807C   SW V1, -32644(GP)
2151:                         OPCODE_END
9D00AEB0  186017C0   BLEZ V1, 0x9D010DB4
9D00AEB4  AE0F0054   SW T7, 84(S0)
9D00AECC  26520003   ADDIU S2, S2, 3
9D00AED4  90640000   LBU A0, 0(V1)
9D00AED8  00401821   ADDU V1, V0, ZERO
9D00AEDC  00042080   SLL A0, A0, 2
9D00AEE0  02E42021   ADDU A0, S7, A0
9D00AEE4  8C840000   LW A0, 0(A0)
9D00AEE8  00800008   JR A0
9D00AEEC  00403821   ADDU A3, V0, ZERO
9D010DC0  00401821   ADDU V1, V0, ZERO
9D010DC4  7C042420   SEB A0, A0
9D010DC8  7C094C20   SEB T1, T1
9D010DCC  00403821   ADDU A3, V0, ZERO
9D010DD0  8FAB0018   LW T3, 24(SP)
9D010DD4  0B400176   J .L116
9D010DD8  8FAE0014   LW T6, 20(SP)
2152:                
2153:                      OPCODE_BEGIN(BA)  /* TSX */
2154:                         TSX();
9D009CA0  8E0F0054   LW T7, 84(S0)
9D009CA4  8F82807C   LW V0, -32644(GP)
9D009CA8  2442FFFE   ADDIU V0, V0, -2
9D009CAC  25EF0002   ADDIU T7, T7, 2
9D009CB0  AF82807C   SW V0, -32644(GP)
2155:                         OPCODE_END
9D009CB4  18401C20   BLEZ V0, 0x9D010D38
9D009CB8  AE0F0054   SW T7, 84(S0)
9D009CD0  02C05021   ADDU T2, S6, ZERO
9D009CD8  90420000   LBU V0, 0(V0)
9D009CDC  26520001   ADDIU S2, S2, 1
9D009CE0  02C03821   ADDU A3, S6, ZERO
9D009CE4  00021080   SLL V0, V0, 2
9D009CE8  02E21021   ADDU V0, S7, V0
9D009CEC  8C440000   LW A0, 0(V0)
9D009CF0  00800008   JR A0
9D009CF4  02C01021   ADDU V0, S6, ZERO
9D010D50  02C05021   ADDU T2, S6, ZERO
9D010D54  02409821   ADDU S3, S2, ZERO
9D010D58  8FAB0018   LW T3, 24(SP)
9D010D5C  0B400176   J .L116
9D010D60  8FAE0014   LW T6, 20(SP)
9D010D64  2403FF80   ADDIU V1, ZERO, -128
9D010D68  00432024   AND A0, V0, V1
9D010D6C  35290020   ORI T1, T1, 32
2156:                
2157:                      OPCODE_BEGIN(BB)  /* LAS $nnnn,Y */
2158:                         LAS(4, ABS_IND_Y_BYTE_READ);
9D009D2C  00B42821   ADDU A1, A1, S4
9D009D30  30A4FFFF   ANDI A0, A1, -1
9D009D34  308200FF   ANDI V0, A0, 255
9D009D38  0054102B   SLTU V0, V0, S4
9D009D3C  10400007   BEQ V0, ZERO, .LBB5313
9D009D40  26530002   ADDIU S3, S2, 2
9D009D44  8EA20054   LW V0, 84(S5)
9D009D48  8F83807C   LW V1, -32644(GP)
9D009D4C  2463FFFF   ADDIU V1, V1, -1
9D009D50  24420001   ADDIU V0, V0, 1
9D009D54  AF83807C   SW V1, -32644(GP)
9D009D58  AEA20054   SW V0, 84(S5)
9D009DCC  8E0F0054   LW T7, 84(S0)
9D009DD0  00561024   AND V0, V0, S6
9D009DD4  8F83807C   LW V1, -32644(GP)
9D009DD8  2463FFFC   ADDIU V1, V1, -4
9D009DDC  25EF0004   ADDIU T7, T7, 4
9D009DE0  304200FF   ANDI V0, V0, 255
9D009DE4  AF83807C   SW V1, -32644(GP)
9D009E04  0040B021   ADDU S6, V0, ZERO
9D009E14  00405021   ADDU T2, V0, ZERO
9D009E24  00401821   ADDU V1, V0, ZERO
9D009E28  00800008   JR A0
9D009E2C  00403821   ADDU A3, V0, ZERO
9D010DDC  0040B021   ADDU S6, V0, ZERO
9D010DE0  7C023004   INS V0, ZERO, 0, 7
9D010DE4  35290020   ORI T1, T1, 32
9D010DE8  7C022420   SEB A0, V0
9D010DEC  7C094C20   SEB T1, T1
9D010DF0  02C05021   ADDU T2, S6, ZERO
9D010DF4  02C01821   ADDU V1, S6, ZERO
9D010DF8  02C03821   ADDU A3, S6, ZERO
9D010DFC  8FAB0018   LW T3, 24(SP)
9D010E00  0B400176   J .L116
9D010E04  8FAE0014   LW T6, 20(SP)
9D010E08  240BFF80   ADDIU T3, ZERO, -128
9D010E0C  004B2024   AND A0, V0, T3
9D010E10  35290020   ORI T1, T1, 32
2159:                         OPCODE_END
9D009DE8  18601BFC   BLEZ V1, 0x9D010DDC
9D009DEC  AE0F0054   SW T7, 84(S0)
9D009E0C  90630000   LBU V1, 0(V1)
9D009E10  26520003   ADDIU S2, S2, 3
9D009E18  00031880   SLL V1, V1, 2
9D009E1C  02E31821   ADDU V1, S7, V1
9D009E20  8C640000   LW A0, 0(V1)
2160:                
2161:                      OPCODE_BEGIN(BC)  /* LDY $nnnn,X */
2162:                         LDY(4, ABS_IND_X_BYTE_READ);
9D00982C  00EA3821   ADDU A3, A3, T2
9D009830  30E4FFFF   ANDI A0, A3, -1
9D009834  308200FF   ANDI V0, A0, 255
9D009838  004A102B   SLTU V0, V0, T2
9D00983C  10400007   BEQ V0, ZERO, .LBB5261
9D009840  26530002   ADDIU S3, S2, 2
9D009844  8EA20054   LW V0, 84(S5)
9D009848  8F85807C   LW A1, -32644(GP)
9D00984C  24A5FFFF   ADDIU A1, A1, -1
9D009850  24420001   ADDIU V0, V0, 1
9D009854  AF85807C   SW A1, -32644(GP)
9D009858  AEA20054   SW V0, 84(S5)
9D0098D0  8E0F0054   LW T7, 84(S0)
9D0098D4  8F84807C   LW A0, -32644(GP)
9D0098D8  2484FFFC   ADDIU A0, A0, -4
9D0098DC  25EF0004   ADDIU T7, T7, 4
9D0098E0  AF84807C   SW A0, -32644(GP)
2163:                         OPCODE_END
9D0098E4  18801BC1   BLEZ A0, 0x9D0107EC
9D0098E8  AE0F0054   SW T7, 84(S0)
9D009900  26520003   ADDIU S2, S2, 3
9D009908  90840000   LBU A0, 0(A0)
9D00990C  0040A021   ADDU S4, V0, ZERO
9D009910  00042080   SLL A0, A0, 2
9D009914  02E42021   ADDU A0, S7, A0
9D009918  8C840000   LW A0, 0(A0)
9D00991C  00800008   JR A0
9D009920  00403821   ADDU A3, V0, ZERO
9D0107F8  0040A021   ADDU S4, V0, ZERO
9D0107FC  7C042420   SEB A0, A0
9D010800  7C094C20   SEB T1, T1
9D010804  00403821   ADDU A3, V0, ZERO
9D010808  8FAB0018   LW T3, 24(SP)
9D01080C  0B400176   J .L116
9D010810  8FAE0014   LW T6, 20(SP)
9D010814  7C023004   INS V0, ZERO, 0, 7
9D010818  35290020   ORI T1, T1, 32
9D01081C  7C022420   SEB A0, V0
9D010820  7C094C20   SEB T1, T1
9D010824  8FAB0018   LW T3, 24(SP)
9D010828  0B400176   J .L116
9D01082C  8FAE0014   LW T6, 20(SP)
9D010830  2405FF80   ADDIU A1, ZERO, -128
9D010834  00452024   AND A0, V0, A1
9D010838  35290020   ORI T1, T1, 32
9D01083C  7C042420   SEB A0, A0
9D010840  7C094C20   SEB T1, T1
2164:                
2165:                      OPCODE_BEGIN(BD)  /* LDA $nnnn,X */
2166:                         LDA(4, ABS_IND_X_BYTE_READ);
9D009958  00AA2821   ADDU A1, A1, T2
9D00995C  30A4FFFF   ANDI A0, A1, -1
9D009960  308200FF   ANDI V0, A0, 255
9D009964  004A102B   SLTU V0, V0, T2
9D009968  10400007   BEQ V0, ZERO, .LBB5273
9D00996C  26530002   ADDIU S3, S2, 2
9D009970  8EA20054   LW V0, 84(S5)
9D009974  8F83807C   LW V1, -32644(GP)
9D009978  2463FFFF   ADDIU V1, V1, -1
9D00997C  24420001   ADDIU V0, V0, 1
9D009980  AF83807C   SW V1, -32644(GP)
9D009984  AEA20054   SW V0, 84(S5)
9D0099F8  8E0F0054   LW T7, 84(S0)
9D0099FC  8F83807C   LW V1, -32644(GP)
9D009A00  2463FFFC   ADDIU V1, V1, -4
9D009A04  25EF0004   ADDIU T7, T7, 4
9D009A08  AF83807C   SW V1, -32644(GP)
2167:                         OPCODE_END
9D009A0C  18601CFE   BLEZ V1, 0x9D010E08
9D009A10  AE0F0054   SW T7, 84(S0)
9D009A28  26520003   ADDIU S2, S2, 3
9D009A30  90640000   LBU A0, 0(V1)
9D009A34  00401821   ADDU V1, V0, ZERO
9D009A38  00042080   SLL A0, A0, 2
9D009A3C  02E42021   ADDU A0, S7, A0
9D009A40  8C840000   LW A0, 0(A0)
9D009A44  00800008   JR A0
9D009A48  00403821   ADDU A3, V0, ZERO
9D010E14  00401821   ADDU V1, V0, ZERO
9D010E18  7C042420   SEB A0, A0
9D010E1C  7C094C20   SEB T1, T1
9D010E20  00403821   ADDU A3, V0, ZERO
9D010E24  8FAB0018   LW T3, 24(SP)
9D010E28  0B400176   J .L116
9D010E2C  8FAE0014   LW T6, 20(SP)
9D010E30  2405FF80   ADDIU A1, ZERO, -128
9D010E34  00452024   AND A0, V0, A1
9D010E38  35290020   ORI T1, T1, 32
2168:                
2169:                      OPCODE_BEGIN(BE)  /* LDX $nnnn,Y */
2170:                         LDX(4, ABS_IND_Y_BYTE_READ);
9D009A80  00F43821   ADDU A3, A3, S4
9D009A84  30E4FFFF   ANDI A0, A3, -1
9D009A88  308200FF   ANDI V0, A0, 255
9D009A8C  0054102B   SLTU V0, V0, S4
9D009A90  10400007   BEQ V0, ZERO, .LBB5285
9D009A94  26530002   ADDIU S3, S2, 2
9D009A98  8EA20054   LW V0, 84(S5)
9D009A9C  8F85807C   LW A1, -32644(GP)
9D009AA0  24A5FFFF   ADDIU A1, A1, -1
9D009AA4  24420001   ADDIU V0, V0, 1
9D009AA8  AF85807C   SW A1, -32644(GP)
9D009AAC  AEA20054   SW V0, 84(S5)
9D009B20  8E0F0054   LW T7, 84(S0)
9D009B24  8F84807C   LW A0, -32644(GP)
9D009B28  2484FFFC   ADDIU A0, A0, -4
9D009B2C  25EF0004   ADDIU T7, T7, 4
9D009B30  AF84807C   SW A0, -32644(GP)
2171:                         OPCODE_END
9D009B34  18801B23   BLEZ A0, 0x9D0107C4
9D009B38  AE0F0054   SW T7, 84(S0)
9D009B50  26520003   ADDIU S2, S2, 3
9D009B58  90840000   LBU A0, 0(A0)
9D009B5C  00405021   ADDU T2, V0, ZERO
9D009B60  00042080   SLL A0, A0, 2
9D009B64  02E42021   ADDU A0, S7, A0
9D009B68  8C840000   LW A0, 0(A0)
9D009B6C  00800008   JR A0
9D009B70  00403821   ADDU A3, V0, ZERO
9D0107D0  00405021   ADDU T2, V0, ZERO
9D0107D4  7C042420   SEB A0, A0
9D0107D8  7C094C20   SEB T1, T1
9D0107DC  00403821   ADDU A3, V0, ZERO
9D0107E0  8FAB0018   LW T3, 24(SP)
9D0107E4  0B400176   J .L116
9D0107E8  8FAE0014   LW T6, 20(SP)
9D0107EC  2406FF80   ADDIU A2, ZERO, -128
9D0107F0  00462024   AND A0, V0, A2
9D0107F4  35290020   ORI T1, T1, 32
2172:                
2173:                      OPCODE_BEGIN(BF)  /* LAX $nnnn,Y */
2174:                         LAX(4, ABS_IND_Y_BYTE_READ);
9D009BA8  00B42821   ADDU A1, A1, S4
9D009BAC  30A4FFFF   ANDI A0, A1, -1
9D009BB0  308200FF   ANDI V0, A0, 255
9D009BB4  0054102B   SLTU V0, V0, S4
9D009BB8  10400007   BEQ V0, ZERO, .LBB5297
9D009BBC  26530002   ADDIU S3, S2, 2
9D009BC0  8EA20054   LW V0, 84(S5)
9D009BC4  8F83807C   LW V1, -32644(GP)
9D009BC8  2463FFFF   ADDIU V1, V1, -1
9D009BCC  24420001   ADDIU V0, V0, 1
9D009BD0  AF83807C   SW V1, -32644(GP)
9D009BD4  AEA20054   SW V0, 84(S5)
9D009C48  8E0F0054   LW T7, 84(S0)
9D009C4C  8F83807C   LW V1, -32644(GP)
9D009C50  2463FFFC   ADDIU V1, V1, -4
9D009C54  25EF0004   ADDIU T7, T7, 4
9D009C58  AF83807C   SW V1, -32644(GP)
2175:                         OPCODE_END
9D009C5C  18601ACF   BLEZ V1, 0x9D01079C
9D009C60  AE0F0054   SW T7, 84(S0)
9D009C78  26520003   ADDIU S2, S2, 3
9D009C80  90640000   LBU A0, 0(V1)
9D009C84  00405021   ADDU T2, V0, ZERO
9D009C88  00401821   ADDU V1, V0, ZERO
9D009C8C  00042080   SLL A0, A0, 2
9D009C90  02E42021   ADDU A0, S7, A0
9D009C94  8C840000   LW A0, 0(A0)
9D009C98  00800008   JR A0
9D009C9C  00403821   ADDU A3, V0, ZERO
9D01079C  00405021   ADDU T2, V0, ZERO
9D0107A0  7C023004   INS V0, ZERO, 0, 7
9D0107A4  35290020   ORI T1, T1, 32
9D0107A8  7C022420   SEB A0, V0
9D0107AC  7C094C20   SEB T1, T1
9D0107B0  01401821   ADDU V1, T2, ZERO
9D0107B4  01403821   ADDU A3, T2, ZERO
9D0107B8  8FAB0018   LW T3, 24(SP)
9D0107BC  0B400176   J .L116
9D0107C0  8FAE0014   LW T6, 20(SP)
9D0107C4  2405FF80   ADDIU A1, ZERO, -128
9D0107C8  00452024   AND A0, V0, A1
9D0107CC  35290020   ORI T1, T1, 32
2176:                
2177:                      OPCODE_BEGIN(C0)  /* CPY #$nn */
2178:                         CPY(2, IMMEDIATE_BYTE);
9D002B84  90420000   LBU V0, 0(V0)
9D002B88  8E0F0054   LW T7, 84(S0)
9D002B8C  8F84807C   LW A0, -32644(GP)
9D002B90  2484FFFE   ADDIU A0, A0, -2
9D002B94  02821023   SUBU V0, S4, V0
9D002B98  7C490200   EXT T1, V0, 8, 1
9D002B9C  25EF0002   ADDIU T7, T7, 2
9D002BA0  26530001   ADDIU S3, S2, 1
9D002BA4  39290001   XORI T1, T1, 1
9D002BA8  304200FF   ANDI V0, V0, 255
9D002BAC  AF84807C   SW A0, -32644(GP)
9D002BE4  00800008   JR A0
9D002BE8  00403821   ADDU A3, V0, ZERO
9D010518  00403821   ADDU A3, V0, ZERO
9D01051C  8FAB0018   LW T3, 24(SP)
9D010520  0B400176   J .L116
9D010524  8FAE0014   LW T6, 20(SP)
9D010528  2403FF80   ADDIU V1, ZERO, -128
9D01052C  00432024   AND A0, V0, V1
9D010530  35290020   ORI T1, T1, 32
2179:                         OPCODE_END
9D002BB0  18803654   BLEZ A0, 0x9D010504
9D002BB4  AE0F0054   SW T7, 84(S0)
9D002BCC  26520002   ADDIU S2, S2, 2
9D002BD4  90840000   LBU A0, 0(A0)
9D002BD8  00042080   SLL A0, A0, 2
9D002BDC  02E42021   ADDU A0, S7, A0
9D002BE0  8C840000   LW A0, 0(A0)
2180:                
2181:                      OPCODE_BEGIN(C1)  /* CMP ($nn,X) */
2182:                         CMP(6, INDIR_X_BYTE);
9D002C08  90420000   LBU V0, 0(V0)
9D002C0C  01421021   ADDU V0, T2, V0
9D002C9C  8E0F0054   LW T7, 84(S0)
9D002CA0  00621023   SUBU V0, V1, V0
9D002CA4  7C490200   EXT T1, V0, 8, 1
9D002CA8  8F84807C   LW A0, -32644(GP)
9D002CAC  2484FFFA   ADDIU A0, A0, -6
9D002CB0  25EF0006   ADDIU T7, T7, 6
9D002CB4  39290001   XORI T1, T1, 1
9D002CB8  304200FF   ANDI V0, V0, 255
9D002CBC  AF84807C   SW A0, -32644(GP)
9D002CF4  00800008   JR A0
9D002CF8  00403821   ADDU A3, V0, ZERO
9D00FDE0  00403821   ADDU A3, V0, ZERO
9D00FDE4  8FAB0018   LW T3, 24(SP)
9D00FDE8  0B400176   J .L116
9D00FDEC  8FAE0014   LW T6, 20(SP)
9D00FDF0  7C023004   INS V0, ZERO, 0, 7
9D00FDF4  35290020   ORI T1, T1, 32
9D00FDF8  7C022420   SEB A0, V0
9D00FDFC  7C094C20   SEB T1, T1
9D00FE00  8FAB0018   LW T3, 24(SP)
9D00FE04  0B400176   J .L116
9D00FE08  8FAE0014   LW T6, 20(SP)
9D00FE0C  240BFF80   ADDIU T3, ZERO, -128
9D00FE10  004B2024   AND A0, V0, T3
9D00FE14  35290020   ORI T1, T1, 32
2183:                         OPCODE_END
9D002CC0  18803442   BLEZ A0, 0x9D00FDCC
9D002CC4  AE0F0054   SW T7, 84(S0)
9D002CDC  26520002   ADDIU S2, S2, 2
9D002CE4  90840000   LBU A0, 0(A0)
9D002CE8  00042080   SLL A0, A0, 2
9D002CEC  02E42021   ADDU A0, S7, A0
9D002CF0  8C840000   LW A0, 0(A0)
2184:                
2185:                      OPCODE_BEGIN(C3)  /* DCP ($nn,X) */
2186:                         DCP(8, INDIR_X, mem_writebyte, addr);
9D002D18  90420000   LBU V0, 0(V0)
9D002D1C  01421021   ADDU V0, T2, V0
9D002DB0  2442FFFF   ADDIU V0, V0, -1
9D002DB4  304F00FF   ANDI T7, V0, 255
9D002E0C  8E050054   LW A1, 84(S0)
9D002E10  006F1023   SUBU V0, V1, T7
9D002E14  7C490200   EXT T1, V0, 8, 1
9D002E18  8F84807C   LW A0, -32644(GP)
9D002E1C  2484FFF8   ADDIU A0, A0, -8
9D002E20  24AF0008   ADDIU T7, A1, 8
9D002E24  39290001   XORI T1, T1, 1
9D002E28  304200FF   ANDI V0, V0, 255
9D002E2C  AF84807C   SW A0, -32644(GP)
9D002E64  00800008   JR A0
9D002E68  00403821   ADDU A3, V0, ZERO
9D00C8A8  908F0000   LBU T7, 0(A0)
9D00C8AC  25EFFFFF   ADDIU T7, T7, -1
9D00C8B0  31EF00FF   ANDI T7, T7, 255
9D01008C  00403821   ADDU A3, V0, ZERO
9D010090  8FAB0018   LW T3, 24(SP)
9D010094  0B400176   J .L116
9D010098  8FAE0014   LW T6, 20(SP)
9D01009C  2408FF80   ADDIU T0, ZERO, -128
9D0100A0  00482024   AND A0, V0, T0
9D0100A4  35290020   ORI T1, T1, 32
9D0100A8  7C042420   SEB A0, A0
9D0100AC  7C094C20   SEB T1, T1
2187:                         OPCODE_END
9D002E30  18803491   BLEZ A0, 0x9D010078
9D002E34  AE0F0054   SW T7, 84(S0)
9D002E4C  26520002   ADDIU S2, S2, 2
9D002E54  90840000   LBU A0, 0(A0)
9D002E58  00042080   SLL A0, A0, 2
9D002E5C  02E42021   ADDU A0, S7, A0
9D002E60  8C840000   LW A0, 0(A0)
2188:                
2189:                      OPCODE_BEGIN(C4)  /* CPY $nn */
2190:                         CPY(3, ZERO_PAGE_BYTE);
9D002E84  90420000   LBU V0, 0(V0)
9D002E88  8E0F0054   LW T7, 84(S0)
9D002E8C  8F848078   LW A0, -32648(GP)
9D002E90  00821021   ADDU V0, A0, V0
9D002E94  90420000   LBU V0, 0(V0)
9D002E98  8F84807C   LW A0, -32644(GP)
9D002E9C  2484FFFD   ADDIU A0, A0, -3
9D002EA0  25EF0003   ADDIU T7, T7, 3
9D002EA4  02821023   SUBU V0, S4, V0
9D002EA8  7C490200   EXT T1, V0, 8, 1
9D002EAC  26530001   ADDIU S3, S2, 1
9D002EB0  39290001   XORI T1, T1, 1
9D002EB4  304200FF   ANDI V0, V0, 255
9D002EB8  AF84807C   SW A0, -32644(GP)
9D002EF0  00800008   JR A0
9D002EF4  00403821   ADDU A3, V0, ZERO
9D00FE48  00403821   ADDU A3, V0, ZERO
9D00FE4C  8FAB0018   LW T3, 24(SP)
9D00FE50  0B400176   J .L116
9D00FE54  8FAE0014   LW T6, 20(SP)
9D00FE58  004B2024   AND A0, V0, T3
9D00FE5C  35290020   ORI T1, T1, 32
2191:                         OPCODE_END
9D002EBC  188033DD   BLEZ A0, 0x9D00FE34
9D002EC0  AE0F0054   SW T7, 84(S0)
9D002ED8  26520002   ADDIU S2, S2, 2
9D002EE0  90840000   LBU A0, 0(A0)
9D002EE4  00042080   SLL A0, A0, 2
9D002EE8  02E42021   ADDU A0, S7, A0
9D002EEC  8C840000   LW A0, 0(A0)
2192:                
2193:                      OPCODE_BEGIN(C5)  /* CMP $nn */
2194:                         CMP(3, ZERO_PAGE_BYTE);
9D002F10  90420000   LBU V0, 0(V0)
9D002F14  8E0F0054   LW T7, 84(S0)
9D002F18  8F848078   LW A0, -32648(GP)
9D002F1C  00821021   ADDU V0, A0, V0
9D002F20  90420000   LBU V0, 0(V0)
9D002F24  8F84807C   LW A0, -32644(GP)
9D002F28  2484FFFD   ADDIU A0, A0, -3
9D002F2C  25EF0003   ADDIU T7, T7, 3
9D002F30  00621023   SUBU V0, V1, V0
9D002F34  7C490200   EXT T1, V0, 8, 1
9D002F38  26530001   ADDIU S3, S2, 1
9D002F3C  39290001   XORI T1, T1, 1
9D002F40  304200FF   ANDI V0, V0, 255
9D002F44  AF84807C   SW A0, -32644(GP)
9D002F7C  00800008   JR A0
9D002F80  00403821   ADDU A3, V0, ZERO
9D00F728  00403821   ADDU A3, V0, ZERO
9D00F72C  8FAB0018   LW T3, 24(SP)
9D00F730  0B400176   J .L116
9D00F734  8FAE0014   LW T6, 20(SP)
9D00F738  2405FF80   ADDIU A1, ZERO, -128
9D00F73C  00452024   AND A0, V0, A1
9D00F740  35290020   ORI T1, T1, 32
9D00F744  7C042420   SEB A0, A0
9D00F748  7C094C20   SEB T1, T1
2195:                         OPCODE_END
9D002F48  188031F2   BLEZ A0, 0x9D00F714
9D002F4C  AE0F0054   SW T7, 84(S0)
9D002F64  26520002   ADDIU S2, S2, 2
9D002F6C  90840000   LBU A0, 0(A0)
9D002F70  00042080   SLL A0, A0, 2
9D002F74  02E42021   ADDU A0, S7, A0
9D002F78  8C840000   LW A0, 0(A0)
2196:                
2197:                      OPCODE_BEGIN(C6)  /* DEC $nn */
2198:                         DEC(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D00AC78  90420000   LBU V0, 0(V0)
9D00AC7C  8E0F0054   LW T7, 84(S0)
9D00AC80  8F858078   LW A1, -32648(GP)
9D00AC84  00A22821   ADDU A1, A1, V0
9D00AC88  90A20000   LBU V0, 0(A1)
9D00AC8C  8F84807C   LW A0, -32644(GP)
9D00AC90  2484FFFB   ADDIU A0, A0, -5
9D00AC94  25EF0005   ADDIU T7, T7, 5
9D00AC98  2442FFFF   ADDIU V0, V0, -1
9D00AC9C  304200FF   ANDI V0, V0, 255
9D00ACA0  26530001   ADDIU S3, S2, 1
9D00ACA4  A0A20000   SB V0, 0(A1)
9D00ACA8  AF84807C   SW A0, -32644(GP)
9D00ACE0  00800008   JR A0
9D00ACE4  00403821   ADDU A3, V0, ZERO
9D00F93C  00403821   ADDU A3, V0, ZERO
9D00F940  8FAB0018   LW T3, 24(SP)
9D00F944  0B400176   J .L116
9D00F948  8FAE0014   LW T6, 20(SP)
9D00F94C  2405FF80   ADDIU A1, ZERO, -128
9D00F950  00452024   AND A0, V0, A1
9D00F954  35290020   ORI T1, T1, 32
9D00F958  7C042420   SEB A0, A0
9D00F95C  7C094C20   SEB T1, T1
2199:                         OPCODE_END
9D00ACAC  1880131E   BLEZ A0, 0x9D00F928
9D00ACB0  AE0F0054   SW T7, 84(S0)
9D00ACC8  26520002   ADDIU S2, S2, 2
9D00ACD0  90840000   LBU A0, 0(A0)
9D00ACD4  00042080   SLL A0, A0, 2
9D00ACD8  02E42021   ADDU A0, S7, A0
9D00ACDC  8C840000   LW A0, 0(A0)
2200:                
2201:                      OPCODE_BEGIN(C7)  /* DCP $nn */
2202:                         DCP(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D009514  90420000   LBU V0, 0(V0)
9D009518  8E0F0054   LW T7, 84(S0)
9D00951C  8F858078   LW A1, -32648(GP)
9D009520  00A22821   ADDU A1, A1, V0
9D009524  90A70000   LBU A3, 0(A1)
9D009528  8F84807C   LW A0, -32644(GP)
9D00952C  2484FFFB   ADDIU A0, A0, -5
9D009530  25EF0005   ADDIU T7, T7, 5
9D009534  24E7FFFF   ADDIU A3, A3, -1
9D009538  30E700FF   ANDI A3, A3, 255
9D00953C  00671023   SUBU V0, V1, A3
9D009540  7C490200   EXT T1, V0, 8, 1
9D009544  26530001   ADDIU S3, S2, 1
9D009548  A0A70000   SB A3, 0(A1)
9D00954C  39290001   XORI T1, T1, 1
9D009550  304200FF   ANDI V0, V0, 255
9D009554  AF84807C   SW A0, -32644(GP)
9D00958C  00800008   JR A0
9D009590  00403821   ADDU A3, V0, ZERO
9D010EE0  00403821   ADDU A3, V0, ZERO
9D010EE4  8FAB0018   LW T3, 24(SP)
9D010EE8  0B400176   J .L116
9D010EEC  8FAE0014   LW T6, 20(SP)
9D010EF0  7C023004   INS V0, ZERO, 0, 7
9D010EF4  35290020   ORI T1, T1, 32
9D010EF8  7C022420   SEB A0, V0
9D010EFC  7C094C20   SEB T1, T1
9D010F00  8FAB0018   LW T3, 24(SP)
9D010F04  0B400176   J .L116
9D010F08  8FAE0014   LW T6, 20(SP)
9D010F0C  7C023004   INS V0, ZERO, 0, 7
9D010F10  35290020   ORI T1, T1, 32
9D010F14  7C022420   SEB A0, V0
9D010F18  7C094C20   SEB T1, T1
9D010F1C  8FAB0018   LW T3, 24(SP)
9D010F20  0B400176   J .L116
9D010F24  8FAE0014   LW T6, 20(SP)
9D010F28  35290020   ORI T1, T1, 32
9D010F2C  00603821   ADDU A3, V1, ZERO
9D010F30  2402FF80   ADDIU V0, ZERO, -128
9D010F34  00622024   AND A0, V1, V0
9D010F38  7C042420   SEB A0, A0
9D010F3C  7C094C20   SEB T1, T1
2203:                         OPCODE_END
9D009558  18801E5C   BLEZ A0, 0x9D010ECC
9D00955C  AE0F0054   SW T7, 84(S0)
9D009574  26520002   ADDIU S2, S2, 2
9D00957C  90840000   LBU A0, 0(A0)
9D009580  00042080   SLL A0, A0, 2
9D009584  02E42021   ADDU A0, S7, A0
9D009588  8C840000   LW A0, 0(A0)
2204:                
2205:                      OPCODE_BEGIN(C8)  /* INY */
2206:                         INY();
9D00ACE8  8E0F0054   LW T7, 84(S0)
9D00ACEC  26820001   ADDIU V0, S4, 1
9D00ACF0  8F84807C   LW A0, -32644(GP)
9D00ACF4  2484FFFE   ADDIU A0, A0, -2
9D00ACF8  25EF0002   ADDIU T7, T7, 2
9D00ACFC  304200FF   ANDI V0, V0, 255
9D00AD00  AF84807C   SW A0, -32644(GP)
9D00AD20  0040A021   ADDU S4, V0, ZERO
9D00AD3C  00800008   JR A0
9D00AD40  00403821   ADDU A3, V0, ZERO
9D010FA0  0040A021   ADDU S4, V0, ZERO
9D010FA4  7C042420   SEB A0, A0
9D010FA8  7C094C20   SEB T1, T1
9D010FB0  00403821   ADDU A3, V0, ZERO
9D010FB4  8FAB0018   LW T3, 24(SP)
9D010FB8  0B400176   J .L116
9D010FBC  8FAE0014   LW T6, 20(SP)
9D010FC0  2408FF80   ADDIU T0, ZERO, -128
9D010FC4  00482024   AND A0, V0, T0
9D010FC8  35290020   ORI T1, T1, 32
2207:                         OPCODE_END
9D00AD04  188018A3   BLEZ A0, 0x9D010F94
9D00AD08  AE0F0054   SW T7, 84(S0)
9D00AD28  90840000   LBU A0, 0(A0)
9D00AD2C  26520001   ADDIU S2, S2, 1
9D00AD30  00042080   SLL A0, A0, 2
9D00AD34  02E42021   ADDU A0, S7, A0
9D00AD38  8C840000   LW A0, 0(A0)
9D010FAC  02409821   ADDU S3, S2, ZERO
2208:                
2209:                      OPCODE_BEGIN(C9)  /* CMP #$nn */
2210:                         CMP(2, IMMEDIATE_BYTE);
9D004B5C  90420000   LBU V0, 0(V0)
9D004B60  8E0F0054   LW T7, 84(S0)
9D004B64  8F84807C   LW A0, -32644(GP)
9D004B68  2484FFFE   ADDIU A0, A0, -2
9D004B6C  00621023   SUBU V0, V1, V0
9D004B70  7C490200   EXT T1, V0, 8, 1
9D004B74  25EF0002   ADDIU T7, T7, 2
9D004B78  26530001   ADDIU S3, S2, 1
9D004B7C  39290001   XORI T1, T1, 1
9D004B80  304200FF   ANDI V0, V0, 255
9D004B84  AF84807C   SW A0, -32644(GP)
9D004BBC  00800008   JR A0
9D004BC0  00403821   ADDU A3, V0, ZERO
9D010688  00403821   ADDU A3, V0, ZERO
9D01068C  8FAB0018   LW T3, 24(SP)
9D010690  0B400176   J .L116
9D010694  8FAE0014   LW T6, 20(SP)
9D010698  2403FF80   ADDIU V1, ZERO, -128
9D01069C  00432024   AND A0, V0, V1
9D0106A0  35290020   ORI T1, T1, 32
2211:                         OPCODE_END
9D004B88  18802EBA   BLEZ A0, 0x9D010674
9D004B8C  AE0F0054   SW T7, 84(S0)
9D004BA4  26520002   ADDIU S2, S2, 2
9D004BAC  90840000   LBU A0, 0(A0)
9D004BB0  00042080   SLL A0, A0, 2
9D004BB4  02E42021   ADDU A0, S7, A0
9D004BB8  8C840000   LW A0, 0(A0)
2212:                
2213:                      OPCODE_BEGIN(CA)  /* DEX */
2214:                         DEX();
9D004BC4  8E0F0054   LW T7, 84(S0)
9D004BC8  2542FFFF   ADDIU V0, T2, -1
9D004BCC  8F84807C   LW A0, -32644(GP)
9D004BD0  2484FFFE   ADDIU A0, A0, -2
9D004BD4  25EF0002   ADDIU T7, T7, 2
9D004BD8  304200FF   ANDI V0, V0, 255
9D004BDC  AF84807C   SW A0, -32644(GP)
9D004BFC  00405021   ADDU T2, V0, ZERO
9D004C18  00800008   JR A0
9D004C1C  00403821   ADDU A3, V0, ZERO
9D010C1C  00405021   ADDU T2, V0, ZERO
9D010C20  7C042420   SEB A0, A0
9D010C24  7C094C20   SEB T1, T1
9D010C2C  00403821   ADDU A3, V0, ZERO
9D010C30  8FAB0018   LW T3, 24(SP)
9D010C34  0B400176   J .L116
9D010C38  8FAE0014   LW T6, 20(SP)
9D010C3C  2406FF80   ADDIU A2, ZERO, -128
9D010C40  00462024   AND A0, V0, A2
9D010C44  35290020   ORI T1, T1, 32
2215:                         OPCODE_END
9D004BE0  1880300B   BLEZ A0, 0x9D010C10
9D004BE4  AE0F0054   SW T7, 84(S0)
9D004C04  90840000   LBU A0, 0(A0)
9D004C08  26520001   ADDIU S2, S2, 1
9D004C0C  00042080   SLL A0, A0, 2
9D004C10  02E42021   ADDU A0, S7, A0
9D004C14  8C840000   LW A0, 0(A0)
9D010C28  02409821   ADDU S3, S2, ZERO
2216:                
2217:                      OPCODE_BEGIN(CB)  /* SBX #$nn */
2218:                         SBX(2, IMMEDIATE_BYTE);
9D004C38  90420000   LBU V0, 0(V0)
9D004C3C  8E0F0054   LW T7, 84(S0)
9D004C40  01432024   AND A0, T2, V1
9D004C44  308400FF   ANDI A0, A0, 255
9D004C48  00821023   SUBU V0, A0, V0
9D004C4C  38490100   XORI T1, V0, 256
9D004C50  8F84807C   LW A0, -32644(GP)
9D004C54  2484FFFE   ADDIU A0, A0, -2
9D004C58  25EF0002   ADDIU T7, T7, 2
9D004C5C  26530001   ADDIU S3, S2, 1
9D004C60  7D290200   EXT T1, T1, 8, 1
9D004C64  304200FF   ANDI V0, V0, 255
9D004C68  AF84807C   SW A0, -32644(GP)
9D004C88  00405021   ADDU T2, V0, ZERO
9D004CA4  00800008   JR A0
9D004CA8  00403821   ADDU A3, V0, ZERO
9D00FC8C  00405021   ADDU T2, V0, ZERO
9D00FC90  7C042420   SEB A0, A0
9D00FC94  7C094C20   SEB T1, T1
9D00FC98  00403821   ADDU A3, V0, ZERO
9D00FC9C  8FAB0018   LW T3, 24(SP)
9D00FCA0  0B400176   J .L116
9D00FCA4  8FAE0014   LW T6, 20(SP)
9D00FCA8  00462024   AND A0, V0, A2
9D00FCAC  35290020   ORI T1, T1, 32
2219:                         OPCODE_END
9D004C6C  18802C04   BLEZ A0, 0x9D00FC80
9D004C70  AE0F0054   SW T7, 84(S0)
9D004C90  90840000   LBU A0, 0(A0)
9D004C94  26520002   ADDIU S2, S2, 2
9D004C98  00042080   SLL A0, A0, 2
9D004C9C  02E42021   ADDU A0, S7, A0
9D004CA0  8C840000   LW A0, 0(A0)
2220:                
2221:                      OPCODE_BEGIN(CC)  /* CPY $nnnn */
2222:                         CPY(4, ABSOLUTE_BYTE);
9D00B65C  8E0F0054   LW T7, 84(S0)
9D00B660  02821023   SUBU V0, S4, V0
9D00B664  7C490200   EXT T1, V0, 8, 1
9D00B668  8F84807C   LW A0, -32644(GP)
9D00B66C  2484FFFC   ADDIU A0, A0, -4
9D00B670  25EF0004   ADDIU T7, T7, 4
9D00B674  39290001   XORI T1, T1, 1
9D00B678  304200FF   ANDI V0, V0, 255
9D00B67C  AF84807C   SW A0, -32644(GP)
9D00B6B4  00800008   JR A0
9D00B6B8  00403821   ADDU A3, V0, ZERO
9D00FB24  00403821   ADDU A3, V0, ZERO
9D00FB28  8FAB0018   LW T3, 24(SP)
9D00FB2C  0B400176   J .L116
9D00FB30  8FAE0014   LW T6, 20(SP)
9D00FB34  2406FF80   ADDIU A2, ZERO, -128
9D00FB38  00462024   AND A0, V0, A2
9D00FB3C  35290020   ORI T1, T1, 32
2223:                         OPCODE_END
9D00B680  18801123   BLEZ A0, 0x9D00FB10
9D00B684  AE0F0054   SW T7, 84(S0)
9D00B69C  26520003   ADDIU S2, S2, 3
9D00B6A4  90840000   LBU A0, 0(A0)
9D00B6A8  00042080   SLL A0, A0, 2
9D00B6AC  02E42021   ADDU A0, S7, A0
9D00B6B0  8C840000   LW A0, 0(A0)
2224:                
2225:                      OPCODE_BEGIN(CD)  /* CMP $nnnn */
2226:                         CMP(4, ABSOLUTE_BYTE);
9D00A098  8E0F0054   LW T7, 84(S0)
9D00A09C  00621023   SUBU V0, V1, V0
9D00A0A0  7C490200   EXT T1, V0, 8, 1
9D00A0A4  8F84807C   LW A0, -32644(GP)
9D00A0A8  2484FFFC   ADDIU A0, A0, -4
9D00A0AC  25EF0004   ADDIU T7, T7, 4
9D00A0B0  39290001   XORI T1, T1, 1
9D00A0B4  304200FF   ANDI V0, V0, 255
9D00A0B8  AF84807C   SW A0, -32644(GP)
9D00A0F0  00800008   JR A0
9D00A0F4  00403821   ADDU A3, V0, ZERO
9D0100B0  00403821   ADDU A3, V0, ZERO
9D0100B4  8FAB0018   LW T3, 24(SP)
9D0100B8  0B400176   J .L116
9D0100BC  8FAE0014   LW T6, 20(SP)
9D0100C0  2405FF80   ADDIU A1, ZERO, -128
9D0100C4  00452024   AND A0, V0, A1
9D0100C8  35290020   ORI T1, T1, 32
2227:                         OPCODE_END
9D00A0BC  188017F7   BLEZ A0, 0x9D01009C
9D00A0C0  AE0F0054   SW T7, 84(S0)
9D00A0D8  26520003   ADDIU S2, S2, 3
9D00A0E0  90840000   LBU A0, 0(A0)
9D00A0E4  00042080   SLL A0, A0, 2
9D00A0E8  02E42021   ADDU A0, S7, A0
9D00A0EC  8C840000   LW A0, 0(A0)
2228:                
2229:                      OPCODE_BEGIN(CE)  /* DEC $nnnn */
2230:                         DEC(6, ABSOLUTE, mem_writebyte, addr);
9D00A1A4  2442FFFF   ADDIU V0, V0, -1
9D00A1FC  8E0F0054   LW T7, 84(S0)
9D00A200  8F84807C   LW A0, -32644(GP)
9D00A204  2484FFFA   ADDIU A0, A0, -6
9D00A208  25EF0006   ADDIU T7, T7, 6
9D00A20C  AF84807C   SW A0, -32644(GP)
9D00C824  91E20000   LBU V0, 0(T7)
9D00C828  2442FFFF   ADDIU V0, V0, -1
9D00C82C  304200FF   ANDI V0, V0, 255
2231:                         OPCODE_END
9D00A210  18801839   BLEZ A0, 0x9D0102F8
9D00A214  AE0F0054   SW T7, 84(S0)
9D00A22C  26520003   ADDIU S2, S2, 3
9D00A234  90840000   LBU A0, 0(A0)
9D00A238  00042080   SLL A0, A0, 2
9D00A23C  02E42021   ADDU A0, S7, A0
9D00A240  8C840000   LW A0, 0(A0)
9D00A244  00800008   JR A0
9D00A248  00403821   ADDU A3, V0, ZERO
9D01030C  00403821   ADDU A3, V0, ZERO
9D010310  8FAB0018   LW T3, 24(SP)
9D010314  0B400176   J .L116
9D010318  8FAE0014   LW T6, 20(SP)
9D01031C  35290020   ORI T1, T1, 32
9D010320  2402FF80   ADDIU V0, ZERO, -128
9D010324  00E22024   AND A0, A3, V0
9D010328  7C042420   SEB A0, A0
9D01032C  7C094C20   SEB T1, T1
2232:                
2233:                      OPCODE_BEGIN(CF)  /* DCP $nnnn */
2234:                         DCP(6, ABSOLUTE, mem_writebyte, addr);
9D00A2F8  2442FFFF   ADDIU V0, V0, -1
9D00A2FC  304F00FF   ANDI T7, V0, 255
9D00A354  8E050054   LW A1, 84(S0)
9D00A358  006F1023   SUBU V0, V1, T7
9D00A35C  7C490200   EXT T1, V0, 8, 1
9D00A360  8F84807C   LW A0, -32644(GP)
9D00A364  2484FFFA   ADDIU A0, A0, -6
9D00A368  24AF0006   ADDIU T7, A1, 6
9D00A36C  39290001   XORI T1, T1, 1
9D00A370  304200FF   ANDI V0, V0, 255
9D00A374  AF84807C   SW A0, -32644(GP)
9D00A3AC  00800008   JR A0
9D00A3B0  00403821   ADDU A3, V0, ZERO
9D00C808  912F0000   LBU T7, 0(T1)
9D00C80C  25EFFFFF   ADDIU T7, T7, -1
9D00C810  31EF00FF   ANDI T7, T7, 255
9D00F704  00403821   ADDU A3, V0, ZERO
9D00F708  8FAB0018   LW T3, 24(SP)
9D00F70C  0B400176   J .L116
9D00F710  8FAE0014   LW T6, 20(SP)
9D00F714  2408FF80   ADDIU T0, ZERO, -128
9D00F718  00482024   AND A0, V0, T0
9D00F71C  35290020   ORI T1, T1, 32
9D00F720  7C042420   SEB A0, A0
9D00F724  7C094C20   SEB T1, T1
2235:                         OPCODE_END
9D00A378  188014DD   BLEZ A0, 0x9D00F6F0
9D00A37C  AE0F0054   SW T7, 84(S0)
9D00A394  26520003   ADDIU S2, S2, 3
9D00A39C  90840000   LBU A0, 0(A0)
9D00A3A0  00042080   SLL A0, A0, 2
9D00A3A4  02E42021   ADDU A0, S7, A0
9D00A3A8  8C840000   LW A0, 0(A0)
2236:                      
2237:                      OPCODE_BEGIN(D0)  /* BNE $nnnn */
2238:                         BNE();
9D00A3B4  50E00885   BEQL A3, ZERO, 0x9D00C5CC
9D00A3B8  8E0F0054   LW T7, 84(S0)
9D00A3D0  26520001   ADDIU S2, S2, 1
9D00A3D8  80930000   LB S3, 0(A0)
9D00A3DC  324400FF   ANDI A0, S2, 255
9D00A3E0  02642021   ADDU A0, S3, A0
9D00A3E4  30840100   ANDI A0, A0, 256
9D00A3E8  14800AD6   BNE A0, ZERO, 0x9D00CF44
9D00A3EC  8EAF0054   LW T7, 84(S5)
9D00A3F0  8F84807C   LW A0, -32644(GP)
9D00A3F4  2484FFFD   ADDIU A0, A0, -3
9D00A3F8  25EF0003   ADDIU T7, T7, 3
9D00A3FC  AF84807C   SW A0, -32644(GP)
9D00A400  AE0F0054   SW T7, 84(S0)
9D00A404  02729821   ADDU S3, S3, S2
9D00C5CC  26530001   ADDIU S3, S2, 1
9D00C5D0  8F84807C   LW A0, -32644(GP)
9D00C5D4  2484FFFE   ADDIU A0, A0, -2
9D00C5D8  25EF0002   ADDIU T7, T7, 2
9D00C5DC  AF84807C   SW A0, -32644(GP)
9D00C5E0  0B402902   J 0x9D00A408
9D00C5E4  AE0F0054   SW T7, 84(S0)
9D00CF44  8F84807C   LW A0, -32644(GP)
9D00CF48  2484FFFF   ADDIU A0, A0, -1
9D00CF4C  0B4028FD   J 0x9D00A3F4
9D00CF50  25EF0001   ADDIU T7, T7, 1
2239:                         OPCODE_END
9D00A408  588013F0   BLEZL A0, 0x9D00F3CC
9D00A40C  7C023004   INS V0, ZERO, 0, 7
9D00A428  90840000   LBU A0, 0(A0)
9D00A42C  00042080   SLL A0, A0, 2
9D00A430  02E42021   ADDU A0, S7, A0
9D00A434  8C840000   LW A0, 0(A0)
9D00A438  00800008   JR A0
9D00A43C  26720001   ADDIU S2, S3, 1
2240:                
2241:                      OPCODE_BEGIN(D1)  /* CMP ($nn),Y */
2242:                         CMP(5, INDIR_Y_BYTE_READ);
9D001384  00F43821   ADDU A3, A3, S4
9D001388  30E4FFFF   ANDI A0, A3, -1
9D00138C  308200FF   ANDI V0, A0, 255
9D001390  0054102B   SLTU V0, V0, S4
9D001394  10400007   BEQ V0, ZERO, .LBB3234
9D001398  26530001   ADDIU S3, S2, 1
9D00139C  8EA20054   LW V0, 84(S5)
9D0013A0  8F89807C   LW T1, -32644(GP)
9D0013A4  2529FFFF   ADDIU T1, T1, -1
9D0013A8  24420001   ADDIU V0, V0, 1
9D0013AC  AF89807C   SW T1, -32644(GP)
9D0013B0  AEA20054   SW V0, 84(S5)
9D001424  8E0F0054   LW T7, 84(S0)
9D001428  00621023   SUBU V0, V1, V0
9D00142C  7C490200   EXT T1, V0, 8, 1
9D001430  8F84807C   LW A0, -32644(GP)
9D001434  2484FFFB   ADDIU A0, A0, -5
9D001438  25EF0005   ADDIU T7, T7, 5
9D00143C  39290001   XORI T1, T1, 1
9D001440  304200FF   ANDI V0, V0, 255
9D001444  AF84807C   SW A0, -32644(GP)
9D00147C  00800008   JR A0
9D001480  00403821   ADDU A3, V0, ZERO
9D00F7E0  00403821   ADDU A3, V0, ZERO
9D00F7E4  8FAB0018   LW T3, 24(SP)
9D00F7E8  0B400176   J .L116
9D00F7EC  8FAE0014   LW T6, 20(SP)
9D00F7F0  35290020   ORI T1, T1, 32
9D00F7F4  7C022420   SEB A0, V0
9D00F7F8  7C094C20   SEB T1, T1
9D00F7FC  8FAB0018   LW T3, 24(SP)
9D00F800  0B400176   J .L116
9D00F804  8FAE0014   LW T6, 20(SP)
9D00F808  7C023004   INS V0, ZERO, 0, 7
9D00F80C  35290020   ORI T1, T1, 32
9D00F810  7C022420   SEB A0, V0
9D00F814  7C094C20   SEB T1, T1
9D00F818  8FAB0018   LW T3, 24(SP)
9D00F81C  0B400176   J .L116
9D00F820  8FAE0014   LW T6, 20(SP)
9D00F824  240EFF80   ADDIU T6, ZERO, -128
9D00F828  004E2024   AND A0, V0, T6
9D00F82C  35290020   ORI T1, T1, 32
9D00F830  7C042420   SEB A0, A0
9D00F834  7C094C20   SEB T1, T1
2243:                         OPCODE_END
9D001448  188038E0   BLEZ A0, 0x9D00F7CC
9D00144C  AE0F0054   SW T7, 84(S0)
9D001464  26520002   ADDIU S2, S2, 2
9D00146C  90840000   LBU A0, 0(A0)
9D001470  00042080   SLL A0, A0, 2
9D001474  02E42021   ADDU A0, S7, A0
9D001478  8C840000   LW A0, 0(A0)
2244:                
2245:                      OPCODE_BEGIN(D3)  /* DCP ($nn),Y */
2246:                         DCP(8, INDIR_Y, mem_writebyte, addr);
9D0014B8  01F47821   ADDU T7, T7, S4
9D0014BC  31E9FFFF   ANDI T1, T7, -1
9D001538  2442FFFF   ADDIU V0, V0, -1
9D00153C  305800FF   ANDI T8, V0, 255
9D001594  8E0F0054   LW T7, 84(S0)
9D001598  00781023   SUBU V0, V1, T8
9D00159C  7C490200   EXT T1, V0, 8, 1
9D0015A0  8F84807C   LW A0, -32644(GP)
9D0015A4  2484FFF8   ADDIU A0, A0, -8
9D0015A8  25EF0008   ADDIU T7, T7, 8
9D0015AC  39290001   XORI T1, T1, 1
9D0015B0  304200FF   ANDI V0, V0, 255
9D0015B4  AF84807C   SW A0, -32644(GP)
9D0015EC  00800008   JR A0
9D0015F0  00403821   ADDU A3, V0, ZERO
9D00C9FC  90980000   LBU T8, 0(A0)
9D00CA00  2718FFFF   ADDIU T8, T8, -1
9D00CA04  331800FF   ANDI T8, T8, 255
9D00F588  00403821   ADDU A3, V0, ZERO
9D00F58C  8FAB0018   LW T3, 24(SP)
9D00F590  0B400176   J .L116
9D00F594  8FAE0014   LW T6, 20(SP)
9D00F598  2406FF80   ADDIU A2, ZERO, -128
9D00F59C  00462024   AND A0, V0, A2
9D00F5A0  35290020   ORI T1, T1, 32
2247:                         OPCODE_END
9D0015B8  188037EE   BLEZ A0, 0x9D00F574
9D0015BC  AE0F0054   SW T7, 84(S0)
9D0015D4  26520002   ADDIU S2, S2, 2
9D0015DC  90840000   LBU A0, 0(A0)
9D0015E0  00042080   SLL A0, A0, 2
9D0015E4  02E42021   ADDU A0, S7, A0
9D0015E8  8C840000   LW A0, 0(A0)
2248:                
2249:                      OPCODE_BEGIN(D5)  /* CMP $nn,X */
2250:                         CMP(4, ZP_IND_X_BYTE);
9D00160C  90420000   LBU V0, 0(V0)
9D001610  8E0F0054   LW T7, 84(S0)
9D001614  01421021   ADDU V0, T2, V0
9D001618  304200FF   ANDI V0, V0, 255
9D00161C  8F848078   LW A0, -32648(GP)
9D001620  00821021   ADDU V0, A0, V0
9D001624  90420000   LBU V0, 0(V0)
9D001628  8F84807C   LW A0, -32644(GP)
9D00162C  2484FFFC   ADDIU A0, A0, -4
9D001630  25EF0004   ADDIU T7, T7, 4
9D001634  00621023   SUBU V0, V1, V0
9D001638  7C490200   EXT T1, V0, 8, 1
9D00163C  26530001   ADDIU S3, S2, 1
9D001640  39290001   XORI T1, T1, 1
9D001644  304200FF   ANDI V0, V0, 255
9D001648  AF84807C   SW A0, -32644(GP)
9D001680  00800008   JR A0
9D001684  00403821   ADDU A3, V0, ZERO
9D010CB0  00403821   ADDU A3, V0, ZERO
9D010CB4  8FAB0018   LW T3, 24(SP)
9D010CB8  0B400176   J .L116
9D010CBC  8FAE0014   LW T6, 20(SP)
9D010CC0  2408FF80   ADDIU T0, ZERO, -128
9D010CC4  00482024   AND A0, V0, T0
9D010CC8  35290020   ORI T1, T1, 32
2251:                         OPCODE_END
9D00164C  18803D93   BLEZ A0, 0x9D010C9C
9D001650  AE0F0054   SW T7, 84(S0)
9D001668  26520002   ADDIU S2, S2, 2
9D001670  90840000   LBU A0, 0(A0)
9D001674  00042080   SLL A0, A0, 2
9D001678  02E42021   ADDU A0, S7, A0
9D00167C  8C840000   LW A0, 0(A0)
2252:                
2253:                      OPCODE_BEGIN(D6)  /* DEC $nn,X */
2254:                         DEC(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D0016A0  90420000   LBU V0, 0(V0)
9D0016A4  8E0F0054   LW T7, 84(S0)
9D0016A8  01421021   ADDU V0, T2, V0
9D0016AC  304200FF   ANDI V0, V0, 255
9D0016B0  8F858078   LW A1, -32648(GP)
9D0016B4  00A22821   ADDU A1, A1, V0
9D0016B8  90A20000   LBU V0, 0(A1)
9D0016BC  8F84807C   LW A0, -32644(GP)
9D0016C0  2484FFFA   ADDIU A0, A0, -6
9D0016C4  25EF0006   ADDIU T7, T7, 6
9D0016C8  2442FFFF   ADDIU V0, V0, -1
9D0016CC  304200FF   ANDI V0, V0, 255
9D0016D0  26530001   ADDIU S3, S2, 1
9D0016D4  A0A20000   SB V0, 0(A1)
9D0016D8  AF84807C   SW A0, -32644(GP)
9D001710  00800008   JR A0
9D001714  00403821   ADDU A3, V0, ZERO
9D0106FC  00403821   ADDU A3, V0, ZERO
9D010700  8FAB0018   LW T3, 24(SP)
9D010704  0B400176   J .L116
9D010708  8FAE0014   LW T6, 20(SP)
9D01070C  2408FF80   ADDIU T0, ZERO, -128
9D010710  00482024   AND A0, V0, T0
9D010714  35290020   ORI T1, T1, 32
2255:                         OPCODE_END
9D0016DC  18803C02   BLEZ A0, 0x9D0106E8
9D0016E0  AE0F0054   SW T7, 84(S0)
9D0016F8  26520002   ADDIU S2, S2, 2
9D001700  90840000   LBU A0, 0(A0)
9D001704  00042080   SLL A0, A0, 2
9D001708  02E42021   ADDU A0, S7, A0
9D00170C  8C840000   LW A0, 0(A0)
2256:                
2257:                      OPCODE_BEGIN(D7)  /* DCP $nn,X */
2258:                         DCP(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D0039EC  90420000   LBU V0, 0(V0)
9D0039F0  8E0F0054   LW T7, 84(S0)
9D0039F4  01421021   ADDU V0, T2, V0
9D0039F8  304200FF   ANDI V0, V0, 255
9D0039FC  8F858078   LW A1, -32648(GP)
9D003A00  00A22821   ADDU A1, A1, V0
9D003A04  90A70000   LBU A3, 0(A1)
9D003A08  8F84807C   LW A0, -32644(GP)
9D003A0C  2484FFFA   ADDIU A0, A0, -6
9D003A10  25EF0006   ADDIU T7, T7, 6
9D003A14  24E7FFFF   ADDIU A3, A3, -1
9D003A18  30E700FF   ANDI A3, A3, 255
9D003A1C  00671023   SUBU V0, V1, A3
9D003A20  7C490200   EXT T1, V0, 8, 1
9D003A24  26530001   ADDIU S3, S2, 1
9D003A28  A0A70000   SB A3, 0(A1)
9D003A2C  39290001   XORI T1, T1, 1
9D003A30  304200FF   ANDI V0, V0, 255
9D003A34  AF84807C   SW A0, -32644(GP)
9D003A6C  00800008   JR A0
9D003A70  00403821   ADDU A3, V0, ZERO
9D00FA2C  00403821   ADDU A3, V0, ZERO
9D00FA30  8FAB0018   LW T3, 24(SP)
9D00FA34  0B400176   J .L116
9D00FA38  8FAE0014   LW T6, 20(SP)
9D00FA3C  240EFF80   ADDIU T6, ZERO, -128
9D00FA40  004E2024   AND A0, V0, T6
9D00FA44  35290020   ORI T1, T1, 32
2259:                         OPCODE_END
9D003A38  18802FF7   BLEZ A0, 0x9D00FA18
9D003A3C  AE0F0054   SW T7, 84(S0)
9D003A54  26520002   ADDIU S2, S2, 2
9D003A5C  90840000   LBU A0, 0(A0)
9D003A60  00042080   SLL A0, A0, 2
9D003A64  02E42021   ADDU A0, S7, A0
9D003A68  8C840000   LW A0, 0(A0)
2260:                
2261:                      OPCODE_BEGIN(D8)  /* CLD */
2262:                         CLD();
9D009E30  8E0F0054   LW T7, 84(S0)
9D009E34  8F84807C   LW A0, -32644(GP)
9D009E38  2484FFFE   ADDIU A0, A0, -2
9D009E3C  25EF0002   ADDIU T7, T7, 2
9D009E40  AF84807C   SW A0, -32644(GP)
9D009E60  AFA00014   SW ZERO, 20(SP)
9D010770  AFA00014   SW ZERO, 20(SP)
9D010774  8FAB0018   LW T3, 24(SP)
9D010778  0B400176   J .L116
9D01077C  8FAE0014   LW T6, 20(SP)
9D010780  7C023004   INS V0, ZERO, 0, 7
9D010784  35290020   ORI T1, T1, 32
9D010788  7C022420   SEB A0, V0
9D01078C  7C094C20   SEB T1, T1
9D010790  8FAB0018   LW T3, 24(SP)
9D010794  0B400176   J .L116
9D010798  8FAE0014   LW T6, 20(SP)
2263:                         OPCODE_END
9D009E44  18801A45   BLEZ A0, 0x9D01075C
9D009E48  AE0F0054   SW T7, 84(S0)
9D009E68  90840000   LBU A0, 0(A0)
9D009E6C  00042080   SLL A0, A0, 2
9D009E70  02E42021   ADDU A0, S7, A0
9D009E74  8C840000   LW A0, 0(A0)
9D009E78  00800008   JR A0
9D009E7C  26520001   ADDIU S2, S2, 1
9D01076C  02409821   ADDU S3, S2, ZERO
2264:                
2265:                      OPCODE_BEGIN(D9)  /* CMP $nnnn,Y */
2266:                         CMP(4, ABS_IND_Y_BYTE_READ);
9D0054B8  00F43821   ADDU A3, A3, S4
9D0054BC  30E4FFFF   ANDI A0, A3, -1
9D0054C0  308200FF   ANDI V0, A0, 255
9D0054C4  0054102B   SLTU V0, V0, S4
9D0054C8  10400007   BEQ V0, ZERO, .LBB4243
9D0054CC  26530002   ADDIU S3, S2, 2
9D0054D0  8EA20054   LW V0, 84(S5)
9D0054D4  8F85807C   LW A1, -32644(GP)
9D0054D8  24A5FFFF   ADDIU A1, A1, -1
9D0054DC  24420001   ADDIU V0, V0, 1
9D0054E0  AF85807C   SW A1, -32644(GP)
9D0054E4  AEA20054   SW V0, 84(S5)
9D005558  8E0F0054   LW T7, 84(S0)
9D00555C  00621023   SUBU V0, V1, V0
9D005560  7C490200   EXT T1, V0, 8, 1
9D005564  8F84807C   LW A0, -32644(GP)
9D005568  2484FFFC   ADDIU A0, A0, -4
9D00556C  25EF0004   ADDIU T7, T7, 4
9D005570  39290001   XORI T1, T1, 1
9D005574  304200FF   ANDI V0, V0, 255
9D005578  AF84807C   SW A0, -32644(GP)
9D0055B0  00800008   JR A0
9D0055B4  00403821   ADDU A3, V0, ZERO
9D00FB70  00403821   ADDU A3, V0, ZERO
9D00FB74  8FAB0018   LW T3, 24(SP)
9D00FB78  0B400176   J .L116
9D00FB7C  8FAE0014   LW T6, 20(SP)
9D00FB80  35290020   ORI T1, T1, 32
9D00FB84  7C022420   SEB A0, V0
9D00FB88  7C094C20   SEB T1, T1
9D00FB8C  8FAB0018   LW T3, 24(SP)
9D00FB90  0B400176   J .L116
9D00FB94  8FAE0014   LW T6, 20(SP)
9D00FB98  240BFF80   ADDIU T3, ZERO, -128
9D00FB9C  004B2024   AND A0, V0, T3
9D00FBA0  35290020   ORI T1, T1, 32
9D00FBA4  7C042420   SEB A0, A0
9D00FBA8  7C094C20   SEB T1, T1
2267:                         OPCODE_END
9D00557C  18802977   BLEZ A0, 0x9D00FB5C
9D005580  AE0F0054   SW T7, 84(S0)
9D005598  26520003   ADDIU S2, S2, 3
9D0055A0  90840000   LBU A0, 0(A0)
9D0055A4  00042080   SLL A0, A0, 2
9D0055A8  02E42021   ADDU A0, S7, A0
9D0055AC  8C840000   LW A0, 0(A0)
2268:                
2269:                      OPCODE_BEGIN(DB)  /* DCP $nnnn,Y */
2270:                         DCP(7, ABS_IND_Y, mem_writebyte, addr);
9D009EB4  01F47821   ADDU T7, T7, S4
9D009EB8  31E9FFFF   ANDI T1, T7, -1
9D009F34  2442FFFF   ADDIU V0, V0, -1
9D009F38  305800FF   ANDI T8, V0, 255
9D009F90  8E0F0054   LW T7, 84(S0)
9D009F94  00781023   SUBU V0, V1, T8
9D009F98  7C490200   EXT T1, V0, 8, 1
9D009F9C  8F84807C   LW A0, -32644(GP)
9D009FA0  2484FFF9   ADDIU A0, A0, -7
9D009FA4  25EF0007   ADDIU T7, T7, 7
9D009FA8  39290001   XORI T1, T1, 1
9D009FAC  304200FF   ANDI V0, V0, 255
9D009FB0  AF84807C   SW A0, -32644(GP)
9D009FE8  00800008   JR A0
9D009FEC  00403821   ADDU A3, V0, ZERO
9D00C7CC  91380000   LBU T8, 0(T1)
9D00C7D0  2718FFFF   ADDIU T8, T8, -1
9D00C7D4  331800FF   ANDI T8, T8, 255
9D010ABC  00403821   ADDU A3, V0, ZERO
9D010AC0  8FAB0018   LW T3, 24(SP)
9D010AC4  0B400176   J .L116
9D010AC8  8FAE0014   LW T6, 20(SP)
9D010ACC  240BFF80   ADDIU T3, ZERO, -128
9D010AD0  004B2024   AND A0, V0, T3
9D010AD4  35290020   ORI T1, T1, 32
9D010AD8  7C042420   SEB A0, A0
9D010ADC  7C094C20   SEB T1, T1
2271:                         OPCODE_END                  
9D009FB4  18801ABC   BLEZ A0, 0x9D010AA8
9D009FB8  AE0F0054   SW T7, 84(S0)
9D009FD0  26520003   ADDIU S2, S2, 3
9D009FD8  90840000   LBU A0, 0(A0)
9D009FDC  00042080   SLL A0, A0, 2
9D009FE0  02E42021   ADDU A0, S7, A0
9D009FE4  8C840000   LW A0, 0(A0)
2272:                
2273:                      OPCODE_BEGIN(DD)  /* CMP $nnnn,X */
2274:                         CMP(4, ABS_IND_X_BYTE_READ);
9D00353C  00EA3821   ADDU A3, A3, T2
9D003540  30E4FFFF   ANDI A0, A3, -1
9D003544  308200FF   ANDI V0, A0, 255
9D003548  004A102B   SLTU V0, V0, T2
9D00354C  10400007   BEQ V0, ZERO, .LBB3789
9D003550  26530002   ADDIU S3, S2, 2
9D003554  8EA20054   LW V0, 84(S5)
9D003558  8F85807C   LW A1, -32644(GP)
9D00355C  24A5FFFF   ADDIU A1, A1, -1
9D003560  24420001   ADDIU V0, V0, 1
9D003564  AF85807C   SW A1, -32644(GP)
9D003568  AEA20054   SW V0, 84(S5)
9D0035DC  8E0F0054   LW T7, 84(S0)
9D0035E0  00621023   SUBU V0, V1, V0
9D0035E4  7C490200   EXT T1, V0, 8, 1
9D0035E8  8F84807C   LW A0, -32644(GP)
9D0035EC  2484FFFC   ADDIU A0, A0, -4
9D0035F0  25EF0004   ADDIU T7, T7, 4
9D0035F4  39290001   XORI T1, T1, 1
9D0035F8  304200FF   ANDI V0, V0, 255
9D0035FC  AF84807C   SW A0, -32644(GP)
9D003634  00800008   JR A0
9D003638  00403821   ADDU A3, V0, ZERO
9D00F4CC  00403821   ADDU A3, V0, ZERO
9D00F4D0  8FAB0018   LW T3, 24(SP)
9D00F4D4  0B400176   J .L116
9D00F4D8  8FAE0014   LW T6, 20(SP)
9D00F4DC  7C023004   INS V0, ZERO, 0, 7
9D00F4E0  35290020   ORI T1, T1, 32
9D00F4E4  7C022420   SEB A0, V0
9D00F4E8  7C094C20   SEB T1, T1
9D00F4EC  8FAB0018   LW T3, 24(SP)
9D00F4F0  0B400176   J .L116
9D00F4F4  8FAE0014   LW T6, 20(SP)
9D00F4F8  35290020   ORI T1, T1, 32
9D00F4FC  01403821   ADDU A3, T2, ZERO
9D00F500  2408FF80   ADDIU T0, ZERO, -128
9D00F504  01482024   AND A0, T2, T0
9D00F508  7C042420   SEB A0, A0
9D00F50C  7C094C20   SEB T1, T1
2275:                         OPCODE_END
9D003600  18802FAD   BLEZ A0, 0x9D00F4B8
9D003604  AE0F0054   SW T7, 84(S0)
9D00361C  26520003   ADDIU S2, S2, 3
9D003624  90840000   LBU A0, 0(A0)
9D003628  00042080   SLL A0, A0, 2
9D00362C  02E42021   ADDU A0, S7, A0
9D003630  8C840000   LW A0, 0(A0)
2276:                
2277:                      OPCODE_BEGIN(DE)  /* DEC $nnnn,X */
2278:                         DEC(7, ABS_IND_X, mem_writebyte, addr);
9D005054  01EA7821   ADDU T7, T7, T2
9D005058  31E7FFFF   ANDI A3, T7, -1
9D0050D4  2442FFFF   ADDIU V0, V0, -1
9D00512C  8E0F0054   LW T7, 84(S0)
9D005130  8F84807C   LW A0, -32644(GP)
9D005134  2484FFF9   ADDIU A0, A0, -7
9D005138  25EF0007   ADDIU T7, T7, 7
9D00513C  AF84807C   SW A0, -32644(GP)
9D00CD38  90E20000   LBU V0, 0(A3)
9D00CD3C  2442FFFF   ADDIU V0, V0, -1
9D00CD40  304200FF   ANDI V0, V0, 255
2279:                         OPCODE_END
9D005140  188029B8   BLEZ A0, 0x9D00F824
9D005144  AE0F0054   SW T7, 84(S0)
9D00515C  26520003   ADDIU S2, S2, 3
9D005164  90840000   LBU A0, 0(A0)
9D005168  00042080   SLL A0, A0, 2
9D00516C  02E42021   ADDU A0, S7, A0
9D005170  8C840000   LW A0, 0(A0)
9D005174  00800008   JR A0
9D005178  00403821   ADDU A3, V0, ZERO
9D00F838  00403821   ADDU A3, V0, ZERO
9D00F83C  8FAB0018   LW T3, 24(SP)
9D00F840  0B400176   J .L116
9D00F844  8FAE0014   LW T6, 20(SP)
9D00F848  240EFF80   ADDIU T6, ZERO, -128
9D00F84C  004E2024   AND A0, V0, T6
9D00F850  35290020   ORI T1, T1, 32
2280:                
2281:                      OPCODE_BEGIN(DF)  /* DCP $nnnn,X */
2282:                         DCP(7, ABS_IND_X, mem_writebyte, addr);
9D0051B0  01EA7821   ADDU T7, T7, T2
9D0051B4  31E9FFFF   ANDI T1, T7, -1
9D005230  2442FFFF   ADDIU V0, V0, -1
9D005234  305800FF   ANDI T8, V0, 255
9D00528C  8E0F0054   LW T7, 84(S0)
9D005290  00781023   SUBU V0, V1, T8
9D005294  7C490200   EXT T1, V0, 8, 1
9D005298  8F84807C   LW A0, -32644(GP)
9D00529C  2484FFF9   ADDIU A0, A0, -7
9D0052A0  25EF0007   ADDIU T7, T7, 7
9D0052A4  39290001   XORI T1, T1, 1
9D0052A8  304200FF   ANDI V0, V0, 255
9D0052AC  AF84807C   SW A0, -32644(GP)
9D0052E4  00800008   JR A0
9D0052E8  00403821   ADDU A3, V0, ZERO
9D00CD1C  91380000   LBU T8, 0(T1)
9D00CD20  2718FFFF   ADDIU T8, T8, -1
9D00CD24  331800FF   ANDI T8, T8, 255
9D01014C  00403821   ADDU A3, V0, ZERO
9D010150  8FAB0018   LW T3, 24(SP)
9D010154  0B400176   J .L116
9D010158  8FAE0014   LW T6, 20(SP)
9D01015C  7C023004   INS V0, ZERO, 0, 7
9D010160  35290020   ORI T1, T1, 32
9D010164  7C022420   SEB A0, V0
9D010168  7C094C20   SEB T1, T1
9D01016C  8FAB0018   LW T3, 24(SP)
9D010170  0B400176   J .L116
9D010174  8FAE0014   LW T6, 20(SP)
9D010178  2406FF80   ADDIU A2, ZERO, -128
9D01017C  00462024   AND A0, V0, A2
9D010180  35290020   ORI T1, T1, 32
2283:                         OPCODE_END
9D0052B0  18802BA1   BLEZ A0, 0x9D010138
9D0052B4  AE0F0054   SW T7, 84(S0)
9D0052CC  26520003   ADDIU S2, S2, 3
9D0052D4  90840000   LBU A0, 0(A0)
9D0052D8  00042080   SLL A0, A0, 2
9D0052DC  02E42021   ADDU A0, S7, A0
9D0052E0  8C840000   LW A0, 0(A0)
2284:                
2285:                      OPCODE_BEGIN(E0)  /* CPX #$nn */
2286:                         CPX(2, IMMEDIATE_BYTE);
9D003140  90420000   LBU V0, 0(V0)
9D003144  8E0F0054   LW T7, 84(S0)
9D003148  8F84807C   LW A0, -32644(GP)
9D00314C  2484FFFE   ADDIU A0, A0, -2
9D003150  01421023   SUBU V0, T2, V0
9D003154  7C490200   EXT T1, V0, 8, 1
9D003158  25EF0002   ADDIU T7, T7, 2
9D00315C  26530001   ADDIU S3, S2, 1
9D003160  39290001   XORI T1, T1, 1
9D003164  304200FF   ANDI V0, V0, 255
9D003168  AF84807C   SW A0, -32644(GP)
9D0031A0  00800008   JR A0
9D0031A4  00403821   ADDU A3, V0, ZERO
9D010418  00403821   ADDU A3, V0, ZERO
9D01041C  8FAB0018   LW T3, 24(SP)
9D010420  0B400176   J .L116
9D010424  8FAE0014   LW T6, 20(SP)
9D010428  7C023004   INS V0, ZERO, 0, 7
9D01042C  35290020   ORI T1, T1, 32
9D010430  7C022420   SEB A0, V0
9D010434  7C094C20   SEB T1, T1
2287:                         OPCODE_END
9D00316C  188034A5   BLEZ A0, 0x9D010404
9D003170  AE0F0054   SW T7, 84(S0)
9D003188  26520002   ADDIU S2, S2, 2
9D003190  90840000   LBU A0, 0(A0)
9D003194  00042080   SLL A0, A0, 2
9D003198  02E42021   ADDU A0, S7, A0
9D00319C  8C840000   LW A0, 0(A0)
2288:                
2289:                      OPCODE_BEGIN(E1)  /* SBC ($nn,X) */
2290:                         SBC(6, INDIR_X_BYTE);
9D0031C4  90420000   LBU V0, 0(V0)
9D0031C8  01421021   ADDU V0, T2, V0
9D003258  39220001   XORI V0, T1, 1
9D00325C  00642823   SUBU A1, V1, A0
9D003260  304200FF   ANDI V0, V0, 255
9D003264  00A22823   SUBU A1, A1, V0
9D003268  8E0F0054   LW T7, 84(S0)
9D00326C  30A200FF   ANDI V0, A1, 255
9D003270  00832026   XOR A0, A0, V1
9D003274  240BFF80   ADDIU T3, ZERO, -128
9D003278  008B6824   AND T5, A0, T3
9D00327C  00431826   XOR V1, V0, V1
9D003280  01A36824   AND T5, T5, V1
9D003284  38A50100   XORI A1, A1, 256
9D003288  8F83807C   LW V1, -32644(GP)
9D00328C  2463FFFA   ADDIU V1, V1, -6
9D003290  25EF0006   ADDIU T7, T7, 6
9D003294  31AD00FF   ANDI T5, T5, 255
9D003298  7CA90200   EXT T1, A1, 8, 1
9D00329C  AF83807C   SW V1, -32644(GP)
9D0032BC  00401821   ADDU V1, V0, ZERO
9D0032D8  00800008   JR A0
9D0032DC  00403821   ADDU A3, V0, ZERO
9D00FE60  00401821   ADDU V1, V0, ZERO
9D00FE64  7C042420   SEB A0, A0
9D00FE68  7C094C20   SEB T1, T1
9D00FE6C  00403821   ADDU A3, V0, ZERO
9D00FE70  8FAB0018   LW T3, 24(SP)
9D00FE74  0B400176   J .L116
9D00FE78  8FAE0014   LW T6, 20(SP)
9D00FE7C  7C023004   INS V0, ZERO, 0, 7
9D00FE80  35290020   ORI T1, T1, 32
9D00FE84  7C022420   SEB A0, V0
9D00FE88  7C094C20   SEB T1, T1
9D00FE8C  8FAB0018   LW T3, 24(SP)
9D00FE90  0B400176   J .L116
9D00FE94  8FAE0014   LW T6, 20(SP)
9D00FE98  7C023004   INS V0, ZERO, 0, 7
9D00FE9C  35290020   ORI T1, T1, 32
9D00FEA0  7C022420   SEB A0, V0
9D00FEA4  7C094C20   SEB T1, T1
9D00FEA8  8FAB0018   LW T3, 24(SP)
9D00FEAC  0B400176   J .L116
9D00FEB0  8FAE0014   LW T6, 20(SP)
9D00FEB4  240BFF80   ADDIU T3, ZERO, -128
9D00FEB8  004B2024   AND A0, V0, T3
9D00FEBC  35290020   ORI T1, T1, 32
2291:                         OPCODE_END
9D0032A0  186032ED   BLEZ V1, 0x9D00FE58
9D0032A4  AE0F0054   SW T7, 84(S0)
9D0032C4  90840000   LBU A0, 0(A0)
9D0032C8  26520002   ADDIU S2, S2, 2
9D0032CC  00042080   SLL A0, A0, 2
9D0032D0  02E42021   ADDU A0, S7, A0
9D0032D4  8C840000   LW A0, 0(A0)
2292:                
2293:                      OPCODE_BEGIN(E3)  /* ISB ($nn,X) */
2294:                         ISB(8, INDIR_X, mem_writebyte, addr);
9D0032FC  90420000   LBU V0, 0(V0)
9D003300  01421021   ADDU V0, T2, V0
9D003394  24420001   ADDIU V0, V0, 1
9D003398  304F00FF   ANDI T7, V0, 255
9D0033F0  39220001   XORI V0, T1, 1
9D0033F4  006F2023   SUBU A0, V1, T7
9D0033F8  304200FF   ANDI V0, V0, 255
9D0033FC  00822023   SUBU A0, A0, V0
9D003400  8E050054   LW A1, 84(S0)
9D003404  308200FF   ANDI V0, A0, 255
9D003408  01E36826   XOR T5, T7, V1
9D00340C  7C0D3004   INS T5, ZERO, 0, 7
9D003410  00431826   XOR V1, V0, V1
9D003414  01A36824   AND T5, T5, V1
9D003418  38840100   XORI A0, A0, 256
9D00341C  8F83807C   LW V1, -32644(GP)
9D003420  2463FFF8   ADDIU V1, V1, -8
9D003424  24AF0008   ADDIU T7, A1, 8
9D003428  31AD00FF   ANDI T5, T5, 255
9D00342C  7C890200   EXT T1, A0, 8, 1
9D003430  AF83807C   SW V1, -32644(GP)
9D003450  00401821   ADDU V1, V0, ZERO
9D00346C  00800008   JR A0
9D003470  00403821   ADDU A3, V0, ZERO
9D00C638  908F0000   LBU T7, 0(A0)
9D00C63C  25EF0001   ADDIU T7, T7, 1
9D00C640  31EF00FF   ANDI T7, T7, 255
9D00FFA8  00401821   ADDU V1, V0, ZERO
9D00FFAC  7C042420   SEB A0, A0
9D00FFB0  7C094C20   SEB T1, T1
9D00FFB4  00403821   ADDU A3, V0, ZERO
9D00FFB8  8FAB0018   LW T3, 24(SP)
9D00FFBC  0B400176   J .L116
9D00FFC0  8FAE0014   LW T6, 20(SP)
2295:                         OPCODE_END
9D003434  186032D9   BLEZ V1, 0x9D00FF9C
9D003438  AE0F0054   SW T7, 84(S0)
9D003458  90840000   LBU A0, 0(A0)
9D00345C  26520002   ADDIU S2, S2, 2
9D003460  00042080   SLL A0, A0, 2
9D003464  02E42021   ADDU A0, S7, A0
9D003468  8C840000   LW A0, 0(A0)
2296:                
2297:                      OPCODE_BEGIN(E4)  /* CPX $nn */
2298:                         CPX(3, ZERO_PAGE_BYTE);
9D00348C  90420000   LBU V0, 0(V0)
9D003490  8E0F0054   LW T7, 84(S0)
9D003494  8F848078   LW A0, -32648(GP)
9D003498  00821021   ADDU V0, A0, V0
9D00349C  90420000   LBU V0, 0(V0)
9D0034A0  8F84807C   LW A0, -32644(GP)
9D0034A4  2484FFFD   ADDIU A0, A0, -3
9D0034A8  25EF0003   ADDIU T7, T7, 3
9D0034AC  01421023   SUBU V0, T2, V0
9D0034B0  7C490200   EXT T1, V0, 8, 1
9D0034B4  26530001   ADDIU S3, S2, 1
9D0034B8  39290001   XORI T1, T1, 1
9D0034BC  304200FF   ANDI V0, V0, 255
9D0034C0  AF84807C   SW A0, -32644(GP)
9D0034F8  00800008   JR A0
9D0034FC  00403821   ADDU A3, V0, ZERO
9D010A78  00403821   ADDU A3, V0, ZERO
9D010A7C  8FAB0018   LW T3, 24(SP)
9D010A80  0B400176   J .L116
9D010A84  8FAE0014   LW T6, 20(SP)
9D010A88  35290020   ORI T1, T1, 32
2299:                         OPCODE_END
9D0034C4  18803567   BLEZ A0, 0x9D010A64
9D0034C8  AE0F0054   SW T7, 84(S0)
9D0034E0  26520002   ADDIU S2, S2, 2
9D0034E8  90840000   LBU A0, 0(A0)
9D0034EC  00042080   SLL A0, A0, 2
9D0034F0  02E42021   ADDU A0, S7, A0
9D0034F4  8C840000   LW A0, 0(A0)
2300:                
2301:                      OPCODE_BEGIN(E5)  /* SBC $nn */
2302:                         SBC(3, ZERO_PAGE_BYTE);
9D0027A4  90440000   LBU A0, 0(V0)
9D0027A8  39220001   XORI V0, T1, 1
9D0027AC  304200FF   ANDI V0, V0, 255
9D0027B0  8F858078   LW A1, -32648(GP)
9D0027B4  00A42021   ADDU A0, A1, A0
9D0027B8  90850000   LBU A1, 0(A0)
9D0027BC  8E0F0054   LW T7, 84(S0)
9D0027C0  00652023   SUBU A0, V1, A1
9D0027C4  00822023   SUBU A0, A0, V0
9D0027C8  308200FF   ANDI V0, A0, 255
9D0027CC  00A32826   XOR A1, A1, V1
9D0027D0  2406FF80   ADDIU A2, ZERO, -128
9D0027D4  00A66824   AND T5, A1, A2
9D0027D8  00431826   XOR V1, V0, V1
9D0027DC  01A36824   AND T5, T5, V1
9D0027E0  38840100   XORI A0, A0, 256
9D0027E4  8F83807C   LW V1, -32644(GP)
9D0027E8  2463FFFD   ADDIU V1, V1, -3
9D0027EC  25EF0003   ADDIU T7, T7, 3
9D0027F0  26530001   ADDIU S3, S2, 1
9D0027F4  31AD00FF   ANDI T5, T5, 255
9D0027F8  7C890200   EXT T1, A0, 8, 1
9D0027FC  AF83807C   SW V1, -32644(GP)
9D00281C  00401821   ADDU V1, V0, ZERO
9D002838  00800008   JR A0
9D00283C  00403821   ADDU A3, V0, ZERO
9D00FCB0  00401821   ADDU V1, V0, ZERO
9D00FCB4  7C042420   SEB A0, A0
9D00FCB8  7C094C20   SEB T1, T1
9D00FCBC  00403821   ADDU A3, V0, ZERO
9D00FCC0  8FAB0018   LW T3, 24(SP)
9D00FCC4  0B400176   J .L116
9D00FCC8  8FAE0014   LW T6, 20(SP)
9D00FCCC  2405FF80   ADDIU A1, ZERO, -128
9D00FCD0  00452024   AND A0, V0, A1
9D00FCD4  35290020   ORI T1, T1, 32
2303:                         OPCODE_END
9D002800  18603529   BLEZ V1, 0x9D00FCA8
9D002804  AE0F0054   SW T7, 84(S0)
9D002824  90840000   LBU A0, 0(A0)
9D002828  26520002   ADDIU S2, S2, 2
9D00282C  00042080   SLL A0, A0, 2
9D002830  02E42021   ADDU A0, S7, A0
9D002834  8C840000   LW A0, 0(A0)
2304:                
2305:                      OPCODE_BEGIN(E6)  /* INC $nn */
2306:                         INC(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D002858  90420000   LBU V0, 0(V0)
9D00285C  8E0F0054   LW T7, 84(S0)
9D002860  8F858078   LW A1, -32648(GP)
9D002864  00A22821   ADDU A1, A1, V0
9D002868  90A20000   LBU V0, 0(A1)
9D00286C  8F84807C   LW A0, -32644(GP)
9D002870  2484FFFB   ADDIU A0, A0, -5
9D002874  25EF0005   ADDIU T7, T7, 5
9D002878  24420001   ADDIU V0, V0, 1
9D00287C  304200FF   ANDI V0, V0, 255
9D002880  26530001   ADDIU S3, S2, 1
9D002884  A0A20000   SB V0, 0(A1)
9D002888  AF84807C   SW A0, -32644(GP)
9D0028C0  00800008   JR A0
9D0028C4  00403821   ADDU A3, V0, ZERO
9D00F770  00403821   ADDU A3, V0, ZERO
9D00F774  8FAB0018   LW T3, 24(SP)
9D00F778  0B400176   J .L116
9D00F77C  8FAE0014   LW T6, 20(SP)
9D00F780  2405FF80   ADDIU A1, ZERO, -128
9D00F784  00452024   AND A0, V0, A1
9D00F788  35290020   ORI T1, T1, 32
9D00F78C  7C042420   SEB A0, A0
9D00F790  7C094C20   SEB T1, T1
2307:                         OPCODE_END
9D00288C  188033B3   BLEZ A0, 0x9D00F75C
9D002890  AE0F0054   SW T7, 84(S0)
9D0028A8  26520002   ADDIU S2, S2, 2
9D0028B0  90840000   LBU A0, 0(A0)
9D0028B4  00042080   SLL A0, A0, 2
9D0028B8  02E42021   ADDU A0, S7, A0
9D0028BC  8C840000   LW A0, 0(A0)
2308:                
2309:                      OPCODE_BEGIN(E7)  /* ISB $nn */
2310:                         ISB(5, ZERO_PAGE, ZP_WRITEBYTE, baddr);
9D000AA0  90440000   LBU A0, 0(V0)
9D000AA4  39220001   XORI V0, T1, 1
9D000AA8  304200FF   ANDI V0, V0, 255
9D000AAC  8F858078   LW A1, -32648(GP)
9D000AB0  00A42821   ADDU A1, A1, A0
9D000AB4  90A40000   LBU A0, 0(A1)
9D000AB8  8E0F0054   LW T7, 84(S0)
9D000ABC  24840001   ADDIU A0, A0, 1
9D000AC0  308400FF   ANDI A0, A0, 255
9D000AC4  00643823   SUBU A3, V1, A0
9D000AC8  00E23823   SUBU A3, A3, V0
9D000ACC  30E200FF   ANDI V0, A3, 255
9D000AD0  00836826   XOR T5, A0, V1
9D000AD4  7C0D3004   INS T5, ZERO, 0, 7
9D000AD8  00431826   XOR V1, V0, V1
9D000ADC  01A36824   AND T5, T5, V1
9D000AE0  38E70100   XORI A3, A3, 256
9D000AE4  8F83807C   LW V1, -32644(GP)
9D000AE8  2463FFFB   ADDIU V1, V1, -5
9D000AEC  25EF0005   ADDIU T7, T7, 5
9D000AF0  26530001   ADDIU S3, S2, 1
9D000AF4  A0A40000   SB A0, 0(A1)
9D000AF8  31AD00FF   ANDI T5, T5, 255
9D000AFC  7CE90200   EXT T1, A3, 8, 1
9D000B00  AF83807C   SW V1, -32644(GP)
9D000B20  00401821   ADDU V1, V0, ZERO
9D000B3C  00800008   JR A0
9D000B40  00403821   ADDU A3, V0, ZERO
9D00F634  00401821   ADDU V1, V0, ZERO
9D00F638  7C042420   SEB A0, A0
9D00F63C  7C094C20   SEB T1, T1
9D00F640  00403821   ADDU A3, V0, ZERO
9D00F644  8FAB0018   LW T3, 24(SP)
9D00F648  0B400176   J .L116
9D00F64C  8FAE0014   LW T6, 20(SP)
9D00F650  240EFF80   ADDIU T6, ZERO, -128
9D00F654  004E2024   AND A0, V0, T6
9D00F658  35290020   ORI T1, T1, 32
2311:                         OPCODE_END
9D000B04  18603AC8   BLEZ V1, 0x9D00F628
9D000B08  AE0F0054   SW T7, 84(S0)
9D000B28  90840000   LBU A0, 0(A0)
9D000B2C  26520002   ADDIU S2, S2, 2
9D000B30  00042080   SLL A0, A0, 2
9D000B34  02E42021   ADDU A0, S7, A0
9D000B38  8C840000   LW A0, 0(A0)
2312:                
2313:                      OPCODE_BEGIN(E8)  /* INX */
2314:                         INX();
9D000CB4  8E0F0054   LW T7, 84(S0)
9D000CB8  25420001   ADDIU V0, T2, 1
9D000CBC  8F84807C   LW A0, -32644(GP)
9D000CC0  2484FFFE   ADDIU A0, A0, -2
9D000CC4  25EF0002   ADDIU T7, T7, 2
9D000CC8  304200FF   ANDI V0, V0, 255
9D000CCC  AF84807C   SW A0, -32644(GP)
9D000CEC  00405021   ADDU T2, V0, ZERO
9D000D08  00800008   JR A0
9D000D0C  00403821   ADDU A3, V0, ZERO
9D00F65C  00405021   ADDU T2, V0, ZERO
9D00F660  7C042420   SEB A0, A0
9D00F664  7C094C20   SEB T1, T1
9D00F66C  00403821   ADDU A3, V0, ZERO
9D00F670  8FAB0018   LW T3, 24(SP)
9D00F674  0B400176   J .L116
9D00F678  8FAE0014   LW T6, 20(SP)
9D00F67C  00462024   AND A0, V0, A2
9D00F680  35290020   ORI T1, T1, 32
2315:                         OPCODE_END
9D000CD0  18803A5F   BLEZ A0, 0x9D00F650
9D000CD4  AE0F0054   SW T7, 84(S0)
9D000CF4  90840000   LBU A0, 0(A0)
9D000CF8  26520001   ADDIU S2, S2, 1
9D000CFC  00042080   SLL A0, A0, 2
9D000D00  02E42021   ADDU A0, S7, A0
9D000D04  8C840000   LW A0, 0(A0)
9D00F668  02409821   ADDU S3, S2, ZERO
2316:                
2317:                      OPCODE_BEGIN(E9)  /* SBC #$nn */
2318:                      OPCODE_BEGIN(EB)  /* USBC #$nn */
2319:                         SBC(2, IMMEDIATE_BYTE);
9D0008F4  39220001   XORI V0, T1, 1
9D000900  304200FF   ANDI V0, V0, 255
9D000904  00652023   SUBU A0, V1, A1
9D000908  00822023   SUBU A0, A0, V0
9D00090C  8E0F0054   LW T7, 84(S0)
9D000910  308200FF   ANDI V0, A0, 255
9D000914  00A32826   XOR A1, A1, V1
9D000918  2406FF80   ADDIU A2, ZERO, -128
9D00091C  00A66824   AND T5, A1, A2
9D000920  00431826   XOR V1, V0, V1
9D000924  01A36824   AND T5, T5, V1
9D000928  38840100   XORI A0, A0, 256
9D00092C  8F83807C   LW V1, -32644(GP)
9D000930  2463FFFE   ADDIU V1, V1, -2
9D000934  25EF0002   ADDIU T7, T7, 2
9D000938  26530001   ADDIU S3, S2, 1
9D00093C  31AD00FF   ANDI T5, T5, 255
9D000940  7C890200   EXT T1, A0, 8, 1
9D000944  AF83807C   SW V1, -32644(GP)
9D000964  00401821   ADDU V1, V0, ZERO
9D000980  00800008   JR A0
9D000984  00403821   ADDU A3, V0, ZERO
9D00F1A8  00401821   ADDU V1, V0, ZERO
9D00F1AC  7C042420   SEB A0, A0
9D00F1B0  7C094C20   SEB T1, T1
9D00F1B4  00403821   ADDU A3, V0, ZERO
9D00F1B8  8FAB0018   LW T3, 24(SP)
9D00F1BC  0B400176   J .L116
9D00F1C0  8FAE0014   LW T6, 20(SP)
9D00F1C4  7C023004   INS V0, ZERO, 0, 7
9D00F1C8  35290020   ORI T1, T1, 32
9D00F1CC  7C022420   SEB A0, V0
9D00F1D0  7C094C20   SEB T1, T1
9D00F1D4  8FAB0018   LW T3, 24(SP)
9D00F1D8  0B400176   J .L116
9D00F1DC  8FAE0014   LW T6, 20(SP)
9D00F1E0  2405FF80   ADDIU A1, ZERO, -128
9D00F1E4  00452024   AND A0, V0, A1
9D00F1E8  35290020   ORI T1, T1, 32
2320:                         OPCODE_END
9D000948  18603A15   BLEZ V1, 0x9D00F1A0
9D00094C  AE0F0054   SW T7, 84(S0)
9D00096C  90840000   LBU A0, 0(A0)
9D000970  26520002   ADDIU S2, S2, 2
9D000974  00042080   SLL A0, A0, 2
9D000978  02E42021   ADDU A0, S7, A0
9D00097C  8C840000   LW A0, 0(A0)
2321:                
2322:                      OPCODE_BEGIN(EA)  /* NOP */
2323:                         NOP();
9D000BCC  8E0F0054   LW T7, 84(S0)
9D000BD0  8F84807C   LW A0, -32644(GP)
9D000BD4  2484FFFE   ADDIU A0, A0, -2
9D000BD8  25EF0002   ADDIU T7, T7, 2
9D000BDC  AF84807C   SW A0, -32644(GP)
2324:                         OPCODE_END
9D000BE0  18803A89   BLEZ A0, 0x9D00F608
9D000BE4  AE0F0054   SW T7, 84(S0)
9D000C00  90840000   LBU A0, 0(A0)
9D000C04  00042080   SLL A0, A0, 2
9D000C08  02E42021   ADDU A0, S7, A0
9D000C0C  8C840000   LW A0, 0(A0)
9D00F618  02409821   ADDU S3, S2, ZERO
9D00F61C  8FAB0018   LW T3, 24(SP)
9D00F620  0B400176   J .L116
9D00F624  8FAE0014   LW T6, 20(SP)
9D00F628  240BFF80   ADDIU T3, ZERO, -128
9D00F62C  004B2024   AND A0, V0, T3
9D00F630  35290020   ORI T1, T1, 32
2325:                
2326:                      OPCODE_BEGIN(EC)  /* CPX $nnnn */
2327:                         CPX(4, ABSOLUTE_BYTE);
9D000DB8  8E0F0054   LW T7, 84(S0)
9D000DBC  01421023   SUBU V0, T2, V0
9D000DC0  7C490200   EXT T1, V0, 8, 1
9D000DC4  8F84807C   LW A0, -32644(GP)
9D000DC8  2484FFFC   ADDIU A0, A0, -4
9D000DCC  25EF0004   ADDIU T7, T7, 4
9D000DD0  39290001   XORI T1, T1, 1
9D000DD4  304200FF   ANDI V0, V0, 255
9D000DD8  AF84807C   SW A0, -32644(GP)
9D000E10  00800008   JR A0
9D000E14  00403821   ADDU A3, V0, ZERO
9D0105EC  00403821   ADDU A3, V0, ZERO
9D0105F0  8FAB0018   LW T3, 24(SP)
9D0105F4  0B400176   J .L116
9D0105F8  8FAE0014   LW T6, 20(SP)
9D0105FC  240BFF80   ADDIU T3, ZERO, -128
9D010600  004B2024   AND A0, V0, T3
9D010604  35290020   ORI T1, T1, 32
2328:                         OPCODE_END
9D000DDC  18803DFE   BLEZ A0, 0x9D0105D8
9D000DE0  AE0F0054   SW T7, 84(S0)
9D000DF8  26520003   ADDIU S2, S2, 3
9D000E00  90840000   LBU A0, 0(A0)
9D000E04  00042080   SLL A0, A0, 2
9D000E08  02E42021   ADDU A0, S7, A0
9D000E0C  8C840000   LW A0, 0(A0)
2329:                
2330:                      OPCODE_BEGIN(ED)  /* SBC $nnnn */
2331:                         SBC(4, ABSOLUTE_BYTE);
9D000EC0  39220001   XORI V0, T1, 1
9D000EC4  00642823   SUBU A1, V1, A0
9D000EC8  304200FF   ANDI V0, V0, 255
9D000ECC  00A22823   SUBU A1, A1, V0
9D000ED0  8E0F0054   LW T7, 84(S0)
9D000ED4  30A200FF   ANDI V0, A1, 255
9D000ED8  00832026   XOR A0, A0, V1
9D000EDC  2406FF80   ADDIU A2, ZERO, -128
9D000EE0  00866824   AND T5, A0, A2
9D000EE4  00431826   XOR V1, V0, V1
9D000EE8  01A36824   AND T5, T5, V1
9D000EEC  38A50100   XORI A1, A1, 256
9D000EF0  8F83807C   LW V1, -32644(GP)
9D000EF4  2463FFFC   ADDIU V1, V1, -4
9D000EF8  25EF0004   ADDIU T7, T7, 4
9D000EFC  31AD00FF   ANDI T5, T5, 255
9D000F00  7CA90200   EXT T1, A1, 8, 1
9D000F04  AF83807C   SW V1, -32644(GP)
9D000F24  00401821   ADDU V1, V0, ZERO
9D000F40  00800008   JR A0
9D000F44  00403821   ADDU A3, V0, ZERO
9D010A2C  00401821   ADDU V1, V0, ZERO
9D010A30  7C042420   SEB A0, A0
9D010A34  7C094C20   SEB T1, T1
9D010A38  00403821   ADDU A3, V0, ZERO
9D010A3C  8FAB0018   LW T3, 24(SP)
9D010A40  0B400176   J .L116
9D010A44  8FAE0014   LW T6, 20(SP)
9D010A48  7C023004   INS V0, ZERO, 0, 7
9D010A4C  35290020   ORI T1, T1, 32
9D010A50  7C022420   SEB A0, V0
9D010A54  7C094C20   SEB T1, T1
9D010A58  8FAB0018   LW T3, 24(SP)
9D010A5C  0B400176   J .L116
9D010A60  8FAE0014   LW T6, 20(SP)
9D010A64  2405FF80   ADDIU A1, ZERO, -128
9D010A68  00452024   AND A0, V0, A1
9D010A6C  35290020   ORI T1, T1, 32
9D010A70  7C042420   SEB A0, A0
9D010A74  7C094C20   SEB T1, T1
2332:                         OPCODE_END
9D000F08  18603EC6   BLEZ V1, 0x9D010A24
9D000F0C  AE0F0054   SW T7, 84(S0)
9D000F2C  90840000   LBU A0, 0(A0)
9D000F30  26520003   ADDIU S2, S2, 3
9D000F34  00042080   SLL A0, A0, 2
9D000F38  02E42021   ADDU A0, S7, A0
9D000F3C  8C840000   LW A0, 0(A0)
2333:                
2334:                      OPCODE_BEGIN(EE)  /* INC $nnnn */
2335:                         INC(6, ABSOLUTE, mem_writebyte, addr);
9D000FF4  24420001   ADDIU V0, V0, 1
9D00104C  8E0F0054   LW T7, 84(S0)
9D001050  8F84807C   LW A0, -32644(GP)
9D001054  2484FFFA   ADDIU A0, A0, -6
9D001058  25EF0006   ADDIU T7, T7, 6
9D00105C  AF84807C   SW A0, -32644(GP)
9D00C948  91E20000   LBU V0, 0(T7)
9D00C94C  24420001   ADDIU V0, V0, 1
9D00C950  304200FF   ANDI V0, V0, 255
2336:                         OPCODE_END
9D001060  18803A43   BLEZ A0, 0x9D00F970
9D001064  AE0F0054   SW T7, 84(S0)
9D00107C  26520003   ADDIU S2, S2, 3
9D001084  90840000   LBU A0, 0(A0)
9D001088  00042080   SLL A0, A0, 2
9D00108C  02E42021   ADDU A0, S7, A0
9D001090  8C840000   LW A0, 0(A0)
9D001094  00800008   JR A0
9D001098  00403821   ADDU A3, V0, ZERO
9D00F984  00403821   ADDU A3, V0, ZERO
9D00F988  8FAB0018   LW T3, 24(SP)
9D00F98C  0B400176   J .L116
9D00F990  8FAE0014   LW T6, 20(SP)
9D00F994  2405FF80   ADDIU A1, ZERO, -128
9D00F998  00452024   AND A0, V0, A1
9D00F99C  35290020   ORI T1, T1, 32
2337:                
2338:                      OPCODE_BEGIN(EF)  /* ISB $nnnn */
2339:                         ISB(6, ABSOLUTE, mem_writebyte, addr);
9D00A9C0  24420001   ADDIU V0, V0, 1
9D00A9C4  304F00FF   ANDI T7, V0, 255
9D00AA1C  39220001   XORI V0, T1, 1
9D00AA20  006F2023   SUBU A0, V1, T7
9D00AA24  304200FF   ANDI V0, V0, 255
9D00AA28  00822023   SUBU A0, A0, V0
9D00AA2C  8E050054   LW A1, 84(S0)
9D00AA30  308200FF   ANDI V0, A0, 255
9D00AA34  01E36826   XOR T5, T7, V1
9D00AA38  7C0D3004   INS T5, ZERO, 0, 7
9D00AA3C  00431826   XOR V1, V0, V1
9D00AA40  01A36824   AND T5, T5, V1
9D00AA44  38840100   XORI A0, A0, 256
9D00AA48  8F83807C   LW V1, -32644(GP)
9D00AA4C  2463FFFA   ADDIU V1, V1, -6
9D00AA50  24AF0006   ADDIU T7, A1, 6
9D00AA54  31AD00FF   ANDI T5, T5, 255
9D00AA58  7C890200   EXT T1, A0, 8, 1
9D00AA5C  AF83807C   SW V1, -32644(GP)
9D00AA7C  00401821   ADDU V1, V0, ZERO
9D00AA98  00800008   JR A0
9D00AA9C  00403821   ADDU A3, V0, ZERO
9D00C68C  91AF0000   LBU T7, 0(T5)
9D00C690  25EF0001   ADDIU T7, T7, 1
9D00C694  31EF00FF   ANDI T7, T7, 255
9D0103E8  00401821   ADDU V1, V0, ZERO
9D0103EC  7C042420   SEB A0, A0
9D0103F0  7C094C20   SEB T1, T1
9D0103F4  00403821   ADDU A3, V0, ZERO
9D0103F8  8FAB0018   LW T3, 24(SP)
9D0103FC  0B400176   J .L116
9D010400  8FAE0014   LW T6, 20(SP)
9D010404  2406FF80   ADDIU A2, ZERO, -128
9D010408  00462024   AND A0, V0, A2
9D01040C  35290020   ORI T1, T1, 32
9D010410  7C042420   SEB A0, A0
9D010414  7C094C20   SEB T1, T1
2340:                         OPCODE_END
9D00AA60  1860165E   BLEZ V1, 0x9D0103DC
9D00AA64  AE0F0054   SW T7, 84(S0)
9D00AA84  90840000   LBU A0, 0(A0)
9D00AA88  26520003   ADDIU S2, S2, 3
9D00AA8C  00042080   SLL A0, A0, 2
9D00AA90  02E42021   ADDU A0, S7, A0
9D00AA94  8C840000   LW A0, 0(A0)
2341:                
2342:                      OPCODE_BEGIN(F0)  /* BEQ $nnnn */
2343:                         BEQ();
9D00A728  54E007A1   BNEL A3, ZERO, 0x9D00C5B0
9D00A72C  8E0F0054   LW T7, 84(S0)
9D00A744  26520001   ADDIU S2, S2, 1
9D00A74C  80930000   LB S3, 0(A0)
9D00A750  324400FF   ANDI A0, S2, 255
9D00A754  02642021   ADDU A0, S3, A0
9D00A758  30840100   ANDI A0, A0, 256
9D00A75C  148009F5   BNE A0, ZERO, 0x9D00CF34
9D00A760  8EAF0054   LW T7, 84(S5)
9D00A764  8F84807C   LW A0, -32644(GP)
9D00A768  2484FFFD   ADDIU A0, A0, -3
9D00A76C  25EF0003   ADDIU T7, T7, 3
9D00A770  AF84807C   SW A0, -32644(GP)
9D00A774  AE0F0054   SW T7, 84(S0)
9D00A778  02729821   ADDU S3, S3, S2
9D00C5B0  26530001   ADDIU S3, S2, 1
9D00C5B4  8F84807C   LW A0, -32644(GP)
9D00C5B8  2484FFFE   ADDIU A0, A0, -2
9D00C5BC  25EF0002   ADDIU T7, T7, 2
9D00C5C0  AF84807C   SW A0, -32644(GP)
9D00C5C4  0B4029DF   J 0x9D00A77C
9D00C5C8  AE0F0054   SW T7, 84(S0)
9D00CF34  8F84807C   LW A0, -32644(GP)
9D00CF38  2484FFFF   ADDIU A0, A0, -1
9D00CF3C  0B4029DA   J 0x9D00A768
9D00CF40  25EF0001   ADDIU T7, T7, 1
2344:                         OPCODE_END
9D00A77C  58801320   BLEZL A0, 0x9D00F400
9D00A780  7C023004   INS V0, ZERO, 0, 7
9D00A79C  90840000   LBU A0, 0(A0)
9D00A7A0  00042080   SLL A0, A0, 2
9D00A7A4  02E42021   ADDU A0, S7, A0
9D00A7A8  8C840000   LW A0, 0(A0)
9D00A7AC  00800008   JR A0
9D00A7B0  26720001   ADDIU S2, S3, 1
2345:                
2346:                      OPCODE_BEGIN(F1)  /* SBC ($nn),Y */
2347:                         SBC(5, INDIR_Y_BYTE_READ);
9D00A7E8  00F43821   ADDU A3, A3, S4
9D00A7EC  30E4FFFF   ANDI A0, A3, -1
9D00A7F0  308200FF   ANDI V0, A0, 255
9D00A7F4  0054102B   SLTU V0, V0, S4
9D00A7F8  10400007   BEQ V0, ZERO, .LBB5484
9D00A7FC  26530001   ADDIU S3, S2, 1
9D00A800  8EA20054   LW V0, 84(S5)
9D00A804  8F8D807C   LW T5, -32644(GP)
9D00A808  25ADFFFF   ADDIU T5, T5, -1
9D00A80C  24420001   ADDIU V0, V0, 1
9D00A810  AF8D807C   SW T5, -32644(GP)
9D00A814  AEA20054   SW V0, 84(S5)
9D00A88C  39220001   XORI V0, T1, 1
9D00A890  00642823   SUBU A1, V1, A0
9D00A894  304200FF   ANDI V0, V0, 255
9D00A898  00A22823   SUBU A1, A1, V0
9D00A89C  8E0F0054   LW T7, 84(S0)
9D00A8A0  30A200FF   ANDI V0, A1, 255
9D00A8A4  00832026   XOR A0, A0, V1
9D00A8A8  2406FF80   ADDIU A2, ZERO, -128
9D00A8AC  00866824   AND T5, A0, A2
9D00A8B0  00431826   XOR V1, V0, V1
9D00A8B4  01A36824   AND T5, T5, V1
9D00A8B8  38A50100   XORI A1, A1, 256
9D00A8BC  8F83807C   LW V1, -32644(GP)
9D00A8C0  2463FFFB   ADDIU V1, V1, -5
9D00A8C4  25EF0005   ADDIU T7, T7, 5
9D00A8C8  31AD00FF   ANDI T5, T5, 255
9D00A8CC  7CA90200   EXT T1, A1, 8, 1
9D00A8D0  AF83807C   SW V1, -32644(GP)
9D00A8F0  00401821   ADDU V1, V0, ZERO
9D00A90C  00800008   JR A0
9D00A910  00403821   ADDU A3, V0, ZERO
9D00F684  00401821   ADDU V1, V0, ZERO
9D00F688  7C042420   SEB A0, A0
9D00F68C  7C094C20   SEB T1, T1
9D00F690  00403821   ADDU A3, V0, ZERO
9D00F694  8FAB0018   LW T3, 24(SP)
9D00F698  0B400176   J .L116
9D00F69C  8FAE0014   LW T6, 20(SP)
9D00F6A0  2406FF80   ADDIU A2, ZERO, -128
9D00F6A4  00462024   AND A0, V0, A2
9D00F6A8  35290020   ORI T1, T1, 32
2348:                         OPCODE_END
9D00A8D4  18601369   BLEZ V1, 0x9D00F67C
9D00A8D8  AE0F0054   SW T7, 84(S0)
9D00A8F8  90840000   LBU A0, 0(A0)
9D00A8FC  26520002   ADDIU S2, S2, 2
9D00A900  00042080   SLL A0, A0, 2
9D00A904  02E42021   ADDU A0, S7, A0
9D00A908  8C840000   LW A0, 0(A0)
2349:                
2350:                      OPCODE_BEGIN(F3)  /* ISB ($nn),Y */
2351:                         ISB(8, INDIR_Y, mem_writebyte, addr);
9D005CC8  00B42821   ADDU A1, A1, S4
9D005CCC  30ADFFFF   ANDI T5, A1, -1
9D005D48  24420001   ADDIU V0, V0, 1
9D005D4C  304F00FF   ANDI T7, V0, 255
9D005DA4  39220001   XORI V0, T1, 1
9D005DA8  006F2023   SUBU A0, V1, T7
9D005DAC  304200FF   ANDI V0, V0, 255
9D005DB0  00822023   SUBU A0, A0, V0
9D005DB4  8E050054   LW A1, 84(S0)
9D005DB8  308200FF   ANDI V0, A0, 255
9D005DBC  01E36826   XOR T5, T7, V1
9D005DC0  7C0D3004   INS T5, ZERO, 0, 7
9D005DC4  00431826   XOR V1, V0, V1
9D005DC8  01A36824   AND T5, T5, V1
9D005DCC  38840100   XORI A0, A0, 256
9D005DD0  8F83807C   LW V1, -32644(GP)
9D005DD4  2463FFF8   ADDIU V1, V1, -8
9D005DD8  24AF0008   ADDIU T7, A1, 8
9D005DDC  31AD00FF   ANDI T5, T5, 255
9D005DE0  7C890200   EXT T1, A0, 8, 1
9D005DE4  AF83807C   SW V1, -32644(GP)
9D005E04  00401821   ADDU V1, V0, ZERO
9D005E20  00800008   JR A0
9D005E24  00403821   ADDU A3, V0, ZERO
9D00CDF0  908F0000   LBU T7, 0(A0)
9D00CDF4  25EF0001   ADDIU T7, T7, 1
9D00CDF8  31EF00FF   ANDI T7, T7, 255
9D00F87C  00401821   ADDU V1, V0, ZERO
9D00F880  7C042420   SEB A0, A0
9D00F884  7C094C20   SEB T1, T1
9D00F888  00403821   ADDU A3, V0, ZERO
9D00F88C  8FAB0018   LW T3, 24(SP)
9D00F890  0B400176   J .L116
9D00F894  8FAE0014   LW T6, 20(SP)
9D00F898  240EFF80   ADDIU T6, ZERO, -128
9D00F89C  004E2024   AND A0, V0, T6
9D00F8A0  35290020   ORI T1, T1, 32
9D00F8A4  7C042420   SEB A0, A0
9D00F8A8  7C094C20   SEB T1, T1
2352:                         OPCODE_END
9D005DE8  186026A1   BLEZ V1, 0x9D00F870
9D005DEC  AE0F0054   SW T7, 84(S0)
9D005E0C  90840000   LBU A0, 0(A0)
9D005E10  26520002   ADDIU S2, S2, 2
9D005E14  00042080   SLL A0, A0, 2
9D005E18  02E42021   ADDU A0, S7, A0
9D005E1C  8C840000   LW A0, 0(A0)
2353:                
2354:                      OPCODE_BEGIN(F5)  /* SBC $nn,X */
2355:                         SBC(4, ZP_IND_X_BYTE);
9D005E40  90440000   LBU A0, 0(V0)
9D005E44  39220001   XORI V0, T1, 1
9D005E48  304200FF   ANDI V0, V0, 255
9D005E4C  01442021   ADDU A0, T2, A0
9D005E50  308400FF   ANDI A0, A0, 255
9D005E54  8F858078   LW A1, -32648(GP)
9D005E58  00A42021   ADDU A0, A1, A0
9D005E5C  90850000   LBU A1, 0(A0)
9D005E60  8E0F0054   LW T7, 84(S0)
9D005E64  00652023   SUBU A0, V1, A1
9D005E68  00822023   SUBU A0, A0, V0
9D005E6C  308200FF   ANDI V0, A0, 255
9D005E70  00A32826   XOR A1, A1, V1
9D005E74  240EFF80   ADDIU T6, ZERO, -128
9D005E78  00AE6824   AND T5, A1, T6
9D005E7C  00431826   XOR V1, V0, V1
9D005E80  01A36824   AND T5, T5, V1
9D005E84  38840100   XORI A0, A0, 256
9D005E88  8F83807C   LW V1, -32644(GP)
9D005E8C  2463FFFC   ADDIU V1, V1, -4
9D005E90  25EF0004   ADDIU T7, T7, 4
9D005E94  26530001   ADDIU S3, S2, 1
9D005E98  31AD00FF   ANDI T5, T5, 255
9D005E9C  7C890200   EXT T1, A0, 8, 1
9D005EA0  AF83807C   SW V1, -32644(GP)
9D005EC0  00401821   ADDU V1, V0, ZERO
9D005EDC  00800008   JR A0
9D005EE0  00403821   ADDU A3, V0, ZERO
9D01028C  00401821   ADDU V1, V0, ZERO
9D010290  7C042420   SEB A0, A0
9D010294  7C094C20   SEB T1, T1
9D010298  00403821   ADDU A3, V0, ZERO
9D01029C  8FAB0018   LW T3, 24(SP)
9D0102A0  0B400176   J .L116
9D0102A4  8FAE0014   LW T6, 20(SP)
9D0102A8  2405FF80   ADDIU A1, ZERO, -128
9D0102AC  00452024   AND A0, V0, A1
9D0102B0  35290020   ORI T1, T1, 32
2356:                         OPCODE_END
9D005EA4  186028F7   BLEZ V1, 0x9D010284
9D005EA8  AE0F0054   SW T7, 84(S0)
9D005EC8  90840000   LBU A0, 0(A0)
9D005ECC  26520002   ADDIU S2, S2, 2
9D005ED0  00042080   SLL A0, A0, 2
9D005ED4  02E42021   ADDU A0, S7, A0
9D005ED8  8C840000   LW A0, 0(A0)
2357:                
2358:                      OPCODE_BEGIN(F6)  /* INC $nn,X */
2359:                         INC(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D00B938  90420000   LBU V0, 0(V0)
9D00B93C  8E0F0054   LW T7, 84(S0)
9D00B940  01421021   ADDU V0, T2, V0
9D00B944  304200FF   ANDI V0, V0, 255
9D00B948  8F858078   LW A1, -32648(GP)
9D00B94C  00A22821   ADDU A1, A1, V0
9D00B950  90A20000   LBU V0, 0(A1)
9D00B954  8F84807C   LW A0, -32644(GP)
9D00B958  2484FFFA   ADDIU A0, A0, -6
9D00B95C  25EF0006   ADDIU T7, T7, 6
9D00B960  24420001   ADDIU V0, V0, 1
9D00B964  304200FF   ANDI V0, V0, 255
9D00B968  26530001   ADDIU S3, S2, 1
9D00B96C  A0A20000   SB V0, 0(A1)
9D00B970  AF84807C   SW A0, -32644(GP)
9D00B9A8  00800008   JR A0
9D00B9AC  00403821   ADDU A3, V0, ZERO
9D010B50  00403821   ADDU A3, V0, ZERO
9D010B54  8FAB0018   LW T3, 24(SP)
9D010B58  0B400176   J .L116
9D010B5C  8FAE0014   LW T6, 20(SP)
9D010B60  7C023004   INS V0, ZERO, 0, 7
9D010B64  35290020   ORI T1, T1, 32
9D010B68  7C022420   SEB A0, V0
9D010B6C  7C094C20   SEB T1, T1
9D010B70  8FAB0018   LW T3, 24(SP)
9D010B74  0B400176   J .L116
9D010B78  8FAE0014   LW T6, 20(SP)
9D010B7C  7C023004   INS V0, ZERO, 0, 7
9D010B80  35290020   ORI T1, T1, 32
9D010B84  7C022420   SEB A0, V0
9D010B88  7C094C20   SEB T1, T1
9D010B8C  8FAB0018   LW T3, 24(SP)
9D010B90  0B400176   J .L116
9D010B94  8FAE0014   LW T6, 20(SP)
9D010B98  240EFF80   ADDIU T6, ZERO, -128
9D010B9C  004E2024   AND A0, V0, T6
9D010BA0  35290020   ORI T1, T1, 32
2360:                         OPCODE_END
9D00B974  18801471   BLEZ A0, 0x9D010B3C
9D00B978  AE0F0054   SW T7, 84(S0)
9D00B990  26520002   ADDIU S2, S2, 2
9D00B998  90840000   LBU A0, 0(A0)
9D00B99C  00042080   SLL A0, A0, 2
9D00B9A0  02E42021   ADDU A0, S7, A0
9D00B9A4  8C840000   LW A0, 0(A0)
2361:                
2362:                      OPCODE_BEGIN(F7)  /* ISB $nn,X */
2363:                         ISB(6, ZP_IND_X, ZP_WRITEBYTE, baddr);
9D00B9C8  90440000   LBU A0, 0(V0)
9D00B9CC  39220001   XORI V0, T1, 1
9D00B9D0  304200FF   ANDI V0, V0, 255
9D00B9D4  01442021   ADDU A0, T2, A0
9D00B9D8  308400FF   ANDI A0, A0, 255
9D00B9DC  8F858078   LW A1, -32648(GP)
9D00B9E0  00A42821   ADDU A1, A1, A0
9D00B9E4  90A40000   LBU A0, 0(A1)
9D00B9E8  8E0F0054   LW T7, 84(S0)
9D00B9EC  24840001   ADDIU A0, A0, 1
9D00B9F0  308400FF   ANDI A0, A0, 255
9D00B9F4  00643823   SUBU A3, V1, A0
9D00B9F8  00E23823   SUBU A3, A3, V0
9D00B9FC  30E200FF   ANDI V0, A3, 255
9D00BA00  00836826   XOR T5, A0, V1
9D00BA04  7C0D3004   INS T5, ZERO, 0, 7
9D00BA08  00431826   XOR V1, V0, V1
9D00BA0C  01A36824   AND T5, T5, V1
9D00BA10  38E70100   XORI A3, A3, 256
9D00BA14  8F83807C   LW V1, -32644(GP)
9D00BA18  2463FFFA   ADDIU V1, V1, -6
9D00BA1C  25EF0006   ADDIU T7, T7, 6
9D00BA20  26530001   ADDIU S3, S2, 1
9D00BA24  A0A40000   SB A0, 0(A1)
9D00BA28  31AD00FF   ANDI T5, T5, 255
9D00BA2C  7CE90200   EXT T1, A3, 8, 1
9D00BA30  AF83807C   SW V1, -32644(GP)
9D00BA50  00401821   ADDU V1, V0, ZERO
9D00BA6C  00800008   JR A0
9D00BA70  00403821   ADDU A3, V0, ZERO
9D010970  00401821   ADDU V1, V0, ZERO
9D010974  7C042420   SEB A0, A0
9D010978  7C094C20   SEB T1, T1
9D01097C  00403821   ADDU A3, V0, ZERO
9D010980  8FAB0018   LW T3, 24(SP)
9D010984  0B400176   J .L116
9D010988  8FAE0014   LW T6, 20(SP)
9D01098C  7C023004   INS V0, ZERO, 0, 7
9D010990  35290020   ORI T1, T1, 32
9D010994  7C022420   SEB A0, V0
9D010998  7C094C20   SEB T1, T1
2364:                         OPCODE_END
9D00BA34  186013CB   BLEZ V1, 0x9D010964
9D00BA38  AE0F0054   SW T7, 84(S0)
9D00BA58  90840000   LBU A0, 0(A0)
9D00BA5C  26520002   ADDIU S2, S2, 2
9D00BA60  00042080   SLL A0, A0, 2
9D00BA64  02E42021   ADDU A0, S7, A0
9D00BA68  8C840000   LW A0, 0(A0)
2365:                
2366:                      OPCODE_BEGIN(F8)  /* SED */
2367:                         SED();
9D003B0C  8E0F0054   LW T7, 84(S0)
9D003B10  8F84807C   LW A0, -32644(GP)
9D003B14  2484FFFE   ADDIU A0, A0, -2
9D003B18  25EF0002   ADDIU T7, T7, 2
9D003B1C  AF84807C   SW A0, -32644(GP)
9D003B3C  240B0001   ADDIU T3, ZERO, 1
9D003B40  AFAB0014   SW T3, 20(SP)
9D00F3B8  24080001   ADDIU T0, ZERO, 1
9D00F3BC  AFA80014   SW T0, 20(SP)
9D00F3C0  8FAB0018   LW T3, 24(SP)
9D00F3C4  0B400176   J .L116
9D00F3C8  01007021   ADDU T6, T0, ZERO
9D00F3CC  35290020   ORI T1, T1, 32
9D00F3D0  7C022420   SEB A0, V0
9D00F3D4  7C094C20   SEB T1, T1
9D00F3D8  8FAB0018   LW T3, 24(SP)
9D00F3DC  0B400176   J .L116
9D00F3E0  8FAE0014   LW T6, 20(SP)
9D00F3E4  7C023004   INS V0, ZERO, 0, 7
9D00F3E8  7C022420   SEB A0, V0
2368:                         OPCODE_END
9D003B20  18802E20   BLEZ A0, 0x9D00F3A4
9D003B24  AE0F0054   SW T7, 84(S0)
9D003B48  90840000   LBU A0, 0(A0)
9D003B4C  00042080   SLL A0, A0, 2
9D003B50  02E42021   ADDU A0, S7, A0
9D003B54  8C840000   LW A0, 0(A0)
9D003B58  00800008   JR A0
9D003B5C  26520001   ADDIU S2, S2, 1
9D00F3B4  02409821   ADDU S3, S2, ZERO
2369:                
2370:                      OPCODE_BEGIN(F9)  /* SBC $nnnn,Y */
2371:                         SBC(4, ABS_IND_Y_BYTE_READ);
9D0096D0  00F43821   ADDU A3, A3, S4
9D0096D4  30E4FFFF   ANDI A0, A3, -1
9D0096D8  308200FF   ANDI V0, A0, 255
9D0096DC  0054102B   SLTU V0, V0, S4
9D0096E0  10400007   BEQ V0, ZERO, .LBB5249
9D0096E4  26530002   ADDIU S3, S2, 2
9D0096E8  8EA20054   LW V0, 84(S5)
9D0096EC  8F85807C   LW A1, -32644(GP)
9D0096F0  24A5FFFF   ADDIU A1, A1, -1
9D0096F4  24420001   ADDIU V0, V0, 1
9D0096F8  AF85807C   SW A1, -32644(GP)
9D0096FC  AEA20054   SW V0, 84(S5)
9D009770  39220001   XORI V0, T1, 1
9D009774  00642823   SUBU A1, V1, A0
9D009778  304200FF   ANDI V0, V0, 255
9D00977C  00A22823   SUBU A1, A1, V0
9D009780  8E0F0054   LW T7, 84(S0)
9D009784  30A200FF   ANDI V0, A1, 255
9D009788  00832026   XOR A0, A0, V1
9D00978C  2406FF80   ADDIU A2, ZERO, -128
9D009790  00866824   AND T5, A0, A2
9D009794  00431826   XOR V1, V0, V1
9D009798  01A36824   AND T5, T5, V1
9D00979C  38A50100   XORI A1, A1, 256
9D0097A0  8F83807C   LW V1, -32644(GP)
9D0097A4  2463FFFC   ADDIU V1, V1, -4
9D0097A8  25EF0004   ADDIU T7, T7, 4
9D0097AC  31AD00FF   ANDI T5, T5, 255
9D0097B0  7CA90200   EXT T1, A1, 8, 1
9D0097B4  AF83807C   SW V1, -32644(GP)
9D0097D4  00401821   ADDU V1, V0, ZERO
9D0097F0  00800008   JR A0
9D0097F4  00403821   ADDU A3, V0, ZERO
9D00F9C4  00401821   ADDU V1, V0, ZERO
9D00F9C8  7C042420   SEB A0, A0
9D00F9CC  7C094C20   SEB T1, T1
9D00F9D0  00403821   ADDU A3, V0, ZERO
9D00F9D4  8FAB0018   LW T3, 24(SP)
9D00F9D8  0B400176   J .L116
9D00F9DC  8FAE0014   LW T6, 20(SP)
9D00F9E0  7C023004   INS V0, ZERO, 0, 7
9D00F9E4  35290020   ORI T1, T1, 32
9D00F9E8  7C022420   SEB A0, V0
9D00F9EC  7C094C20   SEB T1, T1
9D00F9F0  8FAB0018   LW T3, 24(SP)
9D00F9F4  0B400176   J .L116
9D00F9F8  8FAE0014   LW T6, 20(SP)
9D00F9FC  7C023004   INS V0, ZERO, 0, 7
9D00FA00  35290020   ORI T1, T1, 32
9D00FA04  7C022420   SEB A0, V0
9D00FA08  7C094C20   SEB T1, T1
9D00FA0C  8FAB0018   LW T3, 24(SP)
9D00FA10  0B400176   J .L116
9D00FA14  8FAE0014   LW T6, 20(SP)
9D00FA18  2408FF80   ADDIU T0, ZERO, -128
9D00FA1C  00482024   AND A0, V0, T0
9D00FA20  35290020   ORI T1, T1, 32
9D00FA24  7C042420   SEB A0, A0
9D00FA28  7C094C20   SEB T1, T1
2372:                         OPCODE_END
9D0097B8  18601880   BLEZ V1, 0x9D00F9BC
9D0097BC  AE0F0054   SW T7, 84(S0)
9D0097DC  90840000   LBU A0, 0(A0)
9D0097E0  26520003   ADDIU S2, S2, 3
9D0097E4  00042080   SLL A0, A0, 2
9D0097E8  02E42021   ADDU A0, S7, A0
9D0097EC  8C840000   LW A0, 0(A0)
2373:                
2374:                      OPCODE_BEGIN(FB)  /* ISB $nnnn,Y */
2375:                         ISB(7, ABS_IND_Y, mem_writebyte, addr);
9D006324  00B42821   ADDU A1, A1, S4
9D006328  30ADFFFF   ANDI T5, A1, -1
9D0063A4  24420001   ADDIU V0, V0, 1
9D0063A8  304F00FF   ANDI T7, V0, 255
9D006400  39220001   XORI V0, T1, 1
9D006404  006F2023   SUBU A0, V1, T7
9D006408  304200FF   ANDI V0, V0, 255
9D00640C  00822023   SUBU A0, A0, V0
9D006410  8E050054   LW A1, 84(S0)
9D006414  308200FF   ANDI V0, A0, 255
9D006418  01E36826   XOR T5, T7, V1
9D00641C  7C0D3004   INS T5, ZERO, 0, 7
9D006420  00431826   XOR V1, V0, V1
9D006424  01A36824   AND T5, T5, V1
9D006428  38840100   XORI A0, A0, 256
9D00642C  8F83807C   LW V1, -32644(GP)
9D006430  2463FFF9   ADDIU V1, V1, -7
9D006434  24AF0007   ADDIU T7, A1, 7
9D006438  31AD00FF   ANDI T5, T5, 255
9D00643C  7C890200   EXT T1, A0, 8, 1
9D006440  AF83807C   SW V1, -32644(GP)
9D006460  00401821   ADDU V1, V0, ZERO
9D00647C  00800008   JR A0
9D006480  00403821   ADDU A3, V0, ZERO
9D00CDCC  91AF0000   LBU T7, 0(T5)
9D00CDD0  25EF0001   ADDIU T7, T7, 1
9D00CDD4  31EF00FF   ANDI T7, T7, 255
9D00FE18  00401821   ADDU V1, V0, ZERO
9D00FE1C  7C042420   SEB A0, A0
9D00FE20  7C094C20   SEB T1, T1
9D00FE24  00403821   ADDU A3, V0, ZERO
9D00FE28  8FAB0018   LW T3, 24(SP)
9D00FE2C  0B400176   J .L116
9D00FE30  8FAE0014   LW T6, 20(SP)
9D00FE34  2406FF80   ADDIU A2, ZERO, -128
9D00FE38  00462024   AND A0, V0, A2
9D00FE3C  35290020   ORI T1, T1, 32
9D00FE40  7C042420   SEB A0, A0
9D00FE44  7C094C20   SEB T1, T1
2376:                         OPCODE_END
9D006444  18602671   BLEZ V1, 0x9D00FE0C
9D006448  AE0F0054   SW T7, 84(S0)
9D006468  90840000   LBU A0, 0(A0)
9D00646C  26520003   ADDIU S2, S2, 3
9D006470  00042080   SLL A0, A0, 2
9D006474  02E42021   ADDU A0, S7, A0
9D006478  8C840000   LW A0, 0(A0)
2377:                
2378:                      OPCODE_BEGIN(FD)  /* SBC $nnnn,X */
2379:                         SBC(4, ABS_IND_X_BYTE_READ);
9D0064B8  00EA3821   ADDU A3, A3, T2
9D0064BC  30E4FFFF   ANDI A0, A3, -1
9D0064C0  308200FF   ANDI V0, A0, 255
9D0064C4  004A102B   SLTU V0, V0, T2
9D0064C8  10400007   BEQ V0, ZERO, .LBB4495
9D0064CC  26530002   ADDIU S3, S2, 2
9D0064D0  8EA20054   LW V0, 84(S5)
9D0064D4  8F85807C   LW A1, -32644(GP)
9D0064D8  24A5FFFF   ADDIU A1, A1, -1
9D0064DC  24420001   ADDIU V0, V0, 1
9D0064E0  AF85807C   SW A1, -32644(GP)
9D0064E4  AEA20054   SW V0, 84(S5)
9D006558  39220001   XORI V0, T1, 1
9D00655C  00642823   SUBU A1, V1, A0
9D006560  304200FF   ANDI V0, V0, 255
9D006564  00A22823   SUBU A1, A1, V0
9D006568  8E0F0054   LW T7, 84(S0)
9D00656C  30A200FF   ANDI V0, A1, 255
9D006570  00832026   XOR A0, A0, V1
9D006574  2406FF80   ADDIU A2, ZERO, -128
9D006578  00866824   AND T5, A0, A2
9D00657C  00431826   XOR V1, V0, V1
9D006580  01A36824   AND T5, T5, V1
9D006584  38A50100   XORI A1, A1, 256
9D006588  8F83807C   LW V1, -32644(GP)
9D00658C  2463FFFC   ADDIU V1, V1, -4
9D006590  25EF0004   ADDIU T7, T7, 4
9D006594  31AD00FF   ANDI T5, T5, 255
9D006598  7CA90200   EXT T1, A1, 8, 1
9D00659C  AF83807C   SW V1, -32644(GP)
9D0065BC  00401821   ADDU V1, V0, ZERO
9D0065D8  00800008   JR A0
9D0065DC  00403821   ADDU A3, V0, ZERO
9D0103C0  00401821   ADDU V1, V0, ZERO
9D0103C4  7C042420   SEB A0, A0
9D0103C8  7C094C20   SEB T1, T1
9D0103CC  00403821   ADDU A3, V0, ZERO
9D0103D0  8FAB0018   LW T3, 24(SP)
9D0103D4  0B400176   J .L116
9D0103D8  8FAE0014   LW T6, 20(SP)
9D0103DC  2403FF80   ADDIU V1, ZERO, -128
9D0103E0  00432024   AND A0, V0, V1
9D0103E4  35290020   ORI T1, T1, 32
2380:                         OPCODE_END
9D0065A0  18602785   BLEZ V1, 0x9D0103B8
9D0065A4  AE0F0054   SW T7, 84(S0)
9D0065C4  90840000   LBU A0, 0(A0)
9D0065C8  26520003   ADDIU S2, S2, 3
9D0065CC  00042080   SLL A0, A0, 2
9D0065D0  02E42021   ADDU A0, S7, A0
9D0065D4  8C840000   LW A0, 0(A0)
2381:                
2382:                      OPCODE_BEGIN(FE)  /* INC $nnnn,X */
2383:                         INC(7, ABS_IND_X, mem_writebyte, addr);
9D0017E8  01EA7821   ADDU T7, T7, T2
9D0017EC  31E7FFFF   ANDI A3, T7, -1
9D001868  24420001   ADDIU V0, V0, 1
9D0018C0  8E0F0054   LW T7, 84(S0)
9D0018C4  8F84807C   LW A0, -32644(GP)
9D0018C8  2484FFF9   ADDIU A0, A0, -7
9D0018CC  25EF0007   ADDIU T7, T7, 7
9D0018D0  AF84807C   SW A0, -32644(GP)
9D00C9E4  90E20000   LBU V0, 0(A3)
9D00C9E8  24420001   ADDIU V0, V0, 1
9D00C9EC  304200FF   ANDI V0, V0, 255
2384:                         OPCODE_END
9D0018D4  18803C7D   BLEZ A0, 0x9D010ACC
9D0018D8  AE0F0054   SW T7, 84(S0)
9D0018F0  26520003   ADDIU S2, S2, 3
9D0018F8  90840000   LBU A0, 0(A0)
9D0018FC  00042080   SLL A0, A0, 2
9D001900  02E42021   ADDU A0, S7, A0
9D001904  8C840000   LW A0, 0(A0)
9D001908  00800008   JR A0
9D00190C  00403821   ADDU A3, V0, ZERO
9D010AE0  00403821   ADDU A3, V0, ZERO
9D010AE4  8FAB0018   LW T3, 24(SP)
9D010AE8  0B400176   J .L116
9D010AEC  8FAE0014   LW T6, 20(SP)
9D010AF0  2406FF80   ADDIU A2, ZERO, -128
9D010AF4  00462024   AND A0, V0, A2
9D010AF8  35290020   ORI T1, T1, 32
2385:                
2386:                      OPCODE_BEGIN(FF)  /* ISB $nnnn,X */
2387:                         ISB(7, ABS_IND_X, mem_writebyte, addr);
9D004164  00AA2821   ADDU A1, A1, T2
9D004168  30ADFFFF   ANDI T5, A1, -1
9D0041E4  24420001   ADDIU V0, V0, 1
9D0041E8  304F00FF   ANDI T7, V0, 255
9D004240  39220001   XORI V0, T1, 1
9D004244  006F2023   SUBU A0, V1, T7
9D004248  304200FF   ANDI V0, V0, 255
9D00424C  00822023   SUBU A0, A0, V0
9D004250  8E050054   LW A1, 84(S0)
9D004254  308200FF   ANDI V0, A0, 255
9D004258  01E36826   XOR T5, T7, V1
9D00425C  7C0D3004   INS T5, ZERO, 0, 7
9D004260  00431826   XOR V1, V0, V1
9D004264  01A36824   AND T5, T5, V1
9D004268  38840100   XORI A0, A0, 256
9D00426C  8F83807C   LW V1, -32644(GP)
9D004270  2463FFF9   ADDIU V1, V1, -7
9D004274  24AF0007   ADDIU T7, A1, 7
9D004278  31AD00FF   ANDI T5, T5, 255
9D00427C  7C890200   EXT T1, A0, 8, 1
9D004280  AF83807C   SW V1, -32644(GP)
9D0042A0  00401821   ADDU V1, V0, ZERO
9D0042BC  00800008   JR A0
9D0042C0  00403821   ADDU A3, V0, ZERO
9D00CCE0  91AF0000   LBU T7, 0(T5)
9D00CCE4  25EF0001   ADDIU T7, T7, 1
9D00CCE8  31EF00FF   ANDI T7, T7, 255
9D0101D4  00401821   ADDU V1, V0, ZERO
9D0101D8  7C042420   SEB A0, A0
9D0101DC  7C094C20   SEB T1, T1
9D0101E0  00403821   ADDU A3, V0, ZERO
9D0101E4  8FAB0018   LW T3, 24(SP)
9D0101E8  0B400176   J .L116
9D0101EC  8FAE0014   LW T6, 20(SP)
9D0101F0  35290020   ORI T1, T1, 32
9D0101F4  00002021   ADDU A0, ZERO, ZERO
9D0101F8  7C094C20   SEB T1, T1
2388:                         OPCODE_END
9D004284  18602FD0   BLEZ V1, 0x9D0101C8
9D004288  AE0F0054   SW T7, 84(S0)
9D0042A8  90840000   LBU A0, 0(A0)
9D0042AC  26520003   ADDIU S2, S2, 3
9D0042B0  00042080   SLL A0, A0, 2
9D0042B4  02E42021   ADDU A0, S7, A0
9D0042B8  8C840000   LW A0, 0(A0)
2389:                
2390:                #ifdef NES6502_JUMPTABLE
2391:                end_execute:
2392:                
2393:                #else /* !NES6502_JUMPTABLE */
2394:                      }
2395:                   }
2396:                #endif /* !NES6502_JUMPTABLE */
2397:                
2398:                   /* store local copy of regs */
2399:                   STORE_LOCAL_REGS();
9D0005D8  24080040   ADDIU T0, ZERO, 64
9D0005DC  000D400A   MOVZ T0, ZERO, T5
9D0005E0  24060010   ADDIU A2, ZERO, 16
9D0005E4  01242025   OR A0, T1, A0
9D0005E8  000B300A   MOVZ A2, ZERO, T3
9D0005EC  24050008   ADDIU A1, ZERO, 8
9D0005F0  01044025   OR T0, T0, A0
9D0005F4  000E280A   MOVZ A1, ZERO, T6
9D0005F8  24020004   ADDIU V0, ZERO, 4
9D0005FC  00C83025   OR A2, A2, T0
9D000600  001E100A   MOVZ V0, ZERO, FP
9D000604  00A62825   OR A1, A1, A2
9D000608  24040002   ADDIU A0, ZERO, 2
9D00060C  0007200B   MOVN A0, ZERO, A3
9D000610  00451025   OR V0, V0, A1
9D000614  00821025   OR V0, A0, V0
9D000618  AE130048   SW S3, 72(S0)
9D00061C  A203004C   SB V1, 76(S0)
9D000620  A20A004E   SB T2, 78(S0)
9D000624  A214004F   SB S4, 79(S0)
9D000628  A202004D   SB V0, 77(S0)
9D00062C  A2160050   SB S6, 80(S0)
2400:                
2401:                   /* Return our actual amount of executed cycles */
2402:                   return (cpu.total_cycles - old_cycles);
9D000630  8FA30010   LW V1, 16(SP)
9D000634  01E31023   SUBU V0, T7, V1
2403:                }
9D000638  8FBF005C   LW RA, 92(SP)
9D00063C  8FBE0058   LW FP, 88(SP)
9D000640  8FB70054   LW S7, 84(SP)
9D000644  8FB60050   LW S6, 80(SP)
9D000648  8FB5004C   LW S5, 76(SP)
9D00064C  8FB40048   LW S4, 72(SP)
9D000650  8FB30044   LW S3, 68(SP)
9D000654  8FB20040   LW S2, 64(SP)
9D000658  8FB1003C   LW S1, 60(SP)
9D00065C  8FB00038   LW S0, 56(SP)
9D000660  03E00008   JR RA
9D000664  27BD0060   ADDIU SP, SP, 96
9D000668  18800082   BLEZ A0, 0x9D000874
9D00066C  24080040   ADDIU T0, ZERO, 64
9D000670  240EFF80   ADDIU T6, ZERO, -128
9D000674  004EC024   AND T8, V0, T6
9D000678  7C18C420   SEB T8, T8
9D00067C  352E0020   ORI T6, T1, 32
9D000680  8F858074   LW A1, -32652(GP)
9D000684  000D400A   MOVZ T0, ZERO, T5
9D000688  24060008   ADDIU A2, ZERO, 8
9D00068C  030E7025   OR T6, T8, T6
9D000690  26D5FFFE   ADDIU S5, S6, -2
9D000694  26D8FFFF   ADDIU T8, S6, -1
9D000698  8FAB0014   LW T3, 20(SP)
9D00069C  000B300A   MOVZ A2, ZERO, T3
9D0006A0  010E4025   OR T0, T0, T6
9D0006A4  8E0E003C   LW T6, 60(S0)
9D0006A8  32B500FF   ANDI S5, S5, 255
9D0006AC  331800FF   ANDI T8, T8, 255
9D0006B0  24120002   ADDIU S2, ZERO, 2
9D0006B4  0007900B   MOVN S2, ZERO, A3
9D0006B8  00C83025   OR A2, A2, T0
9D0006BC  00B6C821   ADDU T9, A1, S6
9D0006C0  00138A02   SRL S1, S3, 8
9D0006C4  00B8C021   ADDU T8, A1, T8
9D0006C8  00B52821   ADDU A1, A1, S5
9D0006CC  02463025   OR A2, S2, A2
9D0006D0  A3310000   SB S1, 0(T9)
9D0006D4  A3130000   SB S3, 0(T8)
9D0006D8  A0A60000   SB A2, 0(A1)
9D0006DC  91D30FFF   LBU S3, 4095(T6)
9D0006E0  91C50FFE   LBU A1, 4094(T6)
9D0006E4  2484FFF9   ADDIU A0, A0, -7
9D0006E8  25EF0007   ADDIU T7, T7, 7
9D0006EC  26CCFFFD   ADDIU T4, S6, -3
9D0006F0  00139A00   SLL S3, S3, 8
9D0006F4  A2000052   SB ZERO, 82(S0)
9D0006F8  319600FF   ANDI S6, T4, 255
9D0006FC  02659825   OR S3, S3, A1
9D000700  AF84807C   SW A0, -32644(GP)
9D000704  AE0F0054   SW T7, 84(S0)
9D000708  241E0001   ADDIU FP, ZERO, 1
9D00070C  1C80FF93   BGTZ A0, .LBB3051
9D000710  AFA00018   SW ZERO, 24(SP)
9D000714  7C023004   INS V0, ZERO, 0, 7
9D000718  35290020   ORI T1, T1, 32
9D00071C  7C022420   SEB A0, V0
9D000720  7C094C20   SEB T1, T1
9D000724  8FAB0018   LW T3, 24(SP)
9D000728  0B400176   J .L116
9D00072C  8FAE0014   LW T6, 20(SP)
9D000730  8E0F0054   LW T7, 84(S0)
9D000734  26530001   ADDIU S3, S2, 1
9D000738  8F84807C   LW A0, -32644(GP)
9D00073C  2484FFFC   ADDIU A0, A0, -4
9D000740  25EF0004   ADDIU T7, T7, 4
9D000744  AF84807C   SW A0, -32644(GP)
9D000748  188038BC   BLEZ A0, 0x9D00EA3C
9D00074C  AE0F0054   SW T7, 84(S0)
9D000750  00132302   SRL A0, S3, 12
9D000754  00042080   SLL A0, A0, 2
9D000758  00952021   ADDU A0, A0, S5
9D00075C  8C840000   LW A0, 0(A0)
9D000760  32730FFF   ANDI S3, S3, 4095
9D000764  00939821   ADDU S3, A0, S3
9D000768  92640000   LBU A0, 0(S3)
9D00076C  00042080   SLL A0, A0, 2
9D000770  02E42021   ADDU A0, S7, A0
9D000774  8C840000   LW A0, 0(A0)
9D000778  00800008   JR A0
9D00077C  26520002   ADDIU S2, S2, 2
9D000780  8E0F0054   LW T7, 84(S0)
9D000784  8F84807C   LW A0, -32644(GP)
9D000788  2484FFFE   ADDIU A0, A0, -2
9D00078C  25EF0002   ADDIU T7, T7, 2
9D000790  AF84807C   SW A0, -32644(GP)
9D000794  188038B0   BLEZ A0, 0x9D00EA58
9D000798  AE0F0054   SW T7, 84(S0)
9D00079C  00122302   SRL A0, S2, 12
9D0007A0  00042080   SLL A0, A0, 2
9D0007A4  00952021   ADDU A0, A0, S5
9D0007A8  8C850000   LW A1, 0(A0)
9D0007AC  32440FFF   ANDI A0, S2, 4095
9D0007B0  00A42021   ADDU A0, A1, A0
9D0007B4  90840000   LBU A0, 0(A0)
9D0007B8  00042080   SLL A0, A0, 2
9D0007BC  02E42021   ADDU A0, S7, A0
9D0007C0  8C840000   LW A0, 0(A0)
9D0007C4  00800008   JR A0
9D0007C8  26520001   ADDIU S2, S2, 1
9D0007CC  8E0F0054   LW T7, 84(S0)
9D0007D0  26530002   ADDIU S3, S2, 2
9D0007D4  8F84807C   LW A0, -32644(GP)
9D0007D8  2484FFFC   ADDIU A0, A0, -4
9D0007DC  25EF0004   ADDIU T7, T7, 4
9D0007E0  AF84807C   SW A0, -32644(GP)
9D0007E4  1880388E   BLEZ A0, 0x9D00EA20
9D0007E8  AE0F0054   SW T7, 84(S0)
9D0007EC  00132302   SRL A0, S3, 12
9D0007F0  00042080   SLL A0, A0, 2
9D0007F4  00952021   ADDU A0, A0, S5
9D0007F8  8C840000   LW A0, 0(A0)
9D0007FC  32730FFF   ANDI S3, S3, 4095
9D000800  00939821   ADDU S3, A0, S3
9D000804  92640000   LBU A0, 0(S3)
9D000808  00042080   SLL A0, A0, 2
9D00080C  02E42021   ADDU A0, S7, A0
9D000810  8C840000   LW A0, 0(A0)
9D000814  00800008   JR A0
9D000818  26520003   ADDIU S2, S2, 3
9D00081C  8E0F0054   LW T7, 84(S0)
9D000820  26530001   ADDIU S3, S2, 1
9D000824  8F84807C   LW A0, -32644(GP)
9D000828  2484FFFE   ADDIU A0, A0, -2
9D00082C  25EF0002   ADDIU T7, T7, 2
9D000830  AF84807C   SW A0, -32644(GP)
9D000834  18803A53   BLEZ A0, 0x9D00F184
9D000838  AE0F0054   SW T7, 84(S0)
9D00083C  00132302   SRL A0, S3, 12
9D000840  00042080   SLL A0, A0, 2
9D000844  00952021   ADDU A0, A0, S5
9D000848  8C840000   LW A0, 0(A0)
9D00084C  32730FFF   ANDI S3, S3, 4095
9D000850  00939821   ADDU S3, A0, S3
9D000854  92640000   LBU A0, 0(S3)
9D000858  00042080   SLL A0, A0, 2
9D00085C  02E42021   ADDU A0, S7, A0
9D000860  8C840000   LW A0, 0(A0)
9D000864  00800008   JR A0
9D000868  26520002   ADDIU S2, S2, 2
9D00086C  0B400150   J .LBE3050
9D000870  8FAF0010   LW T7, 16(SP)
9D000874  7C023004   INS V0, ZERO, 0, 7
9D000878  35290020   ORI T1, T1, 32
9D00087C  7C022420   SEB A0, V0
9D000880  7C094C20   SEB T1, T1
9D000884  8FAB0018   LW T3, 24(SP)
9D000888  0B400176   J .L116
9D00088C  8FAE0014   LW T6, 20(SP)
9D000890  8E0F0054   LW T7, 84(S0)
9D000894  26530001   ADDIU S3, S2, 1
9D000898  8F84807C   LW A0, -32644(GP)
9D00089C  2484FFFD   ADDIU A0, A0, -3
9D0008A0  25EF0003   ADDIU T7, T7, 3
9D0008A4  AF84807C   SW A0, -32644(GP)
9D0008A8  18803A46   BLEZ A0, 0x9D00F1C4
9D0008AC  AE0F0054   SW T7, 84(S0)
9D0008B0  00132302   SRL A0, S3, 12
9D0008B4  00042080   SLL A0, A0, 2
9D0008B8  00952021   ADDU A0, A0, S5
9D0008BC  8C840000   LW A0, 0(A0)
9D0008C0  32730FFF   ANDI S3, S3, 4095
9D0008C4  00932021   ADDU A0, A0, S3
9D0008C8  90840000   LBU A0, 0(A0)
9D0008CC  00042080   SLL A0, A0, 2
9D0008D0  02E42021   ADDU A0, S7, A0
9D0008D4  8C840000   LW A0, 0(A0)
9D0008D8  00800008   JR A0
9D0008DC  26520002   ADDIU S2, S2, 2
9D0008E0  00121302   SRL V0, S2, 12
9D0008E4  00021080   SLL V0, V0, 2
9D0008E8  02021021   ADDU V0, S0, V0
9D0008EC  8C450000   LW A1, 0(V0)
9D0008F0  32440FFF   ANDI A0, S2, 4095
9D0008F4  39220001   XORI V0, T1, 1
9D0008F8  00A42021   ADDU A0, A1, A0
9D0008FC  90850000   LBU A1, 0(A0)
9D000900  304200FF   ANDI V0, V0, 255
9D000904  00652023   SUBU A0, V1, A1
9D000908  00822023   SUBU A0, A0, V0
9D00090C  8E0F0054   LW T7, 84(S0)
9D000910  308200FF   ANDI V0, A0, 255
9D000914  00A32826   XOR A1, A1, V1
9D000918  2406FF80   ADDIU A2, ZERO, -128
9D00091C  00A66824   AND T5, A1, A2
9D000920  00431826   XOR V1, V0, V1
9D000924  01A36824   AND T5, T5, V1
9D000928  38840100   XORI A0, A0, 256
9D00092C  8F83807C   LW V1, -32644(GP)
9D000930  2463FFFE   ADDIU V1, V1, -2
9D000934  25EF0002   ADDIU T7, T7, 2
9D000938  26530001   ADDIU S3, S2, 1
9D00093C  31AD00FF   ANDI T5, T5, 255
9D000940  7C890200   EXT T1, A0, 8, 1
9D000944  AF83807C   SW V1, -32644(GP)
9D000948  18603A15   BLEZ V1, 0x9D00F1A0
9D00094C  AE0F0054   SW T7, 84(S0)
9D000950  00131B02   SRL V1, S3, 12
9D000954  00031880   SLL V1, V1, 2
9D000958  00751821   ADDU V1, V1, S5
9D00095C  8C640000   LW A0, 0(V1)
9D000960  32730FFF   ANDI S3, S3, 4095
9D000964  00401821   ADDU V1, V0, ZERO
9D000968  00932021   ADDU A0, A0, S3
9D00096C  90840000   LBU A0, 0(A0)
9D000970  26520002   ADDIU S2, S2, 2
9D000974  00042080   SLL A0, A0, 2
9D000978  02E42021   ADDU A0, S7, A0
9D00097C  8C840000   LW A0, 0(A0)
9D000980  00800008   JR A0
9D000984  00403821   ADDU A3, V0, ZERO
9D000988  8E0F0054   LW T7, 84(S0)
9D00098C  8F84807C   LW A0, -32644(GP)
9D000990  2484FFFE   ADDIU A0, A0, -2
9D000994  25EF0002   ADDIU T7, T7, 2
9D000998  AF84807C   SW A0, -32644(GP)
9D00099C  18803B11   BLEZ A0, 0x9D00F5E4
9D0009A0  AE0F0054   SW T7, 84(S0)
9D0009A4  00122302   SRL A0, S2, 12
9D0009A8  00042080   SLL A0, A0, 2
9D0009AC  00952021   ADDU A0, A0, S5
9D0009B0  8C850000   LW A1, 0(A0)
9D0009B4  32440FFF   ANDI A0, S2, 4095
9D0009B8  00006821   ADDU T5, ZERO, ZERO
9D0009BC  00A42021   ADDU A0, A1, A0
9D0009C0  90840000   LBU A0, 0(A0)
9D0009C4  00042080   SLL A0, A0, 2
9D0009C8  02E42021   ADDU A0, S7, A0
9D0009CC  8C840000   LW A0, 0(A0)
9D0009D0  00800008   JR A0
9D0009D4  26520001   ADDIU S2, S2, 1
9D0009D8  00121302   SRL V0, S2, 12
9D0009DC  00021080   SLL V0, V0, 2
9D0009E0  02021021   ADDU V0, S0, V0
9D0009E4  8C440000   LW A0, 0(V0)
9D0009E8  32420FFF   ANDI V0, S2, 4095
9D0009EC  00821021   ADDU V0, A0, V0
9D0009F0  90420000   LBU V0, 0(V0)
9D0009F4  8E0F0054   LW T7, 84(S0)
9D0009F8  01421021   ADDU V0, T2, V0
9D0009FC  304200FF   ANDI V0, V0, 255
9D000A00  8F848078   LW A0, -32648(GP)
9D000A04  00821021   ADDU V0, A0, V0
9D000A08  90420000   LBU V0, 0(V0)
9D000A0C  8F84807C   LW A0, -32644(GP)
9D000A10  2484FFFC   ADDIU A0, A0, -4
9D000A14  25EF0004   ADDIU T7, T7, 4
9D000A18  00622821   ADDU A1, V1, V0
9D000A1C  00A94821   ADDU T1, A1, T1
9D000A20  00436826   XOR T5, V0, V1
9D000A24  312200FF   ANDI V0, T1, 255
9D000A28  000D6827   NOR T5, ZERO, T5
9D000A2C  7C0D3004   INS T5, ZERO, 0, 7
9D000A30  00431826   XOR V1, V0, V1
9D000A34  01A36824   AND T5, T5, V1
9D000A38  26530001   ADDIU S3, S2, 1
9D000A3C  7D290200   EXT T1, T1, 8, 1
9D000A40  31AD00FF   ANDI T5, T5, 255
9D000A44  AF84807C   SW A0, -32644(GP)
9D000A48  18803AD3   BLEZ A0, 0x9D00F598
9D000A4C  AE0F0054   SW T7, 84(S0)
9D000A50  00131B02   SRL V1, S3, 12
9D000A54  00031880   SLL V1, V1, 2
9D000A58  00751821   ADDU V1, V1, S5
9D000A5C  8C640000   LW A0, 0(V1)
9D000A60  32730FFF   ANDI S3, S3, 4095
9D000A64  00401821   ADDU V1, V0, ZERO
9D000A68  00932021   ADDU A0, A0, S3
9D000A6C  90840000   LBU A0, 0(A0)
9D000A70  26520002   ADDIU S2, S2, 2
9D000A74  00042080   SLL A0, A0, 2
9D000A78  02E42021   ADDU A0, S7, A0
9D000A7C  8C840000   LW A0, 0(A0)
9D000A80  00800008   JR A0
9D000A84  00403821   ADDU A3, V0, ZERO
9D000A88  00121302   SRL V0, S2, 12
9D000A8C  00021080   SLL V0, V0, 2
9D000A90  02021021   ADDU V0, S0, V0
9D000A94  8C440000   LW A0, 0(V0)
9D000A98  32420FFF   ANDI V0, S2, 4095
9D000A9C  00821021   ADDU V0, A0, V0
9D000AA0  90440000   LBU A0, 0(V0)
9D000AA4  39220001   XORI V0, T1, 1
9D000AA8  304200FF   ANDI V0, V0, 255
9D000AAC  8F858078   LW A1, -32648(GP)
9D000AB0  00A42821   ADDU A1, A1, A0
9D000AB4  90A40000   LBU A0, 0(A1)
9D000AB8  8E0F0054   LW T7, 84(S0)
9D000ABC  24840001   ADDIU A0, A0, 1
9D000AC0  308400FF   ANDI A0, A0, 255
9D000AC4  00643823   SUBU A3, V1, A0
9D000AC8  00E23823   SUBU A3, A3, V0
9D000ACC  30E200FF   ANDI V0, A3, 255
9D000AD0  00836826   XOR T5, A0, V1
9D000AD4  7C0D3004   INS T5, ZERO, 0, 7
9D000AD8  00431826   XOR V1, V0, V1
9D000ADC  01A36824   AND T5, T5, V1
9D000AE0  38E70100   XORI A3, A3, 256
9D000AE4  8F83807C   LW V1, -32644(GP)
9D000AE8  2463FFFB   ADDIU V1, V1, -5
9D000AEC  25EF0005   ADDIU T7, T7, 5
9D000AF0  26530001   ADDIU S3, S2, 1
9D000AF4  A0A40000   SB A0, 0(A1)
9D000AF8  31AD00FF   ANDI T5, T5, 255
9D000AFC  7CE90200   EXT T1, A3, 8, 1
9D000B00  AF83807C   SW V1, -32644(GP)
9D000B04  18603AC8   BLEZ V1, 0x9D00F628
9D000B08  AE0F0054   SW T7, 84(S0)
9D000B0C  00131B02   SRL V1, S3, 12
9D000B10  00031880   SLL V1, V1, 2
9D000B14  00751821   ADDU V1, V1, S5
9D000B18  8C640000   LW A0, 0(V1)
9D000B1C  32730FFF   ANDI S3, S3, 4095
9D000B20  00401821   ADDU V1, V0, ZERO
9D000B24  00932021   ADDU A0, A0, S3
9D000B28  90840000   LBU A0, 0(A0)
9D000B2C  26520002   ADDIU S2, S2, 2
9D000B30  00042080   SLL A0, A0, 2
9D000B34  02E42021   ADDU A0, S7, A0
9D000B38  8C840000   LW A0, 0(A0)
9D000B3C  00800008   JR A0
9D000B40  00403821   ADDU A3, V0, ZERO
9D000B44  00121302   SRL V0, S2, 12
9D000B48  00021080   SLL V0, V0, 2
9D000B4C  02021021   ADDU V0, S0, V0
9D000B50  8C440000   LW A0, 0(V0)
9D000B54  32420FFF   ANDI V0, S2, 4095
9D000B58  00821021   ADDU V0, A0, V0
9D000B5C  90420000   LBU V0, 0(V0)
9D000B60  8E0F0054   LW T7, 84(S0)
9D000B64  8F848078   LW A0, -32648(GP)
9D000B68  00821021   ADDU V0, A0, V0
9D000B6C  90420000   LBU V0, 0(V0)
9D000B70  8F84807C   LW A0, -32644(GP)
9D000B74  2484FFFD   ADDIU A0, A0, -3
9D000B78  25EF0003   ADDIU T7, T7, 3
9D000B7C  00621025   OR V0, V1, V0
9D000B80  26530001   ADDIU S3, S2, 1
9D000B84  304200FF   ANDI V0, V0, 255
9D000B88  AF84807C   SW A0, -32644(GP)
9D000B8C  18803CD3   BLEZ A0, 0x9D00FEDC
9D000B90  AE0F0054   SW T7, 84(S0)
9D000B94  00131B02   SRL V1, S3, 12
9D000B98  00031880   SLL V1, V1, 2
9D000B9C  00751821   ADDU V1, V1, S5
9D000BA0  8C640000   LW A0, 0(V1)
9D000BA4  32730FFF   ANDI S3, S3, 4095
9D000BA8  00401821   ADDU V1, V0, ZERO
9D000BAC  00932021   ADDU A0, A0, S3
9D000BB0  90840000   LBU A0, 0(A0)
9D000BB4  26520002   ADDIU S2, S2, 2
9D000BB8  00042080   SLL A0, A0, 2
9D000BBC  02E42021   ADDU A0, S7, A0
9D000BC0  8C840000   LW A0, 0(A0)
9D000BC4  00800008   JR A0
9D000BC8  00403821   ADDU A3, V0, ZERO
9D000BCC  8E0F0054   LW T7, 84(S0)
9D000BD0  8F84807C   LW A0, -32644(GP)
9D000BD4  2484FFFE   ADDIU A0, A0, -2
9D000BD8  25EF0002   ADDIU T7, T7, 2
9D000BDC  AF84807C   SW A0, -32644(GP)
9D000BE0  18803A89   BLEZ A0, 0x9D00F608
9D000BE4  AE0F0054   SW T7, 84(S0)
9D000BE8  00122302   SRL A0, S2, 12
9D000BEC  00042080   SLL A0, A0, 2
9D000BF0  00952021   ADDU A0, A0, S5
9D000BF4  8C850000   LW A1, 0(A0)
9D000BF8  32440FFF   ANDI A0, S2, 4095
9D000BFC  00A42021   ADDU A0, A1, A0
9D000C00  90840000   LBU A0, 0(A0)
9D000C04  00042080   SLL A0, A0, 2
9D000C08  02E42021   ADDU A0, S7, A0
9D000C0C  8C840000   LW A0, 0(A0)
9D000C10  00800008   JR A0
9D000C14  26520001   ADDIU S2, S2, 1
9D000C18  00121302   SRL V0, S2, 12
9D000C1C  00021080   SLL V0, V0, 2
9D000C20  02021021   ADDU V0, S0, V0
9D000C24  8C440000   LW A0, 0(V0)
9D000C28  32420FFF   ANDI V0, S2, 4095
9D000C2C  00821021   ADDU V0, A0, V0
9D000C30  90420000   LBU V0, 0(V0)
9D000C34  8E0F0054   LW T7, 84(S0)
9D000C38  01421021   ADDU V0, T2, V0
9D000C3C  304200FF   ANDI V0, V0, 255
9D000C40  8F858078   LW A1, -32648(GP)
9D000C44  00A22821   ADDU A1, A1, V0
9D000C48  90A70000   LBU A3, 0(A1)
9D000C4C  000921C0   SLL A0, T1, 7
9D000C50  308400FF   ANDI A0, A0, 255
9D000C54  00071042   SRL V0, A3, 1
9D000C58  00821025   OR V0, A0, V0
9D000C5C  8F84807C   LW A0, -32644(GP)
9D000C60  2484FFFA   ADDIU A0, A0, -6
9D000C64  25EF0006   ADDIU T7, T7, 6
9D000C68  26530001   ADDIU S3, S2, 1
9D000C6C  30E90001   ANDI T1, A3, 1
9D000C70  A0A20000   SB V0, 0(A1)
9D000C74  AF84807C   SW A0, -32644(GP)
9D000C78  18803A51   BLEZ A0, 0x9D00F5C0
9D000C7C  AE0F0054   SW T7, 84(S0)
9D000C80  00132302   SRL A0, S3, 12
9D000C84  00042080   SLL A0, A0, 2
9D000C88  00952021   ADDU A0, A0, S5
9D000C8C  8C840000   LW A0, 0(A0)
9D000C90  32730FFF   ANDI S3, S3, 4095
9D000C94  26520002   ADDIU S2, S2, 2
9D000C98  00932021   ADDU A0, A0, S3
9D000C9C  90840000   LBU A0, 0(A0)
9D000CA0  00042080   SLL A0, A0, 2
9D000CA4  02E42021   ADDU A0, S7, A0
9D000CA8  8C840000   LW A0, 0(A0)
9D000CAC  00800008   JR A0
9D000CB0  00403821   ADDU A3, V0, ZERO
9D000CB4  8E0F0054   LW T7, 84(S0)
9D000CB8  25420001   ADDIU V0, T2, 1
9D000CBC  8F84807C   LW A0, -32644(GP)
9D000CC0  2484FFFE   ADDIU A0, A0, -2
9D000CC4  25EF0002   ADDIU T7, T7, 2
9D000CC8  304200FF   ANDI V0, V0, 255
9D000CCC  AF84807C   SW A0, -32644(GP)
9D000CD0  18803A5F   BLEZ A0, 0x9D00F650
9D000CD4  AE0F0054   SW T7, 84(S0)
9D000CD8  00122302   SRL A0, S2, 12
9D000CDC  00042080   SLL A0, A0, 2
9D000CE0  00952021   ADDU A0, A0, S5
9D000CE4  8C850000   LW A1, 0(A0)
9D000CE8  32440FFF   ANDI A0, S2, 4095
9D000CEC  00405021   ADDU T2, V0, ZERO
9D000CF0  00A42021   ADDU A0, A1, A0
9D000CF4  90840000   LBU A0, 0(A0)
9D000CF8  26520001   ADDIU S2, S2, 1
9D000CFC  00042080   SLL A0, A0, 2
9D000D00  02E42021   ADDU A0, S7, A0
9D000D04  8C840000   LW A0, 0(A0)
9D000D08  00800008   JR A0
9D000D0C  00403821   ADDU A3, V0, ZERO
9D000D10  00121302   SRL V0, S2, 12
9D000D14  00021080   SLL V0, V0, 2
9D000D18  02021021   ADDU V0, S0, V0
9D000D1C  8C420000   LW V0, 0(V0)
9D000D20  26440001   ADDIU A0, S2, 1
9D000D24  30840FFF   ANDI A0, A0, 4095
9D000D28  00442021   ADDU A0, V0, A0
9D000D2C  32450FFF   ANDI A1, S2, 4095
9D000D30  90840000   LBU A0, 0(A0)
9D000D34  00451021   ADDU V0, V0, A1
9D000D38  90420000   LBU V0, 0(V0)
9D000D3C  00042200   SLL A0, A0, 8
9D000D40  00822025   OR A0, A0, V0
9D000D44  2C820800   SLTIU V0, A0, 2048
9D000D48  14402E64   BNE V0, ZERO, 0x9D00C6DC
9D000D4C  26530002   ADDIU S3, S2, 2
9D000D50  34088000   ORI T0, ZERO, -32768
9D000D54  0088102B   SLTU V0, A0, T0
9D000D58  10403124   BEQ V0, ZERO, .LBB3131, .LBB3132, .LBB3133
9D000D5C  00041302   SRL V0, A0, 12
9D000D60  8EA20040   LW V0, 64(S5)
9D000D64  8C450000   LW A1, 0(V0)
9D000D68  50B1000D   BEQL A1, S1, 0x9D000DA0
9D000D6C  00041302   SRL V0, A0, 12
9D000D70  0085282B   SLTU A1, A0, A1
9D000D74  54A00006   BNEL A1, ZERO, 0x9D000D90
9D000D78  2442000C   ADDIU V0, V0, 12
9D000D7C  8C450004   LW A1, 4(V0)
9D000D80  00A4282B   SLTU A1, A1, A0
9D000D84  50A03700   BEQL A1, ZERO, 0x9D00E988
9D000D88  8C420008   LW V0, 8(V0)
9D000D8C  2442000C   ADDIU V0, V0, 12
9D000D90  8C450000   LW A1, 0(V0)
9D000D94  54B1FFF7   BNEL A1, S1, 0x9D000D74
9D000D98  0085282B   SLTU A1, A0, A1
9D000D9C  00041302   SRL V0, A0, 12
9D000DA0  00021080   SLL V0, V0, 2
9D000DA4  02021021   ADDU V0, S0, V0
9D000DA8  8C420000   LW V0, 0(V0)
9D000DAC  30840FFF   ANDI A0, A0, 4095
9D000DB0  00441021   ADDU V0, V0, A0
9D000DB4  90420000   LBU V0, 0(V0)
9D000DB8  8E0F0054   LW T7, 84(S0)
9D000DBC  01421023   SUBU V0, T2, V0
9D000DC0  7C490200   EXT T1, V0, 8, 1
9D000DC4  8F84807C   LW A0, -32644(GP)
9D000DC8  2484FFFC   ADDIU A0, A0, -4
9D000DCC  25EF0004   ADDIU T7, T7, 4
9D000DD0  39290001   XORI T1, T1, 1
9D000DD4  304200FF   ANDI V0, V0, 255
9D000DD8  AF84807C   SW A0, -32644(GP)
9D000DDC  18803DFE   BLEZ A0, 0x9D0105D8
9D000DE0  AE0F0054   SW T7, 84(S0)
9D000DE4  00132302   SRL A0, S3, 12
9D000DE8  00042080   SLL A0, A0, 2
9D000DEC  00952021   ADDU A0, A0, S5
9D000DF0  8C840000   LW A0, 0(A0)
9D000DF4  32730FFF   ANDI S3, S3, 4095
9D000DF8  26520003   ADDIU S2, S2, 3
9D000DFC  00932021   ADDU A0, A0, S3
9D000E00  90840000   LBU A0, 0(A0)
9D000E04  00042080   SLL A0, A0, 2
9D000E08  02E42021   ADDU A0, S7, A0
9D000E0C  8C840000   LW A0, 0(A0)
9D000E10  00800008   JR A0
9D000E14  00403821   ADDU A3, V0, ZERO
9D000E18  00121302   SRL V0, S2, 12
9D000E1C  00021080   SLL V0, V0, 2
9D000E20  02021021   ADDU V0, S0, V0
9D000E24  8C420000   LW V0, 0(V0)
9D000E28  26440001   ADDIU A0, S2, 1
9D000E2C  30840FFF   ANDI A0, A0, 4095
9D000E30  00442021   ADDU A0, V0, A0
9D000E34  32450FFF   ANDI A1, S2, 4095
9D000E38  90840000   LBU A0, 0(A0)
9D000E3C  00451021   ADDU V0, V0, A1
9D000E40  90420000   LBU V0, 0(V0)
9D000E44  00042200   SLL A0, A0, 8
9D000E48  00822025   OR A0, A0, V0
9D000E4C  2C820800   SLTIU V0, A0, 2048
9D000E50  14402EC2   BNE V0, ZERO, 0x9D00C95C
9D000E54  26530002   ADDIU S3, S2, 2
9D000E58  340E8000   ORI T6, ZERO, -32768
9D000E5C  008E102B   SLTU V0, A0, T6
9D000E60  104030FE   BEQ V0, ZERO, .LBB3148, .LBB3149, .LBB3150
9D000E64  00041302   SRL V0, A0, 12
9D000E68  8EA20040   LW V0, 64(S5)
9D000E6C  8C450000   LW A1, 0(V0)
9D000E70  50B1000D   BEQL A1, S1, 0x9D000EA8
9D000E74  00041302   SRL V0, A0, 12
9D000E78  0085282B   SLTU A1, A0, A1
9D000E7C  54A00006   BNEL A1, ZERO, 0x9D000E98
9D000E80  2442000C   ADDIU V0, V0, 12
9D000E84  8C450004   LW A1, 4(V0)
9D000E88  00A4282B   SLTU A1, A1, A0
9D000E8C  50A03831   BEQL A1, ZERO, 0x9D00EF54
9D000E90  8C420008   LW V0, 8(V0)
9D000E94  2442000C   ADDIU V0, V0, 12
9D000E98  8C450000   LW A1, 0(V0)
9D000E9C  14B1FFF7   BNE A1, S1, 0x9D000E7C
9D000EA0  0085282B   SLTU A1, A0, A1
9D000EA4  00041302   SRL V0, A0, 12
9D000EA8  00021080   SLL V0, V0, 2
9D000EAC  02021021   ADDU V0, S0, V0
9D000EB0  8C420000   LW V0, 0(V0)
9D000EB4  30840FFF   ANDI A0, A0, 4095
9D000EB8  00441021   ADDU V0, V0, A0
9D000EBC  90440000   LBU A0, 0(V0)
9D000EC0  39220001   XORI V0, T1, 1
9D000EC4  00642823   SUBU A1, V1, A0
9D000EC8  304200FF   ANDI V0, V0, 255
9D000ECC  00A22823   SUBU A1, A1, V0
9D000ED0  8E0F0054   LW T7, 84(S0)
9D000ED4  30A200FF   ANDI V0, A1, 255
9D000ED8  00832026   XOR A0, A0, V1
9D000EDC  2406FF80   ADDIU A2, ZERO, -128
9D000EE0  00866824   AND T5, A0, A2
9D000EE4  00431826   XOR V1, V0, V1
9D000EE8  01A36824   AND T5, T5, V1
9D000EEC  38A50100   XORI A1, A1, 256
9D000EF0  8F83807C   LW V1, -32644(GP)
9D000EF4  2463FFFC   ADDIU V1, V1, -4
9D000EF8  25EF0004   ADDIU T7, T7, 4
9D000EFC  31AD00FF   ANDI T5, T5, 255
9D000F00  7CA90200   EXT T1, A1, 8, 1
9D000F04  AF83807C   SW V1, -32644(GP)
9D000F08  18603EC6   BLEZ V1, 0x9D010A24
9D000F0C  AE0F0054   SW T7, 84(S0)
9D000F10  00131B02   SRL V1, S3, 12
9D000F14  00031880   SLL V1, V1, 2
9D000F18  00751821   ADDU V1, V1, S5
9D000F1C  8C640000   LW A0, 0(V1)
9D000F20  32730FFF   ANDI S3, S3, 4095
9D000F24  00401821   ADDU V1, V0, ZERO
9D000F28  00932021   ADDU A0, A0, S3
9D000F2C  90840000   LBU A0, 0(A0)
9D000F30  26520003   ADDIU S2, S2, 3
9D000F34  00042080   SLL A0, A0, 2
9D000F38  02E42021   ADDU A0, S7, A0
9D000F3C  8C840000   LW A0, 0(A0)
9D000F40  00800008   JR A0
9D000F44  00403821   ADDU A3, V0, ZERO
9D000F48  00121302   SRL V0, S2, 12
9D000F4C  00021080   SLL V0, V0, 2
9D000F50  02021021   ADDU V0, S0, V0
9D000F54  8C420000   LW V0, 0(V0)
9D000F58  26450001   ADDIU A1, S2, 1
9D000F5C  30A50FFF   ANDI A1, A1, 4095
9D000F60  00452821   ADDU A1, V0, A1
9D000F64  32440FFF   ANDI A0, S2, 4095
9D000F68  90AF0000   LBU T7, 0(A1)
9D000F6C  00441021   ADDU V0, V0, A0
9D000F70  90420000   LBU V0, 0(V0)
9D000F74  000F7A00   SLL T7, T7, 8
9D000F78  01E27825   OR T7, T7, V0
9D000F7C  2DE20800   SLTIU V0, T7, 2048
9D000F80  14402E6F   BNE V0, ZERO, 0x9D00C940
9D000F84  26530002   ADDIU S3, S2, 2
9D000F88  34088000   ORI T0, ZERO, -32768
9D000F8C  01E8102B   SLTU V0, T7, T0
9D000F90  10403122   BEQ V0, ZERO, .LBB3165, .LBB3166, .LBB3167
9D000F94  000F1302   SRL V0, T7, 12
9D000F98  8EA20040   LW V0, 64(S5)
9D000F9C  8C440000   LW A0, 0(V0)
9D000FA0  5091000D   BEQL A0, S1, 0x9D000FD8
9D000FA4  000F1302   SRL V0, T7, 12
9D000FA8  01E4202B   SLTU A0, T7, A0
9D000FAC  54800006   BNEL A0, ZERO, 0x9D000FC8
9D000FB0  2442000C   ADDIU V0, V0, 12
9D000FB4  8C440004   LW A0, 4(V0)
9D000FB8  008F202B   SLTU A0, A0, T7
9D000FBC  5080381A   BEQL A0, ZERO, 0x9D00F028
9D000FC0  8C420008   LW V0, 8(V0)
9D000FC4  2442000C   ADDIU V0, V0, 12
9D000FC8  8C440000   LW A0, 0(V0)
9D000FCC  1491FFF7   BNE A0, S1, 0x9D000FAC
9D000FD0  01E4202B   SLTU A0, T7, A0
9D000FD4  000F1302   SRL V0, T7, 12
9D000FD8  00021080   SLL V0, V0, 2
9D000FDC  02021021   ADDU V0, S0, V0
9D000FE0  8C440000   LW A0, 0(V0)
9D000FE4  31E20FFF   ANDI V0, T7, 4095
9D000FE8  00821021   ADDU V0, A0, V0
9D000FEC  90420000   LBU V0, 0(V0)
9D000FF0  8E050044   LW A1, 68(S0)
9D000FF4  24420001   ADDIU V0, V0, 1
9D000FF8  8CA70000   LW A3, 0(A1)
9D000FFC  10F1000C   BEQ A3, S1, .LBB3174, .LBB3175, .LBB3176
9D001000  304200FF   ANDI V0, V0, 255
9D001004  01E7382B   SLTU A3, T7, A3
9D001008  54E00006   BNEL A3, ZERO, 0x9D001024
9D00100C  24A5000C   ADDIU A1, A1, 12
9D001010  8CA40004   LW A0, 4(A1)
9D001014  008F202B   SLTU A0, A0, T7
9D001018  5080330C   BEQL A0, ZERO, 0x9D00DC4C
9D00101C  8CA70008   LW A3, 8(A1)
9D001020  24A5000C   ADDIU A1, A1, 12
9D001024  8CA70000   LW A3, 0(A1)
9D001028  54F1FFF7   BNEL A3, S1, 0x9D001008
9D00102C  01E7382B   SLTU A3, T7, A3
9D001030  000F2302   SRL A0, T7, 12
9D001034  00042080   SLL A0, A0, 2
9D001038  02042021   ADDU A0, S0, A0
9D00103C  8C840000   LW A0, 0(A0)
9D001040  31EF0FFF   ANDI T7, T7, 4095
9D001044  008F2021   ADDU A0, A0, T7
9D001048  A0820000   SB V0, 0(A0)
9D00104C  8E0F0054   LW T7, 84(S0)
9D001050  8F84807C   LW A0, -32644(GP)
9D001054  2484FFFA   ADDIU A0, A0, -6
9D001058  25EF0006   ADDIU T7, T7, 6
9D00105C  AF84807C   SW A0, -32644(GP)
9D001060  18803A43   BLEZ A0, 0x9D00F970
9D001064  AE0F0054   SW T7, 84(S0)
9D001068  00132302   SRL A0, S3, 12
9D00106C  00042080   SLL A0, A0, 2
9D001070  00952021   ADDU A0, A0, S5
9D001074  8C840000   LW A0, 0(A0)
9D001078  32730FFF   ANDI S3, S3, 4095
9D00107C  26520003   ADDIU S2, S2, 3
9D001080  00932021   ADDU A0, A0, S3
9D001084  90840000   LBU A0, 0(A0)
9D001088  00042080   SLL A0, A0, 2
9D00108C  02E42021   ADDU A0, S7, A0
9D001090  8C840000   LW A0, 0(A0)
9D001094  00800008   JR A0
9D001098  00403821   ADDU A3, V0, ZERO
9D00109C  00121302   SRL V0, S2, 12
9D0010A0  00021080   SLL V0, V0, 2
9D0010A4  02021021   ADDU V0, S0, V0
9D0010A8  8C420000   LW V0, 0(V0)
9D0010AC  26440001   ADDIU A0, S2, 1
9D0010B0  30840FFF   ANDI A0, A0, 4095
9D0010B4  00442021   ADDU A0, V0, A0
9D0010B8  32430FFF   ANDI V1, S2, 4095
9D0010BC  90840000   LBU A0, 0(A0)
9D0010C0  00431021   ADDU V0, V0, V1
9D0010C4  90420000   LBU V0, 0(V0)
9D0010C8  00042200   SLL A0, A0, 8
9D0010CC  00822025   OR A0, A0, V0
9D0010D0  2C820800   SLTIU V0, A0, 2048
9D0010D4  14402E16   BNE V0, ZERO, 0x9D00C930
9D0010D8  26530002   ADDIU S3, S2, 2
9D0010DC  34068000   ORI A2, ZERO, -32768
9D0010E0  0086102B   SLTU V0, A0, A2
9D0010E4  104030C6   BEQ V0, ZERO, .LBB3191, .LBB3192, .LBB3193
9D0010E8  00041302   SRL V0, A0, 12
9D0010EC  8EA20040   LW V0, 64(S5)
9D0010F0  8C430000   LW V1, 0(V0)
9D0010F4  5071000D   BEQL V1, S1, 0x9D00112C
9D0010F8  00041302   SRL V0, A0, 12
9D0010FC  0083182B   SLTU V1, A0, V1
9D001100  54600006   BNEL V1, ZERO, 0x9D00111C
9D001104  2442000C   ADDIU V0, V0, 12
9D001108  8C430004   LW V1, 4(V0)
9D00110C  0064182B   SLTU V1, V1, A0
9D001110  506037DA   BEQL V1, ZERO, 0x9D00F07C
9D001114  8C420008   LW V0, 8(V0)
9D001118  2442000C   ADDIU V0, V0, 12
9D00111C  8C430000   LW V1, 0(V0)
9D001120  1471FFF7   BNE V1, S1, 0x9D001100
9D001124  0083182B   SLTU V1, A0, V1
9D001128  00041302   SRL V0, A0, 12
9D00112C  00021080   SLL V0, V0, 2
9D001130  02021021   ADDU V0, S0, V0
9D001134  8C420000   LW V0, 0(V0)
9D001138  30840FFF   ANDI A0, A0, 4095
9D00113C  00441021   ADDU V0, V0, A0
9D001140  90420000   LBU V0, 0(V0)
9D001144  8E0F0054   LW T7, 84(S0)
9D001148  8F83807C   LW V1, -32644(GP)
9D00114C  2463FFFC   ADDIU V1, V1, -4
9D001150  25EF0004   ADDIU T7, T7, 4
9D001154  AF83807C   SW V1, -32644(GP)
9D001158  18603E99   BLEZ V1, 0x9D010BC0
9D00115C  AE0F0054   SW T7, 84(S0)
9D001160  00131B02   SRL V1, S3, 12
9D001164  00031880   SLL V1, V1, 2
9D001168  00751821   ADDU V1, V1, S5
9D00116C  8C630000   LW V1, 0(V1)
9D001170  32730FFF   ANDI S3, S3, 4095
9D001174  26520003   ADDIU S2, S2, 3
9D001178  00731821   ADDU V1, V1, S3
9D00117C  90640000   LBU A0, 0(V1)
9D001180  00405021   ADDU T2, V0, ZERO
9D001184  00401821   ADDU V1, V0, ZERO
9D001188  00042080   SLL A0, A0, 2
9D00118C  02E42021   ADDU A0, S7, A0
9D001190  8C840000   LW A0, 0(A0)
9D001194  00800008   JR A0
9D001198  00403821   ADDU A3, V0, ZERO
9D00119C  51202CF6   BEQL T1, ZERO, 0x9D00C578
9D0011A0  8E0F0054   LW T7, 84(S0)
9D0011A4  00122302   SRL A0, S2, 12
9D0011A8  00042080   SLL A0, A0, 2
9D0011AC  02042021   ADDU A0, S0, A0
9D0011B0  8C850000   LW A1, 0(A0)
9D0011B4  32440FFF   ANDI A0, S2, 4095
9D0011B8  26520001   ADDIU S2, S2, 1
9D0011BC  00A42021   ADDU A0, A1, A0
9D0011C0  80930000   LB S3, 0(A0)
9D0011C4  324400FF   ANDI A0, S2, 255
9D0011C8  02642021   ADDU A0, S3, A0
9D0011CC  30840100   ANDI A0, A0, 256
9D0011D0  14802F68   BNE A0, ZERO, 0x9D00CF74
9D0011D4  8EAF0054   LW T7, 84(S5)
9D0011D8  8F84807C   LW A0, -32644(GP)
9D0011DC  2484FFFD   ADDIU A0, A0, -3
9D0011E0  25EF0003   ADDIU T7, T7, 3
9D0011E4  AF84807C   SW A0, -32644(GP)
9D0011E8  AE0F0054   SW T7, 84(S0)
9D0011EC  02729821   ADDU S3, S3, S2
9D0011F0  58803CB7   BLEZL A0, 0x9D0104D0
9D0011F4  7C023004   INS V0, ZERO, 0, 7
9D0011F8  00132302   SRL A0, S3, 12
9D0011FC  00042080   SLL A0, A0, 2
9D001200  02042021   ADDU A0, S0, A0
9D001204  8C850000   LW A1, 0(A0)
9D001208  32640FFF   ANDI A0, S3, 4095
9D00120C  00A42021   ADDU A0, A1, A0
9D001210  90840000   LBU A0, 0(A0)
9D001214  00042080   SLL A0, A0, 2
9D001218  02E42021   ADDU A0, S7, A0
9D00121C  8C840000   LW A0, 0(A0)
9D001220  00800008   JR A0
9D001224  26720001   ADDIU S2, S3, 1
9D001228  00121302   SRL V0, S2, 12
9D00122C  00021080   SLL V0, V0, 2
9D001230  02021021   ADDU V0, S0, V0
9D001234  8C440000   LW A0, 0(V0)
9D001238  32420FFF   ANDI V0, S2, 4095
9D00123C  8F838078   LW V1, -32648(GP)
9D001240  00821021   ADDU V0, A0, V0
9D001244  90420000   LBU V0, 0(V0)
9D001248  00621021   ADDU V0, V1, V0
9D00124C  90450001   LBU A1, 1(V0)
9D001250  90420000   LBU V0, 0(V0)
9D001254  00052A00   SLL A1, A1, 8
9D001258  00A22825   OR A1, A1, V0
9D00125C  00B42821   ADDU A1, A1, S4
9D001260  30A4FFFF   ANDI A0, A1, -1
9D001264  308200FF   ANDI V0, A0, 255
9D001268  0054102B   SLTU V0, V0, S4
9D00126C  10400007   BEQ V0, ZERO, .LBB3216
9D001270  26530001   ADDIU S3, S2, 1
9D001274  8EA20054   LW V0, 84(S5)
9D001278  8F87807C   LW A3, -32644(GP)
9D00127C  24E7FFFF   ADDIU A3, A3, -1
9D001280  24420001   ADDIU V0, V0, 1
9D001284  AF87807C   SW A3, -32644(GP)
9D001288  AEA20054   SW V0, 84(S5)
9D00128C  2C820800   SLTIU V0, A0, 2048
9D001290  14402CF1   BNE V0, ZERO, 0x9D00C658
9D001294  34088000   ORI T0, ZERO, -32768
9D001298  0088102B   SLTU V0, A0, T0
9D00129C  10400011   BEQ V0, ZERO, 0x9D0012E4
9D0012A0  00041302   SRL V0, A0, 12
9D0012A4  8E020040   LW V0, 64(S0)
9D0012A8  8C430000   LW V1, 0(V0)
9D0012AC  5071000D   BEQL V1, S1, 0x9D0012E4
9D0012B0  00041302   SRL V0, A0, 12
9D0012B4  0083182B   SLTU V1, A0, V1
9D0012B8  54600006   BNEL V1, ZERO, 0x9D0012D4
9D0012BC  2442000C   ADDIU V0, V0, 12
9D0012C0  8C430004   LW V1, 4(V0)
9D0012C4  0064182B   SLTU V1, V1, A0
9D0012C8  5060371A   BEQL V1, ZERO, 0x9D00EF34
9D0012CC  8C420008   LW V0, 8(V0)
9D0012D0  2442000C   ADDIU V0, V0, 12
9D0012D4  8C430000   LW V1, 0(V0)
9D0012D8  1471FFF7   BNE V1, S1, 0x9D0012B8
9D0012DC  0083182B   SLTU V1, A0, V1
9D0012E0  00041302   SRL V0, A0, 12
9D0012E4  00021080   SLL V0, V0, 2
9D0012E8  02021021   ADDU V0, S0, V0
9D0012EC  8C420000   LW V0, 0(V0)
9D0012F0  30A50FFF   ANDI A1, A1, 4095
9D0012F4  00451021   ADDU V0, V0, A1
9D0012F8  90420000   LBU V0, 0(V0)
9D0012FC  8E0F0054   LW T7, 84(S0)
9D001300  8F83807C   LW V1, -32644(GP)
9D001304  2463FFFB   ADDIU V1, V1, -5
9D001308  25EF0005   ADDIU T7, T7, 5
9D00130C  AF83807C   SW V1, -32644(GP)
9D001310  18603E9E   BLEZ V1, 0x9D010D8C
9D001314  AE0F0054   SW T7, 84(S0)
9D001318  00131B02   SRL V1, S3, 12
9D00131C  00031880   SLL V1, V1, 2
9D001320  00751821   ADDU V1, V1, S5
9D001324  8C630000   LW V1, 0(V1)
9D001328  32730FFF   ANDI S3, S3, 4095
9D00132C  26520002   ADDIU S2, S2, 2
9D001330  00731821   ADDU V1, V1, S3
9D001334  90640000   LBU A0, 0(V1)
9D001338  00401821   ADDU V1, V0, ZERO
9D00133C  00042080   SLL A0, A0, 2
9D001340  02E42021   ADDU A0, S7, A0
9D001344  8C840000   LW A0, 0(A0)
9D001348  00800008   JR A0
9D00134C  00403821   ADDU A3, V0, ZERO
9D001350  00121302   SRL V0, S2, 12
9D001354  00021080   SLL V0, V0, 2
9D001358  02021021   ADDU V0, S0, V0
9D00135C  8C440000   LW A0, 0(V0)
9D001360  32420FFF   ANDI V0, S2, 4095
9D001364  8F858078   LW A1, -32648(GP)
9D001368  00821021   ADDU V0, A0, V0
9D00136C  90420000   LBU V0, 0(V0)
9D001370  00A21021   ADDU V0, A1, V0
9D001374  90470001   LBU A3, 1(V0)
9D001378  90420000   LBU V0, 0(V0)
9D00137C  00073A00   SLL A3, A3, 8
9D001380  00E23825   OR A3, A3, V0
9D001384  00F43821   ADDU A3, A3, S4
9D001388  30E4FFFF   ANDI A0, A3, -1
9D00138C  308200FF   ANDI V0, A0, 255
9D001390  0054102B   SLTU V0, V0, S4
9D001394  10400007   BEQ V0, ZERO, .LBB3234
9D001398  26530001   ADDIU S3, S2, 1
9D00139C  8EA20054   LW V0, 84(S5)
9D0013A0  8F89807C   LW T1, -32644(GP)
9D0013A4  2529FFFF   ADDIU T1, T1, -1
9D0013A8  24420001   ADDIU V0, V0, 1
9D0013AC  AF89807C   SW T1, -32644(GP)
9D0013B0  AEA20054   SW V0, 84(S5)
9D0013B4  2C820800   SLTIU V0, A0, 2048
9D0013B8  14402D6C   BNE V0, ZERO, 0x9D00C96C
9D0013BC  34068000   ORI A2, ZERO, -32768
9D0013C0  0086102B   SLTU V0, A0, A2
9D0013C4  10400011   BEQ V0, ZERO, 0x9D00140C
9D0013C8  00041302   SRL V0, A0, 12
9D0013CC  8E020040   LW V0, 64(S0)
9D0013D0  8C450000   LW A1, 0(V0)
9D0013D4  50B1000D   BEQL A1, S1, 0x9D00140C
9D0013D8  00041302   SRL V0, A0, 12
9D0013DC  0085282B   SLTU A1, A0, A1
9D0013E0  54A00006   BNEL A1, ZERO, 0x9D0013FC
9D0013E4  2442000C   ADDIU V0, V0, 12
9D0013E8  8C450004   LW A1, 4(V0)
9D0013EC  00A4282B   SLTU A1, A1, A0
9D0013F0  50A036E1   BEQL A1, ZERO, 0x9D00EF78
9D0013F4  8C420008   LW V0, 8(V0)
9D0013F8  2442000C   ADDIU V0, V0, 12
9D0013FC  8C450000   LW A1, 0(V0)
9D001400  54B1FFF7   BNEL A1, S1, 0x9D0013E0
9D001404  0085282B   SLTU A1, A0, A1
9D001408  00041302   SRL V0, A0, 12
9D00140C  00021080   SLL V0, V0, 2
9D001410  02021021   ADDU V0, S0, V0
9D001414  8C420000   LW V0, 0(V0)
9D001418  30E70FFF   ANDI A3, A3, 4095
9D00141C  00471021   ADDU V0, V0, A3
9D001420  90420000   LBU V0, 0(V0)
9D001424  8E0F0054   LW T7, 84(S0)
9D001428  00621023   SUBU V0, V1, V0
9D00142C  7C490200   EXT T1, V0, 8, 1
9D001430  8F84807C   LW A0, -32644(GP)
9D001434  2484FFFB   ADDIU A0, A0, -5
9D001438  25EF0005   ADDIU T7, T7, 5
9D00143C  39290001   XORI T1, T1, 1
9D001440  304200FF   ANDI V0, V0, 255
9D001444  AF84807C   SW A0, -32644(GP)
9D001448  188038E0   BLEZ A0, 0x9D00F7CC
9D00144C  AE0F0054   SW T7, 84(S0)
9D001450  00132302   SRL A0, S3, 12
9D001454  00042080   SLL A0, A0, 2
9D001458  00952021   ADDU A0, A0, S5
9D00145C  8C840000   LW A0, 0(A0)
9D001460  32730FFF   ANDI S3, S3, 4095
9D001464  26520002   ADDIU S2, S2, 2
9D001468  00932021   ADDU A0, A0, S3
9D00146C  90840000   LBU A0, 0(A0)
9D001470  00042080   SLL A0, A0, 2
9D001474  02E42021   ADDU A0, S7, A0
9D001478  8C840000   LW A0, 0(A0)
9D00147C  00800008   JR A0
9D001480  00403821   ADDU A3, V0, ZERO
9D001484  00121302   SRL V0, S2, 12
9D001488  00021080   SLL V0, V0, 2
9D00148C  02021021   ADDU V0, S0, V0
9D001490  8C450000   LW A1, 0(V0)
9D001494  32420FFF   ANDI V0, S2, 4095
9D001498  8F848078   LW A0, -32648(GP)
9D00149C  00A21021   ADDU V0, A1, V0
9D0014A0  90420000   LBU V0, 0(V0)
9D0014A4  00821021   ADDU V0, A0, V0
9D0014A8  904F0001   LBU T7, 1(V0)
9D0014AC  90420000   LBU V0, 0(V0)
9D0014B0  000F7A00   SLL T7, T7, 8
9D0014B4  01E27825   OR T7, T7, V0
9D0014B8  01F47821   ADDU T7, T7, S4
9D0014BC  31E9FFFF   ANDI T1, T7, -1
9D0014C0  2D220800   SLTIU V0, T1, 2048
9D0014C4  14402D4C   BNE V0, ZERO, 0x9D00C9F8
9D0014C8  26530001   ADDIU S3, S2, 1
9D0014CC  340B8000   ORI T3, ZERO, -32768
9D0014D0  012B102B   SLTU V0, T1, T3
9D0014D4  10402FB5   BEQ V0, ZERO, .LBB3256, .LBB3257, .LBB3258
9D0014D8  00091302   SRL V0, T1, 12
9D0014DC  8EA20040   LW V0, 64(S5)
9D0014E0  8C440000   LW A0, 0(V0)
9D0014E4  5091000D   BEQL A0, S1, 0x9D00151C
9D0014E8  00091302   SRL V0, T1, 12
9D0014EC  0124202B   SLTU A0, T1, A0
9D0014F0  54800006   BNEL A0, ZERO, 0x9D00150C
9D0014F4  2442000C   ADDIU V0, V0, 12
9D0014F8  8C440004   LW A0, 4(V0)
9D0014FC  0089202B   SLTU A0, A0, T1
9D001500  508036A5   BEQL A0, ZERO, 0x9D00EF98
9D001504  8C420008   LW V0, 8(V0)
9D001508  2442000C   ADDIU V0, V0, 12
9D00150C  8C440000   LW A0, 0(V0)
9D001510  1491FFF7   BNE A0, S1, 0x9D0014F0
9D001514  0124202B   SLTU A0, T1, A0
9D001518  00091302   SRL V0, T1, 12
9D00151C  00021080   SLL V0, V0, 2
9D001520  02021021   ADDU V0, S0, V0
9D001524  8C440000   LW A0, 0(V0)
9D001528  31E20FFF   ANDI V0, T7, 4095
9D00152C  00821021   ADDU V0, A0, V0
9D001530  90420000   LBU V0, 0(V0)
9D001534  8E070044   LW A3, 68(S0)
9D001538  2442FFFF   ADDIU V0, V0, -1
9D00153C  305800FF   ANDI T8, V0, 255
9D001540  8CE20000   LW V0, 0(A3)
9D001544  5051000D   BEQL V0, S1, 0x9D00157C
9D001548  00091302   SRL V0, T1, 12
9D00154C  0122102B   SLTU V0, T1, V0
9D001550  54400006   BNEL V0, ZERO, 0x9D00156C
9D001554  24E7000C   ADDIU A3, A3, 12
9D001558  8CE20004   LW V0, 4(A3)
9D00155C  0049102B   SLTU V0, V0, T1
9D001560  50403194   BEQL V0, ZERO, 0x9D00DBB4
9D001564  8CE20008   LW V0, 8(A3)
9D001568  24E7000C   ADDIU A3, A3, 12
9D00156C  8CE20000   LW V0, 0(A3)
9D001570  1451FFF7   BNE V0, S1, 0x9D001550
9D001574  0122102B   SLTU V0, T1, V0
9D001578  00091302   SRL V0, T1, 12
9D00157C  00021080   SLL V0, V0, 2
9D001580  02021021   ADDU V0, S0, V0
9D001584  8C420000   LW V0, 0(V0)
9D001588  31EF0FFF   ANDI T7, T7, 4095
9D00158C  004F1021   ADDU V0, V0, T7
9D001590  A0580000   SB T8, 0(V0)
9D001594  8E0F0054   LW T7, 84(S0)
9D001598  00781023   SUBU V0, V1, T8
9D00159C  7C490200   EXT T1, V0, 8, 1
9D0015A0  8F84807C   LW A0, -32644(GP)
9D0015A4  2484FFF8   ADDIU A0, A0, -8
9D0015A8  25EF0008   ADDIU T7, T7, 8
9D0015AC  39290001   XORI T1, T1, 1
9D0015B0  304200FF   ANDI V0, V0, 255
9D0015B4  AF84807C   SW A0, -32644(GP)
9D0015B8  188037EE   BLEZ A0, 0x9D00F574
9D0015BC  AE0F0054   SW T7, 84(S0)
9D0015C0  00132302   SRL A0, S3, 12
9D0015C4  00042080   SLL A0, A0, 2
9D0015C8  00952021   ADDU A0, A0, S5
9D0015CC  8C840000   LW A0, 0(A0)
9D0015D0  32730FFF   ANDI S3, S3, 4095
9D0015D4  26520002   ADDIU S2, S2, 2
9D0015D8  00932021   ADDU A0, A0, S3
9D0015DC  90840000   LBU A0, 0(A0)
9D0015E0  00042080   SLL A0, A0, 2
9D0015E4  02E42021   ADDU A0, S7, A0
9D0015E8  8C840000   LW A0, 0(A0)
9D0015EC  00800008   JR A0
9D0015F0  00403821   ADDU A3, V0, ZERO
9D0015F4  00121302   SRL V0, S2, 12
9D0015F8  00021080   SLL V0, V0, 2
9D0015FC  02021021   ADDU V0, S0, V0
9D001600  8C440000   LW A0, 0(V0)
9D001604  32420FFF   ANDI V0, S2, 4095
9D001608  00821021   ADDU V0, A0, V0
9D00160C  90420000   LBU V0, 0(V0)
9D001610  8E0F0054   LW T7, 84(S0)
9D001614  01421021   ADDU V0, T2, V0
9D001618  304200FF   ANDI V0, V0, 255
9D00161C  8F848078   LW A0, -32648(GP)
9D001620  00821021   ADDU V0, A0, V0
9D001624  90420000   LBU V0, 0(V0)
9D001628  8F84807C   LW A0, -32644(GP)
9D00162C  2484FFFC   ADDIU A0, A0, -4
9D001630  25EF0004   ADDIU T7, T7, 4
9D001634  00621023   SUBU V0, V1, V0
9D001638  7C490200   EXT T1, V0, 8, 1
9D00163C  26530001   ADDIU S3, S2, 1
9D001640  39290001   XORI T1, T1, 1
9D001644  304200FF   ANDI V0, V0, 255
9D001648  AF84807C   SW A0, -32644(GP)
9D00164C  18803D93   BLEZ A0, 0x9D010C9C
9D001650  AE0F0054   SW T7, 84(S0)
9D001654  00132302   SRL A0, S3, 12
9D001658  00042080   SLL A0, A0, 2
9D00165C  00952021   ADDU A0, A0, S5
9D001660  8C840000   LW A0, 0(A0)
9D001664  32730FFF   ANDI S3, S3, 4095
9D001668  26520002   ADDIU S2, S2, 2
9D00166C  00932021   ADDU A0, A0, S3
9D001670  90840000   LBU A0, 0(A0)
9D001674  00042080   SLL A0, A0, 2
9D001678  02E42021   ADDU A0, S7, A0
9D00167C  8C840000   LW A0, 0(A0)
9D001680  00800008   JR A0
9D001684  00403821   ADDU A3, V0, ZERO
9D001688  00121302   SRL V0, S2, 12
9D00168C  00021080   SLL V0, V0, 2
9D001690  02021021   ADDU V0, S0, V0
9D001694  8C440000   LW A0, 0(V0)
9D001698  32420FFF   ANDI V0, S2, 4095
9D00169C  00821021   ADDU V0, A0, V0
9D0016A0  90420000   LBU V0, 0(V0)
9D0016A4  8E0F0054   LW T7, 84(S0)
9D0016A8  01421021   ADDU V0, T2, V0
9D0016AC  304200FF   ANDI V0, V0, 255
9D0016B0  8F858078   LW A1, -32648(GP)
9D0016B4  00A22821   ADDU A1, A1, V0
9D0016B8  90A20000   LBU V0, 0(A1)
9D0016BC  8F84807C   LW A0, -32644(GP)
9D0016C0  2484FFFA   ADDIU A0, A0, -6
9D0016C4  25EF0006   ADDIU T7, T7, 6
9D0016C8  2442FFFF   ADDIU V0, V0, -1
9D0016CC  304200FF   ANDI V0, V0, 255
9D0016D0  26530001   ADDIU S3, S2, 1
9D0016D4  A0A20000   SB V0, 0(A1)
9D0016D8  AF84807C   SW A0, -32644(GP)
9D0016DC  18803C02   BLEZ A0, 0x9D0106E8
9D0016E0  AE0F0054   SW T7, 84(S0)
9D0016E4  00132302   SRL A0, S3, 12
9D0016E8  00042080   SLL A0, A0, 2
9D0016EC  00952021   ADDU A0, A0, S5
9D0016F0  8C840000   LW A0, 0(A0)
9D0016F4  32730FFF   ANDI S3, S3, 4095
9D0016F8  26520002   ADDIU S2, S2, 2
9D0016FC  00932021   ADDU A0, A0, S3
9D001700  90840000   LBU A0, 0(A0)
9D001704  00042080   SLL A0, A0, 2
9D001708  02E42021   ADDU A0, S7, A0
9D00170C  8C840000   LW A0, 0(A0)
9D001710  00800008   JR A0
9D001714  00403821   ADDU A3, V0, ZERO
9D001718  00121302   SRL V0, S2, 12
9D00171C  00021080   SLL V0, V0, 2
9D001720  02021021   ADDU V0, S0, V0
9D001724  8C440000   LW A0, 0(V0)
9D001728  32420FFF   ANDI V0, S2, 4095
9D00172C  000949C0   SLL T1, T1, 7
9D001730  00821021   ADDU V0, A0, V0
9D001734  90420000   LBU V0, 0(V0)
9D001738  8E0F0054   LW T7, 84(S0)
9D00173C  00621024   AND V0, V1, V0
9D001740  00021042   SRL V0, V0, 1
9D001744  00491025   OR V0, V0, T1
9D001748  304200FF   ANDI V0, V0, 255
9D00174C  00026942   SRL T5, V0, 5
9D001750  00021982   SRL V1, V0, 6
9D001754  01A36826   XOR T5, T5, V1
9D001758  8F83807C   LW V1, -32644(GP)
9D00175C  2463FFFE   ADDIU V1, V1, -2
9D001760  25EF0002   ADDIU T7, T7, 2
9D001764  26530001   ADDIU S3, S2, 1
9D001768  7C490180   EXT T1, V0, 6, 1
9D00176C  31AD0001   ANDI T5, T5, 1
9D001770  AF83807C   SW V1, -32644(GP)
9D001774  18603B6C   BLEZ V1, 0x9D010528
9D001778  AE0F0054   SW T7, 84(S0)
9D00177C  00131B02   SRL V1, S3, 12
9D001780  00031880   SLL V1, V1, 2
9D001784  00751821   ADDU V1, V1, S5
9D001788  8C640000   LW A0, 0(V1)
9D00178C  32730FFF   ANDI S3, S3, 4095
9D001790  00401821   ADDU V1, V0, ZERO
9D001794  00932021   ADDU A0, A0, S3
9D001798  90840000   LBU A0, 0(A0)
9D00179C  26520002   ADDIU S2, S2, 2
9D0017A0  00042080   SLL A0, A0, 2
9D0017A4  02E42021   ADDU A0, S7, A0
9D0017A8  8C840000   LW A0, 0(A0)
9D0017AC  00800008   JR A0
9D0017B0  00403821   ADDU A3, V0, ZERO
9D0017B4  00121302   SRL V0, S2, 12
9D0017B8  00021080   SLL V0, V0, 2
9D0017BC  02021021   ADDU V0, S0, V0
9D0017C0  8C420000   LW V0, 0(V0)
9D0017C4  26450001   ADDIU A1, S2, 1
9D0017C8  30A50FFF   ANDI A1, A1, 4095
9D0017CC  00452821   ADDU A1, V0, A1
9D0017D0  32440FFF   ANDI A0, S2, 4095
9D0017D4  90AF0000   LBU T7, 0(A1)
9D0017D8  00441021   ADDU V0, V0, A0
9D0017DC  90420000   LBU V0, 0(V0)
9D0017E0  000F7A00   SLL T7, T7, 8
9D0017E4  01E27825   OR T7, T7, V0
9D0017E8  01EA7821   ADDU T7, T7, T2
9D0017EC  31E7FFFF   ANDI A3, T7, -1
9D0017F0  2CE20800   SLTIU V0, A3, 2048
9D0017F4  14402C79   BNE V0, ZERO, 0x9D00C9DC
9D0017F8  26530002   ADDIU S3, S2, 2
9D0017FC  34088000   ORI T0, ZERO, -32768
9D001800  00E8102B   SLTU V0, A3, T0
9D001804  10402E56   BEQ V0, ZERO, .LBB3302, .LBB3303, .LBB3304
9D001808  00071302   SRL V0, A3, 12
9D00180C  8EA20040   LW V0, 64(S5)
9D001810  8C440000   LW A0, 0(V0)
9D001814  5091000D   BEQL A0, S1, 0x9D00184C
9D001818  00071302   SRL V0, A3, 12
9D00181C  00E4202B   SLTU A0, A3, A0
9D001820  54800006   BNEL A0, ZERO, 0x9D00183C
9D001824  2442000C   ADDIU V0, V0, 12
9D001828  8C440004   LW A0, 4(V0)
9D00182C  0087202B   SLTU A0, A0, A3
9D001830  508035B1   BEQL A0, ZERO, 0x9D00EEF8
9D001834  8C420008   LW V0, 8(V0)
9D001838  2442000C   ADDIU V0, V0, 12
9D00183C  8C440000   LW A0, 0(V0)
9D001840  1491FFF7   BNE A0, S1, 0x9D001820
9D001844  00E4202B   SLTU A0, A3, A0
9D001848  00071302   SRL V0, A3, 12
9D00184C  00021080   SLL V0, V0, 2
9D001850  02021021   ADDU V0, S0, V0
9D001854  8C440000   LW A0, 0(V0)
9D001858  31E20FFF   ANDI V0, T7, 4095
9D00185C  00821021   ADDU V0, A0, V0
9D001860  90420000   LBU V0, 0(V0)
9D001864  8E050044   LW A1, 68(S0)
9D001868  24420001   ADDIU V0, V0, 1
9D00186C  8CA40000   LW A0, 0(A1)
9D001870  1091000C   BEQ A0, S1, .LBB3311, .LBB3312, .LBB3313
9D001874  304200FF   ANDI V0, V0, 255
9D001878  00E4202B   SLTU A0, A3, A0
9D00187C  54800006   BNEL A0, ZERO, 0x9D001898
9D001880  24A5000C   ADDIU A1, A1, 12
9D001884  8CA40004   LW A0, 4(A1)
9D001888  0087202B   SLTU A0, A0, A3
9D00188C  50803237   BEQL A0, ZERO, 0x9D00E16C
9D001890  8CAF0008   LW T7, 8(A1)
9D001894  24A5000C   ADDIU A1, A1, 12
9D001898  8CA40000   LW A0, 0(A1)
9D00189C  1491FFF7   BNE A0, S1, 0x9D00187C
9D0018A0  00E4202B   SLTU A0, A3, A0
9D0018A4  00072302   SRL A0, A3, 12
9D0018A8  00042080   SLL A0, A0, 2
9D0018AC  02042021   ADDU A0, S0, A0
9D0018B0  8C840000   LW A0, 0(A0)
9D0018B4  31EF0FFF   ANDI T7, T7, 4095
9D0018B8  008F2021   ADDU A0, A0, T7
9D0018BC  A0820000   SB V0, 0(A0)
9D0018C0  8E0F0054   LW T7, 84(S0)
9D0018C4  8F84807C   LW A0, -32644(GP)
9D0018C8  2484FFF9   ADDIU A0, A0, -7
9D0018CC  25EF0007   ADDIU T7, T7, 7
9D0018D0  AF84807C   SW A0, -32644(GP)
9D0018D4  18803C7D   BLEZ A0, 0x9D010ACC
9D0018D8  AE0F0054   SW T7, 84(S0)
9D0018DC  00132302   SRL A0, S3, 12
9D0018E0  00042080   SLL A0, A0, 2
9D0018E4  00952021   ADDU A0, A0, S5
9D0018E8  8C840000   LW A0, 0(A0)
9D0018EC  32730FFF   ANDI S3, S3, 4095
9D0018F0  26520003   ADDIU S2, S2, 3
9D0018F4  00932021   ADDU A0, A0, S3
9D0018F8  90840000   LBU A0, 0(A0)
9D0018FC  00042080   SLL A0, A0, 2
9D001900  02E42021   ADDU A0, S7, A0
9D001904  8C840000   LW A0, 0(A0)
9D001908  00800008   JR A0
9D00190C  00403821   ADDU A3, V0, ZERO
9D001910  00121302   SRL V0, S2, 12
9D001914  00021080   SLL V0, V0, 2
9D001918  02021021   ADDU V0, S0, V0
9D00191C  8C440000   LW A0, 0(V0)
9D001920  32420FFF   ANDI V0, S2, 4095
9D001924  00821021   ADDU V0, A0, V0
9D001928  90420000   LBU V0, 0(V0)
9D00192C  8E0F0054   LW T7, 84(S0)
9D001930  8F848078   LW A0, -32648(GP)
9D001934  00821021   ADDU V0, A0, V0
9D001938  90420000   LBU V0, 0(V0)
9D00193C  8F84807C   LW A0, -32644(GP)
9D001940  2484FFFD   ADDIU A0, A0, -3
9D001944  25EF0003   ADDIU T7, T7, 3
9D001948  00621026   XOR V0, V1, V0
9D00194C  26530001   ADDIU S3, S2, 1
9D001950  304200FF   ANDI V0, V0, 255
9D001954  AF84807C   SW A0, -32644(GP)
9D001958  188036F2   BLEZ A0, 0x9D00F524
9D00195C  AE0F0054   SW T7, 84(S0)
9D001960  00131B02   SRL V1, S3, 12
9D001964  00031880   SLL V1, V1, 2
9D001968  00751821   ADDU V1, V1, S5
9D00196C  8C640000   LW A0, 0(V1)
9D001970  32730FFF   ANDI S3, S3, 4095
9D001974  00401821   ADDU V1, V0, ZERO
9D001978  00932021   ADDU A0, A0, S3
9D00197C  90840000   LBU A0, 0(A0)
9D001980  26520002   ADDIU S2, S2, 2
9D001984  00042080   SLL A0, A0, 2
9D001988  02E42021   ADDU A0, S7, A0
9D00198C  8C840000   LW A0, 0(A0)
9D001990  00800008   JR A0
9D001994  00403821   ADDU A3, V0, ZERO
9D001998  00121302   SRL V0, S2, 12
9D00199C  00021080   SLL V0, V0, 2
9D0019A0  02021021   ADDU V0, S0, V0
9D0019A4  8C440000   LW A0, 0(V0)
9D0019A8  32420FFF   ANDI V0, S2, 4095
9D0019AC  00821021   ADDU V0, A0, V0
9D0019B0  90420000   LBU V0, 0(V0)
9D0019B4  8E0F0054   LW T7, 84(S0)
9D0019B8  8F858078   LW A1, -32648(GP)
9D0019BC  00A22821   ADDU A1, A1, V0
9D0019C0  90A90000   LBU T1, 0(A1)
9D0019C4  8F84807C   LW A0, -32644(GP)
9D0019C8  2484FFFB   ADDIU A0, A0, -5
9D0019CC  25EF0005   ADDIU T7, T7, 5
9D0019D0  00091042   SRL V0, T1, 1
9D0019D4  26530001   ADDIU S3, S2, 1
9D0019D8  31290001   ANDI T1, T1, 1
9D0019DC  A0A20000   SB V0, 0(A1)
9D0019E0  AF84807C   SW A0, -32644(GP)
9D0019E4  18803A02   BLEZ A0, 0x9D0101F0
9D0019E8  AE0F0054   SW T7, 84(S0)
9D0019EC  00132302   SRL A0, S3, 12
9D0019F0  00042080   SLL A0, A0, 2
9D0019F4  00952021   ADDU A0, A0, S5
9D0019F8  8C840000   LW A0, 0(A0)
9D0019FC  32730FFF   ANDI S3, S3, 4095
9D001A00  26520002   ADDIU S2, S2, 2
9D001A04  00932021   ADDU A0, A0, S3
9D001A08  90840000   LBU A0, 0(A0)
9D001A0C  00042080   SLL A0, A0, 2
9D001A10  02E42021   ADDU A0, S7, A0
9D001A14  8C840000   LW A0, 0(A0)
9D001A18  00800008   JR A0
9D001A1C  00403821   ADDU A3, V0, ZERO
9D001A20  00121302   SRL V0, S2, 12
9D001A24  00021080   SLL V0, V0, 2
9D001A28  02021021   ADDU V0, S0, V0
9D001A2C  8C440000   LW A0, 0(V0)
9D001A30  32420FFF   ANDI V0, S2, 4095
9D001A34  00821021   ADDU V0, A0, V0
9D001A38  90420000   LBU V0, 0(V0)
9D001A3C  8E0F0054   LW T7, 84(S0)
9D001A40  8F858078   LW A1, -32648(GP)
9D001A44  00A22821   ADDU A1, A1, V0
9D001A48  90A90000   LBU T1, 0(A1)
9D001A4C  8F84807C   LW A0, -32644(GP)
9D001A50  2484FFFB   ADDIU A0, A0, -5
9D001A54  25EF0005   ADDIU T7, T7, 5
9D001A58  00093842   SRL A3, T1, 1
9D001A5C  00E31026   XOR V0, A3, V1
9D001A60  26530001   ADDIU S3, S2, 1
9D001A64  31290001   ANDI T1, T1, 1
9D001A68  A0A70000   SB A3, 0(A1)
9D001A6C  304200FF   ANDI V0, V0, 255
9D001A70  AF84807C   SW A0, -32644(GP)
9D001A74  18803895   BLEZ A0, 0x9D00FCCC
9D001A78  AE0F0054   SW T7, 84(S0)
9D001A7C  00131B02   SRL V1, S3, 12
9D001A80  00031880   SLL V1, V1, 2
9D001A84  00751821   ADDU V1, V1, S5
9D001A88  8C640000   LW A0, 0(V1)
9D001A8C  32730FFF   ANDI S3, S3, 4095
9D001A90  00401821   ADDU V1, V0, ZERO
9D001A94  00932021   ADDU A0, A0, S3
9D001A98  90840000   LBU A0, 0(A0)
9D001A9C  26520002   ADDIU S2, S2, 2
9D001AA0  00042080   SLL A0, A0, 2
9D001AA4  02E42021   ADDU A0, S7, A0
9D001AA8  8C840000   LW A0, 0(A0)
9D001AAC  00800008   JR A0
9D001AB0  00403821   ADDU A3, V0, ZERO
9D001AB4  00122302   SRL A0, S2, 12
9D001AB8  00042080   SLL A0, A0, 2
9D001ABC  02042021   ADDU A0, S0, A0
9D001AC0  8C840000   LW A0, 0(A0)
9D001AC4  26450001   ADDIU A1, S2, 1
9D001AC8  30A50FFF   ANDI A1, A1, 4095
9D001ACC  00852821   ADDU A1, A0, A1
9D001AD0  324F0FFF   ANDI T7, S2, 4095
9D001AD4  90A50000   LBU A1, 0(A1)
9D001AD8  008F2021   ADDU A0, A0, T7
9D001ADC  90840000   LBU A0, 0(A0)
9D001AE0  00052A00   SLL A1, A1, 8
9D001AE4  00A42025   OR A0, A1, A0
9D001AE8  2C850800   SLTIU A1, A0, 2048
9D001AEC  14A02BC8   BNE A1, ZERO, 0x9D00CA10
9D001AF0  26530002   ADDIU S3, S2, 2
9D001AF4  8EA50044   LW A1, 68(S5)
9D001AF8  8CAF0000   LW T7, 0(A1)
9D001AFC  51F1000D   BEQL T7, S1, 0x9D001B34
9D001B00  00042B02   SRL A1, A0, 12
9D001B04  008F782B   SLTU T7, A0, T7
9D001B08  55E00006   BNEL T7, ZERO, 0x9D001B24
9D001B0C  24A5000C   ADDIU A1, A1, 12
9D001B10  8CA60004   LW A2, 4(A1)
9D001B14  00C4302B   SLTU A2, A2, A0
9D001B18  50C02FEC   BEQL A2, ZERO, 0x9D00DACC
9D001B1C  8CAF0008   LW T7, 8(A1)
9D001B20  24A5000C   ADDIU A1, A1, 12
9D001B24  8CAF0000   LW T7, 0(A1)
9D001B28  15F1FFF7   BNE T7, S1, 0x9D001B08
9D001B2C  008F782B   SLTU T7, A0, T7
9D001B30  00042B02   SRL A1, A0, 12
9D001B34  00052880   SLL A1, A1, 2
9D001B38  02052821   ADDU A1, S0, A1
9D001B3C  8CA50000   LW A1, 0(A1)
9D001B40  30840FFF   ANDI A0, A0, 4095
9D001B44  00A42021   ADDU A0, A1, A0
9D001B48  A08A0000   SB T2, 0(A0)
9D001B4C  8E0F0054   LW T7, 84(S0)
9D001B50  8F84807C   LW A0, -32644(GP)
9D001B54  2484FFFC   ADDIU A0, A0, -4
9D001B58  25EF0004   ADDIU T7, T7, 4
9D001B5C  AF84807C   SW A0, -32644(GP)
9D001B60  18803C06   BLEZ A0, 0x9D010B7C
9D001B64  AE0F0054   SW T7, 84(S0)
9D001B68  00132302   SRL A0, S3, 12
9D001B6C  00042080   SLL A0, A0, 2
9D001B70  00952021   ADDU A0, A0, S5
9D001B74  8C840000   LW A0, 0(A0)
9D001B78  32730FFF   ANDI S3, S3, 4095
9D001B7C  00932021   ADDU A0, A0, S3
9D001B80  90840000   LBU A0, 0(A0)
9D001B84  00042080   SLL A0, A0, 2
9D001B88  02E42021   ADDU A0, S7, A0
9D001B8C  8C840000   LW A0, 0(A0)
9D001B90  00800008   JR A0
9D001B94  26520003   ADDIU S2, S2, 3
9D001B98  8E0F0054   LW T7, 84(S0)
9D001B9C  26530002   ADDIU S3, S2, 2
9D001BA0  8F84807C   LW A0, -32644(GP)
9D001BA4  2484FFFC   ADDIU A0, A0, -4
9D001BA8  25EF0004   ADDIU T7, T7, 4
9D001BAC  AF84807C   SW A0, -32644(GP)
9D001BB0  18803792   BLEZ A0, 0x9D00F9FC
9D001BB4  AE0F0054   SW T7, 84(S0)
9D001BB8  00132302   SRL A0, S3, 12
9D001BBC  00042080   SLL A0, A0, 2
9D001BC0  00952021   ADDU A0, A0, S5
9D001BC4  8C840000   LW A0, 0(A0)
9D001BC8  32730FFF   ANDI S3, S3, 4095
9D001BCC  00932021   ADDU A0, A0, S3
9D001BD0  90840000   LBU A0, 0(A0)
9D001BD4  00042080   SLL A0, A0, 2
9D001BD8  02E42021   ADDU A0, S7, A0
9D001BDC  8C840000   LW A0, 0(A0)
9D001BE0  00800008   JR A0
9D001BE4  26520003   ADDIU S2, S2, 3
9D001BE8  00121302   SRL V0, S2, 12
9D001BEC  00021080   SLL V0, V0, 2
9D001BF0  02021021   ADDU V0, S0, V0
9D001BF4  8C420000   LW V0, 0(V0)
9D001BF8  26440001   ADDIU A0, S2, 1
9D001BFC  30840FFF   ANDI A0, A0, 4095
9D001C00  00442021   ADDU A0, V0, A0
9D001C04  32450FFF   ANDI A1, S2, 4095
9D001C08  90840000   LBU A0, 0(A0)
9D001C0C  00451021   ADDU V0, V0, A1
9D001C10  90420000   LBU V0, 0(V0)
9D001C14  00042200   SLL A0, A0, 8
9D001C18  00822025   OR A0, A0, V0
9D001C1C  2C820800   SLTIU V0, A0, 2048
9D001C20  14402B3F   BNE V0, ZERO, 0x9D00C920
9D001C24  26530002   ADDIU S3, S2, 2
9D001C28  34088000   ORI T0, ZERO, -32768
9D001C2C  0088102B   SLTU V0, A0, T0
9D001C30  10402E1D   BEQ V0, ZERO, .LBB3360, .LBB3361, .LBB3362
9D001C34  00041302   SRL V0, A0, 12
9D001C38  8EA20040   LW V0, 64(S5)
9D001C3C  8C450000   LW A1, 0(V0)
9D001C40  50B1000D   BEQL A1, S1, 0x9D001C78
9D001C44  00041302   SRL V0, A0, 12
9D001C48  0085282B   SLTU A1, A0, A1
9D001C4C  54A00006   BNEL A1, ZERO, 0x9D001C68
9D001C50  2442000C   ADDIU V0, V0, 12
9D001C54  8C450004   LW A1, 4(V0)
9D001C58  00A4282B   SLTU A1, A1, A0
9D001C5C  50A03475   BEQL A1, ZERO, 0x9D00EE34
9D001C60  8C420008   LW V0, 8(V0)
9D001C64  2442000C   ADDIU V0, V0, 12
9D001C68  8C450000   LW A1, 0(V0)
9D001C6C  54B1FFF7   BNEL A1, S1, 0x9D001C4C
9D001C70  0085282B   SLTU A1, A0, A1
9D001C74  00041302   SRL V0, A0, 12
9D001C78  00021080   SLL V0, V0, 2
9D001C7C  02021021   ADDU V0, S0, V0
9D001C80  8C420000   LW V0, 0(V0)
9D001C84  30840FFF   ANDI A0, A0, 4095
9D001C88  00441021   ADDU V0, V0, A0
9D001C8C  90420000   LBU V0, 0(V0)
9D001C90  8E0F0054   LW T7, 84(S0)
9D001C94  00431025   OR V0, V0, V1
9D001C98  8F84807C   LW A0, -32644(GP)
9D001C9C  2484FFFC   ADDIU A0, A0, -4
9D001CA0  25EF0004   ADDIU T7, T7, 4
9D001CA4  304200FF   ANDI V0, V0, 255
9D001CA8  AF84807C   SW A0, -32644(GP)
9D001CAC  18803A53   BLEZ A0, 0x9D0105FC
9D001CB0  AE0F0054   SW T7, 84(S0)
9D001CB4  00131B02   SRL V1, S3, 12
9D001CB8  00031880   SLL V1, V1, 2
9D001CBC  00751821   ADDU V1, V1, S5
9D001CC0  8C640000   LW A0, 0(V1)
9D001CC4  32730FFF   ANDI S3, S3, 4095
9D001CC8  00401821   ADDU V1, V0, ZERO
9D001CCC  00932021   ADDU A0, A0, S3
9D001CD0  90840000   LBU A0, 0(A0)
9D001CD4  26520003   ADDIU S2, S2, 3
9D001CD8  00042080   SLL A0, A0, 2
9D001CDC  02E42021   ADDU A0, S7, A0
9D001CE0  8C840000   LW A0, 0(A0)
9D001CE4  00800008   JR A0
9D001CE8  00403821   ADDU A3, V0, ZERO
9D001CEC  7C022420   SEB A0, V0
9D001CF0  04822C6F   BLTZL A0, 0x9D00CEB0
9D001CF4  8E0F0054   LW T7, 84(S0)
9D001CF8  00122B02   SRL A1, S2, 12
9D001CFC  00052880   SLL A1, A1, 2
9D001D00  02052821   ADDU A1, S0, A1
9D001D04  8CAF0000   LW T7, 0(A1)
9D001D08  32450FFF   ANDI A1, S2, 4095
9D001D0C  26520001   ADDIU S2, S2, 1
9D001D10  01E52821   ADDU A1, T7, A1
9D001D14  80B30000   LB S3, 0(A1)
9D001D18  324500FF   ANDI A1, S2, 255
9D001D1C  02652821   ADDU A1, S3, A1
9D001D20  30A50100   ANDI A1, A1, 256
9D001D24  14A02C51   BNE A1, ZERO, 0x9D00CE6C
9D001D28  8EAF0054   LW T7, 84(S5)
9D001D2C  8F85807C   LW A1, -32644(GP)
9D001D30  24A5FFFD   ADDIU A1, A1, -3
9D001D34  25EF0003   ADDIU T7, T7, 3
9D001D38  AF85807C   SW A1, -32644(GP)
9D001D3C  AE0F0054   SW T7, 84(S0)
9D001D40  02729821   ADDU S3, S3, S2
9D001D44  18A037A7   BLEZ A1, 0x9D00FBE4
9D001D48  7C043004   INS A0, ZERO, 0, 7
9D001D4C  00132302   SRL A0, S3, 12
9D001D50  00042080   SLL A0, A0, 2
9D001D54  02042021   ADDU A0, S0, A0
9D001D58  8C850000   LW A1, 0(A0)
9D001D5C  32640FFF   ANDI A0, S3, 4095
9D001D60  00A42021   ADDU A0, A1, A0
9D001D64  90840000   LBU A0, 0(A0)
9D001D68  00042080   SLL A0, A0, 2
9D001D6C  02E42021   ADDU A0, S7, A0
9D001D70  8C840000   LW A0, 0(A0)
9D001D74  00800008   JR A0
9D001D78  26720001   ADDIU S2, S3, 1
9D001D7C  00121302   SRL V0, S2, 12
9D001D80  00021080   SLL V0, V0, 2
9D001D84  02021021   ADDU V0, S0, V0
9D001D88  8C440000   LW A0, 0(V0)
9D001D8C  32420FFF   ANDI V0, S2, 4095
9D001D90  8F858078   LW A1, -32648(GP)
9D001D94  00821021   ADDU V0, A0, V0
9D001D98  90420000   LBU V0, 0(V0)
9D001D9C  00A21021   ADDU V0, A1, V0
9D001DA0  90470001   LBU A3, 1(V0)
9D001DA4  90420000   LBU V0, 0(V0)
9D001DA8  00073A00   SLL A3, A3, 8
9D001DAC  00E23825   OR A3, A3, V0
9D001DB0  00F43821   ADDU A3, A3, S4
9D001DB4  30E4FFFF   ANDI A0, A3, -1
9D001DB8  308200FF   ANDI V0, A0, 255
9D001DBC  0054102B   SLTU V0, V0, S4
9D001DC0  10400007   BEQ V0, ZERO, .LBB3385
9D001DC4  26530001   ADDIU S3, S2, 1
9D001DC8  8EA20054   LW V0, 84(S5)
9D001DCC  8F8F807C   LW T7, -32644(GP)
9D001DD0  25EFFFFF   ADDIU T7, T7, -1
9D001DD4  24420001   ADDIU V0, V0, 1
9D001DD8  AF8F807C   SW T7, -32644(GP)
9D001DDC  AEA20054   SW V0, 84(S5)
9D001DE0  2C820800   SLTIU V0, A0, 2048
9D001DE4  14402ACB   BNE V0, ZERO, 0x9D00C914
9D001DE8  340B8000   ORI T3, ZERO, -32768
9D001DEC  008B102B   SLTU V0, A0, T3
9D001DF0  10400011   BEQ V0, ZERO, 0x9D001E38
9D001DF4  00041302   SRL V0, A0, 12
9D001DF8  8E020040   LW V0, 64(S0)
9D001DFC  8C450000   LW A1, 0(V0)
9D001E00  50B1000D   BEQL A1, S1, 0x9D001E38
9D001E04  00041302   SRL V0, A0, 12
9D001E08  0085282B   SLTU A1, A0, A1
9D001E0C  54A00006   BNEL A1, ZERO, 0x9D001E28
9D001E10  2442000C   ADDIU V0, V0, 12
9D001E14  8C450004   LW A1, 4(V0)
9D001E18  00A4282B   SLTU A1, A1, A0
9D001E1C  50A032AF   BEQL A1, ZERO, 0x9D00E8DC
9D001E20  8C420008   LW V0, 8(V0)
9D001E24  2442000C   ADDIU V0, V0, 12
9D001E28  8C450000   LW A1, 0(V0)
9D001E2C  54B1FFF7   BNEL A1, S1, 0x9D001E0C
9D001E30  0085282B   SLTU A1, A0, A1
9D001E34  00041302   SRL V0, A0, 12
9D001E38  00021080   SLL V0, V0, 2
9D001E3C  02021021   ADDU V0, S0, V0
9D001E40  8C420000   LW V0, 0(V0)
9D001E44  30E70FFF   ANDI A3, A3, 4095
9D001E48  00471021   ADDU V0, V0, A3
9D001E4C  90420000   LBU V0, 0(V0)
9D001E50  8E0F0054   LW T7, 84(S0)
9D001E54  00431025   OR V0, V0, V1
9D001E58  8F84807C   LW A0, -32644(GP)
9D001E5C  2484FFFB   ADDIU A0, A0, -5
9D001E60  25EF0005   ADDIU T7, T7, 5
9D001E64  304200FF   ANDI V0, V0, 255
9D001E68  AF84807C   SW A0, -32644(GP)
9D001E6C  188036F3   BLEZ A0, 0x9D00FA3C
9D001E70  AE0F0054   SW T7, 84(S0)
9D001E74  00131B02   SRL V1, S3, 12
9D001E78  00031880   SLL V1, V1, 2
9D001E7C  00751821   ADDU V1, V1, S5
9D001E80  8C640000   LW A0, 0(V1)
9D001E84  32730FFF   ANDI S3, S3, 4095
9D001E88  00401821   ADDU V1, V0, ZERO
9D001E8C  00932021   ADDU A0, A0, S3
9D001E90  90840000   LBU A0, 0(A0)
9D001E94  26520002   ADDIU S2, S2, 2
9D001E98  00042080   SLL A0, A0, 2
9D001E9C  02E42021   ADDU A0, S7, A0
9D001EA0  8C840000   LW A0, 0(A0)
9D001EA4  00800008   JR A0
9D001EA8  00403821   ADDU A3, V0, ZERO
9D001EAC  00121302   SRL V0, S2, 12
9D001EB0  00021080   SLL V0, V0, 2
9D001EB4  02021021   ADDU V0, S0, V0
9D001EB8  8C450000   LW A1, 0(V0)
9D001EBC  32420FFF   ANDI V0, S2, 4095
9D001EC0  8F848078   LW A0, -32648(GP)
9D001EC4  00A21021   ADDU V0, A1, V0
9D001EC8  90420000   LBU V0, 0(V0)
9D001ECC  00821021   ADDU V0, A0, V0
9D001ED0  90580001   LBU T8, 1(V0)
9D001ED4  90420000   LBU V0, 0(V0)
9D001ED8  0018C200   SLL T8, T8, 8
9D001EDC  0302C025   OR T8, T8, V0
9D001EE0  0314C021   ADDU T8, T8, S4
9D001EE4  330FFFFF   ANDI T7, T8, -1
9D001EE8  2DE20800   SLTIU V0, T7, 2048
9D001EEC  14402A82   BNE V0, ZERO, 0x9D00C8F8
9D001EF0  26530001   ADDIU S3, S2, 1
9D001EF4  34048000   ORI A0, ZERO, -32768
9D001EF8  01E4102B   SLTU V0, T7, A0
9D001EFC  10402D71   BEQ V0, ZERO, .LBB3407, .LBB3408, .LBB3409
9D001F00  000F1302   SRL V0, T7, 12
9D001F04  8EA20040   LW V0, 64(S5)
9D001F08  8C440000   LW A0, 0(V0)
9D001F0C  5091000D   BEQL A0, S1, 0x9D001F44
9D001F10  000F1302   SRL V0, T7, 12
9D001F14  01E4202B   SLTU A0, T7, A0
9D001F18  54800006   BNEL A0, ZERO, 0x9D001F34
9D001F1C  2442000C   ADDIU V0, V0, 12
9D001F20  8C440004   LW A0, 4(V0)
9D001F24  008F202B   SLTU A0, A0, T7
9D001F28  50803471   BEQL A0, ZERO, 0x9D00F0F0
9D001F2C  8C420008   LW V0, 8(V0)
9D001F30  2442000C   ADDIU V0, V0, 12
9D001F34  8C440000   LW A0, 0(V0)
9D001F38  1491FFF7   BNE A0, S1, 0x9D001F18
9D001F3C  01E4202B   SLTU A0, T7, A0
9D001F40  000F1302   SRL V0, T7, 12
9D001F44  00021080   SLL V0, V0, 2
9D001F48  02021021   ADDU V0, S0, V0
9D001F4C  8C440000   LW A0, 0(V0)
9D001F50  33020FFF   ANDI V0, T8, 4095
9D001F54  00821021   ADDU V0, A0, V0
9D001F58  90420000   LBU V0, 0(V0)
9D001F5C  8E070044   LW A3, 68(S0)
9D001F60  00022840   SLL A1, V0, 1
9D001F64  7C4939C0   EXT T1, V0, 7, 8
9D001F68  8CE40000   LW A0, 0(A3)
9D001F6C  1091000C   BEQ A0, S1, .LBB3416, .LBB3417, .LBB3418
9D001F70  30A200FF   ANDI V0, A1, 255
9D001F74  01E4202B   SLTU A0, T7, A0
9D001F78  54800006   BNEL A0, ZERO, 0x9D001F94
9D001F7C  24E7000C   ADDIU A3, A3, 12
9D001F80  8CE40004   LW A0, 4(A3)
9D001F84  008F202B   SLTU A0, A0, T7
9D001F88  50802E33   BEQL A0, ZERO, 0x9D00D858
9D001F8C  8CE70008   LW A3, 8(A3)
9D001F90  24E7000C   ADDIU A3, A3, 12
9D001F94  8CE40000   LW A0, 0(A3)
9D001F98  1491FFF7   BNE A0, S1, 0x9D001F78
9D001F9C  01E4202B   SLTU A0, T7, A0
9D001FA0  000F2302   SRL A0, T7, 12
9D001FA4  00042080   SLL A0, A0, 2
9D001FA8  02042021   ADDU A0, S0, A0
9D001FAC  8C840000   LW A0, 0(A0)
9D001FB0  33180FFF   ANDI T8, T8, 4095
9D001FB4  00982021   ADDU A0, A0, T8
9D001FB8  A0820000   SB V0, 0(A0)
9D001FBC  8E0F0054   LW T7, 84(S0)
9D001FC0  00431025   OR V0, V0, V1
9D001FC4  8F84807C   LW A0, -32644(GP)
9D001FC8  2484FFF8   ADDIU A0, A0, -8
9D001FCC  25EF0008   ADDIU T7, T7, 8
9D001FD0  304200FF   ANDI V0, V0, 255
9D001FD4  AF84807C   SW A0, -32644(GP)
9D001FD8  18803638   BLEZ A0, 0x9D00F8BC
9D001FDC  AE0F0054   SW T7, 84(S0)
9D001FE0  00131B02   SRL V1, S3, 12
9D001FE4  00031880   SLL V1, V1, 2
9D001FE8  00751821   ADDU V1, V1, S5
9D001FEC  8C640000   LW A0, 0(V1)
9D001FF0  32730FFF   ANDI S3, S3, 4095
9D001FF4  00401821   ADDU V1, V0, ZERO
9D001FF8  00932021   ADDU A0, A0, S3
9D001FFC  90840000   LBU A0, 0(A0)
9D002000  26520002   ADDIU S2, S2, 2
9D002004  00042080   SLL A0, A0, 2
9D002008  02E42021   ADDU A0, S7, A0
9D00200C  8C840000   LW A0, 0(A0)
9D002010  00800008   JR A0
9D002014  00403821   ADDU A3, V0, ZERO
9D002018  0B4001CD   J 0x9D000734
9D00201C  8E0F0054   LW T7, 84(S0)
9D002020  00121302   SRL V0, S2, 12
9D002024  00021080   SLL V0, V0, 2
9D002028  02021021   ADDU V0, S0, V0
9D00202C  8C420000   LW V0, 0(V0)
9D002030  26450001   ADDIU A1, S2, 1
9D002034  30A50FFF   ANDI A1, A1, 4095
9D002038  00452821   ADDU A1, V0, A1
9D00203C  32440FFF   ANDI A0, S2, 4095
9D002040  90AF0000   LBU T7, 0(A1)
9D002044  00441021   ADDU V0, V0, A0
9D002048  90420000   LBU V0, 0(V0)
9D00204C  000F7A00   SLL T7, T7, 8
9D002050  01E27825   OR T7, T7, V0
9D002054  2DE20800   SLTIU V0, T7, 2048
9D002058  14402A0A   BNE V0, ZERO, 0x9D00C884
9D00205C  26530002   ADDIU S3, S2, 2
9D002060  340E8000   ORI T6, ZERO, -32768
9D002064  01EE102B   SLTU V0, T7, T6
9D002068  10402D08   BEQ V0, ZERO, .LBB3433, .LBB3434, .LBB3435
9D00206C  000F1302   SRL V0, T7, 12
9D002070  8EA20040   LW V0, 64(S5)
9D002074  8C440000   LW A0, 0(V0)
9D002078  5091000D   BEQL A0, S1, 0x9D0020B0
9D00207C  000F1302   SRL V0, T7, 12
9D002080  01E4202B   SLTU A0, T7, A0
9D002084  54800006   BNEL A0, ZERO, 0x9D0020A0
9D002088  2442000C   ADDIU V0, V0, 12
9D00208C  8C440004   LW A0, 4(V0)
9D002090  008F202B   SLTU A0, A0, T7
9D002094  5080324C   BEQL A0, ZERO, 0x9D00E9C8
9D002098  8C420008   LW V0, 8(V0)
9D00209C  2442000C   ADDIU V0, V0, 12
9D0020A0  8C440000   LW A0, 0(V0)
9D0020A4  1491FFF7   BNE A0, S1, 0x9D002084
9D0020A8  01E4202B   SLTU A0, T7, A0
9D0020AC  000F1302   SRL V0, T7, 12
9D0020B0  00021080   SLL V0, V0, 2
9D0020B4  02021021   ADDU V0, S0, V0
9D0020B8  8C440000   LW A0, 0(V0)
9D0020BC  31E20FFF   ANDI V0, T7, 4095
9D0020C0  00821021   ADDU V0, A0, V0
9D0020C4  90420000   LBU V0, 0(V0)
9D0020C8  8E050044   LW A1, 68(S0)
9D0020CC  00022040   SLL A0, V0, 1
9D0020D0  7C4939C0   EXT T1, V0, 7, 8
9D0020D4  8CA70000   LW A3, 0(A1)
9D0020D8  10F1000C   BEQ A3, S1, .LBB3442, .LBB3443, .LBB3444
9D0020DC  308200FF   ANDI V0, A0, 255
9D0020E0  01E7382B   SLTU A3, T7, A3
9D0020E4  54E00006   BNEL A3, ZERO, 0x9D002100
9D0020E8  24A5000C   ADDIU A1, A1, 12
9D0020EC  8CA40004   LW A0, 4(A1)
9D0020F0  008F202B   SLTU A0, A0, T7
9D0020F4  50802DE6   BEQL A0, ZERO, 0x9D00D890
9D0020F8  8CA70008   LW A3, 8(A1)
9D0020FC  24A5000C   ADDIU A1, A1, 12
9D002100  8CA70000   LW A3, 0(A1)
9D002104  54F1FFF7   BNEL A3, S1, 0x9D0020E4
9D002108  01E7382B   SLTU A3, T7, A3
9D00210C  000F2302   SRL A0, T7, 12
9D002110  00042080   SLL A0, A0, 2
9D002114  02042021   ADDU A0, S0, A0
9D002118  8C840000   LW A0, 0(A0)
9D00211C  31EF0FFF   ANDI T7, T7, 4095
9D002120  008F2021   ADDU A0, A0, T7
9D002124  A0820000   SB V0, 0(A0)
9D002128  8E0F0054   LW T7, 84(S0)
9D00212C  8F84807C   LW A0, -32644(GP)
9D002130  2484FFFA   ADDIU A0, A0, -6
9D002134  25EF0006   ADDIU T7, T7, 6
9D002138  AF84807C   SW A0, -32644(GP)
9D00213C  1880357E   BLEZ A0, 0x9D00F738
9D002140  AE0F0054   SW T7, 84(S0)
9D002144  00132302   SRL A0, S3, 12
9D002148  00042080   SLL A0, A0, 2
9D00214C  00952021   ADDU A0, A0, S5
9D002150  8C840000   LW A0, 0(A0)
9D002154  32730FFF   ANDI S3, S3, 4095
9D002158  26520003   ADDIU S2, S2, 3
9D00215C  00932021   ADDU A0, A0, S3
9D002160  90840000   LBU A0, 0(A0)
9D002164  00042080   SLL A0, A0, 2
9D002168  02E42021   ADDU A0, S7, A0
9D00216C  8C840000   LW A0, 0(A0)
9D002170  00800008   JR A0
9D002174  00403821   ADDU A3, V0, ZERO
9D002178  00121302   SRL V0, S2, 12
9D00217C  00021080   SLL V0, V0, 2
9D002180  02021021   ADDU V0, S0, V0
9D002184  8C420000   LW V0, 0(V0)
9D002188  26450001   ADDIU A1, S2, 1
9D00218C  30A50FFF   ANDI A1, A1, 4095
9D002190  00452821   ADDU A1, V0, A1
9D002194  32440FFF   ANDI A0, S2, 4095
9D002198  90AF0000   LBU T7, 0(A1)
9D00219C  00441021   ADDU V0, V0, A0
9D0021A0  90420000   LBU V0, 0(V0)
9D0021A4  000F7A00   SLL T7, T7, 8
9D0021A8  01E27825   OR T7, T7, V0
9D0021AC  2DE20800   SLTIU V0, T7, 2048
9D0021B0  14402A23   BNE V0, ZERO, 0x9D00CA40
9D0021B4  26530002   ADDIU S3, S2, 2
9D0021B8  34068000   ORI A2, ZERO, -32768
9D0021BC  01E6102B   SLTU V0, T7, A2
9D0021C0  10402C81   BEQ V0, ZERO, .LBB3459, .LBB3460, .LBB3461
9D0021C4  000F1302   SRL V0, T7, 12
9D0021C8  8EA20040   LW V0, 64(S5)
9D0021CC  8C440000   LW A0, 0(V0)
9D0021D0  5091000D   BEQL A0, S1, 0x9D002208
9D0021D4  000F1302   SRL V0, T7, 12
9D0021D8  01E4202B   SLTU A0, T7, A0
9D0021DC  54800006   BNEL A0, ZERO, 0x9D0021F8
9D0021E0  2442000C   ADDIU V0, V0, 12
9D0021E4  8C440004   LW A0, 4(V0)
9D0021E8  008F202B   SLTU A0, A0, T7
9D0021EC  50803201   BEQL A0, ZERO, 0x9D00E9F4
9D0021F0  8C420008   LW V0, 8(V0)
9D0021F4  2442000C   ADDIU V0, V0, 12
9D0021F8  8C440000   LW A0, 0(V0)
9D0021FC  1491FFF7   BNE A0, S1, 0x9D0021DC
9D002200  01E4202B   SLTU A0, T7, A0
9D002204  000F1302   SRL V0, T7, 12
9D002208  00021080   SLL V0, V0, 2
9D00220C  02021021   ADDU V0, S0, V0
9D002210  8C440000   LW A0, 0(V0)
9D002214  31E20FFF   ANDI V0, T7, 4095
9D002218  00821021   ADDU V0, A0, V0
9D00221C  90420000   LBU V0, 0(V0)
9D002220  8E070044   LW A3, 68(S0)
9D002224  0002C040   SLL T8, V0, 1
9D002228  7C4939C0   EXT T1, V0, 7, 8
9D00222C  8CE20000   LW V0, 0(A3)
9D002230  1051000C   BEQ V0, S1, .LBB3468, .LBB3469, .LBB3470
9D002234  331800FF   ANDI T8, T8, 255
9D002238  01E2102B   SLTU V0, T7, V0
9D00223C  54400006   BNEL V0, ZERO, 0x9D002258
9D002240  24E7000C   ADDIU A3, A3, 12
9D002244  8CE20004   LW V0, 4(A3)
9D002248  004F102B   SLTU V0, V0, T7
9D00224C  50402E11   BEQL V0, ZERO, 0x9D00DA94
9D002250  8CE20008   LW V0, 8(A3)
9D002254  24E7000C   ADDIU A3, A3, 12
9D002258  8CE20000   LW V0, 0(A3)
9D00225C  1451FFF7   BNE V0, S1, 0x9D00223C
9D002260  01E2102B   SLTU V0, T7, V0
9D002264  000F1302   SRL V0, T7, 12
9D002268  00021080   SLL V0, V0, 2
9D00226C  02021021   ADDU V0, S0, V0
9D002270  8C420000   LW V0, 0(V0)
9D002274  31EF0FFF   ANDI T7, T7, 4095
9D002278  004F1021   ADDU V0, V0, T7
9D00227C  A0580000   SB T8, 0(V0)
9D002280  8E0F0054   LW T7, 84(S0)
9D002284  03031025   OR V0, T8, V1
9D002288  8F84807C   LW A0, -32644(GP)
9D00228C  2484FFFA   ADDIU A0, A0, -6
9D002290  25EF0006   ADDIU T7, T7, 6
9D002294  304200FF   ANDI V0, V0, 255
9D002298  AF84807C   SW A0, -32644(GP)
9D00229C  1880345E   BLEZ A0, 0x9D00F418
9D0022A0  AE0F0054   SW T7, 84(S0)
9D0022A4  00131B02   SRL V1, S3, 12
9D0022A8  00031880   SLL V1, V1, 2
9D0022AC  00751821   ADDU V1, V1, S5
9D0022B0  8C640000   LW A0, 0(V1)
9D0022B4  32730FFF   ANDI S3, S3, 4095
9D0022B8  00401821   ADDU V1, V0, ZERO
9D0022BC  00932021   ADDU A0, A0, S3
9D0022C0  90840000   LBU A0, 0(A0)
9D0022C4  26520003   ADDIU S2, S2, 3
9D0022C8  00042080   SLL A0, A0, 2
9D0022CC  02E42021   ADDU A0, S7, A0
9D0022D0  8C840000   LW A0, 0(A0)
9D0022D4  00800008   JR A0
9D0022D8  00403821   ADDU A3, V0, ZERO
9D0022DC  0B4001E1   J 0x9D000784
9D0022E0  8E0F0054   LW T7, 84(S0)
9D0022E4  0B4001E1   J 0x9D000784
9D0022E8  8E0F0054   LW T7, 84(S0)
9D0022EC  0B4001CD   J 0x9D000734
9D0022F0  8E0F0054   LW T7, 84(S0)
9D0022F4  00121302   SRL V0, S2, 12
9D0022F8  00021080   SLL V0, V0, 2
9D0022FC  02021021   ADDU V0, S0, V0
9D002300  8C420000   LW V0, 0(V0)
9D002304  26450001   ADDIU A1, S2, 1
9D002308  30A50FFF   ANDI A1, A1, 4095
9D00230C  00452821   ADDU A1, V0, A1
9D002310  32440FFF   ANDI A0, S2, 4095
9D002314  90AF0000   LBU T7, 0(A1)
9D002318  00441021   ADDU V0, V0, A0
9D00231C  90420000   LBU V0, 0(V0)
9D002320  000F7A00   SLL T7, T7, 8
9D002324  01E27825   OR T7, T7, V0
9D002328  01EA7821   ADDU T7, T7, T2
9D00232C  31E7FFFF   ANDI A3, T7, -1
9D002330  2CE20800   SLTIU V0, A3, 2048
9D002334  144029BA   BNE V0, ZERO, 0x9D00CA20
9D002338  26530002   ADDIU S3, S2, 2
9D00233C  340B8000   ORI T3, ZERO, -32768
9D002340  00EB102B   SLTU V0, A3, T3
9D002344  10402C12   BEQ V0, ZERO, .LBB3485, .LBB3486, .LBB3487
9D002348  00071302   SRL V0, A3, 12
9D00234C  8EA20040   LW V0, 64(S5)
9D002350  8C440000   LW A0, 0(V0)
9D002354  5091000D   BEQL A0, S1, 0x9D00238C
9D002358  00071302   SRL V0, A3, 12
9D00235C  00E4202B   SLTU A0, A3, A0
9D002360  54800006   BNEL A0, ZERO, 0x9D00237C
9D002364  2442000C   ADDIU V0, V0, 12
9D002368  8C440004   LW A0, 4(V0)
9D00236C  0087202B   SLTU A0, A0, A3
9D002370  50803316   BEQL A0, ZERO, 0x9D00EFCC
9D002374  8C420008   LW V0, 8(V0)
9D002378  2442000C   ADDIU V0, V0, 12
9D00237C  8C440000   LW A0, 0(V0)
9D002380  1491FFF7   BNE A0, S1, 0x9D002360
9D002384  00E4202B   SLTU A0, A3, A0
9D002388  00071302   SRL V0, A3, 12
9D00238C  00021080   SLL V0, V0, 2
9D002390  02021021   ADDU V0, S0, V0
9D002394  8C440000   LW A0, 0(V0)
9D002398  31E20FFF   ANDI V0, T7, 4095
9D00239C  00821021   ADDU V0, A0, V0
9D0023A0  90420000   LBU V0, 0(V0)
9D0023A4  8E050044   LW A1, 68(S0)
9D0023A8  0002C040   SLL T8, V0, 1
9D0023AC  7C4939C0   EXT T1, V0, 7, 8
9D0023B0  8CA40000   LW A0, 0(A1)
9D0023B4  1091000C   BEQ A0, S1, .LBB3494, .LBB3495, .LBB3496
9D0023B8  330200FF   ANDI V0, T8, 255
9D0023BC  00E4202B   SLTU A0, A3, A0
9D0023C0  54800006   BNEL A0, ZERO, 0x9D0023DC
9D0023C4  24A5000C   ADDIU A1, A1, 12
9D0023C8  8CA40004   LW A0, 4(A1)
9D0023CC  0087202B   SLTU A0, A0, A3
9D0023D0  50802E54   BEQL A0, ZERO, 0x9D00DD24
9D0023D4  8CAF0008   LW T7, 8(A1)
9D0023D8  24A5000C   ADDIU A1, A1, 12
9D0023DC  8CA40000   LW A0, 0(A1)
9D0023E0  1491FFF7   BNE A0, S1, 0x9D0023C0
9D0023E4  00E4202B   SLTU A0, A3, A0
9D0023E8  00072302   SRL A0, A3, 12
9D0023EC  00042080   SLL A0, A0, 2
9D0023F0  02042021   ADDU A0, S0, A0
9D0023F4  8C840000   LW A0, 0(A0)
9D0023F8  31EF0FFF   ANDI T7, T7, 4095
9D0023FC  008F2021   ADDU A0, A0, T7
9D002400  A0820000   SB V0, 0(A0)
9D002404  8E0F0054   LW T7, 84(S0)
9D002408  8F84807C   LW A0, -32644(GP)
9D00240C  2484FFF9   ADDIU A0, A0, -7
9D002410  25EF0007   ADDIU T7, T7, 7
9D002414  AF84807C   SW A0, -32644(GP)
9D002418  18803918   BLEZ A0, 0x9D01087C
9D00241C  AE0F0054   SW T7, 84(S0)
9D002420  00132302   SRL A0, S3, 12
9D002424  00042080   SLL A0, A0, 2
9D002428  00952021   ADDU A0, A0, S5
9D00242C  8C840000   LW A0, 0(A0)
9D002430  32730FFF   ANDI S3, S3, 4095
9D002434  26520003   ADDIU S2, S2, 3
9D002438  00932021   ADDU A0, A0, S3
9D00243C  90840000   LBU A0, 0(A0)
9D002440  00042080   SLL A0, A0, 2
9D002444  02E42021   ADDU A0, S7, A0
9D002448  8C840000   LW A0, 0(A0)
9D00244C  00800008   JR A0
9D002450  00403821   ADDU A3, V0, ZERO
9D002454  00121302   SRL V0, S2, 12
9D002458  00021080   SLL V0, V0, 2
9D00245C  02021021   ADDU V0, S0, V0
9D002460  8C420000   LW V0, 0(V0)
9D002464  26450001   ADDIU A1, S2, 1
9D002468  30A50FFF   ANDI A1, A1, 4095
9D00246C  00452821   ADDU A1, V0, A1
9D002470  32440FFF   ANDI A0, S2, 4095
9D002474  90B80000   LBU T8, 0(A1)
9D002478  00441021   ADDU V0, V0, A0
9D00247C  90420000   LBU V0, 0(V0)
9D002480  0018C200   SLL T8, T8, 8
9D002484  0302C025   OR T8, T8, V0
9D002488  030AC021   ADDU T8, T8, T2
9D00248C  330FFFFF   ANDI T7, T8, -1
9D002490  2DE20800   SLTIU V0, T7, 2048
9D002494  14402972   BNE V0, ZERO, 0x9D00CA60
9D002498  26530002   ADDIU S3, S2, 2
9D00249C  34048000   ORI A0, ZERO, -32768
9D0024A0  01E4102B   SLTU V0, T7, A0
9D0024A4  10402BCF   BEQ V0, ZERO, .LBB3511, .LBB3512, .LBB3513
9D0024A8  000F1302   SRL V0, T7, 12
9D0024AC  8EA20040   LW V0, 64(S5)
9D0024B0  8C440000   LW A0, 0(V0)
9D0024B4  5091000D   BEQL A0, S1, 0x9D0024EC
9D0024B8  000F1302   SRL V0, T7, 12
9D0024BC  01E4202B   SLTU A0, T7, A0
9D0024C0  54800006   BNEL A0, ZERO, 0x9D0024DC
9D0024C4  2442000C   ADDIU V0, V0, 12
9D0024C8  8C440004   LW A0, 4(V0)
9D0024CC  008F202B   SLTU A0, A0, T7
9D0024D0  508032F0   BEQL A0, ZERO, 0x9D00F094
9D0024D4  8C420008   LW V0, 8(V0)
9D0024D8  2442000C   ADDIU V0, V0, 12
9D0024DC  8C440000   LW A0, 0(V0)
9D0024E0  1491FFF7   BNE A0, S1, 0x9D0024C0
9D0024E4  01E4202B   SLTU A0, T7, A0
9D0024E8  000F1302   SRL V0, T7, 12
9D0024EC  00021080   SLL V0, V0, 2
9D0024F0  02021021   ADDU V0, S0, V0
9D0024F4  8C440000   LW A0, 0(V0)
9D0024F8  33020FFF   ANDI V0, T8, 4095
9D0024FC  00821021   ADDU V0, A0, V0
9D002500  90420000   LBU V0, 0(V0)
9D002504  8E070044   LW A3, 68(S0)
9D002508  00022840   SLL A1, V0, 1
9D00250C  7C4939C0   EXT T1, V0, 7, 8
9D002510  8CE40000   LW A0, 0(A3)
9D002514  1091000C   BEQ A0, S1, .LBB3520, .LBB3521, .LBB3522
9D002518  30A200FF   ANDI V0, A1, 255
9D00251C  01E4202B   SLTU A0, T7, A0
9D002520  54800006   BNEL A0, ZERO, 0x9D00253C
9D002524  24E7000C   ADDIU A3, A3, 12
9D002528  8CE40004   LW A0, 4(A3)
9D00252C  008F202B   SLTU A0, A0, T7
9D002530  50802E8E   BEQL A0, ZERO, 0x9D00DF6C
9D002534  8CE70008   LW A3, 8(A3)
9D002538  24E7000C   ADDIU A3, A3, 12
9D00253C  8CE40000   LW A0, 0(A3)
9D002540  1491FFF7   BNE A0, S1, 0x9D002520
9D002544  01E4202B   SLTU A0, T7, A0
9D002548  000F2302   SRL A0, T7, 12
9D00254C  00042080   SLL A0, A0, 2
9D002550  02042021   ADDU A0, S0, A0
9D002554  8C840000   LW A0, 0(A0)
9D002558  33180FFF   ANDI T8, T8, 4095
9D00255C  00982021   ADDU A0, A0, T8
9D002560  A0820000   SB V0, 0(A0)
9D002564  8E0F0054   LW T7, 84(S0)
9D002568  00431025   OR V0, V0, V1
9D00256C  8F84807C   LW A0, -32644(GP)
9D002570  2484FFF9   ADDIU A0, A0, -7
9D002574  25EF0007   ADDIU T7, T7, 7
9D002578  304200FF   ANDI V0, V0, 255
9D00257C  AF84807C   SW A0, -32644(GP)
9D002580  188038B4   BLEZ A0, 0x9D010854
9D002584  AE0F0054   SW T7, 84(S0)
9D002588  00131B02   SRL V1, S3, 12
9D00258C  00031880   SLL V1, V1, 2
9D002590  00751821   ADDU V1, V1, S5
9D002594  8C640000   LW A0, 0(V1)
9D002598  32730FFF   ANDI S3, S3, 4095
9D00259C  00401821   ADDU V1, V0, ZERO
9D0025A0  00932021   ADDU A0, A0, S3
9D0025A4  90840000   LBU A0, 0(A0)
9D0025A8  26520003   ADDIU S2, S2, 3
9D0025AC  00042080   SLL A0, A0, 2
9D0025B0  02E42021   ADDU A0, S7, A0
9D0025B4  8C840000   LW A0, 0(A0)
9D0025B8  00800008   JR A0
9D0025BC  00403821   ADDU A3, V0, ZERO
9D0025C0  0B4001F4   J 0x9D0007D0
9D0025C4  8E0F0054   LW T7, 84(S0)
9D0025C8  0B4001F4   J 0x9D0007D0
9D0025CC  8E0F0054   LW T7, 84(S0)
9D0025D0  0B4001F4   J 0x9D0007D0
9D0025D4  8E0F0054   LW T7, 84(S0)
9D0025D8  00122302   SRL A0, S2, 12
9D0025DC  00042080   SLL A0, A0, 2
9D0025E0  8F8F8074   LW T7, -32652(GP)
9D0025E4  02042021   ADDU A0, S0, A0
9D0025E8  26D8FFFF   ADDIU T8, S6, -1
9D0025EC  8C850000   LW A1, 0(A0)
9D0025F0  26440001   ADDIU A0, S2, 1
9D0025F4  331800FF   ANDI T8, T8, 255
9D0025F8  01F6C821   ADDU T9, T7, S6
9D0025FC  00049A02   SRL S3, A0, 8
9D002600  01F87821   ADDU T7, T7, T8
9D002604  30980FFF   ANDI T8, A0, 4095
9D002608  A3330000   SB S3, 0(T9)
9D00260C  32520FFF   ANDI S2, S2, 4095
9D002610  A1E40000   SB A0, 0(T7)
9D002614  00B8C021   ADDU T8, A1, T8
9D002618  8E0F0054   LW T7, 84(S0)
9D00261C  00B22821   ADDU A1, A1, S2
9D002620  93130000   LBU S3, 0(T8)
9D002624  90A50000   LBU A1, 0(A1)
9D002628  26CCFFFE   ADDIU T4, S6, -2
9D00262C  00139A00   SLL S3, S3, 8
9D002630  8F84807C   LW A0, -32644(GP)
9D002634  2484FFFA   ADDIU A0, A0, -6
9D002638  25EF0006   ADDIU T7, T7, 6
9D00263C  319600FF   ANDI S6, T4, 255
9D002640  02659825   OR S3, S3, A1
9D002644  AF84807C   SW A0, -32644(GP)
9D002648  188035E9   BLEZ A0, 0x9D00FDF0
9D00264C  AE0F0054   SW T7, 84(S0)
9D002650  00132302   SRL A0, S3, 12
9D002654  00042080   SLL A0, A0, 2
9D002658  00952021   ADDU A0, A0, S5
9D00265C  8C850000   LW A1, 0(A0)
9D002660  32640FFF   ANDI A0, S3, 4095
9D002664  00A42021   ADDU A0, A1, A0
9D002668  90840000   LBU A0, 0(A0)
9D00266C  00042080   SLL A0, A0, 2
9D002670  02E42021   ADDU A0, S7, A0
9D002674  8C840000   LW A0, 0(A0)
9D002678  00800008   JR A0
9D00267C  26720001   ADDIU S2, S3, 1
9D002680  00121302   SRL V0, S2, 12
9D002684  00021080   SLL V0, V0, 2
9D002688  02021021   ADDU V0, S0, V0
9D00268C  8C440000   LW A0, 0(V0)
9D002690  32420FFF   ANDI V0, S2, 4095
9D002694  8F858078   LW A1, -32648(GP)
9D002698  00821021   ADDU V0, A0, V0
9D00269C  90420000   LBU V0, 0(V0)
9D0026A0  01421021   ADDU V0, T2, V0
9D0026A4  304200FF   ANDI V0, V0, 255
9D0026A8  00A21021   ADDU V0, A1, V0
9D0026AC  90440001   LBU A0, 1(V0)
9D0026B0  90420000   LBU V0, 0(V0)
9D0026B4  00042200   SLL A0, A0, 8
9D0026B8  00822025   OR A0, A0, V0
9D0026BC  2C820800   SLTIU V0, A0, 2048
9D0026C0  14402869   BNE V0, ZERO, 0x9D00C868
9D0026C4  26530001   ADDIU S3, S2, 1
9D0026C8  34068000   ORI A2, ZERO, -32768
9D0026CC  0086102B   SLTU V0, A0, A2
9D0026D0  10402ACD   BEQ V0, ZERO, .LBB3563, .LBB3564, .LBB3565
9D0026D4  00041302   SRL V0, A0, 12
9D0026D8  8EA20040   LW V0, 64(S5)
9D0026DC  8C450000   LW A1, 0(V0)
9D0026E0  50B1000D   BEQL A1, S1, 0x9D002718
9D0026E4  00041302   SRL V0, A0, 12
9D0026E8  0085282B   SLTU A1, A0, A1
9D0026EC  54A00006   BNEL A1, ZERO, 0x9D002708
9D0026F0  2442000C   ADDIU V0, V0, 12
9D0026F4  8C450004   LW A1, 4(V0)
9D0026F8  00A4282B   SLTU A1, A1, A0
9D0026FC  50A030DE   BEQL A1, ZERO, 0x9D00EA78
9D002700  8C420008   LW V0, 8(V0)
9D002704  2442000C   ADDIU V0, V0, 12
9D002708  8C450000   LW A1, 0(V0)
9D00270C  54B1FFF7   BNEL A1, S1, 0x9D0026EC
9D002710  0085282B   SLTU A1, A0, A1
9D002714  00041302   SRL V0, A0, 12
9D002718  00021080   SLL V0, V0, 2
9D00271C  02021021   ADDU V0, S0, V0
9D002720  8C420000   LW V0, 0(V0)
9D002724  30840FFF   ANDI A0, A0, 4095
9D002728  00441021   ADDU V0, V0, A0
9D00272C  90420000   LBU V0, 0(V0)
9D002730  8E0F0054   LW T7, 84(S0)
9D002734  00431024   AND V0, V0, V1
9D002738  8F84807C   LW A0, -32644(GP)
9D00273C  2484FFFA   ADDIU A0, A0, -6
9D002740  25EF0006   ADDIU T7, T7, 6
9D002744  304200FF   ANDI V0, V0, 255
9D002748  AF84807C   SW A0, -32644(GP)
9D00274C  188034C5   BLEZ A0, 0x9D00FA64
9D002750  AE0F0054   SW T7, 84(S0)
9D002754  00131B02   SRL V1, S3, 12
9D002758  00031880   SLL V1, V1, 2
9D00275C  00751821   ADDU V1, V1, S5
9D002760  8C640000   LW A0, 0(V1)
9D002764  32730FFF   ANDI S3, S3, 4095
9D002768  00401821   ADDU V1, V0, ZERO
9D00276C  00932021   ADDU A0, A0, S3
9D002770  90840000   LBU A0, 0(A0)
9D002774  26520002   ADDIU S2, S2, 2
9D002778  00042080   SLL A0, A0, 2
9D00277C  02E42021   ADDU A0, S7, A0
9D002780  8C840000   LW A0, 0(A0)
9D002784  00800008   JR A0
9D002788  00403821   ADDU A3, V0, ZERO
9D00278C  00121302   SRL V0, S2, 12
9D002790  00021080   SLL V0, V0, 2
9D002794  02021021   ADDU V0, S0, V0
9D002798  8C440000   LW A0, 0(V0)
9D00279C  32420FFF   ANDI V0, S2, 4095
9D0027A0  00821021   ADDU V0, A0, V0
9D0027A4  90440000   LBU A0, 0(V0)
9D0027A8  39220001   XORI V0, T1, 1
9D0027AC  304200FF   ANDI V0, V0, 255
9D0027B0  8F858078   LW A1, -32648(GP)
9D0027B4  00A42021   ADDU A0, A1, A0
9D0027B8  90850000   LBU A1, 0(A0)
9D0027BC  8E0F0054   LW T7, 84(S0)
9D0027C0  00652023   SUBU A0, V1, A1
9D0027C4  00822023   SUBU A0, A0, V0
9D0027C8  308200FF   ANDI V0, A0, 255
9D0027CC  00A32826   XOR A1, A1, V1
9D0027D0  2406FF80   ADDIU A2, ZERO, -128
9D0027D4  00A66824   AND T5, A1, A2
9D0027D8  00431826   XOR V1, V0, V1
9D0027DC  01A36824   AND T5, T5, V1
9D0027E0  38840100   XORI A0, A0, 256
9D0027E4  8F83807C   LW V1, -32644(GP)
9D0027E8  2463FFFD   ADDIU V1, V1, -3
9D0027EC  25EF0003   ADDIU T7, T7, 3
9D0027F0  26530001   ADDIU S3, S2, 1
9D0027F4  31AD00FF   ANDI T5, T5, 255
9D0027F8  7C890200   EXT T1, A0, 8, 1
9D0027FC  AF83807C   SW V1, -32644(GP)
9D002800  18603529   BLEZ V1, 0x9D00FCA8
9D002804  AE0F0054   SW T7, 84(S0)
9D002808  00131B02   SRL V1, S3, 12
9D00280C  00031880   SLL V1, V1, 2
9D002810  00751821   ADDU V1, V1, S5
9D002814  8C640000   LW A0, 0(V1)
9D002818  32730FFF   ANDI S3, S3, 4095
9D00281C  00401821   ADDU V1, V0, ZERO
9D002820  00932021   ADDU A0, A0, S3
9D002824  90840000   LBU A0, 0(A0)
9D002828  26520002   ADDIU S2, S2, 2
9D00282C  00042080   SLL A0, A0, 2
9D002830  02E42021   ADDU A0, S7, A0
9D002834  8C840000   LW A0, 0(A0)
9D002838  00800008   JR A0
9D00283C  00403821   ADDU A3, V0, ZERO
9D002840  00121302   SRL V0, S2, 12
9D002844  00021080   SLL V0, V0, 2
9D002848  02021021   ADDU V0, S0, V0
9D00284C  8C440000   LW A0, 0(V0)
9D002850  32420FFF   ANDI V0, S2, 4095
9D002854  00821021   ADDU V0, A0, V0
9D002858  90420000   LBU V0, 0(V0)
9D00285C  8E0F0054   LW T7, 84(S0)
9D002860  8F858078   LW A1, -32648(GP)
9D002864  00A22821   ADDU A1, A1, V0
9D002868  90A20000   LBU V0, 0(A1)
9D00286C  8F84807C   LW A0, -32644(GP)
9D002870  2484FFFB   ADDIU A0, A0, -5
9D002874  25EF0005   ADDIU T7, T7, 5
9D002878  24420001   ADDIU V0, V0, 1
9D00287C  304200FF   ANDI V0, V0, 255
9D002880  26530001   ADDIU S3, S2, 1
9D002884  A0A20000   SB V0, 0(A1)
9D002888  AF84807C   SW A0, -32644(GP)
9D00288C  188033B3   BLEZ A0, 0x9D00F75C
9D002890  AE0F0054   SW T7, 84(S0)
9D002894  00132302   SRL A0, S3, 12
9D002898  00042080   SLL A0, A0, 2
9D00289C  00952021   ADDU A0, A0, S5
9D0028A0  8C840000   LW A0, 0(A0)
9D0028A4  32730FFF   ANDI S3, S3, 4095
9D0028A8  26520002   ADDIU S2, S2, 2
9D0028AC  00932021   ADDU A0, A0, S3
9D0028B0  90840000   LBU A0, 0(A0)
9D0028B4  00042080   SLL A0, A0, 2
9D0028B8  02E42021   ADDU A0, S7, A0
9D0028BC  8C840000   LW A0, 0(A0)
9D0028C0  00800008   JR A0
9D0028C4  00403821   ADDU A3, V0, ZERO
9D0028C8  00121302   SRL V0, S2, 12
9D0028CC  00021080   SLL V0, V0, 2
9D0028D0  02021021   ADDU V0, S0, V0
9D0028D4  8C420000   LW V0, 0(V0)
9D0028D8  26450001   ADDIU A1, S2, 1
9D0028DC  30A50FFF   ANDI A1, A1, 4095
9D0028E0  00452821   ADDU A1, V0, A1
9D0028E4  32440FFF   ANDI A0, S2, 4095
9D0028E8  90B80000   LBU T8, 0(A1)
9D0028EC  00441021   ADDU V0, V0, A0
9D0028F0  90420000   LBU V0, 0(V0)
9D0028F4  0018C200   SLL T8, T8, 8
9D0028F8  0302C025   OR T8, T8, V0
9D0028FC  2F020800   SLTIU V0, T8, 2048
9D002900  14402799   BNE V0, ZERO, 0x9D00C768
9D002904  26530002   ADDIU S3, S2, 2
9D002908  34048000   ORI A0, ZERO, -32768
9D00290C  0304102B   SLTU V0, T8, A0
9D002910  10402B47   BEQ V0, ZERO, .LBB3592, .LBB3593, .LBB3594
9D002914  00181302   SRL V0, T8, 12
9D002918  8EA20040   LW V0, 64(S5)
9D00291C  8C440000   LW A0, 0(V0)
9D002920  5091000D   BEQL A0, S1, 0x9D002958
9D002924  00181302   SRL V0, T8, 12
9D002928  0304202B   SLTU A0, T8, A0
9D00292C  54800006   BNEL A0, ZERO, 0x9D002948
9D002930  2442000C   ADDIU V0, V0, 12
9D002934  8C440004   LW A0, 4(V0)
9D002938  0098202B   SLTU A0, A0, T8
9D00293C  50803080   BEQL A0, ZERO, 0x9D00EB40
9D002940  8C420008   LW V0, 8(V0)
9D002944  2442000C   ADDIU V0, V0, 12
9D002948  8C440000   LW A0, 0(V0)
9D00294C  1491FFF7   BNE A0, S1, 0x9D00292C
9D002950  0304202B   SLTU A0, T8, A0
9D002954  00181302   SRL V0, T8, 12
9D002958  00021080   SLL V0, V0, 2
9D00295C  02021021   ADDU V0, S0, V0
9D002960  8C440000   LW A0, 0(V0)
9D002964  33020FFF   ANDI V0, T8, 4095
9D002968  00821021   ADDU V0, A0, V0
9D00296C  90420000   LBU V0, 0(V0)
9D002970  8E070044   LW A3, 68(S0)
9D002974  00022040   SLL A0, V0, 1
9D002978  00892025   OR A0, A0, T1
9D00297C  8CEF0000   LW T7, 0(A3)
9D002980  7C4939C0   EXT T1, V0, 7, 8
9D002984  11F1000C   BEQ T7, S1, .LBB3601, .LBB3602, .LBB3603
9D002988  308200FF   ANDI V0, A0, 255
9D00298C  030F782B   SLTU T7, T8, T7
9D002990  55E00006   BNEL T7, ZERO, 0x9D0029AC
9D002994  24E7000C   ADDIU A3, A3, 12
9D002998  8CE40004   LW A0, 4(A3)
9D00299C  0098202B   SLTU A0, A0, T8
9D0029A0  50802D3E   BEQL A0, ZERO, 0x9D00DE9C
9D0029A4  8CE70008   LW A3, 8(A3)
9D0029A8  24E7000C   ADDIU A3, A3, 12
9D0029AC  8CEF0000   LW T7, 0(A3)
9D0029B0  15F1FFF7   BNE T7, S1, 0x9D002990
9D0029B4  030F782B   SLTU T7, T8, T7
9D0029B8  00182302   SRL A0, T8, 12
9D0029BC  00042080   SLL A0, A0, 2
9D0029C0  02042021   ADDU A0, S0, A0
9D0029C4  8C840000   LW A0, 0(A0)
9D0029C8  33180FFF   ANDI T8, T8, 4095
9D0029CC  00982021   ADDU A0, A0, T8
9D0029D0  A0820000   SB V0, 0(A0)
9D0029D4  8E0F0054   LW T7, 84(S0)
9D0029D8  00431024   AND V0, V0, V1
9D0029DC  8F83807C   LW V1, -32644(GP)
9D0029E0  2463FFFA   ADDIU V1, V1, -6
9D0029E4  25EF0006   ADDIU T7, T7, 6
9D0029E8  AF83807C   SW V1, -32644(GP)
9D0029EC  186033E9   BLEZ V1, 0x9D00F994
9D0029F0  AE0F0054   SW T7, 84(S0)
9D0029F4  00131B02   SRL V1, S3, 12
9D0029F8  00031880   SLL V1, V1, 2
9D0029FC  00751821   ADDU V1, V1, S5
9D002A00  8C640000   LW A0, 0(V1)
9D002A04  32730FFF   ANDI S3, S3, 4095
9D002A08  00401821   ADDU V1, V0, ZERO
9D002A0C  00932021   ADDU A0, A0, S3
9D002A10  90840000   LBU A0, 0(A0)
9D002A14  26520003   ADDIU S2, S2, 3
9D002A18  00042080   SLL A0, A0, 2
9D002A1C  02E42021   ADDU A0, S7, A0
9D002A20  8C840000   LW A0, 0(A0)
9D002A24  00800008   JR A0
9D002A28  00403821   ADDU A3, V0, ZERO
9D002A2C  00122302   SRL A0, S2, 12
9D002A30  00042080   SLL A0, A0, 2
9D002A34  02042021   ADDU A0, S0, A0
9D002A38  8C850000   LW A1, 0(A0)
9D002A3C  32440FFF   ANDI A0, S2, 4095
9D002A40  00A42021   ADDU A0, A1, A0
9D002A44  90850000   LBU A1, 0(A0)
9D002A48  8E0F0054   LW T7, 84(S0)
9D002A4C  8F84807C   LW A0, -32644(GP)
9D002A50  2484FFFD   ADDIU A0, A0, -3
9D002A54  25EF0003   ADDIU T7, T7, 3
9D002A58  8F988078   LW T8, -32648(GP)
9D002A5C  03052821   ADDU A1, T8, A1
9D002A60  26530001   ADDIU S3, S2, 1
9D002A64  A0A30000   SB V1, 0(A1)
9D002A68  AF84807C   SW A0, -32644(GP)
9D002A6C  18803769   BLEZ A0, 0x9D010814
9D002A70  AE0F0054   SW T7, 84(S0)
9D002A74  00132302   SRL A0, S3, 12
9D002A78  00042080   SLL A0, A0, 2
9D002A7C  00952021   ADDU A0, A0, S5
9D002A80  8C840000   LW A0, 0(A0)
9D002A84  32730FFF   ANDI S3, S3, 4095
9D002A88  00932021   ADDU A0, A0, S3
9D002A8C  90840000   LBU A0, 0(A0)
9D002A90  00042080   SLL A0, A0, 2
9D002A94  02E42021   ADDU A0, S7, A0
9D002A98  8C840000   LW A0, 0(A0)
9D002A9C  00800008   JR A0
9D002AA0  26520002   ADDIU S2, S2, 2
9D002AA4  00121302   SRL V0, S2, 12
9D002AA8  00021080   SLL V0, V0, 2
9D002AAC  02021021   ADDU V0, S0, V0
9D002AB0  8C440000   LW A0, 0(V0)
9D002AB4  32420FFF   ANDI V0, S2, 4095
9D002AB8  00821021   ADDU V0, A0, V0
9D002ABC  90420000   LBU V0, 0(V0)
9D002AC0  000949C0   SLL T1, T1, 7
9D002AC4  01421021   ADDU V0, T2, V0
9D002AC8  304200FF   ANDI V0, V0, 255
9D002ACC  8F878078   LW A3, -32648(GP)
9D002AD0  00E23821   ADDU A3, A3, V0
9D002AD4  90E20000   LBU V0, 0(A3)
9D002AD8  8E0F0054   LW T7, 84(S0)
9D002ADC  8F85807C   LW A1, -32644(GP)
9D002AE0  24A5FFFA   ADDIU A1, A1, -6
9D002AE4  00022042   SRL A0, V0, 1
9D002AE8  00892025   OR A0, A0, T1
9D002AEC  308400FF   ANDI A0, A0, 255
9D002AF0  00644821   ADDU T1, V1, A0
9D002AF4  30420001   ANDI V0, V0, 1
9D002AF8  01224821   ADDU T1, T1, V0
9D002AFC  00836826   XOR T5, A0, V1
9D002B00  312200FF   ANDI V0, T1, 255
9D002B04  000D6827   NOR T5, ZERO, T5
9D002B08  7C0D3004   INS T5, ZERO, 0, 7
9D002B0C  00431826   XOR V1, V0, V1
9D002B10  01A36824   AND T5, T5, V1
9D002B14  25EF0006   ADDIU T7, T7, 6
9D002B18  26530001   ADDIU S3, S2, 1
9D002B1C  A0E40000   SB A0, 0(A3)
9D002B20  7D293A00   EXT T1, T1, 8, 8
9D002B24  31AD00FF   ANDI T5, T5, 255
9D002B28  AF85807C   SW A1, -32644(GP)
9D002B2C  18A03287   BLEZ A1, 0x9D00F54C
9D002B30  AE0F0054   SW T7, 84(S0)
9D002B34  00131B02   SRL V1, S3, 12
9D002B38  00031880   SLL V1, V1, 2
9D002B3C  00751821   ADDU V1, V1, S5
9D002B40  8C640000   LW A0, 0(V1)
9D002B44  32730FFF   ANDI S3, S3, 4095
9D002B48  00401821   ADDU V1, V0, ZERO
9D002B4C  00932021   ADDU A0, A0, S3
9D002B50  90840000   LBU A0, 0(A0)
9D002B54  26520002   ADDIU S2, S2, 2
9D002B58  00042080   SLL A0, A0, 2
9D002B5C  02E42021   ADDU A0, S7, A0
9D002B60  8C840000   LW A0, 0(A0)
9D002B64  00800008   JR A0
9D002B68  00403821   ADDU A3, V0, ZERO
9D002B6C  00121302   SRL V0, S2, 12
9D002B70  00021080   SLL V0, V0, 2
9D002B74  02021021   ADDU V0, S0, V0
9D002B78  8C440000   LW A0, 0(V0)
9D002B7C  32420FFF   ANDI V0, S2, 4095
9D002B80  00821021   ADDU V0, A0, V0
9D002B84  90420000   LBU V0, 0(V0)
9D002B88  8E0F0054   LW T7, 84(S0)
9D002B8C  8F84807C   LW A0, -32644(GP)
9D002B90  2484FFFE   ADDIU A0, A0, -2
9D002B94  02821023   SUBU V0, S4, V0
9D002B98  7C490200   EXT T1, V0, 8, 1
9D002B9C  25EF0002   ADDIU T7, T7, 2
9D002BA0  26530001   ADDIU S3, S2, 1
9D002BA4  39290001   XORI T1, T1, 1
9D002BA8  304200FF   ANDI V0, V0, 255
9D002BAC  AF84807C   SW A0, -32644(GP)
9D002BB0  18803654   BLEZ A0, 0x9D010504
9D002BB4  AE0F0054   SW T7, 84(S0)
9D002BB8  00132302   SRL A0, S3, 12
9D002BBC  00042080   SLL A0, A0, 2
9D002BC0  00952021   ADDU A0, A0, S5
9D002BC4  8C840000   LW A0, 0(A0)
9D002BC8  32730FFF   ANDI S3, S3, 4095
9D002BCC  26520002   ADDIU S2, S2, 2
9D002BD0  00932021   ADDU A0, A0, S3
9D002BD4  90840000   LBU A0, 0(A0)
9D002BD8  00042080   SLL A0, A0, 2
9D002BDC  02E42021   ADDU A0, S7, A0
9D002BE0  8C840000   LW A0, 0(A0)
9D002BE4  00800008   JR A0
9D002BE8  00403821   ADDU A3, V0, ZERO
9D002BEC  00121302   SRL V0, S2, 12
9D002BF0  00021080   SLL V0, V0, 2
9D002BF4  02021021   ADDU V0, S0, V0
9D002BF8  8C440000   LW A0, 0(V0)
9D002BFC  32420FFF   ANDI V0, S2, 4095
9D002C00  8F858078   LW A1, -32648(GP)
9D002C04  00821021   ADDU V0, A0, V0
9D002C08  90420000   LBU V0, 0(V0)
9D002C0C  01421021   ADDU V0, T2, V0
9D002C10  304200FF   ANDI V0, V0, 255
9D002C14  00A21021   ADDU V0, A1, V0
9D002C18  90440001   LBU A0, 1(V0)
9D002C1C  90420000   LBU V0, 0(V0)
9D002C20  00042200   SLL A0, A0, 8
9D002C24  00822025   OR A0, A0, V0
9D002C28  2C820800   SLTIU V0, A0, 2048
9D002C2C  14402723   BNE V0, ZERO, 0x9D00C8BC
9D002C30  26530001   ADDIU S3, S2, 1
9D002C34  340B8000   ORI T3, ZERO, -32768
9D002C38  008B102B   SLTU V0, A0, T3
9D002C3C  10402A44   BEQ V0, ZERO, .LBB3643, .LBB3644, .LBB3645
9D002C40  00041302   SRL V0, A0, 12
9D002C44  8EA20040   LW V0, 64(S5)
9D002C48  8C450000   LW A1, 0(V0)
9D002C4C  50B1000D   BEQL A1, S1, 0x9D002C84
9D002C50  00041302   SRL V0, A0, 12
9D002C54  0085282B   SLTU A1, A0, A1
9D002C58  54A00006   BNEL A1, ZERO, 0x9D002C74
9D002C5C  2442000C   ADDIU V0, V0, 12
9D002C60  8C450004   LW A1, 4(V0)
9D002C64  00A4282B   SLTU A1, A1, A0
9D002C68  50A02ECC   BEQL A1, ZERO, 0x9D00E79C
9D002C6C  8C420008   LW V0, 8(V0)
9D002C70  2442000C   ADDIU V0, V0, 12
9D002C74  8C450000   LW A1, 0(V0)
9D002C78  54B1FFF7   BNEL A1, S1, 0x9D002C58
9D002C7C  0085282B   SLTU A1, A0, A1
9D002C80  00041302   SRL V0, A0, 12
9D002C84  00021080   SLL V0, V0, 2
9D002C88  02021021   ADDU V0, S0, V0
9D002C8C  8C420000   LW V0, 0(V0)
9D002C90  30840FFF   ANDI A0, A0, 4095
9D002C94  00441021   ADDU V0, V0, A0
9D002C98  90420000   LBU V0, 0(V0)
9D002C9C  8E0F0054   LW T7, 84(S0)
9D002CA0  00621023   SUBU V0, V1, V0
9D002CA4  7C490200   EXT T1, V0, 8, 1
9D002CA8  8F84807C   LW A0, -32644(GP)
9D002CAC  2484FFFA   ADDIU A0, A0, -6
9D002CB0  25EF0006   ADDIU T7, T7, 6
9D002CB4  39290001   XORI T1, T1, 1
9D002CB8  304200FF   ANDI V0, V0, 255
9D002CBC  AF84807C   SW A0, -32644(GP)
9D002CC0  18803442   BLEZ A0, 0x9D00FDCC
9D002CC4  AE0F0054   SW T7, 84(S0)
9D002CC8  00132302   SRL A0, S3, 12
9D002CCC  00042080   SLL A0, A0, 2
9D002CD0  00952021   ADDU A0, A0, S5
9D002CD4  8C840000   LW A0, 0(A0)
9D002CD8  32730FFF   ANDI S3, S3, 4095
9D002CDC  26520002   ADDIU S2, S2, 2
9D002CE0  00932021   ADDU A0, A0, S3
9D002CE4  90840000   LBU A0, 0(A0)
9D002CE8  00042080   SLL A0, A0, 2
9D002CEC  02E42021   ADDU A0, S7, A0
9D002CF0  8C840000   LW A0, 0(A0)
9D002CF4  00800008   JR A0
9D002CF8  00403821   ADDU A3, V0, ZERO
9D002CFC  00121302   SRL V0, S2, 12
9D002D00  00021080   SLL V0, V0, 2
9D002D04  02021021   ADDU V0, S0, V0
9D002D08  8C450000   LW A1, 0(V0)
9D002D0C  32420FFF   ANDI V0, S2, 4095
9D002D10  8F848078   LW A0, -32648(GP)
9D002D14  00A21021   ADDU V0, A1, V0
9D002D18  90420000   LBU V0, 0(V0)
9D002D1C  01421021   ADDU V0, T2, V0
9D002D20  304200FF   ANDI V0, V0, 255
9D002D24  00821021   ADDU V0, A0, V0
9D002D28  90490001   LBU T1, 1(V0)
9D002D2C  90420000   LBU V0, 0(V0)
9D002D30  00094A00   SLL T1, T1, 8
9D002D34  01224825   OR T1, T1, V0
9D002D38  2D220800   SLTIU V0, T1, 2048
9D002D3C  144026D9   BNE V0, ZERO, 0x9D00C8A4
9D002D40  26530001   ADDIU S3, S2, 1
9D002D44  34048000   ORI A0, ZERO, -32768
9D002D48  0124102B   SLTU V0, T1, A0
9D002D4C  10402A07   BEQ V0, ZERO, .LBB3666, .LBB3667, .LBB3668
9D002D50  00091302   SRL V0, T1, 12
9D002D54  8EA20040   LW V0, 64(S5)
9D002D58  8C440000   LW A0, 0(V0)
9D002D5C  5091000D   BEQL A0, S1, 0x9D002D94
9D002D60  00091302   SRL V0, T1, 12
9D002D64  0124202B   SLTU A0, T1, A0
9D002D68  54800006   BNEL A0, ZERO, 0x9D002D84
9D002D6C  2442000C   ADDIU V0, V0, 12
9D002D70  8C440004   LW A0, 4(V0)
9D002D74  0089202B   SLTU A0, A0, T1
9D002D78  50802E98   BEQL A0, ZERO, 0x9D00E7DC
9D002D7C  8C420008   LW V0, 8(V0)
9D002D80  2442000C   ADDIU V0, V0, 12
9D002D84  8C440000   LW A0, 0(V0)
9D002D88  1491FFF7   BNE A0, S1, 0x9D002D68
9D002D8C  0124202B   SLTU A0, T1, A0
9D002D90  00091302   SRL V0, T1, 12
9D002D94  00021080   SLL V0, V0, 2
9D002D98  02021021   ADDU V0, S0, V0
9D002D9C  8C440000   LW A0, 0(V0)
9D002DA0  31220FFF   ANDI V0, T1, 4095
9D002DA4  00821021   ADDU V0, A0, V0
9D002DA8  90420000   LBU V0, 0(V0)
9D002DAC  8E070044   LW A3, 68(S0)
9D002DB0  2442FFFF   ADDIU V0, V0, -1
9D002DB4  304F00FF   ANDI T7, V0, 255
9D002DB8  8CE20000   LW V0, 0(A3)
9D002DBC  5051000D   BEQL V0, S1, 0x9D002DF4
9D002DC0  00091302   SRL V0, T1, 12
9D002DC4  0122102B   SLTU V0, T1, V0
9D002DC8  54400006   BNEL V0, ZERO, 0x9D002DE4
9D002DCC  24E7000C   ADDIU A3, A3, 12
9D002DD0  8CE20004   LW V0, 4(A3)
9D002DD4  0049102B   SLTU V0, V0, T1
9D002DD8  50402A93   BEQL V0, ZERO, 0x9D00D828
9D002DDC  8CE20008   LW V0, 8(A3)
9D002DE0  24E7000C   ADDIU A3, A3, 12
9D002DE4  8CE20000   LW V0, 0(A3)
9D002DE8  1451FFF7   BNE V0, S1, 0x9D002DC8
9D002DEC  0122102B   SLTU V0, T1, V0
9D002DF0  00091302   SRL V0, T1, 12
9D002DF4  00021080   SLL V0, V0, 2
9D002DF8  02021021   ADDU V0, S0, V0
9D002DFC  8C420000   LW V0, 0(V0)
9D002E00  31290FFF   ANDI T1, T1, 4095
9D002E04  00491021   ADDU V0, V0, T1
9D002E08  A04F0000   SB T7, 0(V0)
9D002E0C  8E050054   LW A1, 84(S0)
9D002E10  006F1023   SUBU V0, V1, T7
9D002E14  7C490200   EXT T1, V0, 8, 1
9D002E18  8F84807C   LW A0, -32644(GP)
9D002E1C  2484FFF8   ADDIU A0, A0, -8
9D002E20  24AF0008   ADDIU T7, A1, 8
9D002E24  39290001   XORI T1, T1, 1
9D002E28  304200FF   ANDI V0, V0, 255
9D002E2C  AF84807C   SW A0, -32644(GP)
9D002E30  18803491   BLEZ A0, 0x9D010078
9D002E34  AE0F0054   SW T7, 84(S0)
9D002E38  00132302   SRL A0, S3, 12
9D002E3C  00042080   SLL A0, A0, 2
9D002E40  00952021   ADDU A0, A0, S5
9D002E44  8C840000   LW A0, 0(A0)
9D002E48  32730FFF   ANDI S3, S3, 4095
9D002E4C  26520002   ADDIU S2, S2, 2
9D002E50  00932021   ADDU A0, A0, S3
9D002E54  90840000   LBU A0, 0(A0)
9D002E58  00042080   SLL A0, A0, 2
9D002E5C  02E42021   ADDU A0, S7, A0
9D002E60  8C840000   LW A0, 0(A0)
9D002E64  00800008   JR A0
9D002E68  00403821   ADDU A3, V0, ZERO
9D002E6C  00121302   SRL V0, S2, 12
9D002E70  00021080   SLL V0, V0, 2
9D002E74  02021021   ADDU V0, S0, V0
9D002E78  8C440000   LW A0, 0(V0)
9D002E7C  32420FFF   ANDI V0, S2, 4095
9D002E80  00821021   ADDU V0, A0, V0
9D002E84  90420000   LBU V0, 0(V0)
9D002E88  8E0F0054   LW T7, 84(S0)
9D002E8C  8F848078   LW A0, -32648(GP)
9D002E90  00821021   ADDU V0, A0, V0
9D002E94  90420000   LBU V0, 0(V0)
9D002E98  8F84807C   LW A0, -32644(GP)
9D002E9C  2484FFFD   ADDIU A0, A0, -3
9D002EA0  25EF0003   ADDIU T7, T7, 3
9D002EA4  02821023   SUBU V0, S4, V0
9D002EA8  7C490200   EXT T1, V0, 8, 1
9D002EAC  26530001   ADDIU S3, S2, 1
9D002EB0  39290001   XORI T1, T1, 1
9D002EB4  304200FF   ANDI V0, V0, 255
9D002EB8  AF84807C   SW A0, -32644(GP)
9D002EBC  188033DD   BLEZ A0, 0x9D00FE34
9D002EC0  AE0F0054   SW T7, 84(S0)
9D002EC4  00132302   SRL A0, S3, 12
9D002EC8  00042080   SLL A0, A0, 2
9D002ECC  00952021   ADDU A0, A0, S5
9D002ED0  8C840000   LW A0, 0(A0)
9D002ED4  32730FFF   ANDI S3, S3, 4095
9D002ED8  26520002   ADDIU S2, S2, 2
9D002EDC  00932021   ADDU A0, A0, S3
9D002EE0  90840000   LBU A0, 0(A0)
9D002EE4  00042080   SLL A0, A0, 2
9D002EE8  02E42021   ADDU A0, S7, A0
9D002EEC  8C840000   LW A0, 0(A0)
9D002EF0  00800008   JR A0
9D002EF4  00403821   ADDU A3, V0, ZERO
9D002EF8  00121302   SRL V0, S2, 12
9D002EFC  00021080   SLL V0, V0, 2
9D002F00  02021021   ADDU V0, S0, V0
9D002F04  8C440000   LW A0, 0(V0)
9D002F08  32420FFF   ANDI V0, S2, 4095
9D002F0C  00821021   ADDU V0, A0, V0
9D002F10  90420000   LBU V0, 0(V0)
9D002F14  8E0F0054   LW T7, 84(S0)
9D002F18  8F848078   LW A0, -32648(GP)
9D002F1C  00821021   ADDU V0, A0, V0
9D002F20  90420000   LBU V0, 0(V0)
9D002F24  8F84807C   LW A0, -32644(GP)
9D002F28  2484FFFD   ADDIU A0, A0, -3
9D002F2C  25EF0003   ADDIU T7, T7, 3
9D002F30  00621023   SUBU V0, V1, V0
9D002F34  7C490200   EXT T1, V0, 8, 1
9D002F38  26530001   ADDIU S3, S2, 1
9D002F3C  39290001   XORI T1, T1, 1
9D002F40  304200FF   ANDI V0, V0, 255
9D002F44  AF84807C   SW A0, -32644(GP)
9D002F48  188031F2   BLEZ A0, 0x9D00F714
9D002F4C  AE0F0054   SW T7, 84(S0)
9D002F50  00132302   SRL A0, S3, 12
9D002F54  00042080   SLL A0, A0, 2
9D002F58  00952021   ADDU A0, A0, S5
9D002F5C  8C840000   LW A0, 0(A0)
9D002F60  32730FFF   ANDI S3, S3, 4095
9D002F64  26520002   ADDIU S2, S2, 2
9D002F68  00932021   ADDU A0, A0, S3
9D002F6C  90840000   LBU A0, 0(A0)
9D002F70  00042080   SLL A0, A0, 2
9D002F74  02E42021   ADDU A0, S7, A0
9D002F78  8C840000   LW A0, 0(A0)
9D002F7C  00800008   JR A0
9D002F80  00403821   ADDU A3, V0, ZERO
9D002F84  00121302   SRL V0, S2, 12
9D002F88  00021080   SLL V0, V0, 2
9D002F8C  02021021   ADDU V0, S0, V0
9D002F90  8C440000   LW A0, 0(V0)
9D002F94  32420FFF   ANDI V0, S2, 4095
9D002F98  00821021   ADDU V0, A0, V0
9D002F9C  90420000   LBU V0, 0(V0)
9D002FA0  8E0F0054   LW T7, 84(S0)
9D002FA4  01421021   ADDU V0, T2, V0
9D002FA8  304200FF   ANDI V0, V0, 255
9D002FAC  8F858078   LW A1, -32648(GP)
9D002FB0  00A22821   ADDU A1, A1, V0
9D002FB4  90A90000   LBU T1, 0(A1)
9D002FB8  8F84807C   LW A0, -32644(GP)
9D002FBC  2484FFFA   ADDIU A0, A0, -6
9D002FC0  25EF0006   ADDIU T7, T7, 6
9D002FC4  00093842   SRL A3, T1, 1
9D002FC8  00E31026   XOR V0, A3, V1
9D002FCC  26530001   ADDIU S3, S2, 1
9D002FD0  31290001   ANDI T1, T1, 1
9D002FD4  A0A70000   SB A3, 0(A1)
9D002FD8  304200FF   ANDI V0, V0, 255
9D002FDC  AF84807C   SW A0, -32644(GP)
9D002FE0  188037A6   BLEZ A0, 0x9D010E7C
9D002FE4  AE0F0054   SW T7, 84(S0)
9D002FE8  00131B02   SRL V1, S3, 12
9D002FEC  00031880   SLL V1, V1, 2
9D002FF0  00751821   ADDU V1, V1, S5
9D002FF4  8C640000   LW A0, 0(V1)
9D002FF8  32730FFF   ANDI S3, S3, 4095
9D002FFC  00401821   ADDU V1, V0, ZERO
9D003000  00932021   ADDU A0, A0, S3
9D003004  90840000   LBU A0, 0(A0)
9D003008  26520002   ADDIU S2, S2, 2
9D00300C  00042080   SLL A0, A0, 2
9D003010  02E42021   ADDU A0, S7, A0
9D003014  8C840000   LW A0, 0(A0)
9D003018  00800008   JR A0
9D00301C  00403821   ADDU A3, V0, ZERO
9D003020  00122302   SRL A0, S2, 12
9D003024  00042080   SLL A0, A0, 2
9D003028  02042021   ADDU A0, S0, A0
9D00302C  8C840000   LW A0, 0(A0)
9D003030  264F0001   ADDIU T7, S2, 1
9D003034  31EF0FFF   ANDI T7, T7, 4095
9D003038  008F7821   ADDU T7, A0, T7
9D00303C  32450FFF   ANDI A1, S2, 4095
9D003040  91F90000   LBU T9, 0(T7)
9D003044  00852021   ADDU A0, A0, A1
9D003048  90840000   LBU A0, 0(A0)
9D00304C  0019CA00   SLL T9, T9, 8
9D003050  01432824   AND A1, T2, V1
9D003054  0324C825   OR T9, T9, A0
9D003058  0334C821   ADDU T9, T9, S4
9D00305C  3324FFFF   ANDI A0, T9, -1
9D003060  00047A02   SRL T7, A0, 8
9D003064  25EF0001   ADDIU T7, T7, 1
9D003068  00AF2824   AND A1, A1, T7
9D00306C  2C8F0800   SLTIU T7, A0, 2048
9D003070  26530002   ADDIU S3, S2, 2
9D003074  15E02682   BNE T7, ZERO, 0x9D00CA80
9D003078  30A500FF   ANDI A1, A1, 255
9D00307C  8EAF0044   LW T7, 68(S5)
9D003080  8DF80000   LW T8, 0(T7)
9D003084  5311000D   BEQL T8, S1, 0x9D0030BC
9D003088  00042302   SRL A0, A0, 12
9D00308C  0098C02B   SLTU T8, A0, T8
9D003090  57000006   BNEL T8, ZERO, 0x9D0030AC
9D003094  25EF000C   ADDIU T7, T7, 12
9D003098  8DE60004   LW A2, 4(T7)
9D00309C  00C4302B   SLTU A2, A2, A0
9D0030A0  50C02A51   BEQL A2, ZERO, 0x9D00D9E8
9D0030A4  8DEF0008   LW T7, 8(T7)
9D0030A8  25EF000C   ADDIU T7, T7, 12
9D0030AC  8DF80000   LW T8, 0(T7)
9D0030B0  5711FFF7   BNEL T8, S1, 0x9D003090
9D0030B4  0098C02B   SLTU T8, A0, T8
9D0030B8  00042302   SRL A0, A0, 12
9D0030BC  00042080   SLL A0, A0, 2
9D0030C0  02042021   ADDU A0, S0, A0
9D0030C4  8C840000   LW A0, 0(A0)
9D0030C8  33390FFF   ANDI T9, T9, 4095
9D0030CC  00992021   ADDU A0, A0, T9
9D0030D0  A0850000   SB A1, 0(A0)
9D0030D4  8E0F0054   LW T7, 84(S0)
9D0030D8  8F84807C   LW A0, -32644(GP)
9D0030DC  2484FFFB   ADDIU A0, A0, -5
9D0030E0  25EF0005   ADDIU T7, T7, 5
9D0030E4  AF84807C   SW A0, -32644(GP)
9D0030E8  18803364   BLEZ A0, 0x9D00FE7C
9D0030EC  AE0F0054   SW T7, 84(S0)
9D0030F0  00132302   SRL A0, S3, 12
9D0030F4  00042080   SLL A0, A0, 2
9D0030F8  00952021   ADDU A0, A0, S5
9D0030FC  8C840000   LW A0, 0(A0)
9D003100  32730FFF   ANDI S3, S3, 4095
9D003104  00932021   ADDU A0, A0, S3
9D003108  90840000   LBU A0, 0(A0)
9D00310C  00042080   SLL A0, A0, 2
9D003110  02E42021   ADDU A0, S7, A0
9D003114  8C840000   LW A0, 0(A0)
9D003118  00800008   JR A0
9D00311C  26520003   ADDIU S2, S2, 3
9D003120  0B400225   J 0x9D000894
9D003124  8E0F0054   LW T7, 84(S0)
9D003128  00121302   SRL V0, S2, 12
9D00312C  00021080   SLL V0, V0, 2
9D003130  02021021   ADDU V0, S0, V0
9D003134  8C440000   LW A0, 0(V0)
9D003138  32420FFF   ANDI V0, S2, 4095
9D00313C  00821021   ADDU V0, A0, V0
9D003140  90420000   LBU V0, 0(V0)
9D003144  8E0F0054   LW T7, 84(S0)
9D003148  8F84807C   LW A0, -32644(GP)
9D00314C  2484FFFE   ADDIU A0, A0, -2
9D003150  01421023   SUBU V0, T2, V0
9D003154  7C490200   EXT T1, V0, 8, 1
9D003158  25EF0002   ADDIU T7, T7, 2
9D00315C  26530001   ADDIU S3, S2, 1
9D003160  39290001   XORI T1, T1, 1
9D003164  304200FF   ANDI V0, V0, 255
9D003168  AF84807C   SW A0, -32644(GP)
9D00316C  188034A5   BLEZ A0, 0x9D010404
9D003170  AE0F0054   SW T7, 84(S0)
9D003174  00132302   SRL A0, S3, 12
9D003178  00042080   SLL A0, A0, 2
9D00317C  00952021   ADDU A0, A0, S5
9D003180  8C840000   LW A0, 0(A0)
9D003184  32730FFF   ANDI S3, S3, 4095
9D003188  26520002   ADDIU S2, S2, 2
9D00318C  00932021   ADDU A0, A0, S3
9D003190  90840000   LBU A0, 0(A0)
9D003194  00042080   SLL A0, A0, 2
9D003198  02E42021   ADDU A0, S7, A0
9D00319C  8C840000   LW A0, 0(A0)
9D0031A0  00800008   JR A0
9D0031A4  00403821   ADDU A3, V0, ZERO
9D0031A8  00121302   SRL V0, S2, 12
9D0031AC  00021080   SLL V0, V0, 2
9D0031B0  02021021   ADDU V0, S0, V0
9D0031B4  8C440000   LW A0, 0(V0)
9D0031B8  32420FFF   ANDI V0, S2, 4095
9D0031BC  8F858078   LW A1, -32648(GP)
9D0031C0  00821021   ADDU V0, A0, V0
9D0031C4  90420000   LBU V0, 0(V0)
9D0031C8  01421021   ADDU V0, T2, V0
9D0031CC  304200FF   ANDI V0, V0, 255
9D0031D0  00A21021   ADDU V0, A1, V0
9D0031D4  90440001   LBU A0, 1(V0)
9D0031D8  90420000   LBU V0, 0(V0)
9D0031DC  00042200   SLL A0, A0, 8
9D0031E0  00822025   OR A0, A0, V0
9D0031E4  2C820800   SLTIU V0, A0, 2048
9D0031E8  14402518   BNE V0, ZERO, 0x9D00C64C
9D0031EC  26530001   ADDIU S3, S2, 1
9D0031F0  34088000   ORI T0, ZERO, -32768
9D0031F4  0088102B   SLTU V0, A0, T0
9D0031F8  104027D2   BEQ V0, ZERO, .LBB3738, .LBB3739, .LBB3740
9D0031FC  00041302   SRL V0, A0, 12
9D003200  8EA20040   LW V0, 64(S5)
9D003204  8C450000   LW A1, 0(V0)
9D003208  50B1000D   BEQL A1, S1, 0x9D003240
9D00320C  00041302   SRL V0, A0, 12
9D003210  0085282B   SLTU A1, A0, A1
9D003214  54A00006   BNEL A1, ZERO, 0x9D003230
9D003218  2442000C   ADDIU V0, V0, 12
9D00321C  8C450004   LW A1, 4(V0)
9D003220  00A4282B   SLTU A1, A1, A0
9D003224  50A02C38   BEQL A1, ZERO, 0x9D00E308
9D003228  8C420008   LW V0, 8(V0)
9D00322C  2442000C   ADDIU V0, V0, 12
9D003230  8C450000   LW A1, 0(V0)
9D003234  14B1FFF7   BNE A1, S1, 0x9D003214
9D003238  0085282B   SLTU A1, A0, A1
9D00323C  00041302   SRL V0, A0, 12
9D003240  00021080   SLL V0, V0, 2
9D003244  02021021   ADDU V0, S0, V0
9D003248  8C420000   LW V0, 0(V0)
9D00324C  30840FFF   ANDI A0, A0, 4095
9D003250  00441021   ADDU V0, V0, A0
9D003254  90440000   LBU A0, 0(V0)
9D003258  39220001   XORI V0, T1, 1
9D00325C  00642823   SUBU A1, V1, A0
9D003260  304200FF   ANDI V0, V0, 255
9D003264  00A22823   SUBU A1, A1, V0
9D003268  8E0F0054   LW T7, 84(S0)
9D00326C  30A200FF   ANDI V0, A1, 255
9D003270  00832026   XOR A0, A0, V1
9D003274  240BFF80   ADDIU T3, ZERO, -128
9D003278  008B6824   AND T5, A0, T3
9D00327C  00431826   XOR V1, V0, V1
9D003280  01A36824   AND T5, T5, V1
9D003284  38A50100   XORI A1, A1, 256
9D003288  8F83807C   LW V1, -32644(GP)
9D00328C  2463FFFA   ADDIU V1, V1, -6
9D003290  25EF0006   ADDIU T7, T7, 6
9D003294  31AD00FF   ANDI T5, T5, 255
9D003298  7CA90200   EXT T1, A1, 8, 1
9D00329C  AF83807C   SW V1, -32644(GP)
9D0032A0  186032ED   BLEZ V1, 0x9D00FE58
9D0032A4  AE0F0054   SW T7, 84(S0)
9D0032A8  00131B02   SRL V1, S3, 12
9D0032AC  00031880   SLL V1, V1, 2
9D0032B0  00751821   ADDU V1, V1, S5
9D0032B4  8C640000   LW A0, 0(V1)
9D0032B8  32730FFF   ANDI S3, S3, 4095
9D0032BC  00401821   ADDU V1, V0, ZERO
9D0032C0  00932021   ADDU A0, A0, S3
9D0032C4  90840000   LBU A0, 0(A0)
9D0032C8  26520002   ADDIU S2, S2, 2
9D0032CC  00042080   SLL A0, A0, 2
9D0032D0  02E42021   ADDU A0, S7, A0
9D0032D4  8C840000   LW A0, 0(A0)
9D0032D8  00800008   JR A0
9D0032DC  00403821   ADDU A3, V0, ZERO
9D0032E0  00121302   SRL V0, S2, 12
9D0032E4  00021080   SLL V0, V0, 2
9D0032E8  02021021   ADDU V0, S0, V0
9D0032EC  8C450000   LW A1, 0(V0)
9D0032F0  32420FFF   ANDI V0, S2, 4095
9D0032F4  8F848078   LW A0, -32648(GP)
9D0032F8  00A21021   ADDU V0, A1, V0
9D0032FC  90420000   LBU V0, 0(V0)
9D003300  01421021   ADDU V0, T2, V0
9D003304  304200FF   ANDI V0, V0, 255
9D003308  00821021   ADDU V0, A0, V0
9D00330C  904D0001   LBU T5, 1(V0)
9D003310  90420000   LBU V0, 0(V0)
9D003314  000D6A00   SLL T5, T5, 8
9D003318  01A26825   OR T5, T5, V0
9D00331C  2DA20800   SLTIU V0, T5, 2048
9D003320  144024C4   BNE V0, ZERO, 0x9D00C634
9D003324  26530001   ADDIU S3, S2, 1
9D003328  340E8000   ORI T6, ZERO, -32768
9D00332C  01AE102B   SLTU V0, T5, T6
9D003330  104027C3   BEQ V0, ZERO, .LBB3761, .LBB3762, .LBB3763
9D003334  000D1302   SRL V0, T5, 12
9D003338  8EA20040   LW V0, 64(S5)
9D00333C  8C440000   LW A0, 0(V0)
9D003340  5091000D   BEQL A0, S1, 0x9D003378
9D003344  000D1302   SRL V0, T5, 12
9D003348  01A4202B   SLTU A0, T5, A0
9D00334C  54800006   BNEL A0, ZERO, 0x9D003368
9D003350  2442000C   ADDIU V0, V0, 12
9D003354  8C440004   LW A0, 4(V0)
9D003358  008D202B   SLTU A0, A0, T5
9D00335C  50802ED1   BEQL A0, ZERO, 0x9D00EEA4
9D003360  8C420008   LW V0, 8(V0)
9D003364  2442000C   ADDIU V0, V0, 12
9D003368  8C440000   LW A0, 0(V0)
9D00336C  1491FFF7   BNE A0, S1, 0x9D00334C
9D003370  01A4202B   SLTU A0, T5, A0
9D003374  000D1302   SRL V0, T5, 12
9D003378  00021080   SLL V0, V0, 2
9D00337C  02021021   ADDU V0, S0, V0
9D003380  8C440000   LW A0, 0(V0)
9D003384  31A20FFF   ANDI V0, T5, 4095
9D003388  00821021   ADDU V0, A0, V0
9D00338C  90420000   LBU V0, 0(V0)
9D003390  8E070044   LW A3, 68(S0)
9D003394  24420001   ADDIU V0, V0, 1
9D003398  304F00FF   ANDI T7, V0, 255
9D00339C  8CE20000   LW V0, 0(A3)
9D0033A0  5051000D   BEQL V0, S1, 0x9D0033D8
9D0033A4  000D1302   SRL V0, T5, 12
9D0033A8  01A2102B   SLTU V0, T5, V0
9D0033AC  54400006   BNEL V0, ZERO, 0x9D0033C8
9D0033B0  24E7000C   ADDIU A3, A3, 12
9D0033B4  8CE20004   LW V0, 4(A3)
9D0033B8  004D102B   SLTU V0, V0, T5
9D0033BC  50402B11   BEQL V0, ZERO, 0x9D00E004
9D0033C0  8CE20008   LW V0, 8(A3)
9D0033C4  24E7000C   ADDIU A3, A3, 12
9D0033C8  8CE20000   LW V0, 0(A3)
9D0033CC  1451FFF7   BNE V0, S1, 0x9D0033AC
9D0033D0  01A2102B   SLTU V0, T5, V0
9D0033D4  000D1302   SRL V0, T5, 12
9D0033D8  00021080   SLL V0, V0, 2
9D0033DC  02021021   ADDU V0, S0, V0
9D0033E0  8C420000   LW V0, 0(V0)
9D0033E4  31AD0FFF   ANDI T5, T5, 4095
9D0033E8  004D1021   ADDU V0, V0, T5
9D0033EC  A04F0000   SB T7, 0(V0)
9D0033F0  39220001   XORI V0, T1, 1
9D0033F4  006F2023   SUBU A0, V1, T7
9D0033F8  304200FF   ANDI V0, V0, 255
9D0033FC  00822023   SUBU A0, A0, V0
9D003400  8E050054   LW A1, 84(S0)
9D003404  308200FF   ANDI V0, A0, 255
9D003408  01E36826   XOR T5, T7, V1
9D00340C  7C0D3004   INS T5, ZERO, 0, 7
9D003410  00431826   XOR V1, V0, V1
9D003414  01A36824   AND T5, T5, V1
9D003418  38840100   XORI A0, A0, 256
9D00341C  8F83807C   LW V1, -32644(GP)
9D003420  2463FFF8   ADDIU V1, V1, -8
9D003424  24AF0008   ADDIU T7, A1, 8
9D003428  31AD00FF   ANDI T5, T5, 255
9D00342C  7C890200   EXT T1, A0, 8, 1
9D003430  AF83807C   SW V1, -32644(GP)
9D003434  186032D9   BLEZ V1, 0x9D00FF9C
9D003438  AE0F0054   SW T7, 84(S0)
9D00343C  00131B02   SRL V1, S3, 12
9D003440  00031880   SLL V1, V1, 2
9D003444  00751821   ADDU V1, V1, S5
9D003448  8C640000   LW A0, 0(V1)
9D00344C  32730FFF   ANDI S3, S3, 4095
9D003450  00401821   ADDU V1, V0, ZERO
9D003454  00932021   ADDU A0, A0, S3
9D003458  90840000   LBU A0, 0(A0)
9D00345C  26520002   ADDIU S2, S2, 2
9D003460  00042080   SLL A0, A0, 2
9D003464  02E42021   ADDU A0, S7, A0
9D003468  8C840000   LW A0, 0(A0)
9D00346C  00800008   JR A0
9D003470  00403821   ADDU A3, V0, ZERO
9D003474  00121302   SRL V0, S2, 12
9D003478  00021080   SLL V0, V0, 2
9D00347C  02021021   ADDU V0, S0, V0
9D003480  8C440000   LW A0, 0(V0)
9D003484  32420FFF   ANDI V0, S2, 4095
9D003488  00821021   ADDU V0, A0, V0
9D00348C  90420000   LBU V0, 0(V0)
9D003490  8E0F0054   LW T7, 84(S0)
9D003494  8F848078   LW A0, -32648(GP)
9D003498  00821021   ADDU V0, A0, V0
9D00349C  90420000   LBU V0, 0(V0)
9D0034A0  8F84807C   LW A0, -32644(GP)
9D0034A4  2484FFFD   ADDIU A0, A0, -3
9D0034A8  25EF0003   ADDIU T7, T7, 3
9D0034AC  01421023   SUBU V0, T2, V0
9D0034B0  7C490200   EXT T1, V0, 8, 1
9D0034B4  26530001   ADDIU S3, S2, 1
9D0034B8  39290001   XORI T1, T1, 1
9D0034BC  304200FF   ANDI V0, V0, 255
9D0034C0  AF84807C   SW A0, -32644(GP)
9D0034C4  18803567   BLEZ A0, 0x9D010A64
9D0034C8  AE0F0054   SW T7, 84(S0)
9D0034CC  00132302   SRL A0, S3, 12
9D0034D0  00042080   SLL A0, A0, 2
9D0034D4  00952021   ADDU A0, A0, S5
9D0034D8  8C840000   LW A0, 0(A0)
9D0034DC  32730FFF   ANDI S3, S3, 4095
9D0034E0  26520002   ADDIU S2, S2, 2
9D0034E4  00932021   ADDU A0, A0, S3
9D0034E8  90840000   LBU A0, 0(A0)
9D0034EC  00042080   SLL A0, A0, 2
9D0034F0  02E42021   ADDU A0, S7, A0
9D0034F4  8C840000   LW A0, 0(A0)
9D0034F8  00800008   JR A0
9D0034FC  00403821   ADDU A3, V0, ZERO
9D003500  0B4001CD   J 0x9D000734
9D003504  8E0F0054   LW T7, 84(S0)
9D003508  00121302   SRL V0, S2, 12
9D00350C  00021080   SLL V0, V0, 2
9D003510  02021021   ADDU V0, S0, V0
9D003514  8C420000   LW V0, 0(V0)
9D003518  26450001   ADDIU A1, S2, 1
9D00351C  30A50FFF   ANDI A1, A1, 4095
9D003520  00452821   ADDU A1, V0, A1
9D003524  32440FFF   ANDI A0, S2, 4095
9D003528  90A70000   LBU A3, 0(A1)
9D00352C  00441021   ADDU V0, V0, A0
9D003530  90420000   LBU V0, 0(V0)
9D003534  00073A00   SLL A3, A3, 8
9D003538  00E23825   OR A3, A3, V0
9D00353C  00EA3821   ADDU A3, A3, T2
9D003540  30E4FFFF   ANDI A0, A3, -1
9D003544  308200FF   ANDI V0, A0, 255
9D003548  004A102B   SLTU V0, V0, T2
9D00354C  10400007   BEQ V0, ZERO, .LBB3789
9D003550  26530002   ADDIU S3, S2, 2
9D003554  8EA20054   LW V0, 84(S5)
9D003558  8F85807C   LW A1, -32644(GP)
9D00355C  24A5FFFF   ADDIU A1, A1, -1
9D003560  24420001   ADDIU V0, V0, 1
9D003564  AF85807C   SW A1, -32644(GP)
9D003568  AEA20054   SW V0, 84(S5)
9D00356C  2C820800   SLTIU V0, A0, 2048
9D003570  1440242C   BNE V0, ZERO, 0x9D00C624
9D003574  34068000   ORI A2, ZERO, -32768
9D003578  0086102B   SLTU V0, A0, A2
9D00357C  10400011   BEQ V0, ZERO, 0x9D0035C4
9D003580  00041302   SRL V0, A0, 12
9D003584  8E020040   LW V0, 64(S0)
9D003588  8C450000   LW A1, 0(V0)
9D00358C  50B1000D   BEQL A1, S1, 0x9D0035C4
9D003590  00041302   SRL V0, A0, 12
9D003594  0085282B   SLTU A1, A0, A1
9D003598  54A00006   BNEL A1, ZERO, 0x9D0035B4
9D00359C  2442000C   ADDIU V0, V0, 12
9D0035A0  8C450004   LW A1, 4(V0)
9D0035A4  00A4282B   SLTU A1, A1, A0
9D0035A8  50A02E36   BEQL A1, ZERO, 0x9D00EE84
9D0035AC  8C420008   LW V0, 8(V0)
9D0035B0  2442000C   ADDIU V0, V0, 12
9D0035B4  8C450000   LW A1, 0(V0)
9D0035B8  54B1FFF7   BNEL A1, S1, 0x9D003598
9D0035BC  0085282B   SLTU A1, A0, A1
9D0035C0  00041302   SRL V0, A0, 12
9D0035C4  00021080   SLL V0, V0, 2
9D0035C8  02021021   ADDU V0, S0, V0
9D0035CC  8C420000   LW V0, 0(V0)
9D0035D0  30E70FFF   ANDI A3, A3, 4095
9D0035D4  00471021   ADDU V0, V0, A3
9D0035D8  90420000   LBU V0, 0(V0)
9D0035DC  8E0F0054   LW T7, 84(S0)
9D0035E0  00621023   SUBU V0, V1, V0
9D0035E4  7C490200   EXT T1, V0, 8, 1
9D0035E8  8F84807C   LW A0, -32644(GP)
9D0035EC  2484FFFC   ADDIU A0, A0, -4
9D0035F0  25EF0004   ADDIU T7, T7, 4
9D0035F4  39290001   XORI T1, T1, 1
9D0035F8  304200FF   ANDI V0, V0, 255
9D0035FC  AF84807C   SW A0, -32644(GP)
9D003600  18802FAD   BLEZ A0, 0x9D00F4B8
9D003604  AE0F0054   SW T7, 84(S0)
9D003608  00132302   SRL A0, S3, 12
9D00360C  00042080   SLL A0, A0, 2
9D003610  00952021   ADDU A0, A0, S5
9D003614  8C840000   LW A0, 0(A0)
9D003618  32730FFF   ANDI S3, S3, 4095
9D00361C  26520003   ADDIU S2, S2, 3
9D003620  00932021   ADDU A0, A0, S3
9D003624  90840000   LBU A0, 0(A0)
9D003628  00042080   SLL A0, A0, 2
9D00362C  02E42021   ADDU A0, S7, A0
9D003630  8C840000   LW A0, 0(A0)
9D003634  00800008   JR A0
9D003638  00403821   ADDU A3, V0, ZERO
9D00363C  00121302   SRL V0, S2, 12
9D003640  00021080   SLL V0, V0, 2
9D003644  02021021   ADDU V0, S0, V0
9D003648  8C420000   LW V0, 0(V0)
9D00364C  26450001   ADDIU A1, S2, 1
9D003650  30A50FFF   ANDI A1, A1, 4095
9D003654  00452821   ADDU A1, V0, A1
9D003658  32440FFF   ANDI A0, S2, 4095
9D00365C  90A70000   LBU A3, 0(A1)
9D003660  00441021   ADDU V0, V0, A0
9D003664  90420000   LBU V0, 0(V0)
9D003668  00073A00   SLL A3, A3, 8
9D00366C  00E23825   OR A3, A3, V0
9D003670  00EA3821   ADDU A3, A3, T2
9D003674  30E4FFFF   ANDI A0, A3, -1
9D003678  308200FF   ANDI V0, A0, 255
9D00367C  004A102B   SLTU V0, V0, T2
9D003680  10400007   BEQ V0, ZERO, .LBB3801
9D003684  26530002   ADDIU S3, S2, 2
9D003688  8EA20054   LW V0, 84(S5)
9D00368C  8F85807C   LW A1, -32644(GP)
9D003690  24A5FFFF   ADDIU A1, A1, -1
9D003694  24420001   ADDIU V0, V0, 1
9D003698  AF85807C   SW A1, -32644(GP)
9D00369C  AEA20054   SW V0, 84(S5)
9D0036A0  2C820800   SLTIU V0, A0, 2048
9D0036A4  144023DB   BNE V0, ZERO, 0x9D00C614
9D0036A8  34068000   ORI A2, ZERO, -32768
9D0036AC  0086102B   SLTU V0, A0, A2
9D0036B0  10400011   BEQ V0, ZERO, 0x9D0036F8
9D0036B4  00041302   SRL V0, A0, 12
9D0036B8  8E020040   LW V0, 64(S0)
9D0036BC  8C450000   LW A1, 0(V0)
9D0036C0  50B1000D   BEQL A1, S1, 0x9D0036F8
9D0036C4  00041302   SRL V0, A0, 12
9D0036C8  0085282B   SLTU A1, A0, A1
9D0036CC  54A00006   BNEL A1, ZERO, 0x9D0036E8
9D0036D0  2442000C   ADDIU V0, V0, 12
9D0036D4  8C450004   LW A1, 4(V0)
9D0036D8  00A4282B   SLTU A1, A1, A0
9D0036DC  50A02DDF   BEQL A1, ZERO, 0x9D00EE5C
9D0036E0  8C420008   LW V0, 8(V0)
9D0036E4  2442000C   ADDIU V0, V0, 12
9D0036E8  8C450000   LW A1, 0(V0)
9D0036EC  54B1FFF7   BNEL A1, S1, 0x9D0036CC
9D0036F0  0085282B   SLTU A1, A0, A1
9D0036F4  00041302   SRL V0, A0, 12
9D0036F8  00021080   SLL V0, V0, 2
9D0036FC  02021021   ADDU V0, S0, V0
9D003700  8C420000   LW V0, 0(V0)
9D003704  30E70FFF   ANDI A3, A3, 4095
9D003708  00471021   ADDU V0, V0, A3
9D00370C  90420000   LBU V0, 0(V0)
9D003710  8E0F0054   LW T7, 84(S0)
9D003714  00431025   OR V0, V0, V1
9D003718  8F84807C   LW A0, -32644(GP)
9D00371C  2484FFFC   ADDIU A0, A0, -4
9D003720  25EF0004   ADDIU T7, T7, 4
9D003724  304200FF   ANDI V0, V0, 255
9D003728  AF84807C   SW A0, -32644(GP)
9D00372C  188033A0   BLEZ A0, 0x9D0105B0
9D003730  AE0F0054   SW T7, 84(S0)
9D003734  00131B02   SRL V1, S3, 12
9D003738  00031880   SLL V1, V1, 2
9D00373C  00751821   ADDU V1, V1, S5
9D003740  8C640000   LW A0, 0(V1)
9D003744  32730FFF   ANDI S3, S3, 4095
9D003748  00401821   ADDU V1, V0, ZERO
9D00374C  00932021   ADDU A0, A0, S3
9D003750  90840000   LBU A0, 0(A0)
9D003754  26520003   ADDIU S2, S2, 3
9D003758  00042080   SLL A0, A0, 2
9D00375C  02E42021   ADDU A0, S7, A0
9D003760  8C840000   LW A0, 0(A0)
9D003764  00800008   JR A0
9D003768  00403821   ADDU A3, V0, ZERO
9D00376C  0B400208   J 0x9D000820
9D003770  8E0F0054   LW T7, 84(S0)
9D003774  0B400208   J 0x9D000820
9D003778  8E0F0054   LW T7, 84(S0)
9D00377C  00122302   SRL A0, S2, 12
9D003780  00042080   SLL A0, A0, 2
9D003784  02042021   ADDU A0, S0, A0
9D003788  8C8F0000   LW T7, 0(A0)
9D00378C  32440FFF   ANDI A0, S2, 4095
9D003790  8F858078   LW A1, -32648(GP)
9D003794  01E42021   ADDU A0, T7, A0
9D003798  90840000   LBU A0, 0(A0)
9D00379C  01442021   ADDU A0, T2, A0
9D0037A0  308400FF   ANDI A0, A0, 255
9D0037A4  00A42021   ADDU A0, A1, A0
9D0037A8  908F0001   LBU T7, 1(A0)
9D0037AC  90840000   LBU A0, 0(A0)
9D0037B0  000F7A00   SLL T7, T7, 8
9D0037B4  01E42025   OR A0, T7, A0
9D0037B8  2C8F0800   SLTIU T7, A0, 2048
9D0037BC  15E00015   BNE T7, ZERO, 0x9D003814
9D0037C0  26530001   ADDIU S3, S2, 1
9D0037C4  8EA50044   LW A1, 68(S5)
9D0037C8  8CAF0000   LW T7, 0(A1)
9D0037CC  51F1000D   BEQL T7, S1, 0x9D003804
9D0037D0  00042B02   SRL A1, A0, 12
9D0037D4  008F782B   SLTU T7, A0, T7
9D0037D8  55E00006   BNEL T7, ZERO, 0x9D0037F4
9D0037DC  24A5000C   ADDIU A1, A1, 12
9D0037E0  8CA60004   LW A2, 4(A1)
9D0037E4  00C4302B   SLTU A2, A2, A0
9D0037E8  50C027BC   BEQL A2, ZERO, 0x9D00D6DC
9D0037EC  8CAF0008   LW T7, 8(A1)
9D0037F0  24A5000C   ADDIU A1, A1, 12
9D0037F4  8CAF0000   LW T7, 0(A1)
9D0037F8  15F1FFF7   BNE T7, S1, 0x9D0037D8
9D0037FC  008F782B   SLTU T7, A0, T7
9D003800  00042B02   SRL A1, A0, 12
9D003804  00052880   SLL A1, A1, 2
9D003808  02052821   ADDU A1, S0, A1
9D00380C  8CA50000   LW A1, 0(A1)
9D003810  30840FFF   ANDI A0, A0, 4095
9D003814  00A42021   ADDU A0, A1, A0
9D003818  A0830000   SB V1, 0(A0)
9D00381C  8E0F0054   LW T7, 84(S0)
9D003820  8F84807C   LW A0, -32644(GP)
9D003824  2484FFFA   ADDIU A0, A0, -6
9D003828  25EF0006   ADDIU T7, T7, 6
9D00382C  AF84807C   SW A0, -32644(GP)
9D003830  1880350D   BLEZ A0, 0x9D010C68
9D003834  AE0F0054   SW T7, 84(S0)
9D003838  00132302   SRL A0, S3, 12
9D00383C  00042080   SLL A0, A0, 2
9D003840  00952021   ADDU A0, A0, S5
9D003844  8C840000   LW A0, 0(A0)
9D003848  32730FFF   ANDI S3, S3, 4095
9D00384C  00932021   ADDU A0, A0, S3
9D003850  90840000   LBU A0, 0(A0)
9D003854  00042080   SLL A0, A0, 2
9D003858  02E42021   ADDU A0, S7, A0
9D00385C  8C840000   LW A0, 0(A0)
9D003860  00800008   JR A0
9D003864  26520002   ADDIU S2, S2, 2
9D003868  00122302   SRL A0, S2, 12
9D00386C  00042080   SLL A0, A0, 2
9D003870  02042021   ADDU A0, S0, A0
9D003874  8C850000   LW A1, 0(A0)
9D003878  32440FFF   ANDI A0, S2, 4095
9D00387C  8F8F8078   LW T7, -32648(GP)
9D003880  00A42021   ADDU A0, A1, A0
9D003884  90840000   LBU A0, 0(A0)
9D003888  01432824   AND A1, T2, V1
9D00388C  26530001   ADDIU S3, S2, 1
9D003890  01442021   ADDU A0, T2, A0
9D003894  308400FF   ANDI A0, A0, 255
9D003898  01E42021   ADDU A0, T7, A0
9D00389C  90980001   LBU T8, 1(A0)
9D0038A0  90840000   LBU A0, 0(A0)
9D0038A4  0018C200   SLL T8, T8, 8
9D0038A8  03042025   OR A0, T8, A0
9D0038AC  2C980800   SLTIU T8, A0, 2048
9D0038B0  17000015   BNE T8, ZERO, 0x9D003908
9D0038B4  30A500FF   ANDI A1, A1, 255
9D0038B8  8EAF0044   LW T7, 68(S5)
9D0038BC  8DF80000   LW T8, 0(T7)
9D0038C0  5311000D   BEQL T8, S1, 0x9D0038F8
9D0038C4  00047B02   SRL T7, A0, 12
9D0038C8  0098C02B   SLTU T8, A0, T8
9D0038CC  57000006   BNEL T8, ZERO, 0x9D0038E8
9D0038D0  25EF000C   ADDIU T7, T7, 12
9D0038D4  8DE60004   LW A2, 4(T7)
9D0038D8  00C4302B   SLTU A2, A2, A0
9D0038DC  50C027AA   BEQL A2, ZERO, 0x9D00D788
9D0038E0  8DEF0008   LW T7, 8(T7)
9D0038E4  25EF000C   ADDIU T7, T7, 12
9D0038E8  8DF80000   LW T8, 0(T7)
9D0038EC  5711FFF7   BNEL T8, S1, 0x9D0038CC
9D0038F0  0098C02B   SLTU T8, A0, T8
9D0038F4  00047B02   SRL T7, A0, 12
9D0038F8  000F7880   SLL T7, T7, 2
9D0038FC  020F7821   ADDU T7, S0, T7
9D003900  8DEF0000   LW T7, 0(T7)
9D003904  30840FFF   ANDI A0, A0, 4095
9D003908  01E42021   ADDU A0, T7, A0
9D00390C  A0850000   SB A1, 0(A0)
9D003910  8E0F0054   LW T7, 84(S0)
9D003914  8F84807C   LW A0, -32644(GP)
9D003918  2484FFFA   ADDIU A0, A0, -6
9D00391C  25EF0006   ADDIU T7, T7, 6
9D003920  AF84807C   SW A0, -32644(GP)
9D003924  1880331B   BLEZ A0, 0x9D010594
9D003928  AE0F0054   SW T7, 84(S0)
9D00392C  00132302   SRL A0, S3, 12
9D003930  00042080   SLL A0, A0, 2
9D003934  00952021   ADDU A0, A0, S5
9D003938  8C840000   LW A0, 0(A0)
9D00393C  32730FFF   ANDI S3, S3, 4095
9D003940  00932021   ADDU A0, A0, S3
9D003944  90840000   LBU A0, 0(A0)
9D003948  00042080   SLL A0, A0, 2
9D00394C  02E42021   ADDU A0, S7, A0
9D003950  8C840000   LW A0, 0(A0)
9D003954  00800008   JR A0
9D003958  26520002   ADDIU S2, S2, 2
9D00395C  00122302   SRL A0, S2, 12
9D003960  00042080   SLL A0, A0, 2
9D003964  02042021   ADDU A0, S0, A0
9D003968  8C850000   LW A1, 0(A0)
9D00396C  32440FFF   ANDI A0, S2, 4095
9D003970  00A42021   ADDU A0, A1, A0
9D003974  90850000   LBU A1, 0(A0)
9D003978  8E0F0054   LW T7, 84(S0)
9D00397C  8F84807C   LW A0, -32644(GP)
9D003980  2484FFFD   ADDIU A0, A0, -3
9D003984  25EF0003   ADDIU T7, T7, 3
9D003988  8F988078   LW T8, -32648(GP)
9D00398C  03052821   ADDU A1, T8, A1
9D003990  26530001   ADDIU S3, S2, 1
9D003994  A0B40000   SB S4, 0(A1)
9D003998  AF84807C   SW A0, -32644(GP)
9D00399C  18803378   BLEZ A0, 0x9D010780
9D0039A0  AE0F0054   SW T7, 84(S0)
9D0039A4  00132302   SRL A0, S3, 12
9D0039A8  00042080   SLL A0, A0, 2
9D0039AC  00952021   ADDU A0, A0, S5
9D0039B0  8C840000   LW A0, 0(A0)
9D0039B4  32730FFF   ANDI S3, S3, 4095
9D0039B8  00932021   ADDU A0, A0, S3
9D0039BC  90840000   LBU A0, 0(A0)
9D0039C0  00042080   SLL A0, A0, 2
9D0039C4  02E42021   ADDU A0, S7, A0
9D0039C8  8C840000   LW A0, 0(A0)
9D0039CC  00800008   JR A0
9D0039D0  26520002   ADDIU S2, S2, 2
9D0039D4  00121302   SRL V0, S2, 12
9D0039D8  00021080   SLL V0, V0, 2
9D0039DC  02021021   ADDU V0, S0, V0
9D0039E0  8C440000   LW A0, 0(V0)
9D0039E4  32420FFF   ANDI V0, S2, 4095
9D0039E8  00821021   ADDU V0, A0, V0
9D0039EC  90420000   LBU V0, 0(V0)
9D0039F0  8E0F0054   LW T7, 84(S0)
9D0039F4  01421021   ADDU V0, T2, V0
9D0039F8  304200FF   ANDI V0, V0, 255
9D0039FC  8F858078   LW A1, -32648(GP)
9D003A00  00A22821   ADDU A1, A1, V0
9D003A04  90A70000   LBU A3, 0(A1)
9D003A08  8F84807C   LW A0, -32644(GP)
9D003A0C  2484FFFA   ADDIU A0, A0, -6
9D003A10  25EF0006   ADDIU T7, T7, 6
9D003A14  24E7FFFF   ADDIU A3, A3, -1
9D003A18  30E700FF   ANDI A3, A3, 255
9D003A1C  00671023   SUBU V0, V1, A3
9D003A20  7C490200   EXT T1, V0, 8, 1
9D003A24  26530001   ADDIU S3, S2, 1
9D003A28  A0A70000   SB A3, 0(A1)
9D003A2C  39290001   XORI T1, T1, 1
9D003A30  304200FF   ANDI V0, V0, 255
9D003A34  AF84807C   SW A0, -32644(GP)
9D003A38  18802FF7   BLEZ A0, 0x9D00FA18
9D003A3C  AE0F0054   SW T7, 84(S0)
9D003A40  00132302   SRL A0, S3, 12
9D003A44  00042080   SLL A0, A0, 2
9D003A48  00952021   ADDU A0, A0, S5
9D003A4C  8C840000   LW A0, 0(A0)
9D003A50  32730FFF   ANDI S3, S3, 4095
9D003A54  26520002   ADDIU S2, S2, 2
9D003A58  00932021   ADDU A0, A0, S3
9D003A5C  90840000   LBU A0, 0(A0)
9D003A60  00042080   SLL A0, A0, 2
9D003A64  02E42021   ADDU A0, S7, A0
9D003A68  8C840000   LW A0, 0(A0)
9D003A6C  00800008   JR A0
9D003A70  00403821   ADDU A3, V0, ZERO
9D003A74  00121302   SRL V0, S2, 12
9D003A78  00021080   SLL V0, V0, 2
9D003A7C  02021021   ADDU V0, S0, V0
9D003A80  8C440000   LW A0, 0(V0)
9D003A84  32420FFF   ANDI V0, S2, 4095
9D003A88  00821021   ADDU V0, A0, V0
9D003A8C  90420000   LBU V0, 0(V0)
9D003A90  8E0F0054   LW T7, 84(S0)
9D003A94  8F858078   LW A1, -32648(GP)
9D003A98  00A22821   ADDU A1, A1, V0
9D003A9C  90A70000   LBU A3, 0(A1)
9D003AA0  8F84807C   LW A0, -32644(GP)
9D003AA4  2484FFFB   ADDIU A0, A0, -5
9D003AA8  25EF0005   ADDIU T7, T7, 5
9D003AAC  00071040   SLL V0, A3, 1
9D003AB0  00491025   OR V0, V0, T1
9D003AB4  304200FF   ANDI V0, V0, 255
9D003AB8  26530001   ADDIU S3, S2, 1
9D003ABC  000749C2   SRL T1, A3, 7
9D003AC0  A0A20000   SB V0, 0(A1)
9D003AC4  00431024   AND V0, V0, V1
9D003AC8  AF84807C   SW A0, -32644(GP)
9D003ACC  18803486   BLEZ A0, 0x9D010CE8
9D003AD0  AE0F0054   SW T7, 84(S0)
9D003AD4  00131B02   SRL V1, S3, 12
9D003AD8  00031880   SLL V1, V1, 2
9D003ADC  00751821   ADDU V1, V1, S5
9D003AE0  8C640000   LW A0, 0(V1)
9D003AE4  32730FFF   ANDI S3, S3, 4095
9D003AE8  00401821   ADDU V1, V0, ZERO
9D003AEC  00932021   ADDU A0, A0, S3
9D003AF0  90840000   LBU A0, 0(A0)
9D003AF4  26520002   ADDIU S2, S2, 2
9D003AF8  00042080   SLL A0, A0, 2
9D003AFC  02E42021   ADDU A0, S7, A0
9D003B00  8C840000   LW A0, 0(A0)
9D003B04  00800008   JR A0
9D003B08  00403821   ADDU A3, V0, ZERO
9D003B0C  8E0F0054   LW T7, 84(S0)
9D003B10  8F84807C   LW A0, -32644(GP)
9D003B14  2484FFFE   ADDIU A0, A0, -2
9D003B18  25EF0002   ADDIU T7, T7, 2
9D003B1C  AF84807C   SW A0, -32644(GP)
9D003B20  18802E20   BLEZ A0, 0x9D00F3A4
9D003B24  AE0F0054   SW T7, 84(S0)
9D003B28  00122302   SRL A0, S2, 12
9D003B2C  00042080   SLL A0, A0, 2
9D003B30  00952021   ADDU A0, A0, S5
9D003B34  8C850000   LW A1, 0(A0)
9D003B38  32440FFF   ANDI A0, S2, 4095
9D003B3C  240B0001   ADDIU T3, ZERO, 1
9D003B40  AFAB0014   SW T3, 20(SP)
9D003B44  00A42021   ADDU A0, A1, A0
9D003B48  90840000   LBU A0, 0(A0)
9D003B4C  00042080   SLL A0, A0, 2
9D003B50  02E42021   ADDU A0, S7, A0
9D003B54  8C840000   LW A0, 0(A0)
9D003B58  00800008   JR A0
9D003B5C  26520001   ADDIU S2, S2, 1
9D003B60  00121302   SRL V0, S2, 12
9D003B64  00021080   SLL V0, V0, 2
9D003B68  02021021   ADDU V0, S0, V0
9D003B6C  8C420000   LW V0, 0(V0)
9D003B70  26440001   ADDIU A0, S2, 1
9D003B74  30840FFF   ANDI A0, A0, 4095
9D003B78  00442021   ADDU A0, V0, A0
9D003B7C  32450FFF   ANDI A1, S2, 4095
9D003B80  90840000   LBU A0, 0(A0)
9D003B84  00451021   ADDU V0, V0, A1
9D003B88  90420000   LBU V0, 0(V0)
9D003B8C  00042200   SLL A0, A0, 8
9D003B90  00822025   OR A0, A0, V0
9D003B94  2C820800   SLTIU V0, A0, 2048
9D003B98  14402353   BNE V0, ZERO, 0x9D00C8E8
9D003B9C  26530002   ADDIU S3, S2, 2
9D003BA0  340B8000   ORI T3, ZERO, -32768
9D003BA4  008B102B   SLTU V0, A0, T3
9D003BA8  1040254A   BEQ V0, ZERO, .LBB3871, .LBB3872, .LBB3873
9D003BAC  00041302   SRL V0, A0, 12
9D003BB0  8EA20040   LW V0, 64(S5)
9D003BB4  8C450000   LW A1, 0(V0)
9D003BB8  50B1000D   BEQL A1, S1, 0x9D003BF0
9D003BBC  00041302   SRL V0, A0, 12
9D003BC0  0085282B   SLTU A1, A0, A1
9D003BC4  54A00006   BNEL A1, ZERO, 0x9D003BE0
9D003BC8  2442000C   ADDIU V0, V0, 12
9D003BCC  8C450004   LW A1, 4(V0)
9D003BD0  00A4282B   SLTU A1, A1, A0
9D003BD4  50A02D3C   BEQL A1, ZERO, 0x9D00F0C8
9D003BD8  8C420008   LW V0, 8(V0)
9D003BDC  2442000C   ADDIU V0, V0, 12
9D003BE0  8C450000   LW A1, 0(V0)
9D003BE4  54B1FFF7   BNEL A1, S1, 0x9D003BC4
9D003BE8  0085282B   SLTU A1, A0, A1
9D003BEC  00041302   SRL V0, A0, 12
9D003BF0  00021080   SLL V0, V0, 2
9D003BF4  02021021   ADDU V0, S0, V0
9D003BF8  8C420000   LW V0, 0(V0)
9D003BFC  30840FFF   ANDI A0, A0, 4095
9D003C00  00441021   ADDU V0, V0, A0
9D003C04  90420000   LBU V0, 0(V0)
9D003C08  8E0F0054   LW T7, 84(S0)
9D003C0C  00431026   XOR V0, V0, V1
9D003C10  8F84807C   LW A0, -32644(GP)
9D003C14  2484FFFC   ADDIU A0, A0, -4
9D003C18  25EF0004   ADDIU T7, T7, 4
9D003C1C  304200FF   ANDI V0, V0, 255
9D003C20  AF84807C   SW A0, -32644(GP)
9D003C24  18802EDF   BLEZ A0, 0x9D00F7A4
9D003C28  AE0F0054   SW T7, 84(S0)
9D003C2C  00131B02   SRL V1, S3, 12
9D003C30  00031880   SLL V1, V1, 2
9D003C34  00751821   ADDU V1, V1, S5
9D003C38  8C640000   LW A0, 0(V1)
9D003C3C  32730FFF   ANDI S3, S3, 4095
9D003C40  00401821   ADDU V1, V0, ZERO
9D003C44  00932021   ADDU A0, A0, S3
9D003C48  90840000   LBU A0, 0(A0)
9D003C4C  26520003   ADDIU S2, S2, 3
9D003C50  00042080   SLL A0, A0, 2
9D003C54  02E42021   ADDU A0, S7, A0
9D003C58  8C840000   LW A0, 0(A0)
9D003C5C  00800008   JR A0
9D003C60  00403821   ADDU A3, V0, ZERO
9D003C64  00122302   SRL A0, S2, 12
9D003C68  00042080   SLL A0, A0, 2
9D003C6C  02042021   ADDU A0, S0, A0
9D003C70  8C850000   LW A1, 0(A0)
9D003C74  32440FFF   ANDI A0, S2, 4095
9D003C78  00A42021   ADDU A0, A1, A0
9D003C7C  90840000   LBU A0, 0(A0)
9D003C80  8E0F0054   LW T7, 84(S0)
9D003C84  02842021   ADDU A0, S4, A0
9D003C88  308400FF   ANDI A0, A0, 255
9D003C8C  8F858078   LW A1, -32648(GP)
9D003C90  00A42821   ADDU A1, A1, A0
9D003C94  0143C024   AND T8, T2, V1
9D003C98  8F84807C   LW A0, -32644(GP)
9D003C9C  2484FFFC   ADDIU A0, A0, -4
9D003CA0  25EF0004   ADDIU T7, T7, 4
9D003CA4  26530001   ADDIU S3, S2, 1
9D003CA8  A0B80000   SB T8, 0(A1)
9D003CAC  AF84807C   SW A0, -32644(GP)
9D003CB0  188031F7   BLEZ A0, 0x9D010490
9D003CB4  AE0F0054   SW T7, 84(S0)
9D003CB8  00132302   SRL A0, S3, 12
9D003CBC  00042080   SLL A0, A0, 2
9D003CC0  00952021   ADDU A0, A0, S5
9D003CC4  8C840000   LW A0, 0(A0)
9D003CC8  32730FFF   ANDI S3, S3, 4095
9D003CCC  00932021   ADDU A0, A0, S3
9D003CD0  90840000   LBU A0, 0(A0)
9D003CD4  00042080   SLL A0, A0, 2
9D003CD8  02E42021   ADDU A0, S7, A0
9D003CDC  8C840000   LW A0, 0(A0)
9D003CE0  00800008   JR A0
9D003CE4  26520002   ADDIU S2, S2, 2
9D003CE8  8E0F0054   LW T7, 84(S0)
9D003CEC  8F82807C   LW V0, -32644(GP)
9D003CF0  2442FFFE   ADDIU V0, V0, -2
9D003CF4  25EF0002   ADDIU T7, T7, 2
9D003CF8  AF82807C   SW V0, -32644(GP)
9D003CFC  184032FA   BLEZ V0, 0x9D0108E8
9D003D00  AE0F0054   SW T7, 84(S0)
9D003D04  00121302   SRL V0, S2, 12
9D003D08  00021080   SLL V0, V0, 2
9D003D0C  00551021   ADDU V0, V0, S5
9D003D10  8C440000   LW A0, 0(V0)
9D003D14  32420FFF   ANDI V0, S2, 4095
9D003D18  02801821   ADDU V1, S4, ZERO
9D003D1C  00821021   ADDU V0, A0, V0
9D003D20  90420000   LBU V0, 0(V0)
9D003D24  26520001   ADDIU S2, S2, 1
9D003D28  02803821   ADDU A3, S4, ZERO
9D003D2C  00021080   SLL V0, V0, 2
9D003D30  02E21021   ADDU V0, S7, V0
9D003D34  8C440000   LW A0, 0(V0)
9D003D38  00800008   JR A0
9D003D3C  02801021   ADDU V0, S4, ZERO
9D003D40  00122302   SRL A0, S2, 12
9D003D44  00042080   SLL A0, A0, 2
9D003D48  02042021   ADDU A0, S0, A0
9D003D4C  8C840000   LW A0, 0(A0)
9D003D50  264F0001   ADDIU T7, S2, 1
9D003D54  31EF0FFF   ANDI T7, T7, 4095
9D003D58  008F7821   ADDU T7, A0, T7
9D003D5C  32450FFF   ANDI A1, S2, 4095
9D003D60  91F80000   LBU T8, 0(T7)
9D003D64  00852021   ADDU A0, A0, A1
9D003D68  90840000   LBU A0, 0(A0)
9D003D6C  0018C200   SLL T8, T8, 8
9D003D70  0304C025   OR T8, T8, A0
9D003D74  0314C021   ADDU T8, T8, S4
9D003D78  3304FFFF   ANDI A0, T8, -1
9D003D7C  2C850800   SLTIU A1, A0, 2048
9D003D80  14A02346   BNE A1, ZERO, 0x9D00CA9C
9D003D84  26530002   ADDIU S3, S2, 2
9D003D88  8EA50044   LW A1, 68(S5)
9D003D8C  8CAF0000   LW T7, 0(A1)
9D003D90  51F1000D   BEQL T7, S1, 0x9D003DC8
9D003D94  00042302   SRL A0, A0, 12
9D003D98  008F782B   SLTU T7, A0, T7
9D003D9C  55E00006   BNEL T7, ZERO, 0x9D003DB8
9D003DA0  24A5000C   ADDIU A1, A1, 12
9D003DA4  8CA60004   LW A2, 4(A1)
9D003DA8  00C4302B   SLTU A2, A2, A0
9D003DAC  50C02772   BEQL A2, ZERO, 0x9D00DB78
9D003DB0  8CAF0008   LW T7, 8(A1)
9D003DB4  24A5000C   ADDIU A1, A1, 12
9D003DB8  8CAF0000   LW T7, 0(A1)
9D003DBC  15F1FFF7   BNE T7, S1, 0x9D003D9C
9D003DC0  008F782B   SLTU T7, A0, T7
9D003DC4  00042302   SRL A0, A0, 12
9D003DC8  00042080   SLL A0, A0, 2
9D003DCC  02042021   ADDU A0, S0, A0
9D003DD0  8C840000   LW A0, 0(A0)
9D003DD4  33180FFF   ANDI T8, T8, 4095
9D003DD8  00982021   ADDU A0, A0, T8
9D003DDC  A0830000   SB V1, 0(A0)
9D003DE0  8E0F0054   LW T7, 84(S0)
9D003DE4  8F84807C   LW A0, -32644(GP)
9D003DE8  2484FFFB   ADDIU A0, A0, -5
9D003DEC  25EF0005   ADDIU T7, T7, 5
9D003DF0  AF84807C   SW A0, -32644(GP)
9D003DF4  18802FE4   BLEZ A0, 0x9D00FD88
9D003DF8  AE0F0054   SW T7, 84(S0)
9D003DFC  00132302   SRL A0, S3, 12
9D003E00  00042080   SLL A0, A0, 2
9D003E04  00952021   ADDU A0, A0, S5
9D003E08  8C840000   LW A0, 0(A0)
9D003E0C  32730FFF   ANDI S3, S3, 4095
9D003E10  00932021   ADDU A0, A0, S3
9D003E14  90840000   LBU A0, 0(A0)
9D003E18  00042080   SLL A0, A0, 2
9D003E1C  02E42021   ADDU A0, S7, A0
9D003E20  8C840000   LW A0, 0(A0)
9D003E24  00800008   JR A0
9D003E28  26520003   ADDIU S2, S2, 3
9D003E2C  00121302   SRL V0, S2, 12
9D003E30  00021080   SLL V0, V0, 2
9D003E34  02021021   ADDU V0, S0, V0
9D003E38  8C450000   LW A1, 0(V0)
9D003E3C  32420FFF   ANDI V0, S2, 4095
9D003E40  8F848078   LW A0, -32648(GP)
9D003E44  00A21021   ADDU V0, A1, V0
9D003E48  90420000   LBU V0, 0(V0)
9D003E4C  01421021   ADDU V0, T2, V0
9D003E50  304200FF   ANDI V0, V0, 255
9D003E54  00821021   ADDU V0, A0, V0
9D003E58  90580001   LBU T8, 1(V0)
9D003E5C  90420000   LBU V0, 0(V0)
9D003E60  0018C200   SLL T8, T8, 8
9D003E64  0302C025   OR T8, T8, V0
9D003E68  2F020800   SLTIU V0, T8, 2048
9D003E6C  144023A1   BNE V0, ZERO, 0x9D00CCF4
9D003E70  26530001   ADDIU S3, S2, 1
9D003E74  340B8000   ORI T3, ZERO, -32768
9D003E78  030B102B   SLTU V0, T8, T3
9D003E7C  1040246B   BEQ V0, ZERO, .LBB3914, .LBB3915, .LBB3916
9D003E80  00181302   SRL V0, T8, 12
9D003E84  8EA20040   LW V0, 64(S5)
9D003E88  8C440000   LW A0, 0(V0)
9D003E8C  5091000D   BEQL A0, S1, 0x9D003EC4
9D003E90  00181302   SRL V0, T8, 12
9D003E94  0304202B   SLTU A0, T8, A0
9D003E98  54800006   BNEL A0, ZERO, 0x9D003EB4
9D003E9C  2442000C   ADDIU V0, V0, 12
9D003EA0  8C440004   LW A0, 4(V0)
9D003EA4  0098202B   SLTU A0, A0, T8
9D003EA8  508029EF   BEQL A0, ZERO, 0x9D00E668
9D003EAC  8C420008   LW V0, 8(V0)
9D003EB0  2442000C   ADDIU V0, V0, 12
9D003EB4  8C440000   LW A0, 0(V0)
9D003EB8  1491FFF7   BNE A0, S1, 0x9D003E98
9D003EBC  0304202B   SLTU A0, T8, A0
9D003EC0  00181302   SRL V0, T8, 12
9D003EC4  00021080   SLL V0, V0, 2
9D003EC8  02021021   ADDU V0, S0, V0
9D003ECC  8C440000   LW A0, 0(V0)
9D003ED0  33020FFF   ANDI V0, T8, 4095
9D003ED4  00821021   ADDU V0, A0, V0
9D003ED8  90420000   LBU V0, 0(V0)
9D003EDC  8E070044   LW A3, 68(S0)
9D003EE0  00022040   SLL A0, V0, 1
9D003EE4  00892025   OR A0, A0, T1
9D003EE8  8CEF0000   LW T7, 0(A3)
9D003EEC  7C4939C0   EXT T1, V0, 7, 8
9D003EF0  11F1000C   BEQ T7, S1, .LBB3923, .LBB3924, .LBB3925
9D003EF4  308200FF   ANDI V0, A0, 255
9D003EF8  030F782B   SLTU T7, T8, T7
9D003EFC  55E00006   BNEL T7, ZERO, 0x9D003F18
9D003F00  24E7000C   ADDIU A3, A3, 12
9D003F04  8CE40004   LW A0, 4(A3)
9D003F08  0098202B   SLTU A0, A0, T8
9D003F0C  5080279F   BEQL A0, ZERO, 0x9D00DD8C
9D003F10  8CE70008   LW A3, 8(A3)
9D003F14  24E7000C   ADDIU A3, A3, 12
9D003F18  8CEF0000   LW T7, 0(A3)
9D003F1C  15F1FFF7   BNE T7, S1, 0x9D003EFC
9D003F20  030F782B   SLTU T7, T8, T7
9D003F24  00182302   SRL A0, T8, 12
9D003F28  00042080   SLL A0, A0, 2
9D003F2C  02042021   ADDU A0, S0, A0
9D003F30  8C840000   LW A0, 0(A0)
9D003F34  33180FFF   ANDI T8, T8, 4095
9D003F38  00982021   ADDU A0, A0, T8
9D003F3C  A0820000   SB V0, 0(A0)
9D003F40  8E0F0054   LW T7, 84(S0)
9D003F44  00431024   AND V0, V0, V1
9D003F48  8F83807C   LW V1, -32644(GP)
9D003F4C  2463FFF8   ADDIU V1, V1, -8
9D003F50  25EF0008   ADDIU T7, T7, 8
9D003F54  AF83807C   SW V1, -32644(GP)
9D003F58  18602E3B   BLEZ V1, 0x9D00F848
9D003F5C  AE0F0054   SW T7, 84(S0)
9D003F60  00131B02   SRL V1, S3, 12
9D003F64  00031880   SLL V1, V1, 2
9D003F68  00751821   ADDU V1, V1, S5
9D003F6C  8C640000   LW A0, 0(V1)
9D003F70  32730FFF   ANDI S3, S3, 4095
9D003F74  00401821   ADDU V1, V0, ZERO
9D003F78  00932021   ADDU A0, A0, S3
9D003F7C  90840000   LBU A0, 0(A0)
9D003F80  26520002   ADDIU S2, S2, 2
9D003F84  00042080   SLL A0, A0, 2
9D003F88  02E42021   ADDU A0, S7, A0
9D003F8C  8C840000   LW A0, 0(A0)
9D003F90  00800008   JR A0
9D003F94  00403821   ADDU A3, V0, ZERO
9D003F98  00121302   SRL V0, S2, 12
9D003F9C  00021080   SLL V0, V0, 2
9D003FA0  02021021   ADDU V0, S0, V0
9D003FA4  8C440000   LW A0, 0(V0)
9D003FA8  32420FFF   ANDI V0, S2, 4095
9D003FAC  00821021   ADDU V0, A0, V0
9D003FB0  90420000   LBU V0, 0(V0)
9D003FB4  8E0F0054   LW T7, 84(S0)
9D003FB8  8F848078   LW A0, -32648(GP)
9D003FBC  00821021   ADDU V0, A0, V0
9D003FC0  90420000   LBU V0, 0(V0)
9D003FC4  8F84807C   LW A0, -32644(GP)
9D003FC8  2484FFFD   ADDIU A0, A0, -3
9D003FCC  25EF0003   ADDIU T7, T7, 3
9D003FD0  26530001   ADDIU S3, S2, 1
9D003FD4  00621024   AND V0, V1, V0
9D003FD8  AF84807C   SW A0, -32644(GP)
9D003FDC  188031AE   BLEZ A0, 0x9D010698
9D003FE0  AE0F0054   SW T7, 84(S0)
9D003FE4  00131B02   SRL V1, S3, 12
9D003FE8  00031880   SLL V1, V1, 2
9D003FEC  00751821   ADDU V1, V1, S5
9D003FF0  8C640000   LW A0, 0(V1)
9D003FF4  32730FFF   ANDI S3, S3, 4095
9D003FF8  00401821   ADDU V1, V0, ZERO
9D003FFC  00932021   ADDU A0, A0, S3
9D004000  90840000   LBU A0, 0(A0)
9D004004  26520002   ADDIU S2, S2, 2
9D004008  00042080   SLL A0, A0, 2
9D00400C  02E42021   ADDU A0, S7, A0
9D004010  8C840000   LW A0, 0(A0)
9D004014  00800008   JR A0
9D004018  00403821   ADDU A3, V0, ZERO
9D00401C  00121302   SRL V0, S2, 12
9D004020  00021080   SLL V0, V0, 2
9D004024  02021021   ADDU V0, S0, V0
9D004028  8C440000   LW A0, 0(V0)
9D00402C  32420FFF   ANDI V0, S2, 4095
9D004030  00821021   ADDU V0, A0, V0
9D004034  90420000   LBU V0, 0(V0)
9D004038  8E0F0054   LW T7, 84(S0)
9D00403C  8F858078   LW A1, -32648(GP)
9D004040  00A22821   ADDU A1, A1, V0
9D004044  90A70000   LBU A3, 0(A1)
9D004048  8F84807C   LW A0, -32644(GP)
9D00404C  2484FFFB   ADDIU A0, A0, -5
9D004050  25EF0005   ADDIU T7, T7, 5
9D004054  00071040   SLL V0, A3, 1
9D004058  00491025   OR V0, V0, T1
9D00405C  304200FF   ANDI V0, V0, 255
9D004060  26530001   ADDIU S3, S2, 1
9D004064  000749C2   SRL T1, A3, 7
9D004068  A0A20000   SB V0, 0(A1)
9D00406C  AF84807C   SW A0, -32644(GP)
9D004070  18802E36   BLEZ A0, 0x9D00F94C
9D004074  AE0F0054   SW T7, 84(S0)
9D004078  00132302   SRL A0, S3, 12
9D00407C  00042080   SLL A0, A0, 2
9D004080  00952021   ADDU A0, A0, S5
9D004084  8C840000   LW A0, 0(A0)
9D004088  32730FFF   ANDI S3, S3, 4095
9D00408C  26520002   ADDIU S2, S2, 2
9D004090  00932021   ADDU A0, A0, S3
9D004094  90840000   LBU A0, 0(A0)
9D004098  00042080   SLL A0, A0, 2
9D00409C  02E42021   ADDU A0, S7, A0
9D0040A0  8C840000   LW A0, 0(A0)
9D0040A4  00800008   JR A0
9D0040A8  00403821   ADDU A3, V0, ZERO
9D0040AC  00121302   SRL V0, S2, 12
9D0040B0  00021080   SLL V0, V0, 2
9D0040B4  02021021   ADDU V0, S0, V0
9D0040B8  8C440000   LW A0, 0(V0)
9D0040BC  32420FFF   ANDI V0, S2, 4095
9D0040C0  00821021   ADDU V0, A0, V0
9D0040C4  90420000   LBU V0, 0(V0)
9D0040C8  8E0F0054   LW T7, 84(S0)
9D0040CC  8F848078   LW A0, -32648(GP)
9D0040D0  00821021   ADDU V0, A0, V0
9D0040D4  90420000   LBU V0, 0(V0)
9D0040D8  8F84807C   LW A0, -32644(GP)
9D0040DC  2484FFFD   ADDIU A0, A0, -3
9D0040E0  25EF0003   ADDIU T7, T7, 3
9D0040E4  304D0040   ANDI T5, V0, 64
9D0040E8  26530001   ADDIU S3, S2, 1
9D0040EC  31AD00FF   ANDI T5, T5, 255
9D0040F0  00433824   AND A3, V0, V1
9D0040F4  AF84807C   SW A0, -32644(GP)
9D0040F8  18803018   BLEZ A0, 0x9D01015C
9D0040FC  AE0F0054   SW T7, 84(S0)
9D004100  00132302   SRL A0, S3, 12
9D004104  00042080   SLL A0, A0, 2
9D004108  00952021   ADDU A0, A0, S5
9D00410C  8C840000   LW A0, 0(A0)
9D004110  32730FFF   ANDI S3, S3, 4095
9D004114  00932021   ADDU A0, A0, S3
9D004118  90840000   LBU A0, 0(A0)
9D00411C  00042080   SLL A0, A0, 2
9D004120  02E42021   ADDU A0, S7, A0
9D004124  8C840000   LW A0, 0(A0)
9D004128  00800008   JR A0
9D00412C  26520002   ADDIU S2, S2, 2
9D004130  00121302   SRL V0, S2, 12
9D004134  00021080   SLL V0, V0, 2
9D004138  02021021   ADDU V0, S0, V0
9D00413C  8C420000   LW V0, 0(V0)
9D004140  26450001   ADDIU A1, S2, 1
9D004144  30A50FFF   ANDI A1, A1, 4095
9D004148  00452821   ADDU A1, V0, A1
9D00414C  32440FFF   ANDI A0, S2, 4095
9D004150  90A50000   LBU A1, 0(A1)
9D004154  00441021   ADDU V0, V0, A0
9D004158  90420000   LBU V0, 0(V0)
9D00415C  00052A00   SLL A1, A1, 8
9D004160  00A22825   OR A1, A1, V0
9D004164  00AA2821   ADDU A1, A1, T2
9D004168  30ADFFFF   ANDI T5, A1, -1
9D00416C  2DA20800   SLTIU V0, T5, 2048
9D004170  144022D9   BNE V0, ZERO, 0x9D00CCD8
9D004174  26530002   ADDIU S3, S2, 2
9D004178  340E8000   ORI T6, ZERO, -32768
9D00417C  01AE102B   SLTU V0, T5, T6
9D004180  1040247C   BEQ V0, ZERO, .LBB3958, .LBB3959, .LBB3960
9D004184  000D1302   SRL V0, T5, 12
9D004188  8EA20040   LW V0, 64(S5)
9D00418C  8C440000   LW A0, 0(V0)
9D004190  5091000D   BEQL A0, S1, 0x9D0041C8
9D004194  000D1302   SRL V0, T5, 12
9D004198  01A4202B   SLTU A0, T5, A0
9D00419C  54800006   BNEL A0, ZERO, 0x9D0041B8
9D0041A0  2442000C   ADDIU V0, V0, 12
9D0041A4  8C440004   LW A0, 4(V0)
9D0041A8  008D202B   SLTU A0, A0, T5
9D0041AC  508028BD   BEQL A0, ZERO, 0x9D00E4A4
9D0041B0  8C420008   LW V0, 8(V0)
9D0041B4  2442000C   ADDIU V0, V0, 12
9D0041B8  8C440000   LW A0, 0(V0)
9D0041BC  1491FFF7   BNE A0, S1, 0x9D00419C
9D0041C0  01A4202B   SLTU A0, T5, A0
9D0041C4  000D1302   SRL V0, T5, 12
9D0041C8  00021080   SLL V0, V0, 2
9D0041CC  02021021   ADDU V0, S0, V0
9D0041D0  8C440000   LW A0, 0(V0)
9D0041D4  30A20FFF   ANDI V0, A1, 4095
9D0041D8  00821021   ADDU V0, A0, V0
9D0041DC  90420000   LBU V0, 0(V0)
9D0041E0  8E070044   LW A3, 68(S0)
9D0041E4  24420001   ADDIU V0, V0, 1
9D0041E8  304F00FF   ANDI T7, V0, 255
9D0041EC  8CE20000   LW V0, 0(A3)
9D0041F0  5051000D   BEQL V0, S1, 0x9D004228
9D0041F4  000D1302   SRL V0, T5, 12
9D0041F8  01A2102B   SLTU V0, T5, V0
9D0041FC  54400006   BNEL V0, ZERO, 0x9D004218
9D004200  24E7000C   ADDIU A3, A3, 12
9D004204  8CE20004   LW V0, 4(A3)
9D004208  004D102B   SLTU V0, V0, T5
9D00420C  504027CB   BEQL V0, ZERO, 0x9D00E13C
9D004210  8CE20008   LW V0, 8(A3)
9D004214  24E7000C   ADDIU A3, A3, 12
9D004218  8CE20000   LW V0, 0(A3)
9D00421C  1451FFF7   BNE V0, S1, 0x9D0041FC
9D004220  01A2102B   SLTU V0, T5, V0
9D004224  000D1302   SRL V0, T5, 12
9D004228  00021080   SLL V0, V0, 2
9D00422C  02021021   ADDU V0, S0, V0
9D004230  8C420000   LW V0, 0(V0)
9D004234  30A50FFF   ANDI A1, A1, 4095
9D004238  00451021   ADDU V0, V0, A1
9D00423C  A04F0000   SB T7, 0(V0)
9D004240  39220001   XORI V0, T1, 1
9D004244  006F2023   SUBU A0, V1, T7
9D004248  304200FF   ANDI V0, V0, 255
9D00424C  00822023   SUBU A0, A0, V0
9D004250  8E050054   LW A1, 84(S0)
9D004254  308200FF   ANDI V0, A0, 255
9D004258  01E36826   XOR T5, T7, V1
9D00425C  7C0D3004   INS T5, ZERO, 0, 7
9D004260  00431826   XOR V1, V0, V1
9D004264  01A36824   AND T5, T5, V1
9D004268  38840100   XORI A0, A0, 256
9D00426C  8F83807C   LW V1, -32644(GP)
9D004270  2463FFF9   ADDIU V1, V1, -7
9D004274  24AF0007   ADDIU T7, A1, 7
9D004278  31AD00FF   ANDI T5, T5, 255
9D00427C  7C890200   EXT T1, A0, 8, 1
9D004280  AF83807C   SW V1, -32644(GP)
9D004284  18602FD0   BLEZ V1, 0x9D0101C8
9D004288  AE0F0054   SW T7, 84(S0)
9D00428C  00131B02   SRL V1, S3, 12
9D004290  00031880   SLL V1, V1, 2
9D004294  00751821   ADDU V1, V1, S5
9D004298  8C640000   LW A0, 0(V1)
9D00429C  32730FFF   ANDI S3, S3, 4095
9D0042A0  00401821   ADDU V1, V0, ZERO
9D0042A4  00932021   ADDU A0, A0, S3
9D0042A8  90840000   LBU A0, 0(A0)
9D0042AC  26520003   ADDIU S2, S2, 3
9D0042B0  00042080   SLL A0, A0, 2
9D0042B4  02E42021   ADDU A0, S7, A0
9D0042B8  8C840000   LW A0, 0(A0)
9D0042BC  00800008   JR A0
9D0042C0  00403821   ADDU A3, V0, ZERO
9D0042C4  00121302   SRL V0, S2, 12
9D0042C8  00021080   SLL V0, V0, 2
9D0042CC  02021021   ADDU V0, S0, V0
9D0042D0  8C420000   LW V0, 0(V0)
9D0042D4  26450001   ADDIU A1, S2, 1
9D0042D8  30A50FFF   ANDI A1, A1, 4095
9D0042DC  00452821   ADDU A1, V0, A1
9D0042E0  32440FFF   ANDI A0, S2, 4095
9D0042E4  90A70000   LBU A3, 0(A1)
9D0042E8  00441021   ADDU V0, V0, A0
9D0042EC  90420000   LBU V0, 0(V0)
9D0042F0  00073A00   SLL A3, A3, 8
9D0042F4  00E23825   OR A3, A3, V0
9D0042F8  00F43821   ADDU A3, A3, S4
9D0042FC  30E4FFFF   ANDI A0, A3, -1
9D004300  308200FF   ANDI V0, A0, 255
9D004304  0054102B   SLTU V0, V0, S4
9D004308  10400007   BEQ V0, ZERO, .LBB3973
9D00430C  26530002   ADDIU S3, S2, 2
9D004310  8EA20054   LW V0, 84(S5)
9D004314  8F85807C   LW A1, -32644(GP)
9D004318  24A5FFFF   ADDIU A1, A1, -1
9D00431C  24420001   ADDIU V0, V0, 1
9D004320  AF85807C   SW A1, -32644(GP)
9D004324  AEA20054   SW V0, 84(S5)
9D004328  2C820800   SLTIU V0, A0, 2048
9D00432C  14402266   BNE V0, ZERO, 0x9D00CCC8
9D004330  34088000   ORI T0, ZERO, -32768
9D004334  0088102B   SLTU V0, A0, T0
9D004338  10400011   BEQ V0, ZERO, 0x9D004380
9D00433C  00041302   SRL V0, A0, 12
9D004340  8E020040   LW V0, 64(S0)
9D004344  8C450000   LW A1, 0(V0)
9D004348  50B1000D   BEQL A1, S1, 0x9D004380
9D00434C  00041302   SRL V0, A0, 12
9D004350  0085282B   SLTU A1, A0, A1
9D004354  54A00006   BNEL A1, ZERO, 0x9D004370
9D004358  2442000C   ADDIU V0, V0, 12
9D00435C  8C450004   LW A1, 4(V0)
9D004360  00A4282B   SLTU A1, A1, A0
9D004364  50A027F9   BEQL A1, ZERO, 0x9D00E34C
9D004368  8C420008   LW V0, 8(V0)
9D00436C  2442000C   ADDIU V0, V0, 12
9D004370  8C450000   LW A1, 0(V0)
9D004374  54B1FFF7   BNEL A1, S1, 0x9D004354
9D004378  0085282B   SLTU A1, A0, A1
9D00437C  00041302   SRL V0, A0, 12
9D004380  00021080   SLL V0, V0, 2
9D004384  02021021   ADDU V0, S0, V0
9D004388  8C420000   LW V0, 0(V0)
9D00438C  30E70FFF   ANDI A3, A3, 4095
9D004390  00471021   ADDU V0, V0, A3
9D004394  90420000   LBU V0, 0(V0)
9D004398  8E0F0054   LW T7, 84(S0)
9D00439C  00431024   AND V0, V0, V1
9D0043A0  8F84807C   LW A0, -32644(GP)
9D0043A4  2484FFFC   ADDIU A0, A0, -4
9D0043A8  25EF0004   ADDIU T7, T7, 4
9D0043AC  304200FF   ANDI V0, V0, 255
9D0043B0  AF84807C   SW A0, -32644(GP)
9D0043B4  18802F95   BLEZ A0, 0x9D01020C
9D0043B8  AE0F0054   SW T7, 84(S0)
9D0043BC  00131B02   SRL V1, S3, 12
9D0043C0  00031880   SLL V1, V1, 2
9D0043C4  00751821   ADDU V1, V1, S5
9D0043C8  8C640000   LW A0, 0(V1)
9D0043CC  32730FFF   ANDI S3, S3, 4095
9D0043D0  00401821   ADDU V1, V0, ZERO
9D0043D4  00932021   ADDU A0, A0, S3
9D0043D8  90840000   LBU A0, 0(A0)
9D0043DC  26520003   ADDIU S2, S2, 3
9D0043E0  00042080   SLL A0, A0, 2
9D0043E4  02E42021   ADDU A0, S7, A0
9D0043E8  8C840000   LW A0, 0(A0)
9D0043EC  00800008   JR A0
9D0043F0  00403821   ADDU A3, V0, ZERO
9D0043F4  00121302   SRL V0, S2, 12
9D0043F8  00021080   SLL V0, V0, 2
9D0043FC  02021021   ADDU V0, S0, V0
9D004400  8C420000   LW V0, 0(V0)
9D004404  26450001   ADDIU A1, S2, 1
9D004408  30A50FFF   ANDI A1, A1, 4095
9D00440C  00452821   ADDU A1, V0, A1
9D004410  32440FFF   ANDI A0, S2, 4095
9D004414  90B80000   LBU T8, 0(A1)
9D004418  00441021   ADDU V0, V0, A0
9D00441C  90420000   LBU V0, 0(V0)
9D004420  0018C200   SLL T8, T8, 8
9D004424  0302C025   OR T8, T8, V0
9D004428  0314C021   ADDU T8, T8, S4
9D00442C  330FFFFF   ANDI T7, T8, -1
9D004430  2DE20800   SLTIU V0, T7, 2048
9D004434  1440221B   BNE V0, ZERO, 0x9D00CCA4
9D004438  26530002   ADDIU S3, S2, 2
9D00443C  340E8000   ORI T6, ZERO, -32768
9D004440  01EE102B   SLTU V0, T7, T6
9D004444  10402307   BEQ V0, ZERO, .LBB3989, .LBB3990, .LBB3991
9D004448  000F1302   SRL V0, T7, 12
9D00444C  8EA20040   LW V0, 64(S5)
9D004450  8C440000   LW A0, 0(V0)
9D004454  5091000D   BEQL A0, S1, 0x9D00448C
9D004458  000F1302   SRL V0, T7, 12
9D00445C  01E4202B   SLTU A0, T7, A0
9D004460  54800006   BNEL A0, ZERO, 0x9D00447C
9D004464  2442000C   ADDIU V0, V0, 12
9D004468  8C440004   LW A0, 4(V0)
9D00446C  008F202B   SLTU A0, A0, T7
9D004470  508027C0   BEQL A0, ZERO, 0x9D00E374
9D004474  8C420008   LW V0, 8(V0)
9D004478  2442000C   ADDIU V0, V0, 12
9D00447C  8C440000   LW A0, 0(V0)
9D004480  1491FFF7   BNE A0, S1, 0x9D004460
9D004484  01E4202B   SLTU A0, T7, A0
9D004488  000F1302   SRL V0, T7, 12
9D00448C  00021080   SLL V0, V0, 2
9D004490  02021021   ADDU V0, S0, V0
9D004494  8C440000   LW A0, 0(V0)
9D004498  33020FFF   ANDI V0, T8, 4095
9D00449C  00821021   ADDU V0, A0, V0
9D0044A0  90420000   LBU V0, 0(V0)
9D0044A4  8E070044   LW A3, 68(S0)
9D0044A8  00022840   SLL A1, V0, 1
9D0044AC  00A92825   OR A1, A1, T1
9D0044B0  8CE40000   LW A0, 0(A3)
9D0044B4  7C4939C0   EXT T1, V0, 7, 8
9D0044B8  1091000C   BEQ A0, S1, .LBB3998, .LBB3999, .LBB4000
9D0044BC  30A200FF   ANDI V0, A1, 255
9D0044C0  01E4202B   SLTU A0, T7, A0
9D0044C4  54800006   BNEL A0, ZERO, 0x9D0044E0
9D0044C8  24E7000C   ADDIU A3, A3, 12
9D0044CC  8CE40004   LW A0, 4(A3)
9D0044D0  008F202B   SLTU A0, A0, T7
9D0044D4  50802536   BEQL A0, ZERO, 0x9D00D9B0
9D0044D8  8CE70008   LW A3, 8(A3)
9D0044DC  24E7000C   ADDIU A3, A3, 12
9D0044E0  8CE40000   LW A0, 0(A3)
9D0044E4  1491FFF7   BNE A0, S1, 0x9D0044C4
9D0044E8  01E4202B   SLTU A0, T7, A0
9D0044EC  000F2302   SRL A0, T7, 12
9D0044F0  00042080   SLL A0, A0, 2
9D0044F4  02042021   ADDU A0, S0, A0
9D0044F8  8C840000   LW A0, 0(A0)
9D0044FC  33180FFF   ANDI T8, T8, 4095
9D004500  00982021   ADDU A0, A0, T8
9D004504  A0820000   SB V0, 0(A0)
9D004508  8E0F0054   LW T7, 84(S0)
9D00450C  00431024   AND V0, V0, V1
9D004510  8F83807C   LW V1, -32644(GP)
9D004514  2463FFF9   ADDIU V1, V1, -7
9D004518  25EF0007   ADDIU T7, T7, 7
9D00451C  AF83807C   SW V1, -32644(GP)
9D004520  186030E7   BLEZ V1, 0x9D0108C0
9D004524  AE0F0054   SW T7, 84(S0)
9D004528  00131B02   SRL V1, S3, 12
9D00452C  00031880   SLL V1, V1, 2
9D004530  00751821   ADDU V1, V1, S5
9D004534  8C640000   LW A0, 0(V1)
9D004538  32730FFF   ANDI S3, S3, 4095
9D00453C  00401821   ADDU V1, V0, ZERO
9D004540  00932021   ADDU A0, A0, S3
9D004544  90840000   LBU A0, 0(A0)
9D004548  26520003   ADDIU S2, S2, 3
9D00454C  00042080   SLL A0, A0, 2
9D004550  02E42021   ADDU A0, S7, A0
9D004554  8C840000   LW A0, 0(A0)
9D004558  00800008   JR A0
9D00455C  00403821   ADDU A3, V0, ZERO
9D004560  00121302   SRL V0, S2, 12
9D004564  00021080   SLL V0, V0, 2
9D004568  02021021   ADDU V0, S0, V0
9D00456C  8C420000   LW V0, 0(V0)
9D004570  26450001   ADDIU A1, S2, 1
9D004574  30A50FFF   ANDI A1, A1, 4095
9D004578  00452821   ADDU A1, V0, A1
9D00457C  32440FFF   ANDI A0, S2, 4095
9D004580  90A70000   LBU A3, 0(A1)
9D004584  00441021   ADDU V0, V0, A0
9D004588  90420000   LBU V0, 0(V0)
9D00458C  00073A00   SLL A3, A3, 8
9D004590  00E23825   OR A3, A3, V0
9D004594  00EA3821   ADDU A3, A3, T2
9D004598  30E4FFFF   ANDI A0, A3, -1
9D00459C  308200FF   ANDI V0, A0, 255
9D0045A0  004A102B   SLTU V0, V0, T2
9D0045A4  10400007   BEQ V0, ZERO, .LBB4014
9D0045A8  26530002   ADDIU S3, S2, 2
9D0045AC  8EA20054   LW V0, 84(S5)
9D0045B0  8F85807C   LW A1, -32644(GP)
9D0045B4  24A5FFFF   ADDIU A1, A1, -1
9D0045B8  24420001   ADDIU V0, V0, 1
9D0045BC  AF85807C   SW A1, -32644(GP)
9D0045C0  AEA20054   SW V0, 84(S5)
9D0045C4  2C820800   SLTIU V0, A0, 2048
9D0045C8  144021B3   BNE V0, ZERO, 0x9D00CC98
9D0045CC  8F828078   LW V0, -32648(GP)
9D0045D0  34058000   ORI A1, ZERO, -32768
9D0045D4  0085102B   SLTU V0, A0, A1
9D0045D8  10400011   BEQ V0, ZERO, 0x9D004620
9D0045DC  00041302   SRL V0, A0, 12
9D0045E0  8E020040   LW V0, 64(S0)
9D0045E4  8C450000   LW A1, 0(V0)
9D0045E8  50B1000D   BEQL A1, S1, 0x9D004620
9D0045EC  00041302   SRL V0, A0, 12
9D0045F0  0085282B   SLTU A1, A0, A1
9D0045F4  54A00006   BNEL A1, ZERO, 0x9D004610
9D0045F8  2442000C   ADDIU V0, V0, 12
9D0045FC  8C450004   LW A1, 4(V0)
9D004600  00A4282B   SLTU A1, A1, A0
9D004604  50A0276A   BEQL A1, ZERO, 0x9D00E3B0
9D004608  8C420008   LW V0, 8(V0)
9D00460C  2442000C   ADDIU V0, V0, 12
9D004610  8C450000   LW A1, 0(V0)
9D004614  54B1FFF7   BNEL A1, S1, 0x9D0045F4
9D004618  0085282B   SLTU A1, A0, A1
9D00461C  00041302   SRL V0, A0, 12
9D004620  00021080   SLL V0, V0, 2
9D004624  02021021   ADDU V0, S0, V0
9D004628  8C420000   LW V0, 0(V0)
9D00462C  30E70FFF   ANDI A3, A3, 4095
9D004630  00471021   ADDU V0, V0, A3
9D004634  90420000   LBU V0, 0(V0)
9D004638  8E0F0054   LW T7, 84(S0)
9D00463C  00431024   AND V0, V0, V1
9D004640  8F84807C   LW A0, -32644(GP)
9D004644  2484FFFC   ADDIU A0, A0, -4
9D004648  25EF0004   ADDIU T7, T7, 4
9D00464C  304200FF   ANDI V0, V0, 255
9D004650  AF84807C   SW A0, -32644(GP)
9D004654  18803126   BLEZ A0, 0x9D010AF0
9D004658  AE0F0054   SW T7, 84(S0)
9D00465C  00131B02   SRL V1, S3, 12
9D004660  00031880   SLL V1, V1, 2
9D004664  00751821   ADDU V1, V1, S5
9D004668  8C640000   LW A0, 0(V1)
9D00466C  32730FFF   ANDI S3, S3, 4095
9D004670  00401821   ADDU V1, V0, ZERO
9D004674  00932021   ADDU A0, A0, S3
9D004678  90840000   LBU A0, 0(A0)
9D00467C  26520003   ADDIU S2, S2, 3
9D004680  00042080   SLL A0, A0, 2
9D004684  02E42021   ADDU A0, S7, A0
9D004688  8C840000   LW A0, 0(A0)
9D00468C  00800008   JR A0
9D004690  00403821   ADDU A3, V0, ZERO
9D004694  00121302   SRL V0, S2, 12
9D004698  00021080   SLL V0, V0, 2
9D00469C  02021021   ADDU V0, S0, V0
9D0046A0  8C420000   LW V0, 0(V0)
9D0046A4  26450001   ADDIU A1, S2, 1
9D0046A8  30A50FFF   ANDI A1, A1, 4095
9D0046AC  00452821   ADDU A1, V0, A1
9D0046B0  32440FFF   ANDI A0, S2, 4095
9D0046B4  90AF0000   LBU T7, 0(A1)
9D0046B8  00441021   ADDU V0, V0, A0
9D0046BC  90420000   LBU V0, 0(V0)
9D0046C0  000F7A00   SLL T7, T7, 8
9D0046C4  01E27825   OR T7, T7, V0
9D0046C8  01EA7821   ADDU T7, T7, T2
9D0046CC  31E7FFFF   ANDI A3, T7, -1
9D0046D0  2CE20800   SLTIU V0, A3, 2048
9D0046D4  144021A8   BNE V0, ZERO, 0x9D00CD78
9D0046D8  26530002   ADDIU S3, S2, 2
9D0046DC  34088000   ORI T0, ZERO, -32768
9D0046E0  00E8102B   SLTU V0, A3, T0
9D0046E4  1040231C   BEQ V0, ZERO, .LBB4030, .LBB4031, .LBB4032
9D0046E8  00071302   SRL V0, A3, 12
9D0046EC  8EA20040   LW V0, 64(S5)
9D0046F0  8C440000   LW A0, 0(V0)
9D0046F4  5091000D   BEQL A0, S1, 0x9D00472C
9D0046F8  00071302   SRL V0, A3, 12
9D0046FC  00E4202B   SLTU A0, A3, A0
9D004700  54800006   BNEL A0, ZERO, 0x9D00471C
9D004704  2442000C   ADDIU V0, V0, 12
9D004708  8C440004   LW A0, 4(V0)
9D00470C  0087202B   SLTU A0, A0, A3
9D004710  50802797   BEQL A0, ZERO, 0x9D00E570
9D004714  8C420008   LW V0, 8(V0)
9D004718  2442000C   ADDIU V0, V0, 12
9D00471C  8C440000   LW A0, 0(V0)
9D004720  1491FFF7   BNE A0, S1, 0x9D004700
9D004724  00E4202B   SLTU A0, A3, A0
9D004728  00071302   SRL V0, A3, 12
9D00472C  00021080   SLL V0, V0, 2
9D004730  02021021   ADDU V0, S0, V0
9D004734  8C440000   LW A0, 0(V0)
9D004738  31E20FFF   ANDI V0, T7, 4095
9D00473C  00821021   ADDU V0, A0, V0
9D004740  90420000   LBU V0, 0(V0)
9D004744  8E050044   LW A1, 68(S0)
9D004748  0002C040   SLL T8, V0, 1
9D00474C  0309C025   OR T8, T8, T1
9D004750  8CA40000   LW A0, 0(A1)
9D004754  7C4939C0   EXT T1, V0, 7, 8
9D004758  1091000C   BEQ A0, S1, .LBB4039, .LBB4040, .LBB4041
9D00475C  330200FF   ANDI V0, T8, 255
9D004760  00E4202B   SLTU A0, A3, A0
9D004764  54800006   BNEL A0, ZERO, 0x9D004780
9D004768  24A5000C   ADDIU A1, A1, 12
9D00476C  8CA40004   LW A0, 4(A1)
9D004770  0087202B   SLTU A0, A0, A3
9D004774  50802699   BEQL A0, ZERO, 0x9D00E1DC
9D004778  8CAF0008   LW T7, 8(A1)
9D00477C  24A5000C   ADDIU A1, A1, 12
9D004780  8CA40000   LW A0, 0(A1)
9D004784  1491FFF7   BNE A0, S1, 0x9D004764
9D004788  00E4202B   SLTU A0, A3, A0
9D00478C  00072302   SRL A0, A3, 12
9D004790  00042080   SLL A0, A0, 2
9D004794  02042021   ADDU A0, S0, A0
9D004798  8C840000   LW A0, 0(A0)
9D00479C  31EF0FFF   ANDI T7, T7, 4095
9D0047A0  008F2021   ADDU A0, A0, T7
9D0047A4  A0820000   SB V0, 0(A0)
9D0047A8  8E0F0054   LW T7, 84(S0)
9D0047AC  8F84807C   LW A0, -32644(GP)
9D0047B0  2484FFF9   ADDIU A0, A0, -7
9D0047B4  25EF0007   ADDIU T7, T7, 7
9D0047B8  AF84807C   SW A0, -32644(GP)
9D0047BC  188030D6   BLEZ A0, 0x9D010B18
9D0047C0  AE0F0054   SW T7, 84(S0)
9D0047C4  00132302   SRL A0, S3, 12
9D0047C8  00042080   SLL A0, A0, 2
9D0047CC  00952021   ADDU A0, A0, S5
9D0047D0  8C840000   LW A0, 0(A0)
9D0047D4  32730FFF   ANDI S3, S3, 4095
9D0047D8  26520003   ADDIU S2, S2, 3
9D0047DC  00932021   ADDU A0, A0, S3
9D0047E0  90840000   LBU A0, 0(A0)
9D0047E4  00042080   SLL A0, A0, 2
9D0047E8  02E42021   ADDU A0, S7, A0
9D0047EC  8C840000   LW A0, 0(A0)
9D0047F0  00800008   JR A0
9D0047F4  00403821   ADDU A3, V0, ZERO
9D0047F8  00121302   SRL V0, S2, 12
9D0047FC  00021080   SLL V0, V0, 2
9D004800  02021021   ADDU V0, S0, V0
9D004804  8C420000   LW V0, 0(V0)
9D004808  26450001   ADDIU A1, S2, 1
9D00480C  30A50FFF   ANDI A1, A1, 4095
9D004810  00452821   ADDU A1, V0, A1
9D004814  32440FFF   ANDI A0, S2, 4095
9D004818  90B80000   LBU T8, 0(A1)
9D00481C  00441021   ADDU V0, V0, A0
9D004820  90420000   LBU V0, 0(V0)
9D004824  0018C200   SLL T8, T8, 8
9D004828  0302C025   OR T8, T8, V0
9D00482C  030AC021   ADDU T8, T8, T2
9D004830  330FFFFF   ANDI T7, T8, -1
9D004834  2DE20800   SLTIU V0, T7, 2048
9D004838  14401F9F   BNE V0, ZERO, 0x9D00C6B8
9D00483C  26530002   ADDIU S3, S2, 2
9D004840  340E8000   ORI T6, ZERO, -32768
9D004844  01EE102B   SLTU V0, T7, T6
9D004848  10402253   BEQ V0, ZERO, .LBB4059, .LBB4060, .LBB4061
9D00484C  000F1302   SRL V0, T7, 12
9D004850  8EA20040   LW V0, 64(S5)
9D004854  8C440000   LW A0, 0(V0)
9D004858  5091000D   BEQL A0, S1, 0x9D004890
9D00485C  000F1302   SRL V0, T7, 12
9D004860  01E4202B   SLTU A0, T7, A0
9D004864  54800006   BNEL A0, ZERO, 0x9D004880
9D004868  2442000C   ADDIU V0, V0, 12
9D00486C  8C440004   LW A0, 4(V0)
9D004870  008F202B   SLTU A0, A0, T7
9D004874  508027AD   BEQL A0, ZERO, 0x9D00E72C
9D004878  8C420008   LW V0, 8(V0)
9D00487C  2442000C   ADDIU V0, V0, 12
9D004880  8C440000   LW A0, 0(V0)
9D004884  1491FFF7   BNE A0, S1, 0x9D004864
9D004888  01E4202B   SLTU A0, T7, A0
9D00488C  000F1302   SRL V0, T7, 12
9D004890  00021080   SLL V0, V0, 2
9D004894  02021021   ADDU V0, S0, V0
9D004898  8C440000   LW A0, 0(V0)
9D00489C  33020FFF   ANDI V0, T8, 4095
9D0048A0  00821021   ADDU V0, A0, V0
9D0048A4  90420000   LBU V0, 0(V0)
9D0048A8  8E070044   LW A3, 68(S0)
9D0048AC  00022840   SLL A1, V0, 1
9D0048B0  00A92825   OR A1, A1, T1
9D0048B4  8CE40000   LW A0, 0(A3)
9D0048B8  7C4939C0   EXT T1, V0, 7, 8
9D0048BC  1091000C   BEQ A0, S1, .LBB4068, .LBB4069, .LBB4070
9D0048C0  30A200FF   ANDI V0, A1, 255
9D0048C4  01E4202B   SLTU A0, T7, A0
9D0048C8  54800006   BNEL A0, ZERO, 0x9D0048E4
9D0048CC  24E7000C   ADDIU A3, A3, 12
9D0048D0  8CE40004   LW A0, 4(A3)
9D0048D4  008F202B   SLTU A0, A0, T7
9D0048D8  5080257E   BEQL A0, ZERO, 0x9D00DED4
9D0048DC  8CE70008   LW A3, 8(A3)
9D0048E0  24E7000C   ADDIU A3, A3, 12
9D0048E4  8CE40000   LW A0, 0(A3)
9D0048E8  1491FFF7   BNE A0, S1, 0x9D0048C8
9D0048EC  01E4202B   SLTU A0, T7, A0
9D0048F0  000F2302   SRL A0, T7, 12
9D0048F4  00042080   SLL A0, A0, 2
9D0048F8  02042021   ADDU A0, S0, A0
9D0048FC  8C840000   LW A0, 0(A0)
9D004900  33180FFF   ANDI T8, T8, 4095
9D004904  00982021   ADDU A0, A0, T8
9D004908  A0820000   SB V0, 0(A0)
9D00490C  8E0F0054   LW T7, 84(S0)
9D004910  00431024   AND V0, V0, V1
9D004914  8F83807C   LW V1, -32644(GP)
9D004918  2463FFF9   ADDIU V1, V1, -7
9D00491C  25EF0007   ADDIU T7, T7, 7
9D004920  AF83807C   SW V1, -32644(GP)
9D004924  18602DFA   BLEZ V1, 0x9D010110
9D004928  AE0F0054   SW T7, 84(S0)
9D00492C  00131B02   SRL V1, S3, 12
9D004930  00031880   SLL V1, V1, 2
9D004934  00751821   ADDU V1, V1, S5
9D004938  8C640000   LW A0, 0(V1)
9D00493C  32730FFF   ANDI S3, S3, 4095
9D004940  00401821   ADDU V1, V0, ZERO
9D004944  00932021   ADDU A0, A0, S3
9D004948  90840000   LBU A0, 0(A0)
9D00494C  26520003   ADDIU S2, S2, 3
9D004950  00042080   SLL A0, A0, 2
9D004954  02E42021   ADDU A0, S7, A0
9D004958  8C840000   LW A0, 0(A0)
9D00495C  00800008   JR A0
9D004960  00403821   ADDU A3, V0, ZERO
9D004964  8F828074   LW V0, -32652(GP)
9D004968  26C40001   ADDIU A0, S6, 1
9D00496C  308400FF   ANDI A0, A0, 255
9D004970  26C50003   ADDIU A1, S6, 3
9D004974  00445821   ADDU T3, V0, A0
9D004978  26D20002   ADDIU S2, S6, 2
9D00497C  30A500FF   ANDI A1, A1, 255
9D004980  91690000   LBU T1, 0(T3)
9D004984  325200FF   ANDI S2, S2, 255
9D004988  0045C021   ADDU T8, V0, A1
9D00498C  8F88807C   LW T0, -32644(GP)
9D004990  8E060054   LW A2, 84(S0)
9D004994  00529021   ADDU S2, V0, S2
9D004998  93130000   LBU S3, 0(T8)
9D00499C  92590000   LBU T9, 0(S2)
9D0049A0  312E0004   ANDI T6, T1, 4
9D0049A4  2404FF80   ADDIU A0, ZERO, -128
9D0049A8  01241024   AND V0, T1, A0
9D0049AC  312D0040   ANDI T5, T1, 64
9D0049B0  31240010   ANDI A0, T1, 16
9D0049B4  AFA40014   SW A0, 20(SP)
9D0049B8  312C0008   ANDI T4, T1, 8
9D0049BC  39270002   XORI A3, T1, 2
9D0049C0  00139A00   SLL S3, S3, 8
9D0049C4  2504FFFA   ADDIU A0, T0, -6
9D0049C8  24CF0006   ADDIU T7, A2, 6
9D0049CC  31DE00FF   ANDI FP, T6, 255
9D0049D0  304200FF   ANDI V0, V0, 255
9D0049D4  31AD00FF   ANDI T5, T5, 255
9D0049D8  8FAE0014   LW T6, 20(SP)
9D0049DC  31CE00FF   ANDI T6, T6, 255
9D0049E0  AFAE0018   SW T6, 24(SP)
9D0049E4  318C00FF   ANDI T4, T4, 255
9D0049E8  AFAC0014   SW T4, 20(SP)
9D0049EC  7CE70040   EXT A3, A3, 1, 1
9D0049F0  31290001   ANDI T1, T1, 1
9D0049F4  02799825   OR S3, S3, T9
9D0049F8  AF84807C   SW A0, -32644(GP)
9D0049FC  17C00021   BNE FP, ZERO, 0x9D004A84
9D004A00  AE0F0054   SW T7, 84(S0)
9D004A04  92B90052   LBU T9, 82(S5)
9D004A08  1320001E   BEQ T9, ZERO, 0x9D004A84
9D004A0C  00000000   NOP
9D004A10  58802FA4   BLEZL A0, 0x9D0108A4
9D004A14  7C023004   INS V0, ZERO, 0, 7
9D004A18  2404FF80   ADDIU A0, ZERO, -128
9D004A1C  00447024   AND T6, V0, A0
9D004A20  7C0E7420   SEB T6, T6
9D004A24  35240020   ORI A0, T1, 32
9D004A28  01C47025   OR T6, T6, A0
9D004A2C  01AE7025   OR T6, T5, T6
9D004A30  8E04003C   LW A0, 60(S0)
9D004A34  240F0002   ADDIU T7, ZERO, 2
9D004A38  0007780B   MOVN T7, ZERO, A3
9D004A3C  018E7025   OR T6, T4, T6
9D004A40  00132A02   SRL A1, S3, 8
9D004A44  01EE7025   OR T6, T7, T6
9D004A48  A3050000   SB A1, 0(T8)
9D004A4C  A2530000   SB S3, 0(S2)
9D004A50  A16E0000   SB T6, 0(T3)
9D004A54  90930FFF   LBU S3, 4095(A0)
9D004A58  90850FFE   LBU A1, 4094(A0)
9D004A5C  2504FFF3   ADDIU A0, T0, -13
9D004A60  24CF000D   ADDIU T7, A2, 13
9D004A64  00139A00   SLL S3, S3, 8
9D004A68  A2A00052   SB ZERO, 82(S5)
9D004A6C  02659825   OR S3, S3, A1
9D004A70  AF84807C   SW A0, -32644(GP)
9D004A74  AE0F0054   SW T7, 84(S0)
9D004A78  02C02821   ADDU A1, S6, ZERO
9D004A7C  241E0001   ADDIU FP, ZERO, 1
9D004A80  AFA00018   SW ZERO, 24(SP)
9D004A84  18802F86   BLEZ A0, 0x9D0108A0
9D004A88  26720001   ADDIU S2, S3, 1
9D004A8C  00132302   SRL A0, S3, 12
9D004A90  00042080   SLL A0, A0, 2
9D004A94  02042021   ADDU A0, S0, A0
9D004A98  8C8C0000   LW T4, 0(A0)
9D004A9C  32640FFF   ANDI A0, S3, 4095
9D004AA0  01842021   ADDU A0, T4, A0
9D004AA4  90840000   LBU A0, 0(A0)
9D004AA8  00042080   SLL A0, A0, 2
9D004AAC  02E42021   ADDU A0, S7, A0
9D004AB0  8C840000   LW A0, 0(A0)
9D004AB4  00800008   JR A0
9D004AB8  00A0B021   ADDU S6, A1, ZERO
9D004ABC  0B400208   J 0x9D000820
9D004AC0  8E0F0054   LW T7, 84(S0)
9D004AC4  00122302   SRL A0, S2, 12
9D004AC8  00042080   SLL A0, A0, 2
9D004ACC  02042021   ADDU A0, S0, A0
9D004AD0  8C850000   LW A1, 0(A0)
9D004AD4  32440FFF   ANDI A0, S2, 4095
9D004AD8  00A42021   ADDU A0, A1, A0
9D004ADC  90850000   LBU A1, 0(A0)
9D004AE0  8E0F0054   LW T7, 84(S0)
9D004AE4  8F84807C   LW A0, -32644(GP)
9D004AE8  2484FFFD   ADDIU A0, A0, -3
9D004AEC  25EF0003   ADDIU T7, T7, 3
9D004AF0  8F988078   LW T8, -32648(GP)
9D004AF4  03052821   ADDU A1, T8, A1
9D004AF8  26530001   ADDIU S3, S2, 1
9D004AFC  A0AA0000   SB T2, 0(A1)
9D004B00  AF84807C   SW A0, -32644(GP)
9D004B04  188029EE   BLEZ A0, 0x9D00F2C0
9D004B08  AE0F0054   SW T7, 84(S0)
9D004B0C  00132302   SRL A0, S3, 12
9D004B10  00042080   SLL A0, A0, 2
9D004B14  00952021   ADDU A0, A0, S5
9D004B18  8C840000   LW A0, 0(A0)
9D004B1C  32730FFF   ANDI S3, S3, 4095
9D004B20  00932021   ADDU A0, A0, S3
9D004B24  90840000   LBU A0, 0(A0)
9D004B28  00042080   SLL A0, A0, 2
9D004B2C  02E42021   ADDU A0, S7, A0
9D004B30  8C840000   LW A0, 0(A0)
9D004B34  00800008   JR A0
9D004B38  26520002   ADDIU S2, S2, 2
9D004B3C  0B400169   J 0x9D0005A4
9D004B40  8E0F0054   LW T7, 84(S0)
9D004B44  00121302   SRL V0, S2, 12
9D004B48  00021080   SLL V0, V0, 2
9D004B4C  02021021   ADDU V0, S0, V0
9D004B50  8C440000   LW A0, 0(V0)
9D004B54  32420FFF   ANDI V0, S2, 4095
9D004B58  00821021   ADDU V0, A0, V0
9D004B5C  90420000   LBU V0, 0(V0)
9D004B60  8E0F0054   LW T7, 84(S0)
9D004B64  8F84807C   LW A0, -32644(GP)
9D004B68  2484FFFE   ADDIU A0, A0, -2
9D004B6C  00621023   SUBU V0, V1, V0
9D004B70  7C490200   EXT T1, V0, 8, 1
9D004B74  25EF0002   ADDIU T7, T7, 2
9D004B78  26530001   ADDIU S3, S2, 1
9D004B7C  39290001   XORI T1, T1, 1
9D004B80  304200FF   ANDI V0, V0, 255
9D004B84  AF84807C   SW A0, -32644(GP)
9D004B88  18802EBA   BLEZ A0, 0x9D010674
9D004B8C  AE0F0054   SW T7, 84(S0)
9D004B90  00132302   SRL A0, S3, 12
9D004B94  00042080   SLL A0, A0, 2
9D004B98  00952021   ADDU A0, A0, S5
9D004B9C  8C840000   LW A0, 0(A0)
9D004BA0  32730FFF   ANDI S3, S3, 4095
9D004BA4  26520002   ADDIU S2, S2, 2
9D004BA8  00932021   ADDU A0, A0, S3
9D004BAC  90840000   LBU A0, 0(A0)
9D004BB0  00042080   SLL A0, A0, 2
9D004BB4  02E42021   ADDU A0, S7, A0
9D004BB8  8C840000   LW A0, 0(A0)
9D004BBC  00800008   JR A0
9D004BC0  00403821   ADDU A3, V0, ZERO
9D004BC4  8E0F0054   LW T7, 84(S0)
9D004BC8  2542FFFF   ADDIU V0, T2, -1
9D004BCC  8F84807C   LW A0, -32644(GP)
9D004BD0  2484FFFE   ADDIU A0, A0, -2
9D004BD4  25EF0002   ADDIU T7, T7, 2
9D004BD8  304200FF   ANDI V0, V0, 255
9D004BDC  AF84807C   SW A0, -32644(GP)
9D004BE0  1880300B   BLEZ A0, 0x9D010C10
9D004BE4  AE0F0054   SW T7, 84(S0)
9D004BE8  00122302   SRL A0, S2, 12
9D004BEC  00042080   SLL A0, A0, 2
9D004BF0  00952021   ADDU A0, A0, S5
9D004BF4  8C850000   LW A1, 0(A0)
9D004BF8  32440FFF   ANDI A0, S2, 4095
9D004BFC  00405021   ADDU T2, V0, ZERO
9D004C00  00A42021   ADDU A0, A1, A0
9D004C04  90840000   LBU A0, 0(A0)
9D004C08  26520001   ADDIU S2, S2, 1
9D004C0C  00042080   SLL A0, A0, 2
9D004C10  02E42021   ADDU A0, S7, A0
9D004C14  8C840000   LW A0, 0(A0)
9D004C18  00800008   JR A0
9D004C1C  00403821   ADDU A3, V0, ZERO
9D004C20  00121302   SRL V0, S2, 12
9D004C24  00021080   SLL V0, V0, 2
9D004C28  02021021   ADDU V0, S0, V0
9D004C2C  8C440000   LW A0, 0(V0)
9D004C30  32420FFF   ANDI V0, S2, 4095
9D004C34  00821021   ADDU V0, A0, V0
9D004C38  90420000   LBU V0, 0(V0)
9D004C3C  8E0F0054   LW T7, 84(S0)
9D004C40  01432024   AND A0, T2, V1
9D004C44  308400FF   ANDI A0, A0, 255
9D004C48  00821023   SUBU V0, A0, V0
9D004C4C  38490100   XORI T1, V0, 256
9D004C50  8F84807C   LW A0, -32644(GP)
9D004C54  2484FFFE   ADDIU A0, A0, -2
9D004C58  25EF0002   ADDIU T7, T7, 2
9D004C5C  26530001   ADDIU S3, S2, 1
9D004C60  7D290200   EXT T1, T1, 8, 1
9D004C64  304200FF   ANDI V0, V0, 255
9D004C68  AF84807C   SW A0, -32644(GP)
9D004C6C  18802C04   BLEZ A0, 0x9D00FC80
9D004C70  AE0F0054   SW T7, 84(S0)
9D004C74  00132302   SRL A0, S3, 12
9D004C78  00042080   SLL A0, A0, 2
9D004C7C  00952021   ADDU A0, A0, S5
9D004C80  8C840000   LW A0, 0(A0)
9D004C84  32730FFF   ANDI S3, S3, 4095
9D004C88  00405021   ADDU T2, V0, ZERO
9D004C8C  00932021   ADDU A0, A0, S3
9D004C90  90840000   LBU A0, 0(A0)
9D004C94  26520002   ADDIU S2, S2, 2
9D004C98  00042080   SLL A0, A0, 2
9D004C9C  02E42021   ADDU A0, S7, A0
9D004CA0  8C840000   LW A0, 0(A0)
9D004CA4  00800008   JR A0
9D004CA8  00403821   ADDU A3, V0, ZERO
9D004CAC  00121302   SRL V0, S2, 12
9D004CB0  00021080   SLL V0, V0, 2
9D004CB4  02021021   ADDU V0, S0, V0
9D004CB8  8C440000   LW A0, 0(V0)
9D004CBC  32420FFF   ANDI V0, S2, 4095
9D004CC0  8F858078   LW A1, -32648(GP)
9D004CC4  00821021   ADDU V0, A0, V0
9D004CC8  90420000   LBU V0, 0(V0)
9D004CCC  01421021   ADDU V0, T2, V0
9D004CD0  304200FF   ANDI V0, V0, 255
9D004CD4  00A21021   ADDU V0, A1, V0
9D004CD8  90440001   LBU A0, 1(V0)
9D004CDC  90420000   LBU V0, 0(V0)
9D004CE0  00042200   SLL A0, A0, 8
9D004CE4  00822025   OR A0, A0, V0
9D004CE8  2C820800   SLTIU V0, A0, 2048
9D004CEC  1440201F   BNE V0, ZERO, 0x9D00CD6C
9D004CF0  26530001   ADDIU S3, S2, 1
9D004CF4  34058000   ORI A1, ZERO, -32768
9D004CF8  0085102B   SLTU V0, A0, A1
9D004CFC  104020BD   BEQ V0, ZERO, .LBB4124, .LBB4125, .LBB4126
9D004D00  00041302   SRL V0, A0, 12
9D004D04  8EA20040   LW V0, 64(S5)
9D004D08  8C450000   LW A1, 0(V0)
9D004D0C  50B1000D   BEQL A1, S1, 0x9D004D44
9D004D10  00041302   SRL V0, A0, 12
9D004D14  0085282B   SLTU A1, A0, A1
9D004D18  54A00006   BNEL A1, ZERO, 0x9D004D34
9D004D1C  2442000C   ADDIU V0, V0, 12
9D004D20  8C450004   LW A1, 4(V0)
9D004D24  00A4282B   SLTU A1, A1, A0
9D004D28  50A0262D   BEQL A1, ZERO, 0x9D00E5E0
9D004D2C  8C420008   LW V0, 8(V0)
9D004D30  2442000C   ADDIU V0, V0, 12
9D004D34  8C450000   LW A1, 0(V0)
9D004D38  54B1FFF7   BNEL A1, S1, 0x9D004D18
9D004D3C  0085282B   SLTU A1, A0, A1
9D004D40  00041302   SRL V0, A0, 12
9D004D44  00021080   SLL V0, V0, 2
9D004D48  02021021   ADDU V0, S0, V0
9D004D4C  8C420000   LW V0, 0(V0)
9D004D50  30840FFF   ANDI A0, A0, 4095
9D004D54  00441021   ADDU V0, V0, A0
9D004D58  90420000   LBU V0, 0(V0)
9D004D5C  00622021   ADDU A0, V1, V0
9D004D60  00894821   ADDU T1, A0, T1
9D004D64  8E0F0054   LW T7, 84(S0)
9D004D68  00436826   XOR T5, V0, V1
9D004D6C  312200FF   ANDI V0, T1, 255
9D004D70  000D6827   NOR T5, ZERO, T5
9D004D74  7C0D3004   INS T5, ZERO, 0, 7
9D004D78  00431826   XOR V1, V0, V1
9D004D7C  01A36824   AND T5, T5, V1
9D004D80  8F83807C   LW V1, -32644(GP)
9D004D84  2463FFFA   ADDIU V1, V1, -6
9D004D88  25EF0006   ADDIU T7, T7, 6
9D004D8C  7D290200   EXT T1, T1, 8, 1
9D004D90  31AD00FF   ANDI T5, T5, 255
9D004D94  AF83807C   SW V1, -32644(GP)
9D004D98  18602E22   BLEZ V1, 0x9D010624
9D004D9C  AE0F0054   SW T7, 84(S0)
9D004DA0  00131B02   SRL V1, S3, 12
9D004DA4  00031880   SLL V1, V1, 2
9D004DA8  00751821   ADDU V1, V1, S5
9D004DAC  8C640000   LW A0, 0(V1)
9D004DB0  32730FFF   ANDI S3, S3, 4095
9D004DB4  00401821   ADDU V1, V0, ZERO
9D004DB8  00932021   ADDU A0, A0, S3
9D004DBC  90840000   LBU A0, 0(A0)
9D004DC0  26520002   ADDIU S2, S2, 2
9D004DC4  00042080   SLL A0, A0, 2
9D004DC8  02E42021   ADDU A0, S7, A0
9D004DCC  8C840000   LW A0, 0(A0)
9D004DD0  00800008   JR A0
9D004DD4  00403821   ADDU A3, V0, ZERO
9D004DD8  00121302   SRL V0, S2, 12
9D004DDC  00021080   SLL V0, V0, 2
9D004DE0  02021021   ADDU V0, S0, V0
9D004DE4  8C430000   LW V1, 0(V0)
9D004DE8  32420FFF   ANDI V0, S2, 4095
9D004DEC  00621021   ADDU V0, V1, V0
9D004DF0  8E0F0054   LW T7, 84(S0)
9D004DF4  90420000   LBU V0, 0(V0)
9D004DF8  8F83807C   LW V1, -32644(GP)
9D004DFC  2463FFFD   ADDIU V1, V1, -3
9D004E00  25EF0003   ADDIU T7, T7, 3
9D004E04  8F848078   LW A0, -32648(GP)
9D004E08  00821021   ADDU V0, A0, V0
9D004E0C  26530001   ADDIU S3, S2, 1
9D004E10  90420000   LBU V0, 0(V0)
9D004E14  AF83807C   SW V1, -32644(GP)
9D004E18  18603086   BLEZ V1, 0x9D011034
9D004E1C  AE0F0054   SW T7, 84(S0)
9D004E20  00131B02   SRL V1, S3, 12
9D004E24  00031880   SLL V1, V1, 2
9D004E28  00751821   ADDU V1, V1, S5
9D004E2C  8C630000   LW V1, 0(V1)
9D004E30  32730FFF   ANDI S3, S3, 4095
9D004E34  26520002   ADDIU S2, S2, 2
9D004E38  00731821   ADDU V1, V1, S3
9D004E3C  90640000   LBU A0, 0(V1)
9D004E40  00405021   ADDU T2, V0, ZERO
9D004E44  00401821   ADDU V1, V0, ZERO
9D004E48  00042080   SLL A0, A0, 2
9D004E4C  02E42021   ADDU A0, S7, A0
9D004E50  8C840000   LW A0, 0(A0)
9D004E54  00800008   JR A0
9D004E58  00403821   ADDU A3, V0, ZERO
9D004E5C  8E0F0054   LW T7, 84(S0)
9D004E60  8F82807C   LW V0, -32644(GP)
9D004E64  2442FFFE   ADDIU V0, V0, -2
9D004E68  25EF0002   ADDIU T7, T7, 2
9D004E6C  AF82807C   SW V0, -32644(GP)
9D004E70  18402923   BLEZ V0, 0x9D00F300
9D004E74  AE0F0054   SW T7, 84(S0)
9D004E78  00121302   SRL V0, S2, 12
9D004E7C  00021080   SLL V0, V0, 2
9D004E80  00551021   ADDU V0, V0, S5
9D004E84  8C440000   LW A0, 0(V0)
9D004E88  32420FFF   ANDI V0, S2, 4095
9D004E8C  0060A021   ADDU S4, V1, ZERO
9D004E90  00821021   ADDU V0, A0, V0
9D004E94  90420000   LBU V0, 0(V0)
9D004E98  26520001   ADDIU S2, S2, 1
9D004E9C  00603821   ADDU A3, V1, ZERO
9D004EA0  00021080   SLL V0, V0, 2
9D004EA4  02E21021   ADDU V0, S7, V0
9D004EA8  8C440000   LW A0, 0(V0)
9D004EAC  00800008   JR A0
9D004EB0  00601021   ADDU V0, V1, ZERO
9D004EB4  00121302   SRL V0, S2, 12
9D004EB8  00021080   SLL V0, V0, 2
9D004EBC  02021021   ADDU V0, S0, V0
9D004EC0  8C420000   LW V0, 0(V0)
9D004EC4  26450001   ADDIU A1, S2, 1
9D004EC8  30A50FFF   ANDI A1, A1, 4095
9D004ECC  00452821   ADDU A1, V0, A1
9D004ED0  32440FFF   ANDI A0, S2, 4095
9D004ED4  90B80000   LBU T8, 0(A1)
9D004ED8  00441021   ADDU V0, V0, A0
9D004EDC  90420000   LBU V0, 0(V0)
9D004EE0  0018C200   SLL T8, T8, 8
9D004EE4  0302C025   OR T8, T8, V0
9D004EE8  0314C021   ADDU T8, T8, S4
9D004EEC  330FFFFF   ANDI T7, T8, -1
9D004EF0  2DE20800   SLTIU V0, T7, 2048
9D004EF4  14401F95   BNE V0, ZERO, 0x9D00CD4C
9D004EF8  26530002   ADDIU S3, S2, 2
9D004EFC  34048000   ORI A0, ZERO, -32768
9D004F00  01E4102B   SLTU V0, T7, A0
9D004F04  104020DC   BEQ V0, ZERO, .LBB4151, .LBB4152, .LBB4153
9D004F08  000F1302   SRL V0, T7, 12
9D004F0C  8EA20040   LW V0, 64(S5)
9D004F10  8C440000   LW A0, 0(V0)
9D004F14  5091000D   BEQL A0, S1, 0x9D004F4C
9D004F18  000F1302   SRL V0, T7, 12
9D004F1C  01E4202B   SLTU A0, T7, A0
9D004F20  54800006   BNEL A0, ZERO, 0x9D004F3C
9D004F24  2442000C   ADDIU V0, V0, 12
9D004F28  8C440004   LW A0, 4(V0)
9D004F2C  008F202B   SLTU A0, A0, T7
9D004F30  508025B3   BEQL A0, ZERO, 0x9D00E600
9D004F34  8C420008   LW V0, 8(V0)
9D004F38  2442000C   ADDIU V0, V0, 12
9D004F3C  8C440000   LW A0, 0(V0)
9D004F40  1491FFF7   BNE A0, S1, 0x9D004F20
9D004F44  01E4202B   SLTU A0, T7, A0
9D004F48  000F1302   SRL V0, T7, 12
9D004F4C  00021080   SLL V0, V0, 2
9D004F50  02021021   ADDU V0, S0, V0
9D004F54  8C440000   LW A0, 0(V0)
9D004F58  33020FFF   ANDI V0, T8, 4095
9D004F5C  00821021   ADDU V0, A0, V0
9D004F60  90420000   LBU V0, 0(V0)
9D004F64  8E070044   LW A3, 68(S0)
9D004F68  00022840   SLL A1, V0, 1
9D004F6C  7C4939C0   EXT T1, V0, 7, 8
9D004F70  8CE40000   LW A0, 0(A3)
9D004F74  1091000C   BEQ A0, S1, .LBB4160, .LBB4161, .LBB4162
9D004F78  30A200FF   ANDI V0, A1, 255
9D004F7C  01E4202B   SLTU A0, T7, A0
9D004F80  54800006   BNEL A0, ZERO, 0x9D004F9C
9D004F84  24E7000C   ADDIU A3, A3, 12
9D004F88  8CE40004   LW A0, 4(A3)
9D004F8C  008F202B   SLTU A0, A0, T7
9D004F90  50802442   BEQL A0, ZERO, 0x9D00E09C
9D004F94  8CE70008   LW A3, 8(A3)
9D004F98  24E7000C   ADDIU A3, A3, 12
9D004F9C  8CE40000   LW A0, 0(A3)
9D004FA0  1491FFF7   BNE A0, S1, 0x9D004F80
9D004FA4  01E4202B   SLTU A0, T7, A0
9D004FA8  000F2302   SRL A0, T7, 12
9D004FAC  00042080   SLL A0, A0, 2
9D004FB0  02042021   ADDU A0, S0, A0
9D004FB4  8C840000   LW A0, 0(A0)
9D004FB8  33180FFF   ANDI T8, T8, 4095
9D004FBC  00982021   ADDU A0, A0, T8
9D004FC0  A0820000   SB V0, 0(A0)
9D004FC4  8E0F0054   LW T7, 84(S0)
9D004FC8  00431025   OR V0, V0, V1
9D004FCC  8F84807C   LW A0, -32644(GP)
9D004FD0  2484FFF9   ADDIU A0, A0, -7
9D004FD4  25EF0007   ADDIU T7, T7, 7
9D004FD8  304200FF   ANDI V0, V0, 255
9D004FDC  AF84807C   SW A0, -32644(GP)
9D004FE0  18802CB1   BLEZ A0, 0x9D0102A8
9D004FE4  AE0F0054   SW T7, 84(S0)
9D004FE8  00131B02   SRL V1, S3, 12
9D004FEC  00031880   SLL V1, V1, 2
9D004FF0  00751821   ADDU V1, V1, S5
9D004FF4  8C640000   LW A0, 0(V1)
9D004FF8  32730FFF   ANDI S3, S3, 4095
9D004FFC  00401821   ADDU V1, V0, ZERO
9D005000  00932021   ADDU A0, A0, S3
9D005004  90840000   LBU A0, 0(A0)
9D005008  26520003   ADDIU S2, S2, 3
9D00500C  00042080   SLL A0, A0, 2
9D005010  02E42021   ADDU A0, S7, A0
9D005014  8C840000   LW A0, 0(A0)
9D005018  00800008   JR A0
9D00501C  00403821   ADDU A3, V0, ZERO
9D005020  00121302   SRL V0, S2, 12
9D005024  00021080   SLL V0, V0, 2
9D005028  02021021   ADDU V0, S0, V0
9D00502C  8C420000   LW V0, 0(V0)
9D005030  26450001   ADDIU A1, S2, 1
9D005034  30A50FFF   ANDI A1, A1, 4095
9D005038  00452821   ADDU A1, V0, A1
9D00503C  32440FFF   ANDI A0, S2, 4095
9D005040  90AF0000   LBU T7, 0(A1)
9D005044  00441021   ADDU V0, V0, A0
9D005048  90420000   LBU V0, 0(V0)
9D00504C  000F7A00   SLL T7, T7, 8
9D005050  01E27825   OR T7, T7, V0
9D005054  01EA7821   ADDU T7, T7, T2
9D005058  31E7FFFF   ANDI A3, T7, -1
9D00505C  2CE20800   SLTIU V0, A3, 2048
9D005060  14401F33   BNE V0, ZERO, 0x9D00CD30
9D005064  26530002   ADDIU S3, S2, 2
9D005068  340B8000   ORI T3, ZERO, -32768
9D00506C  00EB102B   SLTU V0, A3, T3
9D005070  10401FE7   BEQ V0, ZERO, .LBB4177, .LBB4178, .LBB4179
9D005074  00071302   SRL V0, A3, 12
9D005078  8EA20040   LW V0, 64(S5)
9D00507C  8C440000   LW A0, 0(V0)
9D005080  5091000D   BEQL A0, S1, 0x9D0050B8
9D005084  00071302   SRL V0, A3, 12
9D005088  00E4202B   SLTU A0, A3, A0
9D00508C  54800006   BNEL A0, ZERO, 0x9D0050A8
9D005090  2442000C   ADDIU V0, V0, 12
9D005094  8C440004   LW A0, 4(V0)
9D005098  0087202B   SLTU A0, A0, A3
9D00509C  50802594   BEQL A0, ZERO, 0x9D00E6F0
9D0050A0  8C420008   LW V0, 8(V0)
9D0050A4  2442000C   ADDIU V0, V0, 12
9D0050A8  8C440000   LW A0, 0(V0)
9D0050AC  1491FFF7   BNE A0, S1, 0x9D00508C
9D0050B0  00E4202B   SLTU A0, A3, A0
9D0050B4  00071302   SRL V0, A3, 12
9D0050B8  00021080   SLL V0, V0, 2
9D0050BC  02021021   ADDU V0, S0, V0
9D0050C0  8C440000   LW A0, 0(V0)
9D0050C4  31E20FFF   ANDI V0, T7, 4095
9D0050C8  00821021   ADDU V0, A0, V0
9D0050CC  90420000   LBU V0, 0(V0)
9D0050D0  8E050044   LW A1, 68(S0)
9D0050D4  2442FFFF   ADDIU V0, V0, -1
9D0050D8  8CA40000   LW A0, 0(A1)
9D0050DC  1091000C   BEQ A0, S1, .LBB4186, .LBB4187, .LBB4188
9D0050E0  304200FF   ANDI V0, V0, 255
9D0050E4  00E4202B   SLTU A0, A3, A0
9D0050E8  54800006   BNEL A0, ZERO, 0x9D005104
9D0050EC  24A5000C   ADDIU A1, A1, 12
9D0050F0  8CA40004   LW A0, 4(A1)
9D0050F4  0087202B   SLTU A0, A0, A3
9D0050F8  508022E2   BEQL A0, ZERO, 0x9D00DC84
9D0050FC  8CAF0008   LW T7, 8(A1)
9D005100  24A5000C   ADDIU A1, A1, 12
9D005104  8CA40000   LW A0, 0(A1)
9D005108  1491FFF7   BNE A0, S1, 0x9D0050E8
9D00510C  00E4202B   SLTU A0, A3, A0
9D005110  00072302   SRL A0, A3, 12
9D005114  00042080   SLL A0, A0, 2
9D005118  02042021   ADDU A0, S0, A0
9D00511C  8C840000   LW A0, 0(A0)
9D005120  31EF0FFF   ANDI T7, T7, 4095
9D005124  008F2021   ADDU A0, A0, T7
9D005128  A0820000   SB V0, 0(A0)
9D00512C  8E0F0054   LW T7, 84(S0)
9D005130  8F84807C   LW A0, -32644(GP)
9D005134  2484FFF9   ADDIU A0, A0, -7
9D005138  25EF0007   ADDIU T7, T7, 7
9D00513C  AF84807C   SW A0, -32644(GP)
9D005140  188029B8   BLEZ A0, 0x9D00F824
9D005144  AE0F0054   SW T7, 84(S0)
9D005148  00132302   SRL A0, S3, 12
9D00514C  00042080   SLL A0, A0, 2
9D005150  00952021   ADDU A0, A0, S5
9D005154  8C840000   LW A0, 0(A0)
9D005158  32730FFF   ANDI S3, S3, 4095
9D00515C  26520003   ADDIU S2, S2, 3
9D005160  00932021   ADDU A0, A0, S3
9D005164  90840000   LBU A0, 0(A0)
9D005168  00042080   SLL A0, A0, 2
9D00516C  02E42021   ADDU A0, S7, A0
9D005170  8C840000   LW A0, 0(A0)
9D005174  00800008   JR A0
9D005178  00403821   ADDU A3, V0, ZERO
9D00517C  00121302   SRL V0, S2, 12
9D005180  00021080   SLL V0, V0, 2
9D005184  02021021   ADDU V0, S0, V0
9D005188  8C420000   LW V0, 0(V0)
9D00518C  26450001   ADDIU A1, S2, 1
9D005190  30A50FFF   ANDI A1, A1, 4095
9D005194  00452821   ADDU A1, V0, A1
9D005198  32440FFF   ANDI A0, S2, 4095
9D00519C  90AF0000   LBU T7, 0(A1)
9D0051A0  00441021   ADDU V0, V0, A0
9D0051A4  90420000   LBU V0, 0(V0)
9D0051A8  000F7A00   SLL T7, T7, 8
9D0051AC  01E27825   OR T7, T7, V0
9D0051B0  01EA7821   ADDU T7, T7, T2
9D0051B4  31E9FFFF   ANDI T1, T7, -1
9D0051B8  2D220800   SLTIU V0, T1, 2048
9D0051BC  14401ED5   BNE V0, ZERO, 0x9D00CD14
9D0051C0  26530002   ADDIU S3, S2, 2
9D0051C4  34048000   ORI A0, ZERO, -32768
9D0051C8  0124102B   SLTU V0, T1, A0
9D0051CC  10402046   BEQ V0, ZERO, .LBB4203, .LBB4204, .LBB4205
9D0051D0  00091302   SRL V0, T1, 12
9D0051D4  8EA20040   LW V0, 64(S5)
9D0051D8  8C440000   LW A0, 0(V0)
9D0051DC  5091000D   BEQL A0, S1, 0x9D005214
9D0051E0  00091302   SRL V0, T1, 12
9D0051E4  0124202B   SLTU A0, T1, A0
9D0051E8  54800006   BNEL A0, ZERO, 0x9D005204
9D0051EC  2442000C   ADDIU V0, V0, 12
9D0051F0  8C440004   LW A0, 4(V0)
9D0051F4  0089202B   SLTU A0, A0, T1
9D0051F8  5080250E   BEQL A0, ZERO, 0x9D00E634
9D0051FC  8C420008   LW V0, 8(V0)
9D005200  2442000C   ADDIU V0, V0, 12
9D005204  8C440000   LW A0, 0(V0)
9D005208  1491FFF7   BNE A0, S1, 0x9D0051E8
9D00520C  0124202B   SLTU A0, T1, A0
9D005210  00091302   SRL V0, T1, 12
9D005214  00021080   SLL V0, V0, 2
9D005218  02021021   ADDU V0, S0, V0
9D00521C  8C440000   LW A0, 0(V0)
9D005220  31E20FFF   ANDI V0, T7, 4095
9D005224  00821021   ADDU V0, A0, V0
9D005228  90420000   LBU V0, 0(V0)
9D00522C  8E070044   LW A3, 68(S0)
9D005230  2442FFFF   ADDIU V0, V0, -1
9D005234  305800FF   ANDI T8, V0, 255
9D005238  8CE20000   LW V0, 0(A3)
9D00523C  5051000D   BEQL V0, S1, 0x9D005274
9D005240  00091302   SRL V0, T1, 12
9D005244  0122102B   SLTU V0, T1, V0
9D005248  54400006   BNEL V0, ZERO, 0x9D005264
9D00524C  24E7000C   ADDIU A3, A3, 12
9D005250  8CE20004   LW V0, 4(A3)
9D005254  0049102B   SLTU V0, V0, T1
9D005258  50402384   BEQL V0, ZERO, 0x9D00E06C
9D00525C  8CE20008   LW V0, 8(A3)
9D005260  24E7000C   ADDIU A3, A3, 12
9D005264  8CE20000   LW V0, 0(A3)
9D005268  1451FFF7   BNE V0, S1, 0x9D005248
9D00526C  0122102B   SLTU V0, T1, V0
9D005270  00091302   SRL V0, T1, 12
9D005274  00021080   SLL V0, V0, 2
9D005278  02021021   ADDU V0, S0, V0
9D00527C  8C420000   LW V0, 0(V0)
9D005280  31EF0FFF   ANDI T7, T7, 4095
9D005284  004F1021   ADDU V0, V0, T7
9D005288  A0580000   SB T8, 0(V0)
9D00528C  8E0F0054   LW T7, 84(S0)
9D005290  00781023   SUBU V0, V1, T8
9D005294  7C490200   EXT T1, V0, 8, 1
9D005298  8F84807C   LW A0, -32644(GP)
9D00529C  2484FFF9   ADDIU A0, A0, -7
9D0052A0  25EF0007   ADDIU T7, T7, 7
9D0052A4  39290001   XORI T1, T1, 1
9D0052A8  304200FF   ANDI V0, V0, 255
9D0052AC  AF84807C   SW A0, -32644(GP)
9D0052B0  18802BA1   BLEZ A0, 0x9D010138
9D0052B4  AE0F0054   SW T7, 84(S0)
9D0052B8  00132302   SRL A0, S3, 12
9D0052BC  00042080   SLL A0, A0, 2
9D0052C0  00952021   ADDU A0, A0, S5
9D0052C4  8C840000   LW A0, 0(A0)
9D0052C8  32730FFF   ANDI S3, S3, 4095
9D0052CC  26520003   ADDIU S2, S2, 3
9D0052D0  00932021   ADDU A0, A0, S3
9D0052D4  90840000   LBU A0, 0(A0)
9D0052D8  00042080   SLL A0, A0, 2
9D0052DC  02E42021   ADDU A0, S7, A0
9D0052E0  8C840000   LW A0, 0(A0)
9D0052E4  00800008   JR A0
9D0052E8  00403821   ADDU A3, V0, ZERO
9D0052EC  00121302   SRL V0, S2, 12
9D0052F0  00021080   SLL V0, V0, 2
9D0052F4  02021021   ADDU V0, S0, V0
9D0052F8  8C440000   LW A0, 0(V0)
9D0052FC  32420FFF   ANDI V0, S2, 4095
9D005300  00821021   ADDU V0, A0, V0
9D005304  90420000   LBU V0, 0(V0)
9D005308  8E0F0054   LW T7, 84(S0)
9D00530C  01421021   ADDU V0, T2, V0
9D005310  304200FF   ANDI V0, V0, 255
9D005314  8F848078   LW A0, -32648(GP)
9D005318  00821021   ADDU V0, A0, V0
9D00531C  8F84807C   LW A0, -32644(GP)
9D005320  2484FFFC   ADDIU A0, A0, -4
9D005324  25EF0004   ADDIU T7, T7, 4
9D005328  26530001   ADDIU S3, S2, 1
9D00532C  90420000   LBU V0, 0(V0)
9D005330  AF84807C   SW A0, -32644(GP)
9D005334  188027AA   BLEZ A0, 0x9D00F1E0
9D005338  AE0F0054   SW T7, 84(S0)
9D00533C  00132302   SRL A0, S3, 12
9D005340  00042080   SLL A0, A0, 2
9D005344  00952021   ADDU A0, A0, S5
9D005348  8C840000   LW A0, 0(A0)
9D00534C  32730FFF   ANDI S3, S3, 4095
9D005350  26520002   ADDIU S2, S2, 2
9D005354  00932021   ADDU A0, A0, S3
9D005358  90840000   LBU A0, 0(A0)
9D00535C  0040A021   ADDU S4, V0, ZERO
9D005360  00042080   SLL A0, A0, 2
9D005364  02E42021   ADDU A0, S7, A0
9D005368  8C840000   LW A0, 0(A0)
9D00536C  00800008   JR A0
9D005370  00403821   ADDU A3, V0, ZERO
9D005374  00121302   SRL V0, S2, 12
9D005378  00021080   SLL V0, V0, 2
9D00537C  02021021   ADDU V0, S0, V0
9D005380  8C430000   LW V1, 0(V0)
9D005384  32420FFF   ANDI V0, S2, 4095
9D005388  00621021   ADDU V0, V1, V0
9D00538C  90420000   LBU V0, 0(V0)
9D005390  8E0F0054   LW T7, 84(S0)
9D005394  01421021   ADDU V0, T2, V0
9D005398  304200FF   ANDI V0, V0, 255
9D00539C  8F838078   LW V1, -32648(GP)
9D0053A0  00621021   ADDU V0, V1, V0
9D0053A4  8F83807C   LW V1, -32644(GP)
9D0053A8  2463FFFC   ADDIU V1, V1, -4
9D0053AC  25EF0004   ADDIU T7, T7, 4
9D0053B0  26530001   ADDIU S3, S2, 1
9D0053B4  90420000   LBU V0, 0(V0)
9D0053B8  AF83807C   SW V1, -32644(GP)
9D0053BC  186029DD   BLEZ V1, 0x9D00FB34
9D0053C0  AE0F0054   SW T7, 84(S0)
9D0053C4  00131B02   SRL V1, S3, 12
9D0053C8  00031880   SLL V1, V1, 2
9D0053CC  00751821   ADDU V1, V1, S5
9D0053D0  8C630000   LW V1, 0(V1)
9D0053D4  32730FFF   ANDI S3, S3, 4095
9D0053D8  26520002   ADDIU S2, S2, 2
9D0053DC  00731821   ADDU V1, V1, S3
9D0053E0  90640000   LBU A0, 0(V1)
9D0053E4  00401821   ADDU V1, V0, ZERO
9D0053E8  00042080   SLL A0, A0, 2
9D0053EC  02E42021   ADDU A0, S7, A0
9D0053F0  8C840000   LW A0, 0(A0)
9D0053F4  00800008   JR A0
9D0053F8  00403821   ADDU A3, V0, ZERO
9D0053FC  00121302   SRL V0, S2, 12
9D005400  00021080   SLL V0, V0, 2
9D005404  02021021   ADDU V0, S0, V0
9D005408  8C440000   LW A0, 0(V0)
9D00540C  32420FFF   ANDI V0, S2, 4095
9D005410  00821021   ADDU V0, A0, V0
9D005414  90420000   LBU V0, 0(V0)
9D005418  8E0F0054   LW T7, 84(S0)
9D00541C  02821021   ADDU V0, S4, V0
9D005420  304200FF   ANDI V0, V0, 255
9D005424  8F848078   LW A0, -32648(GP)
9D005428  00821021   ADDU V0, A0, V0
9D00542C  8F84807C   LW A0, -32644(GP)
9D005430  2484FFFC   ADDIU A0, A0, -4
9D005434  25EF0004   ADDIU T7, T7, 4
9D005438  26530001   ADDIU S3, S2, 1
9D00543C  90420000   LBU V0, 0(V0)
9D005440  AF84807C   SW A0, -32644(GP)
9D005444  18802CBB   BLEZ A0, 0x9D010734
9D005448  AE0F0054   SW T7, 84(S0)
9D00544C  00132302   SRL A0, S3, 12
9D005450  00042080   SLL A0, A0, 2
9D005454  00952021   ADDU A0, A0, S5
9D005458  8C840000   LW A0, 0(A0)
9D00545C  32730FFF   ANDI S3, S3, 4095
9D005460  26520002   ADDIU S2, S2, 2
9D005464  00932021   ADDU A0, A0, S3
9D005468  90840000   LBU A0, 0(A0)
9D00546C  00405021   ADDU T2, V0, ZERO
9D005470  00042080   SLL A0, A0, 2
9D005474  02E42021   ADDU A0, S7, A0
9D005478  8C840000   LW A0, 0(A0)
9D00547C  00800008   JR A0
9D005480  00403821   ADDU A3, V0, ZERO
9D005484  00121302   SRL V0, S2, 12
9D005488  00021080   SLL V0, V0, 2
9D00548C  02021021   ADDU V0, S0, V0
9D005490  8C420000   LW V0, 0(V0)
9D005494  26450001   ADDIU A1, S2, 1
9D005498  30A50FFF   ANDI A1, A1, 4095
9D00549C  00452821   ADDU A1, V0, A1
9D0054A0  32440FFF   ANDI A0, S2, 4095
9D0054A4  90A70000   LBU A3, 0(A1)
9D0054A8  00441021   ADDU V0, V0, A0
9D0054AC  90420000   LBU V0, 0(V0)
9D0054B0  00073A00   SLL A3, A3, 8
9D0054B4  00E23825   OR A3, A3, V0
9D0054B8  00F43821   ADDU A3, A3, S4
9D0054BC  30E4FFFF   ANDI A0, A3, -1
9D0054C0  308200FF   ANDI V0, A0, 255
9D0054C4  0054102B   SLTU V0, V0, S4
9D0054C8  10400007   BEQ V0, ZERO, .LBB4243
9D0054CC  26530002   ADDIU S3, S2, 2
9D0054D0  8EA20054   LW V0, 84(S5)
9D0054D4  8F85807C   LW A1, -32644(GP)
9D0054D8  24A5FFFF   ADDIU A1, A1, -1
9D0054DC  24420001   ADDIU V0, V0, 1
9D0054E0  AF85807C   SW A1, -32644(GP)
9D0054E4  AEA20054   SW V0, 84(S5)
9D0054E8  2C820800   SLTIU V0, A0, 2048
9D0054EC  14401D22   BNE V0, ZERO, 0x9D00C978
9D0054F0  340B8000   ORI T3, ZERO, -32768
9D0054F4  008B102B   SLTU V0, A0, T3
9D0054F8  10400011   BEQ V0, ZERO, 0x9D005540
9D0054FC  00041302   SRL V0, A0, 12
9D005500  8E020040   LW V0, 64(S0)
9D005504  8C450000   LW A1, 0(V0)
9D005508  50B1000D   BEQL A1, S1, 0x9D005540
9D00550C  00041302   SRL V0, A0, 12
9D005510  0085282B   SLTU A1, A0, A1
9D005514  54A00006   BNEL A1, ZERO, 0x9D005530
9D005518  2442000C   ADDIU V0, V0, 12
9D00551C  8C450004   LW A1, 4(V0)
9D005520  00A4282B   SLTU A1, A1, A0
9D005524  50A026CD   BEQL A1, ZERO, 0x9D00F05C
9D005528  8C420008   LW V0, 8(V0)
9D00552C  2442000C   ADDIU V0, V0, 12
9D005530  8C450000   LW A1, 0(V0)
9D005534  54B1FFF7   BNEL A1, S1, 0x9D005514
9D005538  0085282B   SLTU A1, A0, A1
9D00553C  00041302   SRL V0, A0, 12
9D005540  00021080   SLL V0, V0, 2
9D005544  02021021   ADDU V0, S0, V0
9D005548  8C420000   LW V0, 0(V0)
9D00554C  30E70FFF   ANDI A3, A3, 4095
9D005550  00471021   ADDU V0, V0, A3
9D005554  90420000   LBU V0, 0(V0)
9D005558  8E0F0054   LW T7, 84(S0)
9D00555C  00621023   SUBU V0, V1, V0
9D005560  7C490200   EXT T1, V0, 8, 1
9D005564  8F84807C   LW A0, -32644(GP)
9D005568  2484FFFC   ADDIU A0, A0, -4
9D00556C  25EF0004   ADDIU T7, T7, 4
9D005570  39290001   XORI T1, T1, 1
9D005574  304200FF   ANDI V0, V0, 255
9D005578  AF84807C   SW A0, -32644(GP)
9D00557C  18802977   BLEZ A0, 0x9D00FB5C
9D005580  AE0F0054   SW T7, 84(S0)
9D005584  00132302   SRL A0, S3, 12
9D005588  00042080   SLL A0, A0, 2
9D00558C  00952021   ADDU A0, A0, S5
9D005590  8C840000   LW A0, 0(A0)
9D005594  32730FFF   ANDI S3, S3, 4095
9D005598  26520003   ADDIU S2, S2, 3
9D00559C  00932021   ADDU A0, A0, S3
9D0055A0  90840000   LBU A0, 0(A0)
9D0055A4  00042080   SLL A0, A0, 2
9D0055A8  02E42021   ADDU A0, S7, A0
9D0055AC  8C840000   LW A0, 0(A0)
9D0055B0  00800008   JR A0
9D0055B4  00403821   ADDU A3, V0, ZERO
9D0055B8  00121302   SRL V0, S2, 12
9D0055BC  00021080   SLL V0, V0, 2
9D0055C0  02021021   ADDU V0, S0, V0
9D0055C4  8C420000   LW V0, 0(V0)
9D0055C8  26450001   ADDIU A1, S2, 1
9D0055CC  30A50FFF   ANDI A1, A1, 4095
9D0055D0  00452821   ADDU A1, V0, A1
9D0055D4  32440FFF   ANDI A0, S2, 4095
9D0055D8  90AF0000   LBU T7, 0(A1)
9D0055DC  00441021   ADDU V0, V0, A0
9D0055E0  90420000   LBU V0, 0(V0)
9D0055E4  000F7A00   SLL T7, T7, 8
9D0055E8  01E27825   OR T7, T7, V0
9D0055EC  2DE20800   SLTIU V0, T7, 2048
9D0055F0  14401E14   BNE V0, ZERO, 0x9D00CE44
9D0055F4  26530002   ADDIU S3, S2, 2
9D0055F8  34068000   ORI A2, ZERO, -32768
9D0055FC  01E6102B   SLTU V0, T7, A2
9D005600  10401F9B   BEQ V0, ZERO, .LBB4259, .LBB4260, .LBB4261
9D005604  000F1302   SRL V0, T7, 12
9D005608  8EA20040   LW V0, 64(S5)
9D00560C  8C440000   LW A0, 0(V0)
9D005610  5091000D   BEQL A0, S1, 0x9D005648
9D005614  000F1302   SRL V0, T7, 12
9D005618  01E4202B   SLTU A0, T7, A0
9D00561C  54800006   BNEL A0, ZERO, 0x9D005638
9D005620  2442000C   ADDIU V0, V0, 12
9D005624  8C440004   LW A0, 4(V0)
9D005628  008F202B   SLTU A0, A0, T7
9D00562C  508023BD   BEQL A0, ZERO, 0x9D00E524
9D005630  8C420008   LW V0, 8(V0)
9D005634  2442000C   ADDIU V0, V0, 12
9D005638  8C440000   LW A0, 0(V0)
9D00563C  1491FFF7   BNE A0, S1, 0x9D00561C
9D005640  01E4202B   SLTU A0, T7, A0
9D005644  000F1302   SRL V0, T7, 12
9D005648  00021080   SLL V0, V0, 2
9D00564C  02021021   ADDU V0, S0, V0
9D005650  8C440000   LW A0, 0(V0)
9D005654  31E20FFF   ANDI V0, T7, 4095
9D005658  00821021   ADDU V0, A0, V0
9D00565C  90420000   LBU V0, 0(V0)
9D005660  8E070044   LW A3, 68(S0)
9D005664  00022042   SRL A0, V0, 1
9D005668  000949C0   SLL T1, T1, 7
9D00566C  8CED0000   LW T5, 0(A3)
9D005670  00892025   OR A0, A0, T1
9D005674  30490001   ANDI T1, V0, 1
9D005678  11B1000C   BEQ T5, S1, .LBB4268, .LBB4269, .LBB4270
9D00567C  308200FF   ANDI V0, A0, 255
9D005680  01ED682B   SLTU T5, T7, T5
9D005684  55A00006   BNEL T5, ZERO, 0x9D0056A0
9D005688  24E7000C   ADDIU A3, A3, 12
9D00568C  8CE40004   LW A0, 4(A3)
9D005690  008F202B   SLTU A0, A0, T7
9D005694  5080224F   BEQL A0, ZERO, 0x9D00DFD4
9D005698  8CE70008   LW A3, 8(A3)
9D00569C  24E7000C   ADDIU A3, A3, 12
9D0056A0  8CED0000   LW T5, 0(A3)
9D0056A4  15B1FFF7   BNE T5, S1, 0x9D005684
9D0056A8  01ED682B   SLTU T5, T7, T5
9D0056AC  000F2302   SRL A0, T7, 12
9D0056B0  00042080   SLL A0, A0, 2
9D0056B4  02042021   ADDU A0, S0, A0
9D0056B8  8C840000   LW A0, 0(A0)
9D0056BC  31EF0FFF   ANDI T7, T7, 4095
9D0056C0  008F2021   ADDU A0, A0, T7
9D0056C4  A0820000   SB V0, 0(A0)
9D0056C8  00622021   ADDU A0, V1, V0
9D0056CC  00894821   ADDU T1, A0, T1
9D0056D0  8E0F0054   LW T7, 84(S0)
9D0056D4  00436826   XOR T5, V0, V1
9D0056D8  312200FF   ANDI V0, T1, 255
9D0056DC  000D6827   NOR T5, ZERO, T5
9D0056E0  7C0D3004   INS T5, ZERO, 0, 7
9D0056E4  00431826   XOR V1, V0, V1
9D0056E8  01A36824   AND T5, T5, V1
9D0056EC  8F83807C   LW V1, -32644(GP)
9D0056F0  2463FFFA   ADDIU V1, V1, -6
9D0056F4  25EF0006   ADDIU T7, T7, 6
9D0056F8  7D293A00   EXT T1, T1, 8, 8
9D0056FC  31AD00FF   ANDI T5, T5, 255
9D005700  AF83807C   SW V1, -32644(GP)
9D005704  18602A78   BLEZ V1, 0x9D0100E8
9D005708  AE0F0054   SW T7, 84(S0)
9D00570C  00131B02   SRL V1, S3, 12
9D005710  00031880   SLL V1, V1, 2
9D005714  00751821   ADDU V1, V1, S5
9D005718  8C640000   LW A0, 0(V1)
9D00571C  32730FFF   ANDI S3, S3, 4095
9D005720  00401821   ADDU V1, V0, ZERO
9D005724  00932021   ADDU A0, A0, S3
9D005728  90840000   LBU A0, 0(A0)
9D00572C  26520003   ADDIU S2, S2, 3
9D005730  00042080   SLL A0, A0, 2
9D005734  02E42021   ADDU A0, S7, A0
9D005738  8C840000   LW A0, 0(A0)
9D00573C  00800008   JR A0
9D005740  00403821   ADDU A3, V0, ZERO
9D005744  00121302   SRL V0, S2, 12
9D005748  00021080   SLL V0, V0, 2
9D00574C  02021021   ADDU V0, S0, V0
9D005750  8C440000   LW A0, 0(V0)
9D005754  32420FFF   ANDI V0, S2, 4095
9D005758  8F858078   LW A1, -32648(GP)
9D00575C  00821021   ADDU V0, A0, V0
9D005760  90420000   LBU V0, 0(V0)
9D005764  00A21021   ADDU V0, A1, V0
9D005768  90470001   LBU A3, 1(V0)
9D00576C  90420000   LBU V0, 0(V0)
9D005770  00073A00   SLL A3, A3, 8
9D005774  00E23825   OR A3, A3, V0
9D005778  00F43821   ADDU A3, A3, S4
9D00577C  30E4FFFF   ANDI A0, A3, -1
9D005780  308200FF   ANDI V0, A0, 255
9D005784  0054102B   SLTU V0, V0, S4
9D005788  10400007   BEQ V0, ZERO, .LBB4289
9D00578C  26530001   ADDIU S3, S2, 1
9D005790  8EA20054   LW V0, 84(S5)
9D005794  8F8D807C   LW T5, -32644(GP)
9D005798  25ADFFFF   ADDIU T5, T5, -1
9D00579C  24420001   ADDIU V0, V0, 1
9D0057A0  AF8D807C   SW T5, -32644(GP)
9D0057A4  AEA20054   SW V0, 84(S5)
9D0057A8  2C820800   SLTIU V0, A0, 2048
9D0057AC  14401DA2   BNE V0, ZERO, 0x9D00CE38
9D0057B0  340B8000   ORI T3, ZERO, -32768
9D0057B4  008B102B   SLTU V0, A0, T3
9D0057B8  10400011   BEQ V0, ZERO, 0x9D005800
9D0057BC  00041302   SRL V0, A0, 12
9D0057C0  8E020040   LW V0, 64(S0)
9D0057C4  8C450000   LW A1, 0(V0)
9D0057C8  50B1000D   BEQL A1, S1, 0x9D005800
9D0057CC  00041302   SRL V0, A0, 12
9D0057D0  0085282B   SLTU A1, A0, A1
9D0057D4  54A00006   BNEL A1, ZERO, 0x9D0057F0
9D0057D8  2442000C   ADDIU V0, V0, 12
9D0057DC  8C450004   LW A1, 4(V0)
9D0057E0  00A4282B   SLTU A1, A1, A0
9D0057E4  50A023BA   BEQL A1, ZERO, 0x9D00E6D0
9D0057E8  8C420008   LW V0, 8(V0)
9D0057EC  2442000C   ADDIU V0, V0, 12
9D0057F0  8C450000   LW A1, 0(V0)
9D0057F4  54B1FFF7   BNEL A1, S1, 0x9D0057D4
9D0057F8  0085282B   SLTU A1, A0, A1
9D0057FC  00041302   SRL V0, A0, 12
9D005800  00021080   SLL V0, V0, 2
9D005804  02021021   ADDU V0, S0, V0
9D005808  8C420000   LW V0, 0(V0)
9D00580C  30E70FFF   ANDI A3, A3, 4095
9D005810  00471021   ADDU V0, V0, A3
9D005814  90420000   LBU V0, 0(V0)
9D005818  00622021   ADDU A0, V1, V0
9D00581C  00894821   ADDU T1, A0, T1
9D005820  8E0F0054   LW T7, 84(S0)
9D005824  00436826   XOR T5, V0, V1
9D005828  312200FF   ANDI V0, T1, 255
9D00582C  000D6827   NOR T5, ZERO, T5
9D005830  7C0D3004   INS T5, ZERO, 0, 7
9D005834  00431826   XOR V1, V0, V1
9D005838  01A36824   AND T5, T5, V1
9D00583C  8F83807C   LW V1, -32644(GP)
9D005840  2463FFFB   ADDIU V1, V1, -5
9D005844  25EF0005   ADDIU T7, T7, 5
9D005848  7D290200   EXT T1, T1, 8, 1
9D00584C  31AD00FF   ANDI T5, T5, 255
9D005850  AF83807C   SW V1, -32644(GP)
9D005854  18602900   BLEZ V1, 0x9D00FC58
9D005858  AE0F0054   SW T7, 84(S0)
9D00585C  00131B02   SRL V1, S3, 12
9D005860  00031880   SLL V1, V1, 2
9D005864  00751821   ADDU V1, V1, S5
9D005868  8C640000   LW A0, 0(V1)
9D00586C  32730FFF   ANDI S3, S3, 4095
9D005870  00401821   ADDU V1, V0, ZERO
9D005874  00932021   ADDU A0, A0, S3
9D005878  90840000   LBU A0, 0(A0)
9D00587C  26520002   ADDIU S2, S2, 2
9D005880  00042080   SLL A0, A0, 2
9D005884  02E42021   ADDU A0, S7, A0
9D005888  8C840000   LW A0, 0(A0)
9D00588C  00800008   JR A0
9D005890  00403821   ADDU A3, V0, ZERO
9D005894  00121302   SRL V0, S2, 12
9D005898  00021080   SLL V0, V0, 2
9D00589C  02021021   ADDU V0, S0, V0
9D0058A0  8C450000   LW A1, 0(V0)
9D0058A4  32420FFF   ANDI V0, S2, 4095
9D0058A8  8F848078   LW A0, -32648(GP)
9D0058AC  00A21021   ADDU V0, A1, V0
9D0058B0  90420000   LBU V0, 0(V0)
9D0058B4  00821021   ADDU V0, A0, V0
9D0058B8  90580001   LBU T8, 1(V0)
9D0058BC  90420000   LBU V0, 0(V0)
9D0058C0  0018C200   SLL T8, T8, 8
9D0058C4  0302C025   OR T8, T8, V0
9D0058C8  0314C021   ADDU T8, T8, S4
9D0058CC  330FFFFF   ANDI T7, T8, -1
9D0058D0  2DE20800   SLTIU V0, T7, 2048
9D0058D4  14401D4F   BNE V0, ZERO, 0x9D00CE14
9D0058D8  26530001   ADDIU S3, S2, 1
9D0058DC  34048000   ORI A0, ZERO, -32768
9D0058E0  01E4102B   SLTU V0, T7, A0
9D0058E4  10401DA7   BEQ V0, ZERO, .LBB4311, .LBB4312, .LBB4313
9D0058E8  000F1302   SRL V0, T7, 12
9D0058EC  8EA20040   LW V0, 64(S5)
9D0058F0  8C440000   LW A0, 0(V0)
9D0058F4  5091000D   BEQL A0, S1, 0x9D00592C
9D0058F8  000F1302   SRL V0, T7, 12
9D0058FC  01E4202B   SLTU A0, T7, A0
9D005900  54800006   BNEL A0, ZERO, 0x9D00591C
9D005904  2442000C   ADDIU V0, V0, 12
9D005908  8C440004   LW A0, 4(V0)
9D00590C  008F202B   SLTU A0, A0, T7
9D005910  50802362   BEQL A0, ZERO, 0x9D00E69C
9D005914  8C420008   LW V0, 8(V0)
9D005918  2442000C   ADDIU V0, V0, 12
9D00591C  8C440000   LW A0, 0(V0)
9D005920  1491FFF7   BNE A0, S1, 0x9D005900
9D005924  01E4202B   SLTU A0, T7, A0
9D005928  000F1302   SRL V0, T7, 12
9D00592C  00021080   SLL V0, V0, 2
9D005930  02021021   ADDU V0, S0, V0
9D005934  8C440000   LW A0, 0(V0)
9D005938  33020FFF   ANDI V0, T8, 4095
9D00593C  00821021   ADDU V0, A0, V0
9D005940  90420000   LBU V0, 0(V0)
9D005944  8E070044   LW A3, 68(S0)
9D005948  00022042   SRL A0, V0, 1
9D00594C  000949C0   SLL T1, T1, 7
9D005950  8CED0000   LW T5, 0(A3)
9D005954  00892025   OR A0, A0, T1
9D005958  30490001   ANDI T1, V0, 1
9D00595C  11B1000C   BEQ T5, S1, .LBB4320, .LBB4321, .LBB4322
9D005960  308200FF   ANDI V0, A0, 255
9D005964  01ED682B   SLTU T5, T7, T5
9D005968  55A00006   BNEL T5, ZERO, 0x9D005984
9D00596C  24E7000C   ADDIU A3, A3, 12
9D005970  8CE40004   LW A0, 4(A3)
9D005974  008F202B   SLTU A0, A0, T7
9D005978  50802164   BEQL A0, ZERO, 0x9D00DF0C
9D00597C  8CE70008   LW A3, 8(A3)
9D005980  24E7000C   ADDIU A3, A3, 12
9D005984  8CED0000   LW T5, 0(A3)
9D005988  15B1FFF7   BNE T5, S1, 0x9D005968
9D00598C  01ED682B   SLTU T5, T7, T5
9D005990  000F2302   SRL A0, T7, 12
9D005994  00042080   SLL A0, A0, 2
9D005998  02042021   ADDU A0, S0, A0
9D00599C  8C840000   LW A0, 0(A0)
9D0059A0  33180FFF   ANDI T8, T8, 4095
9D0059A4  00982021   ADDU A0, A0, T8
9D0059A8  A0820000   SB V0, 0(A0)
9D0059AC  00622021   ADDU A0, V1, V0
9D0059B0  00894821   ADDU T1, A0, T1
9D0059B4  8E0F0054   LW T7, 84(S0)
9D0059B8  00436826   XOR T5, V0, V1
9D0059BC  312200FF   ANDI V0, T1, 255
9D0059C0  000D6827   NOR T5, ZERO, T5
9D0059C4  7C0D3004   INS T5, ZERO, 0, 7
9D0059C8  00431826   XOR V1, V0, V1
9D0059CC  01A36824   AND T5, T5, V1
9D0059D0  8F83807C   LW V1, -32644(GP)
9D0059D4  2463FFF8   ADDIU V1, V1, -8
9D0059D8  25EF0008   ADDIU T7, T7, 8
9D0059DC  7D293A00   EXT T1, T1, 8, 8
9D0059E0  31AD00FF   ANDI T5, T5, 255
9D0059E4  AF83807C   SW V1, -32644(GP)
9D0059E8  186029B5   BLEZ V1, 0x9D0100C0
9D0059EC  AE0F0054   SW T7, 84(S0)
9D0059F0  00131B02   SRL V1, S3, 12
9D0059F4  00031880   SLL V1, V1, 2
9D0059F8  00751821   ADDU V1, V1, S5
9D0059FC  8C640000   LW A0, 0(V1)
9D005A00  32730FFF   ANDI S3, S3, 4095
9D005A04  00401821   ADDU V1, V0, ZERO
9D005A08  00932021   ADDU A0, A0, S3
9D005A0C  90840000   LBU A0, 0(A0)
9D005A10  26520002   ADDIU S2, S2, 2
9D005A14  00042080   SLL A0, A0, 2
9D005A18  02E42021   ADDU A0, S7, A0
9D005A1C  8C840000   LW A0, 0(A0)
9D005A20  00800008   JR A0
9D005A24  00403821   ADDU A3, V0, ZERO
9D005A28  51A01ADA   BEQL T5, ZERO, 0x9D00C594
9D005A2C  8E0F0054   LW T7, 84(S0)
9D005A30  00122302   SRL A0, S2, 12
9D005A34  00042080   SLL A0, A0, 2
9D005A38  02042021   ADDU A0, S0, A0
9D005A3C  8C850000   LW A1, 0(A0)
9D005A40  32440FFF   ANDI A0, S2, 4095
9D005A44  26520001   ADDIU S2, S2, 1
9D005A48  00A42021   ADDU A0, A1, A0
9D005A4C  80930000   LB S3, 0(A0)
9D005A50  324400FF   ANDI A0, S2, 255
9D005A54  02642021   ADDU A0, S3, A0
9D005A58  30840100   ANDI A0, A0, 256
9D005A5C  14801D31   BNE A0, ZERO, 0x9D00CF24
9D005A60  8EAF0054   LW T7, 84(S5)
9D005A64  8F84807C   LW A0, -32644(GP)
9D005A68  2484FFFD   ADDIU A0, A0, -3
9D005A6C  25EF0003   ADDIU T7, T7, 3
9D005A70  AF84807C   SW A0, -32644(GP)
9D005A74  AE0F0054   SW T7, 84(S0)
9D005A78  02729821   ADDU S3, S3, S2
9D005A7C  58802D3F   BLEZL A0, 0x9D010F7C
9D005A80  7C023004   INS V0, ZERO, 0, 7
9D005A84  00132302   SRL A0, S3, 12
9D005A88  00042080   SLL A0, A0, 2
9D005A8C  02042021   ADDU A0, S0, A0
9D005A90  8C850000   LW A1, 0(A0)
9D005A94  32640FFF   ANDI A0, S3, 4095
9D005A98  00A42021   ADDU A0, A1, A0
9D005A9C  90840000   LBU A0, 0(A0)
9D005AA0  00042080   SLL A0, A0, 2
9D005AA4  02E42021   ADDU A0, S7, A0
9D005AA8  8C840000   LW A0, 0(A0)
9D005AAC  00800008   JR A0
9D005AB0  26720001   ADDIU S2, S3, 1
9D005AB4  00121302   SRL V0, S2, 12
9D005AB8  00021080   SLL V0, V0, 2
9D005ABC  02021021   ADDU V0, S0, V0
9D005AC0  8C420000   LW V0, 0(V0)
9D005AC4  26440001   ADDIU A0, S2, 1
9D005AC8  30840FFF   ANDI A0, A0, 4095
9D005ACC  00442021   ADDU A0, V0, A0
9D005AD0  32450FFF   ANDI A1, S2, 4095
9D005AD4  90840000   LBU A0, 0(A0)
9D005AD8  00451021   ADDU V0, V0, A1
9D005ADC  90420000   LBU V0, 0(V0)
9D005AE0  00042200   SLL A0, A0, 8
9D005AE4  00822025   OR A0, A0, V0
9D005AE8  2C820800   SLTIU V0, A0, 2048
9D005AEC  14401CC5   BNE V0, ZERO, 0x9D00CE04
9D005AF0  26530002   ADDIU S3, S2, 2
9D005AF4  34088000   ORI T0, ZERO, -32768
9D005AF8  0088102B   SLTU V0, A0, T0
9D005AFC  10401D36   BEQ V0, ZERO, .LBB4345, .LBB4346, .LBB4347
9D005B00  00041302   SRL V0, A0, 12
9D005B04  8EA20040   LW V0, 64(S5)
9D005B08  8C450000   LW A1, 0(V0)
9D005B0C  50B1000D   BEQL A1, S1, 0x9D005B44
9D005B10  00041302   SRL V0, A0, 12
9D005B14  0085282B   SLTU A1, A0, A1
9D005B18  54A00006   BNEL A1, ZERO, 0x9D005B34
9D005B1C  2442000C   ADDIU V0, V0, 12
9D005B20  8C450004   LW A1, 4(V0)
9D005B24  00A4282B   SLTU A1, A1, A0
9D005B28  50A02289   BEQL A1, ZERO, 0x9D00E550
9D005B2C  8C420008   LW V0, 8(V0)
9D005B30  2442000C   ADDIU V0, V0, 12
9D005B34  8C450000   LW A1, 0(V0)
9D005B38  54B1FFF7   BNEL A1, S1, 0x9D005B18
9D005B3C  0085282B   SLTU A1, A0, A1
9D005B40  00041302   SRL V0, A0, 12
9D005B44  00021080   SLL V0, V0, 2
9D005B48  02021021   ADDU V0, S0, V0
9D005B4C  8C420000   LW V0, 0(V0)
9D005B50  30840FFF   ANDI A0, A0, 4095
9D005B54  00441021   ADDU V0, V0, A0
9D005B58  90420000   LBU V0, 0(V0)
9D005B5C  00622021   ADDU A0, V1, V0
9D005B60  00894821   ADDU T1, A0, T1
9D005B64  8E0F0054   LW T7, 84(S0)
9D005B68  00436826   XOR T5, V0, V1
9D005B6C  312200FF   ANDI V0, T1, 255
9D005B70  000D6827   NOR T5, ZERO, T5
9D005B74  7C0D3004   INS T5, ZERO, 0, 7
9D005B78  00431826   XOR V1, V0, V1
9D005B7C  01A36824   AND T5, T5, V1
9D005B80  8F83807C   LW V1, -32644(GP)
9D005B84  2463FFFC   ADDIU V1, V1, -4
9D005B88  25EF0004   ADDIU T7, T7, 4
9D005B8C  7D290200   EXT T1, T1, 8, 1
9D005B90  31AD00FF   ANDI T5, T5, 255
9D005B94  AF83807C   SW V1, -32644(GP)
9D005B98  186028C6   BLEZ V1, 0x9D00FEB4
9D005B9C  AE0F0054   SW T7, 84(S0)
9D005BA0  00131B02   SRL V1, S3, 12
9D005BA4  00031880   SLL V1, V1, 2
9D005BA8  00751821   ADDU V1, V1, S5
9D005BAC  8C640000   LW A0, 0(V1)
9D005BB0  32730FFF   ANDI S3, S3, 4095
9D005BB4  00401821   ADDU V1, V0, ZERO
9D005BB8  00932021   ADDU A0, A0, S3
9D005BBC  90840000   LBU A0, 0(A0)
9D005BC0  26520003   ADDIU S2, S2, 3
9D005BC4  00042080   SLL A0, A0, 2
9D005BC8  02E42021   ADDU A0, S7, A0
9D005BCC  8C840000   LW A0, 0(A0)
9D005BD0  00800008   JR A0
9D005BD4  00403821   ADDU A3, V0, ZERO
9D005BD8  00122302   SRL A0, S2, 12
9D005BDC  00042080   SLL A0, A0, 2
9D005BE0  02042021   ADDU A0, S0, A0
9D005BE4  8C840000   LW A0, 0(A0)
9D005BE8  26450001   ADDIU A1, S2, 1
9D005BEC  30A50FFF   ANDI A1, A1, 4095
9D005BF0  00852821   ADDU A1, A0, A1
9D005BF4  32520FFF   ANDI S2, S2, 4095
9D005BF8  90AF0000   LBU T7, 0(A1)
9D005BFC  00922021   ADDU A0, A0, S2
9D005C00  90850000   LBU A1, 0(A0)
9D005C04  000F2200   SLL A0, T7, 8
9D005C08  240600FF   ADDIU A2, ZERO, 255
9D005C0C  10A61C9B   BEQ A1, A2, .LBB6024
9D005C10  00852025   OR A0, A0, A1
9D005C14  00042B02   SRL A1, A0, 12
9D005C18  00052880   SLL A1, A1, 2
9D005C1C  00B52821   ADDU A1, A1, S5
9D005C20  8CA50000   LW A1, 0(A1)
9D005C24  248F0001   ADDIU T7, A0, 1
9D005C28  31EF0FFF   ANDI T7, T7, 4095
9D005C2C  00AF7821   ADDU T7, A1, T7
9D005C30  30840FFF   ANDI A0, A0, 4095
9D005C34  91F30000   LBU S3, 0(T7)
9D005C38  00A42821   ADDU A1, A1, A0
9D005C3C  90A40000   LBU A0, 0(A1)
9D005C40  00139A00   SLL S3, S3, 8
9D005C44  02649825   OR S3, S3, A0
9D005C48  8E0F0054   LW T7, 84(S0)
9D005C4C  8F84807C   LW A0, -32644(GP)
9D005C50  2484FFFB   ADDIU A0, A0, -5
9D005C54  25EF0005   ADDIU T7, T7, 5
9D005C58  AF84807C   SW A0, -32644(GP)
9D005C5C  1880278B   BLEZ A0, 0x9D00FA8C
9D005C60  AE0F0054   SW T7, 84(S0)
9D005C64  00132302   SRL A0, S3, 12
9D005C68  00042080   SLL A0, A0, 2
9D005C6C  00952021   ADDU A0, A0, S5
9D005C70  8C850000   LW A1, 0(A0)
9D005C74  32640FFF   ANDI A0, S3, 4095
9D005C78  00A42021   ADDU A0, A1, A0
9D005C7C  90840000   LBU A0, 0(A0)
9D005C80  00042080   SLL A0, A0, 2
9D005C84  02E42021   ADDU A0, S7, A0
9D005C88  8C840000   LW A0, 0(A0)
9D005C8C  00800008   JR A0
9D005C90  26720001   ADDIU S2, S3, 1
9D005C94  00121302   SRL V0, S2, 12
9D005C98  00021080   SLL V0, V0, 2
9D005C9C  02021021   ADDU V0, S0, V0
9D005CA0  8C450000   LW A1, 0(V0)
9D005CA4  32420FFF   ANDI V0, S2, 4095
9D005CA8  8F848078   LW A0, -32648(GP)
9D005CAC  00A21021   ADDU V0, A1, V0
9D005CB0  90420000   LBU V0, 0(V0)
9D005CB4  00821021   ADDU V0, A0, V0
9D005CB8  90450001   LBU A1, 1(V0)
9D005CBC  90420000   LBU V0, 0(V0)
9D005CC0  00052A00   SLL A1, A1, 8
9D005CC4  00A22825   OR A1, A1, V0
9D005CC8  00B42821   ADDU A1, A1, S4
9D005CCC  30ADFFFF   ANDI T5, A1, -1
9D005CD0  2DA20800   SLTIU V0, T5, 2048
9D005CD4  14401C45   BNE V0, ZERO, 0x9D00CDEC
9D005CD8  26530001   ADDIU S3, S2, 1
9D005CDC  34088000   ORI T0, ZERO, -32768
9D005CE0  01A8102B   SLTU V0, T5, T0
9D005CE4  10401CB5   BEQ V0, ZERO, .LBB4374, .LBB4375, .LBB4376
9D005CE8  000D1302   SRL V0, T5, 12
9D005CEC  8EA20040   LW V0, 64(S5)
9D005CF0  8C440000   LW A0, 0(V0)
9D005CF4  5091000D   BEQL A0, S1, 0x9D005D2C
9D005CF8  000D1302   SRL V0, T5, 12
9D005CFC  01A4202B   SLTU A0, T5, A0
9D005D00  54800006   BNEL A0, ZERO, 0x9D005D1C
9D005D04  2442000C   ADDIU V0, V0, 12
9D005D08  8C440004   LW A0, 4(V0)
9D005D0C  008D202B   SLTU A0, A0, T5
9D005D10  50802170   BEQL A0, ZERO, 0x9D00E2D4
9D005D14  8C420008   LW V0, 8(V0)
9D005D18  2442000C   ADDIU V0, V0, 12
9D005D1C  8C440000   LW A0, 0(V0)
9D005D20  1491FFF7   BNE A0, S1, 0x9D005D00
9D005D24  01A4202B   SLTU A0, T5, A0
9D005D28  000D1302   SRL V0, T5, 12
9D005D2C  00021080   SLL V0, V0, 2
9D005D30  02021021   ADDU V0, S0, V0
9D005D34  8C440000   LW A0, 0(V0)
9D005D38  30A20FFF   ANDI V0, A1, 4095
9D005D3C  00821021   ADDU V0, A0, V0
9D005D40  90420000   LBU V0, 0(V0)
9D005D44  8E070044   LW A3, 68(S0)
9D005D48  24420001   ADDIU V0, V0, 1
9D005D4C  304F00FF   ANDI T7, V0, 255
9D005D50  8CE20000   LW V0, 0(A3)
9D005D54  5051000D   BEQL V0, S1, 0x9D005D8C
9D005D58  000D1302   SRL V0, T5, 12
9D005D5C  01A2102B   SLTU V0, T5, V0
9D005D60  54400006   BNEL V0, ZERO, 0x9D005D7C
9D005D64  24E7000C   ADDIU A3, A3, 12
9D005D68  8CE20004   LW V0, 4(A3)
9D005D6C  004D102B   SLTU V0, V0, T5
9D005D70  50402030   BEQL V0, ZERO, 0x9D00DE34
9D005D74  8CE20008   LW V0, 8(A3)
9D005D78  24E7000C   ADDIU A3, A3, 12
9D005D7C  8CE20000   LW V0, 0(A3)
9D005D80  1451FFF7   BNE V0, S1, 0x9D005D60
9D005D84  01A2102B   SLTU V0, T5, V0
9D005D88  000D1302   SRL V0, T5, 12
9D005D8C  00021080   SLL V0, V0, 2
9D005D90  02021021   ADDU V0, S0, V0
9D005D94  8C420000   LW V0, 0(V0)
9D005D98  30A50FFF   ANDI A1, A1, 4095
9D005D9C  00451021   ADDU V0, V0, A1
9D005DA0  A04F0000   SB T7, 0(V0)
9D005DA4  39220001   XORI V0, T1, 1
9D005DA8  006F2023   SUBU A0, V1, T7
9D005DAC  304200FF   ANDI V0, V0, 255
9D005DB0  00822023   SUBU A0, A0, V0
9D005DB4  8E050054   LW A1, 84(S0)
9D005DB8  308200FF   ANDI V0, A0, 255
9D005DBC  01E36826   XOR T5, T7, V1
9D005DC0  7C0D3004   INS T5, ZERO, 0, 7
9D005DC4  00431826   XOR V1, V0, V1
9D005DC8  01A36824   AND T5, T5, V1
9D005DCC  38840100   XORI A0, A0, 256
9D005DD0  8F83807C   LW V1, -32644(GP)
9D005DD4  2463FFF8   ADDIU V1, V1, -8
9D005DD8  24AF0008   ADDIU T7, A1, 8
9D005DDC  31AD00FF   ANDI T5, T5, 255
9D005DE0  7C890200   EXT T1, A0, 8, 1
9D005DE4  AF83807C   SW V1, -32644(GP)
9D005DE8  186026A1   BLEZ V1, 0x9D00F870
9D005DEC  AE0F0054   SW T7, 84(S0)
9D005DF0  00131B02   SRL V1, S3, 12
9D005DF4  00031880   SLL V1, V1, 2
9D005DF8  00751821   ADDU V1, V1, S5
9D005DFC  8C640000   LW A0, 0(V1)
9D005E00  32730FFF   ANDI S3, S3, 4095
9D005E04  00401821   ADDU V1, V0, ZERO
9D005E08  00932021   ADDU A0, A0, S3
9D005E0C  90840000   LBU A0, 0(A0)
9D005E10  26520002   ADDIU S2, S2, 2
9D005E14  00042080   SLL A0, A0, 2
9D005E18  02E42021   ADDU A0, S7, A0
9D005E1C  8C840000   LW A0, 0(A0)
9D005E20  00800008   JR A0
9D005E24  00403821   ADDU A3, V0, ZERO
9D005E28  00121302   SRL V0, S2, 12
9D005E2C  00021080   SLL V0, V0, 2
9D005E30  02021021   ADDU V0, S0, V0
9D005E34  8C440000   LW A0, 0(V0)
9D005E38  32420FFF   ANDI V0, S2, 4095
9D005E3C  00821021   ADDU V0, A0, V0
9D005E40  90440000   LBU A0, 0(V0)
9D005E44  39220001   XORI V0, T1, 1
9D005E48  304200FF   ANDI V0, V0, 255
9D005E4C  01442021   ADDU A0, T2, A0
9D005E50  308400FF   ANDI A0, A0, 255
9D005E54  8F858078   LW A1, -32648(GP)
9D005E58  00A42021   ADDU A0, A1, A0
9D005E5C  90850000   LBU A1, 0(A0)
9D005E60  8E0F0054   LW T7, 84(S0)
9D005E64  00652023   SUBU A0, V1, A1
9D005E68  00822023   SUBU A0, A0, V0
9D005E6C  308200FF   ANDI V0, A0, 255
9D005E70  00A32826   XOR A1, A1, V1
9D005E74  240EFF80   ADDIU T6, ZERO, -128
9D005E78  00AE6824   AND T5, A1, T6
9D005E7C  00431826   XOR V1, V0, V1
9D005E80  01A36824   AND T5, T5, V1
9D005E84  38840100   XORI A0, A0, 256
9D005E88  8F83807C   LW V1, -32644(GP)
9D005E8C  2463FFFC   ADDIU V1, V1, -4
9D005E90  25EF0004   ADDIU T7, T7, 4
9D005E94  26530001   ADDIU S3, S2, 1
9D005E98  31AD00FF   ANDI T5, T5, 255
9D005E9C  7C890200   EXT T1, A0, 8, 1
9D005EA0  AF83807C   SW V1, -32644(GP)
9D005EA4  186028F7   BLEZ V1, 0x9D010284
9D005EA8  AE0F0054   SW T7, 84(S0)
9D005EAC  00131B02   SRL V1, S3, 12
9D005EB0  00031880   SLL V1, V1, 2
9D005EB4  00751821   ADDU V1, V1, S5
9D005EB8  8C640000   LW A0, 0(V1)
9D005EBC  32730FFF   ANDI S3, S3, 4095
9D005EC0  00401821   ADDU V1, V0, ZERO
9D005EC4  00932021   ADDU A0, A0, S3
9D005EC8  90840000   LBU A0, 0(A0)
9D005ECC  26520002   ADDIU S2, S2, 2
9D005ED0  00042080   SLL A0, A0, 2
9D005ED4  02E42021   ADDU A0, S7, A0
9D005ED8  8C840000   LW A0, 0(A0)
9D005EDC  00800008   JR A0
9D005EE0  00403821   ADDU A3, V0, ZERO
9D005EE4  00121302   SRL V0, S2, 12
9D005EE8  00021080   SLL V0, V0, 2
9D005EEC  02021021   ADDU V0, S0, V0
9D005EF0  8C440000   LW A0, 0(V0)
9D005EF4  32420FFF   ANDI V0, S2, 4095
9D005EF8  00821021   ADDU V0, A0, V0
9D005EFC  8E0F0054   LW T7, 84(S0)
9D005F00  90420000   LBU V0, 0(V0)
9D005F04  8F84807C   LW A0, -32644(GP)
9D005F08  2484FFFE   ADDIU A0, A0, -2
9D005F0C  25EF0002   ADDIU T7, T7, 2
9D005F10  00621026   XOR V0, V1, V0
9D005F14  26530001   ADDIU S3, S2, 1
9D005F18  304200FF   ANDI V0, V0, 255
9D005F1C  AF84807C   SW A0, -32644(GP)
9D005F20  1880298B   BLEZ A0, 0x9D010550
9D005F24  AE0F0054   SW T7, 84(S0)
9D005F28  00131B02   SRL V1, S3, 12
9D005F2C  00031880   SLL V1, V1, 2
9D005F30  00751821   ADDU V1, V1, S5
9D005F34  8C640000   LW A0, 0(V1)
9D005F38  32730FFF   ANDI S3, S3, 4095
9D005F3C  00401821   ADDU V1, V0, ZERO
9D005F40  00932021   ADDU A0, A0, S3
9D005F44  90840000   LBU A0, 0(A0)
9D005F48  26520002   ADDIU S2, S2, 2
9D005F4C  00042080   SLL A0, A0, 2
9D005F50  02E42021   ADDU A0, S7, A0
9D005F54  8C840000   LW A0, 0(A0)
9D005F58  00800008   JR A0
9D005F5C  00403821   ADDU A3, V0, ZERO
9D005F60  00122302   SRL A0, S2, 12
9D005F64  00042080   SLL A0, A0, 2
9D005F68  02042021   ADDU A0, S0, A0
9D005F6C  8C850000   LW A1, 0(A0)
9D005F70  32440FFF   ANDI A0, S2, 4095
9D005F74  8F8F8078   LW T7, -32648(GP)
9D005F78  00A42021   ADDU A0, A1, A0
9D005F7C  90840000   LBU A0, 0(A0)
9D005F80  01432824   AND A1, T2, V1
9D005F84  26530001   ADDIU S3, S2, 1
9D005F88  01E42021   ADDU A0, T7, A0
9D005F8C  90980001   LBU T8, 1(A0)
9D005F90  90840000   LBU A0, 0(A0)
9D005F94  0018C200   SLL T8, T8, 8
9D005F98  0304C825   OR T9, T8, A0
9D005F9C  0334C821   ADDU T9, T9, S4
9D005FA0  3324FFFF   ANDI A0, T9, -1
9D005FA4  0004C202   SRL T8, A0, 8
9D005FA8  27180001   ADDIU T8, T8, 1
9D005FAC  00B82824   AND A1, A1, T8
9D005FB0  2C980800   SLTIU T8, A0, 2048
9D005FB4  170019CD   BNE T8, ZERO, 0x9D00C6EC
9D005FB8  30A500FF   ANDI A1, A1, 255
9D005FBC  8EAF0044   LW T7, 68(S5)
9D005FC0  8DF80000   LW T8, 0(T7)
9D005FC4  5311000D   BEQL T8, S1, 0x9D005FFC
9D005FC8  00042302   SRL A0, A0, 12
9D005FCC  0098C02B   SLTU T8, A0, T8
9D005FD0  57000006   BNEL T8, ZERO, 0x9D005FEC
9D005FD4  25EF000C   ADDIU T7, T7, 12
9D005FD8  8DE60004   LW A2, 4(T7)
9D005FDC  00C4302B   SLTU A2, A2, A0
9D005FE0  50C01E65   BEQL A2, ZERO, 0x9D00D978
9D005FE4  8DEF0008   LW T7, 8(T7)
9D005FE8  25EF000C   ADDIU T7, T7, 12
9D005FEC  8DF80000   LW T8, 0(T7)
9D005FF0  5711FFF7   BNEL T8, S1, 0x9D005FD0
9D005FF4  0098C02B   SLTU T8, A0, T8
9D005FF8  00042302   SRL A0, A0, 12
9D005FFC  00042080   SLL A0, A0, 2
9D006000  02042021   ADDU A0, S0, A0
9D006004  8C840000   LW A0, 0(A0)
9D006008  33390FFF   ANDI T9, T9, 4095
9D00600C  00992021   ADDU A0, A0, T9
9D006010  A0850000   SB A1, 0(A0)
9D006014  8E0F0054   LW T7, 84(S0)
9D006018  8F84807C   LW A0, -32644(GP)
9D00601C  2484FFFA   ADDIU A0, A0, -6
9D006020  25EF0006   ADDIU T7, T7, 6
9D006024  AF84807C   SW A0, -32644(GP)
9D006028  188027C0   BLEZ A0, 0x9D00FF2C
9D00602C  AE0F0054   SW T7, 84(S0)
9D006030  00132302   SRL A0, S3, 12
9D006034  00042080   SLL A0, A0, 2
9D006038  00952021   ADDU A0, A0, S5
9D00603C  8C840000   LW A0, 0(A0)
9D006040  32730FFF   ANDI S3, S3, 4095
9D006044  00932021   ADDU A0, A0, S3
9D006048  90840000   LBU A0, 0(A0)
9D00604C  00042080   SLL A0, A0, 2
9D006050  02E42021   ADDU A0, S7, A0
9D006054  8C840000   LW A0, 0(A0)
9D006058  00800008   JR A0
9D00605C  26520002   ADDIU S2, S2, 2
9D006060  00121302   SRL V0, S2, 12
9D006064  00021080   SLL V0, V0, 2
9D006068  02021021   ADDU V0, S0, V0
9D00606C  8C440000   LW A0, 0(V0)
9D006070  32420FFF   ANDI V0, S2, 4095
9D006074  00821021   ADDU V0, A0, V0
9D006078  90420000   LBU V0, 0(V0)
9D00607C  8E0F0054   LW T7, 84(S0)
9D006080  01421021   ADDU V0, T2, V0
9D006084  304200FF   ANDI V0, V0, 255
9D006088  8F848078   LW A0, -32648(GP)
9D00608C  00821021   ADDU V0, A0, V0
9D006090  90420000   LBU V0, 0(V0)
9D006094  8F84807C   LW A0, -32644(GP)
9D006098  2484FFFC   ADDIU A0, A0, -4
9D00609C  25EF0004   ADDIU T7, T7, 4
9D0060A0  00431025   OR V0, V0, V1
9D0060A4  26530001   ADDIU S3, S2, 1
9D0060A8  304200FF   ANDI V0, V0, 255
9D0060AC  AF84807C   SW A0, -32644(GP)
9D0060B0  1880272B   BLEZ A0, 0x9D00FD60
9D0060B4  AE0F0054   SW T7, 84(S0)
9D0060B8  00131B02   SRL V1, S3, 12
9D0060BC  00031880   SLL V1, V1, 2
9D0060C0  00751821   ADDU V1, V1, S5
9D0060C4  8C640000   LW A0, 0(V1)
9D0060C8  32730FFF   ANDI S3, S3, 4095
9D0060CC  00401821   ADDU V1, V0, ZERO
9D0060D0  00932021   ADDU A0, A0, S3
9D0060D4  90840000   LBU A0, 0(A0)
9D0060D8  26520002   ADDIU S2, S2, 2
9D0060DC  00042080   SLL A0, A0, 2
9D0060E0  02E42021   ADDU A0, S7, A0
9D0060E4  8C840000   LW A0, 0(A0)
9D0060E8  00800008   JR A0
9D0060EC  00403821   ADDU A3, V0, ZERO
9D0060F0  7C093420   SEB A2, T1
9D0060F4  240EFF80   ADDIU T6, ZERO, -128
9D0060F8  004E2024   AND A0, V0, T6
9D0060FC  7C042420   SEB A0, A0
9D006100  24180040   ADDIU T8, ZERO, 64
9D006104  34D30030   ORI S3, A2, 48
9D006108  000DC00A   MOVZ T8, ZERO, T5
9D00610C  240F0008   ADDIU T7, ZERO, 8
9D006110  00939825   OR S3, A0, S3
9D006114  8F8B8074   LW T3, -32652(GP)
9D006118  8FA80014   LW T0, 20(SP)
9D00611C  0008780A   MOVZ T7, ZERO, T0
9D006120  24050004   ADDIU A1, ZERO, 4
9D006124  03139825   OR S3, T8, S3
9D006128  26D9FFFE   ADDIU T9, S6, -2
9D00612C  26D8FFFF   ADDIU T8, S6, -1
9D006130  001E280A   MOVZ A1, ZERO, FP
9D006134  01F37825   OR T7, T7, S3
9D006138  26520001   ADDIU S2, S2, 1
9D00613C  8E08003C   LW T0, 60(S0)
9D006140  333900FF   ANDI T9, T9, 255
9D006144  331800FF   ANDI T8, T8, 255
9D006148  240E0002   ADDIU T6, ZERO, 2
9D00614C  0007700B   MOVN T6, ZERO, A3
9D006150  00AF2825   OR A1, A1, T7
9D006154  01769821   ADDU S3, T3, S6
9D006158  00127A02   SRL T7, S2, 8
9D00615C  0178C021   ADDU T8, T3, T8
9D006160  0179C821   ADDU T9, T3, T9
9D006164  01C52825   OR A1, T6, A1
9D006168  A26F0000   SB T7, 0(S3)
9D00616C  A3120000   SB S2, 0(T8)
9D006170  A3250000   SB A1, 0(T9)
9D006174  8E0F0054   LW T7, 84(S0)
9D006178  91130FFF   LBU S3, 4095(T0)
9D00617C  910E0FFE   LBU T6, 4094(T0)
9D006180  26CCFFFD   ADDIU T4, S6, -3
9D006184  00139A00   SLL S3, S3, 8
9D006188  8F85807C   LW A1, -32644(GP)
9D00618C  24A5FFF9   ADDIU A1, A1, -7
9D006190  25EF0007   ADDIU T7, T7, 7
9D006194  319600FF   ANDI S6, T4, 255
9D006198  026E9825   OR S3, S3, T6
9D00619C  AF85807C   SW A1, -32644(GP)
9D0061A0  18A02AB8   BLEZ A1, 0x9D010C84
9D0061A4  AE0F0054   SW T7, 84(S0)
9D0061A8  00132302   SRL A0, S3, 12
9D0061AC  00042080   SLL A0, A0, 2
9D0061B0  00952021   ADDU A0, A0, S5
9D0061B4  8C850000   LW A1, 0(A0)
9D0061B8  32640FFF   ANDI A0, S3, 4095
9D0061BC  26720001   ADDIU S2, S3, 1
9D0061C0  00A42021   ADDU A0, A1, A0
9D0061C4  90840000   LBU A0, 0(A0)
9D0061C8  241E0001   ADDIU FP, ZERO, 1
9D0061CC  240E0001   ADDIU T6, ZERO, 1
9D0061D0  00042080   SLL A0, A0, 2
9D0061D4  02E42021   ADDU A0, S7, A0
9D0061D8  8C840000   LW A0, 0(A0)
9D0061DC  00800008   JR A0
9D0061E0  AFAE0018   SW T6, 24(SP)
9D0061E4  00121302   SRL V0, S2, 12
9D0061E8  00021080   SLL V0, V0, 2
9D0061EC  02021021   ADDU V0, S0, V0
9D0061F0  8C440000   LW A0, 0(V0)
9D0061F4  32420FFF   ANDI V0, S2, 4095
9D0061F8  8F858078   LW A1, -32648(GP)
9D0061FC  00821021   ADDU V0, A0, V0
9D006200  90420000   LBU V0, 0(V0)
9D006204  01421021   ADDU V0, T2, V0
9D006208  304200FF   ANDI V0, V0, 255
9D00620C  00A21021   ADDU V0, A1, V0
9D006210  90440001   LBU A0, 1(V0)
9D006214  90420000   LBU V0, 0(V0)
9D006218  00042200   SLL A0, A0, 8
9D00621C  00822025   OR A0, A0, V0
9D006220  2C820800   SLTIU V0, A0, 2048
9D006224  14401AEE   BNE V0, ZERO, 0x9D00CDE0
9D006228  26530001   ADDIU S3, S2, 1
9D00622C  34058000   ORI A1, ZERO, -32768
9D006230  0085102B   SLTU V0, A0, A1
9D006234  10401BD1   BEQ V0, ZERO, .LBB4456, .LBB4457, .LBB4458
9D006238  00041302   SRL V0, A0, 12
9D00623C  8EA20040   LW V0, 64(S5)
9D006240  8C450000   LW A1, 0(V0)
9D006244  50B1000D   BEQL A1, S1, 0x9D00627C
9D006248  00041302   SRL V0, A0, 12
9D00624C  0085282B   SLTU A1, A0, A1
9D006250  54A00006   BNEL A1, ZERO, 0x9D00626C
9D006254  2442000C   ADDIU V0, V0, 12
9D006258  8C450004   LW A1, 4(V0)
9D00625C  00A4282B   SLTU A1, A1, A0
9D006260  50A02009   BEQL A1, ZERO, 0x9D00E288
9D006264  8C420008   LW V0, 8(V0)
9D006268  2442000C   ADDIU V0, V0, 12
9D00626C  8C450000   LW A1, 0(V0)
9D006270  54B1FFF7   BNEL A1, S1, 0x9D006250
9D006274  0085282B   SLTU A1, A0, A1
9D006278  00041302   SRL V0, A0, 12
9D00627C  00021080   SLL V0, V0, 2
9D006280  02021021   ADDU V0, S0, V0
9D006284  8C420000   LW V0, 0(V0)
9D006288  30840FFF   ANDI A0, A0, 4095
9D00628C  00441021   ADDU V0, V0, A0
9D006290  90420000   LBU V0, 0(V0)
9D006294  8E0F0054   LW T7, 84(S0)
9D006298  00431025   OR V0, V0, V1
9D00629C  8F84807C   LW A0, -32644(GP)
9D0062A0  2484FFFA   ADDIU A0, A0, -6
9D0062A4  25EF0006   ADDIU T7, T7, 6
9D0062A8  304200FF   ANDI V0, V0, 255
9D0062AC  AF84807C   SW A0, -32644(GP)
9D0062B0  188027B1   BLEZ A0, 0x9D010178
9D0062B4  AE0F0054   SW T7, 84(S0)
9D0062B8  00131B02   SRL V1, S3, 12
9D0062BC  00031880   SLL V1, V1, 2
9D0062C0  00751821   ADDU V1, V1, S5
9D0062C4  8C640000   LW A0, 0(V1)
9D0062C8  32730FFF   ANDI S3, S3, 4095
9D0062CC  00401821   ADDU V1, V0, ZERO
9D0062D0  00932021   ADDU A0, A0, S3
9D0062D4  90840000   LBU A0, 0(A0)
9D0062D8  26520002   ADDIU S2, S2, 2
9D0062DC  00042080   SLL A0, A0, 2
9D0062E0  02E42021   ADDU A0, S7, A0
9D0062E4  8C840000   LW A0, 0(A0)
9D0062E8  00800008   JR A0
9D0062EC  00403821   ADDU A3, V0, ZERO
9D0062F0  00121302   SRL V0, S2, 12
9D0062F4  00021080   SLL V0, V0, 2
9D0062F8  02021021   ADDU V0, S0, V0
9D0062FC  8C420000   LW V0, 0(V0)
9D006300  26450001   ADDIU A1, S2, 1
9D006304  30A50FFF   ANDI A1, A1, 4095
9D006308  00452821   ADDU A1, V0, A1
9D00630C  32440FFF   ANDI A0, S2, 4095
9D006310  90A50000   LBU A1, 0(A1)
9D006314  00441021   ADDU V0, V0, A0
9D006318  90420000   LBU V0, 0(V0)
9D00631C  00052A00   SLL A1, A1, 8
9D006320  00A22825   OR A1, A1, V0
9D006324  00B42821   ADDU A1, A1, S4
9D006328  30ADFFFF   ANDI T5, A1, -1
9D00632C  2DA20800   SLTIU V0, T5, 2048
9D006330  14401AA4   BNE V0, ZERO, 0x9D00CDC4
9D006334  26530002   ADDIU S3, S2, 2
9D006338  34088000   ORI T0, ZERO, -32768
9D00633C  01A8102B   SLTU V0, T5, T0
9D006340  10401BB8   BEQ V0, ZERO, .LBB4473, .LBB4474, .LBB4475
9D006344  000D1302   SRL V0, T5, 12
9D006348  8EA20040   LW V0, 64(S5)
9D00634C  8C440000   LW A0, 0(V0)
9D006350  5091000D   BEQL A0, S1, 0x9D006388
9D006354  000D1302   SRL V0, T5, 12
9D006358  01A4202B   SLTU A0, T5, A0
9D00635C  54800006   BNEL A0, ZERO, 0x9D006378
9D006360  2442000C   ADDIU V0, V0, 12
9D006364  8C440004   LW A0, 4(V0)
9D006368  008D202B   SLTU A0, A0, T5
9D00636C  50801FB9   BEQL A0, ZERO, 0x9D00E254
9D006370  8C420008   LW V0, 8(V0)
9D006374  2442000C   ADDIU V0, V0, 12
9D006378  8C440000   LW A0, 0(V0)
9D00637C  1491FFF7   BNE A0, S1, 0x9D00635C
9D006380  01A4202B   SLTU A0, T5, A0
9D006384  000D1302   SRL V0, T5, 12
9D006388  00021080   SLL V0, V0, 2
9D00638C  02021021   ADDU V0, S0, V0
9D006390  8C440000   LW A0, 0(V0)
9D006394  30A20FFF   ANDI V0, A1, 4095
9D006398  00821021   ADDU V0, A0, V0
9D00639C  90420000   LBU V0, 0(V0)
9D0063A0  8E070044   LW A3, 68(S0)
9D0063A4  24420001   ADDIU V0, V0, 1
9D0063A8  304F00FF   ANDI T7, V0, 255
9D0063AC  8CE20000   LW V0, 0(A3)
9D0063B0  5051000D   BEQL V0, S1, 0x9D0063E8
9D0063B4  000D1302   SRL V0, T5, 12
9D0063B8  01A2102B   SLTU V0, T5, V0
9D0063BC  54400006   BNEL V0, ZERO, 0x9D0063D8
9D0063C0  24E7000C   ADDIU A3, A3, 12
9D0063C4  8CE20004   LW V0, 4(A3)
9D0063C8  004D102B   SLTU V0, V0, T5
9D0063CC  50401EDB   BEQL V0, ZERO, 0x9D00DF3C
9D0063D0  8CE20008   LW V0, 8(A3)
9D0063D4  24E7000C   ADDIU A3, A3, 12
9D0063D8  8CE20000   LW V0, 0(A3)
9D0063DC  1451FFF7   BNE V0, S1, 0x9D0063BC
9D0063E0  01A2102B   SLTU V0, T5, V0
9D0063E4  000D1302   SRL V0, T5, 12
9D0063E8  00021080   SLL V0, V0, 2
9D0063EC  02021021   ADDU V0, S0, V0
9D0063F0  8C420000   LW V0, 0(V0)
9D0063F4  30A50FFF   ANDI A1, A1, 4095
9D0063F8  00451021   ADDU V0, V0, A1
9D0063FC  A04F0000   SB T7, 0(V0)
9D006400  39220001   XORI V0, T1, 1
9D006404  006F2023   SUBU A0, V1, T7
9D006408  304200FF   ANDI V0, V0, 255
9D00640C  00822023   SUBU A0, A0, V0
9D006410  8E050054   LW A1, 84(S0)
9D006414  308200FF   ANDI V0, A0, 255
9D006418  01E36826   XOR T5, T7, V1
9D00641C  7C0D3004   INS T5, ZERO, 0, 7
9D006420  00431826   XOR V1, V0, V1
9D006424  01A36824   AND T5, T5, V1
9D006428  38840100   XORI A0, A0, 256
9D00642C  8F83807C   LW V1, -32644(GP)
9D006430  2463FFF9   ADDIU V1, V1, -7
9D006434  24AF0007   ADDIU T7, A1, 7
9D006438  31AD00FF   ANDI T5, T5, 255
9D00643C  7C890200   EXT T1, A0, 8, 1
9D006440  AF83807C   SW V1, -32644(GP)
9D006444  18602671   BLEZ V1, 0x9D00FE0C
9D006448  AE0F0054   SW T7, 84(S0)
9D00644C  00131B02   SRL V1, S3, 12
9D006450  00031880   SLL V1, V1, 2
9D006454  00751821   ADDU V1, V1, S5
9D006458  8C640000   LW A0, 0(V1)
9D00645C  32730FFF   ANDI S3, S3, 4095
9D006460  00401821   ADDU V1, V0, ZERO
9D006464  00932021   ADDU A0, A0, S3
9D006468  90840000   LBU A0, 0(A0)
9D00646C  26520003   ADDIU S2, S2, 3
9D006470  00042080   SLL A0, A0, 2
9D006474  02E42021   ADDU A0, S7, A0
9D006478  8C840000   LW A0, 0(A0)
9D00647C  00800008   JR A0
9D006480  00403821   ADDU A3, V0, ZERO
9D006484  00121302   SRL V0, S2, 12
9D006488  00021080   SLL V0, V0, 2
9D00648C  02021021   ADDU V0, S0, V0
9D006490  8C420000   LW V0, 0(V0)
9D006494  26450001   ADDIU A1, S2, 1
9D006498  30A50FFF   ANDI A1, A1, 4095
9D00649C  00452821   ADDU A1, V0, A1
9D0064A0  32440FFF   ANDI A0, S2, 4095
9D0064A4  90A70000   LBU A3, 0(A1)
9D0064A8  00441021   ADDU V0, V0, A0
9D0064AC  90420000   LBU V0, 0(V0)
9D0064B0  00073A00   SLL A3, A3, 8
9D0064B4  00E23825   OR A3, A3, V0
9D0064B8  00EA3821   ADDU A3, A3, T2
9D0064BC  30E4FFFF   ANDI A0, A3, -1
9D0064C0  308200FF   ANDI V0, A0, 255
9D0064C4  004A102B   SLTU V0, V0, T2
9D0064C8  10400007   BEQ V0, ZERO, .LBB4495
9D0064CC  26530002   ADDIU S3, S2, 2
9D0064D0  8EA20054   LW V0, 84(S5)
9D0064D4  8F85807C   LW A1, -32644(GP)
9D0064D8  24A5FFFF   ADDIU A1, A1, -1
9D0064DC  24420001   ADDIU V0, V0, 1
9D0064E0  AF85807C   SW A1, -32644(GP)
9D0064E4  AEA20054   SW V0, 84(S5)
9D0064E8  2C820800   SLTIU V0, A0, 2048
9D0064EC  1440196F   BNE V0, ZERO, 0x9D00CAAC
9D0064F0  340E8000   ORI T6, ZERO, -32768
9D0064F4  008E102B   SLTU V0, A0, T6
9D0064F8  10400011   BEQ V0, ZERO, 0x9D006540
9D0064FC  00041302   SRL V0, A0, 12
9D006500  8E020040   LW V0, 64(S0)
9D006504  8C450000   LW A1, 0(V0)
9D006508  50B1000D   BEQL A1, S1, 0x9D006540
9D00650C  00041302   SRL V0, A0, 12
9D006510  0085282B   SLTU A1, A0, A1
9D006514  54A00006   BNEL A1, ZERO, 0x9D006530
9D006518  2442000C   ADDIU V0, V0, 12
9D00651C  8C450004   LW A1, 4(V0)
9D006520  00A4282B   SLTU A1, A1, A0
9D006524  50A01F62   BEQL A1, ZERO, 0x9D00E2B0
9D006528  8C420008   LW V0, 8(V0)
9D00652C  2442000C   ADDIU V0, V0, 12
9D006530  8C450000   LW A1, 0(V0)
9D006534  14B1FFF7   BNE A1, S1, 0x9D006514
9D006538  0085282B   SLTU A1, A0, A1
9D00653C  00041302   SRL V0, A0, 12
9D006540  00021080   SLL V0, V0, 2
9D006544  02021021   ADDU V0, S0, V0
9D006548  8C420000   LW V0, 0(V0)
9D00654C  30E70FFF   ANDI A3, A3, 4095
9D006550  00471021   ADDU V0, V0, A3
9D006554  90440000   LBU A0, 0(V0)
9D006558  39220001   XORI V0, T1, 1
9D00655C  00642823   SUBU A1, V1, A0
9D006560  304200FF   ANDI V0, V0, 255
9D006564  00A22823   SUBU A1, A1, V0
9D006568  8E0F0054   LW T7, 84(S0)
9D00656C  30A200FF   ANDI V0, A1, 255
9D006570  00832026   XOR A0, A0, V1
9D006574  2406FF80   ADDIU A2, ZERO, -128
9D006578  00866824   AND T5, A0, A2
9D00657C  00431826   XOR V1, V0, V1
9D006580  01A36824   AND T5, T5, V1
9D006584  38A50100   XORI A1, A1, 256
9D006588  8F83807C   LW V1, -32644(GP)
9D00658C  2463FFFC   ADDIU V1, V1, -4
9D006590  25EF0004   ADDIU T7, T7, 4
9D006594  31AD00FF   ANDI T5, T5, 255
9D006598  7CA90200   EXT T1, A1, 8, 1
9D00659C  AF83807C   SW V1, -32644(GP)
9D0065A0  18602785   BLEZ V1, 0x9D0103B8
9D0065A4  AE0F0054   SW T7, 84(S0)
9D0065A8  00131B02   SRL V1, S3, 12
9D0065AC  00031880   SLL V1, V1, 2
9D0065B0  00751821   ADDU V1, V1, S5
9D0065B4  8C640000   LW A0, 0(V1)
9D0065B8  32730FFF   ANDI S3, S3, 4095
9D0065BC  00401821   ADDU V1, V0, ZERO
9D0065C0  00932021   ADDU A0, A0, S3
9D0065C4  90840000   LBU A0, 0(A0)
9D0065C8  26520003   ADDIU S2, S2, 3
9D0065CC  00042080   SLL A0, A0, 2
9D0065D0  02E42021   ADDU A0, S7, A0
9D0065D4  8C840000   LW A0, 0(A0)
9D0065D8  00800008   JR A0
9D0065DC  00403821   ADDU A3, V0, ZERO
9D0065E0  00121302   SRL V0, S2, 12
9D0065E4  00021080   SLL V0, V0, 2
9D0065E8  02021021   ADDU V0, S0, V0
9D0065EC  8C440000   LW A0, 0(V0)
9D0065F0  32420FFF   ANDI V0, S2, 4095
9D0065F4  00821021   ADDU V0, A0, V0
9D0065F8  90420000   LBU V0, 0(V0)
9D0065FC  8E0F0054   LW T7, 84(S0)
9D006600  01421021   ADDU V0, T2, V0
9D006604  304200FF   ANDI V0, V0, 255
9D006608  8F848078   LW A0, -32648(GP)
9D00660C  00821021   ADDU V0, A0, V0
9D006610  90420000   LBU V0, 0(V0)
9D006614  8F84807C   LW A0, -32644(GP)
9D006618  2484FFFC   ADDIU A0, A0, -4
9D00661C  25EF0004   ADDIU T7, T7, 4
9D006620  26530001   ADDIU S3, S2, 1
9D006624  00431024   AND V0, V0, V1
9D006628  AF84807C   SW A0, -32644(GP)
9D00662C  18802807   BLEZ A0, 0x9D01064C
9D006630  AE0F0054   SW T7, 84(S0)
9D006634  00131B02   SRL V1, S3, 12
9D006638  00031880   SLL V1, V1, 2
9D00663C  00751821   ADDU V1, V1, S5
9D006640  8C640000   LW A0, 0(V1)
9D006644  32730FFF   ANDI S3, S3, 4095
9D006648  00401821   ADDU V1, V0, ZERO
9D00664C  00932021   ADDU A0, A0, S3
9D006650  90840000   LBU A0, 0(A0)
9D006654  26520002   ADDIU S2, S2, 2
9D006658  00042080   SLL A0, A0, 2
9D00665C  02E42021   ADDU A0, S7, A0
9D006660  8C840000   LW A0, 0(A0)
9D006664  00800008   JR A0
9D006668  00403821   ADDU A3, V0, ZERO
9D00666C  00121302   SRL V0, S2, 12
9D006670  00021080   SLL V0, V0, 2
9D006674  02021021   ADDU V0, S0, V0
9D006678  8C440000   LW A0, 0(V0)
9D00667C  32420FFF   ANDI V0, S2, 4095
9D006680  00821021   ADDU V0, A0, V0
9D006684  90420000   LBU V0, 0(V0)
9D006688  8E0F0054   LW T7, 84(S0)
9D00668C  01421021   ADDU V0, T2, V0
9D006690  304200FF   ANDI V0, V0, 255
9D006694  8F858078   LW A1, -32648(GP)
9D006698  00A22821   ADDU A1, A1, V0
9D00669C  90A70000   LBU A3, 0(A1)
9D0066A0  8F84807C   LW A0, -32644(GP)
9D0066A4  2484FFFA   ADDIU A0, A0, -6
9D0066A8  25EF0006   ADDIU T7, T7, 6
9D0066AC  00071040   SLL V0, A3, 1
9D0066B0  00491025   OR V0, V0, T1
9D0066B4  304200FF   ANDI V0, V0, 255
9D0066B8  26530001   ADDIU S3, S2, 1
9D0066BC  000749C2   SRL T1, A3, 7
9D0066C0  A0A20000   SB V0, 0(A1)
9D0066C4  AF84807C   SW A0, -32644(GP)
9D0066C8  1880242D   BLEZ A0, 0x9D00F780
9D0066CC  AE0F0054   SW T7, 84(S0)
9D0066D0  00132302   SRL A0, S3, 12
9D0066D4  00042080   SLL A0, A0, 2
9D0066D8  00952021   ADDU A0, A0, S5
9D0066DC  8C840000   LW A0, 0(A0)
9D0066E0  32730FFF   ANDI S3, S3, 4095
9D0066E4  26520002   ADDIU S2, S2, 2
9D0066E8  00932021   ADDU A0, A0, S3
9D0066EC  90840000   LBU A0, 0(A0)
9D0066F0  00042080   SLL A0, A0, 2
9D0066F4  02E42021   ADDU A0, S7, A0
9D0066F8  8C840000   LW A0, 0(A0)
9D0066FC  00800008   JR A0
9D006700  00403821   ADDU A3, V0, ZERO
9D006704  00121302   SRL V0, S2, 12
9D006708  00021080   SLL V0, V0, 2
9D00670C  02021021   ADDU V0, S0, V0
9D006710  8C440000   LW A0, 0(V0)
9D006714  32420FFF   ANDI V0, S2, 4095
9D006718  00821021   ADDU V0, A0, V0
9D00671C  90420000   LBU V0, 0(V0)
9D006720  8E0F0054   LW T7, 84(S0)
9D006724  01421021   ADDU V0, T2, V0
9D006728  304200FF   ANDI V0, V0, 255
9D00672C  8F858078   LW A1, -32648(GP)
9D006730  00A22821   ADDU A1, A1, V0
9D006734  90A70000   LBU A3, 0(A1)
9D006738  8F84807C   LW A0, -32644(GP)
9D00673C  2484FFFA   ADDIU A0, A0, -6
9D006740  25EF0006   ADDIU T7, T7, 6
9D006744  00071040   SLL V0, A3, 1
9D006748  00491025   OR V0, V0, T1
9D00674C  304200FF   ANDI V0, V0, 255
9D006750  26530001   ADDIU S3, S2, 1
9D006754  000749C2   SRL T1, A3, 7
9D006758  A0A20000   SB V0, 0(A1)
9D00675C  00431024   AND V0, V0, V1
9D006760  AF84807C   SW A0, -32644(GP)
9D006764  188023D8   BLEZ A0, 0x9D00F6C8
9D006768  AE0F0054   SW T7, 84(S0)
9D00676C  00131B02   SRL V1, S3, 12
9D006770  00031880   SLL V1, V1, 2
9D006774  00751821   ADDU V1, V1, S5
9D006778  8C640000   LW A0, 0(V1)
9D00677C  32730FFF   ANDI S3, S3, 4095
9D006780  00401821   ADDU V1, V0, ZERO
9D006784  00932021   ADDU A0, A0, S3
9D006788  90840000   LBU A0, 0(A0)
9D00678C  26520002   ADDIU S2, S2, 2
9D006790  00042080   SLL A0, A0, 2
9D006794  02E42021   ADDU A0, S7, A0
9D006798  8C840000   LW A0, 0(A0)
9D00679C  00800008   JR A0
9D0067A0  00403821   ADDU A3, V0, ZERO
9D0067A4  00121302   SRL V0, S2, 12
9D0067A8  00021080   SLL V0, V0, 2
9D0067AC  02021021   ADDU V0, S0, V0
9D0067B0  8C420000   LW V0, 0(V0)
9D0067B4  26450001   ADDIU A1, S2, 1
9D0067B8  30A50FFF   ANDI A1, A1, 4095
9D0067BC  00452821   ADDU A1, V0, A1
9D0067C0  32440FFF   ANDI A0, S2, 4095
9D0067C4  90B80000   LBU T8, 0(A1)
9D0067C8  00441021   ADDU V0, V0, A0
9D0067CC  90420000   LBU V0, 0(V0)
9D0067D0  0018C200   SLL T8, T8, 8
9D0067D4  0302C025   OR T8, T8, V0
9D0067D8  0314C021   ADDU T8, T8, S4
9D0067DC  330FFFFF   ANDI T7, T8, -1
9D0067E0  2DE20800   SLTIU V0, T7, 2048
9D0067E4  1440196D   BNE V0, ZERO, 0x9D00CD9C
9D0067E8  26530002   ADDIU S3, S2, 2
9D0067EC  34048000   ORI A0, ZERO, -32768
9D0067F0  01E4102B   SLTU V0, T7, A0
9D0067F4  104019EA   BEQ V0, ZERO, .LBB4529, .LBB4530, .LBB4531
9D0067F8  000F1302   SRL V0, T7, 12
9D0067FC  8EA20040   LW V0, 64(S5)
9D006800  8C440000   LW A0, 0(V0)
9D006804  5091000D   BEQL A0, S1, 0x9D00683C
9D006808  000F1302   SRL V0, T7, 12
9D00680C  01E4202B   SLTU A0, T7, A0
9D006810  54800006   BNEL A0, ZERO, 0x9D00682C
9D006814  2442000C   ADDIU V0, V0, 12
9D006818  8C440004   LW A0, 4(V0)
9D00681C  008F202B   SLTU A0, A0, T7
9D006820  50801F62   BEQL A0, ZERO, 0x9D00E5AC
9D006824  8C420008   LW V0, 8(V0)
9D006828  2442000C   ADDIU V0, V0, 12
9D00682C  8C440000   LW A0, 0(V0)
9D006830  1491FFF7   BNE A0, S1, 0x9D006810
9D006834  01E4202B   SLTU A0, T7, A0
9D006838  000F1302   SRL V0, T7, 12
9D00683C  00021080   SLL V0, V0, 2
9D006840  02021021   ADDU V0, S0, V0
9D006844  8C440000   LW A0, 0(V0)
9D006848  33020FFF   ANDI V0, T8, 4095
9D00684C  00821021   ADDU V0, A0, V0
9D006850  90420000   LBU V0, 0(V0)
9D006854  8E070044   LW A3, 68(S0)
9D006858  00022042   SRL A0, V0, 1
9D00685C  000949C0   SLL T1, T1, 7
9D006860  8CED0000   LW T5, 0(A3)
9D006864  00892025   OR A0, A0, T1
9D006868  30490001   ANDI T1, V0, 1
9D00686C  11B1000C   BEQ T5, S1, .LBB4538, .LBB4539, .LBB4540
9D006870  308200FF   ANDI V0, A0, 255
9D006874  01ED682B   SLTU T5, T7, T5
9D006878  55A00006   BNEL T5, ZERO, 0x9D006894
9D00687C  24E7000C   ADDIU A3, A3, 12
9D006880  8CE40004   LW A0, 4(A3)
9D006884  008F202B   SLTU A0, A0, T7
9D006888  50801CD6   BEQL A0, ZERO, 0x9D00DBE4
9D00688C  8CE70008   LW A3, 8(A3)
9D006890  24E7000C   ADDIU A3, A3, 12
9D006894  8CED0000   LW T5, 0(A3)
9D006898  15B1FFF7   BNE T5, S1, 0x9D006878
9D00689C  01ED682B   SLTU T5, T7, T5
9D0068A0  000F2302   SRL A0, T7, 12
9D0068A4  00042080   SLL A0, A0, 2
9D0068A8  02042021   ADDU A0, S0, A0
9D0068AC  8C840000   LW A0, 0(A0)
9D0068B0  33180FFF   ANDI T8, T8, 4095
9D0068B4  00982021   ADDU A0, A0, T8
9D0068B8  A0820000   SB V0, 0(A0)
9D0068BC  00622021   ADDU A0, V1, V0
9D0068C0  00894821   ADDU T1, A0, T1
9D0068C4  8E0F0054   LW T7, 84(S0)
9D0068C8  00436826   XOR T5, V0, V1
9D0068CC  312200FF   ANDI V0, T1, 255
9D0068D0  000D6827   NOR T5, ZERO, T5
9D0068D4  7C0D3004   INS T5, ZERO, 0, 7
9D0068D8  00431826   XOR V1, V0, V1
9D0068DC  01A36824   AND T5, T5, V1
9D0068E0  8F83807C   LW V1, -32644(GP)
9D0068E4  2463FFF9   ADDIU V1, V1, -7
9D0068E8  25EF0007   ADDIU T7, T7, 7
9D0068EC  7D293A00   EXT T1, T1, 8, 8
9D0068F0  31AD00FF   ANDI T5, T5, 255
9D0068F4  AF83807C   SW V1, -32644(GP)
9D0068F8  18602243   BLEZ V1, 0x9D00F208
9D0068FC  AE0F0054   SW T7, 84(S0)
9D006900  00131B02   SRL V1, S3, 12
9D006904  00031880   SLL V1, V1, 2
9D006908  00751821   ADDU V1, V1, S5
9D00690C  8C640000   LW A0, 0(V1)
9D006910  32730FFF   ANDI S3, S3, 4095
9D006914  00401821   ADDU V1, V0, ZERO
9D006918  00932021   ADDU A0, A0, S3
9D00691C  90840000   LBU A0, 0(A0)
9D006920  26520003   ADDIU S2, S2, 3
9D006924  00042080   SLL A0, A0, 2
9D006928  02E42021   ADDU A0, S7, A0
9D00692C  8C840000   LW A0, 0(A0)
9D006930  00800008   JR A0
9D006934  00403821   ADDU A3, V0, ZERO
9D006938  0B400169   J 0x9D0005A4
9D00693C  8E0F0054   LW T7, 84(S0)
9D006940  0B400169   J 0x9D0005A4
9D006944  8E0F0054   LW T7, 84(S0)
9D006948  0B400169   J 0x9D0005A4
9D00694C  8E0F0054   LW T7, 84(S0)
9D006950  0B400169   J 0x9D0005A4
9D006954  8E0F0054   LW T7, 84(S0)
9D006958  0B400169   J 0x9D0005A4
9D00695C  8E0F0054   LW T7, 84(S0)
9D006960  0B400169   J 0x9D0005A4
9D006964  8E0F0054   LW T7, 84(S0)
9D006968  00121302   SRL V0, S2, 12
9D00696C  00021080   SLL V0, V0, 2
9D006970  02021021   ADDU V0, S0, V0
9D006974  8C450000   LW A1, 0(V0)
9D006978  32420FFF   ANDI V0, S2, 4095
9D00697C  8F848078   LW A0, -32648(GP)
9D006980  00A21021   ADDU V0, A1, V0
9D006984  90420000   LBU V0, 0(V0)
9D006988  01421021   ADDU V0, T2, V0
9D00698C  304200FF   ANDI V0, V0, 255
9D006990  00821021   ADDU V0, A0, V0
9D006994  904F0001   LBU T7, 1(V0)
9D006998  90420000   LBU V0, 0(V0)
9D00699C  000F7A00   SLL T7, T7, 8
9D0069A0  01E27825   OR T7, T7, V0
9D0069A4  2DE20800   SLTIU V0, T7, 2048
9D0069A8  14401805   BNE V0, ZERO, 0x9D00C9C0
9D0069AC  26530001   ADDIU S3, S2, 1
9D0069B0  34088000   ORI T0, ZERO, -32768
9D0069B4  01E8102B   SLTU V0, T7, T0
9D0069B8  10401A9F   BEQ V0, ZERO, .LBB4563, .LBB4564, .LBB4565
9D0069BC  000F1302   SRL V0, T7, 12
9D0069C0  8EA20040   LW V0, 64(S5)
9D0069C4  8C440000   LW A0, 0(V0)
9D0069C8  5091000D   BEQL A0, S1, 0x9D006A00
9D0069CC  000F1302   SRL V0, T7, 12
9D0069D0  01E4202B   SLTU A0, T7, A0
9D0069D4  54800006   BNEL A0, ZERO, 0x9D0069F0
9D0069D8  2442000C   ADDIU V0, V0, 12
9D0069DC  8C440004   LW A0, 4(V0)
9D0069E0  008F202B   SLTU A0, A0, T7
9D0069E4  508021DC   BEQL A0, ZERO, 0x9D00F158
9D0069E8  8C420008   LW V0, 8(V0)
9D0069EC  2442000C   ADDIU V0, V0, 12
9D0069F0  8C440000   LW A0, 0(V0)
9D0069F4  1491FFF7   BNE A0, S1, 0x9D0069D4
9D0069F8  01E4202B   SLTU A0, T7, A0
9D0069FC  000F1302   SRL V0, T7, 12
9D006A00  00021080   SLL V0, V0, 2
9D006A04  02021021   ADDU V0, S0, V0
9D006A08  8C440000   LW A0, 0(V0)
9D006A0C  31E20FFF   ANDI V0, T7, 4095
9D006A10  00821021   ADDU V0, A0, V0
9D006A14  90420000   LBU V0, 0(V0)
9D006A18  8E070044   LW A3, 68(S0)
9D006A1C  0002C040   SLL T8, V0, 1
9D006A20  7C4939C0   EXT T1, V0, 7, 8
9D006A24  8CE20000   LW V0, 0(A3)
9D006A28  1051000C   BEQ V0, S1, .LBB4572, .LBB4573, .LBB4574
9D006A2C  331800FF   ANDI T8, T8, 255
9D006A30  01E2102B   SLTU V0, T7, V0
9D006A34  54400006   BNEL V0, ZERO, 0x9D006A50
9D006A38  24E7000C   ADDIU A3, A3, 12
9D006A3C  8CE20004   LW V0, 4(A3)
9D006A40  004F102B   SLTU V0, V0, T7
9D006A44  50401C73   BEQL V0, ZERO, 0x9D00DC14
9D006A48  8CE20008   LW V0, 8(A3)
9D006A4C  24E7000C   ADDIU A3, A3, 12
9D006A50  8CE20000   LW V0, 0(A3)
9D006A54  1451FFF7   BNE V0, S1, 0x9D006A34
9D006A58  01E2102B   SLTU V0, T7, V0
9D006A5C  000F1302   SRL V0, T7, 12
9D006A60  00021080   SLL V0, V0, 2
9D006A64  02021021   ADDU V0, S0, V0
9D006A68  8C420000   LW V0, 0(V0)
9D006A6C  31EF0FFF   ANDI T7, T7, 4095
9D006A70  004F1021   ADDU V0, V0, T7
9D006A74  A0580000   SB T8, 0(V0)
9D006A78  8E0F0054   LW T7, 84(S0)
9D006A7C  03031025   OR V0, T8, V1
9D006A80  8F84807C   LW A0, -32644(GP)
9D006A84  2484FFF8   ADDIU A0, A0, -8
9D006A88  25EF0008   ADDIU T7, T7, 8
9D006A8C  304200FF   ANDI V0, V0, 255
9D006A90  AF84807C   SW A0, -32644(GP)
9D006A94  1880226A   BLEZ A0, 0x9D00F440
9D006A98  AE0F0054   SW T7, 84(S0)
9D006A9C  00131B02   SRL V1, S3, 12
9D006AA0  00031880   SLL V1, V1, 2
9D006AA4  00751821   ADDU V1, V1, S5
9D006AA8  8C640000   LW A0, 0(V1)
9D006AAC  32730FFF   ANDI S3, S3, 4095
9D006AB0  00401821   ADDU V1, V0, ZERO
9D006AB4  00932021   ADDU A0, A0, S3
9D006AB8  90840000   LBU A0, 0(A0)
9D006ABC  26520002   ADDIU S2, S2, 2
9D006AC0  00042080   SLL A0, A0, 2
9D006AC4  02E42021   ADDU A0, S7, A0
9D006AC8  8C840000   LW A0, 0(A0)
9D006ACC  00800008   JR A0
9D006AD0  00403821   ADDU A3, V0, ZERO
9D006AD4  7C09CC20   SEB T9, T1
9D006AD8  2408FF80   ADDIU T0, ZERO, -128
9D006ADC  00482024   AND A0, V0, T0
9D006AE0  7C042420   SEB A0, A0
9D006AE4  24050040   ADDIU A1, ZERO, 64
9D006AE8  37330030   ORI S3, T9, 48
9D006AEC  000D280A   MOVZ A1, ZERO, T5
9D006AF0  24180010   ADDIU T8, ZERO, 16
9D006AF4  00939825   OR S3, A0, S3
9D006AF8  8FAB0018   LW T3, 24(SP)
9D006AFC  000BC00A   MOVZ T8, ZERO, T3
9D006B00  240F0008   ADDIU T7, ZERO, 8
9D006B04  00B39825   OR S3, A1, S3
9D006B08  8E060054   LW A2, 84(S0)
9D006B0C  8FAE0014   LW T6, 20(SP)
9D006B10  000E780A   MOVZ T7, ZERO, T6
9D006B14  24050004   ADDIU A1, ZERO, 4
9D006B18  0313C025   OR T8, T8, S3
9D006B1C  001E280A   MOVZ A1, ZERO, FP
9D006B20  01F8C025   OR T8, T7, T8
9D006B24  240F0002   ADDIU T7, ZERO, 2
9D006B28  0007780B   MOVN T7, ZERO, A3
9D006B2C  00B82825   OR A1, A1, T8
9D006B30  26D3FFFF   ADDIU S3, S6, -1
9D006B34  8F988074   LW T8, -32652(GP)
9D006B38  0316C021   ADDU T8, T8, S6
9D006B3C  01E56025   OR T4, T7, A1
9D006B40  8F85807C   LW A1, -32644(GP)
9D006B44  24A5FFFD   ADDIU A1, A1, -3
9D006B48  24CF0003   ADDIU T7, A2, 3
9D006B4C  327300FF   ANDI S3, S3, 255
9D006B50  A30C0000   SB T4, 0(T8)
9D006B54  AF85807C   SW A1, -32644(GP)
9D006B58  18A021C8   BLEZ A1, 0x9D00F27C
9D006B5C  AE0F0054   SW T7, 84(S0)
9D006B60  00122302   SRL A0, S2, 12
9D006B64  00042080   SLL A0, A0, 2
9D006B68  00952021   ADDU A0, A0, S5
9D006B6C  8C850000   LW A1, 0(A0)
9D006B70  32440FFF   ANDI A0, S2, 4095
9D006B74  0260B021   ADDU S6, S3, ZERO
9D006B78  00A42021   ADDU A0, A1, A0
9D006B7C  90840000   LBU A0, 0(A0)
9D006B80  00042080   SLL A0, A0, 2
9D006B84  02E42021   ADDU A0, S7, A0
9D006B88  8C840000   LW A0, 0(A0)
9D006B8C  00800008   JR A0
9D006B90  26520001   ADDIU S2, S2, 1
9D006B94  00121302   SRL V0, S2, 12
9D006B98  00021080   SLL V0, V0, 2
9D006B9C  02021021   ADDU V0, S0, V0
9D006BA0  8C440000   LW A0, 0(V0)
9D006BA4  32420FFF   ANDI V0, S2, 4095
9D006BA8  00821021   ADDU V0, A0, V0
9D006BAC  8E0F0054   LW T7, 84(S0)
9D006BB0  90420000   LBU V0, 0(V0)
9D006BB4  8F84807C   LW A0, -32644(GP)
9D006BB8  2484FFFE   ADDIU A0, A0, -2
9D006BBC  25EF0002   ADDIU T7, T7, 2
9D006BC0  00621025   OR V0, V1, V0
9D006BC4  26530001   ADDIU S3, S2, 1
9D006BC8  304200FF   ANDI V0, V0, 255
9D006BCC  AF84807C   SW A0, -32644(GP)
9D006BD0  18802197   BLEZ A0, 0x9D00F230
9D006BD4  AE0F0054   SW T7, 84(S0)
9D006BD8  00131B02   SRL V1, S3, 12
9D006BDC  00031880   SLL V1, V1, 2
9D006BE0  00751821   ADDU V1, V1, S5
9D006BE4  8C640000   LW A0, 0(V1)
9D006BE8  32730FFF   ANDI S3, S3, 4095
9D006BEC  00401821   ADDU V1, V0, ZERO
9D006BF0  00932021   ADDU A0, A0, S3
9D006BF4  90840000   LBU A0, 0(A0)
9D006BF8  26520002   ADDIU S2, S2, 2
9D006BFC  00042080   SLL A0, A0, 2
9D006C00  02E42021   ADDU A0, S7, A0
9D006C04  8C840000   LW A0, 0(A0)
9D006C08  00800008   JR A0
9D006C0C  00403821   ADDU A3, V0, ZERO
9D006C10  8E0F0054   LW T7, 84(S0)
9D006C14  00031040   SLL V0, V1, 1
9D006C18  8F84807C   LW A0, -32644(GP)
9D006C1C  2484FFFE   ADDIU A0, A0, -2
9D006C20  25EF0002   ADDIU T7, T7, 2
9D006C24  7C6939C0   EXT T1, V1, 7, 8
9D006C28  304200FF   ANDI V0, V0, 255
9D006C2C  AF84807C   SW A0, -32644(GP)
9D006C30  18802198   BLEZ A0, 0x9D00F294
9D006C34  AE0F0054   SW T7, 84(S0)
9D006C38  00121B02   SRL V1, S2, 12
9D006C3C  00031880   SLL V1, V1, 2
9D006C40  00751821   ADDU V1, V1, S5
9D006C44  8C650000   LW A1, 0(V1)
9D006C48  32440FFF   ANDI A0, S2, 4095
9D006C4C  00401821   ADDU V1, V0, ZERO
9D006C50  00A42021   ADDU A0, A1, A0
9D006C54  90840000   LBU A0, 0(A0)
9D006C58  26520001   ADDIU S2, S2, 1
9D006C5C  00042080   SLL A0, A0, 2
9D006C60  02E42021   ADDU A0, S7, A0
9D006C64  8C840000   LW A0, 0(A0)
9D006C68  00800008   JR A0
9D006C6C  00403821   ADDU A3, V0, ZERO
9D006C70  00121302   SRL V0, S2, 12
9D006C74  00021080   SLL V0, V0, 2
9D006C78  02021021   ADDU V0, S0, V0
9D006C7C  8C440000   LW A0, 0(V0)
9D006C80  32420FFF   ANDI V0, S2, 4095
9D006C84  00821021   ADDU V0, A0, V0
9D006C88  90420000   LBU V0, 0(V0)
9D006C8C  8E0F0054   LW T7, 84(S0)
9D006C90  8F858078   LW A1, -32648(GP)
9D006C94  00A22821   ADDU A1, A1, V0
9D006C98  90A90000   LBU T1, 0(A1)
9D006C9C  8F84807C   LW A0, -32644(GP)
9D006CA0  2484FFFB   ADDIU A0, A0, -5
9D006CA4  25EF0005   ADDIU T7, T7, 5
9D006CA8  00091040   SLL V0, T1, 1
9D006CAC  304200FF   ANDI V0, V0, 255
9D006CB0  26530001   ADDIU S3, S2, 1
9D006CB4  000949C2   SRL T1, T1, 7
9D006CB8  A0A20000   SB V0, 0(A1)
9D006CBC  AF84807C   SW A0, -32644(GP)
9D006CC0  18802165   BLEZ A0, 0x9D00F258
9D006CC4  AE0F0054   SW T7, 84(S0)
9D006CC8  00132302   SRL A0, S3, 12
9D006CCC  00042080   SLL A0, A0, 2
9D006CD0  00952021   ADDU A0, A0, S5
9D006CD4  8C840000   LW A0, 0(A0)
9D006CD8  32730FFF   ANDI S3, S3, 4095
9D006CDC  26520002   ADDIU S2, S2, 2
9D006CE0  00932021   ADDU A0, A0, S3
9D006CE4  90840000   LBU A0, 0(A0)
9D006CE8  00042080   SLL A0, A0, 2
9D006CEC  02E42021   ADDU A0, S7, A0
9D006CF0  8C840000   LW A0, 0(A0)
9D006CF4  00800008   JR A0
9D006CF8  00403821   ADDU A3, V0, ZERO
9D006CFC  00122302   SRL A0, S2, 12
9D006D00  00042080   SLL A0, A0, 2
9D006D04  02042021   ADDU A0, S0, A0
9D006D08  8C850000   LW A1, 0(A0)
9D006D0C  32440FFF   ANDI A0, S2, 4095
9D006D10  8E0F0054   LW T7, 84(S0)
9D006D14  00A42021   ADDU A0, A1, A0
9D006D18  90870000   LBU A3, 0(A0)
9D006D1C  8F84807C   LW A0, -32644(GP)
9D006D20  2484FFFE   ADDIU A0, A0, -2
9D006D24  25EF0002   ADDIU T7, T7, 2
9D006D28  26530001   ADDIU S3, S2, 1
9D006D2C  00673824   AND A3, V1, A3
9D006D30  7C4939C0   EXT T1, V0, 7, 8
9D006D34  AF84807C   SW A0, -32644(GP)
9D006D38  18802168   BLEZ A0, 0x9D00F2DC
9D006D3C  AE0F0054   SW T7, 84(S0)
9D006D40  00131302   SRL V0, S3, 12
9D006D44  00021080   SLL V0, V0, 2
9D006D48  00551021   ADDU V0, V0, S5
9D006D4C  8C420000   LW V0, 0(V0)
9D006D50  32730FFF   ANDI S3, S3, 4095
9D006D54  00E01821   ADDU V1, A3, ZERO
9D006D58  00531021   ADDU V0, V0, S3
9D006D5C  90440000   LBU A0, 0(V0)
9D006D60  26520002   ADDIU S2, S2, 2
9D006D64  00042080   SLL A0, A0, 2
9D006D68  02E42021   ADDU A0, S7, A0
9D006D6C  8C840000   LW A0, 0(A0)
9D006D70  00800008   JR A0
9D006D74  00E01021   ADDU V0, A3, ZERO
9D006D78  0B400169   J 0x9D0005A4
9D006D7C  8E0F0054   LW T7, 84(S0)
9D006D80  00121302   SRL V0, S2, 12
9D006D84  00021080   SLL V0, V0, 2
9D006D88  02021021   ADDU V0, S0, V0
9D006D8C  8C440000   LW A0, 0(V0)
9D006D90  32420FFF   ANDI V0, S2, 4095
9D006D94  00821021   ADDU V0, A0, V0
9D006D98  90420000   LBU V0, 0(V0)
9D006D9C  8E0F0054   LW T7, 84(S0)
9D006DA0  8F858078   LW A1, -32648(GP)
9D006DA4  00A22821   ADDU A1, A1, V0
9D006DA8  90A90000   LBU T1, 0(A1)
9D006DAC  8F84807C   LW A0, -32644(GP)
9D006DB0  2484FFFB   ADDIU A0, A0, -5
9D006DB4  25EF0005   ADDIU T7, T7, 5
9D006DB8  00093840   SLL A3, T1, 1
9D006DBC  30E700FF   ANDI A3, A3, 255
9D006DC0  00E31025   OR V0, A3, V1
9D006DC4  26530001   ADDIU S3, S2, 1
9D006DC8  000949C2   SRL T1, T1, 7
9D006DCC  A0A70000   SB A3, 0(A1)
9D006DD0  304200FF   ANDI V0, V0, 255
9D006DD4  AF84807C   SW A0, -32644(GP)
9D006DD8  18802154   BLEZ A0, 0x9D00F32C
9D006DDC  AE0F0054   SW T7, 84(S0)
9D006DE0  00131B02   SRL V1, S3, 12
9D006DE4  00031880   SLL V1, V1, 2
9D006DE8  00751821   ADDU V1, V1, S5
9D006DEC  8C640000   LW A0, 0(V1)
9D006DF0  32730FFF   ANDI S3, S3, 4095
9D006DF4  00401821   ADDU V1, V0, ZERO
9D006DF8  00932021   ADDU A0, A0, S3
9D006DFC  90840000   LBU A0, 0(A0)
9D006E00  26520002   ADDIU S2, S2, 2
9D006E04  00042080   SLL A0, A0, 2
9D006E08  02E42021   ADDU A0, S7, A0
9D006E0C  8C840000   LW A0, 0(A0)
9D006E10  00800008   JR A0
9D006E14  00403821   ADDU A3, V0, ZERO
9D006E18  8E0F0054   LW T7, 84(S0)
9D006E1C  8F84807C   LW A0, -32644(GP)
9D006E20  2484FFFE   ADDIU A0, A0, -2
9D006E24  25EF0002   ADDIU T7, T7, 2
9D006E28  AF84807C   SW A0, -32644(GP)
9D006E2C  1880216D   BLEZ A0, 0x9D00F3E4
9D006E30  AE0F0054   SW T7, 84(S0)
9D006E34  00122302   SRL A0, S2, 12
9D006E38  00042080   SLL A0, A0, 2
9D006E3C  00952021   ADDU A0, A0, S5
9D006E40  8C850000   LW A1, 0(A0)
9D006E44  32440FFF   ANDI A0, S2, 4095
9D006E48  00004821   ADDU T1, ZERO, ZERO
9D006E4C  00A42021   ADDU A0, A1, A0
9D006E50  90840000   LBU A0, 0(A0)
9D006E54  00042080   SLL A0, A0, 2
9D006E58  02E42021   ADDU A0, S7, A0
9D006E5C  8C840000   LW A0, 0(A0)
9D006E60  00800008   JR A0
9D006E64  26520001   ADDIU S2, S2, 1
9D006E68  00121302   SRL V0, S2, 12
9D006E6C  00021080   SLL V0, V0, 2
9D006E70  02021021   ADDU V0, S0, V0
9D006E74  8C420000   LW V0, 0(V0)
9D006E78  26450001   ADDIU A1, S2, 1
9D006E7C  30A50FFF   ANDI A1, A1, 4095
9D006E80  00452821   ADDU A1, V0, A1
9D006E84  32440FFF   ANDI A0, S2, 4095
9D006E88  90AF0000   LBU T7, 0(A1)
9D006E8C  00441021   ADDU V0, V0, A0
9D006E90  90420000   LBU V0, 0(V0)
9D006E94  000F7A00   SLL T7, T7, 8
9D006E98  01E27825   OR T7, T7, V0
9D006E9C  2DE20800   SLTIU V0, T7, 2048
9D006EA0  144016BD   BNE V0, ZERO, 0x9D00C998
9D006EA4  26530002   ADDIU S3, S2, 2
9D006EA8  340E8000   ORI T6, ZERO, -32768
9D006EAC  01EE102B   SLTU V0, T7, T6
9D006EB0  10401968   BEQ V0, ZERO, .LBB4627, .LBB4628, .LBB4629
9D006EB4  000F1302   SRL V0, T7, 12
9D006EB8  8EA20040   LW V0, 64(S5)
9D006EBC  8C440000   LW A0, 0(V0)
9D006EC0  5091000D   BEQL A0, S1, 0x9D006EF8
9D006EC4  000F1302   SRL V0, T7, 12
9D006EC8  01E4202B   SLTU A0, T7, A0
9D006ECC  54800006   BNEL A0, ZERO, 0x9D006EE8
9D006ED0  2442000C   ADDIU V0, V0, 12
9D006ED4  8C440004   LW A0, 4(V0)
9D006ED8  008F202B   SLTU A0, A0, T7
9D006EDC  50802091   BEQL A0, ZERO, 0x9D00F124
9D006EE0  8C420008   LW V0, 8(V0)
9D006EE4  2442000C   ADDIU V0, V0, 12
9D006EE8  8C440000   LW A0, 0(V0)
9D006EEC  1491FFF7   BNE A0, S1, 0x9D006ECC
9D006EF0  01E4202B   SLTU A0, T7, A0
9D006EF4  000F1302   SRL V0, T7, 12
9D006EF8  00021080   SLL V0, V0, 2
9D006EFC  02021021   ADDU V0, S0, V0
9D006F00  8C440000   LW A0, 0(V0)
9D006F04  31E20FFF   ANDI V0, T7, 4095
9D006F08  00821021   ADDU V0, A0, V0
9D006F0C  90420000   LBU V0, 0(V0)
9D006F10  8E050044   LW A1, 68(S0)
9D006F14  000921C0   SLL A0, T1, 7
9D006F18  308400FF   ANDI A0, A0, 255
9D006F1C  8CA70000   LW A3, 0(A1)
9D006F20  7C583840   EXT T8, V0, 1, 8
9D006F24  30490001   ANDI T1, V0, 1
9D006F28  10F1000C   BEQ A3, S1, .LBB4636, .LBB4637, .LBB4638
9D006F2C  03041025   OR V0, T8, A0
9D006F30  01E7382B   SLTU A3, T7, A3
9D006F34  54E00006   BNEL A3, ZERO, 0x9D006F50
9D006F38  24A5000C   ADDIU A1, A1, 12
9D006F3C  8CA40004   LW A0, 4(A1)
9D006F40  008F202B   SLTU A0, A0, T7
9D006F44  50801BC7   BEQL A0, ZERO, 0x9D00DE64
9D006F48  8CA70008   LW A3, 8(A1)
9D006F4C  24A5000C   ADDIU A1, A1, 12
9D006F50  8CA70000   LW A3, 0(A1)
9D006F54  54F1FFF7   BNEL A3, S1, 0x9D006F34
9D006F58  01E7382B   SLTU A3, T7, A3
9D006F5C  000F2302   SRL A0, T7, 12
9D006F60  00042080   SLL A0, A0, 2
9D006F64  02042021   ADDU A0, S0, A0
9D006F68  8C840000   LW A0, 0(A0)
9D006F6C  31EF0FFF   ANDI T7, T7, 4095
9D006F70  008F2021   ADDU A0, A0, T7
9D006F74  A0820000   SB V0, 0(A0)
9D006F78  8E0F0054   LW T7, 84(S0)
9D006F7C  8F84807C   LW A0, -32644(GP)
9D006F80  2484FFFA   ADDIU A0, A0, -6
9D006F84  25EF0006   ADDIU T7, T7, 6
9D006F88  AF84807C   SW A0, -32644(GP)
9D006F8C  18802628   BLEZ A0, 0x9D010830
9D006F90  AE0F0054   SW T7, 84(S0)
9D006F94  00132302   SRL A0, S3, 12
9D006F98  00042080   SLL A0, A0, 2
9D006F9C  00952021   ADDU A0, A0, S5
9D006FA0  8C840000   LW A0, 0(A0)
9D006FA4  32730FFF   ANDI S3, S3, 4095
9D006FA8  26520003   ADDIU S2, S2, 3
9D006FAC  00932021   ADDU A0, A0, S3
9D006FB0  90840000   LBU A0, 0(A0)
9D006FB4  00042080   SLL A0, A0, 2
9D006FB8  02E42021   ADDU A0, S7, A0
9D006FBC  8C840000   LW A0, 0(A0)
9D006FC0  00800008   JR A0
9D006FC4  00403821   ADDU A3, V0, ZERO
9D006FC8  00121302   SRL V0, S2, 12
9D006FCC  00021080   SLL V0, V0, 2
9D006FD0  02021021   ADDU V0, S0, V0
9D006FD4  8C440000   LW A0, 0(V0)
9D006FD8  32420FFF   ANDI V0, S2, 4095
9D006FDC  00821021   ADDU V0, A0, V0
9D006FE0  90420000   LBU V0, 0(V0)
9D006FE4  8E0F0054   LW T7, 84(S0)
9D006FE8  01421021   ADDU V0, T2, V0
9D006FEC  304200FF   ANDI V0, V0, 255
9D006FF0  8F858078   LW A1, -32648(GP)
9D006FF4  00A22821   ADDU A1, A1, V0
9D006FF8  90A90000   LBU T1, 0(A1)
9D006FFC  8F84807C   LW A0, -32644(GP)
9D007000  2484FFFA   ADDIU A0, A0, -6
9D007004  25EF0006   ADDIU T7, T7, 6
9D007008  00091040   SLL V0, T1, 1
9D00700C  304200FF   ANDI V0, V0, 255
9D007010  26530001   ADDIU S3, S2, 1
9D007014  000949C2   SRL T1, T1, 7
9D007018  A0A20000   SB V0, 0(A1)
9D00701C  AF84807C   SW A0, -32644(GP)
9D007020  188022FD   BLEZ A0, 0x9D00FC18
9D007024  AE0F0054   SW T7, 84(S0)
9D007028  00132302   SRL A0, S3, 12
9D00702C  00042080   SLL A0, A0, 2
9D007030  00952021   ADDU A0, A0, S5
9D007034  8C840000   LW A0, 0(A0)
9D007038  32730FFF   ANDI S3, S3, 4095
9D00703C  26520002   ADDIU S2, S2, 2
9D007040  00932021   ADDU A0, A0, S3
9D007044  90840000   LBU A0, 0(A0)
9D007048  00042080   SLL A0, A0, 2
9D00704C  02E42021   ADDU A0, S7, A0
9D007050  8C840000   LW A0, 0(A0)
9D007054  00800008   JR A0
9D007058  00403821   ADDU A3, V0, ZERO
9D00705C  00121302   SRL V0, S2, 12
9D007060  00021080   SLL V0, V0, 2
9D007064  02021021   ADDU V0, S0, V0
9D007068  8C440000   LW A0, 0(V0)
9D00706C  32420FFF   ANDI V0, S2, 4095
9D007070  00821021   ADDU V0, A0, V0
9D007074  90420000   LBU V0, 0(V0)
9D007078  8E0F0054   LW T7, 84(S0)
9D00707C  01421021   ADDU V0, T2, V0
9D007080  304200FF   ANDI V0, V0, 255
9D007084  8F858078   LW A1, -32648(GP)
9D007088  00A22821   ADDU A1, A1, V0
9D00708C  90A90000   LBU T1, 0(A1)
9D007090  8F84807C   LW A0, -32644(GP)
9D007094  2484FFFA   ADDIU A0, A0, -6
9D007098  25EF0006   ADDIU T7, T7, 6
9D00709C  00093840   SLL A3, T1, 1
9D0070A0  30E700FF   ANDI A3, A3, 255
9D0070A4  00E31025   OR V0, A3, V1
9D0070A8  26530001   ADDIU S3, S2, 1
9D0070AC  000949C2   SRL T1, T1, 7
9D0070B0  A0A70000   SB A3, 0(A1)
9D0070B4  304200FF   ANDI V0, V0, 255
9D0070B8  AF84807C   SW A0, -32644(GP)
9D0070BC  188023A2   BLEZ A0, 0x9D00FF48
9D0070C0  AE0F0054   SW T7, 84(S0)
9D0070C4  00131B02   SRL V1, S3, 12
9D0070C8  00031880   SLL V1, V1, 2
9D0070CC  00751821   ADDU V1, V1, S5
9D0070D0  8C640000   LW A0, 0(V1)
9D0070D4  32730FFF   ANDI S3, S3, 4095
9D0070D8  00401821   ADDU V1, V0, ZERO
9D0070DC  00932021   ADDU A0, A0, S3
9D0070E0  90840000   LBU A0, 0(A0)
9D0070E4  26520002   ADDIU S2, S2, 2
9D0070E8  00042080   SLL A0, A0, 2
9D0070EC  02E42021   ADDU A0, S7, A0
9D0070F0  8C840000   LW A0, 0(A0)
9D0070F4  00800008   JR A0
9D0070F8  00403821   ADDU A3, V0, ZERO
9D0070FC  00121302   SRL V0, S2, 12
9D007100  00021080   SLL V0, V0, 2
9D007104  02021021   ADDU V0, S0, V0
9D007108  8C420000   LW V0, 0(V0)
9D00710C  26450001   ADDIU A1, S2, 1
9D007110  30A50FFF   ANDI A1, A1, 4095
9D007114  00452821   ADDU A1, V0, A1
9D007118  32440FFF   ANDI A0, S2, 4095
9D00711C  90A70000   LBU A3, 0(A1)
9D007120  00441021   ADDU V0, V0, A0
9D007124  90420000   LBU V0, 0(V0)
9D007128  00073A00   SLL A3, A3, 8
9D00712C  00E23825   OR A3, A3, V0
9D007130  00EA3821   ADDU A3, A3, T2
9D007134  30E4FFFF   ANDI A0, A3, -1
9D007138  308200FF   ANDI V0, A0, 255
9D00713C  004A102B   SLTU V0, V0, T2
9D007140  10400007   BEQ V0, ZERO, .LBB4663
9D007144  26530002   ADDIU S3, S2, 2
9D007148  8EA20054   LW V0, 84(S5)
9D00714C  8F85807C   LW A1, -32644(GP)
9D007150  24A5FFFF   ADDIU A1, A1, -1
9D007154  24420001   ADDIU V0, V0, 1
9D007158  AF85807C   SW A1, -32644(GP)
9D00715C  AEA20054   SW V0, 84(S5)
9D007160  2C820800   SLTIU V0, A0, 2048
9D007164  1440164A   BNE V0, ZERO, 0x9D00CA90
9D007168  8F828078   LW V0, -32648(GP)
9D00716C  34058000   ORI A1, ZERO, -32768
9D007170  0085102B   SLTU V0, A0, A1
9D007174  10400011   BEQ V0, ZERO, 0x9D0071BC
9D007178  00041302   SRL V0, A0, 12
9D00717C  8E020040   LW V0, 64(S0)
9D007180  8C450000   LW A1, 0(V0)
9D007184  50B1000D   BEQL A1, S1, 0x9D0071BC
9D007188  00041302   SRL V0, A0, 12
9D00718C  0085282B   SLTU A1, A0, A1
9D007190  54A00006   BNEL A1, ZERO, 0x9D0071AC
9D007194  2442000C   ADDIU V0, V0, 12
9D007198  8C450004   LW A1, 4(V0)
9D00719C  00A4282B   SLTU A1, A1, A0
9D0071A0  50A01F4B   BEQL A1, ZERO, 0x9D00EED0
9D0071A4  8C420008   LW V0, 8(V0)
9D0071A8  2442000C   ADDIU V0, V0, 12
9D0071AC  8C450000   LW A1, 0(V0)
9D0071B0  54B1FFF7   BNEL A1, S1, 0x9D007190
9D0071B4  0085282B   SLTU A1, A0, A1
9D0071B8  00041302   SRL V0, A0, 12
9D0071BC  00021080   SLL V0, V0, 2
9D0071C0  02021021   ADDU V0, S0, V0
9D0071C4  8C420000   LW V0, 0(V0)
9D0071C8  30E70FFF   ANDI A3, A3, 4095
9D0071CC  00471021   ADDU V0, V0, A3
9D0071D0  90420000   LBU V0, 0(V0)
9D0071D4  8E0F0054   LW T7, 84(S0)
9D0071D8  00431026   XOR V0, V0, V1
9D0071DC  8F84807C   LW A0, -32644(GP)
9D0071E0  2484FFFC   ADDIU A0, A0, -4
9D0071E4  25EF0004   ADDIU T7, T7, 4
9D0071E8  304200FF   ANDI V0, V0, 255
9D0071EC  AF84807C   SW A0, -32644(GP)
9D0071F0  1880245D   BLEZ A0, 0x9D010368
9D0071F4  AE0F0054   SW T7, 84(S0)
9D0071F8  00131B02   SRL V1, S3, 12
9D0071FC  00031880   SLL V1, V1, 2
9D007200  00751821   ADDU V1, V1, S5
9D007204  8C640000   LW A0, 0(V1)
9D007208  32730FFF   ANDI S3, S3, 4095
9D00720C  00401821   ADDU V1, V0, ZERO
9D007210  00932021   ADDU A0, A0, S3
9D007214  90840000   LBU A0, 0(A0)
9D007218  26520003   ADDIU S2, S2, 3
9D00721C  00042080   SLL A0, A0, 2
9D007220  02E42021   ADDU A0, S7, A0
9D007224  8C840000   LW A0, 0(A0)
9D007228  00800008   JR A0
9D00722C  00403821   ADDU A3, V0, ZERO
9D007230  0B4001E1   J 0x9D000784
9D007234  8E0F0054   LW T7, 84(S0)
9D007238  0B4001E1   J 0x9D000784
9D00723C  8E0F0054   LW T7, 84(S0)
9D007240  0B4001F4   J 0x9D0007D0
9D007244  8E0F0054   LW T7, 84(S0)
9D007248  0B400169   J 0x9D0005A4
9D00724C  8E0F0054   LW T7, 84(S0)
9D007250  0B400169   J 0x9D0005A4
9D007254  8E0F0054   LW T7, 84(S0)
9D007258  00121302   SRL V0, S2, 12
9D00725C  00021080   SLL V0, V0, 2
9D007260  02021021   ADDU V0, S0, V0
9D007264  8C420000   LW V0, 0(V0)
9D007268  26450001   ADDIU A1, S2, 1
9D00726C  30A50FFF   ANDI A1, A1, 4095
9D007270  00452821   ADDU A1, V0, A1
9D007274  32440FFF   ANDI A0, S2, 4095
9D007278  90A70000   LBU A3, 0(A1)
9D00727C  00441021   ADDU V0, V0, A0
9D007280  90420000   LBU V0, 0(V0)
9D007284  00073A00   SLL A3, A3, 8
9D007288  00E23825   OR A3, A3, V0
9D00728C  00F43821   ADDU A3, A3, S4
9D007290  30E4FFFF   ANDI A0, A3, -1
9D007294  308200FF   ANDI V0, A0, 255
9D007298  0054102B   SLTU V0, V0, S4
9D00729C  10400007   BEQ V0, ZERO, .LBB4675
9D0072A0  26530002   ADDIU S3, S2, 2
9D0072A4  8EA20054   LW V0, 84(S5)
9D0072A8  8F85807C   LW A1, -32644(GP)
9D0072AC  24A5FFFF   ADDIU A1, A1, -1
9D0072B0  24420001   ADDIU V0, V0, 1
9D0072B4  AF85807C   SW A1, -32644(GP)
9D0072B8  AEA20054   SW V0, 84(S5)
9D0072BC  2C820800   SLTIU V0, A0, 2048
9D0072C0  144015B1   BNE V0, ZERO, 0x9D00C988
9D0072C4  340E8000   ORI T6, ZERO, -32768
9D0072C8  008E102B   SLTU V0, A0, T6
9D0072CC  10400011   BEQ V0, ZERO, 0x9D007314
9D0072D0  00041302   SRL V0, A0, 12
9D0072D4  8E020040   LW V0, 64(S0)
9D0072D8  8C450000   LW A1, 0(V0)
9D0072DC  50B1000D   BEQL A1, S1, 0x9D007314
9D0072E0  00041302   SRL V0, A0, 12
9D0072E4  0085282B   SLTU A1, A0, A1
9D0072E8  54A00006   BNEL A1, ZERO, 0x9D007304
9D0072EC  2442000C   ADDIU V0, V0, 12
9D0072F0  8C450004   LW A1, 4(V0)
9D0072F4  00A4282B   SLTU A1, A1, A0
9D0072F8  50A01F41   BEQL A1, ZERO, 0x9D00F000
9D0072FC  8C420008   LW V0, 8(V0)
9D007300  2442000C   ADDIU V0, V0, 12
9D007304  8C450000   LW A1, 0(V0)
9D007308  54B1FFF7   BNEL A1, S1, 0x9D0072E8
9D00730C  0085282B   SLTU A1, A0, A1
9D007310  00041302   SRL V0, A0, 12
9D007314  00021080   SLL V0, V0, 2
9D007318  02021021   ADDU V0, S0, V0
9D00731C  8C420000   LW V0, 0(V0)
9D007320  30E70FFF   ANDI A3, A3, 4095
9D007324  00471021   ADDU V0, V0, A3
9D007328  90420000   LBU V0, 0(V0)
9D00732C  8E0F0054   LW T7, 84(S0)
9D007330  00431025   OR V0, V0, V1
9D007334  8F84807C   LW A0, -32644(GP)
9D007338  2484FFFC   ADDIU A0, A0, -4
9D00733C  25EF0004   ADDIU T7, T7, 4
9D007340  304200FF   ANDI V0, V0, 255
9D007344  AF84807C   SW A0, -32644(GP)
9D007348  18802047   BLEZ A0, 0x9D00F468
9D00734C  AE0F0054   SW T7, 84(S0)
9D007350  00131B02   SRL V1, S3, 12
9D007354  00031880   SLL V1, V1, 2
9D007358  00751821   ADDU V1, V1, S5
9D00735C  8C640000   LW A0, 0(V1)
9D007360  32730FFF   ANDI S3, S3, 4095
9D007364  00401821   ADDU V1, V0, ZERO
9D007368  00932021   ADDU A0, A0, S3
9D00736C  90840000   LBU A0, 0(A0)
9D007370  26520003   ADDIU S2, S2, 3
9D007374  00042080   SLL A0, A0, 2
9D007378  02E42021   ADDU A0, S7, A0
9D00737C  8C840000   LW A0, 0(A0)
9D007380  00800008   JR A0
9D007384  00403821   ADDU A3, V0, ZERO
9D007388  26CC0001   ADDIU T4, S6, 1
9D00738C  319600FF   ANDI S6, T4, 255
9D007390  8F828074   LW V0, -32652(GP)
9D007394  00561021   ADDU V0, V0, S6
9D007398  90490000   LBU T1, 0(V0)
9D00739C  8E0F0054   LW T7, 84(S0)
9D0073A0  2408FF80   ADDIU T0, ZERO, -128
9D0073A4  01281024   AND V0, T1, T0
9D0073A8  312D0040   ANDI T5, T1, 64
9D0073AC  31260010   ANDI A2, T1, 16
9D0073B0  31250008   ANDI A1, T1, 8
9D0073B4  312E0004   ANDI T6, T1, 4
9D0073B8  39270002   XORI A3, T1, 2
9D0073BC  8F84807C   LW A0, -32644(GP)
9D0073C0  2484FFFC   ADDIU A0, A0, -4
9D0073C4  25EF0004   ADDIU T7, T7, 4
9D0073C8  304200FF   ANDI V0, V0, 255
9D0073CC  31AD00FF   ANDI T5, T5, 255
9D0073D0  30C600FF   ANDI A2, A2, 255
9D0073D4  AFA60018   SW A2, 24(SP)
9D0073D8  30A500FF   ANDI A1, A1, 255
9D0073DC  AFA50014   SW A1, 20(SP)
9D0073E0  31DE00FF   ANDI FP, T6, 255
9D0073E4  7CE70040   EXT A3, A3, 1, 1
9D0073E8  31290001   ANDI T1, T1, 1
9D0073EC  AF84807C   SW A0, -32644(GP)
9D0073F0  18802566   BLEZ A0, 0x9D01098C
9D0073F4  AE0F0054   SW T7, 84(S0)
9D0073F8  00122302   SRL A0, S2, 12
9D0073FC  00042080   SLL A0, A0, 2
9D007400  00952021   ADDU A0, A0, S5
9D007404  8C850000   LW A1, 0(A0)
9D007408  32440FFF   ANDI A0, S2, 4095
9D00740C  00A42021   ADDU A0, A1, A0
9D007410  90840000   LBU A0, 0(A0)
9D007414  00042080   SLL A0, A0, 2
9D007418  02E42021   ADDU A0, S7, A0
9D00741C  8C840000   LW A0, 0(A0)
9D007420  00800008   JR A0
9D007424  26520001   ADDIU S2, S2, 1
9D007428  00122302   SRL A0, S2, 12
9D00742C  00042080   SLL A0, A0, 2
9D007430  02042021   ADDU A0, S0, A0
9D007434  8C850000   LW A1, 0(A0)
9D007438  32440FFF   ANDI A0, S2, 4095
9D00743C  8E0F0054   LW T7, 84(S0)
9D007440  00A42021   ADDU A0, A1, A0
9D007444  90870000   LBU A3, 0(A0)
9D007448  8F84807C   LW A0, -32644(GP)
9D00744C  2484FFFE   ADDIU A0, A0, -2
9D007450  25EF0002   ADDIU T7, T7, 2
9D007454  26530001   ADDIU S3, S2, 1
9D007458  00673824   AND A3, V1, A3
9D00745C  7C4939C0   EXT T1, V0, 7, 8
9D007460  AF84807C   SW A0, -32644(GP)
9D007464  188023AD   BLEZ A0, 0x9D01031C
9D007468  AE0F0054   SW T7, 84(S0)
9D00746C  00131302   SRL V0, S3, 12
9D007470  00021080   SLL V0, V0, 2
9D007474  00551021   ADDU V0, V0, S5
9D007478  8C420000   LW V0, 0(V0)
9D00747C  32730FFF   ANDI S3, S3, 4095
9D007480  00E01821   ADDU V1, A3, ZERO
9D007484  00531021   ADDU V0, V0, S3
9D007488  90440000   LBU A0, 0(V0)
9D00748C  26520002   ADDIU S2, S2, 2
9D007490  00042080   SLL A0, A0, 2
9D007494  02E42021   ADDU A0, S7, A0
9D007498  8C840000   LW A0, 0(A0)
9D00749C  00800008   JR A0
9D0074A0  00E01021   ADDU V0, A3, ZERO
9D0074A4  00121302   SRL V0, S2, 12
9D0074A8  00021080   SLL V0, V0, 2
9D0074AC  02021021   ADDU V0, S0, V0
9D0074B0  8C440000   LW A0, 0(V0)
9D0074B4  32420FFF   ANDI V0, S2, 4095
9D0074B8  8F858078   LW A1, -32648(GP)
9D0074BC  00821021   ADDU V0, A0, V0
9D0074C0  90420000   LBU V0, 0(V0)
9D0074C4  00A21021   ADDU V0, A1, V0
9D0074C8  90470001   LBU A3, 1(V0)
9D0074CC  90420000   LBU V0, 0(V0)
9D0074D0  00073A00   SLL A3, A3, 8
9D0074D4  00E23825   OR A3, A3, V0
9D0074D8  00F43821   ADDU A3, A3, S4
9D0074DC  30E4FFFF   ANDI A0, A3, -1
9D0074E0  308200FF   ANDI V0, A0, 255
9D0074E4  0054102B   SLTU V0, V0, S4
9D0074E8  10400007   BEQ V0, ZERO, .LBB4703
9D0074EC  26530001   ADDIU S3, S2, 1
9D0074F0  8EA20054   LW V0, 84(S5)
9D0074F4  8F8F807C   LW T7, -32644(GP)
9D0074F8  25EFFFFF   ADDIU T7, T7, -1
9D0074FC  24420001   ADDIU V0, V0, 1
9D007500  AF8F807C   SW T7, -32644(GP)
9D007504  AEA20054   SW V0, 84(S5)
9D007508  2C820800   SLTIU V0, A0, 2048
9D00750C  144015BF   BNE V0, ZERO, 0x9D00CC0C
9D007510  340B8000   ORI T3, ZERO, -32768
9D007514  008B102B   SLTU V0, A0, T3
9D007518  10400011   BEQ V0, ZERO, 0x9D007560
9D00751C  00041302   SRL V0, A0, 12
9D007520  8E020040   LW V0, 64(S0)
9D007524  8C450000   LW A1, 0(V0)
9D007528  50B1000D   BEQL A1, S1, 0x9D007560
9D00752C  00041302   SRL V0, A0, 12
9D007530  0085282B   SLTU A1, A0, A1
9D007534  54A00006   BNEL A1, ZERO, 0x9D007550
9D007538  2442000C   ADDIU V0, V0, 12
9D00753C  8C450004   LW A1, 4(V0)
9D007540  00A4282B   SLTU A1, A1, A0
9D007544  50A01DCA   BEQL A1, ZERO, 0x9D00EC70
9D007548  8C420008   LW V0, 8(V0)
9D00754C  2442000C   ADDIU V0, V0, 12
9D007550  8C450000   LW A1, 0(V0)
9D007554  54B1FFF7   BNEL A1, S1, 0x9D007534
9D007558  0085282B   SLTU A1, A0, A1
9D00755C  00041302   SRL V0, A0, 12
9D007560  00021080   SLL V0, V0, 2
9D007564  02021021   ADDU V0, S0, V0
9D007568  8C420000   LW V0, 0(V0)
9D00756C  30E70FFF   ANDI A3, A3, 4095
9D007570  00471021   ADDU V0, V0, A3
9D007574  90420000   LBU V0, 0(V0)
9D007578  8E0F0054   LW T7, 84(S0)
9D00757C  00431026   XOR V0, V0, V1
9D007580  8F84807C   LW A0, -32644(GP)
9D007584  2484FFFB   ADDIU A0, A0, -5
9D007588  25EF0005   ADDIU T7, T7, 5
9D00758C  304200FF   ANDI V0, V0, 255
9D007590  AF84807C   SW A0, -32644(GP)
9D007594  18802580   BLEZ A0, 0x9D010B98
9D007598  AE0F0054   SW T7, 84(S0)
9D00759C  00131B02   SRL V1, S3, 12
9D0075A0  00031880   SLL V1, V1, 2
9D0075A4  00751821   ADDU V1, V1, S5
9D0075A8  8C640000   LW A0, 0(V1)
9D0075AC  32730FFF   ANDI S3, S3, 4095
9D0075B0  00401821   ADDU V1, V0, ZERO
9D0075B4  00932021   ADDU A0, A0, S3
9D0075B8  90840000   LBU A0, 0(A0)
9D0075BC  26520002   ADDIU S2, S2, 2
9D0075C0  00042080   SLL A0, A0, 2
9D0075C4  02E42021   ADDU A0, S7, A0
9D0075C8  8C840000   LW A0, 0(A0)
9D0075CC  00800008   JR A0
9D0075D0  00403821   ADDU A3, V0, ZERO
9D0075D4  00121302   SRL V0, S2, 12
9D0075D8  00021080   SLL V0, V0, 2
9D0075DC  02021021   ADDU V0, S0, V0
9D0075E0  8C440000   LW A0, 0(V0)
9D0075E4  32420FFF   ANDI V0, S2, 4095
9D0075E8  8F858078   LW A1, -32648(GP)
9D0075EC  00821021   ADDU V0, A0, V0
9D0075F0  90420000   LBU V0, 0(V0)
9D0075F4  01421021   ADDU V0, T2, V0
9D0075F8  304200FF   ANDI V0, V0, 255
9D0075FC  00A21021   ADDU V0, A1, V0
9D007600  90440001   LBU A0, 1(V0)
9D007604  90420000   LBU V0, 0(V0)
9D007608  00042200   SLL A0, A0, 8
9D00760C  00822025   OR A0, A0, V0
9D007610  2C820800   SLTIU V0, A0, 2048
9D007614  1440157A   BNE V0, ZERO, 0x9D00CC00
9D007618  26530001   ADDIU S3, S2, 1
9D00761C  34068000   ORI A2, ZERO, -32768
9D007620  0086102B   SLTU V0, A0, A2
9D007624  10401745   BEQ V0, ZERO, .LBB4725, .LBB4726, .LBB4727
9D007628  00041302   SRL V0, A0, 12
9D00762C  8EA20040   LW V0, 64(S5)
9D007630  8C450000   LW A1, 0(V0)
9D007634  50B1000D   BEQL A1, S1, 0x9D00766C
9D007638  00041302   SRL V0, A0, 12
9D00763C  0085282B   SLTU A1, A0, A1
9D007640  54A00006   BNEL A1, ZERO, 0x9D00765C
9D007644  2442000C   ADDIU V0, V0, 12
9D007648  8C450004   LW A1, 4(V0)
9D00764C  00A4282B   SLTU A1, A1, A0
9D007650  50A01DBB   BEQL A1, ZERO, 0x9D00ED40
9D007654  8C420008   LW V0, 8(V0)
9D007658  2442000C   ADDIU V0, V0, 12
9D00765C  8C450000   LW A1, 0(V0)
9D007660  54B1FFF7   BNEL A1, S1, 0x9D007640
9D007664  0085282B   SLTU A1, A0, A1
9D007668  00041302   SRL V0, A0, 12
9D00766C  00021080   SLL V0, V0, 2
9D007670  02021021   ADDU V0, S0, V0
9D007674  8C420000   LW V0, 0(V0)
9D007678  30840FFF   ANDI A0, A0, 4095
9D00767C  00441021   ADDU V0, V0, A0
9D007680  90420000   LBU V0, 0(V0)
9D007684  8E0F0054   LW T7, 84(S0)
9D007688  00431026   XOR V0, V0, V1
9D00768C  8F84807C   LW A0, -32644(GP)
9D007690  2484FFFA   ADDIU A0, A0, -6
9D007694  25EF0006   ADDIU T7, T7, 6
9D007698  304200FF   ANDI V0, V0, 255
9D00769C  AF84807C   SW A0, -32644(GP)
9D0076A0  1880266E   BLEZ A0, 0x9D01105C
9D0076A4  AE0F0054   SW T7, 84(S0)
9D0076A8  00131B02   SRL V1, S3, 12
9D0076AC  00031880   SLL V1, V1, 2
9D0076B0  00751821   ADDU V1, V1, S5
9D0076B4  8C640000   LW A0, 0(V1)
9D0076B8  32730FFF   ANDI S3, S3, 4095
9D0076BC  00401821   ADDU V1, V0, ZERO
9D0076C0  00932021   ADDU A0, A0, S3
9D0076C4  90840000   LBU A0, 0(A0)
9D0076C8  26520002   ADDIU S2, S2, 2
9D0076CC  00042080   SLL A0, A0, 2
9D0076D0  02E42021   ADDU A0, S7, A0
9D0076D4  8C840000   LW A0, 0(A0)
9D0076D8  00800008   JR A0
9D0076DC  00403821   ADDU A3, V0, ZERO
9D0076E0  00121302   SRL V0, S2, 12
9D0076E4  00021080   SLL V0, V0, 2
9D0076E8  02021021   ADDU V0, S0, V0
9D0076EC  8C450000   LW A1, 0(V0)
9D0076F0  32420FFF   ANDI V0, S2, 4095
9D0076F4  8F848078   LW A0, -32648(GP)
9D0076F8  00A21021   ADDU V0, A1, V0
9D0076FC  90420000   LBU V0, 0(V0)
9D007700  01421021   ADDU V0, T2, V0
9D007704  304200FF   ANDI V0, V0, 255
9D007708  00821021   ADDU V0, A0, V0
9D00770C  904F0001   LBU T7, 1(V0)
9D007710  90420000   LBU V0, 0(V0)
9D007714  000F7A00   SLL T7, T7, 8
9D007718  01E27825   OR T7, T7, V0
9D00771C  2DE20800   SLTIU V0, T7, 2048
9D007720  1440153D   BNE V0, ZERO, 0x9D00CC18
9D007724  26530001   ADDIU S3, S2, 1
9D007728  340B8000   ORI T3, ZERO, -32768
9D00772C  01EB102B   SLTU V0, T7, T3
9D007730  104017B1   BEQ V0, ZERO, .LBB4748, .LBB4749, .LBB4750
9D007734  000F1302   SRL V0, T7, 12
9D007738  8EA20040   LW V0, 64(S5)
9D00773C  8C440000   LW A0, 0(V0)
9D007740  5091000D   BEQL A0, S1, 0x9D007778
9D007744  000F1302   SRL V0, T7, 12
9D007748  01E4202B   SLTU A0, T7, A0
9D00774C  54800006   BNEL A0, ZERO, 0x9D007768
9D007750  2442000C   ADDIU V0, V0, 12
9D007754  8C440004   LW A0, 4(V0)
9D007758  008F202B   SLTU A0, A0, T7
9D00775C  50801D4E   BEQL A0, ZERO, 0x9D00EC98
9D007760  8C420008   LW V0, 8(V0)
9D007764  2442000C   ADDIU V0, V0, 12
9D007768  8C440000   LW A0, 0(V0)
9D00776C  1491FFF7   BNE A0, S1, 0x9D00774C
9D007770  01E4202B   SLTU A0, T7, A0
9D007774  000F1302   SRL V0, T7, 12
9D007778  00021080   SLL V0, V0, 2
9D00777C  02021021   ADDU V0, S0, V0
9D007780  8C440000   LW A0, 0(V0)
9D007784  31E20FFF   ANDI V0, T7, 4095
9D007788  00821021   ADDU V0, A0, V0
9D00778C  90420000   LBU V0, 0(V0)
9D007790  8E070044   LW A3, 68(S0)
9D007794  30490001   ANDI T1, V0, 1
9D007798  7C583840   EXT T8, V0, 1, 8
9D00779C  8CE20000   LW V0, 0(A3)
9D0077A0  5051000D   BEQL V0, S1, 0x9D0077D8
9D0077A4  000F1302   SRL V0, T7, 12
9D0077A8  01E2102B   SLTU V0, T7, V0
9D0077AC  54400006   BNEL V0, ZERO, 0x9D0077C8
9D0077B0  24E7000C   ADDIU A3, A3, 12
9D0077B4  8CE20004   LW V0, 4(A3)
9D0077B8  004F102B   SLTU V0, V0, T7
9D0077BC  50401A95   BEQL V0, ZERO, 0x9D00E214
9D0077C0  8CE20008   LW V0, 8(A3)
9D0077C4  24E7000C   ADDIU A3, A3, 12
9D0077C8  8CE20000   LW V0, 0(A3)
9D0077CC  1451FFF7   BNE V0, S1, 0x9D0077AC
9D0077D0  01E2102B   SLTU V0, T7, V0
9D0077D4  000F1302   SRL V0, T7, 12
9D0077D8  00021080   SLL V0, V0, 2
9D0077DC  02021021   ADDU V0, S0, V0
9D0077E0  8C420000   LW V0, 0(V0)
9D0077E4  31EF0FFF   ANDI T7, T7, 4095
9D0077E8  004F1021   ADDU V0, V0, T7
9D0077EC  A0580000   SB T8, 0(V0)
9D0077F0  8E0F0054   LW T7, 84(S0)
9D0077F4  03031026   XOR V0, T8, V1
9D0077F8  8F84807C   LW A0, -32644(GP)
9D0077FC  2484FFF8   ADDIU A0, A0, -8
9D007800  25EF0008   ADDIU T7, T7, 8
9D007804  304200FF   ANDI V0, V0, 255
9D007808  AF84807C   SW A0, -32644(GP)
9D00780C  1880214A   BLEZ A0, 0x9D00FD38
9D007810  AE0F0054   SW T7, 84(S0)
9D007814  00131B02   SRL V1, S3, 12
9D007818  00031880   SLL V1, V1, 2
9D00781C  00751821   ADDU V1, V1, S5
9D007820  8C640000   LW A0, 0(V1)
9D007824  32730FFF   ANDI S3, S3, 4095
9D007828  00401821   ADDU V1, V0, ZERO
9D00782C  00932021   ADDU A0, A0, S3
9D007830  90840000   LBU A0, 0(A0)
9D007834  26520002   ADDIU S2, S2, 2
9D007838  00042080   SLL A0, A0, 2
9D00783C  02E42021   ADDU A0, S7, A0
9D007840  8C840000   LW A0, 0(A0)
9D007844  00800008   JR A0
9D007848  00403821   ADDU A3, V0, ZERO
9D00784C  00121302   SRL V0, S2, 12
9D007850  00021080   SLL V0, V0, 2
9D007854  02021021   ADDU V0, S0, V0
9D007858  8C440000   LW A0, 0(V0)
9D00785C  32420FFF   ANDI V0, S2, 4095
9D007860  8F858078   LW A1, -32648(GP)
9D007864  00821021   ADDU V0, A0, V0
9D007868  90420000   LBU V0, 0(V0)
9D00786C  00A21021   ADDU V0, A1, V0
9D007870  90470001   LBU A3, 1(V0)
9D007874  90420000   LBU V0, 0(V0)
9D007878  00073A00   SLL A3, A3, 8
9D00787C  00E23825   OR A3, A3, V0
9D007880  00F43821   ADDU A3, A3, S4
9D007884  30E4FFFF   ANDI A0, A3, -1
9D007888  308200FF   ANDI V0, A0, 255
9D00788C  0054102B   SLTU V0, V0, S4
9D007890  10400007   BEQ V0, ZERO, .LBB4776
9D007894  26530001   ADDIU S3, S2, 1
9D007898  8EA20054   LW V0, 84(S5)
9D00789C  8F8F807C   LW T7, -32644(GP)
9D0078A0  25EFFFFF   ADDIU T7, T7, -1
9D0078A4  24420001   ADDIU V0, V0, 1
9D0078A8  AF8F807C   SW T7, -32644(GP)
9D0078AC  AEA20054   SW V0, 84(S5)
9D0078B0  2C820800   SLTIU V0, A0, 2048
9D0078B4  144014CF   BNE V0, ZERO, 0x9D00CBF4
9D0078B8  34068000   ORI A2, ZERO, -32768
9D0078BC  0086102B   SLTU V0, A0, A2
9D0078C0  10400011   BEQ V0, ZERO, 0x9D007908
9D0078C4  00041302   SRL V0, A0, 12
9D0078C8  8E020040   LW V0, 64(S0)
9D0078CC  8C450000   LW A1, 0(V0)
9D0078D0  50B1000D   BEQL A1, S1, 0x9D007908
9D0078D4  00041302   SRL V0, A0, 12
9D0078D8  0085282B   SLTU A1, A0, A1
9D0078DC  54A00006   BNEL A1, ZERO, 0x9D0078F8
9D0078E0  2442000C   ADDIU V0, V0, 12
9D0078E4  8C450004   LW A1, 4(V0)
9D0078E8  00A4282B   SLTU A1, A1, A0
9D0078EC  50A01D0A   BEQL A1, ZERO, 0x9D00ED18
9D0078F0  8C420008   LW V0, 8(V0)
9D0078F4  2442000C   ADDIU V0, V0, 12
9D0078F8  8C450000   LW A1, 0(V0)
9D0078FC  54B1FFF7   BNEL A1, S1, 0x9D0078DC
9D007900  0085282B   SLTU A1, A0, A1
9D007904  00041302   SRL V0, A0, 12
9D007908  00021080   SLL V0, V0, 2
9D00790C  02021021   ADDU V0, S0, V0
9D007910  8C420000   LW V0, 0(V0)
9D007914  30E70FFF   ANDI A3, A3, 4095
9D007918  00471021   ADDU V0, V0, A3
9D00791C  90420000   LBU V0, 0(V0)
9D007920  8E0F0054   LW T7, 84(S0)
9D007924  00431024   AND V0, V0, V1
9D007928  8F84807C   LW A0, -32644(GP)
9D00792C  2484FFFB   ADDIU A0, A0, -5
9D007930  25EF0005   ADDIU T7, T7, 5
9D007934  304200FF   ANDI V0, V0, 255
9D007938  AF84807C   SW A0, -32644(GP)
9D00793C  18801FE9   BLEZ A0, 0x9D00F8E4
9D007940  AE0F0054   SW T7, 84(S0)
9D007944  00131B02   SRL V1, S3, 12
9D007948  00031880   SLL V1, V1, 2
9D00794C  00751821   ADDU V1, V1, S5
9D007950  8C640000   LW A0, 0(V1)
9D007954  32730FFF   ANDI S3, S3, 4095
9D007958  00401821   ADDU V1, V0, ZERO
9D00795C  00932021   ADDU A0, A0, S3
9D007960  90840000   LBU A0, 0(A0)
9D007964  26520002   ADDIU S2, S2, 2
9D007968  00042080   SLL A0, A0, 2
9D00796C  02E42021   ADDU A0, S7, A0
9D007970  8C840000   LW A0, 0(A0)
9D007974  00800008   JR A0
9D007978  00403821   ADDU A3, V0, ZERO
9D00797C  00121302   SRL V0, S2, 12
9D007980  00021080   SLL V0, V0, 2
9D007984  02021021   ADDU V0, S0, V0
9D007988  8C450000   LW A1, 0(V0)
9D00798C  32420FFF   ANDI V0, S2, 4095
9D007990  8F848078   LW A0, -32648(GP)
9D007994  00A21021   ADDU V0, A1, V0
9D007998  90420000   LBU V0, 0(V0)
9D00799C  00821021   ADDU V0, A0, V0
9D0079A0  90580001   LBU T8, 1(V0)
9D0079A4  90420000   LBU V0, 0(V0)
9D0079A8  0018C200   SLL T8, T8, 8
9D0079AC  0302C025   OR T8, T8, V0
9D0079B0  0314C021   ADDU T8, T8, S4
9D0079B4  330FFFFF   ANDI T7, T8, -1
9D0079B8  2DE20800   SLTIU V0, T7, 2048
9D0079BC  14401485   BNE V0, ZERO, 0x9D00CBD4
9D0079C0  26530001   ADDIU S3, S2, 1
9D0079C4  340B8000   ORI T3, ZERO, -32768
9D0079C8  01EB102B   SLTU V0, T7, T3
9D0079CC  10401654   BEQ V0, ZERO, .LBB4798, .LBB4799, .LBB4800
9D0079D0  000F1302   SRL V0, T7, 12
9D0079D4  8EA20040   LW V0, 64(S5)
9D0079D8  8C440000   LW A0, 0(V0)
9D0079DC  5091000D   BEQL A0, S1, 0x9D007A14
9D0079E0  000F1302   SRL V0, T7, 12
9D0079E4  01E4202B   SLTU A0, T7, A0
9D0079E8  54800006   BNEL A0, ZERO, 0x9D007A04
9D0079EC  2442000C   ADDIU V0, V0, 12
9D0079F0  8C440004   LW A0, 4(V0)
9D0079F4  008F202B   SLTU A0, A0, T7
9D0079F8  50801CB8   BEQL A0, ZERO, 0x9D00ECDC
9D0079FC  8C420008   LW V0, 8(V0)
9D007A00  2442000C   ADDIU V0, V0, 12
9D007A04  8C440000   LW A0, 0(V0)
9D007A08  1491FFF7   BNE A0, S1, 0x9D0079E8
9D007A0C  01E4202B   SLTU A0, T7, A0
9D007A10  000F1302   SRL V0, T7, 12
9D007A14  00021080   SLL V0, V0, 2
9D007A18  02021021   ADDU V0, S0, V0
9D007A1C  8C440000   LW A0, 0(V0)
9D007A20  33020FFF   ANDI V0, T8, 4095
9D007A24  00821021   ADDU V0, A0, V0
9D007A28  90420000   LBU V0, 0(V0)
9D007A2C  8E070044   LW A3, 68(S0)
9D007A30  00022840   SLL A1, V0, 1
9D007A34  00A92825   OR A1, A1, T1
9D007A38  8CE40000   LW A0, 0(A3)
9D007A3C  7C4939C0   EXT T1, V0, 7, 8
9D007A40  1091000C   BEQ A0, S1, .LBB4807, .LBB4808, .LBB4809
9D007A44  30A200FF   ANDI V0, A1, 255
9D007A48  01E4202B   SLTU A0, T7, A0
9D007A4C  54800006   BNEL A0, ZERO, 0x9D007A68
9D007A50  24E7000C   ADDIU A3, A3, 12
9D007A54  8CE40004   LW A0, 4(A3)
9D007A58  008F202B   SLTU A0, A0, T7
9D007A5C  508019D1   BEQL A0, ZERO, 0x9D00E1A4
9D007A60  8CE70008   LW A3, 8(A3)
9D007A64  24E7000C   ADDIU A3, A3, 12
9D007A68  8CE40000   LW A0, 0(A3)
9D007A6C  1491FFF7   BNE A0, S1, 0x9D007A4C
9D007A70  01E4202B   SLTU A0, T7, A0
9D007A74  000F2302   SRL A0, T7, 12
9D007A78  00042080   SLL A0, A0, 2
9D007A7C  02042021   ADDU A0, S0, A0
9D007A80  8C840000   LW A0, 0(A0)
9D007A84  33180FFF   ANDI T8, T8, 4095
9D007A88  00982021   ADDU A0, A0, T8
9D007A8C  A0820000   SB V0, 0(A0)
9D007A90  8E0F0054   LW T7, 84(S0)
9D007A94  00431024   AND V0, V0, V1
9D007A98  8F83807C   LW V1, -32644(GP)
9D007A9C  2463FFF8   ADDIU V1, V1, -8
9D007AA0  25EF0008   ADDIU T7, T7, 8
9D007AA4  AF83807C   SW V1, -32644(GP)
9D007AA8  1860200F   BLEZ V1, 0x9D00FAE8
9D007AAC  AE0F0054   SW T7, 84(S0)
9D007AB0  00131B02   SRL V1, S3, 12
9D007AB4  00031880   SLL V1, V1, 2
9D007AB8  00751821   ADDU V1, V1, S5
9D007ABC  8C640000   LW A0, 0(V1)
9D007AC0  32730FFF   ANDI S3, S3, 4095
9D007AC4  00401821   ADDU V1, V0, ZERO
9D007AC8  00932021   ADDU A0, A0, S3
9D007ACC  90840000   LBU A0, 0(A0)
9D007AD0  26520002   ADDIU S2, S2, 2
9D007AD4  00042080   SLL A0, A0, 2
9D007AD8  02E42021   ADDU A0, S7, A0
9D007ADC  8C840000   LW A0, 0(A0)
9D007AE0  00800008   JR A0
9D007AE4  00403821   ADDU A3, V0, ZERO
9D007AE8  7C022420   SEB A0, V0
9D007AEC  048014F7   BLTZ A0, .LBB6030
9D007AF0  26530001   ADDIU S3, S2, 1
9D007AF4  8E0F0054   LW T7, 84(S0)
9D007AF8  8F85807C   LW A1, -32644(GP)
9D007AFC  24A5FFFE   ADDIU A1, A1, -2
9D007B00  25EF0002   ADDIU T7, T7, 2
9D007B04  AF85807C   SW A1, -32644(GP)
9D007B08  AE0F0054   SW T7, 84(S0)
9D007B0C  18A01FE6   BLEZ A1, 0x9D00FAA8
9D007B10  7C043004   INS A0, ZERO, 0, 7
9D007B14  00132302   SRL A0, S3, 12
9D007B18  00042080   SLL A0, A0, 2
9D007B1C  02042021   ADDU A0, S0, A0
9D007B20  8C850000   LW A1, 0(A0)
9D007B24  32640FFF   ANDI A0, S3, 4095
9D007B28  00A42021   ADDU A0, A1, A0
9D007B2C  90840000   LBU A0, 0(A0)
9D007B30  00042080   SLL A0, A0, 2
9D007B34  02E42021   ADDU A0, S7, A0
9D007B38  8C840000   LW A0, 0(A0)
9D007B3C  00800008   JR A0
9D007B40  26720001   ADDIU S2, S3, 1
9D007B44  8E0F0054   LW T7, 84(S0)
9D007B48  8F84807C   LW A0, -32644(GP)
9D007B4C  2484FFFE   ADDIU A0, A0, -2
9D007B50  25EF0002   ADDIU T7, T7, 2
9D007B54  AF84807C   SW A0, -32644(GP)
9D007B58  18802136   BLEZ A0, 0x9D010034
9D007B5C  AE0F0054   SW T7, 84(S0)
9D007B60  00122302   SRL A0, S2, 12
9D007B64  00042080   SLL A0, A0, 2
9D007B68  00952021   ADDU A0, A0, S5
9D007B6C  8C850000   LW A1, 0(A0)
9D007B70  32440FFF   ANDI A0, S2, 4095
9D007B74  24090001   ADDIU T1, ZERO, 1
9D007B78  00A42021   ADDU A0, A1, A0
9D007B7C  90840000   LBU A0, 0(A0)
9D007B80  00042080   SLL A0, A0, 2
9D007B84  02E42021   ADDU A0, S7, A0
9D007B88  8C840000   LW A0, 0(A0)
9D007B8C  00800008   JR A0
9D007B90  26520001   ADDIU S2, S2, 1
9D007B94  00121302   SRL V0, S2, 12
9D007B98  00021080   SLL V0, V0, 2
9D007B9C  02021021   ADDU V0, S0, V0
9D007BA0  8C440000   LW A0, 0(V0)
9D007BA4  32420FFF   ANDI V0, S2, 4095
9D007BA8  00821021   ADDU V0, A0, V0
9D007BAC  90420000   LBU V0, 0(V0)
9D007BB0  000949C0   SLL T1, T1, 7
9D007BB4  8F878078   LW A3, -32648(GP)
9D007BB8  00E23821   ADDU A3, A3, V0
9D007BBC  90E20000   LBU V0, 0(A3)
9D007BC0  8E0F0054   LW T7, 84(S0)
9D007BC4  8F85807C   LW A1, -32644(GP)
9D007BC8  24A5FFFB   ADDIU A1, A1, -5
9D007BCC  00022042   SRL A0, V0, 1
9D007BD0  00892025   OR A0, A0, T1
9D007BD4  308400FF   ANDI A0, A0, 255
9D007BD8  00644821   ADDU T1, V1, A0
9D007BDC  30420001   ANDI V0, V0, 1
9D007BE0  01224821   ADDU T1, T1, V0
9D007BE4  00836826   XOR T5, A0, V1
9D007BE8  312200FF   ANDI V0, T1, 255
9D007BEC  000D6827   NOR T5, ZERO, T5
9D007BF0  7C0D3004   INS T5, ZERO, 0, 7
9D007BF4  00431826   XOR V1, V0, V1
9D007BF8  01A36824   AND T5, T5, V1
9D007BFC  25EF0005   ADDIU T7, T7, 5
9D007C00  26530001   ADDIU S3, S2, 1
9D007C04  A0E40000   SB A0, 0(A3)
9D007C08  7D293A00   EXT T1, T1, 8, 8
9D007C0C  31AD00FF   ANDI T5, T5, 255
9D007C10  AF85807C   SW A1, -32644(GP)
9D007C14  18A01FE9   BLEZ A1, 0x9D00FBBC
9D007C18  AE0F0054   SW T7, 84(S0)
9D007C1C  00131B02   SRL V1, S3, 12
9D007C20  00031880   SLL V1, V1, 2
9D007C24  00751821   ADDU V1, V1, S5
9D007C28  8C640000   LW A0, 0(V1)
9D007C2C  32730FFF   ANDI S3, S3, 4095
9D007C30  00401821   ADDU V1, V0, ZERO
9D007C34  00932021   ADDU A0, A0, S3
9D007C38  90840000   LBU A0, 0(A0)
9D007C3C  26520002   ADDIU S2, S2, 2
9D007C40  00042080   SLL A0, A0, 2
9D007C44  02E42021   ADDU A0, S7, A0
9D007C48  8C840000   LW A0, 0(A0)
9D007C4C  00800008   JR A0
9D007C50  00403821   ADDU A3, V0, ZERO
9D007C54  00121302   SRL V0, S2, 12
9D007C58  00021080   SLL V0, V0, 2
9D007C5C  02021021   ADDU V0, S0, V0
9D007C60  8C440000   LW A0, 0(V0)
9D007C64  32420FFF   ANDI V0, S2, 4095
9D007C68  8F838078   LW V1, -32648(GP)
9D007C6C  00821021   ADDU V0, A0, V0
9D007C70  90420000   LBU V0, 0(V0)
9D007C74  00621021   ADDU V0, V1, V0
9D007C78  90450001   LBU A1, 1(V0)
9D007C7C  90420000   LBU V0, 0(V0)
9D007C80  00052A00   SLL A1, A1, 8
9D007C84  00A22825   OR A1, A1, V0
9D007C88  00B42821   ADDU A1, A1, S4
9D007C8C  30A4FFFF   ANDI A0, A1, -1
9D007C90  308200FF   ANDI V0, A0, 255
9D007C94  0054102B   SLTU V0, V0, S4
9D007C98  10400007   BEQ V0, ZERO, .LBB4841
9D007C9C  26530001   ADDIU S3, S2, 1
9D007CA0  8EA20054   LW V0, 84(S5)
9D007CA4  8F87807C   LW A3, -32644(GP)
9D007CA8  24E7FFFF   ADDIU A3, A3, -1
9D007CAC  24420001   ADDIU V0, V0, 1
9D007CB0  AF87807C   SW A3, -32644(GP)
9D007CB4  AEA20054   SW V0, 84(S5)
9D007CB8  2C820800   SLTIU V0, A0, 2048
9D007CBC  144013C2   BNE V0, ZERO, 0x9D00CBC8
9D007CC0  340E8000   ORI T6, ZERO, -32768
9D007CC4  008E102B   SLTU V0, A0, T6
9D007CC8  10400011   BEQ V0, ZERO, 0x9D007D10
9D007CCC  00041302   SRL V0, A0, 12
9D007CD0  8E020040   LW V0, 64(S0)
9D007CD4  8C430000   LW V1, 0(V0)
9D007CD8  5071000D   BEQL V1, S1, 0x9D007D10
9D007CDC  00041302   SRL V0, A0, 12
9D007CE0  0083182B   SLTU V1, A0, V1
9D007CE4  54600006   BNEL V1, ZERO, 0x9D007D00
9D007CE8  2442000C   ADDIU V0, V0, 12
9D007CEC  8C430004   LW V1, 4(V0)
9D007CF0  0064182B   SLTU V1, V1, A0
9D007CF4  50601BF3   BEQL V1, ZERO, 0x9D00ECC4
9D007CF8  8C420008   LW V0, 8(V0)
9D007CFC  2442000C   ADDIU V0, V0, 12
9D007D00  8C430000   LW V1, 0(V0)
9D007D04  1471FFF7   BNE V1, S1, 0x9D007CE4
9D007D08  0083182B   SLTU V1, A0, V1
9D007D0C  00041302   SRL V0, A0, 12
9D007D10  00021080   SLL V0, V0, 2
9D007D14  02021021   ADDU V0, S0, V0
9D007D18  8C420000   LW V0, 0(V0)
9D007D1C  30A50FFF   ANDI A1, A1, 4095
9D007D20  00451021   ADDU V0, V0, A1
9D007D24  90420000   LBU V0, 0(V0)
9D007D28  8E0F0054   LW T7, 84(S0)
9D007D2C  8F83807C   LW V1, -32644(GP)
9D007D30  2463FFFB   ADDIU V1, V1, -5
9D007D34  25EF0005   ADDIU T7, T7, 5
9D007D38  AF83807C   SW V1, -32644(GP)
9D007D3C  18601D85   BLEZ V1, 0x9D00F354
9D007D40  AE0F0054   SW T7, 84(S0)
9D007D44  00131B02   SRL V1, S3, 12
9D007D48  00031880   SLL V1, V1, 2
9D007D4C  00751821   ADDU V1, V1, S5
9D007D50  8C630000   LW V1, 0(V1)
9D007D54  32730FFF   ANDI S3, S3, 4095
9D007D58  26520002   ADDIU S2, S2, 2
9D007D5C  00731821   ADDU V1, V1, S3
9D007D60  90640000   LBU A0, 0(V1)
9D007D64  00405021   ADDU T2, V0, ZERO
9D007D68  00401821   ADDU V1, V0, ZERO
9D007D6C  00042080   SLL A0, A0, 2
9D007D70  02E42021   ADDU A0, S7, A0
9D007D74  8C840000   LW A0, 0(A0)
9D007D78  00800008   JR A0
9D007D7C  00403821   ADDU A3, V0, ZERO
9D007D80  8E0F0054   LW T7, 84(S0)
9D007D84  26D8FFFF   ADDIU T8, S6, -1
9D007D88  8F84807C   LW A0, -32644(GP)
9D007D8C  2484FFFD   ADDIU A0, A0, -3
9D007D90  8F858074   LW A1, -32652(GP)
9D007D94  00B62821   ADDU A1, A1, S6
9D007D98  25EF0003   ADDIU T7, T7, 3
9D007D9C  330C00FF   ANDI T4, T8, 255
9D007DA0  A0A30000   SB V1, 0(A1)
9D007DA4  AF84807C   SW A0, -32644(GP)
9D007DA8  18802122   BLEZ A0, 0x9D010234
9D007DAC  AE0F0054   SW T7, 84(S0)
9D007DB0  00122302   SRL A0, S2, 12
9D007DB4  00042080   SLL A0, A0, 2
9D007DB8  00952021   ADDU A0, A0, S5
9D007DBC  8C850000   LW A1, 0(A0)
9D007DC0  32440FFF   ANDI A0, S2, 4095
9D007DC4  0180B021   ADDU S6, T4, ZERO
9D007DC8  00A42021   ADDU A0, A1, A0
9D007DCC  90840000   LBU A0, 0(A0)
9D007DD0  00042080   SLL A0, A0, 2
9D007DD4  02E42021   ADDU A0, S7, A0
9D007DD8  8C840000   LW A0, 0(A0)
9D007DDC  00800008   JR A0
9D007DE0  26520001   ADDIU S2, S2, 1
9D007DE4  00121302   SRL V0, S2, 12
9D007DE8  00021080   SLL V0, V0, 2
9D007DEC  02021021   ADDU V0, S0, V0
9D007DF0  8C440000   LW A0, 0(V0)
9D007DF4  32420FFF   ANDI V0, S2, 4095
9D007DF8  00821021   ADDU V0, A0, V0
9D007DFC  8E0F0054   LW T7, 84(S0)
9D007E00  90420000   LBU V0, 0(V0)
9D007E04  8F84807C   LW A0, -32644(GP)
9D007E08  2484FFFE   ADDIU A0, A0, -2
9D007E0C  25EF0002   ADDIU T7, T7, 2
9D007E10  00621024   AND V0, V1, V0
9D007E14  26530001   ADDIU S3, S2, 1
9D007E18  30490001   ANDI T1, V0, 1
9D007E1C  00021042   SRL V0, V0, 1
9D007E20  AF84807C   SW A0, -32644(GP)
9D007E24  18802318   BLEZ A0, 0x9D010A88
9D007E28  AE0F0054   SW T7, 84(S0)
9D007E2C  00131B02   SRL V1, S3, 12
9D007E30  00031880   SLL V1, V1, 2
9D007E34  00751821   ADDU V1, V1, S5
9D007E38  8C640000   LW A0, 0(V1)
9D007E3C  32730FFF   ANDI S3, S3, 4095
9D007E40  00401821   ADDU V1, V0, ZERO
9D007E44  00932021   ADDU A0, A0, S3
9D007E48  90840000   LBU A0, 0(A0)
9D007E4C  26520002   ADDIU S2, S2, 2
9D007E50  00042080   SLL A0, A0, 2
9D007E54  02E42021   ADDU A0, S7, A0
9D007E58  8C840000   LW A0, 0(A0)
9D007E5C  00800008   JR A0
9D007E60  00403821   ADDU A3, V0, ZERO
9D007E64  00121302   SRL V0, S2, 12
9D007E68  00021080   SLL V0, V0, 2
9D007E6C  02021021   ADDU V0, S0, V0
9D007E70  8C440000   LW A0, 0(V0)
9D007E74  32420FFF   ANDI V0, S2, 4095
9D007E78  8E0F0054   LW T7, 84(S0)
9D007E7C  00821021   ADDU V0, A0, V0
9D007E80  90420000   LBU V0, 0(V0)
9D007E84  8F84807C   LW A0, -32644(GP)
9D007E88  2484FFFE   ADDIU A0, A0, -2
9D007E8C  25EF0002   ADDIU T7, T7, 2
9D007E90  26530001   ADDIU S3, S2, 1
9D007E94  00621024   AND V0, V1, V0
9D007E98  AF84807C   SW A0, -32644(GP)
9D007E9C  18802019   BLEZ A0, 0x9D00FF04
9D007EA0  AE0F0054   SW T7, 84(S0)
9D007EA4  00131B02   SRL V1, S3, 12
9D007EA8  00031880   SLL V1, V1, 2
9D007EAC  00751821   ADDU V1, V1, S5
9D007EB0  8C640000   LW A0, 0(V1)
9D007EB4  32730FFF   ANDI S3, S3, 4095
9D007EB8  00401821   ADDU V1, V0, ZERO
9D007EBC  00932021   ADDU A0, A0, S3
9D007EC0  90840000   LBU A0, 0(A0)
9D007EC4  26520002   ADDIU S2, S2, 2
9D007EC8  00042080   SLL A0, A0, 2
9D007ECC  02E42021   ADDU A0, S7, A0
9D007ED0  8C840000   LW A0, 0(A0)
9D007ED4  00800008   JR A0
9D007ED8  00403821   ADDU A3, V0, ZERO
9D007EDC  00121302   SRL V0, S2, 12
9D007EE0  00021080   SLL V0, V0, 2
9D007EE4  02021021   ADDU V0, S0, V0
9D007EE8  8C420000   LW V0, 0(V0)
9D007EEC  26450001   ADDIU A1, S2, 1
9D007EF0  30A50FFF   ANDI A1, A1, 4095
9D007EF4  00452821   ADDU A1, V0, A1
9D007EF8  32440FFF   ANDI A0, S2, 4095
9D007EFC  90A70000   LBU A3, 0(A1)
9D007F00  00441021   ADDU V0, V0, A0
9D007F04  90420000   LBU V0, 0(V0)
9D007F08  00073A00   SLL A3, A3, 8
9D007F0C  00E23825   OR A3, A3, V0
9D007F10  00F43821   ADDU A3, A3, S4
9D007F14  30E4FFFF   ANDI A0, A3, -1
9D007F18  308200FF   ANDI V0, A0, 255
9D007F1C  0054102B   SLTU V0, V0, S4
9D007F20  10400007   BEQ V0, ZERO, .LBB4871
9D007F24  26530002   ADDIU S3, S2, 2
9D007F28  8EA20054   LW V0, 84(S5)
9D007F2C  8F85807C   LW A1, -32644(GP)
9D007F30  24A5FFFF   ADDIU A1, A1, -1
9D007F34  24420001   ADDIU V0, V0, 1
9D007F38  AF85807C   SW A1, -32644(GP)
9D007F3C  AEA20054   SW V0, 84(S5)
9D007F40  2C820800   SLTIU V0, A0, 2048
9D007F44  14401349   BNE V0, ZERO, 0x9D00CC6C
9D007F48  34088000   ORI T0, ZERO, -32768
9D007F4C  0088102B   SLTU V0, A0, T0
9D007F50  10400011   BEQ V0, ZERO, 0x9D007F98
9D007F54  00041302   SRL V0, A0, 12
9D007F58  8E020040   LW V0, 64(S0)
9D007F5C  8C450000   LW A1, 0(V0)
9D007F60  50B1000D   BEQL A1, S1, 0x9D007F98
9D007F64  00041302   SRL V0, A0, 12
9D007F68  0085282B   SLTU A1, A0, A1
9D007F6C  54A00006   BNEL A1, ZERO, 0x9D007F88
9D007F70  2442000C   ADDIU V0, V0, 12
9D007F74  8C450004   LW A1, 4(V0)
9D007F78  00A4282B   SLTU A1, A1, A0
9D007F7C  50A0193F   BEQL A1, ZERO, 0x9D00E47C
9D007F80  8C420008   LW V0, 8(V0)
9D007F84  2442000C   ADDIU V0, V0, 12
9D007F88  8C450000   LW A1, 0(V0)
9D007F8C  54B1FFF7   BNEL A1, S1, 0x9D007F6C
9D007F90  0085282B   SLTU A1, A0, A1
9D007F94  00041302   SRL V0, A0, 12
9D007F98  00021080   SLL V0, V0, 2
9D007F9C  02021021   ADDU V0, S0, V0
9D007FA0  8C420000   LW V0, 0(V0)
9D007FA4  30E70FFF   ANDI A3, A3, 4095
9D007FA8  00471021   ADDU V0, V0, A3
9D007FAC  90420000   LBU V0, 0(V0)
9D007FB0  8E0F0054   LW T7, 84(S0)
9D007FB4  00431026   XOR V0, V0, V1
9D007FB8  8F84807C   LW A0, -32644(GP)
9D007FBC  2484FFFC   ADDIU A0, A0, -4
9D007FC0  25EF0004   ADDIU T7, T7, 4
9D007FC4  304200FF   ANDI V0, V0, 255
9D007FC8  AF84807C   SW A0, -32644(GP)
9D007FCC  18801F50   BLEZ A0, 0x9D00FD10
9D007FD0  AE0F0054   SW T7, 84(S0)
9D007FD4  00131B02   SRL V1, S3, 12
9D007FD8  00031880   SLL V1, V1, 2
9D007FDC  00751821   ADDU V1, V1, S5
9D007FE0  8C640000   LW A0, 0(V1)
9D007FE4  32730FFF   ANDI S3, S3, 4095
9D007FE8  00401821   ADDU V1, V0, ZERO
9D007FEC  00932021   ADDU A0, A0, S3
9D007FF0  90840000   LBU A0, 0(A0)
9D007FF4  26520003   ADDIU S2, S2, 3
9D007FF8  00042080   SLL A0, A0, 2
9D007FFC  02E42021   ADDU A0, S7, A0
9D008000  8C840000   LW A0, 0(A0)
9D008004  00800008   JR A0
9D008008  00403821   ADDU A3, V0, ZERO
9D00800C  00121302   SRL V0, S2, 12
9D008010  00021080   SLL V0, V0, 2
9D008014  02021021   ADDU V0, S0, V0
9D008018  8C430000   LW V1, 0(V0)
9D00801C  32420FFF   ANDI V0, S2, 4095
9D008020  00621021   ADDU V0, V1, V0
9D008024  90420000   LBU V0, 0(V0)
9D008028  8E0F0054   LW T7, 84(S0)
9D00802C  02821021   ADDU V0, S4, V0
9D008030  304200FF   ANDI V0, V0, 255
9D008034  8F838078   LW V1, -32648(GP)
9D008038  00621021   ADDU V0, V1, V0
9D00803C  8F83807C   LW V1, -32644(GP)
9D008040  2463FFFC   ADDIU V1, V1, -4
9D008044  25EF0004   ADDIU T7, T7, 4
9D008048  26530001   ADDIU S3, S2, 1
9D00804C  90420000   LBU V0, 0(V0)
9D008050  AF83807C   SW V1, -32644(GP)
9D008054  18602260   BLEZ V1, 0x9D0109D8
9D008058  AE0F0054   SW T7, 84(S0)
9D00805C  00131B02   SRL V1, S3, 12
9D008060  00031880   SLL V1, V1, 2
9D008064  00751821   ADDU V1, V1, S5
9D008068  8C630000   LW V1, 0(V1)
9D00806C  32730FFF   ANDI S3, S3, 4095
9D008070  26520002   ADDIU S2, S2, 2
9D008074  00731821   ADDU V1, V1, S3
9D008078  90640000   LBU A0, 0(V1)
9D00807C  00405021   ADDU T2, V0, ZERO
9D008080  00401821   ADDU V1, V0, ZERO
9D008084  00042080   SLL A0, A0, 2
9D008088  02E42021   ADDU A0, S7, A0
9D00808C  8C840000   LW A0, 0(A0)
9D008090  00800008   JR A0
9D008094  00403821   ADDU A3, V0, ZERO
9D008098  00121302   SRL V0, S2, 12
9D00809C  00021080   SLL V0, V0, 2
9D0080A0  02021021   ADDU V0, S0, V0
9D0080A4  8C420000   LW V0, 0(V0)
9D0080A8  26440001   ADDIU A0, S2, 1
9D0080AC  30840FFF   ANDI A0, A0, 4095
9D0080B0  00442021   ADDU A0, V0, A0
9D0080B4  32450FFF   ANDI A1, S2, 4095
9D0080B8  90840000   LBU A0, 0(A0)
9D0080BC  00451021   ADDU V0, V0, A1
9D0080C0  90420000   LBU V0, 0(V0)
9D0080C4  00042200   SLL A0, A0, 8
9D0080C8  00822025   OR A0, A0, V0
9D0080CC  2C820800   SLTIU V0, A0, 2048
9D0080D0  144012E2   BNE V0, ZERO, 0x9D00CC5C
9D0080D4  26530002   ADDIU S3, S2, 2
9D0080D8  34068000   ORI A2, ZERO, -32768
9D0080DC  0086102B   SLTU V0, A0, A2
9D0080E0  104013D9   BEQ V0, ZERO, .LBB4893, .LBB4894, .LBB4895
9D0080E4  00041302   SRL V0, A0, 12
9D0080E8  8EA20040   LW V0, 64(S5)
9D0080EC  8C450000   LW A1, 0(V0)
9D0080F0  50B1000D   BEQL A1, S1, 0x9D008128
9D0080F4  00041302   SRL V0, A0, 12
9D0080F8  0085282B   SLTU A1, A0, A1
9D0080FC  54A00006   BNEL A1, ZERO, 0x9D008118
9D008100  2442000C   ADDIU V0, V0, 12
9D008104  8C450004   LW A1, 4(V0)
9D008108  00A4282B   SLTU A1, A1, A0
9D00810C  50A018D1   BEQL A1, ZERO, 0x9D00E454
9D008110  8C420008   LW V0, 8(V0)
9D008114  2442000C   ADDIU V0, V0, 12
9D008118  8C450000   LW A1, 0(V0)
9D00811C  54B1FFF7   BNEL A1, S1, 0x9D0080FC
9D008120  0085282B   SLTU A1, A0, A1
9D008124  00041302   SRL V0, A0, 12
9D008128  00021080   SLL V0, V0, 2
9D00812C  02021021   ADDU V0, S0, V0
9D008130  8C420000   LW V0, 0(V0)
9D008134  30840FFF   ANDI A0, A0, 4095
9D008138  00441021   ADDU V0, V0, A0
9D00813C  90420000   LBU V0, 0(V0)
9D008140  8E0F0054   LW T7, 84(S0)
9D008144  00431024   AND V0, V0, V1
9D008148  8F84807C   LW A0, -32644(GP)
9D00814C  2484FFFC   ADDIU A0, A0, -4
9D008150  25EF0004   ADDIU T7, T7, 4
9D008154  304200FF   ANDI V0, V0, 255
9D008158  AF84807C   SW A0, -32644(GP)
9D00815C  1880208C   BLEZ A0, 0x9D010390
9D008160  AE0F0054   SW T7, 84(S0)
9D008164  00131B02   SRL V1, S3, 12
9D008168  00031880   SLL V1, V1, 2
9D00816C  00751821   ADDU V1, V1, S5
9D008170  8C640000   LW A0, 0(V1)
9D008174  32730FFF   ANDI S3, S3, 4095
9D008178  00401821   ADDU V1, V0, ZERO
9D00817C  00932021   ADDU A0, A0, S3
9D008180  90840000   LBU A0, 0(A0)
9D008184  26520003   ADDIU S2, S2, 3
9D008188  00042080   SLL A0, A0, 2
9D00818C  02E42021   ADDU A0, S7, A0
9D008190  8C840000   LW A0, 0(A0)
9D008194  00800008   JR A0
9D008198  00403821   ADDU A3, V0, ZERO
9D00819C  00121302   SRL V0, S2, 12
9D0081A0  00021080   SLL V0, V0, 2
9D0081A4  02021021   ADDU V0, S0, V0
9D0081A8  8C420000   LW V0, 0(V0)
9D0081AC  26450001   ADDIU A1, S2, 1
9D0081B0  30A50FFF   ANDI A1, A1, 4095
9D0081B4  00452821   ADDU A1, V0, A1
9D0081B8  32440FFF   ANDI A0, S2, 4095
9D0081BC  90AF0000   LBU T7, 0(A1)
9D0081C0  00441021   ADDU V0, V0, A0
9D0081C4  90420000   LBU V0, 0(V0)
9D0081C8  000F7A00   SLL T7, T7, 8
9D0081CC  01E27825   OR T7, T7, V0
9D0081D0  2DE20800   SLTIU V0, T7, 2048
9D0081D4  144012A9   BNE V0, ZERO, 0x9D00CC7C
9D0081D8  26530002   ADDIU S3, S2, 2
9D0081DC  34068000   ORI A2, ZERO, -32768
9D0081E0  01E6102B   SLTU V0, T7, A2
9D0081E4  104013A6   BEQ V0, ZERO, .LBB4910, .LBB4911, .LBB4912
9D0081E8  000F1302   SRL V0, T7, 12
9D0081EC  8EA20040   LW V0, 64(S5)
9D0081F0  8C440000   LW A0, 0(V0)
9D0081F4  5091000D   BEQL A0, S1, 0x9D00822C
9D0081F8  000F1302   SRL V0, T7, 12
9D0081FC  01E4202B   SLTU A0, T7, A0
9D008200  54800006   BNEL A0, ZERO, 0x9D00821C
9D008204  2442000C   ADDIU V0, V0, 12
9D008208  8C440004   LW A0, 4(V0)
9D00820C  008F202B   SLTU A0, A0, T7
9D008210  50801871   BEQL A0, ZERO, 0x9D00E3D8
9D008214  8C420008   LW V0, 8(V0)
9D008218  2442000C   ADDIU V0, V0, 12
9D00821C  8C440000   LW A0, 0(V0)
9D008220  1491FFF7   BNE A0, S1, 0x9D008200
9D008224  01E4202B   SLTU A0, T7, A0
9D008228  000F1302   SRL V0, T7, 12
9D00822C  00021080   SLL V0, V0, 2
9D008230  02021021   ADDU V0, S0, V0
9D008234  8C440000   LW A0, 0(V0)
9D008238  31E20FFF   ANDI V0, T7, 4095
9D00823C  00821021   ADDU V0, A0, V0
9D008240  90420000   LBU V0, 0(V0)
9D008244  8E070044   LW A3, 68(S0)
9D008248  30490001   ANDI T1, V0, 1
9D00824C  7C583840   EXT T8, V0, 1, 8
9D008250  8CE20000   LW V0, 0(A3)
9D008254  5051000D   BEQL V0, S1, 0x9D00828C
9D008258  000F1302   SRL V0, T7, 12
9D00825C  01E2102B   SLTU V0, T7, V0
9D008260  54400006   BNEL V0, ZERO, 0x9D00827C
9D008264  24E7000C   ADDIU A3, A3, 12
9D008268  8CE20004   LW V0, 4(A3)
9D00826C  004F102B   SLTU V0, V0, T7
9D008270  50401633   BEQL V0, ZERO, 0x9D00DB40
9D008274  8CE20008   LW V0, 8(A3)
9D008278  24E7000C   ADDIU A3, A3, 12
9D00827C  8CE20000   LW V0, 0(A3)
9D008280  1451FFF7   BNE V0, S1, 0x9D008260
9D008284  01E2102B   SLTU V0, T7, V0
9D008288  000F1302   SRL V0, T7, 12
9D00828C  00021080   SLL V0, V0, 2
9D008290  02021021   ADDU V0, S0, V0
9D008294  8C420000   LW V0, 0(V0)
9D008298  31EF0FFF   ANDI T7, T7, 4095
9D00829C  004F1021   ADDU V0, V0, T7
9D0082A0  A0580000   SB T8, 0(V0)
9D0082A4  8E0F0054   LW T7, 84(S0)
9D0082A8  03031026   XOR V0, T8, V1
9D0082AC  8F84807C   LW A0, -32644(GP)
9D0082B0  2484FFFA   ADDIU A0, A0, -6
9D0082B4  25EF0006   ADDIU T7, T7, 6
9D0082B8  304200FF   ANDI V0, V0, 255
9D0082BC  AF84807C   SW A0, -32644(GP)
9D0082C0  1880227F   BLEZ A0, 0x9D010CC0
9D0082C4  AE0F0054   SW T7, 84(S0)
9D0082C8  00131B02   SRL V1, S3, 12
9D0082CC  00031880   SLL V1, V1, 2
9D0082D0  00751821   ADDU V1, V1, S5
9D0082D4  8C640000   LW A0, 0(V1)
9D0082D8  32730FFF   ANDI S3, S3, 4095
9D0082DC  00401821   ADDU V1, V0, ZERO
9D0082E0  00932021   ADDU A0, A0, S3
9D0082E4  90840000   LBU A0, 0(A0)
9D0082E8  26520003   ADDIU S2, S2, 3
9D0082EC  00042080   SLL A0, A0, 2
9D0082F0  02E42021   ADDU A0, S7, A0
9D0082F4  8C840000   LW A0, 0(A0)
9D0082F8  00800008   JR A0
9D0082FC  00403821   ADDU A3, V0, ZERO
9D008300  55A01096   BNEL T5, ZERO, 0x9D00C55C
9D008304  8E0F0054   LW T7, 84(S0)
9D008308  00122302   SRL A0, S2, 12
9D00830C  00042080   SLL A0, A0, 2
9D008310  02042021   ADDU A0, S0, A0
9D008314  8C850000   LW A1, 0(A0)
9D008318  32440FFF   ANDI A0, S2, 4095
9D00831C  26520001   ADDIU S2, S2, 1
9D008320  00A42021   ADDU A0, A1, A0
9D008324  80930000   LB S3, 0(A0)
9D008328  324400FF   ANDI A0, S2, 255
9D00832C  02642021   ADDU A0, S3, A0
9D008330  30840100   ANDI A0, A0, 256
9D008334  1480130B   BNE A0, ZERO, 0x9D00CF64
9D008338  8EAF0054   LW T7, 84(S5)
9D00833C  8F84807C   LW A0, -32644(GP)
9D008340  2484FFFD   ADDIU A0, A0, -3
9D008344  25EF0003   ADDIU T7, T7, 3
9D008348  AF84807C   SW A0, -32644(GP)
9D00834C  AE0F0054   SW T7, 84(S0)
9D008350  02729821   ADDU S3, S3, S2
9D008354  58801E0A   BLEZL A0, 0x9D00FB80
9D008358  7C023004   INS V0, ZERO, 0, 7
9D00835C  00132302   SRL A0, S3, 12
9D008360  00042080   SLL A0, A0, 2
9D008364  02042021   ADDU A0, S0, A0
9D008368  8C850000   LW A1, 0(A0)
9D00836C  32640FFF   ANDI A0, S3, 4095
9D008370  00A42021   ADDU A0, A1, A0
9D008374  90840000   LBU A0, 0(A0)
9D008378  00042080   SLL A0, A0, 2
9D00837C  02E42021   ADDU A0, S7, A0
9D008380  8C840000   LW A0, 0(A0)
9D008384  00800008   JR A0
9D008388  26720001   ADDIU S2, S3, 1
9D00838C  00121302   SRL V0, S2, 12
9D008390  00021080   SLL V0, V0, 2
9D008394  02021021   ADDU V0, S0, V0
9D008398  8C420000   LW V0, 0(V0)
9D00839C  26450001   ADDIU A1, S2, 1
9D0083A0  30A50FFF   ANDI A1, A1, 4095
9D0083A4  00452821   ADDU A1, V0, A1
9D0083A8  32440FFF   ANDI A0, S2, 4095
9D0083AC  90AF0000   LBU T7, 0(A1)
9D0083B0  00441021   ADDU V0, V0, A0
9D0083B4  90420000   LBU V0, 0(V0)
9D0083B8  000F7A00   SLL T7, T7, 8
9D0083BC  01E27825   OR T7, T7, V0
9D0083C0  2DE20800   SLTIU V0, T7, 2048
9D0083C4  1440121E   BNE V0, ZERO, 0x9D00CC40
9D0083C8  26530002   ADDIU S3, S2, 2
9D0083CC  34048000   ORI A0, ZERO, -32768
9D0083D0  01E4102B   SLTU V0, T7, A0
9D0083D4  104013CB   BEQ V0, ZERO, .LBB4942, .LBB4943, .LBB4944
9D0083D8  000F1302   SRL V0, T7, 12
9D0083DC  8EA20040   LW V0, 64(S5)
9D0083E0  8C440000   LW A0, 0(V0)
9D0083E4  5091000D   BEQL A0, S1, 0x9D00841C
9D0083E8  000F1302   SRL V0, T7, 12
9D0083EC  01E4202B   SLTU A0, T7, A0
9D0083F0  54800006   BNEL A0, ZERO, 0x9D00840C
9D0083F4  2442000C   ADDIU V0, V0, 12
9D0083F8  8C440004   LW A0, 4(V0)
9D0083FC  008F202B   SLTU A0, A0, T7
9D008400  5080183D   BEQL A0, ZERO, 0x9D00E4F8
9D008404  8C420008   LW V0, 8(V0)
9D008408  2442000C   ADDIU V0, V0, 12
9D00840C  8C440000   LW A0, 0(V0)
9D008410  1491FFF7   BNE A0, S1, 0x9D0083F0
9D008414  01E4202B   SLTU A0, T7, A0
9D008418  000F1302   SRL V0, T7, 12
9D00841C  00021080   SLL V0, V0, 2
9D008420  02021021   ADDU V0, S0, V0
9D008424  8C440000   LW A0, 0(V0)
9D008428  31E20FFF   ANDI V0, T7, 4095
9D00842C  00821021   ADDU V0, A0, V0
9D008430  90420000   LBU V0, 0(V0)
9D008434  8E050044   LW A1, 68(S0)
9D008438  30490001   ANDI T1, V0, 1
9D00843C  8CA70000   LW A3, 0(A1)
9D008440  10F1000C   BEQ A3, S1, .LBB4951, .LBB4952, .LBB4953
9D008444  7C423840   EXT V0, V0, 1, 8
9D008448  01E7382B   SLTU A3, T7, A3
9D00844C  54E00006   BNEL A3, ZERO, 0x9D008468
9D008450  24A5000C   ADDIU A1, A1, 12
9D008454  8CA40004   LW A0, 4(A1)
9D008458  008F202B   SLTU A0, A0, T7
9D00845C  50801623   BEQL A0, ZERO, 0x9D00DCEC
9D008460  8CA70008   LW A3, 8(A1)
9D008464  24A5000C   ADDIU A1, A1, 12
9D008468  8CA70000   LW A3, 0(A1)
9D00846C  54F1FFF7   BNEL A3, S1, 0x9D00844C
9D008470  01E7382B   SLTU A3, T7, A3
9D008474  000F2302   SRL A0, T7, 12
9D008478  00042080   SLL A0, A0, 2
9D00847C  02042021   ADDU A0, S0, A0
9D008480  8C840000   LW A0, 0(A0)
9D008484  31EF0FFF   ANDI T7, T7, 4095
9D008488  008F2021   ADDU A0, A0, T7
9D00848C  A0820000   SB V0, 0(A0)
9D008490  8E0F0054   LW T7, 84(S0)
9D008494  8F84807C   LW A0, -32644(GP)
9D008498  2484FFFA   ADDIU A0, A0, -6
9D00849C  25EF0006   ADDIU T7, T7, 6
9D0084A0  AF84807C   SW A0, -32644(GP)
9D0084A4  1880226C   BLEZ A0, 0x9D010E58
9D0084A8  AE0F0054   SW T7, 84(S0)
9D0084AC  00132302   SRL A0, S3, 12
9D0084B0  00042080   SLL A0, A0, 2
9D0084B4  00952021   ADDU A0, A0, S5
9D0084B8  8C840000   LW A0, 0(A0)
9D0084BC  32730FFF   ANDI S3, S3, 4095
9D0084C0  26520003   ADDIU S2, S2, 3
9D0084C4  00932021   ADDU A0, A0, S3
9D0084C8  90840000   LBU A0, 0(A0)
9D0084CC  00042080   SLL A0, A0, 2
9D0084D0  02E42021   ADDU A0, S7, A0
9D0084D4  8C840000   LW A0, 0(A0)
9D0084D8  00800008   JR A0
9D0084DC  00403821   ADDU A3, V0, ZERO
9D0084E0  0B4001CD   J 0x9D000734
9D0084E4  8E0F0054   LW T7, 84(S0)
9D0084E8  8E0F0054   LW T7, 84(S0)
9D0084EC  00031040   SLL V0, V1, 1
9D0084F0  00491025   OR V0, V0, T1
9D0084F4  8F84807C   LW A0, -32644(GP)
9D0084F8  2484FFFE   ADDIU A0, A0, -2
9D0084FC  25EF0002   ADDIU T7, T7, 2
9D008500  7C6939C0   EXT T1, V1, 7, 8
9D008504  304200FF   ANDI V0, V0, 255
9D008508  AF84807C   SW A0, -32644(GP)
9D00850C  18802127   BLEZ A0, 0x9D0109AC
9D008510  AE0F0054   SW T7, 84(S0)
9D008514  00121B02   SRL V1, S2, 12
9D008518  00031880   SLL V1, V1, 2
9D00851C  00751821   ADDU V1, V1, S5
9D008520  8C650000   LW A1, 0(V1)
9D008524  32440FFF   ANDI A0, S2, 4095
9D008528  00401821   ADDU V1, V0, ZERO
9D00852C  00A42021   ADDU A0, A1, A0
9D008530  90840000   LBU A0, 0(A0)
9D008534  26520001   ADDIU S2, S2, 1
9D008538  00042080   SLL A0, A0, 2
9D00853C  02E42021   ADDU A0, S7, A0
9D008540  8C840000   LW A0, 0(A0)
9D008544  00800008   JR A0
9D008548  00403821   ADDU A3, V0, ZERO
9D00854C  00121302   SRL V0, S2, 12
9D008550  00021080   SLL V0, V0, 2
9D008554  02021021   ADDU V0, S0, V0
9D008558  8C420000   LW V0, 0(V0)
9D00855C  26440001   ADDIU A0, S2, 1
9D008560  30840FFF   ANDI A0, A0, 4095
9D008564  00442021   ADDU A0, V0, A0
9D008568  32450FFF   ANDI A1, S2, 4095
9D00856C  90840000   LBU A0, 0(A0)
9D008570  00451021   ADDU V0, V0, A1
9D008574  90420000   LBU V0, 0(V0)
9D008578  00042200   SLL A0, A0, 8
9D00857C  00822025   OR A0, A0, V0
9D008580  2C820800   SLTIU V0, A0, 2048
9D008584  144011AA   BNE V0, ZERO, 0x9D00CC30
9D008588  26530002   ADDIU S3, S2, 2
9D00858C  34058000   ORI A1, ZERO, -32768
9D008590  0085102B   SLTU V0, A0, A1
9D008594  1040134D   BEQ V0, ZERO, .LBB4972, .LBB4973, .LBB4974
9D008598  00041302   SRL V0, A0, 12
9D00859C  8EA20040   LW V0, 64(S5)
9D0085A0  8C450000   LW A1, 0(V0)
9D0085A4  50B1000D   BEQL A1, S1, 0x9D0085DC
9D0085A8  00041302   SRL V0, A0, 12
9D0085AC  0085282B   SLTU A1, A0, A1
9D0085B0  54A00006   BNEL A1, ZERO, 0x9D0085CC
9D0085B4  2442000C   ADDIU V0, V0, 12
9D0085B8  8C450004   LW A1, 4(V0)
9D0085BC  00A4282B   SLTU A1, A1, A0
9D0085C0  50A017C5   BEQL A1, ZERO, 0x9D00E4D8
9D0085C4  8C420008   LW V0, 8(V0)
9D0085C8  2442000C   ADDIU V0, V0, 12
9D0085CC  8C450000   LW A1, 0(V0)
9D0085D0  54B1FFF7   BNEL A1, S1, 0x9D0085B0
9D0085D4  0085282B   SLTU A1, A0, A1
9D0085D8  00041302   SRL V0, A0, 12
9D0085DC  00021080   SLL V0, V0, 2
9D0085E0  02021021   ADDU V0, S0, V0
9D0085E4  8C420000   LW V0, 0(V0)
9D0085E8  30840FFF   ANDI A0, A0, 4095
9D0085EC  00441021   ADDU V0, V0, A0
9D0085F0  90420000   LBU V0, 0(V0)
9D0085F4  8E0F0054   LW T7, 84(S0)
9D0085F8  304D0040   ANDI T5, V0, 64
9D0085FC  00433824   AND A3, V0, V1
9D008600  8F84807C   LW A0, -32644(GP)
9D008604  2484FFFC   ADDIU A0, A0, -4
9D008608  25EF0004   ADDIU T7, T7, 4
9D00860C  31AD00FF   ANDI T5, T5, 255
9D008610  30E700FF   ANDI A3, A3, 255
9D008614  AF84807C   SW A0, -32644(GP)
9D008618  1880210B   BLEZ A0, 0x9D010A48
9D00861C  AE0F0054   SW T7, 84(S0)
9D008620  00132302   SRL A0, S3, 12
9D008624  00042080   SLL A0, A0, 2
9D008628  00952021   ADDU A0, A0, S5
9D00862C  8C840000   LW A0, 0(A0)
9D008630  32730FFF   ANDI S3, S3, 4095
9D008634  00932021   ADDU A0, A0, S3
9D008638  90840000   LBU A0, 0(A0)
9D00863C  00042080   SLL A0, A0, 2
9D008640  02E42021   ADDU A0, S7, A0
9D008644  8C840000   LW A0, 0(A0)
9D008648  00800008   JR A0
9D00864C  26520003   ADDIU S2, S2, 3
9D008650  00121302   SRL V0, S2, 12
9D008654  00021080   SLL V0, V0, 2
9D008658  02021021   ADDU V0, S0, V0
9D00865C  8C440000   LW A0, 0(V0)
9D008660  32420FFF   ANDI V0, S2, 4095
9D008664  00821021   ADDU V0, A0, V0
9D008668  90420000   LBU V0, 0(V0)
9D00866C  8E0F0054   LW T7, 84(S0)
9D008670  8F848078   LW A0, -32648(GP)
9D008674  00821021   ADDU V0, A0, V0
9D008678  90420000   LBU V0, 0(V0)
9D00867C  8F84807C   LW A0, -32644(GP)
9D008680  2484FFFD   ADDIU A0, A0, -3
9D008684  25EF0003   ADDIU T7, T7, 3
9D008688  00622821   ADDU A1, V1, V0
9D00868C  00A94821   ADDU T1, A1, T1
9D008690  00436826   XOR T5, V0, V1
9D008694  312200FF   ANDI V0, T1, 255
9D008698  000D6827   NOR T5, ZERO, T5
9D00869C  7C0D3004   INS T5, ZERO, 0, 7
9D0086A0  00431826   XOR V1, V0, V1
9D0086A4  01A36824   AND T5, T5, V1
9D0086A8  26530001   ADDIU S3, S2, 1
9D0086AC  7D290200   EXT T1, T1, 8, 1
9D0086B0  31AD00FF   ANDI T5, T5, 255
9D0086B4  AF84807C   SW A0, -32644(GP)
9D0086B8  18801B75   BLEZ A0, 0x9D00F490
9D0086BC  AE0F0054   SW T7, 84(S0)
9D0086C0  00131B02   SRL V1, S3, 12
9D0086C4  00031880   SLL V1, V1, 2
9D0086C8  00751821   ADDU V1, V1, S5
9D0086CC  8C640000   LW A0, 0(V1)
9D0086D0  32730FFF   ANDI S3, S3, 4095
9D0086D4  00401821   ADDU V1, V0, ZERO
9D0086D8  00932021   ADDU A0, A0, S3
9D0086DC  90840000   LBU A0, 0(A0)
9D0086E0  26520002   ADDIU S2, S2, 2
9D0086E4  00042080   SLL A0, A0, 2
9D0086E8  02E42021   ADDU A0, S7, A0
9D0086EC  8C840000   LW A0, 0(A0)
9D0086F0  00800008   JR A0
9D0086F4  00403821   ADDU A3, V0, ZERO
9D0086F8  00121302   SRL V0, S2, 12
9D0086FC  00021080   SLL V0, V0, 2
9D008700  02021021   ADDU V0, S0, V0
9D008704  8C440000   LW A0, 0(V0)
9D008708  32420FFF   ANDI V0, S2, 4095
9D00870C  00821021   ADDU V0, A0, V0
9D008710  90420000   LBU V0, 0(V0)
9D008714  8E0F0054   LW T7, 84(S0)
9D008718  8F858078   LW A1, -32648(GP)
9D00871C  00A22821   ADDU A1, A1, V0
9D008720  90A70000   LBU A3, 0(A1)
9D008724  000921C0   SLL A0, T1, 7
9D008728  308400FF   ANDI A0, A0, 255
9D00872C  00071042   SRL V0, A3, 1
9D008730  00821025   OR V0, A0, V0
9D008734  8F84807C   LW A0, -32644(GP)
9D008738  2484FFFB   ADDIU A0, A0, -5
9D00873C  25EF0005   ADDIU T7, T7, 5
9D008740  26530001   ADDIU S3, S2, 1
9D008744  30E90001   ANDI T1, A3, 1
9D008748  A0A20000   SB V0, 0(A1)
9D00874C  AF84807C   SW A0, -32644(GP)
9D008750  188020AB   BLEZ A0, 0x9D010A00
9D008754  AE0F0054   SW T7, 84(S0)
9D008758  00132302   SRL A0, S3, 12
9D00875C  00042080   SLL A0, A0, 2
9D008760  00952021   ADDU A0, A0, S5
9D008764  8C840000   LW A0, 0(A0)
9D008768  32730FFF   ANDI S3, S3, 4095
9D00876C  26520002   ADDIU S2, S2, 2
9D008770  00932021   ADDU A0, A0, S3
9D008774  90840000   LBU A0, 0(A0)
9D008778  00042080   SLL A0, A0, 2
9D00877C  02E42021   ADDU A0, S7, A0
9D008780  8C840000   LW A0, 0(A0)
9D008784  00800008   JR A0
9D008788  00403821   ADDU A3, V0, ZERO
9D00878C  00121302   SRL V0, S2, 12
9D008790  00021080   SLL V0, V0, 2
9D008794  02021021   ADDU V0, S0, V0
9D008798  8C420000   LW V0, 0(V0)
9D00879C  26450001   ADDIU A1, S2, 1
9D0087A0  30A50FFF   ANDI A1, A1, 4095
9D0087A4  00452821   ADDU A1, V0, A1
9D0087A8  32440FFF   ANDI A0, S2, 4095
9D0087AC  90AF0000   LBU T7, 0(A1)
9D0087B0  00441021   ADDU V0, V0, A0
9D0087B4  90420000   LBU V0, 0(V0)
9D0087B8  000F7A00   SLL T7, T7, 8
9D0087BC  01E27825   OR T7, T7, V0
9D0087C0  2DE20800   SLTIU V0, T7, 2048
9D0087C4  144010F7   BNE V0, ZERO, 0x9D00CBA4
9D0087C8  26530002   ADDIU S3, S2, 2
9D0087CC  340B8000   ORI T3, ZERO, -32768
9D0087D0  01EB102B   SLTU V0, T7, T3
9D0087D4  10401373   BEQ V0, ZERO, .LBB4999, .LBB5000, .LBB5001
9D0087D8  000F1302   SRL V0, T7, 12
9D0087DC  8EA20040   LW V0, 64(S5)
9D0087E0  8C440000   LW A0, 0(V0)
9D0087E4  5091000D   BEQL A0, S1, 0x9D00881C
9D0087E8  000F1302   SRL V0, T7, 12
9D0087EC  01E4202B   SLTU A0, T7, A0
9D0087F0  54800006   BNEL A0, ZERO, 0x9D00880C
9D0087F4  2442000C   ADDIU V0, V0, 12
9D0087F8  8C440004   LW A0, 4(V0)
9D0087FC  008F202B   SLTU A0, A0, T7
9D008800  50801959   BEQL A0, ZERO, 0x9D00ED68
9D008804  8C420008   LW V0, 8(V0)
9D008808  2442000C   ADDIU V0, V0, 12
9D00880C  8C440000   LW A0, 0(V0)
9D008810  1491FFF7   BNE A0, S1, 0x9D0087F0
9D008814  01E4202B   SLTU A0, T7, A0
9D008818  000F1302   SRL V0, T7, 12
9D00881C  00021080   SLL V0, V0, 2
9D008820  02021021   ADDU V0, S0, V0
9D008824  8C440000   LW A0, 0(V0)
9D008828  31E20FFF   ANDI V0, T7, 4095
9D00882C  00821021   ADDU V0, A0, V0
9D008830  90420000   LBU V0, 0(V0)
9D008834  8E050044   LW A1, 68(S0)
9D008838  00022040   SLL A0, V0, 1
9D00883C  00892025   OR A0, A0, T1
9D008840  8CA70000   LW A3, 0(A1)
9D008844  7C4939C0   EXT T1, V0, 7, 8
9D008848  10F1000C   BEQ A3, S1, .LBB5008, .LBB5009, .LBB5010
9D00884C  308200FF   ANDI V0, A0, 255
9D008850  01E7382B   SLTU A3, T7, A3
9D008854  54E00006   BNEL A3, ZERO, 0x9D008870
9D008858  24A5000C   ADDIU A1, A1, 12
9D00885C  8CA40004   LW A0, 4(A1)
9D008860  008F202B   SLTU A0, A0, T7
9D008864  5080161B   BEQL A0, ZERO, 0x9D00E0D4
9D008868  8CA70008   LW A3, 8(A1)
9D00886C  24A5000C   ADDIU A1, A1, 12
9D008870  8CA70000   LW A3, 0(A1)
9D008874  54F1FFF7   BNEL A3, S1, 0x9D008854
9D008878  01E7382B   SLTU A3, T7, A3
9D00887C  000F2302   SRL A0, T7, 12
9D008880  00042080   SLL A0, A0, 2
9D008884  02042021   ADDU A0, S0, A0
9D008888  8C840000   LW A0, 0(A0)
9D00888C  31EF0FFF   ANDI T7, T7, 4095
9D008890  008F2021   ADDU A0, A0, T7
9D008894  A0820000   SB V0, 0(A0)
9D008898  8E0F0054   LW T7, 84(S0)
9D00889C  8F84807C   LW A0, -32644(GP)
9D0088A0  2484FFFA   ADDIU A0, A0, -6
9D0088A4  25EF0006   ADDIU T7, T7, 6
9D0088A8  AF84807C   SW A0, -32644(GP)
9D0088AC  18801EFF   BLEZ A0, 0x9D0104AC
9D0088B0  AE0F0054   SW T7, 84(S0)
9D0088B4  00132302   SRL A0, S3, 12
9D0088B8  00042080   SLL A0, A0, 2
9D0088BC  00952021   ADDU A0, A0, S5
9D0088C0  8C840000   LW A0, 0(A0)
9D0088C4  32730FFF   ANDI S3, S3, 4095
9D0088C8  26520003   ADDIU S2, S2, 3
9D0088CC  00932021   ADDU A0, A0, S3
9D0088D0  90840000   LBU A0, 0(A0)
9D0088D4  00042080   SLL A0, A0, 2
9D0088D8  02E42021   ADDU A0, S7, A0
9D0088DC  8C840000   LW A0, 0(A0)
9D0088E0  00800008   JR A0
9D0088E4  00403821   ADDU A3, V0, ZERO
9D0088E8  8E0F0054   LW T7, 84(S0)
9D0088EC  30690001   ANDI T1, V1, 1
9D0088F0  8F84807C   LW A0, -32644(GP)
9D0088F4  2484FFFE   ADDIU A0, A0, -2
9D0088F8  25EF0002   ADDIU T7, T7, 2
9D0088FC  7C623840   EXT V0, V1, 1, 8
9D008900  AF84807C   SW A0, -32644(GP)
9D008904  18801E54   BLEZ A0, 0x9D010258
9D008908  AE0F0054   SW T7, 84(S0)
9D00890C  00121B02   SRL V1, S2, 12
9D008910  00031880   SLL V1, V1, 2
9D008914  00751821   ADDU V1, V1, S5
9D008918  8C650000   LW A1, 0(V1)
9D00891C  32440FFF   ANDI A0, S2, 4095
9D008920  00401821   ADDU V1, V0, ZERO
9D008924  00A42021   ADDU A0, A1, A0
9D008928  90840000   LBU A0, 0(A0)
9D00892C  26520001   ADDIU S2, S2, 1
9D008930  00042080   SLL A0, A0, 2
9D008934  02E42021   ADDU A0, S7, A0
9D008938  8C840000   LW A0, 0(A0)
9D00893C  00800008   JR A0
9D008940  00403821   ADDU A3, V0, ZERO
9D008944  00122302   SRL A0, S2, 12
9D008948  00042080   SLL A0, A0, 2
9D00894C  02042021   ADDU A0, S0, A0
9D008950  8C840000   LW A0, 0(A0)
9D008954  26450001   ADDIU A1, S2, 1
9D008958  30A50FFF   ANDI A1, A1, 4095
9D00895C  32520FFF   ANDI S2, S2, 4095
9D008960  00852821   ADDU A1, A0, A1
9D008964  8E0F0054   LW T7, 84(S0)
9D008968  00922021   ADDU A0, A0, S2
9D00896C  90B30000   LBU S3, 0(A1)
9D008970  90850000   LBU A1, 0(A0)
9D008974  8F84807C   LW A0, -32644(GP)
9D008978  2484FFFD   ADDIU A0, A0, -3
9D00897C  00139A00   SLL S3, S3, 8
9D008980  25EF0003   ADDIU T7, T7, 3
9D008984  02659825   OR S3, S3, A1
9D008988  AF84807C   SW A0, -32644(GP)
9D00898C  18801C14   BLEZ A0, 0x9D00F9E0
9D008990  AE0F0054   SW T7, 84(S0)
9D008994  00132302   SRL A0, S3, 12
9D008998  00042080   SLL A0, A0, 2
9D00899C  00952021   ADDU A0, A0, S5
9D0089A0  8C850000   LW A1, 0(A0)
9D0089A4  32640FFF   ANDI A0, S3, 4095
9D0089A8  00A42021   ADDU A0, A1, A0
9D0089AC  90840000   LBU A0, 0(A0)
9D0089B0  00042080   SLL A0, A0, 2
9D0089B4  02E42021   ADDU A0, S7, A0
9D0089B8  8C840000   LW A0, 0(A0)
9D0089BC  00800008   JR A0
9D0089C0  26720001   ADDIU S2, S3, 1
9D0089C4  00121302   SRL V0, S2, 12
9D0089C8  00021080   SLL V0, V0, 2
9D0089CC  02021021   ADDU V0, S0, V0
9D0089D0  8C420000   LW V0, 0(V0)
9D0089D4  26450001   ADDIU A1, S2, 1
9D0089D8  30A50FFF   ANDI A1, A1, 4095
9D0089DC  00452821   ADDU A1, V0, A1
9D0089E0  32440FFF   ANDI A0, S2, 4095
9D0089E4  90B80000   LBU T8, 0(A1)
9D0089E8  00441021   ADDU V0, V0, A0
9D0089EC  90420000   LBU V0, 0(V0)
9D0089F0  0018C200   SLL T8, T8, 8
9D0089F4  0302C025   OR T8, T8, V0
9D0089F8  030AC021   ADDU T8, T8, T2
9D0089FC  330FFFFF   ANDI T7, T8, -1
9D008A00  2DE20800   SLTIU V0, T7, 2048
9D008A04  14401050   BNE V0, ZERO, 0x9D00CB48
9D008A08  26530002   ADDIU S3, S2, 2
9D008A0C  340E8000   ORI T6, ZERO, -32768
9D008A10  01EE102B   SLTU V0, T7, T6
9D008A14  104011A8   BEQ V0, ZERO, .LBB5042, .LBB5043, .LBB5044
9D008A18  000F1302   SRL V0, T7, 12
9D008A1C  8EA20040   LW V0, 64(S5)
9D008A20  8C440000   LW A0, 0(V0)
9D008A24  5091000D   BEQL A0, S1, 0x9D008A5C
9D008A28  000F1302   SRL V0, T7, 12
9D008A2C  01E4202B   SLTU A0, T7, A0
9D008A30  54800006   BNEL A0, ZERO, 0x9D008A4C
9D008A34  2442000C   ADDIU V0, V0, 12
9D008A38  8C440004   LW A0, 4(V0)
9D008A3C  008F202B   SLTU A0, A0, T7
9D008A40  5080182A   BEQL A0, ZERO, 0x9D00EAEC
9D008A44  8C420008   LW V0, 8(V0)
9D008A48  2442000C   ADDIU V0, V0, 12
9D008A4C  8C440000   LW A0, 0(V0)
9D008A50  1491FFF7   BNE A0, S1, 0x9D008A30
9D008A54  01E4202B   SLTU A0, T7, A0
9D008A58  000F1302   SRL V0, T7, 12
9D008A5C  00021080   SLL V0, V0, 2
9D008A60  02021021   ADDU V0, S0, V0
9D008A64  8C440000   LW A0, 0(V0)
9D008A68  33020FFF   ANDI V0, T8, 4095
9D008A6C  00821021   ADDU V0, A0, V0
9D008A70  90420000   LBU V0, 0(V0)
9D008A74  8E070044   LW A3, 68(S0)
9D008A78  30490001   ANDI T1, V0, 1
9D008A7C  8CE40000   LW A0, 0(A3)
9D008A80  1091000C   BEQ A0, S1, .LBB5051, .LBB5052, .LBB5053
9D008A84  7C423840   EXT V0, V0, 1, 8
9D008A88  01E4202B   SLTU A0, T7, A0
9D008A8C  54800006   BNEL A0, ZERO, 0x9D008AA8
9D008A90  24E7000C   ADDIU A3, A3, 12
9D008A94  8CE40004   LW A0, 4(A3)
9D008A98  008F202B   SLTU A0, A0, T7
9D008A9C  508014D7   BEQL A0, ZERO, 0x9D00DDFC
9D008AA0  8CE70008   LW A3, 8(A3)
9D008AA4  24E7000C   ADDIU A3, A3, 12
9D008AA8  8CE40000   LW A0, 0(A3)
9D008AAC  1491FFF7   BNE A0, S1, 0x9D008A8C
9D008AB0  01E4202B   SLTU A0, T7, A0
9D008AB4  000F2302   SRL A0, T7, 12
9D008AB8  00042080   SLL A0, A0, 2
9D008ABC  02042021   ADDU A0, S0, A0
9D008AC0  8C840000   LW A0, 0(A0)
9D008AC4  33180FFF   ANDI T8, T8, 4095
9D008AC8  00982021   ADDU A0, A0, T8
9D008ACC  A0820000   SB V0, 0(A0)
9D008AD0  8E0F0054   LW T7, 84(S0)
9D008AD4  00431026   XOR V0, V0, V1
9D008AD8  8F84807C   LW A0, -32644(GP)
9D008ADC  2484FFF9   ADDIU A0, A0, -7
9D008AE0  25EF0007   ADDIU T7, T7, 7
9D008AE4  304200FF   ANDI V0, V0, 255
9D008AE8  AF84807C   SW A0, -32644(GP)
9D008AEC  18801DF8   BLEZ A0, 0x9D0102D0
9D008AF0  AE0F0054   SW T7, 84(S0)
9D008AF4  00131B02   SRL V1, S3, 12
9D008AF8  00031880   SLL V1, V1, 2
9D008AFC  00751821   ADDU V1, V1, S5
9D008B00  8C640000   LW A0, 0(V1)
9D008B04  32730FFF   ANDI S3, S3, 4095
9D008B08  00401821   ADDU V1, V0, ZERO
9D008B0C  00932021   ADDU A0, A0, S3
9D008B10  90840000   LBU A0, 0(A0)
9D008B14  26520003   ADDIU S2, S2, 3
9D008B18  00042080   SLL A0, A0, 2
9D008B1C  02E42021   ADDU A0, S7, A0
9D008B20  8C840000   LW A0, 0(A0)
9D008B24  00800008   JR A0
9D008B28  00403821   ADDU A3, V0, ZERO
9D008B2C  00121302   SRL V0, S2, 12
9D008B30  00021080   SLL V0, V0, 2
9D008B34  02021021   ADDU V0, S0, V0
9D008B38  8C440000   LW A0, 0(V0)
9D008B3C  32420FFF   ANDI V0, S2, 4095
9D008B40  00821021   ADDU V0, A0, V0
9D008B44  90420000   LBU V0, 0(V0)
9D008B48  8E0F0054   LW T7, 84(S0)
9D008B4C  01421021   ADDU V0, T2, V0
9D008B50  304200FF   ANDI V0, V0, 255
9D008B54  8F848078   LW A0, -32648(GP)
9D008B58  00821021   ADDU V0, A0, V0
9D008B5C  90420000   LBU V0, 0(V0)
9D008B60  8F84807C   LW A0, -32644(GP)
9D008B64  2484FFFC   ADDIU A0, A0, -4
9D008B68  25EF0004   ADDIU T7, T7, 4
9D008B6C  00431026   XOR V0, V0, V1
9D008B70  26530001   ADDIU S3, S2, 1
9D008B74  304200FF   ANDI V0, V0, 255
9D008B78  AF84807C   SW A0, -32644(GP)
9D008B7C  18801AC8   BLEZ A0, 0x9D00F6A0
9D008B80  AE0F0054   SW T7, 84(S0)
9D008B84  00131B02   SRL V1, S3, 12
9D008B88  00031880   SLL V1, V1, 2
9D008B8C  00751821   ADDU V1, V1, S5
9D008B90  8C640000   LW A0, 0(V1)
9D008B94  32730FFF   ANDI S3, S3, 4095
9D008B98  00401821   ADDU V1, V0, ZERO
9D008B9C  00932021   ADDU A0, A0, S3
9D008BA0  90840000   LBU A0, 0(A0)
9D008BA4  26520002   ADDIU S2, S2, 2
9D008BA8  00042080   SLL A0, A0, 2
9D008BAC  02E42021   ADDU A0, S7, A0
9D008BB0  8C840000   LW A0, 0(A0)
9D008BB4  00800008   JR A0
9D008BB8  00403821   ADDU A3, V0, ZERO
9D008BBC  00121302   SRL V0, S2, 12
9D008BC0  00021080   SLL V0, V0, 2
9D008BC4  02021021   ADDU V0, S0, V0
9D008BC8  8C440000   LW A0, 0(V0)
9D008BCC  32420FFF   ANDI V0, S2, 4095
9D008BD0  00821021   ADDU V0, A0, V0
9D008BD4  90420000   LBU V0, 0(V0)
9D008BD8  8E0F0054   LW T7, 84(S0)
9D008BDC  01421021   ADDU V0, T2, V0
9D008BE0  304200FF   ANDI V0, V0, 255
9D008BE4  8F858078   LW A1, -32648(GP)
9D008BE8  00A22821   ADDU A1, A1, V0
9D008BEC  90A90000   LBU T1, 0(A1)
9D008BF0  8F84807C   LW A0, -32644(GP)
9D008BF4  2484FFFA   ADDIU A0, A0, -6
9D008BF8  25EF0006   ADDIU T7, T7, 6
9D008BFC  00091042   SRL V0, T1, 1
9D008C00  26530001   ADDIU S3, S2, 1
9D008C04  31290001   ANDI T1, T1, 1
9D008C08  A0A20000   SB V0, 0(A1)
9D008C0C  AF84807C   SW A0, -32644(GP)
9D008C10  18801CF6   BLEZ A0, 0x9D00FFEC
9D008C14  AE0F0054   SW T7, 84(S0)
9D008C18  00132302   SRL A0, S3, 12
9D008C1C  00042080   SLL A0, A0, 2
9D008C20  00952021   ADDU A0, A0, S5
9D008C24  8C840000   LW A0, 0(A0)
9D008C28  32730FFF   ANDI S3, S3, 4095
9D008C2C  26520002   ADDIU S2, S2, 2
9D008C30  00932021   ADDU A0, A0, S3
9D008C34  90840000   LBU A0, 0(A0)
9D008C38  00042080   SLL A0, A0, 2
9D008C3C  02E42021   ADDU A0, S7, A0
9D008C40  8C840000   LW A0, 0(A0)
9D008C44  00800008   JR A0
9D008C48  00403821   ADDU A3, V0, ZERO
9D008C4C  00121302   SRL V0, S2, 12
9D008C50  00021080   SLL V0, V0, 2
9D008C54  02021021   ADDU V0, S0, V0
9D008C58  8C440000   LW A0, 0(V0)
9D008C5C  32420FFF   ANDI V0, S2, 4095
9D008C60  00821021   ADDU V0, A0, V0
9D008C64  90420000   LBU V0, 0(V0)
9D008C68  8E0F0054   LW T7, 84(S0)
9D008C6C  8F84807C   LW A0, -32644(GP)
9D008C70  2484FFFE   ADDIU A0, A0, -2
9D008C74  00622821   ADDU A1, V1, V0
9D008C78  00A94821   ADDU T1, A1, T1
9D008C7C  00436826   XOR T5, V0, V1
9D008C80  312200FF   ANDI V0, T1, 255
9D008C84  000D6827   NOR T5, ZERO, T5
9D008C88  7C0D3004   INS T5, ZERO, 0, 7
9D008C8C  00431826   XOR V1, V0, V1
9D008C90  01A36824   AND T5, T5, V1
9D008C94  25EF0002   ADDIU T7, T7, 2
9D008C98  26530001   ADDIU S3, S2, 1
9D008C9C  7D290200   EXT T1, T1, 8, 1
9D008CA0  31AD00FF   ANDI T5, T5, 255
9D008CA4  AF84807C   SW A0, -32644(GP)
9D008CA8  18801DA5   BLEZ A0, 0x9D010340
9D008CAC  AE0F0054   SW T7, 84(S0)
9D008CB0  00131B02   SRL V1, S3, 12
9D008CB4  00031880   SLL V1, V1, 2
9D008CB8  00751821   ADDU V1, V1, S5
9D008CBC  8C640000   LW A0, 0(V1)
9D008CC0  32730FFF   ANDI S3, S3, 4095
9D008CC4  00401821   ADDU V1, V0, ZERO
9D008CC8  00932021   ADDU A0, A0, S3
9D008CCC  90840000   LBU A0, 0(A0)
9D008CD0  26520002   ADDIU S2, S2, 2
9D008CD4  00042080   SLL A0, A0, 2
9D008CD8  02E42021   ADDU A0, S7, A0
9D008CDC  8C840000   LW A0, 0(A0)
9D008CE0  00800008   JR A0
9D008CE4  00403821   ADDU A3, V0, ZERO
9D008CE8  00121302   SRL V0, S2, 12
9D008CEC  00021080   SLL V0, V0, 2
9D008CF0  02021021   ADDU V0, S0, V0
9D008CF4  8C450000   LW A1, 0(V0)
9D008CF8  32420FFF   ANDI V0, S2, 4095
9D008CFC  8F848078   LW A0, -32648(GP)
9D008D00  00A21021   ADDU V0, A1, V0
9D008D04  90420000   LBU V0, 0(V0)
9D008D08  00821021   ADDU V0, A0, V0
9D008D0C  90580001   LBU T8, 1(V0)
9D008D10  90420000   LBU V0, 0(V0)
9D008D14  0018C200   SLL T8, T8, 8
9D008D18  0302C025   OR T8, T8, V0
9D008D1C  0314C021   ADDU T8, T8, S4
9D008D20  330FFFFF   ANDI T7, T8, -1
9D008D24  2DE20800   SLTIU V0, T7, 2048
9D008D28  14400F81   BNE V0, ZERO, 0x9D00CB30
9D008D2C  26530001   ADDIU S3, S2, 1
9D008D30  34048000   ORI A0, ZERO, -32768
9D008D34  01E4102B   SLTU V0, T7, A0
9D008D38  10401221   BEQ V0, ZERO, .LBB5092, .LBB5093, .LBB5094
9D008D3C  000F1302   SRL V0, T7, 12
9D008D40  8EA20040   LW V0, 64(S5)
9D008D44  8C440000   LW A0, 0(V0)
9D008D48  5091000D   BEQL A0, S1, 0x9D008D80
9D008D4C  000F1302   SRL V0, T7, 12
9D008D50  01E4202B   SLTU A0, T7, A0
9D008D54  54800006   BNEL A0, ZERO, 0x9D008D70
9D008D58  2442000C   ADDIU V0, V0, 12
9D008D5C  8C440004   LW A0, 4(V0)
9D008D60  008F202B   SLTU A0, A0, T7
9D008D64  508017AC   BEQL A0, ZERO, 0x9D00EC18
9D008D68  8C420008   LW V0, 8(V0)
9D008D6C  2442000C   ADDIU V0, V0, 12
9D008D70  8C440000   LW A0, 0(V0)
9D008D74  1491FFF7   BNE A0, S1, 0x9D008D54
9D008D78  01E4202B   SLTU A0, T7, A0
9D008D7C  000F1302   SRL V0, T7, 12
9D008D80  00021080   SLL V0, V0, 2
9D008D84  02021021   ADDU V0, S0, V0
9D008D88  8C440000   LW A0, 0(V0)
9D008D8C  33020FFF   ANDI V0, T8, 4095
9D008D90  00821021   ADDU V0, A0, V0
9D008D94  90420000   LBU V0, 0(V0)
9D008D98  8E070044   LW A3, 68(S0)
9D008D9C  30490001   ANDI T1, V0, 1
9D008DA0  8CE40000   LW A0, 0(A3)
9D008DA4  1091000C   BEQ A0, S1, .LBB5101, .LBB5102, .LBB5103
9D008DA8  7C423840   EXT V0, V0, 1, 8
9D008DAC  01E4202B   SLTU A0, T7, A0
9D008DB0  54800006   BNEL A0, ZERO, 0x9D008DCC
9D008DB4  24E7000C   ADDIU A3, A3, 12
9D008DB8  8CE40004   LW A0, 4(A3)
9D008DBC  008F202B   SLTU A0, A0, T7
9D008DC0  50801326   BEQL A0, ZERO, 0x9D00DA5C
9D008DC4  8CE70008   LW A3, 8(A3)
9D008DC8  24E7000C   ADDIU A3, A3, 12
9D008DCC  8CE40000   LW A0, 0(A3)
9D008DD0  1491FFF7   BNE A0, S1, 0x9D008DB0
9D008DD4  01E4202B   SLTU A0, T7, A0
9D008DD8  000F2302   SRL A0, T7, 12
9D008DDC  00042080   SLL A0, A0, 2
9D008DE0  02042021   ADDU A0, S0, A0
9D008DE4  8C840000   LW A0, 0(A0)
9D008DE8  33180FFF   ANDI T8, T8, 4095
9D008DEC  00982021   ADDU A0, A0, T8
9D008DF0  A0820000   SB V0, 0(A0)
9D008DF4  8E0F0054   LW T7, 84(S0)
9D008DF8  00431026   XOR V0, V0, V1
9D008DFC  8F84807C   LW A0, -32644(GP)
9D008E00  2484FFF8   ADDIU A0, A0, -8
9D008E04  25EF0008   ADDIU T7, T7, 8
9D008E08  304200FF   ANDI V0, V0, 255
9D008E0C  AF84807C   SW A0, -32644(GP)
9D008E10  18802007   BLEZ A0, 0x9D010E30
9D008E14  AE0F0054   SW T7, 84(S0)
9D008E18  00131B02   SRL V1, S3, 12
9D008E1C  00031880   SLL V1, V1, 2
9D008E20  00751821   ADDU V1, V1, S5
9D008E24  8C640000   LW A0, 0(V1)
9D008E28  32730FFF   ANDI S3, S3, 4095
9D008E2C  00401821   ADDU V1, V0, ZERO
9D008E30  00932021   ADDU A0, A0, S3
9D008E34  90840000   LBU A0, 0(A0)
9D008E38  26520002   ADDIU S2, S2, 2
9D008E3C  00042080   SLL A0, A0, 2
9D008E40  02E42021   ADDU A0, S7, A0
9D008E44  8C840000   LW A0, 0(A0)
9D008E48  00800008   JR A0
9D008E4C  00403821   ADDU A3, V0, ZERO
9D008E50  8F85807C   LW A1, -32644(GP)
9D008E54  8E040054   LW A0, 84(S0)
9D008E58  92180052   LBU T8, 82(S0)
9D008E5C  24AEFFFE   ADDIU T6, A1, -2
9D008E60  248F0002   ADDIU T7, A0, 2
9D008E64  AF8E807C   SW T6, -32644(GP)
9D008E68  13000DB9   BEQ T8, ZERO, 0x9D00C550
9D008E6C  AE0F0054   SW T7, 84(S0)
9D008E70  19C016BC   BLEZ T6, 0x9D00E964
9D008E74  35380020   ORI T8, T1, 32
9D008E78  240BFF80   ADDIU T3, ZERO, -128
9D008E7C  004B9824   AND S3, V0, T3
9D008E80  7C139C20   SEB S3, S3
9D008E84  240F0040   ADDIU T7, ZERO, 64
9D008E88  8F8B8074   LW T3, -32652(GP)
9D008E8C  000D780A   MOVZ T7, ZERO, T5
9D008E90  240E0008   ADDIU T6, ZERO, 8
9D008E94  02789825   OR S3, S3, T8
9D008E98  26D9FFFE   ADDIU T9, S6, -2
9D008E9C  26D8FFFF   ADDIU T8, S6, -1
9D008EA0  8FA60014   LW A2, 20(SP)
9D008EA4  0006700A   MOVZ T6, ZERO, A2
9D008EA8  01F37825   OR T7, T7, S3
9D008EAC  8E06003C   LW A2, 60(S0)
9D008EB0  333300FF   ANDI S3, T9, 255
9D008EB4  331800FF   ANDI T8, T8, 255
9D008EB8  24190002   ADDIU T9, ZERO, 2
9D008EBC  0007C80B   MOVN T9, ZERO, A3
9D008EC0  01CF7025   OR T6, T6, T7
9D008EC4  01764021   ADDU T0, T3, S6
9D008EC8  00127A02   SRL T7, S2, 8
9D008ECC  0178C021   ADDU T8, T3, T8
9D008ED0  01739821   ADDU S3, T3, S3
9D008ED4  032E7025   OR T6, T9, T6
9D008ED8  A10F0000   SB T7, 0(T0)
9D008EDC  A3120000   SB S2, 0(T8)
9D008EE0  A26E0000   SB T6, 0(S3)
9D008EE4  90D20FFF   LBU S2, 4095(A2)
9D008EE8  90CE0FFE   LBU T6, 4094(A2)
9D008EEC  24A5FFF7   ADDIU A1, A1, -9
9D008EF0  24840009   ADDIU A0, A0, 9
9D008EF4  26CCFFFD   ADDIU T4, S6, -3
9D008EF8  00129200   SLL S2, S2, 8
9D008EFC  A2A00052   SB ZERO, 82(S5)
9D008F00  319600FF   ANDI S6, T4, 255
9D008F04  024E9025   OR S2, S2, T6
9D008F08  AF85807C   SW A1, -32644(GP)
9D008F0C  AE040054   SW A0, 84(S0)
9D008F10  00807821   ADDU T7, A0, ZERO
9D008F14  00A02021   ADDU A0, A1, ZERO
9D008F18  241E0001   ADDIU FP, ZERO, 1
9D008F1C  AFA00018   SW ZERO, 24(SP)
9D008F20  58801692   BLEZL A0, 0x9D00E96C
9D008F24  7C023004   INS V0, ZERO, 0, 7
9D008F28  00122302   SRL A0, S2, 12
9D008F2C  00042080   SLL A0, A0, 2
9D008F30  02042021   ADDU A0, S0, A0
9D008F34  8C850000   LW A1, 0(A0)
9D008F38  32440FFF   ANDI A0, S2, 4095
9D008F3C  00A42021   ADDU A0, A1, A0
9D008F40  90840000   LBU A0, 0(A0)
9D008F44  00042080   SLL A0, A0, 2
9D008F48  02E42021   ADDU A0, S7, A0
9D008F4C  8C840000   LW A0, 0(A0)
9D008F50  00800008   JR A0
9D008F54  26520001   ADDIU S2, S2, 1
9D008F58  00121302   SRL V0, S2, 12
9D008F5C  00021080   SLL V0, V0, 2
9D008F60  02021021   ADDU V0, S0, V0
9D008F64  8C420000   LW V0, 0(V0)
9D008F68  26450001   ADDIU A1, S2, 1
9D008F6C  30A50FFF   ANDI A1, A1, 4095
9D008F70  00452821   ADDU A1, V0, A1
9D008F74  32440FFF   ANDI A0, S2, 4095
9D008F78  90B80000   LBU T8, 0(A1)
9D008F7C  00441021   ADDU V0, V0, A0
9D008F80  90420000   LBU V0, 0(V0)
9D008F84  0018C200   SLL T8, T8, 8
9D008F88  0302C025   OR T8, T8, V0
9D008F8C  0314C021   ADDU T8, T8, S4
9D008F90  330FFFFF   ANDI T7, T8, -1
9D008F94  2DE20800   SLTIU V0, T7, 2048
9D008F98  14400EFB   BNE V0, ZERO, 0x9D00CB88
9D008F9C  26530002   ADDIU S3, S2, 2
9D008FA0  340E8000   ORI T6, ZERO, -32768
9D008FA4  01EE102B   SLTU V0, T7, T6
9D008FA8  104010C1   BEQ V0, ZERO, .LBB5128, .LBB5129, .LBB5130
9D008FAC  000F1302   SRL V0, T7, 12
9D008FB0  8EA20040   LW V0, 64(S5)
9D008FB4  8C440000   LW A0, 0(V0)
9D008FB8  5091000D   BEQL A0, S1, 0x9D008FF0
9D008FBC  000F1302   SRL V0, T7, 12
9D008FC0  01E4202B   SLTU A0, T7, A0
9D008FC4  54800006   BNEL A0, ZERO, 0x9D008FE0
9D008FC8  2442000C   ADDIU V0, V0, 12
9D008FCC  8C440004   LW A0, 4(V0)
9D008FD0  008F202B   SLTU A0, A0, T7
9D008FD4  508016F6   BEQL A0, ZERO, 0x9D00EBB0
9D008FD8  8C420008   LW V0, 8(V0)
9D008FDC  2442000C   ADDIU V0, V0, 12
9D008FE0  8C440000   LW A0, 0(V0)
9D008FE4  1491FFF7   BNE A0, S1, 0x9D008FC4
9D008FE8  01E4202B   SLTU A0, T7, A0
9D008FEC  000F1302   SRL V0, T7, 12
9D008FF0  00021080   SLL V0, V0, 2
9D008FF4  02021021   ADDU V0, S0, V0
9D008FF8  8C440000   LW A0, 0(V0)
9D008FFC  33020FFF   ANDI V0, T8, 4095
9D009000  00821021   ADDU V0, A0, V0
9D009004  90420000   LBU V0, 0(V0)
9D009008  8E070044   LW A3, 68(S0)
9D00900C  30490001   ANDI T1, V0, 1
9D009010  8CE40000   LW A0, 0(A3)
9D009014  1091000C   BEQ A0, S1, .LBB5137, .LBB5138, .LBB5139
9D009018  7C423840   EXT V0, V0, 1, 8
9D00901C  01E4202B   SLTU A0, T7, A0
9D009020  54800006   BNEL A0, ZERO, 0x9D00903C
9D009024  24E7000C   ADDIU A3, A3, 12
9D009028  8CE40004   LW A0, 4(A3)
9D00902C  008F202B   SLTU A0, A0, T7
9D009030  508012B5   BEQL A0, ZERO, 0x9D00DB08
9D009034  8CE70008   LW A3, 8(A3)
9D009038  24E7000C   ADDIU A3, A3, 12
9D00903C  8CE40000   LW A0, 0(A3)
9D009040  1491FFF7   BNE A0, S1, 0x9D009020
9D009044  01E4202B   SLTU A0, T7, A0
9D009048  000F2302   SRL A0, T7, 12
9D00904C  00042080   SLL A0, A0, 2
9D009050  02042021   ADDU A0, S0, A0
9D009054  8C840000   LW A0, 0(A0)
9D009058  33180FFF   ANDI T8, T8, 4095
9D00905C  00982021   ADDU A0, A0, T8
9D009060  A0820000   SB V0, 0(A0)
9D009064  8E0F0054   LW T7, 84(S0)
9D009068  00431026   XOR V0, V0, V1
9D00906C  8F84807C   LW A0, -32644(GP)
9D009070  2484FFF9   ADDIU A0, A0, -7
9D009074  25EF0007   ADDIU T7, T7, 7
9D009078  304200FF   ANDI V0, V0, 255
9D00907C  AF84807C   SW A0, -32644(GP)
9D009080  18801A8F   BLEZ A0, 0x9D00FAC0
9D009084  AE0F0054   SW T7, 84(S0)
9D009088  00131B02   SRL V1, S3, 12
9D00908C  00031880   SLL V1, V1, 2
9D009090  00751821   ADDU V1, V1, S5
9D009094  8C640000   LW A0, 0(V1)
9D009098  32730FFF   ANDI S3, S3, 4095
9D00909C  00401821   ADDU V1, V0, ZERO
9D0090A0  00932021   ADDU A0, A0, S3
9D0090A4  90840000   LBU A0, 0(A0)
9D0090A8  26520003   ADDIU S2, S2, 3
9D0090AC  00042080   SLL A0, A0, 2
9D0090B0  02E42021   ADDU A0, S7, A0
9D0090B4  8C840000   LW A0, 0(A0)
9D0090B8  00800008   JR A0
9D0090BC  00403821   ADDU A3, V0, ZERO
9D0090C0  00121302   SRL V0, S2, 12
9D0090C4  00021080   SLL V0, V0, 2
9D0090C8  02021021   ADDU V0, S0, V0
9D0090CC  8C450000   LW A1, 0(V0)
9D0090D0  32420FFF   ANDI V0, S2, 4095
9D0090D4  8F848078   LW A0, -32648(GP)
9D0090D8  00A21021   ADDU V0, A1, V0
9D0090DC  90420000   LBU V0, 0(V0)
9D0090E0  01421021   ADDU V0, T2, V0
9D0090E4  304200FF   ANDI V0, V0, 255
9D0090E8  00821021   ADDU V0, A0, V0
9D0090EC  904F0001   LBU T7, 1(V0)
9D0090F0  90420000   LBU V0, 0(V0)
9D0090F4  000F7A00   SLL T7, T7, 8
9D0090F8  01E27825   OR T7, T7, V0
9D0090FC  2DE20800   SLTIU V0, T7, 2048
9D009100  14400E98   BNE V0, ZERO, 0x9D00CB64
9D009104  26530001   ADDIU S3, S2, 1
9D009108  34088000   ORI T0, ZERO, -32768
9D00910C  01E8102B   SLTU V0, T7, T0
9D009110  10401140   BEQ V0, ZERO, .LBB5160, .LBB5161, .LBB5162
9D009114  000F1302   SRL V0, T7, 12
9D009118  8EA20040   LW V0, 64(S5)
9D00911C  8C440000   LW A0, 0(V0)
9D009120  5091000D   BEQL A0, S1, 0x9D009158
9D009124  000F1302   SRL V0, T7, 12
9D009128  01E4202B   SLTU A0, T7, A0
9D00912C  54800006   BNEL A0, ZERO, 0x9D009148
9D009130  2442000C   ADDIU V0, V0, 12
9D009134  8C440004   LW A0, 4(V0)
9D009138  008F202B   SLTU A0, A0, T7
9D00913C  50801660   BEQL A0, ZERO, 0x9D00EAC0
9D009140  8C420008   LW V0, 8(V0)
9D009144  2442000C   ADDIU V0, V0, 12
9D009148  8C440000   LW A0, 0(V0)
9D00914C  1491FFF7   BNE A0, S1, 0x9D00912C
9D009150  01E4202B   SLTU A0, T7, A0
9D009154  000F1302   SRL V0, T7, 12
9D009158  00021080   SLL V0, V0, 2
9D00915C  02021021   ADDU V0, S0, V0
9D009160  8C440000   LW A0, 0(V0)
9D009164  31E20FFF   ANDI V0, T7, 4095
9D009168  00821021   ADDU V0, A0, V0
9D00916C  90420000   LBU V0, 0(V0)
9D009170  8E070044   LW A3, 68(S0)
9D009174  00022042   SRL A0, V0, 1
9D009178  000949C0   SLL T1, T1, 7
9D00917C  8CED0000   LW T5, 0(A3)
9D009180  00892025   OR A0, A0, T1
9D009184  30490001   ANDI T1, V0, 1
9D009188  11B1000C   BEQ T5, S1, .LBB5169, .LBB5170, .LBB5171
9D00918C  308200FF   ANDI V0, A0, 255
9D009190  01ED682B   SLTU T5, T7, T5
9D009194  55A00006   BNEL T5, ZERO, 0x9D0091B0
9D009198  24E7000C   ADDIU A3, A3, 12
9D00919C  8CE40004   LW A0, 4(A3)
9D0091A0  008F202B   SLTU A0, A0, T7
9D0091A4  508013D9   BEQL A0, ZERO, 0x9D00E10C
9D0091A8  8CE70008   LW A3, 8(A3)
9D0091AC  24E7000C   ADDIU A3, A3, 12
9D0091B0  8CED0000   LW T5, 0(A3)
9D0091B4  15B1FFF7   BNE T5, S1, 0x9D009194
9D0091B8  01ED682B   SLTU T5, T7, T5
9D0091BC  000F2302   SRL A0, T7, 12
9D0091C0  00042080   SLL A0, A0, 2
9D0091C4  02042021   ADDU A0, S0, A0
9D0091C8  8C840000   LW A0, 0(A0)
9D0091CC  31EF0FFF   ANDI T7, T7, 4095
9D0091D0  008F2021   ADDU A0, A0, T7
9D0091D4  A0820000   SB V0, 0(A0)
9D0091D8  00622021   ADDU A0, V1, V0
9D0091DC  00894821   ADDU T1, A0, T1
9D0091E0  8E0F0054   LW T7, 84(S0)
9D0091E4  00436826   XOR T5, V0, V1
9D0091E8  312200FF   ANDI V0, T1, 255
9D0091EC  000D6827   NOR T5, ZERO, T5
9D0091F0  7C0D3004   INS T5, ZERO, 0, 7
9D0091F4  00431826   XOR V1, V0, V1
9D0091F8  01A36824   AND T5, T5, V1
9D0091FC  8F83807C   LW V1, -32644(GP)
9D009200  2463FFF8   ADDIU V1, V1, -8
9D009204  25EF0008   ADDIU T7, T7, 8
9D009208  7D293A00   EXT T1, T1, 8, 8
9D00920C  31AD00FF   ANDI T5, T5, 255
9D009210  AF83807C   SW V1, -32644(GP)
9D009214  18601AE3   BLEZ V1, 0x9D00FDA4
9D009218  AE0F0054   SW T7, 84(S0)
9D00921C  00131B02   SRL V1, S3, 12
9D009220  00031880   SLL V1, V1, 2
9D009224  00751821   ADDU V1, V1, S5
9D009228  8C640000   LW A0, 0(V1)
9D00922C  32730FFF   ANDI S3, S3, 4095
9D009230  00401821   ADDU V1, V0, ZERO
9D009234  00932021   ADDU A0, A0, S3
9D009238  90840000   LBU A0, 0(A0)
9D00923C  26520002   ADDIU S2, S2, 2
9D009240  00042080   SLL A0, A0, 2
9D009244  02E42021   ADDU A0, S7, A0
9D009248  8C840000   LW A0, 0(A0)
9D00924C  00800008   JR A0
9D009250  00403821   ADDU A3, V0, ZERO
9D009254  8E0F0054   LW T7, 84(S0)
9D009258  26CC0001   ADDIU T4, S6, 1
9D00925C  319600FF   ANDI S6, T4, 255
9D009260  8F828074   LW V0, -32652(GP)
9D009264  00561021   ADDU V0, V0, S6
9D009268  8F83807C   LW V1, -32644(GP)
9D00926C  2463FFFC   ADDIU V1, V1, -4
9D009270  25EF0004   ADDIU T7, T7, 4
9D009274  90420000   LBU V0, 0(V0)
9D009278  AF83807C   SW V1, -32644(GP)
9D00927C  18601B62   BLEZ V1, 0x9D010008
9D009280  AE0F0054   SW T7, 84(S0)
9D009284  00121B02   SRL V1, S2, 12
9D009288  00031880   SLL V1, V1, 2
9D00928C  00751821   ADDU V1, V1, S5
9D009290  8C650000   LW A1, 0(V1)
9D009294  32440FFF   ANDI A0, S2, 4095
9D009298  00401821   ADDU V1, V0, ZERO
9D00929C  00A42021   ADDU A0, A1, A0
9D0092A0  90840000   LBU A0, 0(A0)
9D0092A4  26520001   ADDIU S2, S2, 1
9D0092A8  00042080   SLL A0, A0, 2
9D0092AC  02E42021   ADDU A0, S7, A0
9D0092B0  8C840000   LW A0, 0(A0)
9D0092B4  00800008   JR A0
9D0092B8  00403821   ADDU A3, V0, ZERO
9D0092BC  8E0F0054   LW T7, 84(S0)
9D0092C0  000911C0   SLL V0, T1, 7
9D0092C4  304200FF   ANDI V0, V0, 255
9D0092C8  7C653840   EXT A1, V1, 1, 8
9D0092CC  8F84807C   LW A0, -32644(GP)
9D0092D0  2484FFFE   ADDIU A0, A0, -2
9D0092D4  25EF0002   ADDIU T7, T7, 2
9D0092D8  30690001   ANDI T1, V1, 1
9D0092DC  00A21025   OR V0, A1, V0
9D0092E0  AF84807C   SW A0, -32644(GP)
9D0092E4  18801B22   BLEZ A0, 0x9D00FF70
9D0092E8  AE0F0054   SW T7, 84(S0)
9D0092EC  00121B02   SRL V1, S2, 12
9D0092F0  00031880   SLL V1, V1, 2
9D0092F4  00751821   ADDU V1, V1, S5
9D0092F8  8C650000   LW A1, 0(V1)
9D0092FC  32440FFF   ANDI A0, S2, 4095
9D009300  00401821   ADDU V1, V0, ZERO
9D009304  00A42021   ADDU A0, A1, A0
9D009308  90840000   LBU A0, 0(A0)
9D00930C  26520001   ADDIU S2, S2, 1
9D009310  00042080   SLL A0, A0, 2
9D009314  02E42021   ADDU A0, S7, A0
9D009318  8C840000   LW A0, 0(A0)
9D00931C  00800008   JR A0
9D009320  00403821   ADDU A3, V0, ZERO
9D009324  00121302   SRL V0, S2, 12
9D009328  00021080   SLL V0, V0, 2
9D00932C  02021021   ADDU V0, S0, V0
9D009330  8C420000   LW V0, 0(V0)
9D009334  26450001   ADDIU A1, S2, 1
9D009338  30A50FFF   ANDI A1, A1, 4095
9D00933C  00452821   ADDU A1, V0, A1
9D009340  32440FFF   ANDI A0, S2, 4095
9D009344  90AF0000   LBU T7, 0(A1)
9D009348  00441021   ADDU V0, V0, A0
9D00934C  90420000   LBU V0, 0(V0)
9D009350  000F7A00   SLL T7, T7, 8
9D009354  01E27825   OR T7, T7, V0
9D009358  01EA7821   ADDU T7, T7, T2
9D00935C  31E7FFFF   ANDI A3, T7, -1
9D009360  2CE20800   SLTIU V0, A3, 2048
9D009364  14400DEB   BNE V0, ZERO, 0x9D00CB14
9D009368  26530002   ADDIU S3, S2, 2
9D00936C  34088000   ORI T0, ZERO, -32768
9D009370  00E8102B   SLTU V0, A3, T0
9D009374  10400FC7   BEQ V0, ZERO, .LBB5196, .LBB5197, .LBB5198
9D009378  00071302   SRL V0, A3, 12
9D00937C  8EA20040   LW V0, 64(S5)
9D009380  8C440000   LW A0, 0(V0)
9D009384  5091000D   BEQL A0, S1, 0x9D0093BC
9D009388  00071302   SRL V0, A3, 12
9D00938C  00E4202B   SLTU A0, A3, A0
9D009390  54800006   BNEL A0, ZERO, 0x9D0093AC
9D009394  2442000C   ADDIU V0, V0, 12
9D009398  8C440004   LW A0, 4(V0)
9D00939C  0087202B   SLTU A0, A0, A3
9D0093A0  50801610   BEQL A0, ZERO, 0x9D00EBE4
9D0093A4  8C420008   LW V0, 8(V0)
9D0093A8  2442000C   ADDIU V0, V0, 12
9D0093AC  8C440000   LW A0, 0(V0)
9D0093B0  1491FFF7   BNE A0, S1, 0x9D009390
9D0093B4  00E4202B   SLTU A0, A3, A0
9D0093B8  00071302   SRL V0, A3, 12
9D0093BC  00021080   SLL V0, V0, 2
9D0093C0  02021021   ADDU V0, S0, V0
9D0093C4  8C440000   LW A0, 0(V0)
9D0093C8  31E20FFF   ANDI V0, T7, 4095
9D0093CC  00821021   ADDU V0, A0, V0
9D0093D0  90420000   LBU V0, 0(V0)
9D0093D4  8E050044   LW A1, 68(S0)
9D0093D8  30490001   ANDI T1, V0, 1
9D0093DC  8CA40000   LW A0, 0(A1)
9D0093E0  1091000C   BEQ A0, S1, .LBB5205, .LBB5206, .LBB5207
9D0093E4  7C423840   EXT V0, V0, 1, 8
9D0093E8  00E4202B   SLTU A0, A3, A0
9D0093EC  54800006   BNEL A0, ZERO, 0x9D009408
9D0093F0  24A5000C   ADDIU A1, A1, 12
9D0093F4  8CA40004   LW A0, 4(A1)
9D0093F8  0087202B   SLTU A0, A0, A3
9D0093FC  5080130D   BEQL A0, ZERO, 0x9D00E034
9D009400  8CAF0008   LW T7, 8(A1)
9D009404  24A5000C   ADDIU A1, A1, 12
9D009408  8CA40000   LW A0, 0(A1)
9D00940C  1491FFF7   BNE A0, S1, 0x9D0093EC
9D009410  00E4202B   SLTU A0, A3, A0
9D009414  00072302   SRL A0, A3, 12
9D009418  00042080   SLL A0, A0, 2
9D00941C  02042021   ADDU A0, S0, A0
9D009420  8C840000   LW A0, 0(A0)
9D009424  31EF0FFF   ANDI T7, T7, 4095
9D009428  008F2021   ADDU A0, A0, T7
9D00942C  A0820000   SB V0, 0(A0)
9D009430  8E0F0054   LW T7, 84(S0)
9D009434  8F84807C   LW A0, -32644(GP)
9D009438  2484FFF9   ADDIU A0, A0, -7
9D00943C  25EF0007   ADDIU T7, T7, 7
9D009440  AF84807C   SW A0, -32644(GP)
9D009444  188019D4   BLEZ A0, 0x9D00FB98
9D009448  AE0F0054   SW T7, 84(S0)
9D00944C  00132302   SRL A0, S3, 12
9D009450  00042080   SLL A0, A0, 2
9D009454  00952021   ADDU A0, A0, S5
9D009458  8C840000   LW A0, 0(A0)
9D00945C  32730FFF   ANDI S3, S3, 4095
9D009460  26520003   ADDIU S2, S2, 3
9D009464  00932021   ADDU A0, A0, S3
9D009468  90840000   LBU A0, 0(A0)
9D00946C  00042080   SLL A0, A0, 2
9D009470  02E42021   ADDU A0, S7, A0
9D009474  8C840000   LW A0, 0(A0)
9D009478  00800008   JR A0
9D00947C  00403821   ADDU A3, V0, ZERO
9D009480  8F848074   LW A0, -32652(GP)
9D009484  26C50002   ADDIU A1, S6, 2
9D009488  26CF0001   ADDIU T7, S6, 1
9D00948C  30B600FF   ANDI S6, A1, 255
9D009490  31EF00FF   ANDI T7, T7, 255
9D009494  00962821   ADDU A1, A0, S6
9D009498  008F2021   ADDU A0, A0, T7
9D00949C  90B20000   LBU S2, 0(A1)
9D0094A0  8E0F0054   LW T7, 84(S0)
9D0094A4  90850000   LBU A1, 0(A0)
9D0094A8  00129200   SLL S2, S2, 8
9D0094AC  8F84807C   LW A0, -32644(GP)
9D0094B0  2484FFFA   ADDIU A0, A0, -6
9D0094B4  02459025   OR S2, S2, A1
9D0094B8  25EF0006   ADDIU T7, T7, 6
9D0094BC  26530001   ADDIU S3, S2, 1
9D0094C0  AF84807C   SW A0, -32644(GP)
9D0094C4  18801911   BLEZ A0, 0x9D00F90C
9D0094C8  AE0F0054   SW T7, 84(S0)
9D0094CC  00132302   SRL A0, S3, 12
9D0094D0  00042080   SLL A0, A0, 2
9D0094D4  00952021   ADDU A0, A0, S5
9D0094D8  8C840000   LW A0, 0(A0)
9D0094DC  32730FFF   ANDI S3, S3, 4095
9D0094E0  00932021   ADDU A0, A0, S3
9D0094E4  90840000   LBU A0, 0(A0)
9D0094E8  00042080   SLL A0, A0, 2
9D0094EC  02E42021   ADDU A0, S7, A0
9D0094F0  8C840000   LW A0, 0(A0)
9D0094F4  00800008   JR A0
9D0094F8  26520002   ADDIU S2, S2, 2
9D0094FC  00121302   SRL V0, S2, 12
9D009500  00021080   SLL V0, V0, 2
9D009504  02021021   ADDU V0, S0, V0
9D009508  8C440000   LW A0, 0(V0)
9D00950C  32420FFF   ANDI V0, S2, 4095
9D009510  00821021   ADDU V0, A0, V0
9D009514  90420000   LBU V0, 0(V0)
9D009518  8E0F0054   LW T7, 84(S0)
9D00951C  8F858078   LW A1, -32648(GP)
9D009520  00A22821   ADDU A1, A1, V0
9D009524  90A70000   LBU A3, 0(A1)
9D009528  8F84807C   LW A0, -32644(GP)
9D00952C  2484FFFB   ADDIU A0, A0, -5
9D009530  25EF0005   ADDIU T7, T7, 5
9D009534  24E7FFFF   ADDIU A3, A3, -1
9D009538  30E700FF   ANDI A3, A3, 255
9D00953C  00671023   SUBU V0, V1, A3
9D009540  7C490200   EXT T1, V0, 8, 1
9D009544  26530001   ADDIU S3, S2, 1
9D009548  A0A70000   SB A3, 0(A1)
9D00954C  39290001   XORI T1, T1, 1
9D009550  304200FF   ANDI V0, V0, 255
9D009554  AF84807C   SW A0, -32644(GP)
9D009558  18801E5C   BLEZ A0, 0x9D010ECC
9D00955C  AE0F0054   SW T7, 84(S0)
9D009560  00132302   SRL A0, S3, 12
9D009564  00042080   SLL A0, A0, 2
9D009568  00952021   ADDU A0, A0, S5
9D00956C  8C840000   LW A0, 0(A0)
9D009570  32730FFF   ANDI S3, S3, 4095
9D009574  26520002   ADDIU S2, S2, 2
9D009578  00932021   ADDU A0, A0, S3
9D00957C  90840000   LBU A0, 0(A0)
9D009580  00042080   SLL A0, A0, 2
9D009584  02E42021   ADDU A0, S7, A0
9D009588  8C840000   LW A0, 0(A0)
9D00958C  00800008   JR A0
9D009590  00403821   ADDU A3, V0, ZERO
9D009594  00121302   SRL V0, S2, 12
9D009598  00021080   SLL V0, V0, 2
9D00959C  02021021   ADDU V0, S0, V0
9D0095A0  8C440000   LW A0, 0(V0)
9D0095A4  32420FFF   ANDI V0, S2, 4095
9D0095A8  8F838078   LW V1, -32648(GP)
9D0095AC  00821021   ADDU V0, A0, V0
9D0095B0  90420000   LBU V0, 0(V0)
9D0095B4  01421021   ADDU V0, T2, V0
9D0095B8  304200FF   ANDI V0, V0, 255
9D0095BC  00621021   ADDU V0, V1, V0
9D0095C0  90440001   LBU A0, 1(V0)
9D0095C4  90420000   LBU V0, 0(V0)
9D0095C8  00042200   SLL A0, A0, 8
9D0095CC  00822025   OR A0, A0, V0
9D0095D0  2C820800   SLTIU V0, A0, 2048
9D0095D4  14400D4C   BNE V0, ZERO, 0x9D00CB08
9D0095D8  26530001   ADDIU S3, S2, 1
9D0095DC  340E8000   ORI T6, ZERO, -32768
9D0095E0  008E102B   SLTU V0, A0, T6
9D0095E4  10400FFD   BEQ V0, ZERO, .LBB5236, .LBB5237, .LBB5238
9D0095E8  00041302   SRL V0, A0, 12
9D0095EC  8EA20040   LW V0, 64(S5)
9D0095F0  8C430000   LW V1, 0(V0)
9D0095F4  5071000D   BEQL V1, S1, 0x9D00962C
9D0095F8  00041302   SRL V0, A0, 12
9D0095FC  0083182B   SLTU V1, A0, V1
9D009600  54600006   BNEL V1, ZERO, 0x9D00961C
9D009604  2442000C   ADDIU V0, V0, 12
9D009608  8C430004   LW V1, 4(V0)
9D00960C  0064182B   SLTU V1, V1, A0
9D009610  506015E2   BEQL V1, ZERO, 0x9D00ED9C
9D009614  8C420008   LW V0, 8(V0)
9D009618  2442000C   ADDIU V0, V0, 12
9D00961C  8C430000   LW V1, 0(V0)
9D009620  1471FFF7   BNE V1, S1, 0x9D009600
9D009624  0083182B   SLTU V1, A0, V1
9D009628  00041302   SRL V0, A0, 12
9D00962C  00021080   SLL V0, V0, 2
9D009630  02021021   ADDU V0, S0, V0
9D009634  8C420000   LW V0, 0(V0)
9D009638  30840FFF   ANDI A0, A0, 4095
9D00963C  00441021   ADDU V0, V0, A0
9D009640  90420000   LBU V0, 0(V0)
9D009644  8E0F0054   LW T7, 84(S0)
9D009648  8F83807C   LW V1, -32644(GP)
9D00964C  2463FFFA   ADDIU V1, V1, -6
9D009650  25EF0006   ADDIU T7, T7, 6
9D009654  AF83807C   SW V1, -32644(GP)
9D009658  18601A5A   BLEZ V1, 0x9D00FFC4
9D00965C  AE0F0054   SW T7, 84(S0)
9D009660  00131B02   SRL V1, S3, 12
9D009664  00031880   SLL V1, V1, 2
9D009668  00751821   ADDU V1, V1, S5
9D00966C  8C630000   LW V1, 0(V1)
9D009670  32730FFF   ANDI S3, S3, 4095
9D009674  26520002   ADDIU S2, S2, 2
9D009678  00731821   ADDU V1, V1, S3
9D00967C  90640000   LBU A0, 0(V1)
9D009680  00405021   ADDU T2, V0, ZERO
9D009684  00401821   ADDU V1, V0, ZERO
9D009688  00042080   SLL A0, A0, 2
9D00968C  02E42021   ADDU A0, S7, A0
9D009690  8C840000   LW A0, 0(A0)
9D009694  00800008   JR A0
9D009698  00403821   ADDU A3, V0, ZERO
9D00969C  00121302   SRL V0, S2, 12
9D0096A0  00021080   SLL V0, V0, 2
9D0096A4  02021021   ADDU V0, S0, V0
9D0096A8  8C420000   LW V0, 0(V0)
9D0096AC  26450001   ADDIU A1, S2, 1
9D0096B0  30A50FFF   ANDI A1, A1, 4095
9D0096B4  00452821   ADDU A1, V0, A1
9D0096B8  32440FFF   ANDI A0, S2, 4095
9D0096BC  90A70000   LBU A3, 0(A1)
9D0096C0  00441021   ADDU V0, V0, A0
9D0096C4  90420000   LBU V0, 0(V0)
9D0096C8  00073A00   SLL A3, A3, 8
9D0096CC  00E23825   OR A3, A3, V0
9D0096D0  00F43821   ADDU A3, A3, S4
9D0096D4  30E4FFFF   ANDI A0, A3, -1
9D0096D8  308200FF   ANDI V0, A0, 255
9D0096DC  0054102B   SLTU V0, V0, S4
9D0096E0  10400007   BEQ V0, ZERO, .LBB5249
9D0096E4  26530002   ADDIU S3, S2, 2
9D0096E8  8EA20054   LW V0, 84(S5)
9D0096EC  8F85807C   LW A1, -32644(GP)
9D0096F0  24A5FFFF   ADDIU A1, A1, -1
9D0096F4  24420001   ADDIU V0, V0, 1
9D0096F8  AF85807C   SW A1, -32644(GP)
9D0096FC  AEA20054   SW V0, 84(S5)
9D009700  2C820800   SLTIU V0, A0, 2048
9D009704  14400CFC   BNE V0, ZERO, 0x9D00CAF8
9D009708  340E8000   ORI T6, ZERO, -32768
9D00970C  008E102B   SLTU V0, A0, T6
9D009710  10400011   BEQ V0, ZERO, 0x9D009758
9D009714  00041302   SRL V0, A0, 12
9D009718  8E020040   LW V0, 64(S0)
9D00971C  8C450000   LW A1, 0(V0)
9D009720  50B1000D   BEQL A1, S1, 0x9D009758
9D009724  00041302   SRL V0, A0, 12
9D009728  0085282B   SLTU A1, A0, A1
9D00972C  54A00006   BNEL A1, ZERO, 0x9D009748
9D009730  2442000C   ADDIU V0, V0, 12
9D009734  8C450004   LW A1, 4(V0)
9D009738  00A4282B   SLTU A1, A1, A0
9D00973C  50A01543   BEQL A1, ZERO, 0x9D00EC4C
9D009740  8C420008   LW V0, 8(V0)
9D009744  2442000C   ADDIU V0, V0, 12
9D009748  8C450000   LW A1, 0(V0)
9D00974C  14B1FFF7   BNE A1, S1, 0x9D00972C
9D009750  0085282B   SLTU A1, A0, A1
9D009754  00041302   SRL V0, A0, 12
9D009758  00021080   SLL V0, V0, 2
9D00975C  02021021   ADDU V0, S0, V0
9D009760  8C420000   LW V0, 0(V0)
9D009764  30E70FFF   ANDI A3, A3, 4095
9D009768  00471021   ADDU V0, V0, A3
9D00976C  90440000   LBU A0, 0(V0)
9D009770  39220001   XORI V0, T1, 1
9D009774  00642823   SUBU A1, V1, A0
9D009778  304200FF   ANDI V0, V0, 255
9D00977C  00A22823   SUBU A1, A1, V0
9D009780  8E0F0054   LW T7, 84(S0)
9D009784  30A200FF   ANDI V0, A1, 255
9D009788  00832026   XOR A0, A0, V1
9D00978C  2406FF80   ADDIU A2, ZERO, -128
9D009790  00866824   AND T5, A0, A2
9D009794  00431826   XOR V1, V0, V1
9D009798  01A36824   AND T5, T5, V1
9D00979C  38A50100   XORI A1, A1, 256
9D0097A0  8F83807C   LW V1, -32644(GP)
9D0097A4  2463FFFC   ADDIU V1, V1, -4
9D0097A8  25EF0004   ADDIU T7, T7, 4
9D0097AC  31AD00FF   ANDI T5, T5, 255
9D0097B0  7CA90200   EXT T1, A1, 8, 1
9D0097B4  AF83807C   SW V1, -32644(GP)
9D0097B8  18601880   BLEZ V1, 0x9D00F9BC
9D0097BC  AE0F0054   SW T7, 84(S0)
9D0097C0  00131B02   SRL V1, S3, 12
9D0097C4  00031880   SLL V1, V1, 2
9D0097C8  00751821   ADDU V1, V1, S5
9D0097CC  8C640000   LW A0, 0(V1)
9D0097D0  32730FFF   ANDI S3, S3, 4095
9D0097D4  00401821   ADDU V1, V0, ZERO
9D0097D8  00932021   ADDU A0, A0, S3
9D0097DC  90840000   LBU A0, 0(A0)
9D0097E0  26520003   ADDIU S2, S2, 3
9D0097E4  00042080   SLL A0, A0, 2
9D0097E8  02E42021   ADDU A0, S7, A0
9D0097EC  8C840000   LW A0, 0(A0)
9D0097F0  00800008   JR A0
9D0097F4  00403821   ADDU A3, V0, ZERO
9D0097F8  00121302   SRL V0, S2, 12
9D0097FC  00021080   SLL V0, V0, 2
9D009800  02021021   ADDU V0, S0, V0
9D009804  8C420000   LW V0, 0(V0)
9D009808  26450001   ADDIU A1, S2, 1
9D00980C  30A50FFF   ANDI A1, A1, 4095
9D009810  00452821   ADDU A1, V0, A1
9D009814  32440FFF   ANDI A0, S2, 4095
9D009818  90A70000   LBU A3, 0(A1)
9D00981C  00441021   ADDU V0, V0, A0
9D009820  90420000   LBU V0, 0(V0)
9D009824  00073A00   SLL A3, A3, 8
9D009828  00E23825   OR A3, A3, V0
9D00982C  00EA3821   ADDU A3, A3, T2
9D009830  30E4FFFF   ANDI A0, A3, -1
9D009834  308200FF   ANDI V0, A0, 255
9D009838  004A102B   SLTU V0, V0, T2
9D00983C  10400007   BEQ V0, ZERO, .LBB5261
9D009840  26530002   ADDIU S3, S2, 2
9D009844  8EA20054   LW V0, 84(S5)
9D009848  8F85807C   LW A1, -32644(GP)
9D00984C  24A5FFFF   ADDIU A1, A1, -1
9D009850  24420001   ADDIU V0, V0, 1
9D009854  AF85807C   SW A1, -32644(GP)
9D009858  AEA20054   SW V0, 84(S5)
9D00985C  2C820800   SLTIU V0, A0, 2048
9D009860  14400CA2   BNE V0, ZERO, 0x9D00CAEC
9D009864  8F828078   LW V0, -32648(GP)
9D009868  34058000   ORI A1, ZERO, -32768
9D00986C  0085102B   SLTU V0, A0, A1
9D009870  10400011   BEQ V0, ZERO, 0x9D0098B8
9D009874  00041302   SRL V0, A0, 12
9D009878  8E020040   LW V0, 64(S0)
9D00987C  8C450000   LW A1, 0(V0)
9D009880  50B1000D   BEQL A1, S1, 0x9D0098B8
9D009884  00041302   SRL V0, A0, 12
9D009888  0085282B   SLTU A1, A0, A1
9D00988C  54A00006   BNEL A1, ZERO, 0x9D0098A8
9D009890  2442000C   ADDIU V0, V0, 12
9D009894  8C450004   LW A1, 4(V0)
9D009898  00A4282B   SLTU A1, A1, A0
9D00989C  50A0154D   BEQL A1, ZERO, 0x9D00EDD4
9D0098A0  8C420008   LW V0, 8(V0)
9D0098A4  2442000C   ADDIU V0, V0, 12
9D0098A8  8C450000   LW A1, 0(V0)
9D0098AC  54B1FFF7   BNEL A1, S1, 0x9D00988C
9D0098B0  0085282B   SLTU A1, A0, A1
9D0098B4  00041302   SRL V0, A0, 12
9D0098B8  00021080   SLL V0, V0, 2
9D0098BC  02021021   ADDU V0, S0, V0
9D0098C0  8C420000   LW V0, 0(V0)
9D0098C4  30E70FFF   ANDI A3, A3, 4095
9D0098C8  00471021   ADDU V0, V0, A3
9D0098CC  90420000   LBU V0, 0(V0)
9D0098D0  8E0F0054   LW T7, 84(S0)
9D0098D4  8F84807C   LW A0, -32644(GP)
9D0098D8  2484FFFC   ADDIU A0, A0, -4
9D0098DC  25EF0004   ADDIU T7, T7, 4
9D0098E0  AF84807C   SW A0, -32644(GP)
9D0098E4  18801BC1   BLEZ A0, 0x9D0107EC
9D0098E8  AE0F0054   SW T7, 84(S0)
9D0098EC  00132302   SRL A0, S3, 12
9D0098F0  00042080   SLL A0, A0, 2
9D0098F4  00952021   ADDU A0, A0, S5
9D0098F8  8C840000   LW A0, 0(A0)
9D0098FC  32730FFF   ANDI S3, S3, 4095
9D009900  26520003   ADDIU S2, S2, 3
9D009904  00932021   ADDU A0, A0, S3
9D009908  90840000   LBU A0, 0(A0)
9D00990C  0040A021   ADDU S4, V0, ZERO
9D009910  00042080   SLL A0, A0, 2
9D009914  02E42021   ADDU A0, S7, A0
9D009918  8C840000   LW A0, 0(A0)
9D00991C  00800008   JR A0
9D009920  00403821   ADDU A3, V0, ZERO
9D009924  00121302   SRL V0, S2, 12
9D009928  00021080   SLL V0, V0, 2
9D00992C  02021021   ADDU V0, S0, V0
9D009930  8C420000   LW V0, 0(V0)
9D009934  26440001   ADDIU A0, S2, 1
9D009938  30840FFF   ANDI A0, A0, 4095
9D00993C  00442021   ADDU A0, V0, A0
9D009940  32430FFF   ANDI V1, S2, 4095
9D009944  90850000   LBU A1, 0(A0)
9D009948  00431021   ADDU V0, V0, V1
9D00994C  90420000   LBU V0, 0(V0)
9D009950  00052A00   SLL A1, A1, 8
9D009954  00A22825   OR A1, A1, V0
9D009958  00AA2821   ADDU A1, A1, T2
9D00995C  30A4FFFF   ANDI A0, A1, -1
9D009960  308200FF   ANDI V0, A0, 255
9D009964  004A102B   SLTU V0, V0, T2
9D009968  10400007   BEQ V0, ZERO, .LBB5273
9D00996C  26530002   ADDIU S3, S2, 2
9D009970  8EA20054   LW V0, 84(S5)
9D009974  8F83807C   LW V1, -32644(GP)
9D009978  2463FFFF   ADDIU V1, V1, -1
9D00997C  24420001   ADDIU V0, V0, 1
9D009980  AF83807C   SW V1, -32644(GP)
9D009984  AEA20054   SW V0, 84(S5)
9D009988  2C820800   SLTIU V0, A0, 2048
9D00998C  14400C53   BNE V0, ZERO, 0x9D00CADC
9D009990  34088000   ORI T0, ZERO, -32768
9D009994  0088102B   SLTU V0, A0, T0
9D009998  10400011   BEQ V0, ZERO, 0x9D0099E0
9D00999C  00041302   SRL V0, A0, 12
9D0099A0  8E020040   LW V0, 64(S0)
9D0099A4  8C430000   LW V1, 0(V0)
9D0099A8  5071000D   BEQL V1, S1, 0x9D0099E0
9D0099AC  00041302   SRL V0, A0, 12
9D0099B0  0083182B   SLTU V1, A0, V1
9D0099B4  54600006   BNEL V1, ZERO, 0x9D0099D0
9D0099B8  2442000C   ADDIU V0, V0, 12
9D0099BC  8C430004   LW V1, 4(V0)
9D0099C0  0064182B   SLTU V1, V1, A0
9D0099C4  506014FB   BEQL V1, ZERO, 0x9D00EDB4
9D0099C8  8C420008   LW V0, 8(V0)
9D0099CC  2442000C   ADDIU V0, V0, 12
9D0099D0  8C430000   LW V1, 0(V0)
9D0099D4  1471FFF7   BNE V1, S1, 0x9D0099B4
9D0099D8  0083182B   SLTU V1, A0, V1
9D0099DC  00041302   SRL V0, A0, 12
9D0099E0  00021080   SLL V0, V0, 2
9D0099E4  02021021   ADDU V0, S0, V0
9D0099E8  8C420000   LW V0, 0(V0)
9D0099EC  30A50FFF   ANDI A1, A1, 4095
9D0099F0  00451021   ADDU V0, V0, A1
9D0099F4  90420000   LBU V0, 0(V0)
9D0099F8  8E0F0054   LW T7, 84(S0)
9D0099FC  8F83807C   LW V1, -32644(GP)
9D009A00  2463FFFC   ADDIU V1, V1, -4
9D009A04  25EF0004   ADDIU T7, T7, 4
9D009A08  AF83807C   SW V1, -32644(GP)
9D009A0C  18601CFE   BLEZ V1, 0x9D010E08
9D009A10  AE0F0054   SW T7, 84(S0)
9D009A14  00131B02   SRL V1, S3, 12
9D009A18  00031880   SLL V1, V1, 2
9D009A1C  00751821   ADDU V1, V1, S5
9D009A20  8C630000   LW V1, 0(V1)
9D009A24  32730FFF   ANDI S3, S3, 4095
9D009A28  26520003   ADDIU S2, S2, 3
9D009A2C  00731821   ADDU V1, V1, S3
9D009A30  90640000   LBU A0, 0(V1)
9D009A34  00401821   ADDU V1, V0, ZERO
9D009A38  00042080   SLL A0, A0, 2
9D009A3C  02E42021   ADDU A0, S7, A0
9D009A40  8C840000   LW A0, 0(A0)
9D009A44  00800008   JR A0
9D009A48  00403821   ADDU A3, V0, ZERO
9D009A4C  00121302   SRL V0, S2, 12
9D009A50  00021080   SLL V0, V0, 2
9D009A54  02021021   ADDU V0, S0, V0
9D009A58  8C420000   LW V0, 0(V0)
9D009A5C  26450001   ADDIU A1, S2, 1
9D009A60  30A50FFF   ANDI A1, A1, 4095
9D009A64  00452821   ADDU A1, V0, A1
9D009A68  32440FFF   ANDI A0, S2, 4095
9D009A6C  90A70000   LBU A3, 0(A1)
9D009A70  00441021   ADDU V0, V0, A0
9D009A74  90420000   LBU V0, 0(V0)
9D009A78  00073A00   SLL A3, A3, 8
9D009A7C  00E23825   OR A3, A3, V0
9D009A80  00F43821   ADDU A3, A3, S4
9D009A84  30E4FFFF   ANDI A0, A3, -1
9D009A88  308200FF   ANDI V0, A0, 255
9D009A8C  0054102B   SLTU V0, V0, S4
9D009A90  10400007   BEQ V0, ZERO, .LBB5285
9D009A94  26530002   ADDIU S3, S2, 2
9D009A98  8EA20054   LW V0, 84(S5)
9D009A9C  8F85807C   LW A1, -32644(GP)
9D009AA0  24A5FFFF   ADDIU A1, A1, -1
9D009AA4  24420001   ADDIU V0, V0, 1
9D009AA8  AF85807C   SW A1, -32644(GP)
9D009AAC  AEA20054   SW V0, 84(S5)
9D009AB0  2C820800   SLTIU V0, A0, 2048
9D009AB4  14400C05   BNE V0, ZERO, 0x9D00CACC
9D009AB8  340E8000   ORI T6, ZERO, -32768
9D009ABC  008E102B   SLTU V0, A0, T6
9D009AC0  10400011   BEQ V0, ZERO, 0x9D009B08
9D009AC4  00041302   SRL V0, A0, 12
9D009AC8  8E020040   LW V0, 64(S0)
9D009ACC  8C450000   LW A1, 0(V0)
9D009AD0  50B1000D   BEQL A1, S1, 0x9D009B08
9D009AD4  00041302   SRL V0, A0, 12
9D009AD8  0085282B   SLTU A1, A0, A1
9D009ADC  54A00006   BNEL A1, ZERO, 0x9D009AF8
9D009AE0  2442000C   ADDIU V0, V0, 12
9D009AE4  8C450004   LW A1, 4(V0)
9D009AE8  00A4282B   SLTU A1, A1, A0
9D009AEC  50A014C9   BEQL A1, ZERO, 0x9D00EE14
9D009AF0  8C420008   LW V0, 8(V0)
9D009AF4  2442000C   ADDIU V0, V0, 12
9D009AF8  8C450000   LW A1, 0(V0)
9D009AFC  54B1FFF7   BNEL A1, S1, 0x9D009ADC
9D009B00  0085282B   SLTU A1, A0, A1
9D009B04  00041302   SRL V0, A0, 12
9D009B08  00021080   SLL V0, V0, 2
9D009B0C  02021021   ADDU V0, S0, V0
9D009B10  8C420000   LW V0, 0(V0)
9D009B14  30E70FFF   ANDI A3, A3, 4095
9D009B18  00471021   ADDU V0, V0, A3
9D009B1C  90420000   LBU V0, 0(V0)
9D009B20  8E0F0054   LW T7, 84(S0)
9D009B24  8F84807C   LW A0, -32644(GP)
9D009B28  2484FFFC   ADDIU A0, A0, -4
9D009B2C  25EF0004   ADDIU T7, T7, 4
9D009B30  AF84807C   SW A0, -32644(GP)
9D009B34  18801B23   BLEZ A0, 0x9D0107C4
9D009B38  AE0F0054   SW T7, 84(S0)
9D009B3C  00132302   SRL A0, S3, 12
9D009B40  00042080   SLL A0, A0, 2
9D009B44  00952021   ADDU A0, A0, S5
9D009B48  8C840000   LW A0, 0(A0)
9D009B4C  32730FFF   ANDI S3, S3, 4095
9D009B50  26520003   ADDIU S2, S2, 3
9D009B54  00932021   ADDU A0, A0, S3
9D009B58  90840000   LBU A0, 0(A0)
9D009B5C  00405021   ADDU T2, V0, ZERO
9D009B60  00042080   SLL A0, A0, 2
9D009B64  02E42021   ADDU A0, S7, A0
9D009B68  8C840000   LW A0, 0(A0)
9D009B6C  00800008   JR A0
9D009B70  00403821   ADDU A3, V0, ZERO
9D009B74  00121302   SRL V0, S2, 12
9D009B78  00021080   SLL V0, V0, 2
9D009B7C  02021021   ADDU V0, S0, V0
9D009B80  8C420000   LW V0, 0(V0)
9D009B84  26440001   ADDIU A0, S2, 1
9D009B88  30840FFF   ANDI A0, A0, 4095
9D009B8C  00442021   ADDU A0, V0, A0
9D009B90  32430FFF   ANDI V1, S2, 4095
9D009B94  90850000   LBU A1, 0(A0)
9D009B98  00431021   ADDU V0, V0, V1
9D009B9C  90420000   LBU V0, 0(V0)
9D009BA0  00052A00   SLL A1, A1, 8
9D009BA4  00A22825   OR A1, A1, V0
9D009BA8  00B42821   ADDU A1, A1, S4
9D009BAC  30A4FFFF   ANDI A0, A1, -1
9D009BB0  308200FF   ANDI V0, A0, 255
9D009BB4  0054102B   SLTU V0, V0, S4
9D009BB8  10400007   BEQ V0, ZERO, .LBB5297
9D009BBC  26530002   ADDIU S3, S2, 2
9D009BC0  8EA20054   LW V0, 84(S5)
9D009BC4  8F83807C   LW V1, -32644(GP)
9D009BC8  2463FFFF   ADDIU V1, V1, -1
9D009BCC  24420001   ADDIU V0, V0, 1
9D009BD0  AF83807C   SW V1, -32644(GP)
9D009BD4  AEA20054   SW V0, 84(S5)
9D009BD8  2C820800   SLTIU V0, A0, 2048
9D009BDC  14400BB7   BNE V0, ZERO, 0x9D00CABC
9D009BE0  34068000   ORI A2, ZERO, -32768
9D009BE4  0086102B   SLTU V0, A0, A2
9D009BE8  10400011   BEQ V0, ZERO, 0x9D009C30
9D009BEC  00041302   SRL V0, A0, 12
9D009BF0  8E020040   LW V0, 64(S0)
9D009BF4  8C430000   LW V1, 0(V0)
9D009BF8  5071000D   BEQL V1, S1, 0x9D009C30
9D009BFC  00041302   SRL V0, A0, 12
9D009C00  0083182B   SLTU V1, A0, V1
9D009C04  54600006   BNEL V1, ZERO, 0x9D009C20
9D009C08  2442000C   ADDIU V0, V0, 12
9D009C0C  8C430004   LW V1, 4(V0)
9D009C10  0064182B   SLTU V1, V1, A0
9D009C14  50601479   BEQL V1, ZERO, 0x9D00EDFC
9D009C18  8C420008   LW V0, 8(V0)
9D009C1C  2442000C   ADDIU V0, V0, 12
9D009C20  8C430000   LW V1, 0(V0)
9D009C24  1471FFF7   BNE V1, S1, 0x9D009C04
9D009C28  0083182B   SLTU V1, A0, V1
9D009C2C  00041302   SRL V0, A0, 12
9D009C30  00021080   SLL V0, V0, 2
9D009C34  02021021   ADDU V0, S0, V0
9D009C38  8C420000   LW V0, 0(V0)
9D009C3C  30A50FFF   ANDI A1, A1, 4095
9D009C40  00451021   ADDU V0, V0, A1
9D009C44  90420000   LBU V0, 0(V0)
9D009C48  8E0F0054   LW T7, 84(S0)
9D009C4C  8F83807C   LW V1, -32644(GP)
9D009C50  2463FFFC   ADDIU V1, V1, -4
9D009C54  25EF0004   ADDIU T7, T7, 4
9D009C58  AF83807C   SW V1, -32644(GP)
9D009C5C  18601ACF   BLEZ V1, 0x9D01079C
9D009C60  AE0F0054   SW T7, 84(S0)
9D009C64  00131B02   SRL V1, S3, 12
9D009C68  00031880   SLL V1, V1, 2
9D009C6C  00751821   ADDU V1, V1, S5
9D009C70  8C630000   LW V1, 0(V1)
9D009C74  32730FFF   ANDI S3, S3, 4095
9D009C78  26520003   ADDIU S2, S2, 3
9D009C7C  00731821   ADDU V1, V1, S3
9D009C80  90640000   LBU A0, 0(V1)
9D009C84  00405021   ADDU T2, V0, ZERO
9D009C88  00401821   ADDU V1, V0, ZERO
9D009C8C  00042080   SLL A0, A0, 2
9D009C90  02E42021   ADDU A0, S7, A0
9D009C94  8C840000   LW A0, 0(A0)
9D009C98  00800008   JR A0
9D009C9C  00403821   ADDU A3, V0, ZERO
9D009CA0  8E0F0054   LW T7, 84(S0)
9D009CA4  8F82807C   LW V0, -32644(GP)
9D009CA8  2442FFFE   ADDIU V0, V0, -2
9D009CAC  25EF0002   ADDIU T7, T7, 2
9D009CB0  AF82807C   SW V0, -32644(GP)
9D009CB4  18401C20   BLEZ V0, 0x9D010D38
9D009CB8  AE0F0054   SW T7, 84(S0)
9D009CBC  00121302   SRL V0, S2, 12
9D009CC0  00021080   SLL V0, V0, 2
9D009CC4  00551021   ADDU V0, V0, S5
9D009CC8  8C440000   LW A0, 0(V0)
9D009CCC  32420FFF   ANDI V0, S2, 4095
9D009CD0  02C05021   ADDU T2, S6, ZERO
9D009CD4  00821021   ADDU V0, A0, V0
9D009CD8  90420000   LBU V0, 0(V0)
9D009CDC  26520001   ADDIU S2, S2, 1
9D009CE0  02C03821   ADDU A3, S6, ZERO
9D009CE4  00021080   SLL V0, V0, 2
9D009CE8  02E21021   ADDU V0, S7, V0
9D009CEC  8C440000   LW A0, 0(V0)
9D009CF0  00800008   JR A0
9D009CF4  02C01021   ADDU V0, S6, ZERO
9D009CF8  00121302   SRL V0, S2, 12
9D009CFC  00021080   SLL V0, V0, 2
9D009D00  02021021   ADDU V0, S0, V0
9D009D04  8C420000   LW V0, 0(V0)
9D009D08  26440001   ADDIU A0, S2, 1
9D009D0C  30840FFF   ANDI A0, A0, 4095
9D009D10  00442021   ADDU A0, V0, A0
9D009D14  32430FFF   ANDI V1, S2, 4095
9D009D18  90850000   LBU A1, 0(A0)
9D009D1C  00431021   ADDU V0, V0, V1
9D009D20  90420000   LBU V0, 0(V0)
9D009D24  00052A00   SLL A1, A1, 8
9D009D28  00A22825   OR A1, A1, V0
9D009D2C  00B42821   ADDU A1, A1, S4
9D009D30  30A4FFFF   ANDI A0, A1, -1
9D009D34  308200FF   ANDI V0, A0, 255
9D009D38  0054102B   SLTU V0, V0, S4
9D009D3C  10400007   BEQ V0, ZERO, .LBB5313
9D009D40  26530002   ADDIU S3, S2, 2
9D009D44  8EA20054   LW V0, 84(S5)
9D009D48  8F83807C   LW V1, -32644(GP)
9D009D4C  2463FFFF   ADDIU V1, V1, -1
9D009D50  24420001   ADDIU V0, V0, 1
9D009D54  AF83807C   SW V1, -32644(GP)
9D009D58  AEA20054   SW V0, 84(S5)
9D009D5C  2C820800   SLTIU V0, A0, 2048
9D009D60  14400A9F   BNE V0, ZERO, 0x9D00C7E0
9D009D64  34038000   ORI V1, ZERO, -32768
9D009D68  0083102B   SLTU V0, A0, V1
9D009D6C  10400011   BEQ V0, ZERO, 0x9D009DB4
9D009D70  00041302   SRL V0, A0, 12
9D009D74  8E020040   LW V0, 64(S0)
9D009D78  8C430000   LW V1, 0(V0)
9D009D7C  5071000D   BEQL V1, S1, 0x9D009DB4
9D009D80  00041302   SRL V0, A0, 12
9D009D84  0083182B   SLTU V1, A0, V1
9D009D88  54600006   BNEL V1, ZERO, 0x9D009DA4
9D009D8C  2442000C   ADDIU V0, V0, 12
9D009D90  8C430004   LW V1, 4(V0)
9D009D94  0064182B   SLTU V1, V1, A0
9D009D98  506012BA   BEQL V1, ZERO, 0x9D00E884
9D009D9C  8C420008   LW V0, 8(V0)
9D009DA0  2442000C   ADDIU V0, V0, 12
9D009DA4  8C430000   LW V1, 0(V0)
9D009DA8  1471FFF7   BNE V1, S1, 0x9D009D88
9D009DAC  0083182B   SLTU V1, A0, V1
9D009DB0  00041302   SRL V0, A0, 12
9D009DB4  00021080   SLL V0, V0, 2
9D009DB8  02021021   ADDU V0, S0, V0
9D009DBC  8C420000   LW V0, 0(V0)
9D009DC0  30A50FFF   ANDI A1, A1, 4095
9D009DC4  00451021   ADDU V0, V0, A1
9D009DC8  90420000   LBU V0, 0(V0)
9D009DCC  8E0F0054   LW T7, 84(S0)
9D009DD0  00561024   AND V0, V0, S6
9D009DD4  8F83807C   LW V1, -32644(GP)
9D009DD8  2463FFFC   ADDIU V1, V1, -4
9D009DDC  25EF0004   ADDIU T7, T7, 4
9D009DE0  304200FF   ANDI V0, V0, 255
9D009DE4  AF83807C   SW V1, -32644(GP)
9D009DE8  18601BFC   BLEZ V1, 0x9D010DDC
9D009DEC  AE0F0054   SW T7, 84(S0)
9D009DF0  00131B02   SRL V1, S3, 12
9D009DF4  00031880   SLL V1, V1, 2
9D009DF8  00751821   ADDU V1, V1, S5
9D009DFC  8C630000   LW V1, 0(V1)
9D009E00  32730FFF   ANDI S3, S3, 4095
9D009E04  0040B021   ADDU S6, V0, ZERO
9D009E08  00731821   ADDU V1, V1, S3
9D009E0C  90630000   LBU V1, 0(V1)
9D009E10  26520003   ADDIU S2, S2, 3
9D009E14  00405021   ADDU T2, V0, ZERO
9D009E18  00031880   SLL V1, V1, 2
9D009E1C  02E31821   ADDU V1, S7, V1
9D009E20  8C640000   LW A0, 0(V1)
9D009E24  00401821   ADDU V1, V0, ZERO
9D009E28  00800008   JR A0
9D009E2C  00403821   ADDU A3, V0, ZERO
9D009E30  8E0F0054   LW T7, 84(S0)
9D009E34  8F84807C   LW A0, -32644(GP)
9D009E38  2484FFFE   ADDIU A0, A0, -2
9D009E3C  25EF0002   ADDIU T7, T7, 2
9D009E40  AF84807C   SW A0, -32644(GP)
9D009E44  18801A45   BLEZ A0, 0x9D01075C
9D009E48  AE0F0054   SW T7, 84(S0)
9D009E4C  00122302   SRL A0, S2, 12
9D009E50  00042080   SLL A0, A0, 2
9D009E54  00952021   ADDU A0, A0, S5
9D009E58  8C850000   LW A1, 0(A0)
9D009E5C  32440FFF   ANDI A0, S2, 4095
9D009E60  AFA00014   SW ZERO, 20(SP)
9D009E64  00A42021   ADDU A0, A1, A0
9D009E68  90840000   LBU A0, 0(A0)
9D009E6C  00042080   SLL A0, A0, 2
9D009E70  02E42021   ADDU A0, S7, A0
9D009E74  8C840000   LW A0, 0(A0)
9D009E78  00800008   JR A0
9D009E7C  26520001   ADDIU S2, S2, 1
9D009E80  00121302   SRL V0, S2, 12
9D009E84  00021080   SLL V0, V0, 2
9D009E88  02021021   ADDU V0, S0, V0
9D009E8C  8C420000   LW V0, 0(V0)
9D009E90  26450001   ADDIU A1, S2, 1
9D009E94  30A50FFF   ANDI A1, A1, 4095
9D009E98  00452821   ADDU A1, V0, A1
9D009E9C  32440FFF   ANDI A0, S2, 4095
9D009EA0  90AF0000   LBU T7, 0(A1)
9D009EA4  00441021   ADDU V0, V0, A0
9D009EA8  90420000   LBU V0, 0(V0)
9D009EAC  000F7A00   SLL T7, T7, 8
9D009EB0  01E27825   OR T7, T7, V0
9D009EB4  01F47821   ADDU T7, T7, S4
9D009EB8  31E9FFFF   ANDI T1, T7, -1
9D009EBC  2D220800   SLTIU V0, T1, 2048
9D009EC0  14400A40   BNE V0, ZERO, 0x9D00C7C4
9D009EC4  26530002   ADDIU S3, S2, 2
9D009EC8  34048000   ORI A0, ZERO, -32768
9D009ECC  0124102B   SLTU V0, T1, A0
9D009ED0  10400CB8   BEQ V0, ZERO, .LBB5333, .LBB5334, .LBB5335
9D009ED4  00091302   SRL V0, T1, 12
9D009ED8  8EA20040   LW V0, 64(S5)
9D009EDC  8C440000   LW A0, 0(V0)
9D009EE0  5091000D   BEQL A0, S1, 0x9D009F18
9D009EE4  00091302   SRL V0, T1, 12
9D009EE8  0124202B   SLTU A0, T1, A0
9D009EEC  54800006   BNEL A0, ZERO, 0x9D009F08
9D009EF0  2442000C   ADDIU V0, V0, 12
9D009EF4  8C440004   LW A0, 4(V0)
9D009EF8  0089202B   SLTU A0, A0, T1
9D009EFC  50801254   BEQL A0, ZERO, 0x9D00E850
9D009F00  8C420008   LW V0, 8(V0)
9D009F04  2442000C   ADDIU V0, V0, 12
9D009F08  8C440000   LW A0, 0(V0)
9D009F0C  1491FFF7   BNE A0, S1, 0x9D009EEC
9D009F10  0124202B   SLTU A0, T1, A0
9D009F14  00091302   SRL V0, T1, 12
9D009F18  00021080   SLL V0, V0, 2
9D009F1C  02021021   ADDU V0, S0, V0
9D009F20  8C440000   LW A0, 0(V0)
9D009F24  31E20FFF   ANDI V0, T7, 4095
9D009F28  00821021   ADDU V0, A0, V0
9D009F2C  90420000   LBU V0, 0(V0)
9D009F30  8E070044   LW A3, 68(S0)
9D009F34  2442FFFF   ADDIU V0, V0, -1
9D009F38  305800FF   ANDI T8, V0, 255
9D009F3C  8CE20000   LW V0, 0(A3)
9D009F40  5051000D   BEQL V0, S1, 0x9D009F78
9D009F44  00091302   SRL V0, T1, 12
9D009F48  0122102B   SLTU V0, T1, V0
9D009F4C  54400006   BNEL V0, ZERO, 0x9D009F68
9D009F50  24E7000C   ADDIU A3, A3, 12
9D009F54  8CE20004   LW V0, 4(A3)
9D009F58  0049102B   SLTU V0, V0, T1
9D009F5C  50400F57   BEQL V0, ZERO, 0x9D00DCBC
9D009F60  8CE20008   LW V0, 8(A3)
9D009F64  24E7000C   ADDIU A3, A3, 12
9D009F68  8CE20000   LW V0, 0(A3)
9D009F6C  1451FFF7   BNE V0, S1, 0x9D009F4C
9D009F70  0122102B   SLTU V0, T1, V0
9D009F74  00091302   SRL V0, T1, 12
9D009F78  00021080   SLL V0, V0, 2
9D009F7C  02021021   ADDU V0, S0, V0
9D009F80  8C420000   LW V0, 0(V0)
9D009F84  31EF0FFF   ANDI T7, T7, 4095
9D009F88  004F1021   ADDU V0, V0, T7
9D009F8C  A0580000   SB T8, 0(V0)
9D009F90  8E0F0054   LW T7, 84(S0)
9D009F94  00781023   SUBU V0, V1, T8
9D009F98  7C490200   EXT T1, V0, 8, 1
9D009F9C  8F84807C   LW A0, -32644(GP)
9D009FA0  2484FFF9   ADDIU A0, A0, -7
9D009FA4  25EF0007   ADDIU T7, T7, 7
9D009FA8  39290001   XORI T1, T1, 1
9D009FAC  304200FF   ANDI V0, V0, 255
9D009FB0  AF84807C   SW A0, -32644(GP)
9D009FB4  18801ABC   BLEZ A0, 0x9D010AA8
9D009FB8  AE0F0054   SW T7, 84(S0)
9D009FBC  00132302   SRL A0, S3, 12
9D009FC0  00042080   SLL A0, A0, 2
9D009FC4  00952021   ADDU A0, A0, S5
9D009FC8  8C840000   LW A0, 0(A0)
9D009FCC  32730FFF   ANDI S3, S3, 4095
9D009FD0  26520003   ADDIU S2, S2, 3
9D009FD4  00932021   ADDU A0, A0, S3
9D009FD8  90840000   LBU A0, 0(A0)
9D009FDC  00042080   SLL A0, A0, 2
9D009FE0  02E42021   ADDU A0, S7, A0
9D009FE4  8C840000   LW A0, 0(A0)
9D009FE8  00800008   JR A0
9D009FEC  00403821   ADDU A3, V0, ZERO
9D009FF0  00121302   SRL V0, S2, 12
9D009FF4  00021080   SLL V0, V0, 2
9D009FF8  02021021   ADDU V0, S0, V0
9D009FFC  8C420000   LW V0, 0(V0)
9D00A000  26440001   ADDIU A0, S2, 1
9D00A004  30840FFF   ANDI A0, A0, 4095
9D00A008  00442021   ADDU A0, V0, A0
9D00A00C  32450FFF   ANDI A1, S2, 4095
9D00A010  90840000   LBU A0, 0(A0)
9D00A014  00451021   ADDU V0, V0, A1
9D00A018  90420000   LBU V0, 0(V0)
9D00A01C  00042200   SLL A0, A0, 8
9D00A020  00822025   OR A0, A0, V0
9D00A024  2C820800   SLTIU V0, A0, 2048
9D00A028  144009F1   BNE V0, ZERO, 0x9D00C7F0
9D00A02C  26530002   ADDIU S3, S2, 2
9D00A030  34068000   ORI A2, ZERO, -32768
9D00A034  0086102B   SLTU V0, A0, A2
9D00A038  10400D37   BEQ V0, ZERO, .LBB5359, .LBB5360, .LBB5361
9D00A03C  00041302   SRL V0, A0, 12
9D00A040  8EA20040   LW V0, 64(S5)
9D00A044  8C450000   LW A1, 0(V0)
9D00A048  50B1000D   BEQL A1, S1, 0x9D00A080
9D00A04C  00041302   SRL V0, A0, 12
9D00A050  0085282B   SLTU A1, A0, A1
9D00A054  54A00006   BNEL A1, ZERO, 0x9D00A070
9D00A058  2442000C   ADDIU V0, V0, 12
9D00A05C  8C450004   LW A1, 4(V0)
9D00A060  00A4282B   SLTU A1, A1, A0
9D00A064  50A0120D   BEQL A1, ZERO, 0x9D00E89C
9D00A068  8C420008   LW V0, 8(V0)
9D00A06C  2442000C   ADDIU V0, V0, 12
9D00A070  8C450000   LW A1, 0(V0)
9D00A074  54B1FFF7   BNEL A1, S1, 0x9D00A054
9D00A078  0085282B   SLTU A1, A0, A1
9D00A07C  00041302   SRL V0, A0, 12
9D00A080  00021080   SLL V0, V0, 2
9D00A084  02021021   ADDU V0, S0, V0
9D00A088  8C420000   LW V0, 0(V0)
9D00A08C  30840FFF   ANDI A0, A0, 4095
9D00A090  00441021   ADDU V0, V0, A0
9D00A094  90420000   LBU V0, 0(V0)
9D00A098  8E0F0054   LW T7, 84(S0)
9D00A09C  00621023   SUBU V0, V1, V0
9D00A0A0  7C490200   EXT T1, V0, 8, 1
9D00A0A4  8F84807C   LW A0, -32644(GP)
9D00A0A8  2484FFFC   ADDIU A0, A0, -4
9D00A0AC  25EF0004   ADDIU T7, T7, 4
9D00A0B0  39290001   XORI T1, T1, 1
9D00A0B4  304200FF   ANDI V0, V0, 255
9D00A0B8  AF84807C   SW A0, -32644(GP)
9D00A0BC  188017F7   BLEZ A0, 0x9D01009C
9D00A0C0  AE0F0054   SW T7, 84(S0)
9D00A0C4  00132302   SRL A0, S3, 12
9D00A0C8  00042080   SLL A0, A0, 2
9D00A0CC  00952021   ADDU A0, A0, S5
9D00A0D0  8C840000   LW A0, 0(A0)
9D00A0D4  32730FFF   ANDI S3, S3, 4095
9D00A0D8  26520003   ADDIU S2, S2, 3
9D00A0DC  00932021   ADDU A0, A0, S3
9D00A0E0  90840000   LBU A0, 0(A0)
9D00A0E4  00042080   SLL A0, A0, 2
9D00A0E8  02E42021   ADDU A0, S7, A0
9D00A0EC  8C840000   LW A0, 0(A0)
9D00A0F0  00800008   JR A0
9D00A0F4  00403821   ADDU A3, V0, ZERO
9D00A0F8  00121302   SRL V0, S2, 12
9D00A0FC  00021080   SLL V0, V0, 2
9D00A100  02021021   ADDU V0, S0, V0
9D00A104  8C420000   LW V0, 0(V0)
9D00A108  26450001   ADDIU A1, S2, 1
9D00A10C  30A50FFF   ANDI A1, A1, 4095
9D00A110  00452821   ADDU A1, V0, A1
9D00A114  32440FFF   ANDI A0, S2, 4095
9D00A118  90AF0000   LBU T7, 0(A1)
9D00A11C  00441021   ADDU V0, V0, A0
9D00A120  90420000   LBU V0, 0(V0)
9D00A124  000F7A00   SLL T7, T7, 8
9D00A128  01E27825   OR T7, T7, V0
9D00A12C  2DE20800   SLTIU V0, T7, 2048
9D00A130  144009BA   BNE V0, ZERO, 0x9D00C81C
9D00A134  26530002   ADDIU S3, S2, 2
9D00A138  340B8000   ORI T3, ZERO, -32768
9D00A13C  01EB102B   SLTU V0, T7, T3
9D00A140  10400C23   BEQ V0, ZERO, .LBB5376, .LBB5377, .LBB5378
9D00A144  000F1302   SRL V0, T7, 12
9D00A148  8EA20040   LW V0, 64(S5)
9D00A14C  8C440000   LW A0, 0(V0)
9D00A150  5091000D   BEQL A0, S1, 0x9D00A188
9D00A154  000F1302   SRL V0, T7, 12
9D00A158  01E4202B   SLTU A0, T7, A0
9D00A15C  54800006   BNEL A0, ZERO, 0x9D00A178
9D00A160  2442000C   ADDIU V0, V0, 12
9D00A164  8C440004   LW A0, 4(V0)
9D00A168  008F202B   SLTU A0, A0, T7
9D00A16C  508011E5   BEQL A0, ZERO, 0x9D00E904
9D00A170  8C420008   LW V0, 8(V0)
9D00A174  2442000C   ADDIU V0, V0, 12
9D00A178  8C440000   LW A0, 0(V0)
9D00A17C  1491FFF7   BNE A0, S1, 0x9D00A15C
9D00A180  01E4202B   SLTU A0, T7, A0
9D00A184  000F1302   SRL V0, T7, 12
9D00A188  00021080   SLL V0, V0, 2
9D00A18C  02021021   ADDU V0, S0, V0
9D00A190  8C440000   LW A0, 0(V0)
9D00A194  31E20FFF   ANDI V0, T7, 4095
9D00A198  00821021   ADDU V0, A0, V0
9D00A19C  90420000   LBU V0, 0(V0)
9D00A1A0  8E050044   LW A1, 68(S0)
9D00A1A4  2442FFFF   ADDIU V0, V0, -1
9D00A1A8  8CA70000   LW A3, 0(A1)
9D00A1AC  10F1000C   BEQ A3, S1, .LBB5385, .LBB5386, .LBB5387
9D00A1B0  304200FF   ANDI V0, V0, 255
9D00A1B4  01E7382B   SLTU A3, T7, A3
9D00A1B8  54E00006   BNEL A3, ZERO, 0x9D00A1D4
9D00A1BC  24A5000C   ADDIU A1, A1, 12
9D00A1C0  8CA40004   LW A0, 4(A1)
9D00A1C4  008F202B   SLTU A0, A0, T7
9D00A1C8  50800EFE   BEQL A0, ZERO, 0x9D00DDC4
9D00A1CC  8CA70008   LW A3, 8(A1)
9D00A1D0  24A5000C   ADDIU A1, A1, 12
9D00A1D4  8CA70000   LW A3, 0(A1)
9D00A1D8  54F1FFF7   BNEL A3, S1, 0x9D00A1B8
9D00A1DC  01E7382B   SLTU A3, T7, A3
9D00A1E0  000F2302   SRL A0, T7, 12
9D00A1E4  00042080   SLL A0, A0, 2
9D00A1E8  02042021   ADDU A0, S0, A0
9D00A1EC  8C840000   LW A0, 0(A0)
9D00A1F0  31EF0FFF   ANDI T7, T7, 4095
9D00A1F4  008F2021   ADDU A0, A0, T7
9D00A1F8  A0820000   SB V0, 0(A0)
9D00A1FC  8E0F0054   LW T7, 84(S0)
9D00A200  8F84807C   LW A0, -32644(GP)
9D00A204  2484FFFA   ADDIU A0, A0, -6
9D00A208  25EF0006   ADDIU T7, T7, 6
9D00A20C  AF84807C   SW A0, -32644(GP)
9D00A210  18801839   BLEZ A0, 0x9D0102F8
9D00A214  AE0F0054   SW T7, 84(S0)
9D00A218  00132302   SRL A0, S3, 12
9D00A21C  00042080   SLL A0, A0, 2
9D00A220  00952021   ADDU A0, A0, S5
9D00A224  8C840000   LW A0, 0(A0)
9D00A228  32730FFF   ANDI S3, S3, 4095
9D00A22C  26520003   ADDIU S2, S2, 3
9D00A230  00932021   ADDU A0, A0, S3
9D00A234  90840000   LBU A0, 0(A0)
9D00A238  00042080   SLL A0, A0, 2
9D00A23C  02E42021   ADDU A0, S7, A0
9D00A240  8C840000   LW A0, 0(A0)
9D00A244  00800008   JR A0
9D00A248  00403821   ADDU A3, V0, ZERO
9D00A24C  00121302   SRL V0, S2, 12
9D00A250  00021080   SLL V0, V0, 2
9D00A254  02021021   ADDU V0, S0, V0
9D00A258  8C420000   LW V0, 0(V0)
9D00A25C  26450001   ADDIU A1, S2, 1
9D00A260  30A50FFF   ANDI A1, A1, 4095
9D00A264  00452821   ADDU A1, V0, A1
9D00A268  32440FFF   ANDI A0, S2, 4095
9D00A26C  90A90000   LBU T1, 0(A1)
9D00A270  00441021   ADDU V0, V0, A0
9D00A274  90420000   LBU V0, 0(V0)
9D00A278  00094A00   SLL T1, T1, 8
9D00A27C  01224825   OR T1, T1, V0
9D00A280  2D220800   SLTIU V0, T1, 2048
9D00A284  1440095E   BNE V0, ZERO, 0x9D00C800
9D00A288  26530002   ADDIU S3, S2, 2
9D00A28C  34048000   ORI A0, ZERO, -32768
9D00A290  0124102B   SLTU V0, T1, A0
9D00A294  10400C92   BEQ V0, ZERO, .LBB5402, .LBB5403, .LBB5404
9D00A298  00091302   SRL V0, T1, 12
9D00A29C  8EA20040   LW V0, 64(S5)
9D00A2A0  8C440000   LW A0, 0(V0)
9D00A2A4  5091000D   BEQL A0, S1, 0x9D00A2DC
9D00A2A8  00091302   SRL V0, T1, 12
9D00A2AC  0124202B   SLTU A0, T1, A0
9D00A2B0  54800006   BNEL A0, ZERO, 0x9D00A2CC
9D00A2B4  2442000C   ADDIU V0, V0, 12
9D00A2B8  8C440004   LW A0, 4(V0)
9D00A2BC  0089202B   SLTU A0, A0, T1
9D00A2C0  5080119D   BEQL A0, ZERO, 0x9D00E938
9D00A2C4  8C420008   LW V0, 8(V0)
9D00A2C8  2442000C   ADDIU V0, V0, 12
9D00A2CC  8C440000   LW A0, 0(V0)
9D00A2D0  1491FFF7   BNE A0, S1, 0x9D00A2B0
9D00A2D4  0124202B   SLTU A0, T1, A0
9D00A2D8  00091302   SRL V0, T1, 12
9D00A2DC  00021080   SLL V0, V0, 2
9D00A2E0  02021021   ADDU V0, S0, V0
9D00A2E4  8C440000   LW A0, 0(V0)
9D00A2E8  31220FFF   ANDI V0, T1, 4095
9D00A2EC  00821021   ADDU V0, A0, V0
9D00A2F0  90420000   LBU V0, 0(V0)
9D00A2F4  8E070044   LW A3, 68(S0)
9D00A2F8  2442FFFF   ADDIU V0, V0, -1
9D00A2FC  304F00FF   ANDI T7, V0, 255
9D00A300  8CE20000   LW V0, 0(A3)
9D00A304  5051000D   BEQL V0, S1, 0x9D00A33C
9D00A308  00091302   SRL V0, T1, 12
9D00A30C  0122102B   SLTU V0, T1, V0
9D00A310  54400006   BNEL V0, ZERO, 0x9D00A32C
9D00A314  24E7000C   ADDIU A3, A3, 12
9D00A318  8CE20004   LW V0, 4(A3)
9D00A31C  0049102B   SLTU V0, V0, T1
9D00A320  50400D27   BEQL V0, ZERO, 0x9D00D7C0
9D00A324  8CE20008   LW V0, 8(A3)
9D00A328  24E7000C   ADDIU A3, A3, 12
9D00A32C  8CE20000   LW V0, 0(A3)
9D00A330  1451FFF7   BNE V0, S1, 0x9D00A310
9D00A334  0122102B   SLTU V0, T1, V0
9D00A338  00091302   SRL V0, T1, 12
9D00A33C  00021080   SLL V0, V0, 2
9D00A340  02021021   ADDU V0, S0, V0
9D00A344  8C420000   LW V0, 0(V0)
9D00A348  31290FFF   ANDI T1, T1, 4095
9D00A34C  00491021   ADDU V0, V0, T1
9D00A350  A04F0000   SB T7, 0(V0)
9D00A354  8E050054   LW A1, 84(S0)
9D00A358  006F1023   SUBU V0, V1, T7
9D00A35C  7C490200   EXT T1, V0, 8, 1
9D00A360  8F84807C   LW A0, -32644(GP)
9D00A364  2484FFFA   ADDIU A0, A0, -6
9D00A368  24AF0006   ADDIU T7, A1, 6
9D00A36C  39290001   XORI T1, T1, 1
9D00A370  304200FF   ANDI V0, V0, 255
9D00A374  AF84807C   SW A0, -32644(GP)
9D00A378  188014DD   BLEZ A0, 0x9D00F6F0
9D00A37C  AE0F0054   SW T7, 84(S0)
9D00A380  00132302   SRL A0, S3, 12
9D00A384  00042080   SLL A0, A0, 2
9D00A388  00952021   ADDU A0, A0, S5
9D00A38C  8C840000   LW A0, 0(A0)
9D00A390  32730FFF   ANDI S3, S3, 4095
9D00A394  26520003   ADDIU S2, S2, 3
9D00A398  00932021   ADDU A0, A0, S3
9D00A39C  90840000   LBU A0, 0(A0)
9D00A3A0  00042080   SLL A0, A0, 2
9D00A3A4  02E42021   ADDU A0, S7, A0
9D00A3A8  8C840000   LW A0, 0(A0)
9D00A3AC  00800008   JR A0
9D00A3B0  00403821   ADDU A3, V0, ZERO
9D00A3B4  50E00885   BEQL A3, ZERO, 0x9D00C5CC
9D00A3B8  8E0F0054   LW T7, 84(S0)
9D00A3BC  00122302   SRL A0, S2, 12
9D00A3C0  00042080   SLL A0, A0, 2
9D00A3C4  02042021   ADDU A0, S0, A0
9D00A3C8  8C850000   LW A1, 0(A0)
9D00A3CC  32440FFF   ANDI A0, S2, 4095
9D00A3D0  26520001   ADDIU S2, S2, 1
9D00A3D4  00A42021   ADDU A0, A1, A0
9D00A3D8  80930000   LB S3, 0(A0)
9D00A3DC  324400FF   ANDI A0, S2, 255
9D00A3E0  02642021   ADDU A0, S3, A0
9D00A3E4  30840100   ANDI A0, A0, 256
9D00A3E8  14800AD6   BNE A0, ZERO, 0x9D00CF44
9D00A3EC  8EAF0054   LW T7, 84(S5)
9D00A3F0  8F84807C   LW A0, -32644(GP)
9D00A3F4  2484FFFD   ADDIU A0, A0, -3
9D00A3F8  25EF0003   ADDIU T7, T7, 3
9D00A3FC  AF84807C   SW A0, -32644(GP)
9D00A400  AE0F0054   SW T7, 84(S0)
9D00A404  02729821   ADDU S3, S3, S2
9D00A408  588013F0   BLEZL A0, 0x9D00F3CC
9D00A40C  7C023004   INS V0, ZERO, 0, 7
9D00A410  00132302   SRL A0, S3, 12
9D00A414  00042080   SLL A0, A0, 2
9D00A418  02042021   ADDU A0, S0, A0
9D00A41C  8C850000   LW A1, 0(A0)
9D00A420  32640FFF   ANDI A0, S3, 4095
9D00A424  00A42021   ADDU A0, A1, A0
9D00A428  90840000   LBU A0, 0(A0)
9D00A42C  00042080   SLL A0, A0, 2
9D00A430  02E42021   ADDU A0, S7, A0
9D00A434  8C840000   LW A0, 0(A0)
9D00A438  00800008   JR A0
9D00A43C  26720001   ADDIU S2, S3, 1
9D00A440  00122302   SRL A0, S2, 12
9D00A444  00042080   SLL A0, A0, 2
9D00A448  02042021   ADDU A0, S0, A0
9D00A44C  8C840000   LW A0, 0(A0)
9D00A450  264C0001   ADDIU T4, S2, 1
9D00A454  318C0FFF   ANDI T4, T4, 4095
9D00A458  008C6021   ADDU T4, A0, T4
9D00A45C  32450FFF   ANDI A1, S2, 4095
9D00A460  91990000   LBU T9, 0(T4)
9D00A464  00852021   ADDU A0, A0, A1
9D00A468  90840000   LBU A0, 0(A0)
9D00A46C  0019CA00   SLL T9, T9, 8
9D00A470  01436024   AND T4, T2, V1
9D00A474  0324C825   OR T9, T9, A0
9D00A478  0334C821   ADDU T9, T9, S4
9D00A47C  3324FFFF   ANDI A0, T9, -1
9D00A480  00042A02   SRL A1, A0, 8
9D00A484  319600FF   ANDI S6, T4, 255
9D00A488  24A50001   ADDIU A1, A1, 1
9D00A48C  2C8F0800   SLTIU T7, A0, 2048
9D00A490  26530002   ADDIU S3, S2, 2
9D00A494  15E008EC   BNE T7, ZERO, 0x9D00C848
9D00A498  02C52824   AND A1, S6, A1
9D00A49C  8EAF0044   LW T7, 68(S5)
9D00A4A0  8DF80000   LW T8, 0(T7)
9D00A4A4  5311000D   BEQL T8, S1, 0x9D00A4DC
9D00A4A8  00042302   SRL A0, A0, 12
9D00A4AC  0098C02B   SLTU T8, A0, T8
9D00A4B0  57000006   BNEL T8, ZERO, 0x9D00A4CC
9D00A4B4  25EF000C   ADDIU T7, T7, 12
9D00A4B8  8DE60004   LW A2, 4(T7)
9D00A4BC  00C4302B   SLTU A2, A2, A0
9D00A4C0  50C00C78   BEQL A2, ZERO, 0x9D00D6A4
9D00A4C4  8DEF0008   LW T7, 8(T7)
9D00A4C8  25EF000C   ADDIU T7, T7, 12
9D00A4CC  8DF80000   LW T8, 0(T7)
9D00A4D0  5711FFF7   BNEL T8, S1, 0x9D00A4B0
9D00A4D4  0098C02B   SLTU T8, A0, T8
9D00A4D8  00042302   SRL A0, A0, 12
9D00A4DC  00042080   SLL A0, A0, 2
9D00A4E0  02042021   ADDU A0, S0, A0
9D00A4E4  8C840000   LW A0, 0(A0)
9D00A4E8  33390FFF   ANDI T9, T9, 4095
9D00A4EC  00992021   ADDU A0, A0, T9
9D00A4F0  A0850000   SB A1, 0(A0)
9D00A4F4  8E0F0054   LW T7, 84(S0)
9D00A4F8  8F84807C   LW A0, -32644(GP)
9D00A4FC  2484FFFB   ADDIU A0, A0, -5
9D00A500  25EF0005   ADDIU T7, T7, 5
9D00A504  AF84807C   SW A0, -32644(GP)
9D00A508  188013F4   BLEZ A0, 0x9D00F4DC
9D00A50C  AE0F0054   SW T7, 84(S0)
9D00A510  00132302   SRL A0, S3, 12
9D00A514  00042080   SLL A0, A0, 2
9D00A518  00952021   ADDU A0, A0, S5
9D00A51C  8C840000   LW A0, 0(A0)
9D00A520  32730FFF   ANDI S3, S3, 4095
9D00A524  00932021   ADDU A0, A0, S3
9D00A528  90840000   LBU A0, 0(A0)
9D00A52C  00042080   SLL A0, A0, 2
9D00A530  02E42021   ADDU A0, S7, A0
9D00A534  8C840000   LW A0, 0(A0)
9D00A538  00800008   JR A0
9D00A53C  26520003   ADDIU S2, S2, 3
9D00A540  00122302   SRL A0, S2, 12
9D00A544  00042080   SLL A0, A0, 2
9D00A548  02042021   ADDU A0, S0, A0
9D00A54C  8C840000   LW A0, 0(A0)
9D00A550  264F0001   ADDIU T7, S2, 1
9D00A554  31EF0FFF   ANDI T7, T7, 4095
9D00A558  008F7821   ADDU T7, A0, T7
9D00A55C  32450FFF   ANDI A1, S2, 4095
9D00A560  91F80000   LBU T8, 0(T7)
9D00A564  00852021   ADDU A0, A0, A1
9D00A568  90840000   LBU A0, 0(A0)
9D00A56C  0018C200   SLL T8, T8, 8
9D00A570  0304C025   OR T8, T8, A0
9D00A574  030AC021   ADDU T8, T8, T2
9D00A578  3304FFFF   ANDI A0, T8, -1
9D00A57C  2C850800   SLTIU A1, A0, 2048
9D00A580  14A008AD   BNE A1, ZERO, 0x9D00C838
9D00A584  26530002   ADDIU S3, S2, 2
9D00A588  8EA50044   LW A1, 68(S5)
9D00A58C  8CAF0000   LW T7, 0(A1)
9D00A590  51F1000D   BEQL T7, S1, 0x9D00A5C8
9D00A594  00042302   SRL A0, A0, 12
9D00A598  008F782B   SLTU T7, A0, T7
9D00A59C  55E00006   BNEL T7, ZERO, 0x9D00A5B8
9D00A5A0  24A5000C   ADDIU A1, A1, 12
9D00A5A4  8CA60004   LW A2, 4(A1)
9D00A5A8  00C4302B   SLTU A2, A2, A0
9D00A5AC  50C00C2E   BEQL A2, ZERO, 0x9D00D668
9D00A5B0  8CAF0008   LW T7, 8(A1)
9D00A5B4  24A5000C   ADDIU A1, A1, 12
9D00A5B8  8CAF0000   LW T7, 0(A1)
9D00A5BC  15F1FFF7   BNE T7, S1, 0x9D00A59C
9D00A5C0  008F782B   SLTU T7, A0, T7
9D00A5C4  00042302   SRL A0, A0, 12
9D00A5C8  00042080   SLL A0, A0, 2
9D00A5CC  02042021   ADDU A0, S0, A0
9D00A5D0  8C840000   LW A0, 0(A0)
9D00A5D4  33180FFF   ANDI T8, T8, 4095
9D00A5D8  00982021   ADDU A0, A0, T8
9D00A5DC  A0830000   SB V1, 0(A0)
9D00A5E0  8E0F0054   LW T7, 84(S0)
9D00A5E4  8F84807C   LW A0, -32644(GP)
9D00A5E8  2484FFFB   ADDIU A0, A0, -5
9D00A5EC  25EF0005   ADDIU T7, T7, 5
9D00A5F0  AF84807C   SW A0, -32644(GP)
9D00A5F4  18801628   BLEZ A0, 0x9D00FE98
9D00A5F8  AE0F0054   SW T7, 84(S0)
9D00A5FC  00132302   SRL A0, S3, 12
9D00A600  00042080   SLL A0, A0, 2
9D00A604  00952021   ADDU A0, A0, S5
9D00A608  8C840000   LW A0, 0(A0)
9D00A60C  32730FFF   ANDI S3, S3, 4095
9D00A610  00932021   ADDU A0, A0, S3
9D00A614  90840000   LBU A0, 0(A0)
9D00A618  00042080   SLL A0, A0, 2
9D00A61C  02E42021   ADDU A0, S7, A0
9D00A620  8C840000   LW A0, 0(A0)
9D00A624  00800008   JR A0
9D00A628  26520003   ADDIU S2, S2, 3
9D00A62C  00122302   SRL A0, S2, 12
9D00A630  00042080   SLL A0, A0, 2
9D00A634  02042021   ADDU A0, S0, A0
9D00A638  8C840000   LW A0, 0(A0)
9D00A63C  264F0001   ADDIU T7, S2, 1
9D00A640  31EF0FFF   ANDI T7, T7, 4095
9D00A644  008F7821   ADDU T7, A0, T7
9D00A648  32450FFF   ANDI A1, S2, 4095
9D00A64C  91F90000   LBU T9, 0(T7)
9D00A650  00852021   ADDU A0, A0, A1
9D00A654  90840000   LBU A0, 0(A0)
9D00A658  0019CA00   SLL T9, T9, 8
9D00A65C  26530002   ADDIU S3, S2, 2
9D00A660  0324C825   OR T9, T9, A0
9D00A664  0334C821   ADDU T9, T9, S4
9D00A668  3324FFFF   ANDI A0, T9, -1
9D00A66C  00042A02   SRL A1, A0, 8
9D00A670  24A50001   ADDIU A1, A1, 1
9D00A674  01452824   AND A1, T2, A1
9D00A678  2C8F0800   SLTIU T7, A0, 2048
9D00A67C  15E00876   BNE T7, ZERO, 0x9D00C858
9D00A680  30A500FF   ANDI A1, A1, 255
9D00A684  8EAF0044   LW T7, 68(S5)
9D00A688  8DF80000   LW T8, 0(T7)
9D00A68C  5311000D   BEQL T8, S1, 0x9D00A6C4
9D00A690  00042302   SRL A0, A0, 12
9D00A694  0098C02B   SLTU T8, A0, T8
9D00A698  57000006   BNEL T8, ZERO, 0x9D00A6B4
9D00A69C  25EF000C   ADDIU T7, T7, 12
9D00A6A0  8DE60004   LW A2, 4(T7)
9D00A6A4  00C4302B   SLTU A2, A2, A0
9D00A6A8  50C00C29   BEQL A2, ZERO, 0x9D00D750
9D00A6AC  8DEF0008   LW T7, 8(T7)
9D00A6B0  25EF000C   ADDIU T7, T7, 12
9D00A6B4  8DF80000   LW T8, 0(T7)
9D00A6B8  5711FFF7   BNEL T8, S1, 0x9D00A698
9D00A6BC  0098C02B   SLTU T8, A0, T8
9D00A6C0  00042302   SRL A0, A0, 12
9D00A6C4  00042080   SLL A0, A0, 2
9D00A6C8  02042021   ADDU A0, S0, A0
9D00A6CC  8C840000   LW A0, 0(A0)
9D00A6D0  33390FFF   ANDI T9, T9, 4095
9D00A6D4  00992021   ADDU A0, A0, T9
9D00A6D8  A0850000   SB A1, 0(A0)
9D00A6DC  8E0F0054   LW T7, 84(S0)
9D00A6E0  8F84807C   LW A0, -32644(GP)
9D00A6E4  2484FFFB   ADDIU A0, A0, -5
9D00A6E8  25EF0005   ADDIU T7, T7, 5
9D00A6EC  AF84807C   SW A0, -32644(GP)
9D00A6F0  18801552   BLEZ A0, 0x9D00FC3C
9D00A6F4  AE0F0054   SW T7, 84(S0)
9D00A6F8  00132302   SRL A0, S3, 12
9D00A6FC  00042080   SLL A0, A0, 2
9D00A700  00952021   ADDU A0, A0, S5
9D00A704  8C840000   LW A0, 0(A0)
9D00A708  32730FFF   ANDI S3, S3, 4095
9D00A70C  00932021   ADDU A0, A0, S3
9D00A710  90840000   LBU A0, 0(A0)
9D00A714  00042080   SLL A0, A0, 2
9D00A718  02E42021   ADDU A0, S7, A0
9D00A71C  8C840000   LW A0, 0(A0)
9D00A720  00800008   JR A0
9D00A724  26520003   ADDIU S2, S2, 3
9D00A728  54E007A1   BNEL A3, ZERO, 0x9D00C5B0
9D00A72C  8E0F0054   LW T7, 84(S0)
9D00A730  00122302   SRL A0, S2, 12
9D00A734  00042080   SLL A0, A0, 2
9D00A738  02042021   ADDU A0, S0, A0
9D00A73C  8C850000   LW A1, 0(A0)
9D00A740  32440FFF   ANDI A0, S2, 4095
9D00A744  26520001   ADDIU S2, S2, 1
9D00A748  00A42021   ADDU A0, A1, A0
9D00A74C  80930000   LB S3, 0(A0)
9D00A750  324400FF   ANDI A0, S2, 255
9D00A754  02642021   ADDU A0, S3, A0
9D00A758  30840100   ANDI A0, A0, 256
9D00A75C  148009F5   BNE A0, ZERO, 0x9D00CF34
9D00A760  8EAF0054   LW T7, 84(S5)
9D00A764  8F84807C   LW A0, -32644(GP)
9D00A768  2484FFFD   ADDIU A0, A0, -3
9D00A76C  25EF0003   ADDIU T7, T7, 3
9D00A770  AF84807C   SW A0, -32644(GP)
9D00A774  AE0F0054   SW T7, 84(S0)
9D00A778  02729821   ADDU S3, S3, S2
9D00A77C  58801320   BLEZL A0, 0x9D00F400
9D00A780  7C023004   INS V0, ZERO, 0, 7
9D00A784  00132302   SRL A0, S3, 12
9D00A788  00042080   SLL A0, A0, 2
9D00A78C  02042021   ADDU A0, S0, A0
9D00A790  8C850000   LW A1, 0(A0)
9D00A794  32640FFF   ANDI A0, S3, 4095
9D00A798  00A42021   ADDU A0, A1, A0
9D00A79C  90840000   LBU A0, 0(A0)
9D00A7A0  00042080   SLL A0, A0, 2
9D00A7A4  02E42021   ADDU A0, S7, A0
9D00A7A8  8C840000   LW A0, 0(A0)
9D00A7AC  00800008   JR A0
9D00A7B0  26720001   ADDIU S2, S3, 1
9D00A7B4  00121302   SRL V0, S2, 12
9D00A7B8  00021080   SLL V0, V0, 2
9D00A7BC  02021021   ADDU V0, S0, V0
9D00A7C0  8C440000   LW A0, 0(V0)
9D00A7C4  32420FFF   ANDI V0, S2, 4095
9D00A7C8  8F858078   LW A1, -32648(GP)
9D00A7CC  00821021   ADDU V0, A0, V0
9D00A7D0  90420000   LBU V0, 0(V0)
9D00A7D4  00A21021   ADDU V0, A1, V0
9D00A7D8  90470001   LBU A3, 1(V0)
9D00A7DC  90420000   LBU V0, 0(V0)
9D00A7E0  00073A00   SLL A3, A3, 8
9D00A7E4  00E23825   OR A3, A3, V0
9D00A7E8  00F43821   ADDU A3, A3, S4
9D00A7EC  30E4FFFF   ANDI A0, A3, -1
9D00A7F0  308200FF   ANDI V0, A0, 255
9D00A7F4  0054102B   SLTU V0, V0, S4
9D00A7F8  10400007   BEQ V0, ZERO, .LBB5484
9D00A7FC  26530001   ADDIU S3, S2, 1
9D00A800  8EA20054   LW V0, 84(S5)
9D00A804  8F8D807C   LW T5, -32644(GP)
9D00A808  25ADFFFF   ADDIU T5, T5, -1
9D00A80C  24420001   ADDIU V0, V0, 1
9D00A810  AF8D807C   SW T5, -32644(GP)
9D00A814  AEA20054   SW V0, 84(S5)
9D00A818  2C820800   SLTIU V0, A0, 2048
9D00A81C  544007A0   BNEL V0, ZERO, 0x9D00C6A0
9D00A820  00A42021   ADDU A0, A1, A0
9D00A824  34058000   ORI A1, ZERO, -32768
9D00A828  0085102B   SLTU V0, A0, A1
9D00A82C  10400011   BEQ V0, ZERO, 0x9D00A874
9D00A830  00041302   SRL V0, A0, 12
9D00A834  8E020040   LW V0, 64(S0)
9D00A838  8C450000   LW A1, 0(V0)
9D00A83C  50B1000D   BEQL A1, S1, 0x9D00A874
9D00A840  00041302   SRL V0, A0, 12
9D00A844  0085282B   SLTU A1, A0, A1
9D00A848  54A00006   BNEL A1, ZERO, 0x9D00A864
9D00A84C  2442000C   ADDIU V0, V0, 12
9D00A850  8C450004   LW A1, 4(V0)
9D00A854  00A4282B   SLTU A1, A1, A0
9D00A858  50A00EF5   BEQL A1, ZERO, 0x9D00E430
9D00A85C  8C420008   LW V0, 8(V0)
9D00A860  2442000C   ADDIU V0, V0, 12
9D00A864  8C450000   LW A1, 0(V0)
9D00A868  14B1FFF7   BNE A1, S1, 0x9D00A848
9D00A86C  0085282B   SLTU A1, A0, A1
9D00A870  00041302   SRL V0, A0, 12
9D00A874  00021080   SLL V0, V0, 2
9D00A878  02021021   ADDU V0, S0, V0
9D00A87C  8C420000   LW V0, 0(V0)
9D00A880  30E70FFF   ANDI A3, A3, 4095
9D00A884  00471021   ADDU V0, V0, A3
9D00A888  90440000   LBU A0, 0(V0)
9D00A88C  39220001   XORI V0, T1, 1
9D00A890  00642823   SUBU A1, V1, A0
9D00A894  304200FF   ANDI V0, V0, 255
9D00A898  00A22823   SUBU A1, A1, V0
9D00A89C  8E0F0054   LW T7, 84(S0)
9D00A8A0  30A200FF   ANDI V0, A1, 255
9D00A8A4  00832026   XOR A0, A0, V1
9D00A8A8  2406FF80   ADDIU A2, ZERO, -128
9D00A8AC  00866824   AND T5, A0, A2
9D00A8B0  00431826   XOR V1, V0, V1
9D00A8B4  01A36824   AND T5, T5, V1
9D00A8B8  38A50100   XORI A1, A1, 256
9D00A8BC  8F83807C   LW V1, -32644(GP)
9D00A8C0  2463FFFB   ADDIU V1, V1, -5
9D00A8C4  25EF0005   ADDIU T7, T7, 5
9D00A8C8  31AD00FF   ANDI T5, T5, 255
9D00A8CC  7CA90200   EXT T1, A1, 8, 1
9D00A8D0  AF83807C   SW V1, -32644(GP)
9D00A8D4  18601369   BLEZ V1, 0x9D00F67C
9D00A8D8  AE0F0054   SW T7, 84(S0)
9D00A8DC  00131B02   SRL V1, S3, 12
9D00A8E0  00031880   SLL V1, V1, 2
9D00A8E4  00751821   ADDU V1, V1, S5
9D00A8E8  8C640000   LW A0, 0(V1)
9D00A8EC  32730FFF   ANDI S3, S3, 4095
9D00A8F0  00401821   ADDU V1, V0, ZERO
9D00A8F4  00932021   ADDU A0, A0, S3
9D00A8F8  90840000   LBU A0, 0(A0)
9D00A8FC  26520002   ADDIU S2, S2, 2
9D00A900  00042080   SLL A0, A0, 2
9D00A904  02E42021   ADDU A0, S7, A0
9D00A908  8C840000   LW A0, 0(A0)
9D00A90C  00800008   JR A0
9D00A910  00403821   ADDU A3, V0, ZERO
9D00A914  00121302   SRL V0, S2, 12
9D00A918  00021080   SLL V0, V0, 2
9D00A91C  02021021   ADDU V0, S0, V0
9D00A920  8C420000   LW V0, 0(V0)
9D00A924  26450001   ADDIU A1, S2, 1
9D00A928  30A50FFF   ANDI A1, A1, 4095
9D00A92C  00452821   ADDU A1, V0, A1
9D00A930  32440FFF   ANDI A0, S2, 4095
9D00A934  90AD0000   LBU T5, 0(A1)
9D00A938  00441021   ADDU V0, V0, A0
9D00A93C  90420000   LBU V0, 0(V0)
9D00A940  000D6A00   SLL T5, T5, 8
9D00A944  01A26825   OR T5, T5, V0
9D00A948  2DA20800   SLTIU V0, T5, 2048
9D00A94C  1440074D   BNE V0, ZERO, 0x9D00C684
9D00A950  26530002   ADDIU S3, S2, 2
9D00A954  340E8000   ORI T6, ZERO, -32768
9D00A958  01AE102B   SLTU V0, T5, T6
9D00A95C  104009EB   BEQ V0, ZERO, .LBB5499, .LBB5500, .LBB5501
9D00A960  000D1302   SRL V0, T5, 12
9D00A964  8EA20040   LW V0, 64(S5)
9D00A968  8C440000   LW A0, 0(V0)
9D00A96C  5091000D   BEQL A0, S1, 0x9D00A9A4
9D00A970  000D1302   SRL V0, T5, 12
9D00A974  01A4202B   SLTU A0, T5, A0
9D00A978  54800006   BNEL A0, ZERO, 0x9D00A994
9D00A97C  2442000C   ADDIU V0, V0, 12
9D00A980  8C440004   LW A0, 4(V0)
9D00A984  008D202B   SLTU A0, A0, T5
9D00A988  50800E9E   BEQL A0, ZERO, 0x9D00E404
9D00A98C  8C420008   LW V0, 8(V0)
9D00A990  2442000C   ADDIU V0, V0, 12
9D00A994  8C440000   LW A0, 0(V0)
9D00A998  1491FFF7   BNE A0, S1, 0x9D00A978
9D00A99C  01A4202B   SLTU A0, T5, A0
9D00A9A0  000D1302   SRL V0, T5, 12
9D00A9A4  00021080   SLL V0, V0, 2
9D00A9A8  02021021   ADDU V0, S0, V0
9D00A9AC  8C440000   LW A0, 0(V0)
9D00A9B0  31A20FFF   ANDI V0, T5, 4095
9D00A9B4  00821021   ADDU V0, A0, V0
9D00A9B8  90420000   LBU V0, 0(V0)
9D00A9BC  8E070044   LW A3, 68(S0)
9D00A9C0  24420001   ADDIU V0, V0, 1
9D00A9C4  304F00FF   ANDI T7, V0, 255
9D00A9C8  8CE20000   LW V0, 0(A3)
9D00A9CC  5051000D   BEQL V0, S1, 0x9D00AA04
9D00A9D0  000D1302   SRL V0, T5, 12
9D00A9D4  01A2102B   SLTU V0, T5, V0
9D00A9D8  54400006   BNEL V0, ZERO, 0x9D00A9F4
9D00A9DC  24E7000C   ADDIU A3, A3, 12
9D00A9E0  8CE20004   LW V0, 4(A3)
9D00A9E4  004D102B   SLTU V0, V0, T5
9D00A9E8  50400D6E   BEQL V0, ZERO, 0x9D00DFA4
9D00A9EC  8CE20008   LW V0, 8(A3)
9D00A9F0  24E7000C   ADDIU A3, A3, 12
9D00A9F4  8CE20000   LW V0, 0(A3)
9D00A9F8  1451FFF7   BNE V0, S1, 0x9D00A9D8
9D00A9FC  01A2102B   SLTU V0, T5, V0
9D00AA00  000D1302   SRL V0, T5, 12
9D00AA04  00021080   SLL V0, V0, 2
9D00AA08  02021021   ADDU V0, S0, V0
9D00AA0C  8C420000   LW V0, 0(V0)
9D00AA10  31AD0FFF   ANDI T5, T5, 4095
9D00AA14  004D1021   ADDU V0, V0, T5
9D00AA18  A04F0000   SB T7, 0(V0)
9D00AA1C  39220001   XORI V0, T1, 1
9D00AA20  006F2023   SUBU A0, V1, T7
9D00AA24  304200FF   ANDI V0, V0, 255
9D00AA28  00822023   SUBU A0, A0, V0
9D00AA2C  8E050054   LW A1, 84(S0)
9D00AA30  308200FF   ANDI V0, A0, 255
9D00AA34  01E36826   XOR T5, T7, V1
9D00AA38  7C0D3004   INS T5, ZERO, 0, 7
9D00AA3C  00431826   XOR V1, V0, V1
9D00AA40  01A36824   AND T5, T5, V1
9D00AA44  38840100   XORI A0, A0, 256
9D00AA48  8F83807C   LW V1, -32644(GP)
9D00AA4C  2463FFFA   ADDIU V1, V1, -6
9D00AA50  24AF0006   ADDIU T7, A1, 6
9D00AA54  31AD00FF   ANDI T5, T5, 255
9D00AA58  7C890200   EXT T1, A0, 8, 1
9D00AA5C  AF83807C   SW V1, -32644(GP)
9D00AA60  1860165E   BLEZ V1, 0x9D0103DC
9D00AA64  AE0F0054   SW T7, 84(S0)
9D00AA68  00131B02   SRL V1, S3, 12
9D00AA6C  00031880   SLL V1, V1, 2
9D00AA70  00751821   ADDU V1, V1, S5
9D00AA74  8C640000   LW A0, 0(V1)
9D00AA78  32730FFF   ANDI S3, S3, 4095
9D00AA7C  00401821   ADDU V1, V0, ZERO
9D00AA80  00932021   ADDU A0, A0, S3
9D00AA84  90840000   LBU A0, 0(A0)
9D00AA88  26520003   ADDIU S2, S2, 3
9D00AA8C  00042080   SLL A0, A0, 2
9D00AA90  02E42021   ADDU A0, S7, A0
9D00AA94  8C840000   LW A0, 0(A0)
9D00AA98  00800008   JR A0
9D00AA9C  00403821   ADDU A3, V0, ZERO
9D00AAA0  8E0F0054   LW T7, 84(S0)
9D00AAA4  8F82807C   LW V0, -32644(GP)
9D00AAA8  2442FFFE   ADDIU V0, V0, -2
9D00AAAC  25EF0002   ADDIU T7, T7, 2
9D00AAB0  AF82807C   SW V0, -32644(GP)
9D00AAB4  18401290   BLEZ V0, 0x9D00F4F8
9D00AAB8  AE0F0054   SW T7, 84(S0)
9D00AABC  00121302   SRL V0, S2, 12
9D00AAC0  00021080   SLL V0, V0, 2
9D00AAC4  00551021   ADDU V0, V0, S5
9D00AAC8  8C440000   LW A0, 0(V0)
9D00AACC  32420FFF   ANDI V0, S2, 4095
9D00AAD0  01401821   ADDU V1, T2, ZERO
9D00AAD4  00821021   ADDU V0, A0, V0
9D00AAD8  90420000   LBU V0, 0(V0)
9D00AADC  26520001   ADDIU S2, S2, 1
9D00AAE0  01403821   ADDU A3, T2, ZERO
9D00AAE4  00021080   SLL V0, V0, 2
9D00AAE8  02E21021   ADDU V0, S7, V0
9D00AAEC  8C440000   LW A0, 0(V0)
9D00AAF0  00800008   JR A0
9D00AAF4  01401021   ADDU V0, T2, ZERO
9D00AAF8  00121302   SRL V0, S2, 12
9D00AAFC  00021080   SLL V0, V0, 2
9D00AB00  02021021   ADDU V0, S0, V0
9D00AB04  8C440000   LW A0, 0(V0)
9D00AB08  32420FFF   ANDI V0, S2, 4095
9D00AB0C  8E0F0054   LW T7, 84(S0)
9D00AB10  00821021   ADDU V0, A0, V0
9D00AB14  90420000   LBU V0, 0(V0)
9D00AB18  240BFFEE   ADDIU T3, ZERO, -18
9D00AB1C  006B1825   OR V1, V1, T3
9D00AB20  01432024   AND A0, T2, V1
9D00AB24  8F83807C   LW V1, -32644(GP)
9D00AB28  2463FFFE   ADDIU V1, V1, -2
9D00AB2C  25EF0002   ADDIU T7, T7, 2
9D00AB30  26530001   ADDIU S3, S2, 1
9D00AB34  00821024   AND V0, A0, V0
9D00AB38  AF83807C   SW V1, -32644(GP)
9D00AB3C  1860177F   BLEZ V1, 0x9D01093C
9D00AB40  AE0F0054   SW T7, 84(S0)
9D00AB44  00131B02   SRL V1, S3, 12
9D00AB48  00031880   SLL V1, V1, 2
9D00AB4C  00751821   ADDU V1, V1, S5
9D00AB50  8C640000   LW A0, 0(V1)
9D00AB54  32730FFF   ANDI S3, S3, 4095
9D00AB58  00401821   ADDU V1, V0, ZERO
9D00AB5C  00932021   ADDU A0, A0, S3
9D00AB60  90840000   LBU A0, 0(A0)
9D00AB64  26520002   ADDIU S2, S2, 2
9D00AB68  00042080   SLL A0, A0, 2
9D00AB6C  02E42021   ADDU A0, S7, A0
9D00AB70  8C840000   LW A0, 0(A0)
9D00AB74  00800008   JR A0
9D00AB78  00403821   ADDU A3, V0, ZERO
9D00AB7C  00122302   SRL A0, S2, 12
9D00AB80  00042080   SLL A0, A0, 2
9D00AB84  02042021   ADDU A0, S0, A0
9D00AB88  8C840000   LW A0, 0(A0)
9D00AB8C  26450001   ADDIU A1, S2, 1
9D00AB90  30A50FFF   ANDI A1, A1, 4095
9D00AB94  00852821   ADDU A1, A0, A1
9D00AB98  324F0FFF   ANDI T7, S2, 4095
9D00AB9C  90A50000   LBU A1, 0(A1)
9D00ABA0  008F2021   ADDU A0, A0, T7
9D00ABA4  90840000   LBU A0, 0(A0)
9D00ABA8  00052A00   SLL A1, A1, 8
9D00ABAC  00A42025   OR A0, A1, A0
9D00ABB0  2C850800   SLTIU A1, A0, 2048
9D00ABB4  14A006BC   BNE A1, ZERO, 0x9D00C6A8
9D00ABB8  26530002   ADDIU S3, S2, 2
9D00ABBC  8EA50044   LW A1, 68(S5)
9D00ABC0  8CAF0000   LW T7, 0(A1)
9D00ABC4  51F1000D   BEQL T7, S1, 0x9D00ABFC
9D00ABC8  00042B02   SRL A1, A0, 12
9D00ABCC  008F782B   SLTU T7, A0, T7
9D00ABD0  55E00006   BNEL T7, ZERO, 0x9D00ABEC
9D00ABD4  24A5000C   ADDIU A1, A1, 12
9D00ABD8  8CA60004   LW A2, 4(A1)
9D00ABDC  00C4302B   SLTU A2, A2, A0
9D00ABE0  50C00B8F   BEQL A2, ZERO, 0x9D00DA20
9D00ABE4  8CAF0008   LW T7, 8(A1)
9D00ABE8  24A5000C   ADDIU A1, A1, 12
9D00ABEC  8CAF0000   LW T7, 0(A1)
9D00ABF0  15F1FFF7   BNE T7, S1, 0x9D00ABD0
9D00ABF4  008F782B   SLTU T7, A0, T7
9D00ABF8  00042B02   SRL A1, A0, 12
9D00ABFC  00052880   SLL A1, A1, 2
9D00AC00  02052821   ADDU A1, S0, A1
9D00AC04  8CA50000   LW A1, 0(A1)
9D00AC08  30840FFF   ANDI A0, A0, 4095
9D00AC0C  00A42021   ADDU A0, A1, A0
9D00AC10  A0940000   SB S4, 0(A0)
9D00AC14  8E0F0054   LW T7, 84(S0)
9D00AC18  8F84807C   LW A0, -32644(GP)
9D00AC1C  2484FFFC   ADDIU A0, A0, -4
9D00AC20  25EF0004   ADDIU T7, T7, 4
9D00AC24  AF84807C   SW A0, -32644(GP)
9D00AC28  188013F4   BLEZ A0, 0x9D00FBFC
9D00AC2C  AE0F0054   SW T7, 84(S0)
9D00AC30  00132302   SRL A0, S3, 12
9D00AC34  00042080   SLL A0, A0, 2
9D00AC38  00952021   ADDU A0, A0, S5
9D00AC3C  8C840000   LW A0, 0(A0)
9D00AC40  32730FFF   ANDI S3, S3, 4095
9D00AC44  00932021   ADDU A0, A0, S3
9D00AC48  90840000   LBU A0, 0(A0)
9D00AC4C  00042080   SLL A0, A0, 2
9D00AC50  02E42021   ADDU A0, S7, A0
9D00AC54  8C840000   LW A0, 0(A0)
9D00AC58  00800008   JR A0
9D00AC5C  26520003   ADDIU S2, S2, 3
9D00AC60  00121302   SRL V0, S2, 12
9D00AC64  00021080   SLL V0, V0, 2
9D00AC68  02021021   ADDU V0, S0, V0
9D00AC6C  8C440000   LW A0, 0(V0)
9D00AC70  32420FFF   ANDI V0, S2, 4095
9D00AC74  00821021   ADDU V0, A0, V0
9D00AC78  90420000   LBU V0, 0(V0)
9D00AC7C  8E0F0054   LW T7, 84(S0)
9D00AC80  8F858078   LW A1, -32648(GP)
9D00AC84  00A22821   ADDU A1, A1, V0
9D00AC88  90A20000   LBU V0, 0(A1)
9D00AC8C  8F84807C   LW A0, -32644(GP)
9D00AC90  2484FFFB   ADDIU A0, A0, -5
9D00AC94  25EF0005   ADDIU T7, T7, 5
9D00AC98  2442FFFF   ADDIU V0, V0, -1
9D00AC9C  304200FF   ANDI V0, V0, 255
9D00ACA0  26530001   ADDIU S3, S2, 1
9D00ACA4  A0A20000   SB V0, 0(A1)
9D00ACA8  AF84807C   SW A0, -32644(GP)
9D00ACAC  1880131E   BLEZ A0, 0x9D00F928
9D00ACB0  AE0F0054   SW T7, 84(S0)
9D00ACB4  00132302   SRL A0, S3, 12
9D00ACB8  00042080   SLL A0, A0, 2
9D00ACBC  00952021   ADDU A0, A0, S5
9D00ACC0  8C840000   LW A0, 0(A0)
9D00ACC4  32730FFF   ANDI S3, S3, 4095
9D00ACC8  26520002   ADDIU S2, S2, 2
9D00ACCC  00932021   ADDU A0, A0, S3
9D00ACD0  90840000   LBU A0, 0(A0)
9D00ACD4  00042080   SLL A0, A0, 2
9D00ACD8  02E42021   ADDU A0, S7, A0
9D00ACDC  8C840000   LW A0, 0(A0)
9D00ACE0  00800008   JR A0
9D00ACE4  00403821   ADDU A3, V0, ZERO
9D00ACE8  8E0F0054   LW T7, 84(S0)
9D00ACEC  26820001   ADDIU V0, S4, 1
9D00ACF0  8F84807C   LW A0, -32644(GP)
9D00ACF4  2484FFFE   ADDIU A0, A0, -2
9D00ACF8  25EF0002   ADDIU T7, T7, 2
9D00ACFC  304200FF   ANDI V0, V0, 255
9D00AD00  AF84807C   SW A0, -32644(GP)
9D00AD04  188018A3   BLEZ A0, 0x9D010F94
9D00AD08  AE0F0054   SW T7, 84(S0)
9D00AD0C  00122302   SRL A0, S2, 12
9D00AD10  00042080   SLL A0, A0, 2
9D00AD14  00952021   ADDU A0, A0, S5
9D00AD18  8C850000   LW A1, 0(A0)
9D00AD1C  32440FFF   ANDI A0, S2, 4095
9D00AD20  0040A021   ADDU S4, V0, ZERO
9D00AD24  00A42021   ADDU A0, A1, A0
9D00AD28  90840000   LBU A0, 0(A0)
9D00AD2C  26520001   ADDIU S2, S2, 1
9D00AD30  00042080   SLL A0, A0, 2
9D00AD34  02E42021   ADDU A0, S7, A0
9D00AD38  8C840000   LW A0, 0(A0)
9D00AD3C  00800008   JR A0
9D00AD40  00403821   ADDU A3, V0, ZERO
9D00AD44  00121302   SRL V0, S2, 12
9D00AD48  00021080   SLL V0, V0, 2
9D00AD4C  02021021   ADDU V0, S0, V0
9D00AD50  8C440000   LW A0, 0(V0)
9D00AD54  32420FFF   ANDI V0, S2, 4095
9D00AD58  8E0F0054   LW T7, 84(S0)
9D00AD5C  00821021   ADDU V0, A0, V0
9D00AD60  90420000   LBU V0, 0(V0)
9D00AD64  2404FFEE   ADDIU A0, ZERO, -18
9D00AD68  00641825   OR V1, V1, A0
9D00AD6C  8F84807C   LW A0, -32644(GP)
9D00AD70  2484FFFE   ADDIU A0, A0, -2
9D00AD74  25EF0002   ADDIU T7, T7, 2
9D00AD78  26530001   ADDIU S3, S2, 1
9D00AD7C  00621024   AND V0, V1, V0
9D00AD80  AF84807C   SW A0, -32644(GP)
9D00AD84  188017E2   BLEZ A0, 0x9D010D10
9D00AD88  AE0F0054   SW T7, 84(S0)
9D00AD8C  00131B02   SRL V1, S3, 12
9D00AD90  00031880   SLL V1, V1, 2
9D00AD94  00751821   ADDU V1, V1, S5
9D00AD98  8C640000   LW A0, 0(V1)
9D00AD9C  32730FFF   ANDI S3, S3, 4095
9D00ADA0  00401821   ADDU V1, V0, ZERO
9D00ADA4  00932021   ADDU A0, A0, S3
9D00ADA8  90840000   LBU A0, 0(A0)
9D00ADAC  26520002   ADDIU S2, S2, 2
9D00ADB0  00405021   ADDU T2, V0, ZERO
9D00ADB4  00042080   SLL A0, A0, 2
9D00ADB8  02E42021   ADDU A0, S7, A0
9D00ADBC  8C840000   LW A0, 0(A0)
9D00ADC0  00800008   JR A0
9D00ADC4  00403821   ADDU A3, V0, ZERO
9D00ADC8  00121302   SRL V0, S2, 12
9D00ADCC  00021080   SLL V0, V0, 2
9D00ADD0  02021021   ADDU V0, S0, V0
9D00ADD4  8C420000   LW V0, 0(V0)
9D00ADD8  26440001   ADDIU A0, S2, 1
9D00ADDC  30840FFF   ANDI A0, A0, 4095
9D00ADE0  00442021   ADDU A0, V0, A0
9D00ADE4  32430FFF   ANDI V1, S2, 4095
9D00ADE8  90850000   LBU A1, 0(A0)
9D00ADEC  00431021   ADDU V0, V0, V1
9D00ADF0  90420000   LBU V0, 0(V0)
9D00ADF4  00052A00   SLL A1, A1, 8
9D00ADF8  00A22825   OR A1, A1, V0
9D00ADFC  00B42821   ADDU A1, A1, S4
9D00AE00  30A4FFFF   ANDI A0, A1, -1
9D00AE04  308200FF   ANDI V0, A0, 255
9D00AE08  0054102B   SLTU V0, V0, S4
9D00AE0C  10400007   BEQ V0, ZERO, .LBB5563
9D00AE10  26530002   ADDIU S3, S2, 2
9D00AE14  8EA20054   LW V0, 84(S5)
9D00AE18  8F83807C   LW V1, -32644(GP)
9D00AE1C  2463FFFF   ADDIU V1, V1, -1
9D00AE20  24420001   ADDIU V0, V0, 1
9D00AE24  AF83807C   SW V1, -32644(GP)
9D00AE28  AEA20054   SW V0, 84(S5)
9D00AE2C  2C820800   SLTIU V0, A0, 2048
9D00AE30  14400610   BNE V0, ZERO, 0x9D00C674
9D00AE34  340B8000   ORI T3, ZERO, -32768
9D00AE38  008B102B   SLTU V0, A0, T3
9D00AE3C  10400011   BEQ V0, ZERO, 0x9D00AE84
9D00AE40  00041302   SRL V0, A0, 12
9D00AE44  8E020040   LW V0, 64(S0)
9D00AE48  8C430000   LW V1, 0(V0)
9D00AE4C  5071000D   BEQL V1, S1, 0x9D00AE84
9D00AE50  00041302   SRL V0, A0, 12
9D00AE54  0083182B   SLTU V1, A0, V1
9D00AE58  54600006   BNEL V1, ZERO, 0x9D00AE74
9D00AE5C  2442000C   ADDIU V0, V0, 12
9D00AE60  8C430004   LW V1, 4(V0)
9D00AE64  0064182B   SLTU V1, V1, A0
9D00AE68  50600E94   BEQL V1, ZERO, 0x9D00E8BC
9D00AE6C  8C420008   LW V0, 8(V0)
9D00AE70  2442000C   ADDIU V0, V0, 12
9D00AE74  8C430000   LW V1, 0(V0)
9D00AE78  1471FFF7   BNE V1, S1, 0x9D00AE58
9D00AE7C  0083182B   SLTU V1, A0, V1
9D00AE80  00041302   SRL V0, A0, 12
9D00AE84  00021080   SLL V0, V0, 2
9D00AE88  02021021   ADDU V0, S0, V0
9D00AE8C  8C420000   LW V0, 0(V0)
9D00AE90  30A50FFF   ANDI A1, A1, 4095
9D00AE94  00451021   ADDU V0, V0, A1
9D00AE98  90420000   LBU V0, 0(V0)
9D00AE9C  8E0F0054   LW T7, 84(S0)
9D00AEA0  8F83807C   LW V1, -32644(GP)
9D00AEA4  2463FFFC   ADDIU V1, V1, -4
9D00AEA8  25EF0004   ADDIU T7, T7, 4
9D00AEAC  AF83807C   SW V1, -32644(GP)
9D00AEB0  186017C0   BLEZ V1, 0x9D010DB4
9D00AEB4  AE0F0054   SW T7, 84(S0)
9D00AEB8  00131B02   SRL V1, S3, 12
9D00AEBC  00031880   SLL V1, V1, 2
9D00AEC0  00751821   ADDU V1, V1, S5
9D00AEC4  8C630000   LW V1, 0(V1)
9D00AEC8  32730FFF   ANDI S3, S3, 4095
9D00AECC  26520003   ADDIU S2, S2, 3
9D00AED0  00731821   ADDU V1, V1, S3
9D00AED4  90640000   LBU A0, 0(V1)
9D00AED8  00401821   ADDU V1, V0, ZERO
9D00AEDC  00042080   SLL A0, A0, 2
9D00AEE0  02E42021   ADDU A0, S7, A0
9D00AEE4  8C840000   LW A0, 0(A0)
9D00AEE8  00800008   JR A0
9D00AEEC  00403821   ADDU A3, V0, ZERO
9D00AEF0  8E0F0054   LW T7, 84(S0)
9D00AEF4  8F84807C   LW A0, -32644(GP)
9D00AEF8  2484FFFE   ADDIU A0, A0, -2
9D00AEFC  25EF0002   ADDIU T7, T7, 2
9D00AF00  AF84807C   SW A0, -32644(GP)
9D00AF04  18801548   BLEZ A0, 0x9D010428
9D00AF08  AE0F0054   SW T7, 84(S0)
9D00AF0C  00122302   SRL A0, S2, 12
9D00AF10  00042080   SLL A0, A0, 2
9D00AF14  00952021   ADDU A0, A0, S5
9D00AF18  8C850000   LW A1, 0(A0)
9D00AF1C  32440FFF   ANDI A0, S2, 4095
9D00AF20  241E0001   ADDIU FP, ZERO, 1
9D00AF24  00A42021   ADDU A0, A1, A0
9D00AF28  90840000   LBU A0, 0(A0)
9D00AF2C  00042080   SLL A0, A0, 2
9D00AF30  02E42021   ADDU A0, S7, A0
9D00AF34  8C840000   LW A0, 0(A0)
9D00AF38  00800008   JR A0
9D00AF3C  26520001   ADDIU S2, S2, 1
9D00AF40  00121302   SRL V0, S2, 12
9D00AF44  00021080   SLL V0, V0, 2
9D00AF48  02021021   ADDU V0, S0, V0
9D00AF4C  8C420000   LW V0, 0(V0)
9D00AF50  26450001   ADDIU A1, S2, 1
9D00AF54  30A50FFF   ANDI A1, A1, 4095
9D00AF58  00452821   ADDU A1, V0, A1
9D00AF5C  32440FFF   ANDI A0, S2, 4095
9D00AF60  90A70000   LBU A3, 0(A1)
9D00AF64  00441021   ADDU V0, V0, A0
9D00AF68  90420000   LBU V0, 0(V0)
9D00AF6C  00073A00   SLL A3, A3, 8
9D00AF70  00E23825   OR A3, A3, V0
9D00AF74  00F43821   ADDU A3, A3, S4
9D00AF78  30E4FFFF   ANDI A0, A3, -1
9D00AF7C  308200FF   ANDI V0, A0, 255
9D00AF80  0054102B   SLTU V0, V0, S4
9D00AF84  10400007   BEQ V0, ZERO, .LBB5579
9D00AF88  26530002   ADDIU S3, S2, 2
9D00AF8C  8EA20054   LW V0, 84(S5)
9D00AF90  8F85807C   LW A1, -32644(GP)
9D00AF94  24A5FFFF   ADDIU A1, A1, -1
9D00AF98  24420001   ADDIU V0, V0, 1
9D00AF9C  AF85807C   SW A1, -32644(GP)
9D00AFA0  AEA20054   SW V0, 84(S5)
9D00AFA4  2C820800   SLTIU V0, A0, 2048
9D00AFA8  144005AE   BNE V0, ZERO, 0x9D00C664
9D00AFAC  340E8000   ORI T6, ZERO, -32768
9D00AFB0  008E102B   SLTU V0, A0, T6
9D00AFB4  10400011   BEQ V0, ZERO, 0x9D00AFFC
9D00AFB8  00041302   SRL V0, A0, 12
9D00AFBC  8E020040   LW V0, 64(S0)
9D00AFC0  8C450000   LW A1, 0(V0)
9D00AFC4  50B1000D   BEQL A1, S1, 0x9D00AFFC
9D00AFC8  00041302   SRL V0, A0, 12
9D00AFCC  0085282B   SLTU A1, A0, A1
9D00AFD0  54A00006   BNEL A1, ZERO, 0x9D00AFEC
9D00AFD4  2442000C   ADDIU V0, V0, 12
9D00AFD8  8C450004   LW A1, 4(V0)
9D00AFDC  00A4282B   SLTU A1, A1, A0
9D00AFE0  50A00CD2   BEQL A1, ZERO, 0x9D00E32C
9D00AFE4  8C420008   LW V0, 8(V0)
9D00AFE8  2442000C   ADDIU V0, V0, 12
9D00AFEC  8C450000   LW A1, 0(V0)
9D00AFF0  54B1FFF7   BNEL A1, S1, 0x9D00AFD0
9D00AFF4  0085282B   SLTU A1, A0, A1
9D00AFF8  00041302   SRL V0, A0, 12
9D00AFFC  00021080   SLL V0, V0, 2
9D00B000  02021021   ADDU V0, S0, V0
9D00B004  8C420000   LW V0, 0(V0)
9D00B008  30E70FFF   ANDI A3, A3, 4095
9D00B00C  00471021   ADDU V0, V0, A3
9D00B010  90420000   LBU V0, 0(V0)
9D00B014  00622021   ADDU A0, V1, V0
9D00B018  00894821   ADDU T1, A0, T1
9D00B01C  8E0F0054   LW T7, 84(S0)
9D00B020  00436826   XOR T5, V0, V1
9D00B024  312200FF   ANDI V0, T1, 255
9D00B028  000D6827   NOR T5, ZERO, T5
9D00B02C  7C0D3004   INS T5, ZERO, 0, 7
9D00B030  00431826   XOR V1, V0, V1
9D00B034  01A36824   AND T5, T5, V1
9D00B038  8F83807C   LW V1, -32644(GP)
9D00B03C  2463FFFC   ADDIU V1, V1, -4
9D00B040  25EF0004   ADDIU T7, T7, 4
9D00B044  7D290200   EXT T1, T1, 8, 1
9D00B048  31AD00FF   ANDI T5, T5, 255
9D00B04C  AF83807C   SW V1, -32644(GP)
9D00B050  18601744   BLEZ V1, 0x9D010D64
9D00B054  AE0F0054   SW T7, 84(S0)
9D00B058  00131B02   SRL V1, S3, 12
9D00B05C  00031880   SLL V1, V1, 2
9D00B060  00751821   ADDU V1, V1, S5
9D00B064  8C640000   LW A0, 0(V1)
9D00B068  32730FFF   ANDI S3, S3, 4095
9D00B06C  00401821   ADDU V1, V0, ZERO
9D00B070  00932021   ADDU A0, A0, S3
9D00B074  90840000   LBU A0, 0(A0)
9D00B078  26520003   ADDIU S2, S2, 3
9D00B07C  00042080   SLL A0, A0, 2
9D00B080  02E42021   ADDU A0, S7, A0
9D00B084  8C840000   LW A0, 0(A0)
9D00B088  00800008   JR A0
9D00B08C  00403821   ADDU A3, V0, ZERO
9D00B090  00121302   SRL V0, S2, 12
9D00B094  00021080   SLL V0, V0, 2
9D00B098  02021021   ADDU V0, S0, V0
9D00B09C  8C420000   LW V0, 0(V0)
9D00B0A0  26450001   ADDIU A1, S2, 1
9D00B0A4  30A50FFF   ANDI A1, A1, 4095
9D00B0A8  00452821   ADDU A1, V0, A1
9D00B0AC  32440FFF   ANDI A0, S2, 4095
9D00B0B0  90B80000   LBU T8, 0(A1)
9D00B0B4  00441021   ADDU V0, V0, A0
9D00B0B8  90420000   LBU V0, 0(V0)
9D00B0BC  0018C200   SLL T8, T8, 8
9D00B0C0  0302C025   OR T8, T8, V0
9D00B0C4  030AC021   ADDU T8, T8, T2
9D00B0C8  330FFFFF   ANDI T7, T8, -1
9D00B0CC  2DE20800   SLTIU V0, T7, 2048
9D00B0D0  144005B2   BNE V0, ZERO, 0x9D00C79C
9D00B0D4  26530002   ADDIU S3, S2, 2
9D00B0D8  340B8000   ORI T3, ZERO, -32768
9D00B0DC  01EB102B   SLTU V0, T7, T3
9D00B0E0  10400906   BEQ V0, ZERO, .LBB5595, .LBB5596, .LBB5597
9D00B0E4  000F1302   SRL V0, T7, 12
9D00B0E8  8EA20040   LW V0, 64(S5)
9D00B0EC  8C440000   LW A0, 0(V0)
9D00B0F0  5091000D   BEQL A0, S1, 0x9D00B128
9D00B0F4  000F1302   SRL V0, T7, 12
9D00B0F8  01E4202B   SLTU A0, T7, A0
9D00B0FC  54800006   BNEL A0, ZERO, 0x9D00B118
9D00B100  2442000C   ADDIU V0, V0, 12
9D00B104  8C440004   LW A0, 4(V0)
9D00B108  008F202B   SLTU A0, A0, T7
9D00B10C  50800E99   BEQL A0, ZERO, 0x9D00EB74
9D00B110  8C420008   LW V0, 8(V0)
9D00B114  2442000C   ADDIU V0, V0, 12
9D00B118  8C440000   LW A0, 0(V0)
9D00B11C  1491FFF7   BNE A0, S1, 0x9D00B0FC
9D00B120  01E4202B   SLTU A0, T7, A0
9D00B124  000F1302   SRL V0, T7, 12
9D00B128  00021080   SLL V0, V0, 2
9D00B12C  02021021   ADDU V0, S0, V0
9D00B130  8C440000   LW A0, 0(V0)
9D00B134  33020FFF   ANDI V0, T8, 4095
9D00B138  00821021   ADDU V0, A0, V0
9D00B13C  90420000   LBU V0, 0(V0)
9D00B140  8E050044   LW A1, 68(S0)
9D00B144  000921C0   SLL A0, T1, 7
9D00B148  308400FF   ANDI A0, A0, 255
9D00B14C  8CA70000   LW A3, 0(A1)
9D00B150  7C593840   EXT T9, V0, 1, 8
9D00B154  30490001   ANDI T1, V0, 1
9D00B158  10F1000C   BEQ A3, S1, .LBB5604, .LBB5605, .LBB5606
9D00B15C  03241025   OR V0, T9, A0
9D00B160  01E7382B   SLTU A3, T7, A3
9D00B164  54E00006   BNEL A3, ZERO, 0x9D00B180
9D00B168  24A5000C   ADDIU A1, A1, 12
9D00B16C  8CA40004   LW A0, 4(A1)
9D00B170  008F202B   SLTU A0, A0, T7
9D00B174  5080099E   BEQL A0, ZERO, 0x9D00D7F0
9D00B178  8CA70008   LW A3, 8(A1)
9D00B17C  24A5000C   ADDIU A1, A1, 12
9D00B180  8CA70000   LW A3, 0(A1)
9D00B184  54F1FFF7   BNEL A3, S1, 0x9D00B164
9D00B188  01E7382B   SLTU A3, T7, A3
9D00B18C  000F2302   SRL A0, T7, 12
9D00B190  00042080   SLL A0, A0, 2
9D00B194  02042021   ADDU A0, S0, A0
9D00B198  8C840000   LW A0, 0(A0)
9D00B19C  33180FFF   ANDI T8, T8, 4095
9D00B1A0  00982021   ADDU A0, A0, T8
9D00B1A4  A0820000   SB V0, 0(A0)
9D00B1A8  8E0F0054   LW T7, 84(S0)
9D00B1AC  8F84807C   LW A0, -32644(GP)
9D00B1B0  2484FFF9   ADDIU A0, A0, -7
9D00B1B4  25EF0007   ADDIU T7, T7, 7
9D00B1B8  AF84807C   SW A0, -32644(GP)
9D00B1BC  188011B6   BLEZ A0, 0x9D00F898
9D00B1C0  AE0F0054   SW T7, 84(S0)
9D00B1C4  00132302   SRL A0, S3, 12
9D00B1C8  00042080   SLL A0, A0, 2
9D00B1CC  00952021   ADDU A0, A0, S5
9D00B1D0  8C840000   LW A0, 0(A0)
9D00B1D4  32730FFF   ANDI S3, S3, 4095
9D00B1D8  26520003   ADDIU S2, S2, 3
9D00B1DC  00932021   ADDU A0, A0, S3
9D00B1E0  90840000   LBU A0, 0(A0)
9D00B1E4  00042080   SLL A0, A0, 2
9D00B1E8  02E42021   ADDU A0, S7, A0
9D00B1EC  8C840000   LW A0, 0(A0)
9D00B1F0  00800008   JR A0
9D00B1F4  00403821   ADDU A3, V0, ZERO
9D00B1F8  00121302   SRL V0, S2, 12
9D00B1FC  00021080   SLL V0, V0, 2
9D00B200  02021021   ADDU V0, S0, V0
9D00B204  8C420000   LW V0, 0(V0)
9D00B208  26450001   ADDIU A1, S2, 1
9D00B20C  30A50FFF   ANDI A1, A1, 4095
9D00B210  00452821   ADDU A1, V0, A1
9D00B214  32440FFF   ANDI A0, S2, 4095
9D00B218  90A70000   LBU A3, 0(A1)
9D00B21C  00441021   ADDU V0, V0, A0
9D00B220  90420000   LBU V0, 0(V0)
9D00B224  00073A00   SLL A3, A3, 8
9D00B228  00E23825   OR A3, A3, V0
9D00B22C  00EA3821   ADDU A3, A3, T2
9D00B230  30E4FFFF   ANDI A0, A3, -1
9D00B234  308200FF   ANDI V0, A0, 255
9D00B238  004A102B   SLTU V0, V0, T2
9D00B23C  10400007   BEQ V0, ZERO, .LBB5619
9D00B240  26530002   ADDIU S3, S2, 2
9D00B244  8EA20054   LW V0, 84(S5)
9D00B248  8F85807C   LW A1, -32644(GP)
9D00B24C  24A5FFFF   ADDIU A1, A1, -1
9D00B250  24420001   ADDIU V0, V0, 1
9D00B254  AF85807C   SW A1, -32644(GP)
9D00B258  AEA20054   SW V0, 84(S5)
9D00B25C  2C820800   SLTIU V0, A0, 2048
9D00B260  1440054A   BNE V0, ZERO, 0x9D00C78C
9D00B264  34068000   ORI A2, ZERO, -32768
9D00B268  0086102B   SLTU V0, A0, A2
9D00B26C  10400011   BEQ V0, ZERO, 0x9D00B2B4
9D00B270  00041302   SRL V0, A0, 12
9D00B274  8E020040   LW V0, 64(S0)
9D00B278  8C450000   LW A1, 0(V0)
9D00B27C  50B1000D   BEQL A1, S1, 0x9D00B2B4
9D00B280  00041302   SRL V0, A0, 12
9D00B284  0085282B   SLTU A1, A0, A1
9D00B288  54A00006   BNEL A1, ZERO, 0x9D00B2A4
9D00B28C  2442000C   ADDIU V0, V0, 12
9D00B290  8C450004   LW A1, 4(V0)
9D00B294  00A4282B   SLTU A1, A1, A0
9D00B298  50A00E21   BEQL A1, ZERO, 0x9D00EB20
9D00B29C  8C420008   LW V0, 8(V0)
9D00B2A0  2442000C   ADDIU V0, V0, 12
9D00B2A4  8C450000   LW A1, 0(V0)
9D00B2A8  54B1FFF7   BNEL A1, S1, 0x9D00B288
9D00B2AC  0085282B   SLTU A1, A0, A1
9D00B2B0  00041302   SRL V0, A0, 12
9D00B2B4  00021080   SLL V0, V0, 2
9D00B2B8  02021021   ADDU V0, S0, V0
9D00B2BC  8C420000   LW V0, 0(V0)
9D00B2C0  30E70FFF   ANDI A3, A3, 4095
9D00B2C4  00471021   ADDU V0, V0, A3
9D00B2C8  90420000   LBU V0, 0(V0)
9D00B2CC  00622021   ADDU A0, V1, V0
9D00B2D0  00894821   ADDU T1, A0, T1
9D00B2D4  8E0F0054   LW T7, 84(S0)
9D00B2D8  00436826   XOR T5, V0, V1
9D00B2DC  312200FF   ANDI V0, T1, 255
9D00B2E0  000D6827   NOR T5, ZERO, T5
9D00B2E4  7C0D3004   INS T5, ZERO, 0, 7
9D00B2E8  00431826   XOR V1, V0, V1
9D00B2EC  01A36824   AND T5, T5, V1
9D00B2F0  8F83807C   LW V1, -32644(GP)
9D00B2F4  2463FFFC   ADDIU V1, V1, -4
9D00B2F8  25EF0004   ADDIU T7, T7, 4
9D00B2FC  7D290200   EXT T1, T1, 8, 1
9D00B300  31AD00FF   ANDI T5, T5, 255
9D00B304  AF83807C   SW V1, -32644(GP)
9D00B308  186013A5   BLEZ V1, 0x9D0101A0
9D00B30C  AE0F0054   SW T7, 84(S0)
9D00B310  00131B02   SRL V1, S3, 12
9D00B314  00031880   SLL V1, V1, 2
9D00B318  00751821   ADDU V1, V1, S5
9D00B31C  8C640000   LW A0, 0(V1)
9D00B320  32730FFF   ANDI S3, S3, 4095
9D00B324  00401821   ADDU V1, V0, ZERO
9D00B328  00932021   ADDU A0, A0, S3
9D00B32C  90840000   LBU A0, 0(A0)
9D00B330  26520003   ADDIU S2, S2, 3
9D00B334  00042080   SLL A0, A0, 2
9D00B338  02E42021   ADDU A0, S7, A0
9D00B33C  8C840000   LW A0, 0(A0)
9D00B340  00800008   JR A0
9D00B344  00403821   ADDU A3, V0, ZERO
9D00B348  00121302   SRL V0, S2, 12
9D00B34C  00021080   SLL V0, V0, 2
9D00B350  02021021   ADDU V0, S0, V0
9D00B354  8C420000   LW V0, 0(V0)
9D00B358  26450001   ADDIU A1, S2, 1
9D00B35C  30A50FFF   ANDI A1, A1, 4095
9D00B360  00452821   ADDU A1, V0, A1
9D00B364  32440FFF   ANDI A0, S2, 4095
9D00B368  90B80000   LBU T8, 0(A1)
9D00B36C  00441021   ADDU V0, V0, A0
9D00B370  90420000   LBU V0, 0(V0)
9D00B374  0018C200   SLL T8, T8, 8
9D00B378  0302C025   OR T8, T8, V0
9D00B37C  030AC021   ADDU T8, T8, T2
9D00B380  330FFFFF   ANDI T7, T8, -1
9D00B384  2DE20800   SLTIU V0, T7, 2048
9D00B388  144004E9   BNE V0, ZERO, 0x9D00C730
9D00B38C  26530002   ADDIU S3, S2, 2
9D00B390  34048000   ORI A0, ZERO, -32768
9D00B394  01E4102B   SLTU V0, T7, A0
9D00B398  10400763   BEQ V0, ZERO, .LBB5635, .LBB5636, .LBB5637
9D00B39C  000F1302   SRL V0, T7, 12
9D00B3A0  8EA20040   LW V0, 64(S5)
9D00B3A4  8C440000   LW A0, 0(V0)
9D00B3A8  5091000D   BEQL A0, S1, 0x9D00B3E0
9D00B3AC  000F1302   SRL V0, T7, 12
9D00B3B0  01E4202B   SLTU A0, T7, A0
9D00B3B4  54800006   BNEL A0, ZERO, 0x9D00B3D0
9D00B3B8  2442000C   ADDIU V0, V0, 12
9D00B3BC  8C440004   LW A0, 4(V0)
9D00B3C0  008F202B   SLTU A0, A0, T7
9D00B3C4  50800CE8   BEQL A0, ZERO, 0x9D00E768
9D00B3C8  8C420008   LW V0, 8(V0)
9D00B3CC  2442000C   ADDIU V0, V0, 12
9D00B3D0  8C440000   LW A0, 0(V0)
9D00B3D4  1491FFF7   BNE A0, S1, 0x9D00B3B4
9D00B3D8  01E4202B   SLTU A0, T7, A0
9D00B3DC  000F1302   SRL V0, T7, 12
9D00B3E0  00021080   SLL V0, V0, 2
9D00B3E4  02021021   ADDU V0, S0, V0
9D00B3E8  8C440000   LW A0, 0(V0)
9D00B3EC  33020FFF   ANDI V0, T8, 4095
9D00B3F0  00821021   ADDU V0, A0, V0
9D00B3F4  90420000   LBU V0, 0(V0)
9D00B3F8  8E070044   LW A3, 68(S0)
9D00B3FC  00022042   SRL A0, V0, 1
9D00B400  000949C0   SLL T1, T1, 7
9D00B404  8CED0000   LW T5, 0(A3)
9D00B408  00892025   OR A0, A0, T1
9D00B40C  30490001   ANDI T1, V0, 1
9D00B410  11B1000C   BEQ T5, S1, .LBB5644, .LBB5645, .LBB5646
9D00B414  308200FF   ANDI V0, A0, 255
9D00B418  01ED682B   SLTU T5, T7, T5
9D00B41C  55A00006   BNEL T5, ZERO, 0x9D00B438
9D00B420  24E7000C   ADDIU A3, A3, 12
9D00B424  8CE40004   LW A0, 4(A3)
9D00B428  008F202B   SLTU A0, A0, T7
9D00B42C  50800A4B   BEQL A0, ZERO, 0x9D00DD5C
9D00B430  8CE70008   LW A3, 8(A3)
9D00B434  24E7000C   ADDIU A3, A3, 12
9D00B438  8CED0000   LW T5, 0(A3)
9D00B43C  15B1FFF7   BNE T5, S1, 0x9D00B41C
9D00B440  01ED682B   SLTU T5, T7, T5
9D00B444  000F2302   SRL A0, T7, 12
9D00B448  00042080   SLL A0, A0, 2
9D00B44C  02042021   ADDU A0, S0, A0
9D00B450  8C840000   LW A0, 0(A0)
9D00B454  33180FFF   ANDI T8, T8, 4095
9D00B458  00982021   ADDU A0, A0, T8
9D00B45C  A0820000   SB V0, 0(A0)
9D00B460  00622021   ADDU A0, V1, V0
9D00B464  00894821   ADDU T1, A0, T1
9D00B468  8E0F0054   LW T7, 84(S0)
9D00B46C  00436826   XOR T5, V0, V1
9D00B470  312200FF   ANDI V0, T1, 255
9D00B474  000D6827   NOR T5, ZERO, T5
9D00B478  7C0D3004   INS T5, ZERO, 0, 7
9D00B47C  00431826   XOR V1, V0, V1
9D00B480  01A36824   AND T5, T5, V1
9D00B484  8F83807C   LW V1, -32644(GP)
9D00B488  2463FFF9   ADDIU V1, V1, -7
9D00B48C  25EF0007   ADDIU T7, T7, 7
9D00B490  7D293A00   EXT T1, T1, 8, 8
9D00B494  31AD00FF   ANDI T5, T5, 255
9D00B498  AF83807C   SW V1, -32644(GP)
9D00B49C  18601488   BLEZ V1, 0x9D0106C0
9D00B4A0  AE0F0054   SW T7, 84(S0)
9D00B4A4  00131B02   SRL V1, S3, 12
9D00B4A8  00031880   SLL V1, V1, 2
9D00B4AC  00751821   ADDU V1, V1, S5
9D00B4B0  8C640000   LW A0, 0(V1)
9D00B4B4  32730FFF   ANDI S3, S3, 4095
9D00B4B8  00401821   ADDU V1, V0, ZERO
9D00B4BC  00932021   ADDU A0, A0, S3
9D00B4C0  90840000   LBU A0, 0(A0)
9D00B4C4  26520003   ADDIU S2, S2, 3
9D00B4C8  00042080   SLL A0, A0, 2
9D00B4CC  02E42021   ADDU A0, S7, A0
9D00B4D0  8C840000   LW A0, 0(A0)
9D00B4D4  00800008   JR A0
9D00B4D8  00403821   ADDU A3, V0, ZERO
9D00B4DC  00122302   SRL A0, S2, 12
9D00B4E0  00042080   SLL A0, A0, 2
9D00B4E4  02042021   ADDU A0, S0, A0
9D00B4E8  8C850000   LW A1, 0(A0)
9D00B4EC  32440FFF   ANDI A0, S2, 4095
9D00B4F0  00A42021   ADDU A0, A1, A0
9D00B4F4  90850000   LBU A1, 0(A0)
9D00B4F8  8E0F0054   LW T7, 84(S0)
9D00B4FC  0143C024   AND T8, T2, V1
9D00B500  8F84807C   LW A0, -32644(GP)
9D00B504  2484FFFD   ADDIU A0, A0, -3
9D00B508  8F998078   LW T9, -32648(GP)
9D00B50C  03252821   ADDU A1, T9, A1
9D00B510  25EF0003   ADDIU T7, T7, 3
9D00B514  26530001   ADDIU S3, S2, 1
9D00B518  A0B80000   SB T8, 0(A1)
9D00B51C  AF84807C   SW A0, -32644(GP)
9D00B520  188010B9   BLEZ A0, 0x9D00F808
9D00B524  AE0F0054   SW T7, 84(S0)
9D00B528  00132302   SRL A0, S3, 12
9D00B52C  00042080   SLL A0, A0, 2
9D00B530  00952021   ADDU A0, A0, S5
9D00B534  8C840000   LW A0, 0(A0)
9D00B538  32730FFF   ANDI S3, S3, 4095
9D00B53C  00932021   ADDU A0, A0, S3
9D00B540  90840000   LBU A0, 0(A0)
9D00B544  00042080   SLL A0, A0, 2
9D00B548  02E42021   ADDU A0, S7, A0
9D00B54C  8C840000   LW A0, 0(A0)
9D00B550  00800008   JR A0
9D00B554  26520002   ADDIU S2, S2, 2
9D00B558  8E0F0054   LW T7, 84(S0)
9D00B55C  2682FFFF   ADDIU V0, S4, -1
9D00B560  8F84807C   LW A0, -32644(GP)
9D00B564  2484FFFE   ADDIU A0, A0, -2
9D00B568  25EF0002   ADDIU T7, T7, 2
9D00B56C  304200FF   ANDI V0, V0, 255
9D00B570  AF84807C   SW A0, -32644(GP)
9D00B574  188015B1   BLEZ A0, 0x9D010C3C
9D00B578  AE0F0054   SW T7, 84(S0)
9D00B57C  00122302   SRL A0, S2, 12
9D00B580  00042080   SLL A0, A0, 2
9D00B584  00952021   ADDU A0, A0, S5
9D00B588  8C850000   LW A1, 0(A0)
9D00B58C  32440FFF   ANDI A0, S2, 4095
9D00B590  0040A021   ADDU S4, V0, ZERO
9D00B594  00A42021   ADDU A0, A1, A0
9D00B598  90840000   LBU A0, 0(A0)
9D00B59C  26520001   ADDIU S2, S2, 1
9D00B5A0  00042080   SLL A0, A0, 2
9D00B5A4  02E42021   ADDU A0, S7, A0
9D00B5A8  8C840000   LW A0, 0(A0)
9D00B5AC  00800008   JR A0
9D00B5B0  00403821   ADDU A3, V0, ZERO
9D00B5B4  00121302   SRL V0, S2, 12
9D00B5B8  00021080   SLL V0, V0, 2
9D00B5BC  02021021   ADDU V0, S0, V0
9D00B5C0  8C420000   LW V0, 0(V0)
9D00B5C4  26440001   ADDIU A0, S2, 1
9D00B5C8  30840FFF   ANDI A0, A0, 4095
9D00B5CC  00442021   ADDU A0, V0, A0
9D00B5D0  32450FFF   ANDI A1, S2, 4095
9D00B5D4  90840000   LBU A0, 0(A0)
9D00B5D8  00451021   ADDU V0, V0, A1
9D00B5DC  90420000   LBU V0, 0(V0)
9D00B5E0  00042200   SLL A0, A0, 8
9D00B5E4  00822025   OR A0, A0, V0
9D00B5E8  2C820800   SLTIU V0, A0, 2048
9D00B5EC  1440045A   BNE V0, ZERO, 0x9D00C758
9D00B5F0  26530002   ADDIU S3, S2, 2
9D00B5F4  340E8000   ORI T6, ZERO, -32768
9D00B5F8  008E102B   SLTU V0, A0, T6
9D00B5FC  10400813   BEQ V0, ZERO, .LBB5671, .LBB5672, .LBB5673
9D00B600  00041302   SRL V0, A0, 12
9D00B604  8EA20040   LW V0, 64(S5)
9D00B608  8C450000   LW A1, 0(V0)
9D00B60C  50B1000D   BEQL A1, S1, 0x9D00B644
9D00B610  00041302   SRL V0, A0, 12
9D00B614  0085282B   SLTU A1, A0, A1
9D00B618  54A00006   BNEL A1, ZERO, 0x9D00B634
9D00B61C  2442000C   ADDIU V0, V0, 12
9D00B620  8C450004   LW A1, 4(V0)
9D00B624  00A4282B   SLTU A1, A1, A0
9D00B628  50A00D1D   BEQL A1, ZERO, 0x9D00EAA0
9D00B62C  8C420008   LW V0, 8(V0)
9D00B630  2442000C   ADDIU V0, V0, 12
9D00B634  8C450000   LW A1, 0(V0)
9D00B638  54B1FFF7   BNEL A1, S1, 0x9D00B618
9D00B63C  0085282B   SLTU A1, A0, A1
9D00B640  00041302   SRL V0, A0, 12
9D00B644  00021080   SLL V0, V0, 2
9D00B648  02021021   ADDU V0, S0, V0
9D00B64C  8C420000   LW V0, 0(V0)
9D00B650  30840FFF   ANDI A0, A0, 4095
9D00B654  00441021   ADDU V0, V0, A0
9D00B658  90420000   LBU V0, 0(V0)
9D00B65C  8E0F0054   LW T7, 84(S0)
9D00B660  02821023   SUBU V0, S4, V0
9D00B664  7C490200   EXT T1, V0, 8, 1
9D00B668  8F84807C   LW A0, -32644(GP)
9D00B66C  2484FFFC   ADDIU A0, A0, -4
9D00B670  25EF0004   ADDIU T7, T7, 4
9D00B674  39290001   XORI T1, T1, 1
9D00B678  304200FF   ANDI V0, V0, 255
9D00B67C  AF84807C   SW A0, -32644(GP)
9D00B680  18801123   BLEZ A0, 0x9D00FB10
9D00B684  AE0F0054   SW T7, 84(S0)
9D00B688  00132302   SRL A0, S3, 12
9D00B68C  00042080   SLL A0, A0, 2
9D00B690  00952021   ADDU A0, A0, S5
9D00B694  8C840000   LW A0, 0(A0)
9D00B698  32730FFF   ANDI S3, S3, 4095
9D00B69C  26520003   ADDIU S2, S2, 3
9D00B6A0  00932021   ADDU A0, A0, S3
9D00B6A4  90840000   LBU A0, 0(A0)
9D00B6A8  00042080   SLL A0, A0, 2
9D00B6AC  02E42021   ADDU A0, S7, A0
9D00B6B0  8C840000   LW A0, 0(A0)
9D00B6B4  00800008   JR A0
9D00B6B8  00403821   ADDU A3, V0, ZERO
9D00B6BC  552003CA   BNEL T1, ZERO, 0x9D00C5E8
9D00B6C0  8E0F0054   LW T7, 84(S0)
9D00B6C4  00122302   SRL A0, S2, 12
9D00B6C8  00042080   SLL A0, A0, 2
9D00B6CC  02042021   ADDU A0, S0, A0
9D00B6D0  8C850000   LW A1, 0(A0)
9D00B6D4  32440FFF   ANDI A0, S2, 4095
9D00B6D8  26520001   ADDIU S2, S2, 1
9D00B6DC  00A42021   ADDU A0, A1, A0
9D00B6E0  80930000   LB S3, 0(A0)
9D00B6E4  324400FF   ANDI A0, S2, 255
9D00B6E8  02642021   ADDU A0, S3, A0
9D00B6EC  30840100   ANDI A0, A0, 256
9D00B6F0  14800618   BNE A0, ZERO, 0x9D00CF54
9D00B6F4  8EAF0054   LW T7, 84(S5)
9D00B6F8  8F84807C   LW A0, -32644(GP)
9D00B6FC  2484FFFD   ADDIU A0, A0, -3
9D00B700  25EF0003   ADDIU T7, T7, 3
9D00B704  AF84807C   SW A0, -32644(GP)
9D00B708  AE0F0054   SW T7, 84(S0)
9D00B70C  02729821   ADDU S3, S3, S2
9D00B710  58801037   BLEZL A0, 0x9D00F7F0
9D00B714  7C023004   INS V0, ZERO, 0, 7
9D00B718  00132302   SRL A0, S3, 12
9D00B71C  00042080   SLL A0, A0, 2
9D00B720  02042021   ADDU A0, S0, A0
9D00B724  8C850000   LW A1, 0(A0)
9D00B728  32640FFF   ANDI A0, S3, 4095
9D00B72C  00A42021   ADDU A0, A1, A0
9D00B730  90840000   LBU A0, 0(A0)
9D00B734  00042080   SLL A0, A0, 2
9D00B738  02E42021   ADDU A0, S7, A0
9D00B73C  8C840000   LW A0, 0(A0)
9D00B740  00800008   JR A0
9D00B744  26720001   ADDIU S2, S3, 1
9D00B748  00122302   SRL A0, S2, 12
9D00B74C  00042080   SLL A0, A0, 2
9D00B750  02042021   ADDU A0, S0, A0
9D00B754  8C8F0000   LW T7, 0(A0)
9D00B758  32440FFF   ANDI A0, S2, 4095
9D00B75C  8F858078   LW A1, -32648(GP)
9D00B760  01E42021   ADDU A0, T7, A0
9D00B764  90840000   LBU A0, 0(A0)
9D00B768  00A42021   ADDU A0, A1, A0
9D00B76C  90980001   LBU T8, 1(A0)
9D00B770  90840000   LBU A0, 0(A0)
9D00B774  0018C200   SLL T8, T8, 8
9D00B778  0304C025   OR T8, T8, A0
9D00B77C  0314C021   ADDU T8, T8, S4
9D00B780  3304FFFF   ANDI A0, T8, -1
9D00B784  2C8F0800   SLTIU T7, A0, 2048
9D00B788  15E003E6   BNE T7, ZERO, 0x9D00C724
9D00B78C  26530001   ADDIU S3, S2, 1
9D00B790  8EA50044   LW A1, 68(S5)
9D00B794  8CAF0000   LW T7, 0(A1)
9D00B798  51F1000D   BEQL T7, S1, 0x9D00B7D0
9D00B79C  00042302   SRL A0, A0, 12
9D00B7A0  008F782B   SLTU T7, A0, T7
9D00B7A4  55E00006   BNEL T7, ZERO, 0x9D00B7C0
9D00B7A8  24A5000C   ADDIU A1, A1, 12
9D00B7AC  8CA60004   LW A2, 4(A1)
9D00B7B0  00C4302B   SLTU A2, A2, A0
9D00B7B4  50C00852   BEQL A2, ZERO, 0x9D00D900
9D00B7B8  8CAF0008   LW T7, 8(A1)
9D00B7BC  24A5000C   ADDIU A1, A1, 12
9D00B7C0  8CAF0000   LW T7, 0(A1)
9D00B7C4  15F1FFF7   BNE T7, S1, 0x9D00B7A4
9D00B7C8  008F782B   SLTU T7, A0, T7
9D00B7CC  00042302   SRL A0, A0, 12
9D00B7D0  00042080   SLL A0, A0, 2
9D00B7D4  02042021   ADDU A0, S0, A0
9D00B7D8  8C840000   LW A0, 0(A0)
9D00B7DC  33180FFF   ANDI T8, T8, 4095
9D00B7E0  00982021   ADDU A0, A0, T8
9D00B7E4  A0830000   SB V1, 0(A0)
9D00B7E8  8E0F0054   LW T7, 84(S0)
9D00B7EC  8F84807C   LW A0, -32644(GP)
9D00B7F0  2484FFFA   ADDIU A0, A0, -6
9D00B7F4  25EF0006   ADDIU T7, T7, 6
9D00B7F8  AF84807C   SW A0, -32644(GP)
9D00B7FC  1880135E   BLEZ A0, 0x9D010578
9D00B800  AE0F0054   SW T7, 84(S0)
9D00B804  00132302   SRL A0, S3, 12
9D00B808  00042080   SLL A0, A0, 2
9D00B80C  00952021   ADDU A0, A0, S5
9D00B810  8C840000   LW A0, 0(A0)
9D00B814  32730FFF   ANDI S3, S3, 4095
9D00B818  00932021   ADDU A0, A0, S3
9D00B81C  90840000   LBU A0, 0(A0)
9D00B820  00042080   SLL A0, A0, 2
9D00B824  02E42021   ADDU A0, S7, A0
9D00B828  8C840000   LW A0, 0(A0)
9D00B82C  00800008   JR A0
9D00B830  26520002   ADDIU S2, S2, 2
9D00B834  00122302   SRL A0, S2, 12
9D00B838  00042080   SLL A0, A0, 2
9D00B83C  02042021   ADDU A0, S0, A0
9D00B840  8C840000   LW A0, 0(A0)
9D00B844  264F0001   ADDIU T7, S2, 1
9D00B848  31EF0FFF   ANDI T7, T7, 4095
9D00B84C  008F7821   ADDU T7, A0, T7
9D00B850  32450FFF   ANDI A1, S2, 4095
9D00B854  91EF0000   LBU T7, 0(T7)
9D00B858  00852021   ADDU A0, A0, A1
9D00B85C  90840000   LBU A0, 0(A0)
9D00B860  000F7A00   SLL T7, T7, 8
9D00B864  01432824   AND A1, T2, V1
9D00B868  01E42025   OR A0, T7, A0
9D00B86C  2C8F0800   SLTIU T7, A0, 2048
9D00B870  26530002   ADDIU S3, S2, 2
9D00B874  15E003A7   BNE T7, ZERO, 0x9D00C714
9D00B878  30A500FF   ANDI A1, A1, 255
9D00B87C  8EAF0044   LW T7, 68(S5)
9D00B880  8DF80000   LW T8, 0(T7)
9D00B884  5311000D   BEQL T8, S1, 0x9D00B8BC
9D00B888  00047B02   SRL T7, A0, 12
9D00B88C  0098C02B   SLTU T8, A0, T8
9D00B890  57000006   BNEL T8, ZERO, 0x9D00B8AC
9D00B894  25EF000C   ADDIU T7, T7, 12
9D00B898  8DE60004   LW A2, 4(T7)
9D00B89C  00C4302B   SLTU A2, A2, A0
9D00B8A0  50C00809   BEQL A2, ZERO, 0x9D00D8C8
9D00B8A4  8DEF0008   LW T7, 8(T7)
9D00B8A8  25EF000C   ADDIU T7, T7, 12
9D00B8AC  8DF80000   LW T8, 0(T7)
9D00B8B0  5711FFF7   BNEL T8, S1, 0x9D00B890
9D00B8B4  0098C02B   SLTU T8, A0, T8
9D00B8B8  00047B02   SRL T7, A0, 12
9D00B8BC  000F7880   SLL T7, T7, 2
9D00B8C0  020F7821   ADDU T7, S0, T7
9D00B8C4  8DEF0000   LW T7, 0(T7)
9D00B8C8  30840FFF   ANDI A0, A0, 4095
9D00B8CC  01E42021   ADDU A0, T7, A0
9D00B8D0  A0850000   SB A1, 0(A0)
9D00B8D4  8E0F0054   LW T7, 84(S0)
9D00B8D8  8F84807C   LW A0, -32644(GP)
9D00B8DC  2484FFFC   ADDIU A0, A0, -4
9D00B8E0  25EF0004   ADDIU T7, T7, 4
9D00B8E4  AF84807C   SW A0, -32644(GP)
9D00B8E8  188012FF   BLEZ A0, 0x9D0104E8
9D00B8EC  AE0F0054   SW T7, 84(S0)
9D00B8F0  00132302   SRL A0, S3, 12
9D00B8F4  00042080   SLL A0, A0, 2
9D00B8F8  00952021   ADDU A0, A0, S5
9D00B8FC  8C840000   LW A0, 0(A0)
9D00B900  32730FFF   ANDI S3, S3, 4095
9D00B904  00932021   ADDU A0, A0, S3
9D00B908  90840000   LBU A0, 0(A0)
9D00B90C  00042080   SLL A0, A0, 2
9D00B910  02E42021   ADDU A0, S7, A0
9D00B914  8C840000   LW A0, 0(A0)
9D00B918  00800008   JR A0
9D00B91C  26520003   ADDIU S2, S2, 3
9D00B920  00121302   SRL V0, S2, 12
9D00B924  00021080   SLL V0, V0, 2
9D00B928  02021021   ADDU V0, S0, V0
9D00B92C  8C440000   LW A0, 0(V0)
9D00B930  32420FFF   ANDI V0, S2, 4095
9D00B934  00821021   ADDU V0, A0, V0
9D00B938  90420000   LBU V0, 0(V0)
9D00B93C  8E0F0054   LW T7, 84(S0)
9D00B940  01421021   ADDU V0, T2, V0
9D00B944  304200FF   ANDI V0, V0, 255
9D00B948  8F858078   LW A1, -32648(GP)
9D00B94C  00A22821   ADDU A1, A1, V0
9D00B950  90A20000   LBU V0, 0(A1)
9D00B954  8F84807C   LW A0, -32644(GP)
9D00B958  2484FFFA   ADDIU A0, A0, -6
9D00B95C  25EF0006   ADDIU T7, T7, 6
9D00B960  24420001   ADDIU V0, V0, 1
9D00B964  304200FF   ANDI V0, V0, 255
9D00B968  26530001   ADDIU S3, S2, 1
9D00B96C  A0A20000   SB V0, 0(A1)
9D00B970  AF84807C   SW A0, -32644(GP)
9D00B974  18801471   BLEZ A0, 0x9D010B3C
9D00B978  AE0F0054   SW T7, 84(S0)
9D00B97C  00132302   SRL A0, S3, 12
9D00B980  00042080   SLL A0, A0, 2
9D00B984  00952021   ADDU A0, A0, S5
9D00B988  8C840000   LW A0, 0(A0)
9D00B98C  32730FFF   ANDI S3, S3, 4095
9D00B990  26520002   ADDIU S2, S2, 2
9D00B994  00932021   ADDU A0, A0, S3
9D00B998  90840000   LBU A0, 0(A0)
9D00B99C  00042080   SLL A0, A0, 2
9D00B9A0  02E42021   ADDU A0, S7, A0
9D00B9A4  8C840000   LW A0, 0(A0)
9D00B9A8  00800008   JR A0
9D00B9AC  00403821   ADDU A3, V0, ZERO
9D00B9B0  00121302   SRL V0, S2, 12
9D00B9B4  00021080   SLL V0, V0, 2
9D00B9B8  02021021   ADDU V0, S0, V0
9D00B9BC  8C440000   LW A0, 0(V0)
9D00B9C0  32420FFF   ANDI V0, S2, 4095
9D00B9C4  00821021   ADDU V0, A0, V0
9D00B9C8  90440000   LBU A0, 0(V0)
9D00B9CC  39220001   XORI V0, T1, 1
9D00B9D0  304200FF   ANDI V0, V0, 255
9D00B9D4  01442021   ADDU A0, T2, A0
9D00B9D8  308400FF   ANDI A0, A0, 255
9D00B9DC  8F858078   LW A1, -32648(GP)
9D00B9E0  00A42821   ADDU A1, A1, A0
9D00B9E4  90A40000   LBU A0, 0(A1)
9D00B9E8  8E0F0054   LW T7, 84(S0)
9D00B9EC  24840001   ADDIU A0, A0, 1
9D00B9F0  308400FF   ANDI A0, A0, 255
9D00B9F4  00643823   SUBU A3, V1, A0
9D00B9F8  00E23823   SUBU A3, A3, V0
9D00B9FC  30E200FF   ANDI V0, A3, 255
9D00BA00  00836826   XOR T5, A0, V1
9D00BA04  7C0D3004   INS T5, ZERO, 0, 7
9D00BA08  00431826   XOR V1, V0, V1
9D00BA0C  01A36824   AND T5, T5, V1
9D00BA10  38E70100   XORI A3, A3, 256
9D00BA14  8F83807C   LW V1, -32644(GP)
9D00BA18  2463FFFA   ADDIU V1, V1, -6
9D00BA1C  25EF0006   ADDIU T7, T7, 6
9D00BA20  26530001   ADDIU S3, S2, 1
9D00BA24  A0A40000   SB A0, 0(A1)
9D00BA28  31AD00FF   ANDI T5, T5, 255
9D00BA2C  7CE90200   EXT T1, A3, 8, 1
9D00BA30  AF83807C   SW V1, -32644(GP)
9D00BA34  186013CB   BLEZ V1, 0x9D010964
9D00BA38  AE0F0054   SW T7, 84(S0)
9D00BA3C  00131B02   SRL V1, S3, 12
9D00BA40  00031880   SLL V1, V1, 2
9D00BA44  00751821   ADDU V1, V1, S5
9D00BA48  8C640000   LW A0, 0(V1)
9D00BA4C  32730FFF   ANDI S3, S3, 4095
9D00BA50  00401821   ADDU V1, V0, ZERO
9D00BA54  00932021   ADDU A0, A0, S3
9D00BA58  90840000   LBU A0, 0(A0)
9D00BA5C  26520002   ADDIU S2, S2, 2
9D00BA60  00042080   SLL A0, A0, 2
9D00BA64  02E42021   ADDU A0, S7, A0
9D00BA68  8C840000   LW A0, 0(A0)
9D00BA6C  00800008   JR A0
9D00BA70  00403821   ADDU A3, V0, ZERO
9D00BA74  00122302   SRL A0, S2, 12
9D00BA78  00042080   SLL A0, A0, 2
9D00BA7C  02042021   ADDU A0, S0, A0
9D00BA80  8C840000   LW A0, 0(A0)
9D00BA84  26450001   ADDIU A1, S2, 1
9D00BA88  30A50FFF   ANDI A1, A1, 4095
9D00BA8C  00852821   ADDU A1, A0, A1
9D00BA90  324F0FFF   ANDI T7, S2, 4095
9D00BA94  90A50000   LBU A1, 0(A1)
9D00BA98  008F2021   ADDU A0, A0, T7
9D00BA9C  90840000   LBU A0, 0(A0)
9D00BAA0  00052A00   SLL A1, A1, 8
9D00BAA4  00A42025   OR A0, A1, A0
9D00BAA8  2C850800   SLTIU A1, A0, 2048
9D00BAAC  14A00315   BNE A1, ZERO, 0x9D00C704
9D00BAB0  26530002   ADDIU S3, S2, 2
9D00BAB4  8EA50044   LW A1, 68(S5)
9D00BAB8  8CAF0000   LW T7, 0(A1)
9D00BABC  51F1000D   BEQL T7, S1, 0x9D00BAF4
9D00BAC0  00042B02   SRL A1, A0, 12
9D00BAC4  008F782B   SLTU T7, A0, T7
9D00BAC8  55E00006   BNEL T7, ZERO, 0x9D00BAE4
9D00BACC  24A5000C   ADDIU A1, A1, 12
9D00BAD0  8CA60004   LW A2, 4(A1)
9D00BAD4  00C4302B   SLTU A2, A2, A0
9D00BAD8  50C00798   BEQL A2, ZERO, 0x9D00D93C
9D00BADC  8CAF0008   LW T7, 8(A1)
9D00BAE0  24A5000C   ADDIU A1, A1, 12
9D00BAE4  8CAF0000   LW T7, 0(A1)
9D00BAE8  15F1FFF7   BNE T7, S1, 0x9D00BAC8
9D00BAEC  008F782B   SLTU T7, A0, T7
9D00BAF0  00042B02   SRL A1, A0, 12
9D00BAF4  00052880   SLL A1, A1, 2
9D00BAF8  02052821   ADDU A1, S0, A1
9D00BAFC  8CA50000   LW A1, 0(A1)
9D00BB00  30840FFF   ANDI A0, A0, 4095
9D00BB04  00A42021   ADDU A0, A1, A0
9D00BB08  A0830000   SB V1, 0(A0)
9D00BB0C  8E0F0054   LW T7, 84(S0)
9D00BB10  8F84807C   LW A0, -32644(GP)
9D00BB14  2484FFFC   ADDIU A0, A0, -4
9D00BB18  25EF0004   ADDIU T7, T7, 4
9D00BB1C  AF84807C   SW A0, -32644(GP)
9D00BB20  18801074   BLEZ A0, 0x9D00FCF4
9D00BB24  AE0F0054   SW T7, 84(S0)
9D00BB28  00132302   SRL A0, S3, 12
9D00BB2C  00042080   SLL A0, A0, 2
9D00BB30  00952021   ADDU A0, A0, S5
9D00BB34  8C840000   LW A0, 0(A0)
9D00BB38  32730FFF   ANDI S3, S3, 4095
9D00BB3C  00932021   ADDU A0, A0, S3
9D00BB40  90840000   LBU A0, 0(A0)
9D00BB44  00042080   SLL A0, A0, 2
9D00BB48  02E42021   ADDU A0, S7, A0
9D00BB4C  8C840000   LW A0, 0(A0)
9D00BB50  00800008   JR A0
9D00BB54  26520003   ADDIU S2, S2, 3
9D00BB58  00121302   SRL V0, S2, 12
9D00BB5C  00021080   SLL V0, V0, 2
9D00BB60  02021021   ADDU V0, S0, V0
9D00BB64  8C440000   LW A0, 0(V0)
9D00BB68  32420FFF   ANDI V0, S2, 4095
9D00BB6C  8F838078   LW V1, -32648(GP)
9D00BB70  00821021   ADDU V0, A0, V0
9D00BB74  90420000   LBU V0, 0(V0)
9D00BB78  01421021   ADDU V0, T2, V0
9D00BB7C  304200FF   ANDI V0, V0, 255
9D00BB80  00621021   ADDU V0, V1, V0
9D00BB84  90440001   LBU A0, 1(V0)
9D00BB88  90420000   LBU V0, 0(V0)
9D00BB8C  00042200   SLL A0, A0, 8
9D00BB90  00822025   OR A0, A0, V0
9D00BB94  2C820800   SLTIU V0, A0, 2048
9D00BB98  144002D7   BNE V0, ZERO, 0x9D00C6F8
9D00BB9C  26530001   ADDIU S3, S2, 1
9D00BBA0  34068000   ORI A2, ZERO, -32768
9D00BBA4  0086102B   SLTU V0, A0, A2
9D00BBA8  10400551   BEQ V0, ZERO, .LBB5758, .LBB5759, .LBB5760
9D00BBAC  00041302   SRL V0, A0, 12
9D00BBB0  8EA20040   LW V0, 64(S5)
9D00BBB4  8C430000   LW V1, 0(V0)
9D00BBB8  5071000D   BEQL V1, S1, 0x9D00BBF0
9D00BBBC  00041302   SRL V0, A0, 12
9D00BBC0  0083182B   SLTU V1, A0, V1
9D00BBC4  54600006   BNEL V1, ZERO, 0x9D00BBE0
9D00BBC8  2442000C   ADDIU V0, V0, 12
9D00BBCC  8C430004   LW V1, 4(V0)
9D00BBD0  0064182B   SLTU V1, V1, A0
9D00BBD4  50600B74   BEQL V1, ZERO, 0x9D00E9A8
9D00BBD8  8C420008   LW V0, 8(V0)
9D00BBDC  2442000C   ADDIU V0, V0, 12
9D00BBE0  8C430000   LW V1, 0(V0)
9D00BBE4  1471FFF7   BNE V1, S1, 0x9D00BBC4
9D00BBE8  0083182B   SLTU V1, A0, V1
9D00BBEC  00041302   SRL V0, A0, 12
9D00BBF0  00021080   SLL V0, V0, 2
9D00BBF4  02021021   ADDU V0, S0, V0
9D00BBF8  8C420000   LW V0, 0(V0)
9D00BBFC  30840FFF   ANDI A0, A0, 4095
9D00BC00  00441021   ADDU V0, V0, A0
9D00BC04  90420000   LBU V0, 0(V0)
9D00BC08  8E0F0054   LW T7, 84(S0)
9D00BC0C  8F83807C   LW V1, -32644(GP)
9D00BC10  2463FFFA   ADDIU V1, V1, -6
9D00BC14  25EF0006   ADDIU T7, T7, 6
9D00BC18  AF83807C   SW V1, -32644(GP)
9D00BC1C  186012BB   BLEZ V1, 0x9D01070C
9D00BC20  AE0F0054   SW T7, 84(S0)
9D00BC24  00131B02   SRL V1, S3, 12
9D00BC28  00031880   SLL V1, V1, 2
9D00BC2C  00751821   ADDU V1, V1, S5
9D00BC30  8C630000   LW V1, 0(V1)
9D00BC34  32730FFF   ANDI S3, S3, 4095
9D00BC38  26520002   ADDIU S2, S2, 2
9D00BC3C  00731821   ADDU V1, V1, S3
9D00BC40  90640000   LBU A0, 0(V1)
9D00BC44  00401821   ADDU V1, V0, ZERO
9D00BC48  00042080   SLL A0, A0, 2
9D00BC4C  02E42021   ADDU A0, S7, A0
9D00BC50  8C840000   LW A0, 0(A0)
9D00BC54  00800008   JR A0
9D00BC58  00403821   ADDU A3, V0, ZERO
9D00BC5C  00121302   SRL V0, S2, 12
9D00BC60  00021080   SLL V0, V0, 2
9D00BC64  02021021   ADDU V0, S0, V0
9D00BC68  8E0F0054   LW T7, 84(S0)
9D00BC6C  8C450000   LW A1, 0(V0)
9D00BC70  32420FFF   ANDI V0, S2, 4095
9D00BC74  8F84807C   LW A0, -32644(GP)
9D00BC78  2484FFFE   ADDIU A0, A0, -2
9D00BC7C  00A21021   ADDU V0, A1, V0
9D00BC80  25EF0002   ADDIU T7, T7, 2
9D00BC84  26530001   ADDIU S3, S2, 1
9D00BC88  90420000   LBU V0, 0(V0)
9D00BC8C  AF84807C   SW A0, -32644(GP)
9D00BC90  18801484   BLEZ A0, 0x9D010EA4
9D00BC94  AE0F0054   SW T7, 84(S0)
9D00BC98  00132302   SRL A0, S3, 12
9D00BC9C  00042080   SLL A0, A0, 2
9D00BCA0  00952021   ADDU A0, A0, S5
9D00BCA4  8C840000   LW A0, 0(A0)
9D00BCA8  32730FFF   ANDI S3, S3, 4095
9D00BCAC  26520002   ADDIU S2, S2, 2
9D00BCB0  00932021   ADDU A0, A0, S3
9D00BCB4  90840000   LBU A0, 0(A0)
9D00BCB8  00405021   ADDU T2, V0, ZERO
9D00BCBC  00042080   SLL A0, A0, 2
9D00BCC0  02E42021   ADDU A0, S7, A0
9D00BCC4  8C840000   LW A0, 0(A0)
9D00BCC8  00800008   JR A0
9D00BCCC  00403821   ADDU A3, V0, ZERO
9D00BCD0  00121302   SRL V0, S2, 12
9D00BCD4  00021080   SLL V0, V0, 2
9D00BCD8  02021021   ADDU V0, S0, V0
9D00BCDC  8E0F0054   LW T7, 84(S0)
9D00BCE0  8C450000   LW A1, 0(V0)
9D00BCE4  32420FFF   ANDI V0, S2, 4095
9D00BCE8  8F84807C   LW A0, -32644(GP)
9D00BCEC  2484FFFE   ADDIU A0, A0, -2
9D00BCF0  00A21021   ADDU V0, A1, V0
9D00BCF4  25EF0002   ADDIU T7, T7, 2
9D00BCF8  26530001   ADDIU S3, S2, 1
9D00BCFC  90420000   LBU V0, 0(V0)
9D00BD00  AF84807C   SW A0, -32644(GP)
9D00BD04  18801303   BLEZ A0, 0x9D010914
9D00BD08  AE0F0054   SW T7, 84(S0)
9D00BD0C  00132302   SRL A0, S3, 12
9D00BD10  00042080   SLL A0, A0, 2
9D00BD14  00952021   ADDU A0, A0, S5
9D00BD18  8C840000   LW A0, 0(A0)
9D00BD1C  32730FFF   ANDI S3, S3, 4095
9D00BD20  26520002   ADDIU S2, S2, 2
9D00BD24  00932021   ADDU A0, A0, S3
9D00BD28  90840000   LBU A0, 0(A0)
9D00BD2C  0040A021   ADDU S4, V0, ZERO
9D00BD30  00042080   SLL A0, A0, 2
9D00BD34  02E42021   ADDU A0, S7, A0
9D00BD38  8C840000   LW A0, 0(A0)
9D00BD3C  00800008   JR A0
9D00BD40  00403821   ADDU A3, V0, ZERO
9D00BD44  8E0F0054   LW T7, 84(S0)
9D00BD48  8F84807C   LW A0, -32644(GP)
9D00BD4C  2484FFFE   ADDIU A0, A0, -2
9D00BD50  25EF0002   ADDIU T7, T7, 2
9D00BD54  AF84807C   SW A0, -32644(GP)
9D00BD58  188014A3   BLEZ A0, 0x9D010FE8
9D00BD5C  AE0F0054   SW T7, 84(S0)
9D00BD60  00122302   SRL A0, S2, 12
9D00BD64  00042080   SLL A0, A0, 2
9D00BD68  00952021   ADDU A0, A0, S5
9D00BD6C  8C850000   LW A1, 0(A0)
9D00BD70  32440FFF   ANDI A0, S2, 4095
9D00BD74  0140B021   ADDU S6, T2, ZERO
9D00BD78  00A42021   ADDU A0, A1, A0
9D00BD7C  90840000   LBU A0, 0(A0)
9D00BD80  00042080   SLL A0, A0, 2
9D00BD84  02E42021   ADDU A0, S7, A0
9D00BD88  8C840000   LW A0, 0(A0)
9D00BD8C  00800008   JR A0
9D00BD90  26520001   ADDIU S2, S2, 1
9D00BD94  00121302   SRL V0, S2, 12
9D00BD98  00021080   SLL V0, V0, 2
9D00BD9C  02021021   ADDU V0, S0, V0
9D00BDA0  8E0F0054   LW T7, 84(S0)
9D00BDA4  8C440000   LW A0, 0(V0)
9D00BDA8  32420FFF   ANDI V0, S2, 4095
9D00BDAC  8F83807C   LW V1, -32644(GP)
9D00BDB0  2463FFFE   ADDIU V1, V1, -2
9D00BDB4  00821021   ADDU V0, A0, V0
9D00BDB8  25EF0002   ADDIU T7, T7, 2
9D00BDBC  26530001   ADDIU S3, S2, 1
9D00BDC0  90420000   LBU V0, 0(V0)
9D00BDC4  AF83807C   SW V1, -32644(GP)
9D00BDC8  186011A0   BLEZ V1, 0x9D01044C
9D00BDCC  AE0F0054   SW T7, 84(S0)
9D00BDD0  00131B02   SRL V1, S3, 12
9D00BDD4  00031880   SLL V1, V1, 2
9D00BDD8  00751821   ADDU V1, V1, S5
9D00BDDC  8C630000   LW V1, 0(V1)
9D00BDE0  32730FFF   ANDI S3, S3, 4095
9D00BDE4  26520002   ADDIU S2, S2, 2
9D00BDE8  00731821   ADDU V1, V1, S3
9D00BDEC  90640000   LBU A0, 0(V1)
9D00BDF0  00401821   ADDU V1, V0, ZERO
9D00BDF4  00042080   SLL A0, A0, 2
9D00BDF8  02E42021   ADDU A0, S7, A0
9D00BDFC  8C840000   LW A0, 0(A0)
9D00BE00  00800008   JR A0
9D00BE04  00403821   ADDU A3, V0, ZERO
9D00BE08  00122302   SRL A0, S2, 12
9D00BE0C  00042080   SLL A0, A0, 2
9D00BE10  02042021   ADDU A0, S0, A0
9D00BE14  8C850000   LW A1, 0(A0)
9D00BE18  32440FFF   ANDI A0, S2, 4095
9D00BE1C  00A42021   ADDU A0, A1, A0
9D00BE20  90840000   LBU A0, 0(A0)
9D00BE24  8E0F0054   LW T7, 84(S0)
9D00BE28  01442021   ADDU A0, T2, A0
9D00BE2C  308400FF   ANDI A0, A0, 255
9D00BE30  8F858078   LW A1, -32648(GP)
9D00BE34  00A42821   ADDU A1, A1, A0
9D00BE38  8F84807C   LW A0, -32644(GP)
9D00BE3C  2484FFFC   ADDIU A0, A0, -4
9D00BE40  25EF0004   ADDIU T7, T7, 4
9D00BE44  26530001   ADDIU S3, S2, 1
9D00BE48  A0A30000   SB V1, 0(A1)
9D00BE4C  AF84807C   SW A0, -32644(GP)
9D00BE50  1880142E   BLEZ A0, 0x9D010F0C
9D00BE54  AE0F0054   SW T7, 84(S0)
9D00BE58  00132302   SRL A0, S3, 12
9D00BE5C  00042080   SLL A0, A0, 2
9D00BE60  00952021   ADDU A0, A0, S5
9D00BE64  8C840000   LW A0, 0(A0)
9D00BE68  32730FFF   ANDI S3, S3, 4095
9D00BE6C  00932021   ADDU A0, A0, S3
9D00BE70  90840000   LBU A0, 0(A0)
9D00BE74  00042080   SLL A0, A0, 2
9D00BE78  02E42021   ADDU A0, S7, A0
9D00BE7C  8C840000   LW A0, 0(A0)
9D00BE80  00800008   JR A0
9D00BE84  26520002   ADDIU S2, S2, 2
9D00BE88  00121302   SRL V0, S2, 12
9D00BE8C  00021080   SLL V0, V0, 2
9D00BE90  02021021   ADDU V0, S0, V0
9D00BE94  8C430000   LW V1, 0(V0)
9D00BE98  32420FFF   ANDI V0, S2, 4095
9D00BE9C  00621021   ADDU V0, V1, V0
9D00BEA0  8E0F0054   LW T7, 84(S0)
9D00BEA4  90420000   LBU V0, 0(V0)
9D00BEA8  8F83807C   LW V1, -32644(GP)
9D00BEAC  2463FFFD   ADDIU V1, V1, -3
9D00BEB0  25EF0003   ADDIU T7, T7, 3
9D00BEB4  8F848078   LW A0, -32648(GP)
9D00BEB8  00821021   ADDU V0, A0, V0
9D00BEBC  26530001   ADDIU S3, S2, 1
9D00BEC0  90420000   LBU V0, 0(V0)
9D00BEC4  AF83807C   SW V1, -32644(GP)
9D00BEC8  18601422   BLEZ V1, 0x9D010F54
9D00BECC  AE0F0054   SW T7, 84(S0)
9D00BED0  00131B02   SRL V1, S3, 12
9D00BED4  00031880   SLL V1, V1, 2
9D00BED8  00751821   ADDU V1, V1, S5
9D00BEDC  8C630000   LW V1, 0(V1)
9D00BEE0  32730FFF   ANDI S3, S3, 4095
9D00BEE4  26520002   ADDIU S2, S2, 2
9D00BEE8  00731821   ADDU V1, V1, S3
9D00BEEC  90640000   LBU A0, 0(V1)
9D00BEF0  00401821   ADDU V1, V0, ZERO
9D00BEF4  00042080   SLL A0, A0, 2
9D00BEF8  02E42021   ADDU A0, S7, A0
9D00BEFC  8C840000   LW A0, 0(A0)
9D00BF00  00800008   JR A0
9D00BF04  00403821   ADDU A3, V0, ZERO
9D00BF08  00122302   SRL A0, S2, 12
9D00BF0C  00042080   SLL A0, A0, 2
9D00BF10  02042021   ADDU A0, S0, A0
9D00BF14  8C840000   LW A0, 0(A0)
9D00BF18  264F0001   ADDIU T7, S2, 1
9D00BF1C  31EF0FFF   ANDI T7, T7, 4095
9D00BF20  008F7821   ADDU T7, A0, T7
9D00BF24  32450FFF   ANDI A1, S2, 4095
9D00BF28  91F90000   LBU T9, 0(T7)
9D00BF2C  00852021   ADDU A0, A0, A1
9D00BF30  90840000   LBU A0, 0(A0)
9D00BF34  0019CA00   SLL T9, T9, 8
9D00BF38  26530002   ADDIU S3, S2, 2
9D00BF3C  0324C825   OR T9, T9, A0
9D00BF40  032AC821   ADDU T9, T9, T2
9D00BF44  3324FFFF   ANDI A0, T9, -1
9D00BF48  00042A02   SRL A1, A0, 8
9D00BF4C  24A50001   ADDIU A1, A1, 1
9D00BF50  02852824   AND A1, S4, A1
9D00BF54  2C8F0800   SLTIU T7, A0, 2048
9D00BF58  15E001AA   BNE T7, ZERO, 0x9D00C604
9D00BF5C  30A500FF   ANDI A1, A1, 255
9D00BF60  8EAF0044   LW T7, 68(S5)
9D00BF64  8DF80000   LW T8, 0(T7)
9D00BF68  5311000D   BEQL T8, S1, 0x9D00BFA0
9D00BF6C  00042302   SRL A0, A0, 12
9D00BF70  0098C02B   SLTU T8, A0, T8
9D00BF74  57000006   BNEL T8, ZERO, 0x9D00BF90
9D00BF78  25EF000C   ADDIU T7, T7, 12
9D00BF7C  8DE60004   LW A2, 4(T7)
9D00BF80  00C4302B   SLTU A2, A2, A0
9D00BF84  50C005E4   BEQL A2, ZERO, 0x9D00D718
9D00BF88  8DEF0008   LW T7, 8(T7)
9D00BF8C  25EF000C   ADDIU T7, T7, 12
9D00BF90  8DF80000   LW T8, 0(T7)
9D00BF94  5711FFF7   BNEL T8, S1, 0x9D00BF74
9D00BF98  0098C02B   SLTU T8, A0, T8
9D00BF9C  00042302   SRL A0, A0, 12
9D00BFA0  00042080   SLL A0, A0, 2
9D00BFA4  02042021   ADDU A0, S0, A0
9D00BFA8  8C840000   LW A0, 0(A0)
9D00BFAC  33390FFF   ANDI T9, T9, 4095
9D00BFB0  00992021   ADDU A0, A0, T9
9D00BFB4  A0850000   SB A1, 0(A0)
9D00BFB8  8E0F0054   LW T7, 84(S0)
9D00BFBC  8F84807C   LW A0, -32644(GP)
9D00BFC0  2484FFFB   ADDIU A0, A0, -5
9D00BFC4  25EF0005   ADDIU T7, T7, 5
9D00BFC8  AF84807C   SW A0, -32644(GP)
9D00BFCC  188012E4   BLEZ A0, 0x9D010B60
9D00BFD0  AE0F0054   SW T7, 84(S0)
9D00BFD4  00132302   SRL A0, S3, 12
9D00BFD8  00042080   SLL A0, A0, 2
9D00BFDC  00952021   ADDU A0, A0, S5
9D00BFE0  8C840000   LW A0, 0(A0)
9D00BFE4  32730FFF   ANDI S3, S3, 4095
9D00BFE8  00932021   ADDU A0, A0, S3
9D00BFEC  90840000   LBU A0, 0(A0)
9D00BFF0  00042080   SLL A0, A0, 2
9D00BFF4  02E42021   ADDU A0, S7, A0
9D00BFF8  8C840000   LW A0, 0(A0)
9D00BFFC  00800008   JR A0
9D00C000  26520003   ADDIU S2, S2, 3
9D00C004  00121302   SRL V0, S2, 12
9D00C008  00021080   SLL V0, V0, 2
9D00C00C  02021021   ADDU V0, S0, V0
9D00C010  8C420000   LW V0, 0(V0)
9D00C014  26440001   ADDIU A0, S2, 1
9D00C018  30840FFF   ANDI A0, A0, 4095
9D00C01C  00442021   ADDU A0, V0, A0
9D00C020  32430FFF   ANDI V1, S2, 4095
9D00C024  90840000   LBU A0, 0(A0)
9D00C028  00431021   ADDU V0, V0, V1
9D00C02C  90420000   LBU V0, 0(V0)
9D00C030  00042200   SLL A0, A0, 8
9D00C034  00822025   OR A0, A0, V0
9D00C038  2C820800   SLTIU V0, A0, 2048
9D00C03C  14400226   BNE V0, ZERO, 0x9D00C8D8
9D00C040  26530002   ADDIU S3, S2, 2
9D00C044  34088000   ORI T0, ZERO, -32768
9D00C048  0088102B   SLTU V0, A0, T0
9D00C04C  10400539   BEQ V0, ZERO, .LBB5848, .LBB5849, .LBB5850
9D00C050  00041302   SRL V0, A0, 12
9D00C054  8EA20040   LW V0, 64(S5)
9D00C058  8C430000   LW V1, 0(V0)
9D00C05C  5071000D   BEQL V1, S1, 0x9D00C094
9D00C060  00041302   SRL V0, A0, 12
9D00C064  0083182B   SLTU V1, A0, V1
9D00C068  54600006   BNEL V1, ZERO, 0x9D00C084
9D00C06C  2442000C   ADDIU V0, V0, 12
9D00C070  8C430004   LW V1, 4(V0)
9D00C074  0064182B   SLTU V1, V1, A0
9D00C078  506009ED   BEQL V1, ZERO, 0x9D00E830
9D00C07C  8C420008   LW V0, 8(V0)
9D00C080  2442000C   ADDIU V0, V0, 12
9D00C084  8C430000   LW V1, 0(V0)
9D00C088  1471FFF7   BNE V1, S1, 0x9D00C068
9D00C08C  0083182B   SLTU V1, A0, V1
9D00C090  00041302   SRL V0, A0, 12
9D00C094  00021080   SLL V0, V0, 2
9D00C098  02021021   ADDU V0, S0, V0
9D00C09C  8C420000   LW V0, 0(V0)
9D00C0A0  30840FFF   ANDI A0, A0, 4095
9D00C0A4  00441021   ADDU V0, V0, A0
9D00C0A8  90420000   LBU V0, 0(V0)
9D00C0AC  8E0F0054   LW T7, 84(S0)
9D00C0B0  8F83807C   LW V1, -32644(GP)
9D00C0B4  2463FFFC   ADDIU V1, V1, -4
9D00C0B8  25EF0004   ADDIU T7, T7, 4
9D00C0BC  AF83807C   SW V1, -32644(GP)
9D00C0C0  18600CAE   BLEZ V1, 0x9D00F37C
9D00C0C4  AE0F0054   SW T7, 84(S0)
9D00C0C8  00131B02   SRL V1, S3, 12
9D00C0CC  00031880   SLL V1, V1, 2
9D00C0D0  00751821   ADDU V1, V1, S5
9D00C0D4  8C630000   LW V1, 0(V1)
9D00C0D8  32730FFF   ANDI S3, S3, 4095
9D00C0DC  26520003   ADDIU S2, S2, 3
9D00C0E0  00731821   ADDU V1, V1, S3
9D00C0E4  90640000   LBU A0, 0(V1)
9D00C0E8  00401821   ADDU V1, V0, ZERO
9D00C0EC  00042080   SLL A0, A0, 2
9D00C0F0  02E42021   ADDU A0, S7, A0
9D00C0F4  8C840000   LW A0, 0(A0)
9D00C0F8  00800008   JR A0
9D00C0FC  00403821   ADDU A3, V0, ZERO
9D00C100  00121302   SRL V0, S2, 12
9D00C104  00021080   SLL V0, V0, 2
9D00C108  02021021   ADDU V0, S0, V0
9D00C10C  8C420000   LW V0, 0(V0)
9D00C110  26440001   ADDIU A0, S2, 1
9D00C114  30840FFF   ANDI A0, A0, 4095
9D00C118  00442021   ADDU A0, V0, A0
9D00C11C  32450FFF   ANDI A1, S2, 4095
9D00C120  90840000   LBU A0, 0(A0)
9D00C124  00451021   ADDU V0, V0, A1
9D00C128  90420000   LBU V0, 0(V0)
9D00C12C  00042200   SLL A0, A0, 8
9D00C130  00822025   OR A0, A0, V0
9D00C134  2C820800   SLTIU V0, A0, 2048
9D00C138  144001E3   BNE V0, ZERO, 0x9D00C8C8
9D00C13C  26530002   ADDIU S3, S2, 2
9D00C140  340E8000   ORI T6, ZERO, -32768
9D00C144  008E102B   SLTU V0, A0, T6
9D00C148  104003D4   BEQ V0, ZERO, .LBB5865, .LBB5866, .LBB5867
9D00C14C  00041302   SRL V0, A0, 12
9D00C150  8EA20040   LW V0, 64(S5)
9D00C154  8C450000   LW A1, 0(V0)
9D00C158  50B1000D   BEQL A1, S1, 0x9D00C190
9D00C15C  00041302   SRL V0, A0, 12
9D00C160  0085282B   SLTU A1, A0, A1
9D00C164  54A00006   BNEL A1, ZERO, 0x9D00C180
9D00C168  2442000C   ADDIU V0, V0, 12
9D00C16C  8C450004   LW A1, 4(V0)
9D00C170  00A4282B   SLTU A1, A1, A0
9D00C174  50A00991   BEQL A1, ZERO, 0x9D00E7BC
9D00C178  8C420008   LW V0, 8(V0)
9D00C17C  2442000C   ADDIU V0, V0, 12
9D00C180  8C450000   LW A1, 0(V0)
9D00C184  54B1FFF7   BNEL A1, S1, 0x9D00C164
9D00C188  0085282B   SLTU A1, A0, A1
9D00C18C  00041302   SRL V0, A0, 12
9D00C190  00021080   SLL V0, V0, 2
9D00C194  02021021   ADDU V0, S0, V0
9D00C198  8C420000   LW V0, 0(V0)
9D00C19C  30840FFF   ANDI A0, A0, 4095
9D00C1A0  00441021   ADDU V0, V0, A0
9D00C1A4  90420000   LBU V0, 0(V0)
9D00C1A8  8E0F0054   LW T7, 84(S0)
9D00C1AC  8F84807C   LW A0, -32644(GP)
9D00C1B0  2484FFFC   ADDIU A0, A0, -4
9D00C1B4  25EF0004   ADDIU T7, T7, 4
9D00C1B8  AF84807C   SW A0, -32644(GP)
9D00C1BC  1880128A   BLEZ A0, 0x9D010BE8
9D00C1C0  AE0F0054   SW T7, 84(S0)
9D00C1C4  00132302   SRL A0, S3, 12
9D00C1C8  00042080   SLL A0, A0, 2
9D00C1CC  00952021   ADDU A0, A0, S5
9D00C1D0  8C840000   LW A0, 0(A0)
9D00C1D4  32730FFF   ANDI S3, S3, 4095
9D00C1D8  26520003   ADDIU S2, S2, 3
9D00C1DC  00932021   ADDU A0, A0, S3
9D00C1E0  90840000   LBU A0, 0(A0)
9D00C1E4  00405021   ADDU T2, V0, ZERO
9D00C1E8  00042080   SLL A0, A0, 2
9D00C1EC  02E42021   ADDU A0, S7, A0
9D00C1F0  8C840000   LW A0, 0(A0)
9D00C1F4  00800008   JR A0
9D00C1F8  00403821   ADDU A3, V0, ZERO
9D00C1FC  00122302   SRL A0, S2, 12
9D00C200  00042080   SLL A0, A0, 2
9D00C204  02042021   ADDU A0, S0, A0
9D00C208  8C850000   LW A1, 0(A0)
9D00C20C  32440FFF   ANDI A0, S2, 4095
9D00C210  00A42021   ADDU A0, A1, A0
9D00C214  90840000   LBU A0, 0(A0)
9D00C218  8E0F0054   LW T7, 84(S0)
9D00C21C  01442021   ADDU A0, T2, A0
9D00C220  308400FF   ANDI A0, A0, 255
9D00C224  8F858078   LW A1, -32648(GP)
9D00C228  00A42821   ADDU A1, A1, A0
9D00C22C  8F84807C   LW A0, -32644(GP)
9D00C230  2484FFFC   ADDIU A0, A0, -4
9D00C234  25EF0004   ADDIU T7, T7, 4
9D00C238  26530001   ADDIU S3, S2, 1
9D00C23C  A0B40000   SB S4, 0(A1)
9D00C240  AF84807C   SW A0, -32644(GP)
9D00C244  1880108B   BLEZ A0, 0x9D010474
9D00C248  AE0F0054   SW T7, 84(S0)
9D00C24C  00132302   SRL A0, S3, 12
9D00C250  00042080   SLL A0, A0, 2
9D00C254  00952021   ADDU A0, A0, S5
9D00C258  8C840000   LW A0, 0(A0)
9D00C25C  32730FFF   ANDI S3, S3, 4095
9D00C260  00932021   ADDU A0, A0, S3
9D00C264  90840000   LBU A0, 0(A0)
9D00C268  00042080   SLL A0, A0, 2
9D00C26C  02E42021   ADDU A0, S7, A0
9D00C270  8C840000   LW A0, 0(A0)
9D00C274  00800008   JR A0
9D00C278  26520002   ADDIU S2, S2, 2
9D00C27C  00122302   SRL A0, S2, 12
9D00C280  00042080   SLL A0, A0, 2
9D00C284  02042021   ADDU A0, S0, A0
9D00C288  8C850000   LW A1, 0(A0)
9D00C28C  32440FFF   ANDI A0, S2, 4095
9D00C290  00A42021   ADDU A0, A1, A0
9D00C294  90840000   LBU A0, 0(A0)
9D00C298  8E0F0054   LW T7, 84(S0)
9D00C29C  02842021   ADDU A0, S4, A0
9D00C2A0  308400FF   ANDI A0, A0, 255
9D00C2A4  8F858078   LW A1, -32648(GP)
9D00C2A8  00A42821   ADDU A1, A1, A0
9D00C2AC  8F84807C   LW A0, -32644(GP)
9D00C2B0  2484FFFC   ADDIU A0, A0, -4
9D00C2B4  25EF0004   ADDIU T7, T7, 4
9D00C2B8  26530001   ADDIU S3, S2, 1
9D00C2BC  A0AA0000   SB T2, 0(A1)
9D00C2C0  AF84807C   SW A0, -32644(GP)
9D00C2C4  1880130A   BLEZ A0, 0x9D010EF0
9D00C2C8  AE0F0054   SW T7, 84(S0)
9D00C2CC  00132302   SRL A0, S3, 12
9D00C2D0  00042080   SLL A0, A0, 2
9D00C2D4  00952021   ADDU A0, A0, S5
9D00C2D8  8C840000   LW A0, 0(A0)
9D00C2DC  32730FFF   ANDI S3, S3, 4095
9D00C2E0  00932021   ADDU A0, A0, S3
9D00C2E4  90840000   LBU A0, 0(A0)
9D00C2E8  00042080   SLL A0, A0, 2
9D00C2EC  02E42021   ADDU A0, S7, A0
9D00C2F0  8C840000   LW A0, 0(A0)
9D00C2F4  00800008   JR A0
9D00C2F8  26520002   ADDIU S2, S2, 2
9D00C2FC  00121302   SRL V0, S2, 12
9D00C300  00021080   SLL V0, V0, 2
9D00C304  02021021   ADDU V0, S0, V0
9D00C308  8C440000   LW A0, 0(V0)
9D00C30C  32420FFF   ANDI V0, S2, 4095
9D00C310  00821021   ADDU V0, A0, V0
9D00C314  8E0F0054   LW T7, 84(S0)
9D00C318  90420000   LBU V0, 0(V0)
9D00C31C  8F84807C   LW A0, -32644(GP)
9D00C320  2484FFFD   ADDIU A0, A0, -3
9D00C324  25EF0003   ADDIU T7, T7, 3
9D00C328  8F858078   LW A1, -32648(GP)
9D00C32C  00A21021   ADDU V0, A1, V0
9D00C330  26530001   ADDIU S3, S2, 1
9D00C334  90420000   LBU V0, 0(V0)
9D00C338  AF84807C   SW A0, -32644(GP)
9D00C33C  18801333   BLEZ A0, 0x9D01100C
9D00C340  AE0F0054   SW T7, 84(S0)
9D00C344  00132302   SRL A0, S3, 12
9D00C348  00042080   SLL A0, A0, 2
9D00C34C  00952021   ADDU A0, A0, S5
9D00C350  8C840000   LW A0, 0(A0)
9D00C354  32730FFF   ANDI S3, S3, 4095
9D00C358  26520002   ADDIU S2, S2, 2
9D00C35C  00932021   ADDU A0, A0, S3
9D00C360  90840000   LBU A0, 0(A0)
9D00C364  0040A021   ADDU S4, V0, ZERO
9D00C368  00042080   SLL A0, A0, 2
9D00C36C  02E42021   ADDU A0, S7, A0
9D00C370  8C840000   LW A0, 0(A0)
9D00C374  00800008   JR A0
9D00C378  00403821   ADDU A3, V0, ZERO
9D00C37C  8E0F0054   LW T7, 84(S0)
9D00C380  8F82807C   LW V0, -32644(GP)
9D00C384  2442FFFE   ADDIU V0, V0, -2
9D00C388  25EF0002   ADDIU T7, T7, 2
9D00C38C  AF82807C   SW V0, -32644(GP)
9D00C390  184012E5   BLEZ V0, 0x9D010F28
9D00C394  AE0F0054   SW T7, 84(S0)
9D00C398  00121302   SRL V0, S2, 12
9D00C39C  00021080   SLL V0, V0, 2
9D00C3A0  00551021   ADDU V0, V0, S5
9D00C3A4  8C440000   LW A0, 0(V0)
9D00C3A8  32420FFF   ANDI V0, S2, 4095
9D00C3AC  00605021   ADDU T2, V1, ZERO
9D00C3B0  00821021   ADDU V0, A0, V0
9D00C3B4  90420000   LBU V0, 0(V0)
9D00C3B8  26520001   ADDIU S2, S2, 1
9D00C3BC  00603821   ADDU A3, V1, ZERO
9D00C3C0  00021080   SLL V0, V0, 2
9D00C3C4  02E21021   ADDU V0, S7, V0
9D00C3C8  8C440000   LW A0, 0(V0)
9D00C3CC  00800008   JR A0
9D00C3D0  00601021   ADDU V0, V1, ZERO
9D00C3D4  00121302   SRL V0, S2, 12
9D00C3D8  00021080   SLL V0, V0, 2
9D00C3DC  02021021   ADDU V0, S0, V0
9D00C3E0  8C440000   LW A0, 0(V0)
9D00C3E4  32420FFF   ANDI V0, S2, 4095
9D00C3E8  00821021   ADDU V0, A0, V0
9D00C3EC  8E0F0054   LW T7, 84(S0)
9D00C3F0  90420000   LBU V0, 0(V0)
9D00C3F4  8F84807C   LW A0, -32644(GP)
9D00C3F8  2484FFFD   ADDIU A0, A0, -3
9D00C3FC  25EF0003   ADDIU T7, T7, 3
9D00C400  8F858078   LW A1, -32648(GP)
9D00C404  00A21021   ADDU V0, A1, V0
9D00C408  26530001   ADDIU S3, S2, 1
9D00C40C  90420000   LBU V0, 0(V0)
9D00C410  AF84807C   SW A0, -32644(GP)
9D00C414  188012EA   BLEZ A0, 0x9D010FC0
9D00C418  AE0F0054   SW T7, 84(S0)
9D00C41C  00132302   SRL A0, S3, 12
9D00C420  00042080   SLL A0, A0, 2
9D00C424  00952021   ADDU A0, A0, S5
9D00C428  8C840000   LW A0, 0(A0)
9D00C42C  32730FFF   ANDI S3, S3, 4095
9D00C430  26520002   ADDIU S2, S2, 2
9D00C434  00932021   ADDU A0, A0, S3
9D00C438  90840000   LBU A0, 0(A0)
9D00C43C  00405021   ADDU T2, V0, ZERO
9D00C440  00042080   SLL A0, A0, 2
9D00C444  02E42021   ADDU A0, S7, A0
9D00C448  8C840000   LW A0, 0(A0)
9D00C44C  00800008   JR A0
9D00C450  00403821   ADDU A3, V0, ZERO
9D00C454  00121302   SRL V0, S2, 12
9D00C458  00021080   SLL V0, V0, 2
9D00C45C  02021021   ADDU V0, S0, V0
9D00C460  8C420000   LW V0, 0(V0)
9D00C464  26440001   ADDIU A0, S2, 1
9D00C468  30840FFF   ANDI A0, A0, 4095
9D00C46C  00442021   ADDU A0, V0, A0
9D00C470  32450FFF   ANDI A1, S2, 4095
9D00C474  90840000   LBU A0, 0(A0)
9D00C478  00451021   ADDU V0, V0, A1
9D00C47C  90420000   LBU V0, 0(V0)
9D00C480  00042200   SLL A0, A0, 8
9D00C484  00822025   OR A0, A0, V0
9D00C488  2C820800   SLTIU V0, A0, 2048
9D00C48C  144000F9   BNE V0, ZERO, 0x9D00C874
9D00C490  26530002   ADDIU S3, S2, 2
9D00C494  34058000   ORI A1, ZERO, -32768
9D00C498  0085102B   SLTU V0, A0, A1
9D00C49C  1040043A   BEQ V0, ZERO, .LBB5906, .LBB5907, .LBB5908
9D00C4A0  00041302   SRL V0, A0, 12
9D00C4A4  8EA20040   LW V0, 64(S5)
9D00C4A8  8C450000   LW A1, 0(V0)
9D00C4AC  50B1000D   BEQL A1, S1, 0x9D00C4E4
9D00C4B0  00041302   SRL V0, A0, 12
9D00C4B4  0085282B   SLTU A1, A0, A1
9D00C4B8  54A00006   BNEL A1, ZERO, 0x9D00C4D4
9D00C4BC  2442000C   ADDIU V0, V0, 12
9D00C4C0  8C450004   LW A1, 4(V0)
9D00C4C4  00A4282B   SLTU A1, A1, A0
9D00C4C8  50A008CF   BEQL A1, ZERO, 0x9D00E808
9D00C4CC  8C420008   LW V0, 8(V0)
9D00C4D0  2442000C   ADDIU V0, V0, 12
9D00C4D4  8C450000   LW A1, 0(V0)
9D00C4D8  54B1FFF7   BNEL A1, S1, 0x9D00C4B8
9D00C4DC  0085282B   SLTU A1, A0, A1
9D00C4E0  00041302   SRL V0, A0, 12
9D00C4E4  00021080   SLL V0, V0, 2
9D00C4E8  02021021   ADDU V0, S0, V0
9D00C4EC  8C420000   LW V0, 0(V0)
9D00C4F0  30840FFF   ANDI A0, A0, 4095
9D00C4F4  00441021   ADDU V0, V0, A0
9D00C4F8  90420000   LBU V0, 0(V0)
9D00C4FC  8E0F0054   LW T7, 84(S0)
9D00C500  8F84807C   LW A0, -32644(GP)
9D00C504  2484FFFC   ADDIU A0, A0, -4
9D00C508  25EF0004   ADDIU T7, T7, 4
9D00C50C  AF84807C   SW A0, -32644(GP)
9D00C510  18800ECF   BLEZ A0, 0x9D010050
9D00C514  AE0F0054   SW T7, 84(S0)
9D00C518  00132302   SRL A0, S3, 12
9D00C51C  00042080   SLL A0, A0, 2
9D00C520  00952021   ADDU A0, A0, S5
9D00C524  8C840000   LW A0, 0(A0)
9D00C528  32730FFF   ANDI S3, S3, 4095
9D00C52C  26520003   ADDIU S2, S2, 3
9D00C530  00932021   ADDU A0, A0, S3
9D00C534  90840000   LBU A0, 0(A0)
9D00C538  0040A021   ADDU S4, V0, ZERO
9D00C53C  00042080   SLL A0, A0, 2
9D00C540  02E42021   ADDU A0, S7, A0
9D00C544  8C840000   LW A0, 0(A0)
9D00C548  00800008   JR A0
9D00C54C  00403821   ADDU A3, V0, ZERO
9D00C550  01C02021   ADDU A0, T6, ZERO
9D00C554  0B4023C8   J 0x9D008F20
9D00C558  0000F021   ADDU FP, ZERO, ZERO
9D00C55C  26530001   ADDIU S3, S2, 1
9D00C560  8F84807C   LW A0, -32644(GP)
9D00C564  2484FFFE   ADDIU A0, A0, -2
9D00C568  25EF0002   ADDIU T7, T7, 2
9D00C56C  AF84807C   SW A0, -32644(GP)
9D00C570  0B4020D5   J 0x9D008354
9D00C574  AE0F0054   SW T7, 84(S0)
9D00C578  26530001   ADDIU S3, S2, 1
9D00C57C  8F84807C   LW A0, -32644(GP)
9D00C580  2484FFFE   ADDIU A0, A0, -2
9D00C584  25EF0002   ADDIU T7, T7, 2
9D00C588  AF84807C   SW A0, -32644(GP)
9D00C58C  0B40047C   J 0x9D0011F0
9D00C590  AE0F0054   SW T7, 84(S0)
9D00C594  26530001   ADDIU S3, S2, 1
9D00C598  8F84807C   LW A0, -32644(GP)
9D00C59C  2484FFFE   ADDIU A0, A0, -2
9D00C5A0  25EF0002   ADDIU T7, T7, 2
9D00C5A4  AF84807C   SW A0, -32644(GP)
9D00C5A8  0B40169F   J 0x9D005A7C
9D00C5AC  AE0F0054   SW T7, 84(S0)
9D00C5B0  26530001   ADDIU S3, S2, 1
9D00C5B4  8F84807C   LW A0, -32644(GP)
9D00C5B8  2484FFFE   ADDIU A0, A0, -2
9D00C5BC  25EF0002   ADDIU T7, T7, 2
9D00C5C0  AF84807C   SW A0, -32644(GP)
9D00C5C4  0B4029DF   J 0x9D00A77C
9D00C5C8  AE0F0054   SW T7, 84(S0)
9D00C5CC  26530001   ADDIU S3, S2, 1
9D00C5D0  8F84807C   LW A0, -32644(GP)
9D00C5D4  2484FFFE   ADDIU A0, A0, -2
9D00C5D8  25EF0002   ADDIU T7, T7, 2
9D00C5DC  AF84807C   SW A0, -32644(GP)
9D00C5E0  0B402902   J 0x9D00A408
9D00C5E4  AE0F0054   SW T7, 84(S0)
9D00C5E8  26530001   ADDIU S3, S2, 1
9D00C5EC  8F84807C   LW A0, -32644(GP)
9D00C5F0  2484FFFE   ADDIU A0, A0, -2
9D00C5F4  25EF0002   ADDIU T7, T7, 2
9D00C5F8  AF84807C   SW A0, -32644(GP)
9D00C5FC  0B402DC4   J 0x9D00B710
9D00C600  AE0F0054   SW T7, 84(S0)
9D00C604  8F8F8078   LW T7, -32648(GP)
9D00C608  01E42021   ADDU A0, T7, A0
9D00C60C  0B402FEE   J .LBE5836, .LBE5835, .LBE5834
9D00C610  A0850000   SB A1, 0(A0)
9D00C614  8F828078   LW V0, -32648(GP)
9D00C618  00442021   ADDU A0, V0, A0
9D00C61C  0B400DC4   J .LBE3803
9D00C620  90820000   LBU V0, 0(A0)
9D00C624  8F828078   LW V0, -32648(GP)
9D00C628  00442021   ADDU A0, V0, A0
9D00C62C  0B400D77   J .LBE3791
9D00C630  90820000   LBU V0, 0(A0)
9D00C634  008D2021   ADDU A0, A0, T5
9D00C638  908F0000   LBU T7, 0(A0)
9D00C63C  25EF0001   ADDIU T7, T7, 1
9D00C640  31EF00FF   ANDI T7, T7, 255
9D00C644  0B400CFC   J .LBE3772, .LBE3771, .LBE3770
9D00C648  A08F0000   SB T7, 0(A0)
9D00C64C  00A42021   ADDU A0, A1, A0
9D00C650  0B400C96   J .LBE3736
9D00C654  90840000   LBU A0, 0(A0)
9D00C658  00641821   ADDU V1, V1, A0
9D00C65C  0B4004BF   J .LBE3218
9D00C660  90620000   LBU V0, 0(V1)
9D00C664  8F828078   LW V0, -32648(GP)
9D00C668  00442021   ADDU A0, V0, A0
9D00C66C  0B402C05   J .LBE5581
9D00C670  90820000   LBU V0, 0(A0)
9D00C674  8F828078   LW V0, -32648(GP)
9D00C678  00442021   ADDU A0, V0, A0
9D00C67C  0B402BA7   J .LBE5565
9D00C680  90820000   LBU V0, 0(A0)
9D00C684  8F828078   LW V0, -32648(GP)
9D00C688  004D6821   ADDU T5, V0, T5
9D00C68C  91AF0000   LBU T7, 0(T5)
9D00C690  25EF0001   ADDIU T7, T7, 1
9D00C694  31EF00FF   ANDI T7, T7, 255
9D00C698  0B402A87   J .LBE5510, .LBE5509, .LBE5508
9D00C69C  A1AF0000   SB T7, 0(T5)
9D00C6A0  0B402A23   J .LBE5486
9D00C6A4  90840000   LBU A0, 0(A0)
9D00C6A8  8F858078   LW A1, -32648(GP)
9D00C6AC  00A42021   ADDU A0, A1, A0
9D00C6B0  0B402B05   J .LBE5537, .LBE5536, .LBE5535
9D00C6B4  A0940000   SB S4, 0(A0)
9D00C6B8  8F828078   LW V0, -32648(GP)
9D00C6BC  004F7821   ADDU T7, V0, T7
9D00C6C0  91E40000   LBU A0, 0(T7)
9D00C6C4  00041040   SLL V0, A0, 1
9D00C6C8  00491025   OR V0, V0, T1
9D00C6CC  304200FF   ANDI V0, V0, 255
9D00C6D0  A1E20000   SB V0, 0(T7)
9D00C6D4  0B401243   J .LBE4070, .LBE4069, .LBE4068
9D00C6D8  000449C2   SRL T1, A0, 7
9D00C6DC  8F828078   LW V0, -32648(GP)
9D00C6E0  00442021   ADDU A0, V0, A0
9D00C6E4  0B40036E   J .LBE3129
9D00C6E8  90820000   LBU V0, 0(A0)
9D00C6EC  01E42021   ADDU A0, T7, A0
9D00C6F0  0B401805   J .LBE4420, .LBE4419, .LBE4418
9D00C6F4  A0850000   SB A1, 0(A0)
9D00C6F8  00641821   ADDU V1, V1, A0
9D00C6FC  0B402F02   J .LBE5756
9D00C700  90620000   LBU V0, 0(V1)
9D00C704  8F858078   LW A1, -32648(GP)
9D00C708  00A42021   ADDU A0, A1, A0
9D00C70C  0B402EC3   J .LBE5740, .LBE5739, .LBE5738
9D00C710  A0830000   SB V1, 0(A0)
9D00C714  8F8F8078   LW T7, -32648(GP)
9D00C718  01E42021   ADDU A0, T7, A0
9D00C71C  0B402E35   J .LBE5714, .LBE5713, .LBE5712
9D00C720  A0850000   SB A1, 0(A0)
9D00C724  00A42021   ADDU A0, A1, A0
9D00C728  0B402DFA   J .LBE5700, .LBE5699, .LBE5698
9D00C72C  A0830000   SB V1, 0(A0)
9D00C730  000949C0   SLL T1, T1, 7
9D00C734  8F828078   LW V0, -32648(GP)
9D00C738  004F7821   ADDU T7, V0, T7
9D00C73C  91E40000   LBU A0, 0(T7)
9D00C740  00041042   SRL V0, A0, 1
9D00C744  00491025   OR V0, V0, T1
9D00C748  304200FF   ANDI V0, V0, 255
9D00C74C  30890001   ANDI T1, A0, 1
9D00C750  0B402D18   J .LBE5646, .LBE5645, .LBE5644
9D00C754  A1E20000   SB V0, 0(T7)
9D00C758  8F828078   LW V0, -32648(GP)
9D00C75C  00442021   ADDU A0, V0, A0
9D00C760  0B402D97   J .LBE5669
9D00C764  90820000   LBU V0, 0(A0)
9D00C768  8F828078   LW V0, -32648(GP)
9D00C76C  0058C021   ADDU T8, V0, T8
9D00C770  93040000   LBU A0, 0(T8)
9D00C774  00041040   SLL V0, A0, 1
9D00C778  00491025   OR V0, V0, T1
9D00C77C  304200FF   ANDI V0, V0, 255
9D00C780  A3020000   SB V0, 0(T8)
9D00C784  0B400A75   J .LBE3603, .LBE3602, .LBE3601
9D00C788  000449C2   SRL T1, A0, 7
9D00C78C  8F828078   LW V0, -32648(GP)
9D00C790  00442021   ADDU A0, V0, A0
9D00C794  0B402CB3   J .LBE5621
9D00C798  90820000   LBU V0, 0(A0)
9D00C79C  000921C0   SLL A0, T1, 7
9D00C7A0  308400FF   ANDI A0, A0, 255
9D00C7A4  8F828078   LW V0, -32648(GP)
9D00C7A8  004F7821   ADDU T7, V0, T7
9D00C7AC  91E90000   LBU T1, 0(T7)
9D00C7B0  00091042   SRL V0, T1, 1
9D00C7B4  00821025   OR V0, A0, V0
9D00C7B8  31290001   ANDI T1, T1, 1
9D00C7BC  0B402C6A   J .LBE5606, .LBE5605, .LBE5604
9D00C7C0  A1E20000   SB V0, 0(T7)
9D00C7C4  8F828078   LW V0, -32648(GP)
9D00C7C8  00494821   ADDU T1, V0, T1
9D00C7CC  91380000   LBU T8, 0(T1)
9D00C7D0  2718FFFF   ADDIU T8, T8, -1
9D00C7D4  331800FF   ANDI T8, T8, 255
9D00C7D8  0B4027E4   J .LBE5344, .LBE5343, .LBE5342
9D00C7DC  A1380000   SB T8, 0(T1)
9D00C7E0  8F828078   LW V0, -32648(GP)
9D00C7E4  00442021   ADDU A0, V0, A0
9D00C7E8  0B402773   J .LBE5315
9D00C7EC  90820000   LBU V0, 0(A0)
9D00C7F0  8F828078   LW V0, -32648(GP)
9D00C7F4  00442021   ADDU A0, V0, A0
9D00C7F8  0B402826   J .LBE5357
9D00C7FC  90820000   LBU V0, 0(A0)
9D00C800  8F828078   LW V0, -32648(GP)
9D00C804  00494821   ADDU T1, V0, T1
9D00C808  912F0000   LBU T7, 0(T1)
9D00C80C  25EFFFFF   ADDIU T7, T7, -1
9D00C810  31EF00FF   ANDI T7, T7, 255
9D00C814  0B4028D5   J .LBE5413, .LBE5412, .LBE5411
9D00C818  A12F0000   SB T7, 0(T1)
9D00C81C  8F828078   LW V0, -32648(GP)
9D00C820  004F7821   ADDU T7, V0, T7
9D00C824  91E20000   LBU V0, 0(T7)
9D00C828  2442FFFF   ADDIU V0, V0, -1
9D00C82C  304200FF   ANDI V0, V0, 255
9D00C830  0B40287F   J .LBE5387, .LBE5386, .LBE5385
9D00C834  A1E20000   SB V0, 0(T7)
9D00C838  8F858078   LW A1, -32648(GP)
9D00C83C  00A42021   ADDU A0, A1, A0
9D00C840  0B402978   J .LBE5450, .LBE5449, .LBE5448
9D00C844  A0830000   SB V1, 0(A0)
9D00C848  8F8F8078   LW T7, -32648(GP)
9D00C84C  01E42021   ADDU A0, T7, A0
9D00C850  0B40293D   J .LBE5436, .LBE5435, .LBE5434
9D00C854  A0850000   SB A1, 0(A0)
9D00C858  8F8F8078   LW T7, -32648(GP)
9D00C85C  01E42021   ADDU A0, T7, A0
9D00C860  0B4029B7   J .LBE5464, .LBE5463, .LBE5462
9D00C864  A0850000   SB A1, 0(A0)
9D00C868  00A42021   ADDU A0, A1, A0
9D00C86C  0B4009CC   J .LBE3561
9D00C870  90820000   LBU V0, 0(A0)
9D00C874  8F828078   LW V0, -32648(GP)
9D00C878  00442021   ADDU A0, V0, A0
9D00C87C  0B40313F   J .LBE5904
9D00C880  90820000   LBU V0, 0(A0)
9D00C884  8F828078   LW V0, -32648(GP)
9D00C888  004F7821   ADDU T7, V0, T7
9D00C88C  91E90000   LBU T1, 0(T7)
9D00C890  00091040   SLL V0, T1, 1
9D00C894  304200FF   ANDI V0, V0, 255
9D00C898  000949C2   SRL T1, T1, 7
9D00C89C  0B40084A   J .LBE3444, .LBE3443, .LBE3442
9D00C8A0  A1E20000   SB V0, 0(T7)
9D00C8A4  00892021   ADDU A0, A0, T1
9D00C8A8  908F0000   LBU T7, 0(A0)
9D00C8AC  25EFFFFF   ADDIU T7, T7, -1
9D00C8B0  31EF00FF   ANDI T7, T7, 255
9D00C8B4  0B400B83   J .LBE3677, .LBE3676, .LBE3675
9D00C8B8  A08F0000   SB T7, 0(A0)
9D00C8BC  00A42021   ADDU A0, A1, A0
9D00C8C0  0B400B27   J .LBE3641
9D00C8C4  90820000   LBU V0, 0(A0)
9D00C8C8  8F828078   LW V0, -32648(GP)
9D00C8CC  00442021   ADDU A0, V0, A0
9D00C8D0  0B40306A   J .LBE5863
9D00C8D4  90820000   LBU V0, 0(A0)
9D00C8D8  8F828078   LW V0, -32648(GP)
9D00C8DC  00442021   ADDU A0, V0, A0
9D00C8E0  0B40302B   J .LBE5846
9D00C8E4  90820000   LBU V0, 0(A0)
9D00C8E8  8F828078   LW V0, -32648(GP)
9D00C8EC  00442021   ADDU A0, V0, A0
9D00C8F0  0B400F02   J .LBE3869
9D00C8F4  90820000   LBU V0, 0(A0)
9D00C8F8  008F2021   ADDU A0, A0, T7
9D00C8FC  90890000   LBU T1, 0(A0)
9D00C900  00091040   SLL V0, T1, 1
9D00C904  304200FF   ANDI V0, V0, 255
9D00C908  000949C2   SRL T1, T1, 7
9D00C90C  0B4007EF   J .LBE3418, .LBE3417, .LBE3416
9D00C910  A0820000   SB V0, 0(A0)
9D00C914  00A42021   ADDU A0, A1, A0
9D00C918  0B400794   J .LBE3387
9D00C91C  90820000   LBU V0, 0(A0)
9D00C920  8F828078   LW V0, -32648(GP)
9D00C924  00442021   ADDU A0, V0, A0
9D00C928  0B400724   J .LBE3358
9D00C92C  90820000   LBU V0, 0(A0)
9D00C930  8F828078   LW V0, -32648(GP)
9D00C934  00442021   ADDU A0, V0, A0
9D00C938  0B400451   J .LBE3189
9D00C93C  90820000   LBU V0, 0(A0)
9D00C940  8F828078   LW V0, -32648(GP)
9D00C944  004F7821   ADDU T7, V0, T7
9D00C948  91E20000   LBU V0, 0(T7)
9D00C94C  24420001   ADDIU V0, V0, 1
9D00C950  304200FF   ANDI V0, V0, 255
9D00C954  0B400413   J .LBE3176, .LBE3175, .LBE3174
9D00C958  A1E20000   SB V0, 0(T7)
9D00C95C  8F828078   LW V0, -32648(GP)
9D00C960  00442021   ADDU A0, V0, A0
9D00C964  0B4003B0   J .LBE3146
9D00C968  90840000   LBU A0, 0(A0)
9D00C96C  00A42021   ADDU A0, A1, A0
9D00C970  0B400509   J .LBE3236
9D00C974  90820000   LBU V0, 0(A0)
9D00C978  8F828078   LW V0, -32648(GP)
9D00C97C  00442021   ADDU A0, V0, A0
9D00C980  0B401556   J .LBE4245
9D00C984  90820000   LBU V0, 0(A0)
9D00C988  8F828078   LW V0, -32648(GP)
9D00C98C  00442021   ADDU A0, V0, A0
9D00C990  0B401CCB   J .LBE4677
9D00C994  90820000   LBU V0, 0(A0)
9D00C998  000921C0   SLL A0, T1, 7
9D00C99C  308400FF   ANDI A0, A0, 255
9D00C9A0  8F828078   LW V0, -32648(GP)
9D00C9A4  004F7821   ADDU T7, V0, T7
9D00C9A8  91E90000   LBU T1, 0(T7)
9D00C9AC  00091042   SRL V0, T1, 1
9D00C9B0  00821025   OR V0, A0, V0
9D00C9B4  31290001   ANDI T1, T1, 1
9D00C9B8  0B401BDE   J .LBE4638, .LBE4637, .LBE4636
9D00C9BC  A1E20000   SB V0, 0(T7)
9D00C9C0  008F2021   ADDU A0, A0, T7
9D00C9C4  90890000   LBU T1, 0(A0)
9D00C9C8  0009C040   SLL T8, T1, 1
9D00C9CC  331800FF   ANDI T8, T8, 255
9D00C9D0  000949C2   SRL T1, T1, 7
9D00C9D4  0B401A9E   J .LBE4574, .LBE4573, .LBE4572
9D00C9D8  A0980000   SB T8, 0(A0)
9D00C9DC  8F828078   LW V0, -32648(GP)
9D00C9E0  00473821   ADDU A3, V0, A3
9D00C9E4  90E20000   LBU V0, 0(A3)
9D00C9E8  24420001   ADDIU V0, V0, 1
9D00C9EC  304200FF   ANDI V0, V0, 255
9D00C9F0  0B400630   J .LBE3313, .LBE3312, .LBE3311
9D00C9F4  A0E20000   SB V0, 0(A3)
9D00C9F8  00892021   ADDU A0, A0, T1
9D00C9FC  90980000   LBU T8, 0(A0)
9D00CA00  2718FFFF   ADDIU T8, T8, -1
9D00CA04  331800FF   ANDI T8, T8, 255
9D00CA08  0B400565   J .LBE3267, .LBE3266, .LBE3265
9D00CA0C  A0980000   SB T8, 0(A0)
9D00CA10  8F858078   LW A1, -32648(GP)
9D00CA14  00A42021   ADDU A0, A1, A0
9D00CA18  0B4006D3   J .LBE3346, .LBE3345, .LBE3344
9D00CA1C  A08A0000   SB T2, 0(A0)
9D00CA20  8F828078   LW V0, -32648(GP)
9D00CA24  00473821   ADDU A3, V0, A3
9D00CA28  90E90000   LBU T1, 0(A3)
9D00CA2C  00091040   SLL V0, T1, 1
9D00CA30  304200FF   ANDI V0, V0, 255
9D00CA34  000949C2   SRL T1, T1, 7
9D00CA38  0B400901   J .LBE3496, .LBE3495, .LBE3494
9D00CA3C  A0E20000   SB V0, 0(A3)
9D00CA40  8F828078   LW V0, -32648(GP)
9D00CA44  004F7821   ADDU T7, V0, T7
9D00CA48  91E90000   LBU T1, 0(T7)
9D00CA4C  0009C040   SLL T8, T1, 1
9D00CA50  331800FF   ANDI T8, T8, 255
9D00CA54  000949C2   SRL T1, T1, 7
9D00CA58  0B4008A0   J .LBE3470, .LBE3469, .LBE3468
9D00CA5C  A1F80000   SB T8, 0(T7)
9D00CA60  8F828078   LW V0, -32648(GP)
9D00CA64  004F7821   ADDU T7, V0, T7
9D00CA68  91E90000   LBU T1, 0(T7)
9D00CA6C  00091040   SLL V0, T1, 1
9D00CA70  304200FF   ANDI V0, V0, 255
9D00CA74  000949C2   SRL T1, T1, 7
9D00CA78  0B400959   J .LBE3522, .LBE3521, .LBE3520
9D00CA7C  A1E20000   SB V0, 0(T7)
9D00CA80  8F8F8078   LW T7, -32648(GP)
9D00CA84  01E42021   ADDU A0, T7, A0
9D00CA88  0B400C35   J .LBE3712, .LBE3711, .LBE3710
9D00CA8C  A0850000   SB A1, 0(A0)
9D00CA90  00442021   ADDU A0, V0, A0
9D00CA94  0B401C75   J .LBE4665
9D00CA98  90820000   LBU V0, 0(A0)
9D00CA9C  8F858078   LW A1, -32648(GP)
9D00CAA0  00A42021   ADDU A0, A1, A0
9D00CAA4  0B400F78   J .LBE3896, .LBE3895, .LBE3894
9D00CAA8  A0830000   SB V1, 0(A0)
9D00CAAC  8F828078   LW V0, -32648(GP)
9D00CAB0  00442021   ADDU A0, V0, A0
9D00CAB4  0B401956   J .LBE4497
9D00CAB8  90840000   LBU A0, 0(A0)
9D00CABC  8F828078   LW V0, -32648(GP)
9D00CAC0  00442021   ADDU A0, V0, A0
9D00CAC4  0B402712   J .LBE5299
9D00CAC8  90820000   LBU V0, 0(A0)
9D00CACC  8F828078   LW V0, -32648(GP)
9D00CAD0  00442021   ADDU A0, V0, A0
9D00CAD4  0B4026C8   J .LBE5287
9D00CAD8  90820000   LBU V0, 0(A0)
9D00CADC  8F828078   LW V0, -32648(GP)
9D00CAE0  00442021   ADDU A0, V0, A0
9D00CAE4  0B40267E   J .LBE5275
9D00CAE8  90820000   LBU V0, 0(A0)
9D00CAEC  00442021   ADDU A0, V0, A0
9D00CAF0  0B402634   J .LBE5263
9D00CAF4  90820000   LBU V0, 0(A0)
9D00CAF8  8F828078   LW V0, -32648(GP)
9D00CAFC  00442021   ADDU A0, V0, A0
9D00CB00  0B4025DC   J .LBE5251
9D00CB04  90840000   LBU A0, 0(A0)
9D00CB08  00641821   ADDU V1, V1, A0
9D00CB0C  0B402591   J .LBE5234
9D00CB10  90620000   LBU V0, 0(V1)
9D00CB14  8F828078   LW V0, -32648(GP)
9D00CB18  00473821   ADDU A3, V0, A3
9D00CB1C  90E90000   LBU T1, 0(A3)
9D00CB20  00091042   SRL V0, T1, 1
9D00CB24  31290001   ANDI T1, T1, 1
9D00CB28  0B40250C   J .LBE5207, .LBE5206, .LBE5205
9D00CB2C  A0E20000   SB V0, 0(A3)
9D00CB30  008F2021   ADDU A0, A0, T7
9D00CB34  90890000   LBU T1, 0(A0)
9D00CB38  00091042   SRL V0, T1, 1
9D00CB3C  31290001   ANDI T1, T1, 1
9D00CB40  0B40237D   J .LBE5103, .LBE5102, .LBE5101
9D00CB44  A0820000   SB V0, 0(A0)
9D00CB48  8F828078   LW V0, -32648(GP)
9D00CB4C  004F7821   ADDU T7, V0, T7
9D00CB50  91E90000   LBU T1, 0(T7)
9D00CB54  00091042   SRL V0, T1, 1
9D00CB58  31290001   ANDI T1, T1, 1
9D00CB5C  0B4022B4   J .LBE5053, .LBE5052, .LBE5051
9D00CB60  A1E20000   SB V0, 0(T7)
9D00CB64  008F2021   ADDU A0, A0, T7
9D00CB68  90850000   LBU A1, 0(A0)
9D00CB6C  000949C0   SLL T1, T1, 7
9D00CB70  00051042   SRL V0, A1, 1
9D00CB74  00491025   OR V0, V0, T1
9D00CB78  304200FF   ANDI V0, V0, 255
9D00CB7C  30A90001   ANDI T1, A1, 1
9D00CB80  0B402476   J .LBE5171, .LBE5170, .LBE5169
9D00CB84  A0820000   SB V0, 0(A0)
9D00CB88  8F828078   LW V0, -32648(GP)
9D00CB8C  004F7821   ADDU T7, V0, T7
9D00CB90  91E90000   LBU T1, 0(T7)
9D00CB94  00091042   SRL V0, T1, 1
9D00CB98  31290001   ANDI T1, T1, 1
9D00CB9C  0B402419   J .LBE5139, .LBE5138, .LBE5137
9D00CBA0  A1E20000   SB V0, 0(T7)
9D00CBA4  8F828078   LW V0, -32648(GP)
9D00CBA8  004F7821   ADDU T7, V0, T7
9D00CBAC  91E40000   LBU A0, 0(T7)
9D00CBB0  00041040   SLL V0, A0, 1
9D00CBB4  00491025   OR V0, V0, T1
9D00CBB8  304200FF   ANDI V0, V0, 255
9D00CBBC  A1E20000   SB V0, 0(T7)
9D00CBC0  0B402226   J .LBE5010, .LBE5009, .LBE5008
9D00CBC4  000449C2   SRL T1, A0, 7
9D00CBC8  00641821   ADDU V1, V1, A0
9D00CBCC  0B401F4A   J .LBE4843
9D00CBD0  90620000   LBU V0, 0(V1)
9D00CBD4  008F2021   ADDU A0, A0, T7
9D00CBD8  90850000   LBU A1, 0(A0)
9D00CBDC  00051040   SLL V0, A1, 1
9D00CBE0  00491025   OR V0, V0, T1
9D00CBE4  304200FF   ANDI V0, V0, 255
9D00CBE8  A0820000   SB V0, 0(A0)
9D00CBEC  0B401EA4   J .LBE4809, .LBE4808, .LBE4807
9D00CBF0  000549C2   SRL T1, A1, 7
9D00CBF4  00A42021   ADDU A0, A1, A0
9D00CBF8  0B401E48   J .LBE4778
9D00CBFC  90820000   LBU V0, 0(A0)
9D00CC00  00A42021   ADDU A0, A1, A0
9D00CC04  0B401DA1   J .LBE4723
9D00CC08  90820000   LBU V0, 0(A0)
9D00CC0C  00A42021   ADDU A0, A1, A0
9D00CC10  0B401D5E   J .LBE4705
9D00CC14  90820000   LBU V0, 0(A0)
9D00CC18  008F2021   ADDU A0, A0, T7
9D00CC1C  90890000   LBU T1, 0(A0)
9D00CC20  0009C042   SRL T8, T1, 1
9D00CC24  31290001   ANDI T1, T1, 1
9D00CC28  0B401DFC   J .LBE4759, .LBE4758, .LBE4757
9D00CC2C  A0980000   SB T8, 0(A0)
9D00CC30  8F828078   LW V0, -32648(GP)
9D00CC34  00442021   ADDU A0, V0, A0
9D00CC38  0B40217D   J .LBE4970
9D00CC3C  90820000   LBU V0, 0(A0)
9D00CC40  8F828078   LW V0, -32648(GP)
9D00CC44  004F7821   ADDU T7, V0, T7
9D00CC48  91E90000   LBU T1, 0(T7)
9D00CC4C  00091042   SRL V0, T1, 1
9D00CC50  31290001   ANDI T1, T1, 1
9D00CC54  0B402124   J .LBE4953, .LBE4952, .LBE4951
9D00CC58  A1E20000   SB V0, 0(T7)
9D00CC5C  8F828078   LW V0, -32648(GP)
9D00CC60  00442021   ADDU A0, V0, A0
9D00CC64  0B402050   J .LBE4891
9D00CC68  90820000   LBU V0, 0(A0)
9D00CC6C  8F828078   LW V0, -32648(GP)
9D00CC70  00442021   ADDU A0, V0, A0
9D00CC74  0B401FEC   J .LBE4873
9D00CC78  90820000   LBU V0, 0(A0)
9D00CC7C  8F828078   LW V0, -32648(GP)
9D00CC80  004F7821   ADDU T7, V0, T7
9D00CC84  91E90000   LBU T1, 0(T7)
9D00CC88  0009C042   SRL T8, T1, 1
9D00CC8C  31290001   ANDI T1, T1, 1
9D00CC90  0B4020A9   J .LBE4921, .LBE4920, .LBE4919
9D00CC94  A1F80000   SB T8, 0(T7)
9D00CC98  00442021   ADDU A0, V0, A0
9D00CC9C  0B40118E   J .LBE4016
9D00CCA0  90820000   LBU V0, 0(A0)
9D00CCA4  8F828078   LW V0, -32648(GP)
9D00CCA8  004F7821   ADDU T7, V0, T7
9D00CCAC  91E40000   LBU A0, 0(T7)
9D00CCB0  00041040   SLL V0, A0, 1
9D00CCB4  00491025   OR V0, V0, T1
9D00CCB8  304200FF   ANDI V0, V0, 255
9D00CCBC  A1E20000   SB V0, 0(T7)
9D00CCC0  0B401142   J .LBE4000, .LBE3999, .LBE3998
9D00CCC4  000449C2   SRL T1, A0, 7
9D00CCC8  8F828078   LW V0, -32648(GP)
9D00CCCC  00442021   ADDU A0, V0, A0
9D00CCD0  0B4010E6   J .LBE3975
9D00CCD4  90820000   LBU V0, 0(A0)
9D00CCD8  8F828078   LW V0, -32648(GP)
9D00CCDC  004D6821   ADDU T5, V0, T5
9D00CCE0  91AF0000   LBU T7, 0(T5)
9D00CCE4  25EF0001   ADDIU T7, T7, 1
9D00CCE8  31EF00FF   ANDI T7, T7, 255
9D00CCEC  0B401090   J .LBE3060, .LBE3059, .LBE3058
9D00CCF0  A1AF0000   SB T7, 0(T5)
9D00CCF4  00982021   ADDU A0, A0, T8
9D00CCF8  90850000   LBU A1, 0(A0)
9D00CCFC  00051040   SLL V0, A1, 1
9D00CD00  00491025   OR V0, V0, T1
9D00CD04  304200FF   ANDI V0, V0, 255
9D00CD08  A0820000   SB V0, 0(A0)
9D00CD0C  0B400FD0   J .LBE3925, .LBE3924, .LBE3923
9D00CD10  000549C2   SRL T1, A1, 7
9D00CD14  8F828078   LW V0, -32648(GP)
9D00CD18  00494821   ADDU T1, V0, T1
9D00CD1C  91380000   LBU T8, 0(T1)
9D00CD20  2718FFFF   ADDIU T8, T8, -1
9D00CD24  331800FF   ANDI T8, T8, 255
9D00CD28  0B4014A3   J .LBE4214, .LBE4213, .LBE4212
9D00CD2C  A1380000   SB T8, 0(T1)
9D00CD30  8F828078   LW V0, -32648(GP)
9D00CD34  00473821   ADDU A3, V0, A3
9D00CD38  90E20000   LBU V0, 0(A3)
9D00CD3C  2442FFFF   ADDIU V0, V0, -1
9D00CD40  304200FF   ANDI V0, V0, 255
9D00CD44  0B40144B   J .LBE4188, .LBE4187, .LBE4186
9D00CD48  A0E20000   SB V0, 0(A3)
9D00CD4C  8F828078   LW V0, -32648(GP)
9D00CD50  004F7821   ADDU T7, V0, T7
9D00CD54  91E90000   LBU T1, 0(T7)
9D00CD58  00091040   SLL V0, T1, 1
9D00CD5C  304200FF   ANDI V0, V0, 255
9D00CD60  000949C2   SRL T1, T1, 7
9D00CD64  0B4013F1   J .LBE4162, .LBE4161, .LBE4160
9D00CD68  A1E20000   SB V0, 0(T7)
9D00CD6C  00A42021   ADDU A0, A1, A0
9D00CD70  0B401357   J .LBE4122
9D00CD74  90820000   LBU V0, 0(A0)
9D00CD78  8F828078   LW V0, -32648(GP)
9D00CD7C  00473821   ADDU A3, V0, A3
9D00CD80  90E40000   LBU A0, 0(A3)
9D00CD84  00041040   SLL V0, A0, 1
9D00CD88  00491025   OR V0, V0, T1
9D00CD8C  304200FF   ANDI V0, V0, 255
9D00CD90  A0E20000   SB V0, 0(A3)
9D00CD94  0B4011EA   J .LBE4041, .LBE4040, .LBE4039
9D00CD98  000449C2   SRL T1, A0, 7
9D00CD9C  000949C0   SLL T1, T1, 7
9D00CDA0  8F828078   LW V0, -32648(GP)
9D00CDA4  004F7821   ADDU T7, V0, T7
9D00CDA8  91E40000   LBU A0, 0(T7)
9D00CDAC  00041042   SRL V0, A0, 1
9D00CDB0  00491025   OR V0, V0, T1
9D00CDB4  304200FF   ANDI V0, V0, 255
9D00CDB8  30890001   ANDI T1, A0, 1
9D00CDBC  0B401A2F   J .LBE4540, .LBE4539, .LBE4538
9D00CDC0  A1E20000   SB V0, 0(T7)
9D00CDC4  8F828078   LW V0, -32648(GP)
9D00CDC8  004D6821   ADDU T5, V0, T5
9D00CDCC  91AF0000   LBU T7, 0(T5)
9D00CDD0  25EF0001   ADDIU T7, T7, 1
9D00CDD4  31EF00FF   ANDI T7, T7, 255
9D00CDD8  0B401900   J .LBE4484, .LBE4483, .LBE4482
9D00CDDC  A1AF0000   SB T7, 0(T5)
9D00CDE0  00A42021   ADDU A0, A1, A0
9D00CDE4  0B4018A5   J .LBE4454
9D00CDE8  90820000   LBU V0, 0(A0)
9D00CDEC  008D2021   ADDU A0, A0, T5
9D00CDF0  908F0000   LBU T7, 0(A0)
9D00CDF4  25EF0001   ADDIU T7, T7, 1
9D00CDF8  31EF00FF   ANDI T7, T7, 255
9D00CDFC  0B401769   J .LBE4385, .LBE4384, .LBE4383
9D00CE00  A08F0000   SB T7, 0(A0)
9D00CE04  8F828078   LW V0, -32648(GP)
9D00CE08  00442021   ADDU A0, V0, A0
9D00CE0C  0B4016D7   J .LBE4343
9D00CE10  90820000   LBU V0, 0(A0)
9D00CE14  008F2021   ADDU A0, A0, T7
9D00CE18  90850000   LBU A1, 0(A0)
9D00CE1C  000949C0   SLL T1, T1, 7
9D00CE20  00051042   SRL V0, A1, 1
9D00CE24  00491025   OR V0, V0, T1
9D00CE28  304200FF   ANDI V0, V0, 255
9D00CE2C  30A90001   ANDI T1, A1, 1
9D00CE30  0B40166B   J .LBE4322, .LBE4321, .LBE4320
9D00CE34  A0820000   SB V0, 0(A0)
9D00CE38  00A42021   ADDU A0, A1, A0
9D00CE3C  0B401606   J .LBE4291
9D00CE40  90820000   LBU V0, 0(A0)
9D00CE44  000949C0   SLL T1, T1, 7
9D00CE48  8F828078   LW V0, -32648(GP)
9D00CE4C  004F7821   ADDU T7, V0, T7
9D00CE50  91E40000   LBU A0, 0(T7)
9D00CE54  00041042   SRL V0, A0, 1
9D00CE58  00491025   OR V0, V0, T1
9D00CE5C  304200FF   ANDI V0, V0, 255
9D00CE60  30890001   ANDI T1, A0, 1
9D00CE64  0B4015B2   J .LBE4270, .LBE4269, .LBE4268
9D00CE68  A1E20000   SB V0, 0(T7)
9D00CE6C  8F85807C   LW A1, -32644(GP)
9D00CE70  24A5FFFF   ADDIU A1, A1, -1
9D00CE74  0B40074C   J 0x9D001D30
9D00CE78  25EF0001   ADDIU T7, T7, 1
9D00CE7C  00047B02   SRL T7, A0, 12
9D00CE80  000F7880   SLL T7, T7, 2
9D00CE84  01F57821   ADDU T7, T7, S5
9D00CE88  8DF80000   LW T8, 0(T7)
9D00CE8C  308F0F00   ANDI T7, A0, 3840
9D00CE90  030F7821   ADDU T7, T8, T7
9D00CE94  30840FFF   ANDI A0, A0, 4095
9D00CE98  91F30000   LBU S3, 0(T7)
9D00CE9C  03042021   ADDU A0, T8, A0
9D00CEA0  90840000   LBU A0, 0(A0)
9D00CEA4  00139A00   SLL S3, S3, 8
9D00CEA8  0B401712   J .LBE4358
9D00CEAC  02649825   OR S3, S3, A0
9D00CEB0  26530001   ADDIU S3, S2, 1
9D00CEB4  8F85807C   LW A1, -32644(GP)
9D00CEB8  24A5FFFE   ADDIU A1, A1, -2
9D00CEBC  25EF0002   ADDIU T7, T7, 2
9D00CEC0  AF85807C   SW A1, -32644(GP)
9D00CEC4  0B400751   J 0x9D001D44
9D00CEC8  AE0F0054   SW T7, 84(S0)
9D00CECC  00122B02   SRL A1, S2, 12
9D00CED0  00052880   SLL A1, A1, 2
9D00CED4  02052821   ADDU A1, S0, A1
9D00CED8  8CAF0000   LW T7, 0(A1)
9D00CEDC  32450FFF   ANDI A1, S2, 4095
9D00CEE0  26520001   ADDIU S2, S2, 1
9D00CEE4  01E52821   ADDU A1, T7, A1
9D00CEE8  80B30000   LB S3, 0(A1)
9D00CEEC  324500FF   ANDI A1, S2, 255
9D00CEF0  02652821   ADDU A1, S3, A1
9D00CEF4  30A50100   ANDI A1, A1, 256
9D00CEF8  10A004D4   BEQ A1, ZERO, 0x9D00E24C
9D00CEFC  8F85807C   LW A1, -32644(GP)
9D00CF00  8EAF0054   LW T7, 84(S5)
9D00CF04  24A5FFFF   ADDIU A1, A1, -1
9D00CF08  25EF0001   ADDIU T7, T7, 1
9D00CF0C  24A5FFFD   ADDIU A1, A1, -3
9D00CF10  25EF0003   ADDIU T7, T7, 3
9D00CF14  AF85807C   SW A1, -32644(GP)
9D00CF18  AE0F0054   SW T7, 84(S0)
9D00CF1C  0B401EC3   J 0x9D007B0C
9D00CF20  02729821   ADDU S3, S3, S2
9D00CF24  8F84807C   LW A0, -32644(GP)
9D00CF28  2484FFFF   ADDIU A0, A0, -1
9D00CF2C  0B40169A   J 0x9D005A68
9D00CF30  25EF0001   ADDIU T7, T7, 1
9D00CF34  8F84807C   LW A0, -32644(GP)
9D00CF38  2484FFFF   ADDIU A0, A0, -1
9D00CF3C  0B4029DA   J 0x9D00A768
9D00CF40  25EF0001   ADDIU T7, T7, 1
9D00CF44  8F84807C   LW A0, -32644(GP)
9D00CF48  2484FFFF   ADDIU A0, A0, -1
9D00CF4C  0B4028FD   J 0x9D00A3F4
9D00CF50  25EF0001   ADDIU T7, T7, 1
9D00CF54  8F84807C   LW A0, -32644(GP)
9D00CF58  2484FFFF   ADDIU A0, A0, -1
9D00CF5C  0B402DBF   J 0x9D00B6FC
9D00CF60  25EF0001   ADDIU T7, T7, 1
9D00CF64  8F84807C   LW A0, -32644(GP)
9D00CF68  2484FFFF   ADDIU A0, A0, -1
9D00CF6C  0B4020D0   J 0x9D008340
9D00CF70  25EF0001   ADDIU T7, T7, 1
9D00CF74  8F84807C   LW A0, -32644(GP)
9D00CF78  2484FFFF   ADDIU A0, A0, -1
9D00CF7C  0B400477   J 0x9D0011DC
9D00CF80  25EF0001   ADDIU T7, T7, 1
9D00CF84  00021080   SLL V0, V0, 2
9D00CF88  00551021   ADDU V0, V0, S5
9D00CF8C  8C440000   LW A0, 0(V0)
9D00CF90  33020FFF   ANDI V0, T8, 4095
9D00CF94  00821021   ADDU V0, A0, V0
9D00CF98  0B401651   J .LBE4309, .LBB4318
9D00CF9C  90420000   LBU V0, 0(V0)
9D00CFA0  00021080   SLL V0, V0, 2
9D00CFA4  00551021   ADDU V0, V0, S5
9D00CFA8  8C440000   LW A0, 0(V0)
9D00CFAC  33020FFF   ANDI V0, T8, 4095
9D00CFB0  00821021   ADDU V0, A0, V0
9D00CFB4  0B401A15   J .LBE4527, .LBB4536
9D00CFB8  90420000   LBU V0, 0(V0)
9D00CFBC  00021080   SLL V0, V0, 2
9D00CFC0  00551021   ADDU V0, V0, S5
9D00CFC4  8C440000   LW A0, 0(V0)
9D00CFC8  30A20FFF   ANDI V0, A1, 4095
9D00CFCC  00821021   ADDU V0, A0, V0
9D00CFD0  0B401751   J .LBE4372, .LBB4381
9D00CFD4  90420000   LBU V0, 0(V0)
9D00CFD8  00021080   SLL V0, V0, 2
9D00CFDC  00551021   ADDU V0, V0, S5
9D00CFE0  8C420000   LW V0, 0(V0)
9D00CFE4  30840FFF   ANDI A0, A0, 4095
9D00CFE8  00441021   ADDU V0, V0, A0
9D00CFEC  0B4016D7   J .LBE4343
9D00CFF0  90420000   LBU V0, 0(V0)
9D00CFF4  00021080   SLL V0, V0, 2
9D00CFF8  00551021   ADDU V0, V0, S5
9D00CFFC  8C420000   LW V0, 0(V0)
9D00D000  30840FFF   ANDI A0, A0, 4095
9D00D004  00441021   ADDU V0, V0, A0
9D00D008  0B401357   J .LBE4122
9D00D00C  90420000   LBU V0, 0(V0)
9D00D010  00021080   SLL V0, V0, 2
9D00D014  00551021   ADDU V0, V0, S5
9D00D018  8C440000   LW A0, 0(V0)
9D00D01C  31E20FFF   ANDI V0, T7, 4095
9D00D020  00821021   ADDU V0, A0, V0
9D00D024  0B401434   J .LBE4175, .LBB4184
9D00D028  90420000   LBU V0, 0(V0)
9D00D02C  00021080   SLL V0, V0, 2
9D00D030  00551021   ADDU V0, V0, S5
9D00D034  8C440000   LW A0, 0(V0)
9D00D038  33020FFF   ANDI V0, T8, 4095
9D00D03C  00821021   ADDU V0, A0, V0
9D00D040  0B400FB7   J .LBE3912, .LBB3921
9D00D044  90420000   LBU V0, 0(V0)
9D00D048  00021080   SLL V0, V0, 2
9D00D04C  00551021   ADDU V0, V0, S5
9D00D050  8C420000   LW V0, 0(V0)
9D00D054  30840FFF   ANDI A0, A0, 4095
9D00D058  00441021   ADDU V0, V0, A0
9D00D05C  0B402050   J .LBE4891
9D00D060  90420000   LBU V0, 0(V0)
9D00D064  00021080   SLL V0, V0, 2
9D00D068  00551021   ADDU V0, V0, S5
9D00D06C  8C440000   LW A0, 0(V0)
9D00D070  33020FFF   ANDI V0, T8, 4095
9D00D074  00821021   ADDU V0, A0, V0
9D00D078  0B401129   J .LBE3987, .LBB3996
9D00D07C  90420000   LBU V0, 0(V0)
9D00D080  00021080   SLL V0, V0, 2
9D00D084  00551021   ADDU V0, V0, S5
9D00D088  8C440000   LW A0, 0(V0)
9D00D08C  31E20FFF   ANDI V0, T7, 4095
9D00D090  00821021   ADDU V0, A0, V0
9D00D094  0B402091   J .LBE4908, .LBB4917
9D00D098  90420000   LBU V0, 0(V0)
9D00D09C  00021080   SLL V0, V0, 2
9D00D0A0  00551021   ADDU V0, V0, S5
9D00D0A4  8C420000   LW V0, 0(V0)
9D00D0A8  30840FFF   ANDI A0, A0, 4095
9D00D0AC  00441021   ADDU V0, V0, A0
9D00D0B0  0B40306A   J .LBE5863
9D00D0B4  90420000   LBU V0, 0(V0)
9D00D0B8  00021080   SLL V0, V0, 2
9D00D0BC  00551021   ADDU V0, V0, S5
9D00D0C0  8C440000   LW A0, 0(V0)
9D00D0C4  33020FFF   ANDI V0, T8, 4095
9D00D0C8  00821021   ADDU V0, A0, V0
9D00D0CC  0B40229D   J .LBE5040, .LBB5049
9D00D0D0  90420000   LBU V0, 0(V0)
9D00D0D4  00021080   SLL V0, V0, 2
9D00D0D8  00551021   ADDU V0, V0, S5
9D00D0DC  8C420000   LW V0, 0(V0)
9D00D0E0  30840FFF   ANDI A0, A0, 4095
9D00D0E4  00441021   ADDU V0, V0, A0
9D00D0E8  0B400F02   J .LBE3869
9D00D0EC  90420000   LBU V0, 0(V0)
9D00D0F0  00021080   SLL V0, V0, 2
9D00D0F4  00551021   ADDU V0, V0, S5
9D00D0F8  8C420000   LW V0, 0(V0)
9D00D0FC  30840FFF   ANDI A0, A0, 4095
9D00D100  00441021   ADDU V0, V0, A0
9D00D104  0B402F02   J .LBE5756
9D00D108  90420000   LBU V0, 0(V0)
9D00D10C  00021080   SLL V0, V0, 2
9D00D110  00551021   ADDU V0, V0, S5
9D00D114  8C440000   LW A0, 0(V0)
9D00D118  31A20FFF   ANDI V0, T5, 4095
9D00D11C  00821021   ADDU V0, A0, V0
9D00D120  0B402A6F   J .LBE5497, .LBB5506
9D00D124  90420000   LBU V0, 0(V0)
9D00D128  00021080   SLL V0, V0, 2
9D00D12C  00551021   ADDU V0, V0, S5
9D00D130  8C440000   LW A0, 0(V0)
9D00D134  33020FFF   ANDI V0, T8, 4095
9D00D138  00821021   ADDU V0, A0, V0
9D00D13C  0B402CFE   J .LBE5633, .LBB5642
9D00D140  90420000   LBU V0, 0(V0)
9D00D144  00021080   SLL V0, V0, 2
9D00D148  00551021   ADDU V0, V0, S5
9D00D14C  8C420000   LW V0, 0(V0)
9D00D150  30840FFF   ANDI A0, A0, 4095
9D00D154  00441021   ADDU V0, V0, A0
9D00D158  0B400C96   J .LBE3736
9D00D15C  90440000   LBU A0, 0(V0)
9D00D160  00021080   SLL V0, V0, 2
9D00D164  00551021   ADDU V0, V0, S5
9D00D168  8C440000   LW A0, 0(V0)
9D00D16C  31E20FFF   ANDI V0, T7, 4095
9D00D170  00821021   ADDU V0, A0, V0
9D00D174  0B400619   J .LBE3300, .LBB3309
9D00D178  90420000   LBU V0, 0(V0)
9D00D17C  00021080   SLL V0, V0, 2
9D00D180  00551021   ADDU V0, V0, S5
9D00D184  8C420000   LW V0, 0(V0)
9D00D188  30840FFF   ANDI A0, A0, 4095
9D00D18C  00441021   ADDU V0, V0, A0
9D00D190  0B4018A5   J .LBE4454
9D00D194  90420000   LBU V0, 0(V0)
9D00D198  00021080   SLL V0, V0, 2
9D00D19C  00551021   ADDU V0, V0, S5
9D00D1A0  8C440000   LW A0, 0(V0)
9D00D1A4  33020FFF   ANDI V0, T8, 4095
9D00D1A8  00821021   ADDU V0, A0, V0
9D00D1AC  0B40122A   J .LBE4057, .LBB4066
9D00D1B0  90420000   LBU V0, 0(V0)
9D00D1B4  00021080   SLL V0, V0, 2
9D00D1B8  00551021   ADDU V0, V0, S5
9D00D1BC  8C440000   LW A0, 0(V0)
9D00D1C0  31E20FFF   ANDI V0, T7, 4095
9D00D1C4  00821021   ADDU V0, A0, V0
9D00D1C8  0B4027CC   J .LBE5331, .LBB5340
9D00D1CC  90420000   LBU V0, 0(V0)
9D00D1D0  00021080   SLL V0, V0, 2
9D00D1D4  00551021   ADDU V0, V0, S5
9D00D1D8  8C440000   LW A0, 0(V0)
9D00D1DC  31E20FFF   ANDI V0, T7, 4095
9D00D1E0  00821021   ADDU V0, A0, V0
9D00D1E4  0B402868   J .LBE5374, .LBB5383
9D00D1E8  90420000   LBU V0, 0(V0)
9D00D1EC  00021080   SLL V0, V0, 2
9D00D1F0  00551021   ADDU V0, V0, S5
9D00D1F4  8C420000   LW V0, 0(V0)
9D00D1F8  30840FFF   ANDI A0, A0, 4095
9D00D1FC  00441021   ADDU V0, V0, A0
9D00D200  0B40036E   J .LBE3129
9D00D204  90420000   LBU V0, 0(V0)
9D00D208  00021080   SLL V0, V0, 2
9D00D20C  00551021   ADDU V0, V0, S5
9D00D210  8C420000   LW V0, 0(V0)
9D00D214  30840FFF   ANDI A0, A0, 4095
9D00D218  00441021   ADDU V0, V0, A0
9D00D21C  0B4009CC   J .LBE3561
9D00D220  90420000   LBU V0, 0(V0)
9D00D224  00021080   SLL V0, V0, 2
9D00D228  00551021   ADDU V0, V0, S5
9D00D22C  8C440000   LW A0, 0(V0)
9D00D230  30A20FFF   ANDI V0, A1, 4095
9D00D234  00821021   ADDU V0, A0, V0
9D00D238  0B4018E8   J .LBE4471, .LBB4480
9D00D23C  90420000   LBU V0, 0(V0)
9D00D240  00021080   SLL V0, V0, 2
9D00D244  00551021   ADDU V0, V0, S5
9D00D248  8C440000   LW A0, 0(V0)
9D00D24C  31A20FFF   ANDI V0, T5, 4095
9D00D250  00821021   ADDU V0, A0, V0
9D00D254  0B400CE4   J .LBE3759, .LBB3768
9D00D258  90420000   LBU V0, 0(V0)
9D00D25C  00021080   SLL V0, V0, 2
9D00D260  00551021   ADDU V0, V0, S5
9D00D264  8C420000   LW V0, 0(V0)
9D00D268  30840FFF   ANDI A0, A0, 4095
9D00D26C  00441021   ADDU V0, V0, A0
9D00D270  0B4003B0   J .LBE3146
9D00D274  90440000   LBU A0, 0(V0)
9D00D278  00021080   SLL V0, V0, 2
9D00D27C  00551021   ADDU V0, V0, S5
9D00D280  8C440000   LW A0, 0(V0)
9D00D284  33020FFF   ANDI V0, T8, 4095
9D00D288  00821021   ADDU V0, A0, V0
9D00D28C  0B4013D9   J .LBE4149, .LBB4158
9D00D290  90420000   LBU V0, 0(V0)
9D00D294  00021080   SLL V0, V0, 2
9D00D298  00551021   ADDU V0, V0, S5
9D00D29C  8C440000   LW A0, 0(V0)
9D00D2A0  31E20FFF   ANDI V0, T7, 4095
9D00D2A4  00821021   ADDU V0, A0, V0
9D00D2A8  0B4024F5   J .LBE5194, .LBB5203
9D00D2AC  90420000   LBU V0, 0(V0)
9D00D2B0  00021080   SLL V0, V0, 2
9D00D2B4  00551021   ADDU V0, V0, S5
9D00D2B8  8C440000   LW A0, 0(V0)
9D00D2BC  33020FFF   ANDI V0, T8, 4095
9D00D2C0  00821021   ADDU V0, A0, V0
9D00D2C4  0B402402   J .LBE5126, .LBB5135
9D00D2C8  90420000   LBU V0, 0(V0)
9D00D2CC  00021080   SLL V0, V0, 2
9D00D2D0  00551021   ADDU V0, V0, S5
9D00D2D4  8C420000   LW V0, 0(V0)
9D00D2D8  30840FFF   ANDI A0, A0, 4095
9D00D2DC  00441021   ADDU V0, V0, A0
9D00D2E0  0B40217D   J .LBE4970
9D00D2E4  90420000   LBU V0, 0(V0)
9D00D2E8  00021080   SLL V0, V0, 2
9D00D2EC  00551021   ADDU V0, V0, S5
9D00D2F0  8C440000   LW A0, 0(V0)
9D00D2F4  31E20FFF   ANDI V0, T7, 4095
9D00D2F8  00821021   ADDU V0, A0, V0
9D00D2FC  0B40148B   J .LBE4201, .LBB4210
9D00D300  90420000   LBU V0, 0(V0)
9D00D304  00021080   SLL V0, V0, 2
9D00D308  00551021   ADDU V0, V0, S5
9D00D30C  8C440000   LW A0, 0(V0)
9D00D310  31E20FFF   ANDI V0, T7, 4095
9D00D314  00821021   ADDU V0, A0, V0
9D00D318  0B40210D   J .LBE4940, .LBB4949
9D00D31C  90420000   LBU V0, 0(V0)
9D00D320  00021080   SLL V0, V0, 2
9D00D324  00551021   ADDU V0, V0, S5
9D00D328  8C440000   LW A0, 0(V0)
9D00D32C  33020FFF   ANDI V0, T8, 4095
9D00D330  00821021   ADDU V0, A0, V0
9D00D334  0B401E8B   J .LBE4796, .LBB4805
9D00D338  90420000   LBU V0, 0(V0)
9D00D33C  00021080   SLL V0, V0, 2
9D00D340  00551021   ADDU V0, V0, S5
9D00D344  8C420000   LW V0, 0(V0)
9D00D348  30840FFF   ANDI A0, A0, 4095
9D00D34C  00441021   ADDU V0, V0, A0
9D00D350  0B401DA1   J .LBE4723
9D00D354  90420000   LBU V0, 0(V0)
9D00D358  00021080   SLL V0, V0, 2
9D00D35C  00551021   ADDU V0, V0, S5
9D00D360  8C440000   LW A0, 0(V0)
9D00D364  31E20FFF   ANDI V0, T7, 4095
9D00D368  00821021   ADDU V0, A0, V0
9D00D36C  0B4011D1   J .LBE4028, .LBB4037
9D00D370  90420000   LBU V0, 0(V0)
9D00D374  00021080   SLL V0, V0, 2
9D00D378  00551021   ADDU V0, V0, S5
9D00D37C  8C440000   LW A0, 0(V0)
9D00D380  30A20FFF   ANDI V0, A1, 4095
9D00D384  00821021   ADDU V0, A0, V0
9D00D388  0B401078   J .LBE3956
9D00D38C  90420000   LBU V0, 0(V0)
9D00D390  00021080   SLL V0, V0, 2
9D00D394  00551021   ADDU V0, V0, S5
9D00D398  8C440000   LW A0, 0(V0)
9D00D39C  31E20FFF   ANDI V0, T7, 4095
9D00D3A0  00821021   ADDU V0, A0, V0
9D00D3A4  0B4008E9   J .LBE3483, .LBB3492
9D00D3A8  90420000   LBU V0, 0(V0)
9D00D3AC  00021080   SLL V0, V0, 2
9D00D3B0  00551021   ADDU V0, V0, S5
9D00D3B4  8C440000   LW A0, 0(V0)
9D00D3B8  31E20FFF   ANDI V0, T7, 4095
9D00D3BC  00821021   ADDU V0, A0, V0
9D00D3C0  0B40054D   J .LBE3254, .LBB3263
9D00D3C4  90420000   LBU V0, 0(V0)
9D00D3C8  00021080   SLL V0, V0, 2
9D00D3CC  00551021   ADDU V0, V0, S5
9D00D3D0  8C440000   LW A0, 0(V0)
9D00D3D4  31E20FFF   ANDI V0, T7, 4095
9D00D3D8  00821021   ADDU V0, A0, V0
9D00D3DC  0B400888   J .LBE3457, .LBB3466
9D00D3E0  90420000   LBU V0, 0(V0)
9D00D3E4  00021080   SLL V0, V0, 2
9D00D3E8  00551021   ADDU V0, V0, S5
9D00D3EC  8C440000   LW A0, 0(V0)
9D00D3F0  33020FFF   ANDI V0, T8, 4095
9D00D3F4  00821021   ADDU V0, A0, V0
9D00D3F8  0B400941   J .LBE3509, .LBB3518
9D00D3FC  90420000   LBU V0, 0(V0)
9D00D400  00021080   SLL V0, V0, 2
9D00D404  00551021   ADDU V0, V0, S5
9D00D408  8C420000   LW V0, 0(V0)
9D00D40C  30840FFF   ANDI A0, A0, 4095
9D00D410  00441021   ADDU V0, V0, A0
9D00D414  0B400451   J .LBE3189
9D00D418  90420000   LBU V0, 0(V0)
9D00D41C  00021080   SLL V0, V0, 2
9D00D420  00551021   ADDU V0, V0, S5
9D00D424  8C440000   LW A0, 0(V0)
9D00D428  31E20FFF   ANDI V0, T7, 4095
9D00D42C  00821021   ADDU V0, A0, V0
9D00D430  0B4003FC   J .LBE3163, .LBB3172
9D00D434  90420000   LBU V0, 0(V0)
9D00D438  00021080   SLL V0, V0, 2
9D00D43C  00551021   ADDU V0, V0, S5
9D00D440  8C440000   LW A0, 0(V0)
9D00D444  31E20FFF   ANDI V0, T7, 4095
9D00D448  00821021   ADDU V0, A0, V0
9D00D44C  0B401A86   J .LBE4561, .LBB4570
9D00D450  90420000   LBU V0, 0(V0)
9D00D454  00021080   SLL V0, V0, 2
9D00D458  00551021   ADDU V0, V0, S5
9D00D45C  8C440000   LW A0, 0(V0)
9D00D460  31E20FFF   ANDI V0, T7, 4095
9D00D464  00821021   ADDU V0, A0, V0
9D00D468  0B401BC4   J .LBE4625, .LBB4634
9D00D46C  90420000   LBU V0, 0(V0)
9D00D470  00021080   SLL V0, V0, 2
9D00D474  00551021   ADDU V0, V0, S5
9D00D478  8C440000   LW A0, 0(V0)
9D00D47C  31E20FFF   ANDI V0, T7, 4095
9D00D480  00821021   ADDU V0, A0, V0
9D00D484  0B401598   J .LBE4257, .LBB4266
9D00D488  90420000   LBU V0, 0(V0)
9D00D48C  00021080   SLL V0, V0, 2
9D00D490  00551021   ADDU V0, V0, S5
9D00D494  8C440000   LW A0, 0(V0)
9D00D498  31E20FFF   ANDI V0, T7, 4095
9D00D49C  00821021   ADDU V0, A0, V0
9D00D4A0  0B400832   J .LBE3431, .LBB3440
9D00D4A4  90420000   LBU V0, 0(V0)
9D00D4A8  00021080   SLL V0, V0, 2
9D00D4AC  00551021   ADDU V0, V0, S5
9D00D4B0  8C420000   LW V0, 0(V0)
9D00D4B4  30840FFF   ANDI A0, A0, 4095
9D00D4B8  00441021   ADDU V0, V0, A0
9D00D4BC  0B400724   J .LBE3358
9D00D4C0  90420000   LBU V0, 0(V0)
9D00D4C4  00021080   SLL V0, V0, 2
9D00D4C8  00551021   ADDU V0, V0, S5
9D00D4CC  8C440000   LW A0, 0(V0)
9D00D4D0  33020FFF   ANDI V0, T8, 4095
9D00D4D4  00821021   ADDU V0, A0, V0
9D00D4D8  0B4007D7   J .LBE3405, .LBB3414
9D00D4DC  90420000   LBU V0, 0(V0)
9D00D4E0  00021080   SLL V0, V0, 2
9D00D4E4  00551021   ADDU V0, V0, S5
9D00D4E8  8C440000   LW A0, 0(V0)
9D00D4EC  31220FFF   ANDI V0, T1, 4095
9D00D4F0  00821021   ADDU V0, A0, V0
9D00D4F4  0B4028BD   J .LBE5400, .LBB5409
9D00D4F8  90420000   LBU V0, 0(V0)
9D00D4FC  00021080   SLL V0, V0, 2
9D00D500  00551021   ADDU V0, V0, S5
9D00D504  8C440000   LW A0, 0(V0)
9D00D508  33020FFF   ANDI V0, T8, 4095
9D00D50C  00821021   ADDU V0, A0, V0
9D00D510  0B402C50   J .LBE5593, .LBB5602
9D00D514  90420000   LBU V0, 0(V0)
9D00D518  00021080   SLL V0, V0, 2
9D00D51C  00551021   ADDU V0, V0, S5
9D00D520  8C420000   LW V0, 0(V0)
9D00D524  30840FFF   ANDI A0, A0, 4095
9D00D528  00441021   ADDU V0, V0, A0
9D00D52C  0B402826   J .LBE5357
9D00D530  90420000   LBU V0, 0(V0)
9D00D534  00021080   SLL V0, V0, 2
9D00D538  00551021   ADDU V0, V0, S5
9D00D53C  8C420000   LW V0, 0(V0)
9D00D540  30840FFF   ANDI A0, A0, 4095
9D00D544  00441021   ADDU V0, V0, A0
9D00D548  0B40302B   J .LBE5846
9D00D54C  90420000   LBU V0, 0(V0)
9D00D550  00021080   SLL V0, V0, 2
9D00D554  00551021   ADDU V0, V0, S5
9D00D558  8C420000   LW V0, 0(V0)
9D00D55C  30840FFF   ANDI A0, A0, 4095
9D00D560  00441021   ADDU V0, V0, A0
9D00D564  0B400B27   J .LBE3641
9D00D568  90420000   LBU V0, 0(V0)
9D00D56C  00021080   SLL V0, V0, 2
9D00D570  00551021   ADDU V0, V0, S5
9D00D574  8C440000   LW A0, 0(V0)
9D00D578  31220FFF   ANDI V0, T1, 4095
9D00D57C  00821021   ADDU V0, A0, V0
9D00D580  0B400B6B   J .LBE3664, .LBB3673
9D00D584  90420000   LBU V0, 0(V0)
9D00D588  00021080   SLL V0, V0, 2
9D00D58C  00551021   ADDU V0, V0, S5
9D00D590  8C420000   LW V0, 0(V0)
9D00D594  30840FFF   ANDI A0, A0, 4095
9D00D598  00441021   ADDU V0, V0, A0
9D00D59C  0B40313F   J .LBE5904
9D00D5A0  90420000   LBU V0, 0(V0)
9D00D5A4  00021080   SLL V0, V0, 2
9D00D5A8  00551021   ADDU V0, V0, S5
9D00D5AC  8C440000   LW A0, 0(V0)
9D00D5B0  31E20FFF   ANDI V0, T7, 4095
9D00D5B4  00821021   ADDU V0, A0, V0
9D00D5B8  0B40220D   J .LBE4997, .LBB5006
9D00D5BC  90420000   LBU V0, 0(V0)
9D00D5C0  00021080   SLL V0, V0, 2
9D00D5C4  00551021   ADDU V0, V0, S5
9D00D5C8  8C440000   LW A0, 0(V0)
9D00D5CC  33020FFF   ANDI V0, T8, 4095
9D00D5D0  00821021   ADDU V0, A0, V0
9D00D5D4  0B402366   J .LBE5090, .LBB5099
9D00D5D8  90420000   LBU V0, 0(V0)
9D00D5DC  00021080   SLL V0, V0, 2
9D00D5E0  00551021   ADDU V0, V0, S5
9D00D5E4  8C420000   LW V0, 0(V0)
9D00D5E8  30840FFF   ANDI A0, A0, 4095
9D00D5EC  00441021   ADDU V0, V0, A0
9D00D5F0  0B402591   J .LBE5234
9D00D5F4  90420000   LBU V0, 0(V0)
9D00D5F8  00021080   SLL V0, V0, 2
9D00D5FC  00551021   ADDU V0, V0, S5
9D00D600  8C440000   LW A0, 0(V0)
9D00D604  31E20FFF   ANDI V0, T7, 4095
9D00D608  00821021   ADDU V0, A0, V0
9D00D60C  0B401DE4   J .LBE4746, .LBB4755
9D00D610  90420000   LBU V0, 0(V0)
9D00D614  00021080   SLL V0, V0, 2
9D00D618  00551021   ADDU V0, V0, S5
9D00D61C  8C440000   LW A0, 0(V0)
9D00D620  31E20FFF   ANDI V0, T7, 4095
9D00D624  00821021   ADDU V0, A0, V0
9D00D628  0B40245C   J .LBE5158, .LBB5167
9D00D62C  90420000   LBU V0, 0(V0)
9D00D630  00021080   SLL V0, V0, 2
9D00D634  00551021   ADDU V0, V0, S5
9D00D638  8C440000   LW A0, 0(V0)
9D00D63C  33020FFF   ANDI V0, T8, 4095
9D00D640  00821021   ADDU V0, A0, V0
9D00D644  0B400A5C   J .LBE3590, .LBB3599
9D00D648  90420000   LBU V0, 0(V0)
9D00D64C  00021080   SLL V0, V0, 2
9D00D650  00551021   ADDU V0, V0, S5
9D00D654  8C420000   LW V0, 0(V0)
9D00D658  30840FFF   ANDI A0, A0, 4095
9D00D65C  00441021   ADDU V0, V0, A0
9D00D660  0B402D97   J .LBE5669
9D00D664  90420000   LBU V0, 0(V0)
9D00D668  00602821   ADDU A1, V1, ZERO
9D00D66C  AFA20020   SW V0, 32(SP)
9D00D670  AFA3002C   SW V1, 44(SP)
9D00D674  AFA7001C   SW A3, 28(SP)
9D00D678  AFA90024   SW T1, 36(SP)
9D00D67C  AFAA0030   SW T2, 48(SP)
9D00D680  01E0F809   JALR T7
9D00D684  AFAD0028   SW T5, 40(SP)
9D00D688  8FA20020   LW V0, 32(SP)
9D00D68C  8FA3002C   LW V1, 44(SP)
9D00D690  8FA7001C   LW A3, 28(SP)
9D00D694  8FA90024   LW T1, 36(SP)
9D00D698  8FAA0030   LW T2, 48(SP)
9D00D69C  0B402978   J .LBE5450, .LBE5449, .LBE5448
9D00D6A0  8FAD0028   LW T5, 40(SP)
9D00D6A4  AFA20020   SW V0, 32(SP)
9D00D6A8  AFA3002C   SW V1, 44(SP)
9D00D6AC  AFA7001C   SW A3, 28(SP)
9D00D6B0  AFA90024   SW T1, 36(SP)
9D00D6B4  AFAA0030   SW T2, 48(SP)
9D00D6B8  01E0F809   JALR T7
9D00D6BC  AFAD0028   SW T5, 40(SP)
9D00D6C0  8FA20020   LW V0, 32(SP)
9D00D6C4  8FA3002C   LW V1, 44(SP)
9D00D6C8  8FA7001C   LW A3, 28(SP)
9D00D6CC  8FA90024   LW T1, 36(SP)
9D00D6D0  8FAA0030   LW T2, 48(SP)
9D00D6D4  0B40293D   J .LBE5436, .LBE5435, .LBE5434
9D00D6D8  8FAD0028   LW T5, 40(SP)
9D00D6DC  00602821   ADDU A1, V1, ZERO
9D00D6E0  AFA20020   SW V0, 32(SP)
9D00D6E4  AFA3002C   SW V1, 44(SP)
9D00D6E8  AFA7001C   SW A3, 28(SP)
9D00D6EC  AFA90024   SW T1, 36(SP)
9D00D6F0  AFAA0030   SW T2, 48(SP)
9D00D6F4  01E0F809   JALR T7
9D00D6F8  AFAD0028   SW T5, 40(SP)
9D00D6FC  8FA20020   LW V0, 32(SP)
9D00D700  8FA3002C   LW V1, 44(SP)
9D00D704  8FA7001C   LW A3, 28(SP)
9D00D708  8FA90024   LW T1, 36(SP)
9D00D70C  8FAA0030   LW T2, 48(SP)
9D00D710  0B400E07   J .LBE3823, .LBE3822, .LBE3821
9D00D714  8FAD0028   LW T5, 40(SP)
9D00D718  AFA20020   SW V0, 32(SP)
9D00D71C  AFA3002C   SW V1, 44(SP)
9D00D720  AFA7001C   SW A3, 28(SP)
9D00D724  AFA90024   SW T1, 36(SP)
9D00D728  AFAA0030   SW T2, 48(SP)
9D00D72C  01E0F809   JALR T7
9D00D730  AFAD0028   SW T5, 40(SP)
9D00D734  8FA20020   LW V0, 32(SP)
9D00D738  8FA3002C   LW V1, 44(SP)
9D00D73C  8FA7001C   LW A3, 28(SP)
9D00D740  8FA90024   LW T1, 36(SP)
9D00D744  8FAA0030   LW T2, 48(SP)
9D00D748  0B402FEE   J .LBE5836, .LBE5835, .LBE5834
9D00D74C  8FAD0028   LW T5, 40(SP)
9D00D750  AFA20020   SW V0, 32(SP)
9D00D754  AFA3002C   SW V1, 44(SP)
9D00D758  AFA7001C   SW A3, 28(SP)
9D00D75C  AFA90024   SW T1, 36(SP)
9D00D760  AFAA0030   SW T2, 48(SP)
9D00D764  01E0F809   JALR T7
9D00D768  AFAD0028   SW T5, 40(SP)
9D00D76C  8FA20020   LW V0, 32(SP)
9D00D770  8FA3002C   LW V1, 44(SP)
9D00D774  8FA7001C   LW A3, 28(SP)
9D00D778  8FA90024   LW T1, 36(SP)
9D00D77C  8FAA0030   LW T2, 48(SP)
9D00D780  0B4029B7   J .LBE5464, .LBE5463, .LBE5462
9D00D784  8FAD0028   LW T5, 40(SP)
9D00D788  AFA20020   SW V0, 32(SP)
9D00D78C  AFA3002C   SW V1, 44(SP)
9D00D790  AFA7001C   SW A3, 28(SP)
9D00D794  AFA90024   SW T1, 36(SP)
9D00D798  AFAA0030   SW T2, 48(SP)
9D00D79C  01E0F809   JALR T7
9D00D7A0  AFAD0028   SW T5, 40(SP)
9D00D7A4  8FA20020   LW V0, 32(SP)
9D00D7A8  8FA3002C   LW V1, 44(SP)
9D00D7AC  8FA7001C   LW A3, 28(SP)
9D00D7B0  8FA90024   LW T1, 36(SP)
9D00D7B4  8FAA0030   LW T2, 48(SP)
9D00D7B8  0B400E44   J .LBE3840, .LBE3839, .LBE3838
9D00D7BC  8FAD0028   LW T5, 40(SP)
9D00D7C0  01202021   ADDU A0, T1, ZERO
9D00D7C4  01E02821   ADDU A1, T7, ZERO
9D00D7C8  AFA3002C   SW V1, 44(SP)
9D00D7CC  AFAA0030   SW T2, 48(SP)
9D00D7D0  AFAD0028   SW T5, 40(SP)
9D00D7D4  0040F809   JALR V0
9D00D7D8  AFAF0020   SW T7, 32(SP)
9D00D7DC  8FA3002C   LW V1, 44(SP)
9D00D7E0  8FAA0030   LW T2, 48(SP)
9D00D7E4  8FAD0028   LW T5, 40(SP)
9D00D7E8  0B4028D5   J .LBE5413, .LBE5412, .LBE5411
9D00D7EC  8FAF0020   LW T7, 32(SP)
9D00D7F0  01E02021   ADDU A0, T7, ZERO
9D00D7F4  00402821   ADDU A1, V0, ZERO
9D00D7F8  AFA20020   SW V0, 32(SP)
9D00D7FC  AFA3002C   SW V1, 44(SP)
9D00D800  AFA90024   SW T1, 36(SP)
9D00D804  AFAA0030   SW T2, 48(SP)
9D00D808  00E0F809   JALR A3
9D00D80C  AFAD0028   SW T5, 40(SP)
9D00D810  8FA20020   LW V0, 32(SP)
9D00D814  8FA3002C   LW V1, 44(SP)
9D00D818  8FA90024   LW T1, 36(SP)
9D00D81C  8FAA0030   LW T2, 48(SP)
9D00D820  0B402C6A   J .LBE5606, .LBE5605, .LBE5604
9D00D824  8FAD0028   LW T5, 40(SP)
9D00D828  01202021   ADDU A0, T1, ZERO
9D00D82C  01E02821   ADDU A1, T7, ZERO
9D00D830  AFA3002C   SW V1, 44(SP)
9D00D834  AFAA0030   SW T2, 48(SP)
9D00D838  AFAD0028   SW T5, 40(SP)
9D00D83C  0040F809   JALR V0
9D00D840  AFAF0020   SW T7, 32(SP)
9D00D844  8FA3002C   LW V1, 44(SP)
9D00D848  8FAA0030   LW T2, 48(SP)
9D00D84C  8FAD0028   LW T5, 40(SP)
9D00D850  0B400B83   J .LBE3677, .LBE3676, .LBE3675
9D00D854  8FAF0020   LW T7, 32(SP)
9D00D858  01E02021   ADDU A0, T7, ZERO
9D00D85C  00402821   ADDU A1, V0, ZERO
9D00D860  AFA20020   SW V0, 32(SP)
9D00D864  AFA3002C   SW V1, 44(SP)
9D00D868  AFA90024   SW T1, 36(SP)
9D00D86C  AFAA0030   SW T2, 48(SP)
9D00D870  00E0F809   JALR A3
9D00D874  AFAD0028   SW T5, 40(SP)
9D00D878  8FA20020   LW V0, 32(SP)
9D00D87C  8FA3002C   LW V1, 44(SP)
9D00D880  8FA90024   LW T1, 36(SP)
9D00D884  8FAA0030   LW T2, 48(SP)
9D00D888  0B4007EF   J .LBE3418, .LBE3417, .LBE3416
9D00D88C  8FAD0028   LW T5, 40(SP)
9D00D890  01E02021   ADDU A0, T7, ZERO
9D00D894  00402821   ADDU A1, V0, ZERO
9D00D898  AFA20020   SW V0, 32(SP)
9D00D89C  AFA3002C   SW V1, 44(SP)
9D00D8A0  AFA90024   SW T1, 36(SP)
9D00D8A4  AFAA0030   SW T2, 48(SP)
9D00D8A8  00E0F809   JALR A3
9D00D8AC  AFAD0028   SW T5, 40(SP)
9D00D8B0  8FA20020   LW V0, 32(SP)
9D00D8B4  8FA3002C   LW V1, 44(SP)
9D00D8B8  8FA90024   LW T1, 36(SP)
9D00D8BC  8FAA0030   LW T2, 48(SP)
9D00D8C0  0B40084A   J .LBE3444, .LBE3443, .LBE3442
9D00D8C4  8FAD0028   LW T5, 40(SP)
9D00D8C8  AFA20020   SW V0, 32(SP)
9D00D8CC  AFA3002C   SW V1, 44(SP)
9D00D8D0  AFA7001C   SW A3, 28(SP)
9D00D8D4  AFA90024   SW T1, 36(SP)
9D00D8D8  AFAA0030   SW T2, 48(SP)
9D00D8DC  01E0F809   JALR T7
9D00D8E0  AFAD0028   SW T5, 40(SP)
9D00D8E4  8FA20020   LW V0, 32(SP)
9D00D8E8  8FA3002C   LW V1, 44(SP)
9D00D8EC  8FA7001C   LW A3, 28(SP)
9D00D8F0  8FA90024   LW T1, 36(SP)
9D00D8F4  8FAA0030   LW T2, 48(SP)
9D00D8F8  0B402E35   J .LBE5714, .LBE5713, .LBE5712
9D00D8FC  8FAD0028   LW T5, 40(SP)
9D00D900  00602821   ADDU A1, V1, ZERO
9D00D904  AFA20020   SW V0, 32(SP)
9D00D908  AFA3002C   SW V1, 44(SP)
9D00D90C  AFA7001C   SW A3, 28(SP)
9D00D910  AFA90024   SW T1, 36(SP)
9D00D914  AFAA0030   SW T2, 48(SP)
9D00D918  01E0F809   JALR T7
9D00D91C  AFAD0028   SW T5, 40(SP)
9D00D920  8FA20020   LW V0, 32(SP)
9D00D924  8FA3002C   LW V1, 44(SP)
9D00D928  8FA7001C   LW A3, 28(SP)
9D00D92C  8FA90024   LW T1, 36(SP)
9D00D930  8FAA0030   LW T2, 48(SP)
9D00D934  0B402DFA   J .LBE5700, .LBE5699, .LBE5698
9D00D938  8FAD0028   LW T5, 40(SP)
9D00D93C  00602821   ADDU A1, V1, ZERO
9D00D940  AFA20020   SW V0, 32(SP)
9D00D944  AFA3002C   SW V1, 44(SP)
9D00D948  AFA7001C   SW A3, 28(SP)
9D00D94C  AFA90024   SW T1, 36(SP)
9D00D950  AFAA0030   SW T2, 48(SP)
9D00D954  01E0F809   JALR T7
9D00D958  AFAD0028   SW T5, 40(SP)
9D00D95C  8FA20020   LW V0, 32(SP)
9D00D960  8FA3002C   LW V1, 44(SP)
9D00D964  8FA7001C   LW A3, 28(SP)
9D00D968  8FA90024   LW T1, 36(SP)
9D00D96C  8FAA0030   LW T2, 48(SP)
9D00D970  0B402EC3   J .LBE5740, .LBE5739, .LBE5738
9D00D974  8FAD0028   LW T5, 40(SP)
9D00D978  AFA20020   SW V0, 32(SP)
9D00D97C  AFA3002C   SW V1, 44(SP)
9D00D980  AFA7001C   SW A3, 28(SP)
9D00D984  AFA90024   SW T1, 36(SP)
9D00D988  AFAA0030   SW T2, 48(SP)
9D00D98C  01E0F809   JALR T7
9D00D990  AFAD0028   SW T5, 40(SP)
9D00D994  8FA20020   LW V0, 32(SP)
9D00D998  8FA3002C   LW V1, 44(SP)
9D00D99C  8FA7001C   LW A3, 28(SP)
9D00D9A0  8FA90024   LW T1, 36(SP)
9D00D9A4  8FAA0030   LW T2, 48(SP)
9D00D9A8  0B401805   J .LBE4420, .LBE4419, .LBE4418
9D00D9AC  8FAD0028   LW T5, 40(SP)
9D00D9B0  01E02021   ADDU A0, T7, ZERO
9D00D9B4  00402821   ADDU A1, V0, ZERO
9D00D9B8  AFA20020   SW V0, 32(SP)
9D00D9BC  AFA3002C   SW V1, 44(SP)
9D00D9C0  AFA90024   SW T1, 36(SP)
9D00D9C4  AFAA0030   SW T2, 48(SP)
9D00D9C8  00E0F809   JALR A3
9D00D9CC  AFAD0028   SW T5, 40(SP)
9D00D9D0  8FA90024   LW T1, 36(SP)
9D00D9D4  8FA20020   LW V0, 32(SP)
9D00D9D8  8FA3002C   LW V1, 44(SP)
9D00D9DC  8FAA0030   LW T2, 48(SP)
9D00D9E0  0B401142   J .LBE4000, .LBE3999, .LBE3998
9D00D9E4  8FAD0028   LW T5, 40(SP)
9D00D9E8  AFA20020   SW V0, 32(SP)
9D00D9EC  AFA3002C   SW V1, 44(SP)
9D00D9F0  AFA7001C   SW A3, 28(SP)
9D00D9F4  AFA90024   SW T1, 36(SP)
9D00D9F8  AFAA0030   SW T2, 48(SP)
9D00D9FC  01E0F809   JALR T7
9D00DA00  AFAD0028   SW T5, 40(SP)
9D00DA04  8FA20020   LW V0, 32(SP)
9D00DA08  8FA3002C   LW V1, 44(SP)
9D00DA0C  8FA7001C   LW A3, 28(SP)
9D00DA10  8FA90024   LW T1, 36(SP)
9D00DA14  8FAA0030   LW T2, 48(SP)
9D00DA18  0B400C35   J .LBE3712, .LBE3711, .LBE3710
9D00DA1C  8FAD0028   LW T5, 40(SP)
9D00DA20  02802821   ADDU A1, S4, ZERO
9D00DA24  AFA20020   SW V0, 32(SP)
9D00DA28  AFA3002C   SW V1, 44(SP)
9D00DA2C  AFA7001C   SW A3, 28(SP)
9D00DA30  AFA90024   SW T1, 36(SP)
9D00DA34  AFAA0030   SW T2, 48(SP)
9D00DA38  01E0F809   JALR T7
9D00DA3C  AFAD0028   SW T5, 40(SP)
9D00DA40  8FA20020   LW V0, 32(SP)
9D00DA44  8FA3002C   LW V1, 44(SP)
9D00DA48  8FA7001C   LW A3, 28(SP)
9D00DA4C  8FA90024   LW T1, 36(SP)
9D00DA50  8FAA0030   LW T2, 48(SP)
9D00DA54  0B402B05   J .LBE5537, .LBE5536, .LBE5535
9D00DA58  8FAD0028   LW T5, 40(SP)
9D00DA5C  01E02021   ADDU A0, T7, ZERO
9D00DA60  00402821   ADDU A1, V0, ZERO
9D00DA64  AFA20020   SW V0, 32(SP)
9D00DA68  AFA3002C   SW V1, 44(SP)
9D00DA6C  AFA90024   SW T1, 36(SP)
9D00DA70  AFAA0030   SW T2, 48(SP)
9D00DA74  00E0F809   JALR A3
9D00DA78  AFAD0028   SW T5, 40(SP)
9D00DA7C  8FA20020   LW V0, 32(SP)
9D00DA80  8FA3002C   LW V1, 44(SP)
9D00DA84  8FA90024   LW T1, 36(SP)
9D00DA88  8FAA0030   LW T2, 48(SP)
9D00DA8C  0B40237D   J .LBE5103, .LBE5102, .LBE5101
9D00DA90  8FAD0028   LW T5, 40(SP)
9D00DA94  01E02021   ADDU A0, T7, ZERO
9D00DA98  03002821   ADDU A1, T8, ZERO
9D00DA9C  AFA3002C   SW V1, 44(SP)
9D00DAA0  AFA90024   SW T1, 36(SP)
9D00DAA4  AFAA0030   SW T2, 48(SP)
9D00DAA8  AFAD0028   SW T5, 40(SP)
9D00DAAC  0040F809   JALR V0
9D00DAB0  AFB8001C   SW T8, 28(SP)
9D00DAB4  8FA3002C   LW V1, 44(SP)
9D00DAB8  8FA90024   LW T1, 36(SP)
9D00DABC  8FAA0030   LW T2, 48(SP)
9D00DAC0  8FAD0028   LW T5, 40(SP)
9D00DAC4  0B4008A0   J .LBE3470, .LBE3469, .LBE3468
9D00DAC8  8FB8001C   LW T8, 28(SP)
9D00DACC  01402821   ADDU A1, T2, ZERO
9D00DAD0  AFA20020   SW V0, 32(SP)
9D00DAD4  AFA3002C   SW V1, 44(SP)
9D00DAD8  AFA7001C   SW A3, 28(SP)
9D00DADC  AFA90024   SW T1, 36(SP)
9D00DAE0  AFAA0030   SW T2, 48(SP)
9D00DAE4  01E0F809   JALR T7
9D00DAE8  AFAD0028   SW T5, 40(SP)
9D00DAEC  8FA20020   LW V0, 32(SP)
9D00DAF0  8FA3002C   LW V1, 44(SP)
9D00DAF4  8FA7001C   LW A3, 28(SP)
9D00DAF8  8FA90024   LW T1, 36(SP)
9D00DAFC  8FAA0030   LW T2, 48(SP)
9D00DB00  0B4006D3   J .LBE3346, .LBE3345, .LBE3344
9D00DB04  8FAD0028   LW T5, 40(SP)
9D00DB08  01E02021   ADDU A0, T7, ZERO
9D00DB0C  00402821   ADDU A1, V0, ZERO
9D00DB10  AFA20020   SW V0, 32(SP)
9D00DB14  AFA3002C   SW V1, 44(SP)
9D00DB18  AFA90024   SW T1, 36(SP)
9D00DB1C  AFAA0030   SW T2, 48(SP)
9D00DB20  00E0F809   JALR A3
9D00DB24  AFAD0028   SW T5, 40(SP)
9D00DB28  8FA20020   LW V0, 32(SP)
9D00DB2C  8FA3002C   LW V1, 44(SP)
9D00DB30  8FA90024   LW T1, 36(SP)
9D00DB34  8FAA0030   LW T2, 48(SP)
9D00DB38  0B402419   J .LBE5139, .LBE5138, .LBE5137
9D00DB3C  8FAD0028   LW T5, 40(SP)
9D00DB40  01E02021   ADDU A0, T7, ZERO
9D00DB44  03002821   ADDU A1, T8, ZERO
9D00DB48  AFA3002C   SW V1, 44(SP)
9D00DB4C  AFA90024   SW T1, 36(SP)
9D00DB50  AFAA0030   SW T2, 48(SP)
9D00DB54  AFAD0028   SW T5, 40(SP)
9D00DB58  0040F809   JALR V0
9D00DB5C  AFB8001C   SW T8, 28(SP)
9D00DB60  8FA3002C   LW V1, 44(SP)
9D00DB64  8FA90024   LW T1, 36(SP)
9D00DB68  8FAA0030   LW T2, 48(SP)
9D00DB6C  8FAD0028   LW T5, 40(SP)
9D00DB70  0B4020A9   J .LBE4921, .LBE4920, .LBE4919
9D00DB74  8FB8001C   LW T8, 28(SP)
9D00DB78  00602821   ADDU A1, V1, ZERO
9D00DB7C  AFA20020   SW V0, 32(SP)
9D00DB80  AFA3002C   SW V1, 44(SP)
9D00DB84  AFA7001C   SW A3, 28(SP)
9D00DB88  AFA90024   SW T1, 36(SP)
9D00DB8C  AFAA0030   SW T2, 48(SP)
9D00DB90  01E0F809   JALR T7
9D00DB94  AFAD0028   SW T5, 40(SP)
9D00DB98  8FA20020   LW V0, 32(SP)
9D00DB9C  8FA3002C   LW V1, 44(SP)
9D00DBA0  8FA7001C   LW A3, 28(SP)
9D00DBA4  8FA90024   LW T1, 36(SP)
9D00DBA8  8FAA0030   LW T2, 48(SP)
9D00DBAC  0B400F78   J .LBE3896, .LBE3895, .LBE3894
9D00DBB0  8FAD0028   LW T5, 40(SP)
9D00DBB4  01202021   ADDU A0, T1, ZERO
9D00DBB8  03002821   ADDU A1, T8, ZERO
9D00DBBC  AFA3002C   SW V1, 44(SP)
9D00DBC0  AFAA0030   SW T2, 48(SP)
9D00DBC4  AFAD0028   SW T5, 40(SP)
9D00DBC8  0040F809   JALR V0
9D00DBCC  AFB8001C   SW T8, 28(SP)
9D00DBD0  8FA3002C   LW V1, 44(SP)
9D00DBD4  8FAA0030   LW T2, 48(SP)
9D00DBD8  8FAD0028   LW T5, 40(SP)
9D00DBDC  0B400565   J .LBE3267, .LBE3266, .LBE3265
9D00DBE0  8FB8001C   LW T8, 28(SP)
9D00DBE4  01E02021   ADDU A0, T7, ZERO
9D00DBE8  00402821   ADDU A1, V0, ZERO
9D00DBEC  AFA20020   SW V0, 32(SP)
9D00DBF0  AFA3002C   SW V1, 44(SP)
9D00DBF4  AFA90024   SW T1, 36(SP)
9D00DBF8  00E0F809   JALR A3
9D00DBFC  AFAA0030   SW T2, 48(SP)
9D00DC00  8FA20020   LW V0, 32(SP)
9D00DC04  8FA3002C   LW V1, 44(SP)
9D00DC08  8FA90024   LW T1, 36(SP)
9D00DC0C  0B401A2F   J .LBE4540, .LBE4539, .LBE4538
9D00DC10  8FAA0030   LW T2, 48(SP)
9D00DC14  01E02021   ADDU A0, T7, ZERO
9D00DC18  03002821   ADDU A1, T8, ZERO
9D00DC1C  AFA3002C   SW V1, 44(SP)
9D00DC20  AFA90024   SW T1, 36(SP)
9D00DC24  AFAA0030   SW T2, 48(SP)
9D00DC28  AFAD0028   SW T5, 40(SP)
9D00DC2C  0040F809   JALR V0
9D00DC30  AFB8001C   SW T8, 28(SP)
9D00DC34  8FA3002C   LW V1, 44(SP)
9D00DC38  8FA90024   LW T1, 36(SP)
9D00DC3C  8FAA0030   LW T2, 48(SP)
9D00DC40  8FAD0028   LW T5, 40(SP)
9D00DC44  0B401A9E   J .LBE4574, .LBE4573, .LBE4572
9D00DC48  8FB8001C   LW T8, 28(SP)
9D00DC4C  01E02021   ADDU A0, T7, ZERO
9D00DC50  00402821   ADDU A1, V0, ZERO
9D00DC54  AFA20020   SW V0, 32(SP)
9D00DC58  AFA3002C   SW V1, 44(SP)
9D00DC5C  AFA90024   SW T1, 36(SP)
9D00DC60  AFAA0030   SW T2, 48(SP)
9D00DC64  00E0F809   JALR A3
9D00DC68  AFAD0028   SW T5, 40(SP)
9D00DC6C  8FA20020   LW V0, 32(SP)
9D00DC70  8FA3002C   LW V1, 44(SP)
9D00DC74  8FA90024   LW T1, 36(SP)
9D00DC78  8FAA0030   LW T2, 48(SP)
9D00DC7C  0B400413   J .LBE3176, .LBE3175, .LBE3174
9D00DC80  8FAD0028   LW T5, 40(SP)
9D00DC84  00E02021   ADDU A0, A3, ZERO
9D00DC88  00402821   ADDU A1, V0, ZERO
9D00DC8C  AFA20020   SW V0, 32(SP)
9D00DC90  AFA3002C   SW V1, 44(SP)
9D00DC94  AFA90024   SW T1, 36(SP)
9D00DC98  AFAA0030   SW T2, 48(SP)
9D00DC9C  01E0F809   JALR T7
9D00DCA0  AFAD0028   SW T5, 40(SP)
9D00DCA4  8FA20020   LW V0, 32(SP)
9D00DCA8  8FA3002C   LW V1, 44(SP)
9D00DCAC  8FA90024   LW T1, 36(SP)
9D00DCB0  8FAA0030   LW T2, 48(SP)
9D00DCB4  0B40144B   J .LBE4188, .LBE4187, .LBE4186
9D00DCB8  8FAD0028   LW T5, 40(SP)
9D00DCBC  01202021   ADDU A0, T1, ZERO
9D00DCC0  03002821   ADDU A1, T8, ZERO
9D00DCC4  AFA3002C   SW V1, 44(SP)
9D00DCC8  AFAA0030   SW T2, 48(SP)
9D00DCCC  AFAD0028   SW T5, 40(SP)
9D00DCD0  0040F809   JALR V0
9D00DCD4  AFB8001C   SW T8, 28(SP)
9D00DCD8  8FA3002C   LW V1, 44(SP)
9D00DCDC  8FAA0030   LW T2, 48(SP)
9D00DCE0  8FAD0028   LW T5, 40(SP)
9D00DCE4  0B4027E4   J .LBE5344, .LBE5343, .LBE5342
9D00DCE8  8FB8001C   LW T8, 28(SP)
9D00DCEC  01E02021   ADDU A0, T7, ZERO
9D00DCF0  00402821   ADDU A1, V0, ZERO
9D00DCF4  AFA20020   SW V0, 32(SP)
9D00DCF8  AFA3002C   SW V1, 44(SP)
9D00DCFC  AFA90024   SW T1, 36(SP)
9D00DD00  AFAA0030   SW T2, 48(SP)
9D00DD04  00E0F809   JALR A3
9D00DD08  AFAD0028   SW T5, 40(SP)
9D00DD0C  8FA20020   LW V0, 32(SP)
9D00DD10  8FA3002C   LW V1, 44(SP)
9D00DD14  8FA90024   LW T1, 36(SP)
9D00DD18  8FAA0030   LW T2, 48(SP)
9D00DD1C  0B402124   J .LBE4953, .LBE4952, .LBE4951
9D00DD20  8FAD0028   LW T5, 40(SP)
9D00DD24  00E02021   ADDU A0, A3, ZERO
9D00DD28  00402821   ADDU A1, V0, ZERO
9D00DD2C  AFA20020   SW V0, 32(SP)
9D00DD30  AFA3002C   SW V1, 44(SP)
9D00DD34  AFA90024   SW T1, 36(SP)
9D00DD38  AFAA0030   SW T2, 48(SP)
9D00DD3C  01E0F809   JALR T7
9D00DD40  AFAD0028   SW T5, 40(SP)
9D00DD44  8FA20020   LW V0, 32(SP)
9D00DD48  8FA3002C   LW V1, 44(SP)
9D00DD4C  8FA90024   LW T1, 36(SP)
9D00DD50  8FAA0030   LW T2, 48(SP)
9D00DD54  0B400901   J .LBE3496, .LBE3495, .LBE3494
9D00DD58  8FAD0028   LW T5, 40(SP)
9D00DD5C  01E02021   ADDU A0, T7, ZERO
9D00DD60  00402821   ADDU A1, V0, ZERO
9D00DD64  AFA20020   SW V0, 32(SP)
9D00DD68  AFA3002C   SW V1, 44(SP)
9D00DD6C  AFA90024   SW T1, 36(SP)
9D00DD70  00E0F809   JALR A3
9D00DD74  AFAA0030   SW T2, 48(SP)
9D00DD78  8FA20020   LW V0, 32(SP)
9D00DD7C  8FA3002C   LW V1, 44(SP)
9D00DD80  8FA90024   LW T1, 36(SP)
9D00DD84  0B402D18   J .LBE5646, .LBE5645, .LBE5644
9D00DD88  8FAA0030   LW T2, 48(SP)
9D00DD8C  03002021   ADDU A0, T8, ZERO
9D00DD90  00402821   ADDU A1, V0, ZERO
9D00DD94  AFA20020   SW V0, 32(SP)
9D00DD98  AFA3002C   SW V1, 44(SP)
9D00DD9C  AFA90024   SW T1, 36(SP)
9D00DDA0  AFAA0030   SW T2, 48(SP)
9D00DDA4  00E0F809   JALR A3
9D00DDA8  AFAD0028   SW T5, 40(SP)
9D00DDAC  8FA90024   LW T1, 36(SP)
9D00DDB0  8FA20020   LW V0, 32(SP)
9D00DDB4  8FA3002C   LW V1, 44(SP)
9D00DDB8  8FAA0030   LW T2, 48(SP)
9D00DDBC  0B400FD0   J .LBE3925, .LBE3924, .LBE3923
9D00DDC0  8FAD0028   LW T5, 40(SP)
9D00DDC4  01E02021   ADDU A0, T7, ZERO
9D00DDC8  00402821   ADDU A1, V0, ZERO
9D00DDCC  AFA20020   SW V0, 32(SP)
9D00DDD0  AFA3002C   SW V1, 44(SP)
9D00DDD4  AFA90024   SW T1, 36(SP)
9D00DDD8  AFAA0030   SW T2, 48(SP)
9D00DDDC  00E0F809   JALR A3
9D00DDE0  AFAD0028   SW T5, 40(SP)
9D00DDE4  8FA20020   LW V0, 32(SP)
9D00DDE8  8FA3002C   LW V1, 44(SP)
9D00DDEC  8FA90024   LW T1, 36(SP)
9D00DDF0  8FAA0030   LW T2, 48(SP)
9D00DDF4  0B40287F   J .LBE5387, .LBE5386, .LBE5385
9D00DDF8  8FAD0028   LW T5, 40(SP)
9D00DDFC  01E02021   ADDU A0, T7, ZERO
9D00DE00  00402821   ADDU A1, V0, ZERO
9D00DE04  AFA20020   SW V0, 32(SP)
9D00DE08  AFA3002C   SW V1, 44(SP)
9D00DE0C  AFA90024   SW T1, 36(SP)
9D00DE10  AFAA0030   SW T2, 48(SP)
9D00DE14  00E0F809   JALR A3
9D00DE18  AFAD0028   SW T5, 40(SP)
9D00DE1C  8FA20020   LW V0, 32(SP)
9D00DE20  8FA3002C   LW V1, 44(SP)
9D00DE24  8FA90024   LW T1, 36(SP)
9D00DE28  8FAA0030   LW T2, 48(SP)
9D00DE2C  0B4022B4   J .LBE5053, .LBE5052, .LBE5051
9D00DE30  8FAD0028   LW T5, 40(SP)
9D00DE34  01A02021   ADDU A0, T5, ZERO
9D00DE38  01E02821   ADDU A1, T7, ZERO
9D00DE3C  AFA3002C   SW V1, 44(SP)
9D00DE40  AFA90024   SW T1, 36(SP)
9D00DE44  AFAA0030   SW T2, 48(SP)
9D00DE48  0040F809   JALR V0
9D00DE4C  AFAF0020   SW T7, 32(SP)
9D00DE50  8FA3002C   LW V1, 44(SP)
9D00DE54  8FA90024   LW T1, 36(SP)
9D00DE58  8FAA0030   LW T2, 48(SP)
9D00DE5C  0B401769   J .LBE4385, .LBE4384, .LBE4383
9D00DE60  8FAF0020   LW T7, 32(SP)
9D00DE64  01E02021   ADDU A0, T7, ZERO
9D00DE68  00402821   ADDU A1, V0, ZERO
9D00DE6C  AFA20020   SW V0, 32(SP)
9D00DE70  AFA3002C   SW V1, 44(SP)
9D00DE74  AFA90024   SW T1, 36(SP)
9D00DE78  AFAA0030   SW T2, 48(SP)
9D00DE7C  00E0F809   JALR A3
9D00DE80  AFAD0028   SW T5, 40(SP)
9D00DE84  8FA20020   LW V0, 32(SP)
9D00DE88  8FA3002C   LW V1, 44(SP)
9D00DE8C  8FA90024   LW T1, 36(SP)
9D00DE90  8FAA0030   LW T2, 48(SP)
9D00DE94  0B401BDE   J .LBE4638, .LBE4637, .LBE4636
9D00DE98  8FAD0028   LW T5, 40(SP)
9D00DE9C  03002021   ADDU A0, T8, ZERO
9D00DEA0  00402821   ADDU A1, V0, ZERO
9D00DEA4  AFA20020   SW V0, 32(SP)
9D00DEA8  AFA3002C   SW V1, 44(SP)
9D00DEAC  AFA90024   SW T1, 36(SP)
9D00DEB0  AFAA0030   SW T2, 48(SP)
9D00DEB4  00E0F809   JALR A3
9D00DEB8  AFAD0028   SW T5, 40(SP)
9D00DEBC  8FA90024   LW T1, 36(SP)
9D00DEC0  8FA20020   LW V0, 32(SP)
9D00DEC4  8FA3002C   LW V1, 44(SP)
9D00DEC8  8FAA0030   LW T2, 48(SP)
9D00DECC  0B400A75   J .LBE3603, .LBE3602, .LBE3601
9D00DED0  8FAD0028   LW T5, 40(SP)
9D00DED4  01E02021   ADDU A0, T7, ZERO
9D00DED8  00402821   ADDU A1, V0, ZERO
9D00DEDC  AFA20020   SW V0, 32(SP)
9D00DEE0  AFA3002C   SW V1, 44(SP)
9D00DEE4  AFA90024   SW T1, 36(SP)
9D00DEE8  AFAA0030   SW T2, 48(SP)
9D00DEEC  00E0F809   JALR A3
9D00DEF0  AFAD0028   SW T5, 40(SP)
9D00DEF4  8FA90024   LW T1, 36(SP)
9D00DEF8  8FA20020   LW V0, 32(SP)
9D00DEFC  8FA3002C   LW V1, 44(SP)
9D00DF00  8FAA0030   LW T2, 48(SP)
9D00DF04  0B401243   J .LBE4070, .LBE4069, .LBE4068
9D00DF08  8FAD0028   LW T5, 40(SP)
9D00DF0C  01E02021   ADDU A0, T7, ZERO
9D00DF10  00402821   ADDU A1, V0, ZERO
9D00DF14  AFA20020   SW V0, 32(SP)
9D00DF18  AFA3002C   SW V1, 44(SP)
9D00DF1C  AFA90024   SW T1, 36(SP)
9D00DF20  00E0F809   JALR A3
9D00DF24  AFAA0030   SW T2, 48(SP)
9D00DF28  8FA20020   LW V0, 32(SP)
9D00DF2C  8FA3002C   LW V1, 44(SP)
9D00DF30  8FA90024   LW T1, 36(SP)
9D00DF34  0B40166B   J .LBE4322, .LBE4321, .LBE4320
9D00DF38  8FAA0030   LW T2, 48(SP)
9D00DF3C  01A02021   ADDU A0, T5, ZERO
9D00DF40  01E02821   ADDU A1, T7, ZERO
9D00DF44  AFA3002C   SW V1, 44(SP)
9D00DF48  AFA90024   SW T1, 36(SP)
9D00DF4C  AFAA0030   SW T2, 48(SP)
9D00DF50  0040F809   JALR V0
9D00DF54  AFAF0020   SW T7, 32(SP)
9D00DF58  8FA3002C   LW V1, 44(SP)
9D00DF5C  8FA90024   LW T1, 36(SP)
9D00DF60  8FAA0030   LW T2, 48(SP)
9D00DF64  0B401900   J .LBE4484, .LBE4483, .LBE4482
9D00DF68  8FAF0020   LW T7, 32(SP)
9D00DF6C  01E02021   ADDU A0, T7, ZERO
9D00DF70  00402821   ADDU A1, V0, ZERO
9D00DF74  AFA20020   SW V0, 32(SP)
9D00DF78  AFA3002C   SW V1, 44(SP)
9D00DF7C  AFA90024   SW T1, 36(SP)
9D00DF80  AFAA0030   SW T2, 48(SP)
9D00DF84  00E0F809   JALR A3
9D00DF88  AFAD0028   SW T5, 40(SP)
9D00DF8C  8FA20020   LW V0, 32(SP)
9D00DF90  8FA3002C   LW V1, 44(SP)
9D00DF94  8FA90024   LW T1, 36(SP)
9D00DF98  8FAA0030   LW T2, 48(SP)
9D00DF9C  0B400959   J .LBE3522, .LBE3521, .LBE3520
9D00DFA0  8FAD0028   LW T5, 40(SP)
9D00DFA4  01A02021   ADDU A0, T5, ZERO
9D00DFA8  01E02821   ADDU A1, T7, ZERO
9D00DFAC  AFA3002C   SW V1, 44(SP)
9D00DFB0  AFA90024   SW T1, 36(SP)
9D00DFB4  AFAA0030   SW T2, 48(SP)
9D00DFB8  0040F809   JALR V0
9D00DFBC  AFAF0020   SW T7, 32(SP)
9D00DFC0  8FA3002C   LW V1, 44(SP)
9D00DFC4  8FA90024   LW T1, 36(SP)
9D00DFC8  8FAA0030   LW T2, 48(SP)
9D00DFCC  0B402A87   J .LBE5510, .LBE5509, .LBE5508
9D00DFD0  8FAF0020   LW T7, 32(SP)
9D00DFD4  01E02021   ADDU A0, T7, ZERO
9D00DFD8  00402821   ADDU A1, V0, ZERO
9D00DFDC  AFA20020   SW V0, 32(SP)
9D00DFE0  AFA3002C   SW V1, 44(SP)
9D00DFE4  AFA90024   SW T1, 36(SP)
9D00DFE8  00E0F809   JALR A3
9D00DFEC  AFAA0030   SW T2, 48(SP)
9D00DFF0  8FA20020   LW V0, 32(SP)
9D00DFF4  8FA3002C   LW V1, 44(SP)
9D00DFF8  8FA90024   LW T1, 36(SP)
9D00DFFC  0B4015B2   J .LBE4270, .LBE4269, .LBE4268
9D00E000  8FAA0030   LW T2, 48(SP)
9D00E004  01A02021   ADDU A0, T5, ZERO
9D00E008  01E02821   ADDU A1, T7, ZERO
9D00E00C  AFA3002C   SW V1, 44(SP)
9D00E010  AFA90024   SW T1, 36(SP)
9D00E014  AFAA0030   SW T2, 48(SP)
9D00E018  0040F809   JALR V0
9D00E01C  AFAF0020   SW T7, 32(SP)
9D00E020  8FA3002C   LW V1, 44(SP)
9D00E024  8FA90024   LW T1, 36(SP)
9D00E028  8FAA0030   LW T2, 48(SP)
9D00E02C  0B400CFC   J .LBE3772, .LBE3771, .LBE3770
9D00E030  8FAF0020   LW T7, 32(SP)
9D00E034  00E02021   ADDU A0, A3, ZERO
9D00E038  00402821   ADDU A1, V0, ZERO
9D00E03C  AFA20020   SW V0, 32(SP)
9D00E040  AFA3002C   SW V1, 44(SP)
9D00E044  AFA90024   SW T1, 36(SP)
9D00E048  AFAA0030   SW T2, 48(SP)
9D00E04C  01E0F809   JALR T7
9D00E050  AFAD0028   SW T5, 40(SP)
9D00E054  8FA20020   LW V0, 32(SP)
9D00E058  8FA3002C   LW V1, 44(SP)
9D00E05C  8FA90024   LW T1, 36(SP)
9D00E060  8FAA0030   LW T2, 48(SP)
9D00E064  0B40250C   J .LBE5207, .LBE5206, .LBE5205
9D00E068  8FAD0028   LW T5, 40(SP)
9D00E06C  01202021   ADDU A0, T1, ZERO
9D00E070  03002821   ADDU A1, T8, ZERO
9D00E074  AFA3002C   SW V1, 44(SP)
9D00E078  AFAA0030   SW T2, 48(SP)
9D00E07C  AFAD0028   SW T5, 40(SP)
9D00E080  0040F809   JALR V0
9D00E084  AFB8001C   SW T8, 28(SP)
9D00E088  8FA3002C   LW V1, 44(SP)
9D00E08C  8FAA0030   LW T2, 48(SP)
9D00E090  8FAD0028   LW T5, 40(SP)
9D00E094  0B4014A3   J .LBE4214, .LBE4213, .LBE4212
9D00E098  8FB8001C   LW T8, 28(SP)
9D00E09C  01E02021   ADDU A0, T7, ZERO
9D00E0A0  00402821   ADDU A1, V0, ZERO
9D00E0A4  AFA20020   SW V0, 32(SP)
9D00E0A8  AFA3002C   SW V1, 44(SP)
9D00E0AC  AFA90024   SW T1, 36(SP)
9D00E0B0  AFAA0030   SW T2, 48(SP)
9D00E0B4  00E0F809   JALR A3
9D00E0B8  AFAD0028   SW T5, 40(SP)
9D00E0BC  8FA20020   LW V0, 32(SP)
9D00E0C0  8FA3002C   LW V1, 44(SP)
9D00E0C4  8FA90024   LW T1, 36(SP)
9D00E0C8  8FAA0030   LW T2, 48(SP)
9D00E0CC  0B4013F1   J .LBE4162, .LBE4161, .LBE4160
9D00E0D0  8FAD0028   LW T5, 40(SP)
9D00E0D4  01E02021   ADDU A0, T7, ZERO
9D00E0D8  00402821   ADDU A1, V0, ZERO
9D00E0DC  AFA20020   SW V0, 32(SP)
9D00E0E0  AFA3002C   SW V1, 44(SP)
9D00E0E4  AFA90024   SW T1, 36(SP)
9D00E0E8  AFAA0030   SW T2, 48(SP)
9D00E0EC  00E0F809   JALR A3
9D00E0F0  AFAD0028   SW T5, 40(SP)
9D00E0F4  8FA90024   LW T1, 36(SP)
9D00E0F8  8FA20020   LW V0, 32(SP)
9D00E0FC  8FA3002C   LW V1, 44(SP)
9D00E100  8FAA0030   LW T2, 48(SP)
9D00E104  0B402226   J .LBE5010, .LBE5009, .LBE5008
9D00E108  8FAD0028   LW T5, 40(SP)
9D00E10C  01E02021   ADDU A0, T7, ZERO
9D00E110  00402821   ADDU A1, V0, ZERO
9D00E114  AFA20020   SW V0, 32(SP)
9D00E118  AFA3002C   SW V1, 44(SP)
9D00E11C  AFA90024   SW T1, 36(SP)
9D00E120  00E0F809   JALR A3
9D00E124  AFAA0030   SW T2, 48(SP)
9D00E128  8FA20020   LW V0, 32(SP)
9D00E12C  8FA3002C   LW V1, 44(SP)
9D00E130  8FA90024   LW T1, 36(SP)
9D00E134  0B402476   J .LBE5171, .LBE5170, .LBE5169
9D00E138  8FAA0030   LW T2, 48(SP)
9D00E13C  01A02021   ADDU A0, T5, ZERO
9D00E140  01E02821   ADDU A1, T7, ZERO
9D00E144  AFA3002C   SW V1, 44(SP)
9D00E148  AFA90024   SW T1, 36(SP)
9D00E14C  AFAA0030   SW T2, 48(SP)
9D00E150  0040F809   JALR V0
9D00E154  AFAF0020   SW T7, 32(SP)
9D00E158  8FA3002C   LW V1, 44(SP)
9D00E15C  8FA90024   LW T1, 36(SP)
9D00E160  8FAA0030   LW T2, 48(SP)
9D00E164  0B401090   J .LBE3060, .LBE3059, .LBE3058
9D00E168  8FAF0020   LW T7, 32(SP)
9D00E16C  00E02021   ADDU A0, A3, ZERO
9D00E170  00402821   ADDU A1, V0, ZERO
9D00E174  AFA20020   SW V0, 32(SP)
9D00E178  AFA3002C   SW V1, 44(SP)
9D00E17C  AFA90024   SW T1, 36(SP)
9D00E180  AFAA0030   SW T2, 48(SP)
9D00E184  01E0F809   JALR T7
9D00E188  AFAD0028   SW T5, 40(SP)
9D00E18C  8FA20020   LW V0, 32(SP)
9D00E190  8FA3002C   LW V1, 44(SP)
9D00E194  8FA90024   LW T1, 36(SP)
9D00E198  8FAA0030   LW T2, 48(SP)
9D00E19C  0B400630   J .LBE3313, .LBE3312, .LBE3311
9D00E1A0  8FAD0028   LW T5, 40(SP)
9D00E1A4  01E02021   ADDU A0, T7, ZERO
9D00E1A8  00402821   ADDU A1, V0, ZERO
9D00E1AC  AFA20020   SW V0, 32(SP)
9D00E1B0  AFA3002C   SW V1, 44(SP)
9D00E1B4  AFA90024   SW T1, 36(SP)
9D00E1B8  AFAA0030   SW T2, 48(SP)
9D00E1BC  00E0F809   JALR A3
9D00E1C0  AFAD0028   SW T5, 40(SP)
9D00E1C4  8FA90024   LW T1, 36(SP)
9D00E1C8  8FA20020   LW V0, 32(SP)
9D00E1CC  8FA3002C   LW V1, 44(SP)
9D00E1D0  8FAA0030   LW T2, 48(SP)
9D00E1D4  0B401EA4   J .LBE4809, .LBE4808, .LBE4807
9D00E1D8  8FAD0028   LW T5, 40(SP)
9D00E1DC  00E02021   ADDU A0, A3, ZERO
9D00E1E0  00402821   ADDU A1, V0, ZERO
9D00E1E4  AFA20020   SW V0, 32(SP)
9D00E1E8  AFA3002C   SW V1, 44(SP)
9D00E1EC  AFA90024   SW T1, 36(SP)
9D00E1F0  AFAA0030   SW T2, 48(SP)
9D00E1F4  01E0F809   JALR T7
9D00E1F8  AFAD0028   SW T5, 40(SP)
9D00E1FC  8FA90024   LW T1, 36(SP)
9D00E200  8FA20020   LW V0, 32(SP)
9D00E204  8FA3002C   LW V1, 44(SP)
9D00E208  8FAA0030   LW T2, 48(SP)
9D00E20C  0B4011EA   J .LBE4041, .LBE4040, .LBE4039
9D00E210  8FAD0028   LW T5, 40(SP)
9D00E214  01E02021   ADDU A0, T7, ZERO
9D00E218  03002821   ADDU A1, T8, ZERO
9D00E21C  AFA3002C   SW V1, 44(SP)
9D00E220  AFA90024   SW T1, 36(SP)
9D00E224  AFAA0030   SW T2, 48(SP)
9D00E228  AFAD0028   SW T5, 40(SP)
9D00E22C  0040F809   JALR V0
9D00E230  AFB8001C   SW T8, 28(SP)
9D00E234  8FA3002C   LW V1, 44(SP)
9D00E238  8FA90024   LW T1, 36(SP)
9D00E23C  8FAA0030   LW T2, 48(SP)
9D00E240  8FAD0028   LW T5, 40(SP)
9D00E244  0B401DFC   J .LBE4759, .LBE4758, .LBE4757
9D00E248  8FB8001C   LW T8, 28(SP)
9D00E24C  0B4033C3   J 0x9D00CF0C
9D00E250  8EAF0054   LW T7, 84(S5)
9D00E254  01A02021   ADDU A0, T5, ZERO
9D00E258  AFA3002C   SW V1, 44(SP)
9D00E25C  AFA5001C   SW A1, 28(SP)
9D00E260  AFA90024   SW T1, 36(SP)
9D00E264  AFAA0030   SW T2, 48(SP)
9D00E268  0040F809   JALR V0
9D00E26C  AFAD0028   SW T5, 40(SP)
9D00E270  8FA3002C   LW V1, 44(SP)
9D00E274  8FA5001C   LW A1, 28(SP)
9D00E278  8FA90024   LW T1, 36(SP)
9D00E27C  8FAA0030   LW T2, 48(SP)
9D00E280  0B4018E8   J .LBE4471, .LBB4480
9D00E284  8FAD0028   LW T5, 40(SP)
9D00E288  AFA3002C   SW V1, 44(SP)
9D00E28C  AFA90024   SW T1, 36(SP)
9D00E290  AFAA0030   SW T2, 48(SP)
9D00E294  0040F809   JALR V0
9D00E298  AFAD0028   SW T5, 40(SP)
9D00E29C  8FA3002C   LW V1, 44(SP)
9D00E2A0  8FA90024   LW T1, 36(SP)
9D00E2A4  8FAA0030   LW T2, 48(SP)
9D00E2A8  0B4018A5   J .LBE4454
9D00E2AC  8FAD0028   LW T5, 40(SP)
9D00E2B0  AFA3002C   SW V1, 44(SP)
9D00E2B4  AFA90024   SW T1, 36(SP)
9D00E2B8  0040F809   JALR V0
9D00E2BC  AFAA0030   SW T2, 48(SP)
9D00E2C0  00402021   ADDU A0, V0, ZERO
9D00E2C4  8FA3002C   LW V1, 44(SP)
9D00E2C8  8FA90024   LW T1, 36(SP)
9D00E2CC  0B401956   J .LBE4497
9D00E2D0  8FAA0030   LW T2, 48(SP)
9D00E2D4  01A02021   ADDU A0, T5, ZERO
9D00E2D8  AFA3002C   SW V1, 44(SP)
9D00E2DC  AFA5001C   SW A1, 28(SP)
9D00E2E0  AFA90024   SW T1, 36(SP)
9D00E2E4  AFAA0030   SW T2, 48(SP)
9D00E2E8  0040F809   JALR V0
9D00E2EC  AFAD0028   SW T5, 40(SP)
9D00E2F0  8FA3002C   LW V1, 44(SP)
9D00E2F4  8FA5001C   LW A1, 28(SP)
9D00E2F8  8FA90024   LW T1, 36(SP)
9D00E2FC  8FAA0030   LW T2, 48(SP)
9D00E300  0B401751   J .LBE4372, .LBB4381
9D00E304  8FAD0028   LW T5, 40(SP)
9D00E308  AFA3002C   SW V1, 44(SP)
9D00E30C  AFA90024   SW T1, 36(SP)
9D00E310  0040F809   JALR V0
9D00E314  AFAA0030   SW T2, 48(SP)
9D00E318  00402021   ADDU A0, V0, ZERO
9D00E31C  8FA3002C   LW V1, 44(SP)
9D00E320  8FA90024   LW T1, 36(SP)
9D00E324  0B400C96   J .LBE3736
9D00E328  8FAA0030   LW T2, 48(SP)
9D00E32C  AFA3002C   SW V1, 44(SP)
9D00E330  AFA90024   SW T1, 36(SP)
9D00E334  0040F809   JALR V0
9D00E338  AFAA0030   SW T2, 48(SP)
9D00E33C  8FA3002C   LW V1, 44(SP)
9D00E340  8FA90024   LW T1, 36(SP)
9D00E344  0B402C05   J .LBE5581
9D00E348  8FAA0030   LW T2, 48(SP)
9D00E34C  AFA3002C   SW V1, 44(SP)
9D00E350  AFA90024   SW T1, 36(SP)
9D00E354  AFAA0030   SW T2, 48(SP)
9D00E358  0040F809   JALR V0
9D00E35C  AFAD0028   SW T5, 40(SP)
9D00E360  8FA3002C   LW V1, 44(SP)
9D00E364  8FA90024   LW T1, 36(SP)
9D00E368  8FAA0030   LW T2, 48(SP)
9D00E36C  0B4010E6   J .LBE3975
9D00E370  8FAD0028   LW T5, 40(SP)
9D00E374  01E02021   ADDU A0, T7, ZERO
9D00E378  AFA3002C   SW V1, 44(SP)
9D00E37C  AFA90024   SW T1, 36(SP)
9D00E380  AFAA0030   SW T2, 48(SP)
9D00E384  AFAD0028   SW T5, 40(SP)
9D00E388  AFAF0020   SW T7, 32(SP)
9D00E38C  0040F809   JALR V0
9D00E390  AFB8001C   SW T8, 28(SP)
9D00E394  8FA3002C   LW V1, 44(SP)
9D00E398  8FA90024   LW T1, 36(SP)
9D00E39C  8FAA0030   LW T2, 48(SP)
9D00E3A0  8FAD0028   LW T5, 40(SP)
9D00E3A4  8FAF0020   LW T7, 32(SP)
9D00E3A8  0B401129   J .LBE3987, .LBB3996
9D00E3AC  8FB8001C   LW T8, 28(SP)
9D00E3B0  AFA3002C   SW V1, 44(SP)
9D00E3B4  AFA90024   SW T1, 36(SP)
9D00E3B8  AFAA0030   SW T2, 48(SP)
9D00E3BC  0040F809   JALR V0
9D00E3C0  AFAD0028   SW T5, 40(SP)
9D00E3C4  8FA3002C   LW V1, 44(SP)
9D00E3C8  8FA90024   LW T1, 36(SP)
9D00E3CC  8FAA0030   LW T2, 48(SP)
9D00E3D0  0B40118E   J .LBE4016
9D00E3D4  8FAD0028   LW T5, 40(SP)
9D00E3D8  01E02021   ADDU A0, T7, ZERO
9D00E3DC  AFA3002C   SW V1, 44(SP)
9D00E3E0  AFAA0030   SW T2, 48(SP)
9D00E3E4  AFAD0028   SW T5, 40(SP)
9D00E3E8  0040F809   JALR V0
9D00E3EC  AFAF0020   SW T7, 32(SP)
9D00E3F0  8FA3002C   LW V1, 44(SP)
9D00E3F4  8FAA0030   LW T2, 48(SP)
9D00E3F8  8FAD0028   LW T5, 40(SP)
9D00E3FC  0B402091   J .LBE4908, .LBB4917
9D00E400  8FAF0020   LW T7, 32(SP)
9D00E404  01A02021   ADDU A0, T5, ZERO
9D00E408  AFA3002C   SW V1, 44(SP)
9D00E40C  AFA90024   SW T1, 36(SP)
9D00E410  AFAA0030   SW T2, 48(SP)
9D00E414  0040F809   JALR V0
9D00E418  AFAD0028   SW T5, 40(SP)
9D00E41C  8FA3002C   LW V1, 44(SP)
9D00E420  8FA90024   LW T1, 36(SP)
9D00E424  8FAA0030   LW T2, 48(SP)
9D00E428  0B402A6F   J .LBE5497, .LBB5506
9D00E42C  8FAD0028   LW T5, 40(SP)
9D00E430  AFA3002C   SW V1, 44(SP)
9D00E434  AFA90024   SW T1, 36(SP)
9D00E438  0040F809   JALR V0
9D00E43C  AFAA0030   SW T2, 48(SP)
9D00E440  00402021   ADDU A0, V0, ZERO
9D00E444  8FA3002C   LW V1, 44(SP)
9D00E448  8FA90024   LW T1, 36(SP)
9D00E44C  0B402A23   J .LBE5486
9D00E450  8FAA0030   LW T2, 48(SP)
9D00E454  AFA3002C   SW V1, 44(SP)
9D00E458  AFA90024   SW T1, 36(SP)
9D00E45C  AFAA0030   SW T2, 48(SP)
9D00E460  0040F809   JALR V0
9D00E464  AFAD0028   SW T5, 40(SP)
9D00E468  8FA3002C   LW V1, 44(SP)
9D00E46C  8FA90024   LW T1, 36(SP)
9D00E470  8FAA0030   LW T2, 48(SP)
9D00E474  0B402050   J .LBE4891
9D00E478  8FAD0028   LW T5, 40(SP)
9D00E47C  AFA3002C   SW V1, 44(SP)
9D00E480  AFA90024   SW T1, 36(SP)
9D00E484  AFAA0030   SW T2, 48(SP)
9D00E488  0040F809   JALR V0
9D00E48C  AFAD0028   SW T5, 40(SP)
9D00E490  8FA3002C   LW V1, 44(SP)
9D00E494  8FA90024   LW T1, 36(SP)
9D00E498  8FAA0030   LW T2, 48(SP)
9D00E49C  0B401FEC   J .LBE4873
9D00E4A0  8FAD0028   LW T5, 40(SP)
9D00E4A4  01A02021   ADDU A0, T5, ZERO
9D00E4A8  AFA3002C   SW V1, 44(SP)
9D00E4AC  AFA5001C   SW A1, 28(SP)
9D00E4B0  AFA90024   SW T1, 36(SP)
9D00E4B4  AFAA0030   SW T2, 48(SP)
9D00E4B8  0040F809   JALR V0
9D00E4BC  AFAD0028   SW T5, 40(SP)
9D00E4C0  8FA3002C   LW V1, 44(SP)
9D00E4C4  8FA5001C   LW A1, 28(SP)
9D00E4C8  8FA90024   LW T1, 36(SP)
9D00E4CC  8FAA0030   LW T2, 48(SP)
9D00E4D0  0B401078   J .LBE3956
9D00E4D4  8FAD0028   LW T5, 40(SP)
9D00E4D8  AFA3002C   SW V1, 44(SP)
9D00E4DC  AFA90024   SW T1, 36(SP)
9D00E4E0  0040F809   JALR V0
9D00E4E4  AFAA0030   SW T2, 48(SP)
9D00E4E8  8FA3002C   LW V1, 44(SP)
9D00E4EC  8FA90024   LW T1, 36(SP)
9D00E4F0  0B40217D   J .LBE4970
9D00E4F4  8FAA0030   LW T2, 48(SP)
9D00E4F8  01E02021   ADDU A0, T7, ZERO
9D00E4FC  AFA3002C   SW V1, 44(SP)
9D00E500  AFAA0030   SW T2, 48(SP)
9D00E504  AFAD0028   SW T5, 40(SP)
9D00E508  0040F809   JALR V0
9D00E50C  AFAF0020   SW T7, 32(SP)
9D00E510  8FA3002C   LW V1, 44(SP)
9D00E514  8FAA0030   LW T2, 48(SP)
9D00E518  8FAD0028   LW T5, 40(SP)
9D00E51C  0B40210D   J .LBE4940, .LBB4949
9D00E520  8FAF0020   LW T7, 32(SP)
9D00E524  01E02021   ADDU A0, T7, ZERO
9D00E528  AFA3002C   SW V1, 44(SP)
9D00E52C  AFA90024   SW T1, 36(SP)
9D00E530  AFAA0030   SW T2, 48(SP)
9D00E534  0040F809   JALR V0
9D00E538  AFAF0020   SW T7, 32(SP)
9D00E53C  8FA3002C   LW V1, 44(SP)
9D00E540  8FA90024   LW T1, 36(SP)
9D00E544  8FAA0030   LW T2, 48(SP)
9D00E548  0B401598   J .LBE4257, .LBB4266
9D00E54C  8FAF0020   LW T7, 32(SP)
9D00E550  AFA3002C   SW V1, 44(SP)
9D00E554  AFA90024   SW T1, 36(SP)
9D00E558  0040F809   JALR V0
9D00E55C  AFAA0030   SW T2, 48(SP)
9D00E560  8FA3002C   LW V1, 44(SP)
9D00E564  8FA90024   LW T1, 36(SP)
9D00E568  0B4016D7   J .LBE4343
9D00E56C  8FAA0030   LW T2, 48(SP)
9D00E570  00E02021   ADDU A0, A3, ZERO
9D00E574  AFA3002C   SW V1, 44(SP)
9D00E578  AFA7001C   SW A3, 28(SP)
9D00E57C  AFA90024   SW T1, 36(SP)
9D00E580  AFAA0030   SW T2, 48(SP)
9D00E584  AFAD0028   SW T5, 40(SP)
9D00E588  0040F809   JALR V0
9D00E58C  AFAF0020   SW T7, 32(SP)
9D00E590  8FA3002C   LW V1, 44(SP)
9D00E594  8FA7001C   LW A3, 28(SP)
9D00E598  8FA90024   LW T1, 36(SP)
9D00E59C  8FAA0030   LW T2, 48(SP)
9D00E5A0  8FAD0028   LW T5, 40(SP)
9D00E5A4  0B4011D1   J .LBE4028, .LBB4037
9D00E5A8  8FAF0020   LW T7, 32(SP)
9D00E5AC  01E02021   ADDU A0, T7, ZERO
9D00E5B0  AFA3002C   SW V1, 44(SP)
9D00E5B4  AFA90024   SW T1, 36(SP)
9D00E5B8  AFAA0030   SW T2, 48(SP)
9D00E5BC  AFAF0020   SW T7, 32(SP)
9D00E5C0  0040F809   JALR V0
9D00E5C4  AFB8001C   SW T8, 28(SP)
9D00E5C8  8FA3002C   LW V1, 44(SP)
9D00E5CC  8FA90024   LW T1, 36(SP)
9D00E5D0  8FAA0030   LW T2, 48(SP)
9D00E5D4  8FAF0020   LW T7, 32(SP)
9D00E5D8  0B401A15   J .LBE4527, .LBB4536
9D00E5DC  8FB8001C   LW T8, 28(SP)
9D00E5E0  AFA3002C   SW V1, 44(SP)
9D00E5E4  AFA90024   SW T1, 36(SP)
9D00E5E8  0040F809   JALR V0
9D00E5EC  AFAA0030   SW T2, 48(SP)
9D00E5F0  8FA3002C   LW V1, 44(SP)
9D00E5F4  8FA90024   LW T1, 36(SP)
9D00E5F8  0B401357   J .LBE4122
9D00E5FC  8FAA0030   LW T2, 48(SP)
9D00E600  01E02021   ADDU A0, T7, ZERO
9D00E604  AFA3002C   SW V1, 44(SP)
9D00E608  AFAA0030   SW T2, 48(SP)
9D00E60C  AFAD0028   SW T5, 40(SP)
9D00E610  AFAF0020   SW T7, 32(SP)
9D00E614  0040F809   JALR V0
9D00E618  AFB8001C   SW T8, 28(SP)
9D00E61C  8FA3002C   LW V1, 44(SP)
9D00E620  8FAA0030   LW T2, 48(SP)
9D00E624  8FAD0028   LW T5, 40(SP)
9D00E628  8FAF0020   LW T7, 32(SP)
9D00E62C  0B4013D9   J .LBE4149, .LBB4158
9D00E630  8FB8001C   LW T8, 28(SP)
9D00E634  01202021   ADDU A0, T1, ZERO
9D00E638  AFA3002C   SW V1, 44(SP)
9D00E63C  AFA90024   SW T1, 36(SP)
9D00E640  AFAA0030   SW T2, 48(SP)
9D00E644  AFAD0028   SW T5, 40(SP)
9D00E648  0040F809   JALR V0
9D00E64C  AFAF0020   SW T7, 32(SP)
9D00E650  8FA3002C   LW V1, 44(SP)
9D00E654  8FA90024   LW T1, 36(SP)
9D00E658  8FAA0030   LW T2, 48(SP)
9D00E65C  8FAD0028   LW T5, 40(SP)
9D00E660  0B40148B   J .LBE4201, .LBB4210
9D00E664  8FAF0020   LW T7, 32(SP)
9D00E668  03002021   ADDU A0, T8, ZERO
9D00E66C  AFA3002C   SW V1, 44(SP)
9D00E670  AFA90024   SW T1, 36(SP)
9D00E674  AFAA0030   SW T2, 48(SP)
9D00E678  AFAD0028   SW T5, 40(SP)
9D00E67C  0040F809   JALR V0
9D00E680  AFB8001C   SW T8, 28(SP)
9D00E684  8FA3002C   LW V1, 44(SP)
9D00E688  8FA90024   LW T1, 36(SP)
9D00E68C  8FAA0030   LW T2, 48(SP)
9D00E690  8FAD0028   LW T5, 40(SP)
9D00E694  0B400FB7   J .LBE3912, .LBB3921
9D00E698  8FB8001C   LW T8, 28(SP)
9D00E69C  01E02021   ADDU A0, T7, ZERO
9D00E6A0  AFA3002C   SW V1, 44(SP)
9D00E6A4  AFA90024   SW T1, 36(SP)
9D00E6A8  AFAA0030   SW T2, 48(SP)
9D00E6AC  AFAF0020   SW T7, 32(SP)
9D00E6B0  0040F809   JALR V0
9D00E6B4  AFB8001C   SW T8, 28(SP)
9D00E6B8  8FA3002C   LW V1, 44(SP)
9D00E6BC  8FA90024   LW T1, 36(SP)
9D00E6C0  8FAA0030   LW T2, 48(SP)
9D00E6C4  8FAF0020   LW T7, 32(SP)
9D00E6C8  0B401651   J .LBE4309, .LBB4318
9D00E6CC  8FB8001C   LW T8, 28(SP)
9D00E6D0  AFA3002C   SW V1, 44(SP)
9D00E6D4  AFA90024   SW T1, 36(SP)
9D00E6D8  0040F809   JALR V0
9D00E6DC  AFAA0030   SW T2, 48(SP)
9D00E6E0  8FA3002C   LW V1, 44(SP)
9D00E6E4  8FA90024   LW T1, 36(SP)
9D00E6E8  0B401606   J .LBE4291
9D00E6EC  8FAA0030   LW T2, 48(SP)
9D00E6F0  00E02021   ADDU A0, A3, ZERO
9D00E6F4  AFA3002C   SW V1, 44(SP)
9D00E6F8  AFA7001C   SW A3, 28(SP)
9D00E6FC  AFA90024   SW T1, 36(SP)
9D00E700  AFAA0030   SW T2, 48(SP)
9D00E704  AFAD0028   SW T5, 40(SP)
9D00E708  0040F809   JALR V0
9D00E70C  AFAF0020   SW T7, 32(SP)
9D00E710  8FA3002C   LW V1, 44(SP)
9D00E714  8FA7001C   LW A3, 28(SP)
9D00E718  8FA90024   LW T1, 36(SP)
9D00E71C  8FAA0030   LW T2, 48(SP)
9D00E720  8FAD0028   LW T5, 40(SP)
9D00E724  0B401434   J .LBE4175, .LBB4184
9D00E728  8FAF0020   LW T7, 32(SP)
9D00E72C  01E02021   ADDU A0, T7, ZERO
9D00E730  AFA3002C   SW V1, 44(SP)
9D00E734  AFA90024   SW T1, 36(SP)
9D00E738  AFAA0030   SW T2, 48(SP)
9D00E73C  AFAD0028   SW T5, 40(SP)
9D00E740  AFAF0020   SW T7, 32(SP)
9D00E744  0040F809   JALR V0
9D00E748  AFB8001C   SW T8, 28(SP)
9D00E74C  8FA3002C   LW V1, 44(SP)
9D00E750  8FA90024   LW T1, 36(SP)
9D00E754  8FAA0030   LW T2, 48(SP)
9D00E758  8FAD0028   LW T5, 40(SP)
9D00E75C  8FAF0020   LW T7, 32(SP)
9D00E760  0B40122A   J .LBE4057, .LBB4066
9D00E764  8FB8001C   LW T8, 28(SP)
9D00E768  01E02021   ADDU A0, T7, ZERO
9D00E76C  AFA3002C   SW V1, 44(SP)
9D00E770  AFA90024   SW T1, 36(SP)
9D00E774  AFAA0030   SW T2, 48(SP)
9D00E778  AFAF0020   SW T7, 32(SP)
9D00E77C  0040F809   JALR V0
9D00E780  AFB8001C   SW T8, 28(SP)
9D00E784  8FA3002C   LW V1, 44(SP)
9D00E788  8FA90024   LW T1, 36(SP)
9D00E78C  8FAA0030   LW T2, 48(SP)
9D00E790  8FAF0020   LW T7, 32(SP)
9D00E794  0B402CFE   J .LBE5633, .LBB5642
9D00E798  8FB8001C   LW T8, 28(SP)
9D00E79C  AFA3002C   SW V1, 44(SP)
9D00E7A0  AFAA0030   SW T2, 48(SP)
9D00E7A4  0040F809   JALR V0
9D00E7A8  AFAD0028   SW T5, 40(SP)
9D00E7AC  8FA3002C   LW V1, 44(SP)
9D00E7B0  8FAA0030   LW T2, 48(SP)
9D00E7B4  0B400B27   J .LBE3641
9D00E7B8  8FAD0028   LW T5, 40(SP)
9D00E7BC  AFA3002C   SW V1, 44(SP)
9D00E7C0  AFA90024   SW T1, 36(SP)
9D00E7C4  0040F809   JALR V0
9D00E7C8  AFAD0028   SW T5, 40(SP)
9D00E7CC  8FA3002C   LW V1, 44(SP)
9D00E7D0  8FA90024   LW T1, 36(SP)
9D00E7D4  0B40306A   J .LBE5863
9D00E7D8  8FAD0028   LW T5, 40(SP)
9D00E7DC  01202021   ADDU A0, T1, ZERO
9D00E7E0  AFA3002C   SW V1, 44(SP)
9D00E7E4  AFA90024   SW T1, 36(SP)
9D00E7E8  AFAA0030   SW T2, 48(SP)
9D00E7EC  0040F809   JALR V0
9D00E7F0  AFAD0028   SW T5, 40(SP)
9D00E7F4  8FA3002C   LW V1, 44(SP)
9D00E7F8  8FA90024   LW T1, 36(SP)
9D00E7FC  8FAA0030   LW T2, 48(SP)
9D00E800  0B400B6B   J .LBE3664, .LBB3673
9D00E804  8FAD0028   LW T5, 40(SP)
9D00E808  AFA3002C   SW V1, 44(SP)
9D00E80C  AFA90024   SW T1, 36(SP)
9D00E810  AFAA0030   SW T2, 48(SP)
9D00E814  0040F809   JALR V0
9D00E818  AFAD0028   SW T5, 40(SP)
9D00E81C  8FA3002C   LW V1, 44(SP)
9D00E820  8FA90024   LW T1, 36(SP)
9D00E824  8FAA0030   LW T2, 48(SP)
9D00E828  0B40313F   J .LBE5904
9D00E82C  8FAD0028   LW T5, 40(SP)
9D00E830  AFA90024   SW T1, 36(SP)
9D00E834  AFAA0030   SW T2, 48(SP)
9D00E838  0040F809   JALR V0
9D00E83C  AFAD0028   SW T5, 40(SP)
9D00E840  8FA90024   LW T1, 36(SP)
9D00E844  8FAA0030   LW T2, 48(SP)
9D00E848  0B40302B   J .LBE5846
9D00E84C  8FAD0028   LW T5, 40(SP)
9D00E850  01202021   ADDU A0, T1, ZERO
9D00E854  AFA3002C   SW V1, 44(SP)
9D00E858  AFA90024   SW T1, 36(SP)
9D00E85C  AFAA0030   SW T2, 48(SP)
9D00E860  AFAD0028   SW T5, 40(SP)
9D00E864  0040F809   JALR V0
9D00E868  AFAF0020   SW T7, 32(SP)
9D00E86C  8FA3002C   LW V1, 44(SP)
9D00E870  8FA90024   LW T1, 36(SP)
9D00E874  8FAA0030   LW T2, 48(SP)
9D00E878  8FAD0028   LW T5, 40(SP)
9D00E87C  0B4027CC   J .LBE5331, .LBB5340
9D00E880  8FAF0020   LW T7, 32(SP)
9D00E884  AFA90024   SW T1, 36(SP)
9D00E888  0040F809   JALR V0
9D00E88C  AFAD0028   SW T5, 40(SP)
9D00E890  8FA90024   LW T1, 36(SP)
9D00E894  0B402773   J .LBE5315
9D00E898  8FAD0028   LW T5, 40(SP)
9D00E89C  AFA3002C   SW V1, 44(SP)
9D00E8A0  AFAA0030   SW T2, 48(SP)
9D00E8A4  0040F809   JALR V0
9D00E8A8  AFAD0028   SW T5, 40(SP)
9D00E8AC  8FA3002C   LW V1, 44(SP)
9D00E8B0  8FAA0030   LW T2, 48(SP)
9D00E8B4  0B402826   J .LBE5357
9D00E8B8  8FAD0028   LW T5, 40(SP)
9D00E8BC  AFA90024   SW T1, 36(SP)
9D00E8C0  AFAA0030   SW T2, 48(SP)
9D00E8C4  0040F809   JALR V0
9D00E8C8  AFAD0028   SW T5, 40(SP)
9D00E8CC  8FA90024   LW T1, 36(SP)
9D00E8D0  8FAA0030   LW T2, 48(SP)
9D00E8D4  0B402BA7   J .LBE5565
9D00E8D8  8FAD0028   LW T5, 40(SP)
9D00E8DC  AFA3002C   SW V1, 44(SP)
9D00E8E0  AFA90024   SW T1, 36(SP)
9D00E8E4  AFAA0030   SW T2, 48(SP)
9D00E8E8  0040F809   JALR V0
9D00E8EC  AFAD0028   SW T5, 40(SP)
9D00E8F0  8FA3002C   LW V1, 44(SP)
9D00E8F4  8FA90024   LW T1, 36(SP)
9D00E8F8  8FAA0030   LW T2, 48(SP)
9D00E8FC  0B400794   J .LBE3387
9D00E900  8FAD0028   LW T5, 40(SP)
9D00E904  01E02021   ADDU A0, T7, ZERO
9D00E908  AFA3002C   SW V1, 44(SP)
9D00E90C  AFA90024   SW T1, 36(SP)
9D00E910  AFAA0030   SW T2, 48(SP)
9D00E914  AFAD0028   SW T5, 40(SP)
9D00E918  0040F809   JALR V0
9D00E91C  AFAF0020   SW T7, 32(SP)
9D00E920  8FA3002C   LW V1, 44(SP)
9D00E924  8FA90024   LW T1, 36(SP)
9D00E928  8FAA0030   LW T2, 48(SP)
9D00E92C  8FAD0028   LW T5, 40(SP)
9D00E930  0B402868   J .LBE5374, .LBB5383
9D00E934  8FAF0020   LW T7, 32(SP)
9D00E938  01202021   ADDU A0, T1, ZERO
9D00E93C  AFA3002C   SW V1, 44(SP)
9D00E940  AFA90024   SW T1, 36(SP)
9D00E944  AFAA0030   SW T2, 48(SP)
9D00E948  0040F809   JALR V0
9D00E94C  AFAD0028   SW T5, 40(SP)
9D00E950  8FA3002C   LW V1, 44(SP)
9D00E954  8FA90024   LW T1, 36(SP)
9D00E958  8FAA0030   LW T2, 48(SP)
9D00E95C  0B4028BD   J .LBE5400, .LBB5409
9D00E960  8FAD0028   LW T5, 40(SP)
9D00E964  0000F021   ADDU FP, ZERO, ZERO
9D00E968  7C023004   INS V0, ZERO, 0, 7
9D00E96C  35290020   ORI T1, T1, 32
9D00E970  7C022420   SEB A0, V0
9D00E974  7C094C20   SEB T1, T1
9D00E978  02409821   ADDU S3, S2, ZERO
9D00E97C  8FAB0018   LW T3, 24(SP)
9D00E980  0B400176   J .L116
9D00E984  8FAE0014   LW T6, 20(SP)
9D00E988  AFA3002C   SW V1, 44(SP)
9D00E98C  AFAA0030   SW T2, 48(SP)
9D00E990  0040F809   JALR V0
9D00E994  AFAD0028   SW T5, 40(SP)
9D00E998  8FA3002C   LW V1, 44(SP)
9D00E99C  8FAA0030   LW T2, 48(SP)
9D00E9A0  0B40036E   J .LBE3129
9D00E9A4  8FAD0028   LW T5, 40(SP)
9D00E9A8  AFA90024   SW T1, 36(SP)
9D00E9AC  AFAA0030   SW T2, 48(SP)
9D00E9B0  0040F809   JALR V0
9D00E9B4  AFAD0028   SW T5, 40(SP)
9D00E9B8  8FA90024   LW T1, 36(SP)
9D00E9BC  8FAA0030   LW T2, 48(SP)
9D00E9C0  0B402F02   J .LBE5756
9D00E9C4  8FAD0028   LW T5, 40(SP)
9D00E9C8  01E02021   ADDU A0, T7, ZERO
9D00E9CC  AFA3002C   SW V1, 44(SP)
9D00E9D0  AFAA0030   SW T2, 48(SP)
9D00E9D4  AFAD0028   SW T5, 40(SP)
9D00E9D8  0040F809   JALR V0
9D00E9DC  AFAF0020   SW T7, 32(SP)
9D00E9E0  8FA3002C   LW V1, 44(SP)
9D00E9E4  8FAA0030   LW T2, 48(SP)
9D00E9E8  8FAD0028   LW T5, 40(SP)
9D00E9EC  0B400832   J .LBE3431, .LBB3440
9D00E9F0  8FAF0020   LW T7, 32(SP)
9D00E9F4  01E02021   ADDU A0, T7, ZERO
9D00E9F8  AFA3002C   SW V1, 44(SP)
9D00E9FC  AFAA0030   SW T2, 48(SP)
9D00EA00  AFAD0028   SW T5, 40(SP)
9D00EA04  0040F809   JALR V0
9D00EA08  AFAF0020   SW T7, 32(SP)
9D00EA0C  8FA3002C   LW V1, 44(SP)
9D00EA10  8FAA0030   LW T2, 48(SP)
9D00EA14  8FAD0028   LW T5, 40(SP)
9D00EA18  0B400888   J .LBE3457, .LBB3466
9D00EA1C  8FAF0020   LW T7, 32(SP)
9D00EA20  7C023004   INS V0, ZERO, 0, 7
9D00EA24  35290020   ORI T1, T1, 32
9D00EA28  7C022420   SEB A0, V0
9D00EA2C  7C094C20   SEB T1, T1
9D00EA30  8FAB0018   LW T3, 24(SP)
9D00EA34  0B400176   J .L116
9D00EA38  8FAE0014   LW T6, 20(SP)
9D00EA3C  7C023004   INS V0, ZERO, 0, 7
9D00EA40  35290020   ORI T1, T1, 32
9D00EA44  7C022420   SEB A0, V0
9D00EA48  7C094C20   SEB T1, T1
9D00EA4C  8FAB0018   LW T3, 24(SP)
9D00EA50  0B400176   J .L116
9D00EA54  8FAE0014   LW T6, 20(SP)
9D00EA58  7C023004   INS V0, ZERO, 0, 7
9D00EA5C  35290020   ORI T1, T1, 32
9D00EA60  7C022420   SEB A0, V0
9D00EA64  7C094C20   SEB T1, T1
9D00EA68  02409821   ADDU S3, S2, ZERO
9D00EA6C  8FAB0018   LW T3, 24(SP)
9D00EA70  0B400176   J .L116
9D00EA74  8FAE0014   LW T6, 20(SP)
9D00EA78  AFA3002C   SW V1, 44(SP)
9D00EA7C  AFA90024   SW T1, 36(SP)
9D00EA80  AFAA0030   SW T2, 48(SP)
9D00EA84  0040F809   JALR V0
9D00EA88  AFAD0028   SW T5, 40(SP)
9D00EA8C  8FA3002C   LW V1, 44(SP)
9D00EA90  8FA90024   LW T1, 36(SP)
9D00EA94  8FAA0030   LW T2, 48(SP)
9D00EA98  0B4009CC   J .LBE3561
9D00EA9C  8FAD0028   LW T5, 40(SP)
9D00EAA0  AFA3002C   SW V1, 44(SP)
9D00EAA4  AFAA0030   SW T2, 48(SP)
9D00EAA8  0040F809   JALR V0
9D00EAAC  AFAD0028   SW T5, 40(SP)
9D00EAB0  8FA3002C   LW V1, 44(SP)
9D00EAB4  8FAA0030   LW T2, 48(SP)
9D00EAB8  0B402D97   J .LBE5669
9D00EABC  8FAD0028   LW T5, 40(SP)
9D00EAC0  01E02021   ADDU A0, T7, ZERO
9D00EAC4  AFA3002C   SW V1, 44(SP)
9D00EAC8  AFA90024   SW T1, 36(SP)
9D00EACC  AFAA0030   SW T2, 48(SP)
9D00EAD0  0040F809   JALR V0
9D00EAD4  AFAF0020   SW T7, 32(SP)
9D00EAD8  8FA3002C   LW V1, 44(SP)
9D00EADC  8FA90024   LW T1, 36(SP)
9D00EAE0  8FAA0030   LW T2, 48(SP)
9D00EAE4  0B40245C   J .LBE5158, .LBB5167
9D00EAE8  8FAF0020   LW T7, 32(SP)
9D00EAEC  01E02021   ADDU A0, T7, ZERO
9D00EAF0  AFA3002C   SW V1, 44(SP)
9D00EAF4  AFAA0030   SW T2, 48(SP)
9D00EAF8  AFAD0028   SW T5, 40(SP)
9D00EAFC  AFAF0020   SW T7, 32(SP)
9D00EB00  0040F809   JALR V0
9D00EB04  AFB8001C   SW T8, 28(SP)
9D00EB08  8FA3002C   LW V1, 44(SP)
9D00EB0C  8FAA0030   LW T2, 48(SP)
9D00EB10  8FAD0028   LW T5, 40(SP)
9D00EB14  8FAF0020   LW T7, 32(SP)
9D00EB18  0B40229D   J .LBE5040, .LBB5049
9D00EB1C  8FB8001C   LW T8, 28(SP)
9D00EB20  AFA3002C   SW V1, 44(SP)
9D00EB24  AFA90024   SW T1, 36(SP)
9D00EB28  0040F809   JALR V0
9D00EB2C  AFAA0030   SW T2, 48(SP)
9D00EB30  8FA3002C   LW V1, 44(SP)
9D00EB34  8FA90024   LW T1, 36(SP)
9D00EB38  0B402CB3   J .LBE5621
9D00EB3C  8FAA0030   LW T2, 48(SP)
9D00EB40  03002021   ADDU A0, T8, ZERO
9D00EB44  AFA3002C   SW V1, 44(SP)
9D00EB48  AFA90024   SW T1, 36(SP)
9D00EB4C  AFAA0030   SW T2, 48(SP)
9D00EB50  AFAD0028   SW T5, 40(SP)
9D00EB54  0040F809   JALR V0
9D00EB58  AFB8001C   SW T8, 28(SP)
9D00EB5C  8FA3002C   LW V1, 44(SP)
9D00EB60  8FA90024   LW T1, 36(SP)
9D00EB64  8FAA0030   LW T2, 48(SP)
9D00EB68  8FAD0028   LW T5, 40(SP)
9D00EB6C  0B400A5C   J .LBE3590, .LBB3599
9D00EB70  8FB8001C   LW T8, 28(SP)
9D00EB74  01E02021   ADDU A0, T7, ZERO
9D00EB78  AFA3002C   SW V1, 44(SP)
9D00EB7C  AFA90024   SW T1, 36(SP)
9D00EB80  AFAA0030   SW T2, 48(SP)
9D00EB84  AFAD0028   SW T5, 40(SP)
9D00EB88  AFAF0020   SW T7, 32(SP)
9D00EB8C  0040F809   JALR V0
9D00EB90  AFB8001C   SW T8, 28(SP)
9D00EB94  8FA3002C   LW V1, 44(SP)
9D00EB98  8FA90024   LW T1, 36(SP)
9D00EB9C  8FAA0030   LW T2, 48(SP)
9D00EBA0  8FAD0028   LW T5, 40(SP)
9D00EBA4  8FAF0020   LW T7, 32(SP)
9D00EBA8  0B402C50   J .LBE5593, .LBB5602
9D00EBAC  8FB8001C   LW T8, 28(SP)
9D00EBB0  01E02021   ADDU A0, T7, ZERO
9D00EBB4  AFA3002C   SW V1, 44(SP)
9D00EBB8  AFAA0030   SW T2, 48(SP)
9D00EBBC  AFAD0028   SW T5, 40(SP)
9D00EBC0  AFAF0020   SW T7, 32(SP)
9D00EBC4  0040F809   JALR V0
9D00EBC8  AFB8001C   SW T8, 28(SP)
9D00EBCC  8FA3002C   LW V1, 44(SP)
9D00EBD0  8FAA0030   LW T2, 48(SP)
9D00EBD4  8FAD0028   LW T5, 40(SP)
9D00EBD8  8FAF0020   LW T7, 32(SP)
9D00EBDC  0B402402   J .LBE5126, .LBB5135
9D00EBE0  8FB8001C   LW T8, 28(SP)
9D00EBE4  00E02021   ADDU A0, A3, ZERO
9D00EBE8  AFA3002C   SW V1, 44(SP)
9D00EBEC  AFA7001C   SW A3, 28(SP)
9D00EBF0  AFAA0030   SW T2, 48(SP)
9D00EBF4  AFAD0028   SW T5, 40(SP)
9D00EBF8  0040F809   JALR V0
9D00EBFC  AFAF0020   SW T7, 32(SP)
9D00EC00  8FA3002C   LW V1, 44(SP)
9D00EC04  8FA7001C   LW A3, 28(SP)
9D00EC08  8FAA0030   LW T2, 48(SP)
9D00EC0C  8FAD0028   LW T5, 40(SP)
9D00EC10  0B4024F5   J .LBE5194, .LBB5203
9D00EC14  8FAF0020   LW T7, 32(SP)
9D00EC18  01E02021   ADDU A0, T7, ZERO
9D00EC1C  AFA3002C   SW V1, 44(SP)
9D00EC20  AFAA0030   SW T2, 48(SP)
9D00EC24  AFAD0028   SW T5, 40(SP)
9D00EC28  AFAF0020   SW T7, 32(SP)
9D00EC2C  0040F809   JALR V0
9D00EC30  AFB8001C   SW T8, 28(SP)
9D00EC34  8FA3002C   LW V1, 44(SP)
9D00EC38  8FAA0030   LW T2, 48(SP)
9D00EC3C  8FAD0028   LW T5, 40(SP)
9D00EC40  8FAF0020   LW T7, 32(SP)
9D00EC44  0B402366   J .LBE5090, .LBB5099
9D00EC48  8FB8001C   LW T8, 28(SP)
9D00EC4C  AFA3002C   SW V1, 44(SP)
9D00EC50  AFA90024   SW T1, 36(SP)
9D00EC54  0040F809   JALR V0
9D00EC58  AFAA0030   SW T2, 48(SP)
9D00EC5C  00402021   ADDU A0, V0, ZERO
9D00EC60  8FA3002C   LW V1, 44(SP)
9D00EC64  8FA90024   LW T1, 36(SP)
9D00EC68  0B4025DC   J .LBE5251
9D00EC6C  8FAA0030   LW T2, 48(SP)
9D00EC70  AFA3002C   SW V1, 44(SP)
9D00EC74  AFA90024   SW T1, 36(SP)
9D00EC78  AFAA0030   SW T2, 48(SP)
9D00EC7C  0040F809   JALR V0
9D00EC80  AFAD0028   SW T5, 40(SP)
9D00EC84  8FA3002C   LW V1, 44(SP)
9D00EC88  8FA90024   LW T1, 36(SP)
9D00EC8C  8FAA0030   LW T2, 48(SP)
9D00EC90  0B401D5E   J .LBE4705
9D00EC94  8FAD0028   LW T5, 40(SP)
9D00EC98  01E02021   ADDU A0, T7, ZERO
9D00EC9C  AFA3002C   SW V1, 44(SP)
9D00ECA0  AFAA0030   SW T2, 48(SP)
9D00ECA4  AFAD0028   SW T5, 40(SP)
9D00ECA8  0040F809   JALR V0
9D00ECAC  AFAF0020   SW T7, 32(SP)
9D00ECB0  8FA3002C   LW V1, 44(SP)
9D00ECB4  8FAA0030   LW T2, 48(SP)
9D00ECB8  8FAD0028   LW T5, 40(SP)
9D00ECBC  0B401DE4   J .LBE4746, .LBB4755
9D00ECC0  8FAF0020   LW T7, 32(SP)
9D00ECC4  AFA90024   SW T1, 36(SP)
9D00ECC8  0040F809   JALR V0
9D00ECCC  AFAD0028   SW T5, 40(SP)
9D00ECD0  8FA90024   LW T1, 36(SP)
9D00ECD4  0B401F4A   J .LBE4843
9D00ECD8  8FAD0028   LW T5, 40(SP)
9D00ECDC  01E02021   ADDU A0, T7, ZERO
9D00ECE0  AFA3002C   SW V1, 44(SP)
9D00ECE4  AFA90024   SW T1, 36(SP)
9D00ECE8  AFAA0030   SW T2, 48(SP)
9D00ECEC  AFAD0028   SW T5, 40(SP)
9D00ECF0  AFAF0020   SW T7, 32(SP)
9D00ECF4  0040F809   JALR V0
9D00ECF8  AFB8001C   SW T8, 28(SP)
9D00ECFC  8FA3002C   LW V1, 44(SP)
9D00ED00  8FA90024   LW T1, 36(SP)
9D00ED04  8FAA0030   LW T2, 48(SP)
9D00ED08  8FAD0028   LW T5, 40(SP)
9D00ED0C  8FAF0020   LW T7, 32(SP)
9D00ED10  0B401E8B   J .LBE4796, .LBB4805
9D00ED14  8FB8001C   LW T8, 28(SP)
9D00ED18  AFA3002C   SW V1, 44(SP)
9D00ED1C  AFA90024   SW T1, 36(SP)
9D00ED20  AFAA0030   SW T2, 48(SP)
9D00ED24  0040F809   JALR V0
9D00ED28  AFAD0028   SW T5, 40(SP)
9D00ED2C  8FA3002C   LW V1, 44(SP)
9D00ED30  8FA90024   LW T1, 36(SP)
9D00ED34  8FAA0030   LW T2, 48(SP)
9D00ED38  0B401E48   J .LBE4778
9D00ED3C  8FAD0028   LW T5, 40(SP)
9D00ED40  AFA3002C   SW V1, 44(SP)
9D00ED44  AFA90024   SW T1, 36(SP)
9D00ED48  AFAA0030   SW T2, 48(SP)
9D00ED4C  0040F809   JALR V0
9D00ED50  AFAD0028   SW T5, 40(SP)
9D00ED54  8FA3002C   LW V1, 44(SP)
9D00ED58  8FA90024   LW T1, 36(SP)
9D00ED5C  8FAA0030   LW T2, 48(SP)
9D00ED60  0B401DA1   J .LBE4723
9D00ED64  8FAD0028   LW T5, 40(SP)
9D00ED68  01E02021   ADDU A0, T7, ZERO
9D00ED6C  AFA3002C   SW V1, 44(SP)
9D00ED70  AFA90024   SW T1, 36(SP)
9D00ED74  AFAA0030   SW T2, 48(SP)
9D00ED78  AFAD0028   SW T5, 40(SP)
9D00ED7C  0040F809   JALR V0
9D00ED80  AFAF0020   SW T7, 32(SP)
9D00ED84  8FA3002C   LW V1, 44(SP)
9D00ED88  8FA90024   LW T1, 36(SP)
9D00ED8C  8FAA0030   LW T2, 48(SP)
9D00ED90  8FAD0028   LW T5, 40(SP)
9D00ED94  0B40220D   J .LBE4997, .LBB5006
9D00ED98  8FAF0020   LW T7, 32(SP)
9D00ED9C  AFA90024   SW T1, 36(SP)
9D00EDA0  0040F809   JALR V0
9D00EDA4  AFAD0028   SW T5, 40(SP)
9D00EDA8  8FA90024   LW T1, 36(SP)
9D00EDAC  0B402591   J .LBE5234
9D00EDB0  8FAD0028   LW T5, 40(SP)
9D00EDB4  AFA90024   SW T1, 36(SP)
9D00EDB8  AFAA0030   SW T2, 48(SP)
9D00EDBC  0040F809   JALR V0
9D00EDC0  AFAD0028   SW T5, 40(SP)
9D00EDC4  8FA90024   LW T1, 36(SP)
9D00EDC8  8FAA0030   LW T2, 48(SP)
9D00EDCC  0B40267E   J .LBE5275
9D00EDD0  8FAD0028   LW T5, 40(SP)
9D00EDD4  AFA3002C   SW V1, 44(SP)
9D00EDD8  AFA90024   SW T1, 36(SP)
9D00EDDC  AFAA0030   SW T2, 48(SP)
9D00EDE0  0040F809   JALR V0
9D00EDE4  AFAD0028   SW T5, 40(SP)
9D00EDE8  8FA3002C   LW V1, 44(SP)
9D00EDEC  8FA90024   LW T1, 36(SP)
9D00EDF0  8FAA0030   LW T2, 48(SP)
9D00EDF4  0B402634   J .LBE5263
9D00EDF8  8FAD0028   LW T5, 40(SP)
9D00EDFC  AFA90024   SW T1, 36(SP)
9D00EE00  0040F809   JALR V0
9D00EE04  AFAD0028   SW T5, 40(SP)
9D00EE08  8FA90024   LW T1, 36(SP)
9D00EE0C  0B402712   J .LBE5299
9D00EE10  8FAD0028   LW T5, 40(SP)
9D00EE14  AFA3002C   SW V1, 44(SP)
9D00EE18  AFA90024   SW T1, 36(SP)
9D00EE1C  0040F809   JALR V0
9D00EE20  AFAD0028   SW T5, 40(SP)
9D00EE24  8FA3002C   LW V1, 44(SP)
9D00EE28  8FA90024   LW T1, 36(SP)
9D00EE2C  0B4026C8   J .LBE5287
9D00EE30  8FAD0028   LW T5, 40(SP)
9D00EE34  AFA3002C   SW V1, 44(SP)
9D00EE38  AFA90024   SW T1, 36(SP)
9D00EE3C  AFAA0030   SW T2, 48(SP)
9D00EE40  0040F809   JALR V0
9D00EE44  AFAD0028   SW T5, 40(SP)
9D00EE48  8FA3002C   LW V1, 44(SP)
9D00EE4C  8FA90024   LW T1, 36(SP)
9D00EE50  8FAA0030   LW T2, 48(SP)
9D00EE54  0B400724   J .LBE3358
9D00EE58  8FAD0028   LW T5, 40(SP)
9D00EE5C  AFA3002C   SW V1, 44(SP)
9D00EE60  AFA90024   SW T1, 36(SP)
9D00EE64  AFAA0030   SW T2, 48(SP)
9D00EE68  0040F809   JALR V0
9D00EE6C  AFAD0028   SW T5, 40(SP)
9D00EE70  8FA3002C   LW V1, 44(SP)
9D00EE74  8FA90024   LW T1, 36(SP)
9D00EE78  8FAA0030   LW T2, 48(SP)
9D00EE7C  0B400DC4   J .LBE3803
9D00EE80  8FAD0028   LW T5, 40(SP)
9D00EE84  AFA3002C   SW V1, 44(SP)
9D00EE88  AFAA0030   SW T2, 48(SP)
9D00EE8C  0040F809   JALR V0
9D00EE90  AFAD0028   SW T5, 40(SP)
9D00EE94  8FA3002C   LW V1, 44(SP)
9D00EE98  8FAA0030   LW T2, 48(SP)
9D00EE9C  0B400D77   J .LBE3791
9D00EEA0  8FAD0028   LW T5, 40(SP)
9D00EEA4  01A02021   ADDU A0, T5, ZERO
9D00EEA8  AFA3002C   SW V1, 44(SP)
9D00EEAC  AFA90024   SW T1, 36(SP)
9D00EEB0  AFAA0030   SW T2, 48(SP)
9D00EEB4  0040F809   JALR V0
9D00EEB8  AFAD0028   SW T5, 40(SP)
9D00EEBC  8FA3002C   LW V1, 44(SP)
9D00EEC0  8FA90024   LW T1, 36(SP)
9D00EEC4  8FAA0030   LW T2, 48(SP)
9D00EEC8  0B400CE4   J .LBE3759, .LBB3768
9D00EECC  8FAD0028   LW T5, 40(SP)
9D00EED0  AFA3002C   SW V1, 44(SP)
9D00EED4  AFA90024   SW T1, 36(SP)
9D00EED8  AFAA0030   SW T2, 48(SP)
9D00EEDC  0040F809   JALR V0
9D00EEE0  AFAD0028   SW T5, 40(SP)
9D00EEE4  8FA3002C   LW V1, 44(SP)
9D00EEE8  8FA90024   LW T1, 36(SP)
9D00EEEC  8FAA0030   LW T2, 48(SP)
9D00EEF0  0B401C75   J .LBE4665
9D00EEF4  8FAD0028   LW T5, 40(SP)
9D00EEF8  00E02021   ADDU A0, A3, ZERO
9D00EEFC  AFA3002C   SW V1, 44(SP)
9D00EF00  AFA7001C   SW A3, 28(SP)
9D00EF04  AFA90024   SW T1, 36(SP)
9D00EF08  AFAA0030   SW T2, 48(SP)
9D00EF0C  AFAD0028   SW T5, 40(SP)
9D00EF10  0040F809   JALR V0
9D00EF14  AFAF0020   SW T7, 32(SP)
9D00EF18  8FA3002C   LW V1, 44(SP)
9D00EF1C  8FA7001C   LW A3, 28(SP)
9D00EF20  8FA90024   LW T1, 36(SP)
9D00EF24  8FAA0030   LW T2, 48(SP)
9D00EF28  8FAD0028   LW T5, 40(SP)
9D00EF2C  0B400619   J .LBE3300, .LBB3309
9D00EF30  8FAF0020   LW T7, 32(SP)
9D00EF34  AFA90024   SW T1, 36(SP)
9D00EF38  AFAA0030   SW T2, 48(SP)
9D00EF3C  0040F809   JALR V0
9D00EF40  AFAD0028   SW T5, 40(SP)
9D00EF44  8FA90024   LW T1, 36(SP)
9D00EF48  8FAA0030   LW T2, 48(SP)
9D00EF4C  0B4004BF   J .LBE3218
9D00EF50  8FAD0028   LW T5, 40(SP)
9D00EF54  AFA3002C   SW V1, 44(SP)
9D00EF58  AFA90024   SW T1, 36(SP)
9D00EF5C  0040F809   JALR V0
9D00EF60  AFAA0030   SW T2, 48(SP)
9D00EF64  00402021   ADDU A0, V0, ZERO
9D00EF68  8FA3002C   LW V1, 44(SP)
9D00EF6C  8FA90024   LW T1, 36(SP)
9D00EF70  0B4003B0   J .LBE3146
9D00EF74  8FAA0030   LW T2, 48(SP)
9D00EF78  AFA3002C   SW V1, 44(SP)
9D00EF7C  AFAA0030   SW T2, 48(SP)
9D00EF80  0040F809   JALR V0
9D00EF84  AFAD0028   SW T5, 40(SP)
9D00EF88  8FA3002C   LW V1, 44(SP)
9D00EF8C  8FAA0030   LW T2, 48(SP)
9D00EF90  0B400509   J .LBE3236
9D00EF94  8FAD0028   LW T5, 40(SP)
9D00EF98  01202021   ADDU A0, T1, ZERO
9D00EF9C  AFA3002C   SW V1, 44(SP)
9D00EFA0  AFA90024   SW T1, 36(SP)
9D00EFA4  AFAA0030   SW T2, 48(SP)
9D00EFA8  AFAD0028   SW T5, 40(SP)
9D00EFAC  0040F809   JALR V0
9D00EFB0  AFAF0020   SW T7, 32(SP)
9D00EFB4  8FA3002C   LW V1, 44(SP)
9D00EFB8  8FA90024   LW T1, 36(SP)
9D00EFBC  8FAA0030   LW T2, 48(SP)
9D00EFC0  8FAD0028   LW T5, 40(SP)
9D00EFC4  0B40054D   J .LBE3254, .LBB3263
9D00EFC8  8FAF0020   LW T7, 32(SP)
9D00EFCC  00E02021   ADDU A0, A3, ZERO
9D00EFD0  AFA3002C   SW V1, 44(SP)
9D00EFD4  AFA7001C   SW A3, 28(SP)
9D00EFD8  AFAA0030   SW T2, 48(SP)
9D00EFDC  AFAD0028   SW T5, 40(SP)
9D00EFE0  0040F809   JALR V0
9D00EFE4  AFAF0020   SW T7, 32(SP)
9D00EFE8  8FA3002C   LW V1, 44(SP)
9D00EFEC  8FA7001C   LW A3, 28(SP)
9D00EFF0  8FAA0030   LW T2, 48(SP)
9D00EFF4  8FAD0028   LW T5, 40(SP)
9D00EFF8  0B4008E9   J .LBE3483, .LBB3492
9D00EFFC  8FAF0020   LW T7, 32(SP)
9D00F000  AFA3002C   SW V1, 44(SP)
9D00F004  AFA90024   SW T1, 36(SP)
9D00F008  AFAA0030   SW T2, 48(SP)
9D00F00C  0040F809   JALR V0
9D00F010  AFAD0028   SW T5, 40(SP)
9D00F014  8FA3002C   LW V1, 44(SP)
9D00F018  8FA90024   LW T1, 36(SP)
9D00F01C  8FAA0030   LW T2, 48(SP)
9D00F020  0B401CCB   J .LBE4677
9D00F024  8FAD0028   LW T5, 40(SP)
9D00F028  01E02021   ADDU A0, T7, ZERO
9D00F02C  AFA3002C   SW V1, 44(SP)
9D00F030  AFA90024   SW T1, 36(SP)
9D00F034  AFAA0030   SW T2, 48(SP)
9D00F038  AFAD0028   SW T5, 40(SP)
9D00F03C  0040F809   JALR V0
9D00F040  AFAF0020   SW T7, 32(SP)
9D00F044  8FA3002C   LW V1, 44(SP)
9D00F048  8FA90024   LW T1, 36(SP)
9D00F04C  8FAA0030   LW T2, 48(SP)
9D00F050  8FAD0028   LW T5, 40(SP)
9D00F054  0B4003FC   J .LBE3163, .LBB3172
9D00F058  8FAF0020   LW T7, 32(SP)
9D00F05C  AFA3002C   SW V1, 44(SP)
9D00F060  AFAA0030   SW T2, 48(SP)
9D00F064  0040F809   JALR V0
9D00F068  AFAD0028   SW T5, 40(SP)
9D00F06C  8FA3002C   LW V1, 44(SP)
9D00F070  8FAA0030   LW T2, 48(SP)
9D00F074  0B401556   J .LBE4245
9D00F078  8FAD0028   LW T5, 40(SP)
9D00F07C  AFA90024   SW T1, 36(SP)
9D00F080  0040F809   JALR V0
9D00F084  AFAD0028   SW T5, 40(SP)
9D00F088  8FA90024   LW T1, 36(SP)
9D00F08C  0B400451   J .LBE3189
9D00F090  8FAD0028   LW T5, 40(SP)
9D00F094  01E02021   ADDU A0, T7, ZERO
9D00F098  AFA3002C   SW V1, 44(SP)
9D00F09C  AFAA0030   SW T2, 48(SP)
9D00F0A0  AFAD0028   SW T5, 40(SP)
9D00F0A4  AFAF0020   SW T7, 32(SP)
9D00F0A8  0040F809   JALR V0
9D00F0AC  AFB8001C   SW T8, 28(SP)
9D00F0B0  8FA3002C   LW V1, 44(SP)
9D00F0B4  8FAA0030   LW T2, 48(SP)
9D00F0B8  8FAD0028   LW T5, 40(SP)
9D00F0BC  8FAF0020   LW T7, 32(SP)
9D00F0C0  0B400941   J .LBE3509, .LBB3518
9D00F0C4  8FB8001C   LW T8, 28(SP)
9D00F0C8  AFA3002C   SW V1, 44(SP)
9D00F0CC  AFA90024   SW T1, 36(SP)
9D00F0D0  AFAA0030   SW T2, 48(SP)
9D00F0D4  0040F809   JALR V0
9D00F0D8  AFAD0028   SW T5, 40(SP)
9D00F0DC  8FA3002C   LW V1, 44(SP)
9D00F0E0  8FA90024   LW T1, 36(SP)
9D00F0E4  8FAA0030   LW T2, 48(SP)
9D00F0E8  0B400F02   J .LBE3869
9D00F0EC  8FAD0028   LW T5, 40(SP)
9D00F0F0  01E02021   ADDU A0, T7, ZERO
9D00F0F4  AFA3002C   SW V1, 44(SP)
9D00F0F8  AFAA0030   SW T2, 48(SP)
9D00F0FC  AFAD0028   SW T5, 40(SP)
9D00F100  AFAF0020   SW T7, 32(SP)
9D00F104  0040F809   JALR V0
9D00F108  AFB8001C   SW T8, 28(SP)
9D00F10C  8FA3002C   LW V1, 44(SP)
9D00F110  8FAA0030   LW T2, 48(SP)
9D00F114  8FAD0028   LW T5, 40(SP)
9D00F118  8FAF0020   LW T7, 32(SP)
9D00F11C  0B4007D7   J .LBE3405, .LBB3414
9D00F120  8FB8001C   LW T8, 28(SP)
9D00F124  01E02021   ADDU A0, T7, ZERO
9D00F128  AFA3002C   SW V1, 44(SP)
9D00F12C  AFA90024   SW T1, 36(SP)
9D00F130  AFAA0030   SW T2, 48(SP)
9D00F134  AFAD0028   SW T5, 40(SP)
9D00F138  0040F809   JALR V0
9D00F13C  AFAF0020   SW T7, 32(SP)
9D00F140  8FA3002C   LW V1, 44(SP)
9D00F144  8FA90024   LW T1, 36(SP)
9D00F148  8FAA0030   LW T2, 48(SP)
9D00F14C  8FAD0028   LW T5, 40(SP)
9D00F150  0B401BC4   J .LBE4625, .LBB4634
9D00F154  8FAF0020   LW T7, 32(SP)
9D00F158  01E02021   ADDU A0, T7, ZERO
9D00F15C  AFA3002C   SW V1, 44(SP)
9D00F160  AFAA0030   SW T2, 48(SP)
9D00F164  AFAD0028   SW T5, 40(SP)
9D00F168  0040F809   JALR V0
9D00F16C  AFAF0020   SW T7, 32(SP)
9D00F170  8FA3002C   LW V1, 44(SP)
9D00F174  8FAA0030   LW T2, 48(SP)
9D00F178  8FAD0028   LW T5, 40(SP)
9D00F17C  0B401A86   J .LBE4561, .LBB4570
9D00F180  8FAF0020   LW T7, 32(SP)
9D00F184  7C023004   INS V0, ZERO, 0, 7
9D00F188  35290020   ORI T1, T1, 32
9D00F18C  7C022420   SEB A0, V0
9D00F190  7C094C20   SEB T1, T1
9D00F194  8FAB0018   LW T3, 24(SP)
9D00F198  0B400176   J .L116
9D00F19C  8FAE0014   LW T6, 20(SP)
9D00F1A0  00462024   AND A0, V0, A2
9D00F1A4  35290020   ORI T1, T1, 32
9D00F1A8  00401821   ADDU V1, V0, ZERO
9D00F1AC  7C042420   SEB A0, A0
9D00F1B0  7C094C20   SEB T1, T1
9D00F1B4  00403821   ADDU A3, V0, ZERO
9D00F1B8  8FAB0018   LW T3, 24(SP)
9D00F1BC  0B400176   J .L116
9D00F1C0  8FAE0014   LW T6, 20(SP)
9D00F1C4  7C023004   INS V0, ZERO, 0, 7
9D00F1C8  35290020   ORI T1, T1, 32
9D00F1CC  7C022420   SEB A0, V0
9D00F1D0  7C094C20   SEB T1, T1
9D00F1D4  8FAB0018   LW T3, 24(SP)
9D00F1D8  0B400176   J .L116
9D00F1DC  8FAE0014   LW T6, 20(SP)
9D00F1E0  2405FF80   ADDIU A1, ZERO, -128
9D00F1E4  00452024   AND A0, V0, A1
9D00F1E8  35290020   ORI T1, T1, 32
9D00F1EC  0040A021   ADDU S4, V0, ZERO
9D00F1F0  7C042420   SEB A0, A0
9D00F1F4  7C094C20   SEB T1, T1
9D00F1F8  00403821   ADDU A3, V0, ZERO
9D00F1FC  8FAB0018   LW T3, 24(SP)
9D00F200  0B400176   J .L116
9D00F204  8FAE0014   LW T6, 20(SP)
9D00F208  2405FF80   ADDIU A1, ZERO, -128
9D00F20C  00452024   AND A0, V0, A1
9D00F210  35290020   ORI T1, T1, 32
9D00F214  00401821   ADDU V1, V0, ZERO
9D00F218  7C042420   SEB A0, A0
9D00F21C  7C094C20   SEB T1, T1
9D00F220  00403821   ADDU A3, V0, ZERO
9D00F224  8FAB0018   LW T3, 24(SP)
9D00F228  0B400176   J .L116
9D00F22C  8FAE0014   LW T6, 20(SP)
9D00F230  2403FF80   ADDIU V1, ZERO, -128
9D00F234  00432024   AND A0, V0, V1
9D00F238  35290020   ORI T1, T1, 32
9D00F23C  00401821   ADDU V1, V0, ZERO
9D00F240  7C042420   SEB A0, A0
9D00F244  7C094C20   SEB T1, T1
9D00F248  00403821   ADDU A3, V0, ZERO
9D00F24C  8FAB0018   LW T3, 24(SP)
9D00F250  0B400176   J .L116
9D00F254  8FAE0014   LW T6, 20(SP)
9D00F258  2405FF80   ADDIU A1, ZERO, -128
9D00F25C  00452024   AND A0, V0, A1
9D00F260  35290020   ORI T1, T1, 32
9D00F264  7C042420   SEB A0, A0
9D00F268  7C094C20   SEB T1, T1
9D00F26C  00403821   ADDU A3, V0, ZERO
9D00F270  8FAB0018   LW T3, 24(SP)
9D00F274  0B400176   J .L116
9D00F278  8FAE0014   LW T6, 20(SP)
9D00F27C  37290020   ORI T1, T9, 32
9D00F280  0260B021   ADDU S6, S3, ZERO
9D00F284  02409821   ADDU S3, S2, ZERO
9D00F288  8FAB0018   LW T3, 24(SP)
9D00F28C  0B400176   J .L116
9D00F290  8FAE0014   LW T6, 20(SP)
9D00F294  2405FF80   ADDIU A1, ZERO, -128
9D00F298  00452024   AND A0, V0, A1
9D00F29C  35290020   ORI T1, T1, 32
9D00F2A0  00401821   ADDU V1, V0, ZERO
9D00F2A4  7C042420   SEB A0, A0
9D00F2A8  7C094C20   SEB T1, T1
9D00F2AC  02409821   ADDU S3, S2, ZERO
9D00F2B0  00403821   ADDU A3, V0, ZERO
9D00F2B4  8FAB0018   LW T3, 24(SP)
9D00F2B8  0B400176   J .L116
9D00F2BC  8FAE0014   LW T6, 20(SP)
9D00F2C0  7C023004   INS V0, ZERO, 0, 7
9D00F2C4  35290020   ORI T1, T1, 32
9D00F2C8  7C022420   SEB A0, V0
9D00F2CC  7C094C20   SEB T1, T1
9D00F2D0  8FAB0018   LW T3, 24(SP)
9D00F2D4  0B400176   J .L116
9D00F2D8  8FAE0014   LW T6, 20(SP)
9D00F2DC  35290020   ORI T1, T1, 32
9D00F2E0  2406FF80   ADDIU A2, ZERO, -128
9D00F2E4  00E62024   AND A0, A3, A2
9D00F2E8  7C042420   SEB A0, A0
9D00F2EC  7C094C20   SEB T1, T1
9D00F2F0  00E01821   ADDU V1, A3, ZERO
9D00F2F4  8FAB0018   LW T3, 24(SP)
9D00F2F8  0B400176   J .L116
9D00F2FC  8FAE0014   LW T6, 20(SP)
9D00F300  35290020   ORI T1, T1, 32
9D00F304  00603821   ADDU A3, V1, ZERO
9D00F308  240BFF80   ADDIU T3, ZERO, -128
9D00F30C  006B2024   AND A0, V1, T3
9D00F310  7C042420   SEB A0, A0
9D00F314  7C094C20   SEB T1, T1
9D00F318  0060A021   ADDU S4, V1, ZERO
9D00F31C  02409821   ADDU S3, S2, ZERO
9D00F320  8FAB0018   LW T3, 24(SP)
9D00F324  0B400176   J .L116
9D00F328  8FAE0014   LW T6, 20(SP)
9D00F32C  2406FF80   ADDIU A2, ZERO, -128
9D00F330  00462024   AND A0, V0, A2
9D00F334  35290020   ORI T1, T1, 32
9D00F338  00401821   ADDU V1, V0, ZERO
9D00F33C  7C042420   SEB A0, A0
9D00F340  7C094C20   SEB T1, T1
9D00F344  00403821   ADDU A3, V0, ZERO
9D00F348  8FAB0018   LW T3, 24(SP)
9D00F34C  0B400176   J .L116
9D00F350  8FAE0014   LW T6, 20(SP)
9D00F354  00405021   ADDU T2, V0, ZERO
9D00F358  7C023004   INS V0, ZERO, 0, 7
9D00F35C  35290020   ORI T1, T1, 32
9D00F360  7C022420   SEB A0, V0
9D00F364  7C094C20   SEB T1, T1
9D00F368  01401821   ADDU V1, T2, ZERO
9D00F36C  01403821   ADDU A3, T2, ZERO
9D00F370  8FAB0018   LW T3, 24(SP)
9D00F374  0B400176   J .L116
9D00F378  8FAE0014   LW T6, 20(SP)
9D00F37C  240BFF80   ADDIU T3, ZERO, -128
9D00F380  004B2024   AND A0, V0, T3
9D00F384  35290020   ORI T1, T1, 32
9D00F388  00401821   ADDU V1, V0, ZERO
9D00F38C  7C042420   SEB A0, A0
9D00F390  7C094C20   SEB T1, T1
9D00F394  00403821   ADDU A3, V0, ZERO
9D00F398  8FAB0018   LW T3, 24(SP)
9D00F39C  0B400176   J .L116
9D00F3A0  8FAE0014   LW T6, 20(SP)
9D00F3A4  7C023004   INS V0, ZERO, 0, 7
9D00F3A8  35290020   ORI T1, T1, 32
9D00F3AC  7C022420   SEB A0, V0
9D00F3B0  7C094C20   SEB T1, T1
9D00F3B4  02409821   ADDU S3, S2, ZERO
9D00F3B8  24080001   ADDIU T0, ZERO, 1
9D00F3BC  AFA80014   SW T0, 20(SP)
9D00F3C0  8FAB0018   LW T3, 24(SP)
9D00F3C4  0B400176   J .L116
9D00F3C8  01007021   ADDU T6, T0, ZERO
9D00F3CC  35290020   ORI T1, T1, 32
9D00F3D0  7C022420   SEB A0, V0
9D00F3D4  7C094C20   SEB T1, T1
9D00F3D8  8FAB0018   LW T3, 24(SP)
9D00F3DC  0B400176   J .L116
9D00F3E0  8FAE0014   LW T6, 20(SP)
9D00F3E4  7C023004   INS V0, ZERO, 0, 7
9D00F3E8  7C022420   SEB A0, V0
9D00F3EC  02409821   ADDU S3, S2, ZERO
9D00F3F0  24090020   ADDIU T1, ZERO, 32
9D00F3F4  8FAB0018   LW T3, 24(SP)
9D00F3F8  0B400176   J .L116
9D00F3FC  8FAE0014   LW T6, 20(SP)
9D00F400  35290020   ORI T1, T1, 32
9D00F404  7C022420   SEB A0, V0
9D00F408  7C094C20   SEB T1, T1
9D00F40C  8FAB0018   LW T3, 24(SP)
9D00F410  0B400176   J .L116
9D00F414  8FAE0014   LW T6, 20(SP)
9D00F418  2408FF80   ADDIU T0, ZERO, -128
9D00F41C  00482024   AND A0, V0, T0
9D00F420  35290020   ORI T1, T1, 32
9D00F424  00401821   ADDU V1, V0, ZERO
9D00F428  7C042420   SEB A0, A0
9D00F42C  7C094C20   SEB T1, T1
9D00F430  00403821   ADDU A3, V0, ZERO
9D00F434  8FAB0018   LW T3, 24(SP)
9D00F438  0B400176   J .L116
9D00F43C  8FAE0014   LW T6, 20(SP)
9D00F440  240BFF80   ADDIU T3, ZERO, -128
9D00F444  004B2024   AND A0, V0, T3
9D00F448  35290020   ORI T1, T1, 32
9D00F44C  00401821   ADDU V1, V0, ZERO
9D00F450  7C042420   SEB A0, A0
9D00F454  7C094C20   SEB T1, T1
9D00F458  00403821   ADDU A3, V0, ZERO
9D00F45C  8FAB0018   LW T3, 24(SP)
9D00F460  0B400176   J .L116
9D00F464  8FAE0014   LW T6, 20(SP)
9D00F468  2403FF80   ADDIU V1, ZERO, -128
9D00F46C  00432024   AND A0, V0, V1
9D00F470  35290020   ORI T1, T1, 32
9D00F474  00401821   ADDU V1, V0, ZERO
9D00F478  7C042420   SEB A0, A0
9D00F47C  7C094C20   SEB T1, T1
9D00F480  00403821   ADDU A3, V0, ZERO
9D00F484  8FAB0018   LW T3, 24(SP)
9D00F488  0B400176   J .L116
9D00F48C  8FAE0014   LW T6, 20(SP)
9D00F490  240EFF80   ADDIU T6, ZERO, -128
9D00F494  004E2024   AND A0, V0, T6
9D00F498  35290020   ORI T1, T1, 32
9D00F49C  00401821   ADDU V1, V0, ZERO
9D00F4A0  7C042420   SEB A0, A0
9D00F4A4  7C094C20   SEB T1, T1
9D00F4A8  00403821   ADDU A3, V0, ZERO
9D00F4AC  8FAB0018   LW T3, 24(SP)
9D00F4B0  0B400176   J .L116
9D00F4B4  8FAE0014   LW T6, 20(SP)
9D00F4B8  2408FF80   ADDIU T0, ZERO, -128
9D00F4BC  00482024   AND A0, V0, T0
9D00F4C0  35290020   ORI T1, T1, 32
9D00F4C4  7C042420   SEB A0, A0
9D00F4C8  7C094C20   SEB T1, T1
9D00F4CC  00403821   ADDU A3, V0, ZERO
9D00F4D0  8FAB0018   LW T3, 24(SP)
9D00F4D4  0B400176   J .L116
9D00F4D8  8FAE0014   LW T6, 20(SP)
9D00F4DC  7C023004   INS V0, ZERO, 0, 7
9D00F4E0  35290020   ORI T1, T1, 32
9D00F4E4  7C022420   SEB A0, V0
9D00F4E8  7C094C20   SEB T1, T1
9D00F4EC  8FAB0018   LW T3, 24(SP)
9D00F4F0  0B400176   J .L116
9D00F4F4  8FAE0014   LW T6, 20(SP)
9D00F4F8  35290020   ORI T1, T1, 32
9D00F4FC  01403821   ADDU A3, T2, ZERO
9D00F500  2408FF80   ADDIU T0, ZERO, -128
9D00F504  01482024   AND A0, T2, T0
9D00F508  7C042420   SEB A0, A0
9D00F50C  7C094C20   SEB T1, T1
9D00F510  01401821   ADDU V1, T2, ZERO
9D00F514  02409821   ADDU S3, S2, ZERO
9D00F518  8FAB0018   LW T3, 24(SP)
9D00F51C  0B400176   J .L116
9D00F520  8FAE0014   LW T6, 20(SP)
9D00F524  2403FF80   ADDIU V1, ZERO, -128
9D00F528  00432024   AND A0, V0, V1
9D00F52C  35290020   ORI T1, T1, 32
9D00F530  00401821   ADDU V1, V0, ZERO
9D00F534  7C042420   SEB A0, A0
9D00F538  7C094C20   SEB T1, T1
9D00F53C  00403821   ADDU A3, V0, ZERO
9D00F540  8FAB0018   LW T3, 24(SP)
9D00F544  0B400176   J .L116
9D00F548  8FAE0014   LW T6, 20(SP)
9D00F54C  240BFF80   ADDIU T3, ZERO, -128
9D00F550  004B2024   AND A0, V0, T3
9D00F554  35290020   ORI T1, T1, 32
9D00F558  00401821   ADDU V1, V0, ZERO
9D00F55C  7C042420   SEB A0, A0
9D00F560  7C094C20   SEB T1, T1
9D00F564  00403821   ADDU A3, V0, ZERO
9D00F568  8FAB0018   LW T3, 24(SP)
9D00F56C  0B400176   J .L116
9D00F570  8FAE0014   LW T6, 20(SP)
9D00F574  240EFF80   ADDIU T6, ZERO, -128
9D00F578  004E2024   AND A0, V0, T6
9D00F57C  35290020   ORI T1, T1, 32
9D00F580  7C042420   SEB A0, A0
9D00F584  7C094C20   SEB T1, T1
9D00F588  00403821   ADDU A3, V0, ZERO
9D00F58C  8FAB0018   LW T3, 24(SP)
9D00F590  0B400176   J .L116
9D00F594  8FAE0014   LW T6, 20(SP)
9D00F598  2406FF80   ADDIU A2, ZERO, -128
9D00F59C  00462024   AND A0, V0, A2
9D00F5A0  35290020   ORI T1, T1, 32
9D00F5A4  00401821   ADDU V1, V0, ZERO
9D00F5A8  7C042420   SEB A0, A0
9D00F5AC  7C094C20   SEB T1, T1
9D00F5B0  00403821   ADDU A3, V0, ZERO
9D00F5B4  8FAB0018   LW T3, 24(SP)
9D00F5B8  0B400176   J .L116
9D00F5BC  8FAE0014   LW T6, 20(SP)
9D00F5C0  2408FF80   ADDIU T0, ZERO, -128
9D00F5C4  00482024   AND A0, V0, T0
9D00F5C8  35290020   ORI T1, T1, 32
9D00F5CC  7C042420   SEB A0, A0
9D00F5D0  7C094C20   SEB T1, T1
9D00F5D4  00403821   ADDU A3, V0, ZERO
9D00F5D8  8FAB0018   LW T3, 24(SP)
9D00F5DC  0B400176   J .L116
9D00F5E0  8FAE0014   LW T6, 20(SP)
9D00F5E4  7C023004   INS V0, ZERO, 0, 7
9D00F5E8  35290020   ORI T1, T1, 32
9D00F5EC  7C022420   SEB A0, V0
9D00F5F0  7C094C20   SEB T1, T1
9D00F5F4  02409821   ADDU S3, S2, ZERO
9D00F5F8  00006821   ADDU T5, ZERO, ZERO
9D00F5FC  8FAB0018   LW T3, 24(SP)
9D00F600  0B400176   J .L116
9D00F604  8FAE0014   LW T6, 20(SP)
9D00F608  7C023004   INS V0, ZERO, 0, 7
9D00F60C  35290020   ORI T1, T1, 32
9D00F610  7C022420   SEB A0, V0
9D00F614  7C094C20   SEB T1, T1
9D00F618  02409821   ADDU S3, S2, ZERO
9D00F61C  8FAB0018   LW T3, 24(SP)
9D00F620  0B400176   J .L116
9D00F624  8FAE0014   LW T6, 20(SP)
9D00F628  240BFF80   ADDIU T3, ZERO, -128
9D00F62C  004B2024   AND A0, V0, T3
9D00F630  35290020   ORI T1, T1, 32
9D00F634  00401821   ADDU V1, V0, ZERO
9D00F638  7C042420   SEB A0, A0
9D00F63C  7C094C20   SEB T1, T1
9D00F640  00403821   ADDU A3, V0, ZERO
9D00F644  8FAB0018   LW T3, 24(SP)
9D00F648  0B400176   J .L116
9D00F64C  8FAE0014   LW T6, 20(SP)
9D00F650  240EFF80   ADDIU T6, ZERO, -128
9D00F654  004E2024   AND A0, V0, T6
9D00F658  35290020   ORI T1, T1, 32
9D00F65C  00405021   ADDU T2, V0, ZERO
9D00F660  7C042420   SEB A0, A0
9D00F664  7C094C20   SEB T1, T1
9D00F668  02409821   ADDU S3, S2, ZERO
9D00F66C  00403821   ADDU A3, V0, ZERO
9D00F670  8FAB0018   LW T3, 24(SP)
9D00F674  0B400176   J .L116
9D00F678  8FAE0014   LW T6, 20(SP)
9D00F67C  00462024   AND A0, V0, A2
9D00F680  35290020   ORI T1, T1, 32
9D00F684  00401821   ADDU V1, V0, ZERO
9D00F688  7C042420   SEB A0, A0
9D00F68C  7C094C20   SEB T1, T1
9D00F690  00403821   ADDU A3, V0, ZERO
9D00F694  8FAB0018   LW T3, 24(SP)
9D00F698  0B400176   J .L116
9D00F69C  8FAE0014   LW T6, 20(SP)
9D00F6A0  2406FF80   ADDIU A2, ZERO, -128
9D00F6A4  00462024   AND A0, V0, A2
9D00F6A8  35290020   ORI T1, T1, 32
9D00F6AC  00401821   ADDU V1, V0, ZERO
9D00F6B0  7C042420   SEB A0, A0
9D00F6B4  7C094C20   SEB T1, T1
9D00F6B8  00403821   ADDU A3, V0, ZERO
9D00F6BC  8FAB0018   LW T3, 24(SP)
9D00F6C0  0B400176   J .L116
9D00F6C4  8FAE0014   LW T6, 20(SP)
9D00F6C8  2406FF80   ADDIU A2, ZERO, -128
9D00F6CC  00462024   AND A0, V0, A2
9D00F6D0  35290020   ORI T1, T1, 32
9D00F6D4  00401821   ADDU V1, V0, ZERO
9D00F6D8  7C042420   SEB A0, A0
9D00F6DC  7C094C20   SEB T1, T1
9D00F6E0  00403821   ADDU A3, V0, ZERO
9D00F6E4  8FAB0018   LW T3, 24(SP)
9D00F6E8  0B400176   J .L116
9D00F6EC  8FAE0014   LW T6, 20(SP)
9D00F6F0  2405FF80   ADDIU A1, ZERO, -128
9D00F6F4  00452024   AND A0, V0, A1
9D00F6F8  35290020   ORI T1, T1, 32
9D00F6FC  7C042420   SEB A0, A0
9D00F700  7C094C20   SEB T1, T1
9D00F704  00403821   ADDU A3, V0, ZERO
9D00F708  8FAB0018   LW T3, 24(SP)
9D00F70C  0B400176   J .L116
9D00F710  8FAE0014   LW T6, 20(SP)
9D00F714  2408FF80   ADDIU T0, ZERO, -128
9D00F718  00482024   AND A0, V0, T0
9D00F71C  35290020   ORI T1, T1, 32
9D00F720  7C042420   SEB A0, A0
9D00F724  7C094C20   SEB T1, T1
9D00F728  00403821   ADDU A3, V0, ZERO
9D00F72C  8FAB0018   LW T3, 24(SP)
9D00F730  0B400176   J .L116
9D00F734  8FAE0014   LW T6, 20(SP)
9D00F738  2405FF80   ADDIU A1, ZERO, -128
9D00F73C  00452024   AND A0, V0, A1
9D00F740  35290020   ORI T1, T1, 32
9D00F744  7C042420   SEB A0, A0
9D00F748  7C094C20   SEB T1, T1
9D00F74C  00403821   ADDU A3, V0, ZERO
9D00F750  8FAB0018   LW T3, 24(SP)
9D00F754  0B400176   J .L116
9D00F758  8FAE0014   LW T6, 20(SP)
9D00F75C  2408FF80   ADDIU T0, ZERO, -128
9D00F760  00482024   AND A0, V0, T0
9D00F764  35290020   ORI T1, T1, 32
9D00F768  7C042420   SEB A0, A0
9D00F76C  7C094C20   SEB T1, T1
9D00F770  00403821   ADDU A3, V0, ZERO
9D00F774  8FAB0018   LW T3, 24(SP)
9D00F778  0B400176   J .L116
9D00F77C  8FAE0014   LW T6, 20(SP)
9D00F780  2405FF80   ADDIU A1, ZERO, -128
9D00F784  00452024   AND A0, V0, A1
9D00F788  35290020   ORI T1, T1, 32
9D00F78C  7C042420   SEB A0, A0
9D00F790  7C094C20   SEB T1, T1
9D00F794  00403821   ADDU A3, V0, ZERO
9D00F798  8FAB0018   LW T3, 24(SP)
9D00F79C  0B400176   J .L116
9D00F7A0  8FAE0014   LW T6, 20(SP)
9D00F7A4  240EFF80   ADDIU T6, ZERO, -128
9D00F7A8  004E2024   AND A0, V0, T6
9D00F7AC  35290020   ORI T1, T1, 32
9D00F7B0  00401821   ADDU V1, V0, ZERO
9D00F7B4  7C042420   SEB A0, A0
9D00F7B8  7C094C20   SEB T1, T1
9D00F7BC  00403821   ADDU A3, V0, ZERO
9D00F7C0  8FAB0018   LW T3, 24(SP)
9D00F7C4  0B400176   J .L116
9D00F7C8  8FAE0014   LW T6, 20(SP)
9D00F7CC  2408FF80   ADDIU T0, ZERO, -128
9D00F7D0  00482024   AND A0, V0, T0
9D00F7D4  35290020   ORI T1, T1, 32
9D00F7D8  7C042420   SEB A0, A0
9D00F7DC  7C094C20   SEB T1, T1
9D00F7E0  00403821   ADDU A3, V0, ZERO
9D00F7E4  8FAB0018   LW T3, 24(SP)
9D00F7E8  0B400176   J .L116
9D00F7EC  8FAE0014   LW T6, 20(SP)
9D00F7F0  35290020   ORI T1, T1, 32
9D00F7F4  7C022420   SEB A0, V0
9D00F7F8  7C094C20   SEB T1, T1
9D00F7FC  8FAB0018   LW T3, 24(SP)
9D00F800  0B400176   J .L116
9D00F804  8FAE0014   LW T6, 20(SP)
9D00F808  7C023004   INS V0, ZERO, 0, 7
9D00F80C  35290020   ORI T1, T1, 32
9D00F810  7C022420   SEB A0, V0
9D00F814  7C094C20   SEB T1, T1
9D00F818  8FAB0018   LW T3, 24(SP)
9D00F81C  0B400176   J .L116
9D00F820  8FAE0014   LW T6, 20(SP)
9D00F824  240EFF80   ADDIU T6, ZERO, -128
9D00F828  004E2024   AND A0, V0, T6
9D00F82C  35290020   ORI T1, T1, 32
9D00F830  7C042420   SEB A0, A0
9D00F834  7C094C20   SEB T1, T1
9D00F838  00403821   ADDU A3, V0, ZERO
9D00F83C  8FAB0018   LW T3, 24(SP)
9D00F840  0B400176   J .L116
9D00F844  8FAE0014   LW T6, 20(SP)
9D00F848  240EFF80   ADDIU T6, ZERO, -128
9D00F84C  004E2024   AND A0, V0, T6
9D00F850  35290020   ORI T1, T1, 32
9D00F854  00401821   ADDU V1, V0, ZERO
9D00F858  7C042420   SEB A0, A0
9D00F85C  7C094C20   SEB T1, T1
9D00F860  00403821   ADDU A3, V0, ZERO
9D00F864  8FAB0018   LW T3, 24(SP)
9D00F868  0B400176   J .L116
9D00F86C  8FAE0014   LW T6, 20(SP)
9D00F870  240BFF80   ADDIU T3, ZERO, -128
9D00F874  004B2024   AND A0, V0, T3
9D00F878  35290020   ORI T1, T1, 32
9D00F87C  00401821   ADDU V1, V0, ZERO
9D00F880  7C042420   SEB A0, A0
9D00F884  7C094C20   SEB T1, T1
9D00F888  00403821   ADDU A3, V0, ZERO
9D00F88C  8FAB0018   LW T3, 24(SP)
9D00F890  0B400176   J .L116
9D00F894  8FAE0014   LW T6, 20(SP)
9D00F898  240EFF80   ADDIU T6, ZERO, -128
9D00F89C  004E2024   AND A0, V0, T6
9D00F8A0  35290020   ORI T1, T1, 32
9D00F8A4  7C042420   SEB A0, A0
9D00F8A8  7C094C20   SEB T1, T1
9D00F8AC  00403821   ADDU A3, V0, ZERO
9D00F8B0  8FAB0018   LW T3, 24(SP)
9D00F8B4  0B400176   J .L116
9D00F8B8  8FAE0014   LW T6, 20(SP)
9D00F8BC  2405FF80   ADDIU A1, ZERO, -128
9D00F8C0  00452024   AND A0, V0, A1
9D00F8C4  35290020   ORI T1, T1, 32
9D00F8C8  00401821   ADDU V1, V0, ZERO
9D00F8CC  7C042420   SEB A0, A0
9D00F8D0  7C094C20   SEB T1, T1
9D00F8D4  00403821   ADDU A3, V0, ZERO
9D00F8D8  8FAB0018   LW T3, 24(SP)
9D00F8DC  0B400176   J .L116
9D00F8E0  8FAE0014   LW T6, 20(SP)
9D00F8E4  2408FF80   ADDIU T0, ZERO, -128
9D00F8E8  00482024   AND A0, V0, T0
9D00F8EC  35290020   ORI T1, T1, 32
9D00F8F0  00401821   ADDU V1, V0, ZERO
9D00F8F4  7C042420   SEB A0, A0
9D00F8F8  7C094C20   SEB T1, T1
9D00F8FC  00403821   ADDU A3, V0, ZERO
9D00F900  8FAB0018   LW T3, 24(SP)
9D00F904  0B400176   J .L116
9D00F908  8FAE0014   LW T6, 20(SP)
9D00F90C  7C023004   INS V0, ZERO, 0, 7
9D00F910  35290020   ORI T1, T1, 32
9D00F914  7C022420   SEB A0, V0
9D00F918  7C094C20   SEB T1, T1
9D00F91C  8FAB0018   LW T3, 24(SP)
9D00F920  0B400176   J .L116
9D00F924  8FAE0014   LW T6, 20(SP)
9D00F928  240BFF80   ADDIU T3, ZERO, -128
9D00F92C  004B2024   AND A0, V0, T3
9D00F930  35290020   ORI T1, T1, 32
9D00F934  7C042420   SEB A0, A0
9D00F938  7C094C20   SEB T1, T1
9D00F93C  00403821   ADDU A3, V0, ZERO
9D00F940  8FAB0018   LW T3, 24(SP)
9D00F944  0B400176   J .L116
9D00F948  8FAE0014   LW T6, 20(SP)
9D00F94C  2405FF80   ADDIU A1, ZERO, -128
9D00F950  00452024   AND A0, V0, A1
9D00F954  35290020   ORI T1, T1, 32
9D00F958  7C042420   SEB A0, A0
9D00F95C  7C094C20   SEB T1, T1
9D00F960  00403821   ADDU A3, V0, ZERO
9D00F964  8FAB0018   LW T3, 24(SP)
9D00F968  0B400176   J .L116
9D00F96C  8FAE0014   LW T6, 20(SP)
9D00F970  240BFF80   ADDIU T3, ZERO, -128
9D00F974  004B2024   AND A0, V0, T3
9D00F978  35290020   ORI T1, T1, 32
9D00F97C  7C042420   SEB A0, A0
9D00F980  7C094C20   SEB T1, T1
9D00F984  00403821   ADDU A3, V0, ZERO
9D00F988  8FAB0018   LW T3, 24(SP)
9D00F98C  0B400176   J .L116
9D00F990  8FAE0014   LW T6, 20(SP)
9D00F994  2405FF80   ADDIU A1, ZERO, -128
9D00F998  00452024   AND A0, V0, A1
9D00F99C  35290020   ORI T1, T1, 32
9D00F9A0  00401821   ADDU V1, V0, ZERO
9D00F9A4  7C042420   SEB A0, A0
9D00F9A8  7C094C20   SEB T1, T1
9D00F9AC  00403821   ADDU A3, V0, ZERO
9D00F9B0  8FAB0018   LW T3, 24(SP)
9D00F9B4  0B400176   J .L116
9D00F9B8  8FAE0014   LW T6, 20(SP)
9D00F9BC  00462024   AND A0, V0, A2
9D00F9C0  35290020   ORI T1, T1, 32
9D00F9C4  00401821   ADDU V1, V0, ZERO
9D00F9C8  7C042420   SEB A0, A0
9D00F9CC  7C094C20   SEB T1, T1
9D00F9D0  00403821   ADDU A3, V0, ZERO
9D00F9D4  8FAB0018   LW T3, 24(SP)
9D00F9D8  0B400176   J .L116
9D00F9DC  8FAE0014   LW T6, 20(SP)
9D00F9E0  7C023004   INS V0, ZERO, 0, 7
9D00F9E4  35290020   ORI T1, T1, 32
9D00F9E8  7C022420   SEB A0, V0
9D00F9EC  7C094C20   SEB T1, T1
9D00F9F0  8FAB0018   LW T3, 24(SP)
9D00F9F4  0B400176   J .L116
9D00F9F8  8FAE0014   LW T6, 20(SP)
9D00F9FC  7C023004   INS V0, ZERO, 0, 7
9D00FA00  35290020   ORI T1, T1, 32
9D00FA04  7C022420   SEB A0, V0
9D00FA08  7C094C20   SEB T1, T1
9D00FA0C  8FAB0018   LW T3, 24(SP)
9D00FA10  0B400176   J .L116
9D00FA14  8FAE0014   LW T6, 20(SP)
9D00FA18  2408FF80   ADDIU T0, ZERO, -128
9D00FA1C  00482024   AND A0, V0, T0
9D00FA20  35290020   ORI T1, T1, 32
9D00FA24  7C042420   SEB A0, A0
9D00FA28  7C094C20   SEB T1, T1
9D00FA2C  00403821   ADDU A3, V0, ZERO
9D00FA30  8FAB0018   LW T3, 24(SP)
9D00FA34  0B400176   J .L116
9D00FA38  8FAE0014   LW T6, 20(SP)
9D00FA3C  240EFF80   ADDIU T6, ZERO, -128
9D00FA40  004E2024   AND A0, V0, T6
9D00FA44  35290020   ORI T1, T1, 32
9D00FA48  00401821   ADDU V1, V0, ZERO
9D00FA4C  7C042420   SEB A0, A0
9D00FA50  7C094C20   SEB T1, T1
9D00FA54  00403821   ADDU A3, V0, ZERO
9D00FA58  8FAB0018   LW T3, 24(SP)
9D00FA5C  0B400176   J .L116
9D00FA60  8FAE0014   LW T6, 20(SP)
9D00FA64  2408FF80   ADDIU T0, ZERO, -128
9D00FA68  00482024   AND A0, V0, T0
9D00FA6C  35290020   ORI T1, T1, 32
9D00FA70  00401821   ADDU V1, V0, ZERO
9D00FA74  7C042420   SEB A0, A0
9D00FA78  7C094C20   SEB T1, T1
9D00FA7C  00403821   ADDU A3, V0, ZERO
9D00FA80  8FAB0018   LW T3, 24(SP)
9D00FA84  0B400176   J .L116
9D00FA88  8FAE0014   LW T6, 20(SP)
9D00FA8C  7C023004   INS V0, ZERO, 0, 7
9D00FA90  35290020   ORI T1, T1, 32
9D00FA94  7C022420   SEB A0, V0
9D00FA98  7C094C20   SEB T1, T1
9D00FA9C  8FAB0018   LW T3, 24(SP)
9D00FAA0  0B400176   J .L116
9D00FAA4  8FAE0014   LW T6, 20(SP)
9D00FAA8  35290020   ORI T1, T1, 32
9D00FAAC  7C042420   SEB A0, A0
9D00FAB0  7C094C20   SEB T1, T1
9D00FAB4  8FAB0018   LW T3, 24(SP)
9D00FAB8  0B400176   J .L116
9D00FABC  8FAE0014   LW T6, 20(SP)
9D00FAC0  2403FF80   ADDIU V1, ZERO, -128
9D00FAC4  00432024   AND A0, V0, V1
9D00FAC8  35290020   ORI T1, T1, 32
9D00FACC  00401821   ADDU V1, V0, ZERO
9D00FAD0  7C042420   SEB A0, A0
9D00FAD4  7C094C20   SEB T1, T1
9D00FAD8  00403821   ADDU A3, V0, ZERO
9D00FADC  8FAB0018   LW T3, 24(SP)
9D00FAE0  0B400176   J .L116
9D00FAE4  8FAE0014   LW T6, 20(SP)
9D00FAE8  240EFF80   ADDIU T6, ZERO, -128
9D00FAEC  004E2024   AND A0, V0, T6
9D00FAF0  35290020   ORI T1, T1, 32
9D00FAF4  00401821   ADDU V1, V0, ZERO
9D00FAF8  7C042420   SEB A0, A0
9D00FAFC  7C094C20   SEB T1, T1
9D00FB00  00403821   ADDU A3, V0, ZERO
9D00FB04  8FAB0018   LW T3, 24(SP)
9D00FB08  0B400176   J .L116
9D00FB0C  8FAE0014   LW T6, 20(SP)
9D00FB10  2405FF80   ADDIU A1, ZERO, -128
9D00FB14  00452024   AND A0, V0, A1
9D00FB18  35290020   ORI T1, T1, 32
9D00FB1C  7C042420   SEB A0, A0
9D00FB20  7C094C20   SEB T1, T1
9D00FB24  00403821   ADDU A3, V0, ZERO
9D00FB28  8FAB0018   LW T3, 24(SP)
9D00FB2C  0B400176   J .L116
9D00FB30  8FAE0014   LW T6, 20(SP)
9D00FB34  2406FF80   ADDIU A2, ZERO, -128
9D00FB38  00462024   AND A0, V0, A2
9D00FB3C  35290020   ORI T1, T1, 32
9D00FB40  00401821   ADDU V1, V0, ZERO
9D00FB44  7C042420   SEB A0, A0
9D00FB48  7C094C20   SEB T1, T1
9D00FB4C  00403821   ADDU A3, V0, ZERO
9D00FB50  8FAB0018   LW T3, 24(SP)
9D00FB54  0B400176   J .L116
9D00FB58  8FAE0014   LW T6, 20(SP)
9D00FB5C  240EFF80   ADDIU T6, ZERO, -128
9D00FB60  004E2024   AND A0, V0, T6
9D00FB64  35290020   ORI T1, T1, 32
9D00FB68  7C042420   SEB A0, A0
9D00FB6C  7C094C20   SEB T1, T1
9D00FB70  00403821   ADDU A3, V0, ZERO
9D00FB74  8FAB0018   LW T3, 24(SP)
9D00FB78  0B400176   J .L116
9D00FB7C  8FAE0014   LW T6, 20(SP)
9D00FB80  35290020   ORI T1, T1, 32
9D00FB84  7C022420   SEB A0, V0
9D00FB88  7C094C20   SEB T1, T1
9D00FB8C  8FAB0018   LW T3, 24(SP)
9D00FB90  0B400176   J .L116
9D00FB94  8FAE0014   LW T6, 20(SP)
9D00FB98  240BFF80   ADDIU T3, ZERO, -128
9D00FB9C  004B2024   AND A0, V0, T3
9D00FBA0  35290020   ORI T1, T1, 32
9D00FBA4  7C042420   SEB A0, A0
9D00FBA8  7C094C20   SEB T1, T1
9D00FBAC  00403821   ADDU A3, V0, ZERO
9D00FBB0  8FAB0018   LW T3, 24(SP)
9D00FBB4  0B400176   J .L116
9D00FBB8  8FAE0014   LW T6, 20(SP)
9D00FBBC  2406FF80   ADDIU A2, ZERO, -128
9D00FBC0  00462024   AND A0, V0, A2
9D00FBC4  35290020   ORI T1, T1, 32
9D00FBC8  00401821   ADDU V1, V0, ZERO
9D00FBCC  7C042420   SEB A0, A0
9D00FBD0  7C094C20   SEB T1, T1
9D00FBD4  00403821   ADDU A3, V0, ZERO
9D00FBD8  8FAB0018   LW T3, 24(SP)
9D00FBDC  0B400176   J .L116
9D00FBE0  8FAE0014   LW T6, 20(SP)
9D00FBE4  35290020   ORI T1, T1, 32
9D00FBE8  7C042420   SEB A0, A0
9D00FBEC  7C094C20   SEB T1, T1
9D00FBF0  8FAB0018   LW T3, 24(SP)
9D00FBF4  0B400176   J .L116
9D00FBF8  8FAE0014   LW T6, 20(SP)
9D00FBFC  7C023004   INS V0, ZERO, 0, 7
9D00FC00  35290020   ORI T1, T1, 32
9D00FC04  7C022420   SEB A0, V0
9D00FC08  7C094C20   SEB T1, T1
9D00FC0C  8FAB0018   LW T3, 24(SP)
9D00FC10  0B400176   J .L116
9D00FC14  8FAE0014   LW T6, 20(SP)
9D00FC18  2408FF80   ADDIU T0, ZERO, -128
9D00FC1C  00482024   AND A0, V0, T0
9D00FC20  35290020   ORI T1, T1, 32
9D00FC24  7C042420   SEB A0, A0
9D00FC28  7C094C20   SEB T1, T1
9D00FC2C  00403821   ADDU A3, V0, ZERO
9D00FC30  8FAB0018   LW T3, 24(SP)
9D00FC34  0B400176   J .L116
9D00FC38  8FAE0014   LW T6, 20(SP)
9D00FC3C  7C023004   INS V0, ZERO, 0, 7
9D00FC40  35290020   ORI T1, T1, 32
9D00FC44  7C022420   SEB A0, V0
9D00FC48  7C094C20   SEB T1, T1
9D00FC4C  8FAB0018   LW T3, 24(SP)
9D00FC50  0B400176   J .L116
9D00FC54  8FAE0014   LW T6, 20(SP)
9D00FC58  240EFF80   ADDIU T6, ZERO, -128
9D00FC5C  004E2024   AND A0, V0, T6
9D00FC60  35290020   ORI T1, T1, 32
9D00FC64  00401821   ADDU V1, V0, ZERO
9D00FC68  7C042420   SEB A0, A0
9D00FC6C  7C094C20   SEB T1, T1
9D00FC70  00403821   ADDU A3, V0, ZERO
9D00FC74  8FAB0018   LW T3, 24(SP)
9D00FC78  0B400176   J .L116
9D00FC7C  8FAE0014   LW T6, 20(SP)
9D00FC80  240BFF80   ADDIU T3, ZERO, -128
9D00FC84  004B2024   AND A0, V0, T3
9D00FC88  35290020   ORI T1, T1, 32
9D00FC8C  00405021   ADDU T2, V0, ZERO
9D00FC90  7C042420   SEB A0, A0
9D00FC94  7C094C20   SEB T1, T1
9D00FC98  00403821   ADDU A3, V0, ZERO
9D00FC9C  8FAB0018   LW T3, 24(SP)
9D00FCA0  0B400176   J .L116
9D00FCA4  8FAE0014   LW T6, 20(SP)
9D00FCA8  00462024   AND A0, V0, A2
9D00FCAC  35290020   ORI T1, T1, 32
9D00FCB0  00401821   ADDU V1, V0, ZERO
9D00FCB4  7C042420   SEB A0, A0
9D00FCB8  7C094C20   SEB T1, T1
9D00FCBC  00403821   ADDU A3, V0, ZERO
9D00FCC0  8FAB0018   LW T3, 24(SP)
9D00FCC4  0B400176   J .L116
9D00FCC8  8FAE0014   LW T6, 20(SP)
9D00FCCC  2405FF80   ADDIU A1, ZERO, -128
9D00FCD0  00452024   AND A0, V0, A1
9D00FCD4  35290020   ORI T1, T1, 32
9D00FCD8  00401821   ADDU V1, V0, ZERO
9D00FCDC  7C042420   SEB A0, A0
9D00FCE0  7C094C20   SEB T1, T1
9D00FCE4  00403821   ADDU A3, V0, ZERO
9D00FCE8  8FAB0018   LW T3, 24(SP)
9D00FCEC  0B400176   J .L116
9D00FCF0  8FAE0014   LW T6, 20(SP)
9D00FCF4  7C023004   INS V0, ZERO, 0, 7
9D00FCF8  35290020   ORI T1, T1, 32
9D00FCFC  7C022420   SEB A0, V0
9D00FD00  7C094C20   SEB T1, T1
9D00FD04  8FAB0018   LW T3, 24(SP)
9D00FD08  0B400176   J .L116
9D00FD0C  8FAE0014   LW T6, 20(SP)
9D00FD10  240BFF80   ADDIU T3, ZERO, -128
9D00FD14  004B2024   AND A0, V0, T3
9D00FD18  35290020   ORI T1, T1, 32
9D00FD1C  00401821   ADDU V1, V0, ZERO
9D00FD20  7C042420   SEB A0, A0
9D00FD24  7C094C20   SEB T1, T1
9D00FD28  00403821   ADDU A3, V0, ZERO
9D00FD2C  8FAB0018   LW T3, 24(SP)
9D00FD30  0B400176   J .L116
9D00FD34  8FAE0014   LW T6, 20(SP)
9D00FD38  240EFF80   ADDIU T6, ZERO, -128
9D00FD3C  004E2024   AND A0, V0, T6
9D00FD40  35290020   ORI T1, T1, 32
9D00FD44  00401821   ADDU V1, V0, ZERO
9D00FD48  7C042420   SEB A0, A0
9D00FD4C  7C094C20   SEB T1, T1
9D00FD50  00403821   ADDU A3, V0, ZERO
9D00FD54  8FAB0018   LW T3, 24(SP)
9D00FD58  0B400176   J .L116
9D00FD5C  8FAE0014   LW T6, 20(SP)
9D00FD60  2406FF80   ADDIU A2, ZERO, -128
9D00FD64  00462024   AND A0, V0, A2
9D00FD68  35290020   ORI T1, T1, 32
9D00FD6C  00401821   ADDU V1, V0, ZERO
9D00FD70  7C042420   SEB A0, A0
9D00FD74  7C094C20   SEB T1, T1
9D00FD78  00403821   ADDU A3, V0, ZERO
9D00FD7C  8FAB0018   LW T3, 24(SP)
9D00FD80  0B400176   J .L116
9D00FD84  8FAE0014   LW T6, 20(SP)
9D00FD88  7C023004   INS V0, ZERO, 0, 7
9D00FD8C  35290020   ORI T1, T1, 32
9D00FD90  7C022420   SEB A0, V0
9D00FD94  7C094C20   SEB T1, T1
9D00FD98  8FAB0018   LW T3, 24(SP)
9D00FD9C  0B400176   J .L116
9D00FDA0  8FAE0014   LW T6, 20(SP)
9D00FDA4  240BFF80   ADDIU T3, ZERO, -128
9D00FDA8  004B2024   AND A0, V0, T3
9D00FDAC  35290020   ORI T1, T1, 32
9D00FDB0  00401821   ADDU V1, V0, ZERO
9D00FDB4  7C042420   SEB A0, A0
9D00FDB8  7C094C20   SEB T1, T1
9D00FDBC  00403821   ADDU A3, V0, ZERO
9D00FDC0  8FAB0018   LW T3, 24(SP)
9D00FDC4  0B400176   J .L116
9D00FDC8  8FAE0014   LW T6, 20(SP)
9D00FDCC  240EFF80   ADDIU T6, ZERO, -128
9D00FDD0  004E2024   AND A0, V0, T6
9D00FDD4  35290020   ORI T1, T1, 32
9D00FDD8  7C042420   SEB A0, A0
9D00FDDC  7C094C20   SEB T1, T1
9D00FDE0  00403821   ADDU A3, V0, ZERO
9D00FDE4  8FAB0018   LW T3, 24(SP)
9D00FDE8  0B400176   J .L116
9D00FDEC  8FAE0014   LW T6, 20(SP)
9D00FDF0  7C023004   INS V0, ZERO, 0, 7
9D00FDF4  35290020   ORI T1, T1, 32
9D00FDF8  7C022420   SEB A0, V0
9D00FDFC  7C094C20   SEB T1, T1
9D00FE00  8FAB0018   LW T3, 24(SP)
9D00FE04  0B400176   J .L116
9D00FE08  8FAE0014   LW T6, 20(SP)
9D00FE0C  240BFF80   ADDIU T3, ZERO, -128
9D00FE10  004B2024   AND A0, V0, T3
9D00FE14  35290020   ORI T1, T1, 32
9D00FE18  00401821   ADDU V1, V0, ZERO
9D00FE1C  7C042420   SEB A0, A0
9D00FE20  7C094C20   SEB T1, T1
9D00FE24  00403821   ADDU A3, V0, ZERO
9D00FE28  8FAB0018   LW T3, 24(SP)
9D00FE2C  0B400176   J .L116
9D00FE30  8FAE0014   LW T6, 20(SP)
9D00FE34  2406FF80   ADDIU A2, ZERO, -128
9D00FE38  00462024   AND A0, V0, A2
9D00FE3C  35290020   ORI T1, T1, 32
9D00FE40  7C042420   SEB A0, A0
9D00FE44  7C094C20   SEB T1, T1
9D00FE48  00403821   ADDU A3, V0, ZERO
9D00FE4C  8FAB0018   LW T3, 24(SP)
9D00FE50  0B400176   J .L116
9D00FE54  8FAE0014   LW T6, 20(SP)
9D00FE58  004B2024   AND A0, V0, T3
9D00FE5C  35290020   ORI T1, T1, 32
9D00FE60  00401821   ADDU V1, V0, ZERO
9D00FE64  7C042420   SEB A0, A0
9D00FE68  7C094C20   SEB T1, T1
9D00FE6C  00403821   ADDU A3, V0, ZERO
9D00FE70  8FAB0018   LW T3, 24(SP)
9D00FE74  0B400176   J .L116
9D00FE78  8FAE0014   LW T6, 20(SP)
9D00FE7C  7C023004   INS V0, ZERO, 0, 7
9D00FE80  35290020   ORI T1, T1, 32
9D00FE84  7C022420   SEB A0, V0
9D00FE88  7C094C20   SEB T1, T1
9D00FE8C  8FAB0018   LW T3, 24(SP)
9D00FE90  0B400176   J .L116
9D00FE94  8FAE0014   LW T6, 20(SP)
9D00FE98  7C023004   INS V0, ZERO, 0, 7
9D00FE9C  35290020   ORI T1, T1, 32
9D00FEA0  7C022420   SEB A0, V0
9D00FEA4  7C094C20   SEB T1, T1
9D00FEA8  8FAB0018   LW T3, 24(SP)
9D00FEAC  0B400176   J .L116
9D00FEB0  8FAE0014   LW T6, 20(SP)
9D00FEB4  240BFF80   ADDIU T3, ZERO, -128
9D00FEB8  004B2024   AND A0, V0, T3
9D00FEBC  35290020   ORI T1, T1, 32
9D00FEC0  00401821   ADDU V1, V0, ZERO
9D00FEC4  7C042420   SEB A0, A0
9D00FEC8  7C094C20   SEB T1, T1
9D00FECC  00403821   ADDU A3, V0, ZERO
9D00FED0  8FAB0018   LW T3, 24(SP)
9D00FED4  0B400176   J .L116
9D00FED8  8FAE0014   LW T6, 20(SP)
9D00FEDC  240EFF80   ADDIU T6, ZERO, -128
9D00FEE0  004E2024   AND A0, V0, T6
9D00FEE4  35290020   ORI T1, T1, 32
9D00FEE8  00401821   ADDU V1, V0, ZERO
9D00FEEC  7C042420   SEB A0, A0
9D00FEF0  7C094C20   SEB T1, T1
9D00FEF4  00403821   ADDU A3, V0, ZERO
9D00FEF8  8FAB0018   LW T3, 24(SP)
9D00FEFC  0B400176   J .L116
9D00FF00  8FAE0014   LW T6, 20(SP)
9D00FF04  240BFF80   ADDIU T3, ZERO, -128
9D00FF08  004B2024   AND A0, V0, T3
9D00FF0C  35290020   ORI T1, T1, 32
9D00FF10  00401821   ADDU V1, V0, ZERO
9D00FF14  7C042420   SEB A0, A0
9D00FF18  7C094C20   SEB T1, T1
9D00FF1C  00403821   ADDU A3, V0, ZERO
9D00FF20  8FAB0018   LW T3, 24(SP)
9D00FF24  0B400176   J .L116
9D00FF28  8FAE0014   LW T6, 20(SP)
9D00FF2C  7C023004   INS V0, ZERO, 0, 7
9D00FF30  35290020   ORI T1, T1, 32
9D00FF34  7C022420   SEB A0, V0
9D00FF38  7C094C20   SEB T1, T1
9D00FF3C  8FAB0018   LW T3, 24(SP)
9D00FF40  0B400176   J .L116
9D00FF44  8FAE0014   LW T6, 20(SP)
9D00FF48  240BFF80   ADDIU T3, ZERO, -128
9D00FF4C  004B2024   AND A0, V0, T3
9D00FF50  35290020   ORI T1, T1, 32
9D00FF54  00401821   ADDU V1, V0, ZERO
9D00FF58  7C042420   SEB A0, A0
9D00FF5C  7C094C20   SEB T1, T1
9D00FF60  00403821   ADDU A3, V0, ZERO
9D00FF64  8FAB0018   LW T3, 24(SP)
9D00FF68  0B400176   J .L116
9D00FF6C  8FAE0014   LW T6, 20(SP)
9D00FF70  240EFF80   ADDIU T6, ZERO, -128
9D00FF74  004E2024   AND A0, V0, T6
9D00FF78  35290020   ORI T1, T1, 32
9D00FF7C  00401821   ADDU V1, V0, ZERO
9D00FF80  7C042420   SEB A0, A0
9D00FF84  7C094C20   SEB T1, T1
9D00FF88  02409821   ADDU S3, S2, ZERO
9D00FF8C  00403821   ADDU A3, V0, ZERO
9D00FF90  8FAB0018   LW T3, 24(SP)
9D00FF94  0B400176   J .L116
9D00FF98  8FAE0014   LW T6, 20(SP)
9D00FF9C  2403FF80   ADDIU V1, ZERO, -128
9D00FFA0  00432024   AND A0, V0, V1
9D00FFA4  35290020   ORI T1, T1, 32
9D00FFA8  00401821   ADDU V1, V0, ZERO
9D00FFAC  7C042420   SEB A0, A0
9D00FFB0  7C094C20   SEB T1, T1
9D00FFB4  00403821   ADDU A3, V0, ZERO
9D00FFB8  8FAB0018   LW T3, 24(SP)
9D00FFBC  0B400176   J .L116
9D00FFC0  8FAE0014   LW T6, 20(SP)
9D00FFC4  00405021   ADDU T2, V0, ZERO
9D00FFC8  7C023004   INS V0, ZERO, 0, 7
9D00FFCC  35290020   ORI T1, T1, 32
9D00FFD0  7C022420   SEB A0, V0
9D00FFD4  7C094C20   SEB T1, T1
9D00FFD8  01401821   ADDU V1, T2, ZERO
9D00FFDC  01403821   ADDU A3, T2, ZERO
9D00FFE0  8FAB0018   LW T3, 24(SP)
9D00FFE4  0B400176   J .L116
9D00FFE8  8FAE0014   LW T6, 20(SP)
9D00FFEC  35290020   ORI T1, T1, 32
9D00FFF0  00002021   ADDU A0, ZERO, ZERO
9D00FFF4  7C094C20   SEB T1, T1
9D00FFF8  00403821   ADDU A3, V0, ZERO
9D00FFFC  8FAB0018   LW T3, 24(SP)
9D010000  0B400176   J .L116
9D010004  8FAE0014   LW T6, 20(SP)
9D010008  2408FF80   ADDIU T0, ZERO, -128
9D01000C  00482024   AND A0, V0, T0
9D010010  35290020   ORI T1, T1, 32
9D010014  00401821   ADDU V1, V0, ZERO
9D010018  7C042420   SEB A0, A0
9D01001C  7C094C20   SEB T1, T1
9D010020  02409821   ADDU S3, S2, ZERO
9D010024  00403821   ADDU A3, V0, ZERO
9D010028  8FAB0018   LW T3, 24(SP)
9D01002C  0B400176   J .L116
9D010030  8FAE0014   LW T6, 20(SP)
9D010034  7C023004   INS V0, ZERO, 0, 7
9D010038  7C022420   SEB A0, V0
9D01003C  02409821   ADDU S3, S2, ZERO
9D010040  24090021   ADDIU T1, ZERO, 33
9D010044  8FAB0018   LW T3, 24(SP)
9D010048  0B400176   J .L116
9D01004C  8FAE0014   LW T6, 20(SP)
9D010050  2406FF80   ADDIU A2, ZERO, -128
9D010054  00462024   AND A0, V0, A2
9D010058  35290020   ORI T1, T1, 32
9D01005C  0040A021   ADDU S4, V0, ZERO
9D010060  7C042420   SEB A0, A0
9D010064  7C094C20   SEB T1, T1
9D010068  00403821   ADDU A3, V0, ZERO
9D01006C  8FAB0018   LW T3, 24(SP)
9D010070  0B400176   J .L116
9D010074  8FAE0014   LW T6, 20(SP)
9D010078  2405FF80   ADDIU A1, ZERO, -128
9D01007C  00452024   AND A0, V0, A1
9D010080  35290020   ORI T1, T1, 32
9D010084  7C042420   SEB A0, A0
9D010088  7C094C20   SEB T1, T1
9D01008C  00403821   ADDU A3, V0, ZERO
9D010090  8FAB0018   LW T3, 24(SP)
9D010094  0B400176   J .L116
9D010098  8FAE0014   LW T6, 20(SP)
9D01009C  2408FF80   ADDIU T0, ZERO, -128
9D0100A0  00482024   AND A0, V0, T0
9D0100A4  35290020   ORI T1, T1, 32
9D0100A8  7C042420   SEB A0, A0
9D0100AC  7C094C20   SEB T1, T1
9D0100B0  00403821   ADDU A3, V0, ZERO
9D0100B4  8FAB0018   LW T3, 24(SP)
9D0100B8  0B400176   J .L116
9D0100BC  8FAE0014   LW T6, 20(SP)
9D0100C0  2405FF80   ADDIU A1, ZERO, -128
9D0100C4  00452024   AND A0, V0, A1
9D0100C8  35290020   ORI T1, T1, 32
9D0100CC  00401821   ADDU V1, V0, ZERO
9D0100D0  7C042420   SEB A0, A0
9D0100D4  7C094C20   SEB T1, T1
9D0100D8  00403821   ADDU A3, V0, ZERO
9D0100DC  8FAB0018   LW T3, 24(SP)
9D0100E0  0B400176   J .L116
9D0100E4  8FAE0014   LW T6, 20(SP)
9D0100E8  2408FF80   ADDIU T0, ZERO, -128
9D0100EC  00482024   AND A0, V0, T0
9D0100F0  35290020   ORI T1, T1, 32
9D0100F4  00401821   ADDU V1, V0, ZERO
9D0100F8  7C042420   SEB A0, A0
9D0100FC  7C094C20   SEB T1, T1
9D010100  00403821   ADDU A3, V0, ZERO
9D010104  8FAB0018   LW T3, 24(SP)
9D010108  0B400176   J .L116
9D01010C  8FAE0014   LW T6, 20(SP)
9D010110  2403FF80   ADDIU V1, ZERO, -128
9D010114  00432024   AND A0, V0, V1
9D010118  35290020   ORI T1, T1, 32
9D01011C  00401821   ADDU V1, V0, ZERO
9D010120  7C042420   SEB A0, A0
9D010124  7C094C20   SEB T1, T1
9D010128  00403821   ADDU A3, V0, ZERO
9D01012C  8FAB0018   LW T3, 24(SP)
9D010130  0B400176   J .L116
9D010134  8FAE0014   LW T6, 20(SP)
9D010138  2405FF80   ADDIU A1, ZERO, -128
9D01013C  00452024   AND A0, V0, A1
9D010140  35290020   ORI T1, T1, 32
9D010144  7C042420   SEB A0, A0
9D010148  7C094C20   SEB T1, T1
9D01014C  00403821   ADDU A3, V0, ZERO
9D010150  8FAB0018   LW T3, 24(SP)
9D010154  0B400176   J .L116
9D010158  8FAE0014   LW T6, 20(SP)
9D01015C  7C023004   INS V0, ZERO, 0, 7
9D010160  35290020   ORI T1, T1, 32
9D010164  7C022420   SEB A0, V0
9D010168  7C094C20   SEB T1, T1
9D01016C  8FAB0018   LW T3, 24(SP)
9D010170  0B400176   J .L116
9D010174  8FAE0014   LW T6, 20(SP)
9D010178  2406FF80   ADDIU A2, ZERO, -128
9D01017C  00462024   AND A0, V0, A2
9D010180  35290020   ORI T1, T1, 32
9D010184  00401821   ADDU V1, V0, ZERO
9D010188  7C042420   SEB A0, A0
9D01018C  7C094C20   SEB T1, T1
9D010190  00403821   ADDU A3, V0, ZERO
9D010194  8FAB0018   LW T3, 24(SP)
9D010198  0B400176   J .L116
9D01019C  8FAE0014   LW T6, 20(SP)
9D0101A0  2408FF80   ADDIU T0, ZERO, -128
9D0101A4  00482024   AND A0, V0, T0
9D0101A8  35290020   ORI T1, T1, 32
9D0101AC  00401821   ADDU V1, V0, ZERO
9D0101B0  7C042420   SEB A0, A0
9D0101B4  7C094C20   SEB T1, T1
9D0101B8  00403821   ADDU A3, V0, ZERO
9D0101BC  8FAB0018   LW T3, 24(SP)
9D0101C0  0B400176   J .L116
9D0101C4  8FAE0014   LW T6, 20(SP)
9D0101C8  2403FF80   ADDIU V1, ZERO, -128
9D0101CC  00432024   AND A0, V0, V1
9D0101D0  35290020   ORI T1, T1, 32
9D0101D4  00401821   ADDU V1, V0, ZERO
9D0101D8  7C042420   SEB A0, A0
9D0101DC  7C094C20   SEB T1, T1
9D0101E0  00403821   ADDU A3, V0, ZERO
9D0101E4  8FAB0018   LW T3, 24(SP)
9D0101E8  0B400176   J .L116
9D0101EC  8FAE0014   LW T6, 20(SP)
9D0101F0  35290020   ORI T1, T1, 32
9D0101F4  00002021   ADDU A0, ZERO, ZERO
9D0101F8  7C094C20   SEB T1, T1
9D0101FC  00403821   ADDU A3, V0, ZERO
9D010200  8FAB0018   LW T3, 24(SP)
9D010204  0B400176   J .L116
9D010208  8FAE0014   LW T6, 20(SP)
9D01020C  240BFF80   ADDIU T3, ZERO, -128
9D010210  004B2024   AND A0, V0, T3
9D010214  35290020   ORI T1, T1, 32
9D010218  00401821   ADDU V1, V0, ZERO
9D01021C  7C042420   SEB A0, A0
9D010220  7C094C20   SEB T1, T1
9D010224  00403821   ADDU A3, V0, ZERO
9D010228  8FAB0018   LW T3, 24(SP)
9D01022C  0B400176   J .L116
9D010230  8FAE0014   LW T6, 20(SP)
9D010234  7C023004   INS V0, ZERO, 0, 7
9D010238  35290020   ORI T1, T1, 32
9D01023C  7C022420   SEB A0, V0
9D010240  7C094C20   SEB T1, T1
9D010244  0180B021   ADDU S6, T4, ZERO
9D010248  02409821   ADDU S3, S2, ZERO
9D01024C  8FAB0018   LW T3, 24(SP)
9D010250  0B400176   J .L116
9D010254  8FAE0014   LW T6, 20(SP)
9D010258  2408FF80   ADDIU T0, ZERO, -128
9D01025C  00482024   AND A0, V0, T0
9D010260  35290020   ORI T1, T1, 32
9D010264  00401821   ADDU V1, V0, ZERO
9D010268  7C042420   SEB A0, A0
9D01026C  7C094C20   SEB T1, T1
9D010270  02409821   ADDU S3, S2, ZERO
9D010274  00403821   ADDU A3, V0, ZERO
9D010278  8FAB0018   LW T3, 24(SP)
9D01027C  0B400176   J .L116
9D010280  8FAE0014   LW T6, 20(SP)
9D010284  004E2024   AND A0, V0, T6
9D010288  35290020   ORI T1, T1, 32
9D01028C  00401821   ADDU V1, V0, ZERO
9D010290  7C042420   SEB A0, A0
9D010294  7C094C20   SEB T1, T1
9D010298  00403821   ADDU A3, V0, ZERO
9D01029C  8FAB0018   LW T3, 24(SP)
9D0102A0  0B400176   J .L116
9D0102A4  8FAE0014   LW T6, 20(SP)
9D0102A8  2405FF80   ADDIU A1, ZERO, -128
9D0102AC  00452024   AND A0, V0, A1
9D0102B0  35290020   ORI T1, T1, 32
9D0102B4  00401821   ADDU V1, V0, ZERO
9D0102B8  7C042420   SEB A0, A0
9D0102BC  7C094C20   SEB T1, T1
9D0102C0  00403821   ADDU A3, V0, ZERO
9D0102C4  8FAB0018   LW T3, 24(SP)
9D0102C8  0B400176   J .L116
9D0102CC  8FAE0014   LW T6, 20(SP)
9D0102D0  2403FF80   ADDIU V1, ZERO, -128
9D0102D4  00432024   AND A0, V0, V1
9D0102D8  35290020   ORI T1, T1, 32
9D0102DC  00401821   ADDU V1, V0, ZERO
9D0102E0  7C042420   SEB A0, A0
9D0102E4  7C094C20   SEB T1, T1
9D0102E8  00403821   ADDU A3, V0, ZERO
9D0102EC  8FAB0018   LW T3, 24(SP)
9D0102F0  0B400176   J .L116
9D0102F4  8FAE0014   LW T6, 20(SP)
9D0102F8  240EFF80   ADDIU T6, ZERO, -128
9D0102FC  004E2024   AND A0, V0, T6
9D010300  35290020   ORI T1, T1, 32
9D010304  7C042420   SEB A0, A0
9D010308  7C094C20   SEB T1, T1
9D01030C  00403821   ADDU A3, V0, ZERO
9D010310  8FAB0018   LW T3, 24(SP)
9D010314  0B400176   J .L116
9D010318  8FAE0014   LW T6, 20(SP)
9D01031C  35290020   ORI T1, T1, 32
9D010320  2402FF80   ADDIU V0, ZERO, -128
9D010324  00E22024   AND A0, A3, V0
9D010328  7C042420   SEB A0, A0
9D01032C  7C094C20   SEB T1, T1
9D010330  00E01821   ADDU V1, A3, ZERO
9D010334  8FAB0018   LW T3, 24(SP)
9D010338  0B400176   J .L116
9D01033C  8FAE0014   LW T6, 20(SP)
9D010340  240BFF80   ADDIU T3, ZERO, -128
9D010344  004B2024   AND A0, V0, T3
9D010348  35290020   ORI T1, T1, 32
9D01034C  00401821   ADDU V1, V0, ZERO
9D010350  7C042420   SEB A0, A0
9D010354  7C094C20   SEB T1, T1
9D010358  00403821   ADDU A3, V0, ZERO
9D01035C  8FAB0018   LW T3, 24(SP)
9D010360  0B400176   J .L116
9D010364  8FAE0014   LW T6, 20(SP)
9D010368  2406FF80   ADDIU A2, ZERO, -128
9D01036C  00462024   AND A0, V0, A2
9D010370  35290020   ORI T1, T1, 32
9D010374  00401821   ADDU V1, V0, ZERO
9D010378  7C042420   SEB A0, A0
9D01037C  7C094C20   SEB T1, T1
9D010380  00403821   ADDU A3, V0, ZERO
9D010384  8FAB0018   LW T3, 24(SP)
9D010388  0B400176   J .L116
9D01038C  8FAE0014   LW T6, 20(SP)
9D010390  2408FF80   ADDIU T0, ZERO, -128
9D010394  00482024   AND A0, V0, T0
9D010398  35290020   ORI T1, T1, 32
9D01039C  00401821   ADDU V1, V0, ZERO
9D0103A0  7C042420   SEB A0, A0
9D0103A4  7C094C20   SEB T1, T1
9D0103A8  00403821   ADDU A3, V0, ZERO
9D0103AC  8FAB0018   LW T3, 24(SP)
9D0103B0  0B400176   J .L116
9D0103B4  8FAE0014   LW T6, 20(SP)
9D0103B8  00462024   AND A0, V0, A2
9D0103BC  35290020   ORI T1, T1, 32
9D0103C0  00401821   ADDU V1, V0, ZERO
9D0103C4  7C042420   SEB A0, A0
9D0103C8  7C094C20   SEB T1, T1
9D0103CC  00403821   ADDU A3, V0, ZERO
9D0103D0  8FAB0018   LW T3, 24(SP)
9D0103D4  0B400176   J .L116
9D0103D8  8FAE0014   LW T6, 20(SP)
9D0103DC  2403FF80   ADDIU V1, ZERO, -128
9D0103E0  00432024   AND A0, V0, V1
9D0103E4  35290020   ORI T1, T1, 32
9D0103E8  00401821   ADDU V1, V0, ZERO
9D0103EC  7C042420   SEB A0, A0
9D0103F0  7C094C20   SEB T1, T1
9D0103F4  00403821   ADDU A3, V0, ZERO
9D0103F8  8FAB0018   LW T3, 24(SP)
9D0103FC  0B400176   J .L116
9D010400  8FAE0014   LW T6, 20(SP)
9D010404  2406FF80   ADDIU A2, ZERO, -128
9D010408  00462024   AND A0, V0, A2
9D01040C  35290020   ORI T1, T1, 32
9D010410  7C042420   SEB A0, A0
9D010414  7C094C20   SEB T1, T1
9D010418  00403821   ADDU A3, V0, ZERO
9D01041C  8FAB0018   LW T3, 24(SP)
9D010420  0B400176   J .L116
9D010424  8FAE0014   LW T6, 20(SP)
9D010428  7C023004   INS V0, ZERO, 0, 7
9D01042C  35290020   ORI T1, T1, 32
9D010430  7C022420   SEB A0, V0
9D010434  7C094C20   SEB T1, T1
9D010438  02409821   ADDU S3, S2, ZERO
9D01043C  241E0001   ADDIU FP, ZERO, 1
9D010440  8FAB0018   LW T3, 24(SP)
9D010444  0B400176   J .L116
9D010448  8FAE0014   LW T6, 20(SP)
9D01044C  240EFF80   ADDIU T6, ZERO, -128
9D010450  004E2024   AND A0, V0, T6
9D010454  35290020   ORI T1, T1, 32
9D010458  00401821   ADDU V1, V0, ZERO
9D01045C  7C042420   SEB A0, A0
9D010460  7C094C20   SEB T1, T1
9D010464  00403821   ADDU A3, V0, ZERO
9D010468  8FAB0018   LW T3, 24(SP)
9D01046C  0B400176   J .L116
9D010470  8FAE0014   LW T6, 20(SP)
9D010474  7C023004   INS V0, ZERO, 0, 7
9D010478  35290020   ORI T1, T1, 32
9D01047C  7C022420   SEB A0, V0
9D010480  7C094C20   SEB T1, T1
9D010484  8FAB0018   LW T3, 24(SP)
9D010488  0B400176   J .L116
9D01048C  8FAE0014   LW T6, 20(SP)
9D010490  7C023004   INS V0, ZERO, 0, 7
9D010494  35290020   ORI T1, T1, 32
9D010498  7C022420   SEB A0, V0
9D01049C  7C094C20   SEB T1, T1
9D0104A0  8FAB0018   LW T3, 24(SP)
9D0104A4  0B400176   J .L116
9D0104A8  8FAE0014   LW T6, 20(SP)
9D0104AC  240EFF80   ADDIU T6, ZERO, -128
9D0104B0  004E2024   AND A0, V0, T6
9D0104B4  35290020   ORI T1, T1, 32
9D0104B8  7C042420   SEB A0, A0
9D0104BC  7C094C20   SEB T1, T1
9D0104C0  00403821   ADDU A3, V0, ZERO
9D0104C4  8FAB0018   LW T3, 24(SP)
9D0104C8  0B400176   J .L116
9D0104CC  8FAE0014   LW T6, 20(SP)
9D0104D0  35290020   ORI T1, T1, 32
9D0104D4  7C022420   SEB A0, V0
9D0104D8  7C094C20   SEB T1, T1
9D0104DC  8FAB0018   LW T3, 24(SP)
9D0104E0  0B400176   J .L116
9D0104E4  8FAE0014   LW T6, 20(SP)
9D0104E8  7C023004   INS V0, ZERO, 0, 7
9D0104EC  35290020   ORI T1, T1, 32
9D0104F0  7C022420   SEB A0, V0
9D0104F4  7C094C20   SEB T1, T1
9D0104F8  8FAB0018   LW T3, 24(SP)
9D0104FC  0B400176   J .L116
9D010500  8FAE0014   LW T6, 20(SP)
9D010504  2408FF80   ADDIU T0, ZERO, -128
9D010508  00482024   AND A0, V0, T0
9D01050C  35290020   ORI T1, T1, 32
9D010510  7C042420   SEB A0, A0
9D010514  7C094C20   SEB T1, T1
9D010518  00403821   ADDU A3, V0, ZERO
9D01051C  8FAB0018   LW T3, 24(SP)
9D010520  0B400176   J .L116
9D010524  8FAE0014   LW T6, 20(SP)
9D010528  2403FF80   ADDIU V1, ZERO, -128
9D01052C  00432024   AND A0, V0, V1
9D010530  35290020   ORI T1, T1, 32
9D010534  00401821   ADDU V1, V0, ZERO
9D010538  7C042420   SEB A0, A0
9D01053C  7C094C20   SEB T1, T1
9D010540  00403821   ADDU A3, V0, ZERO
9D010544  8FAB0018   LW T3, 24(SP)
9D010548  0B400176   J .L116
9D01054C  8FAE0014   LW T6, 20(SP)
9D010550  2406FF80   ADDIU A2, ZERO, -128
9D010554  00462024   AND A0, V0, A2
9D010558  35290020   ORI T1, T1, 32
9D01055C  00401821   ADDU V1, V0, ZERO
9D010560  7C042420   SEB A0, A0
9D010564  7C094C20   SEB T1, T1
9D010568  00403821   ADDU A3, V0, ZERO
9D01056C  8FAB0018   LW T3, 24(SP)
9D010570  0B400176   J .L116
9D010574  8FAE0014   LW T6, 20(SP)
9D010578  7C023004   INS V0, ZERO, 0, 7
9D01057C  35290020   ORI T1, T1, 32
9D010580  7C022420   SEB A0, V0
9D010584  7C094C20   SEB T1, T1
9D010588  8FAB0018   LW T3, 24(SP)
9D01058C  0B400176   J .L116
9D010590  8FAE0014   LW T6, 20(SP)
9D010594  7C023004   INS V0, ZERO, 0, 7
9D010598  35290020   ORI T1, T1, 32
9D01059C  7C022420   SEB A0, V0
9D0105A0  7C094C20   SEB T1, T1
9D0105A4  8FAB0018   LW T3, 24(SP)
9D0105A8  0B400176   J .L116
9D0105AC  8FAE0014   LW T6, 20(SP)
9D0105B0  2408FF80   ADDIU T0, ZERO, -128
9D0105B4  00482024   AND A0, V0, T0
9D0105B8  35290020   ORI T1, T1, 32
9D0105BC  00401821   ADDU V1, V0, ZERO
9D0105C0  7C042420   SEB A0, A0
9D0105C4  7C094C20   SEB T1, T1
9D0105C8  00403821   ADDU A3, V0, ZERO
9D0105CC  8FAB0018   LW T3, 24(SP)
9D0105D0  0B400176   J .L116
9D0105D4  8FAE0014   LW T6, 20(SP)
9D0105D8  240BFF80   ADDIU T3, ZERO, -128
9D0105DC  004B2024   AND A0, V0, T3
9D0105E0  35290020   ORI T1, T1, 32
9D0105E4  7C042420   SEB A0, A0
9D0105E8  7C094C20   SEB T1, T1
9D0105EC  00403821   ADDU A3, V0, ZERO
9D0105F0  8FAB0018   LW T3, 24(SP)
9D0105F4  0B400176   J .L116
9D0105F8  8FAE0014   LW T6, 20(SP)
9D0105FC  240BFF80   ADDIU T3, ZERO, -128
9D010600  004B2024   AND A0, V0, T3
9D010604  35290020   ORI T1, T1, 32
9D010608  00401821   ADDU V1, V0, ZERO
9D01060C  7C042420   SEB A0, A0
9D010610  7C094C20   SEB T1, T1
9D010614  00403821   ADDU A3, V0, ZERO
9D010618  8FAB0018   LW T3, 24(SP)
9D01061C  0B400176   J .L116
9D010620  8FAE0014   LW T6, 20(SP)
9D010624  2406FF80   ADDIU A2, ZERO, -128
9D010628  00462024   AND A0, V0, A2
9D01062C  35290020   ORI T1, T1, 32
9D010630  00401821   ADDU V1, V0, ZERO
9D010634  7C042420   SEB A0, A0
9D010638  7C094C20   SEB T1, T1
9D01063C  00403821   ADDU A3, V0, ZERO
9D010640  8FAB0018   LW T3, 24(SP)
9D010644  0B400176   J .L116
9D010648  8FAE0014   LW T6, 20(SP)
9D01064C  2403FF80   ADDIU V1, ZERO, -128
9D010650  00432024   AND A0, V0, V1
9D010654  35290020   ORI T1, T1, 32
9D010658  00401821   ADDU V1, V0, ZERO
9D01065C  7C042420   SEB A0, A0
9D010660  7C094C20   SEB T1, T1
9D010664  00403821   ADDU A3, V0, ZERO
9D010668  8FAB0018   LW T3, 24(SP)
9D01066C  0B400176   J .L116
9D010670  8FAE0014   LW T6, 20(SP)
9D010674  2406FF80   ADDIU A2, ZERO, -128
9D010678  00462024   AND A0, V0, A2
9D01067C  35290020   ORI T1, T1, 32
9D010680  7C042420   SEB A0, A0
9D010684  7C094C20   SEB T1, T1
9D010688  00403821   ADDU A3, V0, ZERO
9D01068C  8FAB0018   LW T3, 24(SP)
9D010690  0B400176   J .L116
9D010694  8FAE0014   LW T6, 20(SP)
9D010698  2403FF80   ADDIU V1, ZERO, -128
9D01069C  00432024   AND A0, V0, V1
9D0106A0  35290020   ORI T1, T1, 32
9D0106A4  00401821   ADDU V1, V0, ZERO
9D0106A8  7C042420   SEB A0, A0
9D0106AC  7C094C20   SEB T1, T1
9D0106B0  00403821   ADDU A3, V0, ZERO
9D0106B4  8FAB0018   LW T3, 24(SP)
9D0106B8  0B400176   J .L116
9D0106BC  8FAE0014   LW T6, 20(SP)
9D0106C0  2405FF80   ADDIU A1, ZERO, -128
9D0106C4  00452024   AND A0, V0, A1
9D0106C8  35290020   ORI T1, T1, 32
9D0106CC  00401821   ADDU V1, V0, ZERO
9D0106D0  7C042420   SEB A0, A0
9D0106D4  7C094C20   SEB T1, T1
9D0106D8  00403821   ADDU A3, V0, ZERO
9D0106DC  8FAB0018   LW T3, 24(SP)
9D0106E0  0B400176   J .L116
9D0106E4  8FAE0014   LW T6, 20(SP)
9D0106E8  2406FF80   ADDIU A2, ZERO, -128
9D0106EC  00462024   AND A0, V0, A2
9D0106F0  35290020   ORI T1, T1, 32
9D0106F4  7C042420   SEB A0, A0
9D0106F8  7C094C20   SEB T1, T1
9D0106FC  00403821   ADDU A3, V0, ZERO
9D010700  8FAB0018   LW T3, 24(SP)
9D010704  0B400176   J .L116
9D010708  8FAE0014   LW T6, 20(SP)
9D01070C  2408FF80   ADDIU T0, ZERO, -128
9D010710  00482024   AND A0, V0, T0
9D010714  35290020   ORI T1, T1, 32
9D010718  00401821   ADDU V1, V0, ZERO
9D01071C  7C042420   SEB A0, A0
9D010720  7C094C20   SEB T1, T1
9D010724  00403821   ADDU A3, V0, ZERO
9D010728  8FAB0018   LW T3, 24(SP)
9D01072C  0B400176   J .L116
9D010730  8FAE0014   LW T6, 20(SP)
9D010734  2408FF80   ADDIU T0, ZERO, -128
9D010738  00482024   AND A0, V0, T0
9D01073C  35290020   ORI T1, T1, 32
9D010740  00405021   ADDU T2, V0, ZERO
9D010744  7C042420   SEB A0, A0
9D010748  7C094C20   SEB T1, T1
9D01074C  00403821   ADDU A3, V0, ZERO
9D010750  8FAB0018   LW T3, 24(SP)
9D010754  0B400176   J .L116
9D010758  8FAE0014   LW T6, 20(SP)
9D01075C  7C023004   INS V0, ZERO, 0, 7
9D010760  35290020   ORI T1, T1, 32
9D010764  7C022420   SEB A0, V0
9D010768  7C094C20   SEB T1, T1
9D01076C  02409821   ADDU S3, S2, ZERO
9D010770  AFA00014   SW ZERO, 20(SP)
9D010774  8FAB0018   LW T3, 24(SP)
9D010778  0B400176   J .L116
9D01077C  8FAE0014   LW T6, 20(SP)
9D010780  7C023004   INS V0, ZERO, 0, 7
9D010784  35290020   ORI T1, T1, 32
9D010788  7C022420   SEB A0, V0
9D01078C  7C094C20   SEB T1, T1
9D010790  8FAB0018   LW T3, 24(SP)
9D010794  0B400176   J .L116
9D010798  8FAE0014   LW T6, 20(SP)
9D01079C  00405021   ADDU T2, V0, ZERO
9D0107A0  7C023004   INS V0, ZERO, 0, 7
9D0107A4  35290020   ORI T1, T1, 32
9D0107A8  7C022420   SEB A0, V0
9D0107AC  7C094C20   SEB T1, T1
9D0107B0  01401821   ADDU V1, T2, ZERO
9D0107B4  01403821   ADDU A3, T2, ZERO
9D0107B8  8FAB0018   LW T3, 24(SP)
9D0107BC  0B400176   J .L116
9D0107C0  8FAE0014   LW T6, 20(SP)
9D0107C4  2405FF80   ADDIU A1, ZERO, -128
9D0107C8  00452024   AND A0, V0, A1
9D0107CC  35290020   ORI T1, T1, 32
9D0107D0  00405021   ADDU T2, V0, ZERO
9D0107D4  7C042420   SEB A0, A0
9D0107D8  7C094C20   SEB T1, T1
9D0107DC  00403821   ADDU A3, V0, ZERO
9D0107E0  8FAB0018   LW T3, 24(SP)
9D0107E4  0B400176   J .L116
9D0107E8  8FAE0014   LW T6, 20(SP)
9D0107EC  2406FF80   ADDIU A2, ZERO, -128
9D0107F0  00462024   AND A0, V0, A2
9D0107F4  35290020   ORI T1, T1, 32
9D0107F8  0040A021   ADDU S4, V0, ZERO
9D0107FC  7C042420   SEB A0, A0
9D010800  7C094C20   SEB T1, T1
9D010804  00403821   ADDU A3, V0, ZERO
9D010808  8FAB0018   LW T3, 24(SP)
9D01080C  0B400176   J .L116
9D010810  8FAE0014   LW T6, 20(SP)
9D010814  7C023004   INS V0, ZERO, 0, 7
9D010818  35290020   ORI T1, T1, 32
9D01081C  7C022420   SEB A0, V0
9D010820  7C094C20   SEB T1, T1
9D010824  8FAB0018   LW T3, 24(SP)
9D010828  0B400176   J .L116
9D01082C  8FAE0014   LW T6, 20(SP)
9D010830  2405FF80   ADDIU A1, ZERO, -128
9D010834  00452024   AND A0, V0, A1
9D010838  35290020   ORI T1, T1, 32
9D01083C  7C042420   SEB A0, A0
9D010840  7C094C20   SEB T1, T1
9D010844  00403821   ADDU A3, V0, ZERO
9D010848  8FAB0018   LW T3, 24(SP)
9D01084C  0B400176   J .L116
9D010850  8FAE0014   LW T6, 20(SP)
9D010854  2405FF80   ADDIU A1, ZERO, -128
9D010858  00452024   AND A0, V0, A1
9D01085C  35290020   ORI T1, T1, 32
9D010860  00401821   ADDU V1, V0, ZERO
9D010864  7C042420   SEB A0, A0
9D010868  7C094C20   SEB T1, T1
9D01086C  00403821   ADDU A3, V0, ZERO
9D010870  8FAB0018   LW T3, 24(SP)
9D010874  0B400176   J .L116
9D010878  8FAE0014   LW T6, 20(SP)
9D01087C  240EFF80   ADDIU T6, ZERO, -128
9D010880  004E2024   AND A0, V0, T6
9D010884  35290020   ORI T1, T1, 32
9D010888  7C042420   SEB A0, A0
9D01088C  7C094C20   SEB T1, T1
9D010890  00403821   ADDU A3, V0, ZERO
9D010894  8FAB0018   LW T3, 24(SP)
9D010898  0B400176   J .L116
9D01089C  8FAE0014   LW T6, 20(SP)
9D0108A0  7C023004   INS V0, ZERO, 0, 7
9D0108A4  35290020   ORI T1, T1, 32
9D0108A8  7C022420   SEB A0, V0
9D0108AC  7C094C20   SEB T1, T1
9D0108B0  00A0B021   ADDU S6, A1, ZERO
9D0108B4  8FAB0018   LW T3, 24(SP)
9D0108B8  0B400176   J .L116
9D0108BC  8FAE0014   LW T6, 20(SP)
9D0108C0  2403FF80   ADDIU V1, ZERO, -128
9D0108C4  00432024   AND A0, V0, V1
9D0108C8  35290020   ORI T1, T1, 32
9D0108CC  00401821   ADDU V1, V0, ZERO
9D0108D0  7C042420   SEB A0, A0
9D0108D4  7C094C20   SEB T1, T1
9D0108D8  00403821   ADDU A3, V0, ZERO
9D0108DC  8FAB0018   LW T3, 24(SP)
9D0108E0  0B400176   J .L116
9D0108E4  8FAE0014   LW T6, 20(SP)
9D0108E8  35290020   ORI T1, T1, 32
9D0108EC  02803821   ADDU A3, S4, ZERO
9D0108F0  2402FF80   ADDIU V0, ZERO, -128
9D0108F4  02822024   AND A0, S4, V0
9D0108F8  7C042420   SEB A0, A0
9D0108FC  7C094C20   SEB T1, T1
9D010900  02801821   ADDU V1, S4, ZERO
9D010904  02409821   ADDU S3, S2, ZERO
9D010908  8FAB0018   LW T3, 24(SP)
9D01090C  0B400176   J .L116
9D010910  8FAE0014   LW T6, 20(SP)
9D010914  2405FF80   ADDIU A1, ZERO, -128
9D010918  00452024   AND A0, V0, A1
9D01091C  35290020   ORI T1, T1, 32
9D010920  0040A021   ADDU S4, V0, ZERO
9D010924  7C042420   SEB A0, A0
9D010928  7C094C20   SEB T1, T1
9D01092C  00403821   ADDU A3, V0, ZERO
9D010930  8FAB0018   LW T3, 24(SP)
9D010934  0B400176   J .L116
9D010938  8FAE0014   LW T6, 20(SP)
9D01093C  240EFF80   ADDIU T6, ZERO, -128
9D010940  004E2024   AND A0, V0, T6
9D010944  35290020   ORI T1, T1, 32
9D010948  00401821   ADDU V1, V0, ZERO
9D01094C  7C042420   SEB A0, A0
9D010950  7C094C20   SEB T1, T1
9D010954  00403821   ADDU A3, V0, ZERO
9D010958  8FAB0018   LW T3, 24(SP)
9D01095C  0B400176   J .L116
9D010960  8FAE0014   LW T6, 20(SP)
9D010964  2406FF80   ADDIU A2, ZERO, -128
9D010968  00462024   AND A0, V0, A2
9D01096C  35290020   ORI T1, T1, 32
9D010970  00401821   ADDU V1, V0, ZERO
9D010974  7C042420   SEB A0, A0
9D010978  7C094C20   SEB T1, T1
9D01097C  00403821   ADDU A3, V0, ZERO
9D010980  8FAB0018   LW T3, 24(SP)
9D010984  0B400176   J .L116
9D010988  8FAE0014   LW T6, 20(SP)
9D01098C  7C023004   INS V0, ZERO, 0, 7
9D010990  35290020   ORI T1, T1, 32
9D010994  7C022420   SEB A0, V0
9D010998  7C094C20   SEB T1, T1
9D01099C  02409821   ADDU S3, S2, ZERO
9D0109A0  8FAB0018   LW T3, 24(SP)
9D0109A4  0B400176   J .L116
9D0109A8  8FAE0014   LW T6, 20(SP)
9D0109AC  240EFF80   ADDIU T6, ZERO, -128
9D0109B0  004E2024   AND A0, V0, T6
9D0109B4  35290020   ORI T1, T1, 32
9D0109B8  00401821   ADDU V1, V0, ZERO
9D0109BC  7C042420   SEB A0, A0
9D0109C0  7C094C20   SEB T1, T1
9D0109C4  02409821   ADDU S3, S2, ZERO
9D0109C8  00403821   ADDU A3, V0, ZERO
9D0109CC  8FAB0018   LW T3, 24(SP)
9D0109D0  0B400176   J .L116
9D0109D4  8FAE0014   LW T6, 20(SP)
9D0109D8  00405021   ADDU T2, V0, ZERO
9D0109DC  7C023004   INS V0, ZERO, 0, 7
9D0109E0  35290020   ORI T1, T1, 32
9D0109E4  7C022420   SEB A0, V0
9D0109E8  7C094C20   SEB T1, T1
9D0109EC  01401821   ADDU V1, T2, ZERO
9D0109F0  01403821   ADDU A3, T2, ZERO
9D0109F4  8FAB0018   LW T3, 24(SP)
9D0109F8  0B400176   J .L116
9D0109FC  8FAE0014   LW T6, 20(SP)
9D010A00  2405FF80   ADDIU A1, ZERO, -128
9D010A04  00452024   AND A0, V0, A1
9D010A08  35290020   ORI T1, T1, 32
9D010A0C  7C042420   SEB A0, A0
9D010A10  7C094C20   SEB T1, T1
9D010A14  00403821   ADDU A3, V0, ZERO
9D010A18  8FAB0018   LW T3, 24(SP)
9D010A1C  0B400176   J .L116
9D010A20  8FAE0014   LW T6, 20(SP)
9D010A24  00462024   AND A0, V0, A2
9D010A28  35290020   ORI T1, T1, 32
9D010A2C  00401821   ADDU V1, V0, ZERO
9D010A30  7C042420   SEB A0, A0
9D010A34  7C094C20   SEB T1, T1
9D010A38  00403821   ADDU A3, V0, ZERO
9D010A3C  8FAB0018   LW T3, 24(SP)
9D010A40  0B400176   J .L116
9D010A44  8FAE0014   LW T6, 20(SP)
9D010A48  7C023004   INS V0, ZERO, 0, 7
9D010A4C  35290020   ORI T1, T1, 32
9D010A50  7C022420   SEB A0, V0
9D010A54  7C094C20   SEB T1, T1
9D010A58  8FAB0018   LW T3, 24(SP)
9D010A5C  0B400176   J .L116
9D010A60  8FAE0014   LW T6, 20(SP)
9D010A64  2405FF80   ADDIU A1, ZERO, -128
9D010A68  00452024   AND A0, V0, A1
9D010A6C  35290020   ORI T1, T1, 32
9D010A70  7C042420   SEB A0, A0
9D010A74  7C094C20   SEB T1, T1
9D010A78  00403821   ADDU A3, V0, ZERO
9D010A7C  8FAB0018   LW T3, 24(SP)
9D010A80  0B400176   J .L116
9D010A84  8FAE0014   LW T6, 20(SP)
9D010A88  35290020   ORI T1, T1, 32
9D010A8C  00401821   ADDU V1, V0, ZERO
9D010A90  7C094C20   SEB T1, T1
9D010A94  00403821   ADDU A3, V0, ZERO
9D010A98  00002021   ADDU A0, ZERO, ZERO
9D010A9C  8FAB0018   LW T3, 24(SP)
9D010AA0  0B400176   J .L116
9D010AA4  8FAE0014   LW T6, 20(SP)
9D010AA8  2405FF80   ADDIU A1, ZERO, -128
9D010AAC  00452024   AND A0, V0, A1
9D010AB0  35290020   ORI T1, T1, 32
9D010AB4  7C042420   SEB A0, A0
9D010AB8  7C094C20   SEB T1, T1
9D010ABC  00403821   ADDU A3, V0, ZERO
9D010AC0  8FAB0018   LW T3, 24(SP)
9D010AC4  0B400176   J .L116
9D010AC8  8FAE0014   LW T6, 20(SP)
9D010ACC  240BFF80   ADDIU T3, ZERO, -128
9D010AD0  004B2024   AND A0, V0, T3
9D010AD4  35290020   ORI T1, T1, 32
9D010AD8  7C042420   SEB A0, A0
9D010ADC  7C094C20   SEB T1, T1
9D010AE0  00403821   ADDU A3, V0, ZERO
9D010AE4  8FAB0018   LW T3, 24(SP)
9D010AE8  0B400176   J .L116
9D010AEC  8FAE0014   LW T6, 20(SP)
9D010AF0  2406FF80   ADDIU A2, ZERO, -128
9D010AF4  00462024   AND A0, V0, A2
9D010AF8  35290020   ORI T1, T1, 32
9D010AFC  00401821   ADDU V1, V0, ZERO
9D010B00  7C042420   SEB A0, A0
9D010B04  7C094C20   SEB T1, T1
9D010B08  00403821   ADDU A3, V0, ZERO
9D010B0C  8FAB0018   LW T3, 24(SP)
9D010B10  0B400176   J .L116
9D010B14  8FAE0014   LW T6, 20(SP)
9D010B18  240BFF80   ADDIU T3, ZERO, -128
9D010B1C  004B2024   AND A0, V0, T3
9D010B20  35290020   ORI T1, T1, 32
9D010B24  7C042420   SEB A0, A0
9D010B28  7C094C20   SEB T1, T1
9D010B2C  00403821   ADDU A3, V0, ZERO
9D010B30  8FAB0018   LW T3, 24(SP)
9D010B34  0B400176   J .L116
9D010B38  8FAE0014   LW T6, 20(SP)
9D010B3C  2405FF80   ADDIU A1, ZERO, -128
9D010B40  00452024   AND A0, V0, A1
9D010B44  35290020   ORI T1, T1, 32
9D010B48  7C042420   SEB A0, A0
9D010B4C  7C094C20   SEB T1, T1
9D010B50  00403821   ADDU A3, V0, ZERO
9D010B54  8FAB0018   LW T3, 24(SP)
9D010B58  0B400176   J .L116
9D010B5C  8FAE0014   LW T6, 20(SP)
9D010B60  7C023004   INS V0, ZERO, 0, 7
9D010B64  35290020   ORI T1, T1, 32
9D010B68  7C022420   SEB A0, V0
9D010B6C  7C094C20   SEB T1, T1
9D010B70  8FAB0018   LW T3, 24(SP)
9D010B74  0B400176   J .L116
9D010B78  8FAE0014   LW T6, 20(SP)
9D010B7C  7C023004   INS V0, ZERO, 0, 7
9D010B80  35290020   ORI T1, T1, 32
9D010B84  7C022420   SEB A0, V0
9D010B88  7C094C20   SEB T1, T1
9D010B8C  8FAB0018   LW T3, 24(SP)
9D010B90  0B400176   J .L116
9D010B94  8FAE0014   LW T6, 20(SP)
9D010B98  240EFF80   ADDIU T6, ZERO, -128
9D010B9C  004E2024   AND A0, V0, T6
9D010BA0  35290020   ORI T1, T1, 32
9D010BA4  00401821   ADDU V1, V0, ZERO
9D010BA8  7C042420   SEB A0, A0
9D010BAC  7C094C20   SEB T1, T1
9D010BB0  00403821   ADDU A3, V0, ZERO
9D010BB4  8FAB0018   LW T3, 24(SP)
9D010BB8  0B400176   J .L116
9D010BBC  8FAE0014   LW T6, 20(SP)
9D010BC0  00405021   ADDU T2, V0, ZERO
9D010BC4  7C023004   INS V0, ZERO, 0, 7
9D010BC8  35290020   ORI T1, T1, 32
9D010BCC  7C022420   SEB A0, V0
9D010BD0  7C094C20   SEB T1, T1
9D010BD4  01401821   ADDU V1, T2, ZERO
9D010BD8  01403821   ADDU A3, T2, ZERO
9D010BDC  8FAB0018   LW T3, 24(SP)
9D010BE0  0B400176   J .L116
9D010BE4  8FAE0014   LW T6, 20(SP)
9D010BE8  2405FF80   ADDIU A1, ZERO, -128
9D010BEC  00452024   AND A0, V0, A1
9D010BF0  35290020   ORI T1, T1, 32
9D010BF4  00405021   ADDU T2, V0, ZERO
9D010BF8  7C042420   SEB A0, A0
9D010BFC  7C094C20   SEB T1, T1
9D010C00  00403821   ADDU A3, V0, ZERO
9D010C04  8FAB0018   LW T3, 24(SP)
9D010C08  0B400176   J .L116
9D010C0C  8FAE0014   LW T6, 20(SP)
9D010C10  2408FF80   ADDIU T0, ZERO, -128
9D010C14  00482024   AND A0, V0, T0
9D010C18  35290020   ORI T1, T1, 32
9D010C1C  00405021   ADDU T2, V0, ZERO
9D010C20  7C042420   SEB A0, A0
9D010C24  7C094C20   SEB T1, T1
9D010C28  02409821   ADDU S3, S2, ZERO
9D010C2C  00403821   ADDU A3, V0, ZERO
9D010C30  8FAB0018   LW T3, 24(SP)
9D010C34  0B400176   J .L116
9D010C38  8FAE0014   LW T6, 20(SP)
9D010C3C  2406FF80   ADDIU A2, ZERO, -128
9D010C40  00462024   AND A0, V0, A2
9D010C44  35290020   ORI T1, T1, 32
9D010C48  0040A021   ADDU S4, V0, ZERO
9D010C4C  7C042420   SEB A0, A0
9D010C50  7C094C20   SEB T1, T1
9D010C54  02409821   ADDU S3, S2, ZERO
9D010C58  00403821   ADDU A3, V0, ZERO
9D010C5C  8FAB0018   LW T3, 24(SP)
9D010C60  0B400176   J .L116
9D010C64  8FAE0014   LW T6, 20(SP)
9D010C68  7C023004   INS V0, ZERO, 0, 7
9D010C6C  35290020   ORI T1, T1, 32
9D010C70  7C022420   SEB A0, V0
9D010C74  7C094C20   SEB T1, T1
9D010C78  8FAB0018   LW T3, 24(SP)
9D010C7C  0B400176   J .L116
9D010C80  8FAE0014   LW T6, 20(SP)
9D010C84  34C90020   ORI T1, A2, 32
9D010C88  241E0001   ADDIU FP, ZERO, 1
9D010C8C  240B0001   ADDIU T3, ZERO, 1
9D010C90  AFAB0018   SW T3, 24(SP)
9D010C94  0B400176   J .L116
9D010C98  8FAE0014   LW T6, 20(SP)
9D010C9C  2405FF80   ADDIU A1, ZERO, -128
9D010CA0  00452024   AND A0, V0, A1
9D010CA4  35290020   ORI T1, T1, 32
9D010CA8  7C042420   SEB A0, A0
9D010CAC  7C094C20   SEB T1, T1
9D010CB0  00403821   ADDU A3, V0, ZERO
9D010CB4  8FAB0018   LW T3, 24(SP)
9D010CB8  0B400176   J .L116
9D010CBC  8FAE0014   LW T6, 20(SP)
9D010CC0  2408FF80   ADDIU T0, ZERO, -128
9D010CC4  00482024   AND A0, V0, T0
9D010CC8  35290020   ORI T1, T1, 32
9D010CCC  00401821   ADDU V1, V0, ZERO
9D010CD0  7C042420   SEB A0, A0
9D010CD4  7C094C20   SEB T1, T1
9D010CD8  00403821   ADDU A3, V0, ZERO
9D010CDC  8FAB0018   LW T3, 24(SP)
9D010CE0  0B400176   J .L116
9D010CE4  8FAE0014   LW T6, 20(SP)
9D010CE8  2406FF80   ADDIU A2, ZERO, -128
9D010CEC  00462024   AND A0, V0, A2
9D010CF0  35290020   ORI T1, T1, 32
9D010CF4  00401821   ADDU V1, V0, ZERO
9D010CF8  7C042420   SEB A0, A0
9D010CFC  7C094C20   SEB T1, T1
9D010D00  00403821   ADDU A3, V0, ZERO
9D010D04  8FAB0018   LW T3, 24(SP)
9D010D08  0B400176   J .L116
9D010D0C  8FAE0014   LW T6, 20(SP)
9D010D10  00401821   ADDU V1, V0, ZERO
9D010D14  7C023004   INS V0, ZERO, 0, 7
9D010D18  35290020   ORI T1, T1, 32
9D010D1C  7C022420   SEB A0, V0
9D010D20  7C094C20   SEB T1, T1
9D010D24  00605021   ADDU T2, V1, ZERO
9D010D28  00603821   ADDU A3, V1, ZERO
9D010D2C  8FAB0018   LW T3, 24(SP)
9D010D30  0B400176   J .L116
9D010D34  8FAE0014   LW T6, 20(SP)
9D010D38  35290020   ORI T1, T1, 32
9D010D3C  02C03821   ADDU A3, S6, ZERO
9D010D40  2402FF80   ADDIU V0, ZERO, -128
9D010D44  02C22024   AND A0, S6, V0
9D010D48  7C042420   SEB A0, A0
9D010D4C  7C094C20   SEB T1, T1
9D010D50  02C05021   ADDU T2, S6, ZERO
9D010D54  02409821   ADDU S3, S2, ZERO
9D010D58  8FAB0018   LW T3, 24(SP)
9D010D5C  0B400176   J .L116
9D010D60  8FAE0014   LW T6, 20(SP)
9D010D64  2403FF80   ADDIU V1, ZERO, -128
9D010D68  00432024   AND A0, V0, V1
9D010D6C  35290020   ORI T1, T1, 32
9D010D70  00401821   ADDU V1, V0, ZERO
9D010D74  7C042420   SEB A0, A0
9D010D78  7C094C20   SEB T1, T1
9D010D7C  00403821   ADDU A3, V0, ZERO
9D010D80  8FAB0018   LW T3, 24(SP)
9D010D84  0B400176   J .L116
9D010D88  8FAE0014   LW T6, 20(SP)
9D010D8C  240BFF80   ADDIU T3, ZERO, -128
9D010D90  004B2024   AND A0, V0, T3
9D010D94  35290020   ORI T1, T1, 32
9D010D98  00401821   ADDU V1, V0, ZERO
9D010D9C  7C042420   SEB A0, A0
9D010DA0  7C094C20   SEB T1, T1
9D010DA4  00403821   ADDU A3, V0, ZERO
9D010DA8  8FAB0018   LW T3, 24(SP)
9D010DAC  0B400176   J .L116
9D010DB0  8FAE0014   LW T6, 20(SP)
9D010DB4  240EFF80   ADDIU T6, ZERO, -128
9D010DB8  004E2024   AND A0, V0, T6
9D010DBC  35290020   ORI T1, T1, 32
9D010DC0  00401821   ADDU V1, V0, ZERO
9D010DC4  7C042420   SEB A0, A0
9D010DC8  7C094C20   SEB T1, T1
9D010DCC  00403821   ADDU A3, V0, ZERO
9D010DD0  8FAB0018   LW T3, 24(SP)
9D010DD4  0B400176   J .L116
9D010DD8  8FAE0014   LW T6, 20(SP)
9D010DDC  0040B021   ADDU S6, V0, ZERO
9D010DE0  7C023004   INS V0, ZERO, 0, 7
9D010DE4  35290020   ORI T1, T1, 32
9D010DE8  7C022420   SEB A0, V0
9D010DEC  7C094C20   SEB T1, T1
9D010DF0  02C05021   ADDU T2, S6, ZERO
9D010DF4  02C01821   ADDU V1, S6, ZERO
9D010DF8  02C03821   ADDU A3, S6, ZERO
9D010DFC  8FAB0018   LW T3, 24(SP)
9D010E00  0B400176   J .L116
9D010E04  8FAE0014   LW T6, 20(SP)
9D010E08  240BFF80   ADDIU T3, ZERO, -128
9D010E0C  004B2024   AND A0, V0, T3
9D010E10  35290020   ORI T1, T1, 32
9D010E14  00401821   ADDU V1, V0, ZERO
9D010E18  7C042420   SEB A0, A0
9D010E1C  7C094C20   SEB T1, T1
9D010E20  00403821   ADDU A3, V0, ZERO
9D010E24  8FAB0018   LW T3, 24(SP)
9D010E28  0B400176   J .L116
9D010E2C  8FAE0014   LW T6, 20(SP)
9D010E30  2405FF80   ADDIU A1, ZERO, -128
9D010E34  00452024   AND A0, V0, A1
9D010E38  35290020   ORI T1, T1, 32
9D010E3C  00401821   ADDU V1, V0, ZERO
9D010E40  7C042420   SEB A0, A0
9D010E44  7C094C20   SEB T1, T1
9D010E48  00403821   ADDU A3, V0, ZERO
9D010E4C  8FAB0018   LW T3, 24(SP)
9D010E50  0B400176   J .L116
9D010E54  8FAE0014   LW T6, 20(SP)
9D010E58  2405FF80   ADDIU A1, ZERO, -128
9D010E5C  00452024   AND A0, V0, A1
9D010E60  35290020   ORI T1, T1, 32
9D010E64  7C042420   SEB A0, A0
9D010E68  7C094C20   SEB T1, T1
9D010E6C  00403821   ADDU A3, V0, ZERO
9D010E70  8FAB0018   LW T3, 24(SP)
9D010E74  0B400176   J .L116
9D010E78  8FAE0014   LW T6, 20(SP)
9D010E7C  2408FF80   ADDIU T0, ZERO, -128
9D010E80  00482024   AND A0, V0, T0
9D010E84  35290020   ORI T1, T1, 32
9D010E88  00401821   ADDU V1, V0, ZERO
9D010E8C  7C042420   SEB A0, A0
9D010E90  7C094C20   SEB T1, T1
9D010E94  00403821   ADDU A3, V0, ZERO
9D010E98  8FAB0018   LW T3, 24(SP)
9D010E9C  0B400176   J .L116
9D010EA0  8FAE0014   LW T6, 20(SP)
9D010EA4  240BFF80   ADDIU T3, ZERO, -128
9D010EA8  004B2024   AND A0, V0, T3
9D010EAC  35290020   ORI T1, T1, 32
9D010EB0  00405021   ADDU T2, V0, ZERO
9D010EB4  7C042420   SEB A0, A0
9D010EB8  7C094C20   SEB T1, T1
9D010EBC  00403821   ADDU A3, V0, ZERO
9D010EC0  8FAB0018   LW T3, 24(SP)
9D010EC4  0B400176   J .L116
9D010EC8  8FAE0014   LW T6, 20(SP)
9D010ECC  240EFF80   ADDIU T6, ZERO, -128
9D010ED0  004E2024   AND A0, V0, T6
9D010ED4  35290020   ORI T1, T1, 32
9D010ED8  7C042420   SEB A0, A0
9D010EDC  7C094C20   SEB T1, T1
9D010EE0  00403821   ADDU A3, V0, ZERO
9D010EE4  8FAB0018   LW T3, 24(SP)
9D010EE8  0B400176   J .L116
9D010EEC  8FAE0014   LW T6, 20(SP)
9D010EF0  7C023004   INS V0, ZERO, 0, 7
9D010EF4  35290020   ORI T1, T1, 32
9D010EF8  7C022420   SEB A0, V0
9D010EFC  7C094C20   SEB T1, T1
9D010F00  8FAB0018   LW T3, 24(SP)
9D010F04  0B400176   J .L116
9D010F08  8FAE0014   LW T6, 20(SP)
9D010F0C  7C023004   INS V0, ZERO, 0, 7
9D010F10  35290020   ORI T1, T1, 32
9D010F14  7C022420   SEB A0, V0
9D010F18  7C094C20   SEB T1, T1
9D010F1C  8FAB0018   LW T3, 24(SP)
9D010F20  0B400176   J .L116
9D010F24  8FAE0014   LW T6, 20(SP)
9D010F28  35290020   ORI T1, T1, 32
9D010F2C  00603821   ADDU A3, V1, ZERO
9D010F30  2402FF80   ADDIU V0, ZERO, -128
9D010F34  00622024   AND A0, V1, V0
9D010F38  7C042420   SEB A0, A0
9D010F3C  7C094C20   SEB T1, T1
9D010F40  00605021   ADDU T2, V1, ZERO
9D010F44  02409821   ADDU S3, S2, ZERO
9D010F48  8FAB0018   LW T3, 24(SP)
9D010F4C  0B400176   J .L116
9D010F50  8FAE0014   LW T6, 20(SP)
9D010F54  2406FF80   ADDIU A2, ZERO, -128
9D010F58  00462024   AND A0, V0, A2
9D010F5C  35290020   ORI T1, T1, 32
9D010F60  00401821   ADDU V1, V0, ZERO
9D010F64  7C042420   SEB A0, A0
9D010F68  7C094C20   SEB T1, T1
9D010F6C  00403821   ADDU A3, V0, ZERO
9D010F70  8FAB0018   LW T3, 24(SP)
9D010F74  0B400176   J .L116
9D010F78  8FAE0014   LW T6, 20(SP)
9D010F7C  35290020   ORI T1, T1, 32
9D010F80  7C022420   SEB A0, V0
9D010F84  7C094C20   SEB T1, T1
9D010F88  8FAB0018   LW T3, 24(SP)
9D010F8C  0B400176   J .L116
9D010F90  8FAE0014   LW T6, 20(SP)
9D010F94  2405FF80   ADDIU A1, ZERO, -128
9D010F98  00452024   AND A0, V0, A1
9D010F9C  35290020   ORI T1, T1, 32
9D010FA0  0040A021   ADDU S4, V0, ZERO
9D010FA4  7C042420   SEB A0, A0
9D010FA8  7C094C20   SEB T1, T1
9D010FAC  02409821   ADDU S3, S2, ZERO
9D010FB0  00403821   ADDU A3, V0, ZERO
9D010FB4  8FAB0018   LW T3, 24(SP)
9D010FB8  0B400176   J .L116
9D010FBC  8FAE0014   LW T6, 20(SP)
9D010FC0  2408FF80   ADDIU T0, ZERO, -128
9D010FC4  00482024   AND A0, V0, T0
9D010FC8  35290020   ORI T1, T1, 32
9D010FCC  00405021   ADDU T2, V0, ZERO
9D010FD0  7C042420   SEB A0, A0
9D010FD4  7C094C20   SEB T1, T1
9D010FD8  00403821   ADDU A3, V0, ZERO
9D010FDC  8FAB0018   LW T3, 24(SP)
9D010FE0  0B400176   J .L116
9D010FE4  8FAE0014   LW T6, 20(SP)
9D010FE8  7C023004   INS V0, ZERO, 0, 7
9D010FEC  35290020   ORI T1, T1, 32
9D010FF0  7C022420   SEB A0, V0
9D010FF4  7C094C20   SEB T1, T1
9D010FF8  0140B021   ADDU S6, T2, ZERO
9D010FFC  02409821   ADDU S3, S2, ZERO
9D011000  8FAB0018   LW T3, 24(SP)
9D011004  0B400176   J .L116
9D011008  8FAE0014   LW T6, 20(SP)
9D01100C  2405FF80   ADDIU A1, ZERO, -128
9D011010  00452024   AND A0, V0, A1
9D011014  35290020   ORI T1, T1, 32
9D011018  0040A021   ADDU S4, V0, ZERO
9D01101C  7C042420   SEB A0, A0
9D011020  7C094C20   SEB T1, T1
9D011024  00403821   ADDU A3, V0, ZERO
9D011028  8FAB0018   LW T3, 24(SP)
9D01102C  0B400176   J .L116
9D011030  8FAE0014   LW T6, 20(SP)
9D011034  00405021   ADDU T2, V0, ZERO
9D011038  7C023004   INS V0, ZERO, 0, 7
9D01103C  35290020   ORI T1, T1, 32
9D011040  7C022420   SEB A0, V0
9D011044  7C094C20   SEB T1, T1
9D011048  01401821   ADDU V1, T2, ZERO
9D01104C  01403821   ADDU A3, T2, ZERO
9D011050  8FAB0018   LW T3, 24(SP)
9D011054  0B400176   J .L116
9D011058  8FAE0014   LW T6, 20(SP)
9D01105C  2408FF80   ADDIU T0, ZERO, -128
9D011060  00482024   AND A0, V0, T0
9D011064  35290020   ORI T1, T1, 32
9D011068  00401821   ADDU V1, V0, ZERO
9D01106C  7C042420   SEB A0, A0
9D011070  7C094C20   SEB T1, T1
9D011074  00403821   ADDU A3, V0, ZERO
9D011078  8FAB0018   LW T3, 24(SP)
9D01107C  0B400176   J .L116
9D011080  8FAE0014   LW T6, 20(SP)
2404:                
2405:                /* Issue a CPU Reset */
2406:                void nes6502_reset(void)
2407:                {
2408:                   cpu.p_reg = Z_FLAG | R_FLAG | I_FLAG;     /* Reserved bit always 1 */
9D011084  3C02A001   LUI V0, -24575
9D011088  2442968C   ADDIU V0, V0, -26996
9D011098  24030026   ADDIU V1, ZERO, 38
9D01109C  A043004D   SB V1, 77(V0)
2409:                   cpu.int_pending = 0;                      /* No pending interrupts */
9D0110A8  A0400052   SB ZERO, 82(V0)
2410:                   cpu.int_latency = 0;                      /* No latent interrupts */
9D0110AC  A0400053   SB ZERO, 83(V0)
2411:                   cpu.pc_reg = bank_readword(RESET_VECTOR); /* Fetch reset vector */
9D0110B0  AC430048   SW V1, 72(V0)
2412:                   cpu.burn_cycles = RESET_CYCLES;
9D0110B4  24030006   ADDIU V1, ZERO, 6
9D0110B8  AC430058   SW V1, 88(V0)
2413:                   cpu.jammed = false;
9D0110BC  03E00008   JR RA
9D0110C0  A0400051   SB ZERO, 81(V0)
2414:                }
2415:                
2416:                /* following macro is used for below 2 functions */
2417:                #define  DECLARE_LOCAL_REGS \
2418:                   uint32 PC; \
2419:                   uint8 A, X, Y, S; \
2420:                   uint8 n_flag, v_flag, b_flag; \
2421:                   uint8 d_flag, i_flag, z_flag, c_flag;
2422:                
2423:                /* Non-maskable interrupt */
2424:                void nes6502_nmi(void)
2425:                {
2426:                   DECLARE_LOCAL_REGS
2427:                
2428:                   if (false == cpu.jammed)
9D0110C4  3C02A001   LUI V0, -24575
9D0110C8  2442968C   ADDIU V0, V0, -26996
9D0110CC  90430051   LBU V1, 81(V0)
9D0110D0  14600030   BNE V1, ZERO, 0x9D011194
9D0110D4  2405FF80   ADDIU A1, ZERO, -128
2429:                   {
2430:                      GET_GLOBAL_REGS();
9D0110D8  9043004D   LBU V1, 77(V0)
9D0110DC  90440050   LBU A0, 80(V0)
9D0110E0  8C4C0048   LW T4, 72(V0)
9D0110E8  00654824   AND T1, V1, A1
9D011108  7C6A0040   EXT T2, V1, 1, 1
2431:                      NMI_PROC();
9D0110E4  306B0001   ANDI T3, V1, 1
9D0110EC  7C094C20   SEB T1, T1
9D0110F0  356E0020   ORI T6, T3, 32
9D0110F4  30680040   ANDI T0, V1, 64
9D0110F8  012E7025   OR T6, T1, T6
9D0110FC  8F858074   LW A1, -32652(GP)
9D011100  30670008   ANDI A3, V1, 8
9D011104  010E7025   OR T6, T0, T6
9D01110C  248DFFFF   ADDIU T5, A0, -1
9D011110  2498FFFE   ADDIU T8, A0, -2
9D011114  30630004   ANDI V1, V1, 4
9D011118  00EE7025   OR T6, A3, T6
9D01111C  24060002   ADDIU A2, ZERO, 2
9D011120  000A300A   MOVZ A2, ZERO, T2
9D011128  31AD00FF   ANDI T5, T5, 255
9D01112C  331800FF   ANDI T8, T8, 255
9D011130  006E1825   OR V1, V1, T6
9D011134  00A47021   ADDU T6, A1, A0
9D011138  000C7A02   SRL T7, T4, 8
9D01113C  00AD6821   ADDU T5, A1, T5
9D011140  00B82821   ADDU A1, A1, T8
9D011144  00C31825   OR V1, A2, V1
9D011148  A1CF0000   SB T7, 0(T6)
9D01114C  A1AC0000   SB T4, 0(T5)
9D011150  A0A30000   SB V1, 0(A1)
9D011174  2484FFFD   ADDIU A0, A0, -3
2432:                      cpu.burn_cycles += INT_CYCLES;
9D01115C  8C450058   LW A1, 88(V0)
9D01117C  24A50007   ADDIU A1, A1, 7
9D011184  AC450058   SW A1, 88(V0)
2433:                      STORE_LOCAL_REGS();
9D011158  356B0024   ORI T3, T3, 36
9D011164  012B4825   OR T1, T1, T3
9D011168  01094025   OR T0, T0, T1
9D011170  00E83825   OR A3, A3, T0
9D011180  00C73025   OR A2, A2, A3
9D011188  AC430048   SW V1, 72(V0)
9D01118C  A046004D   SB A2, 77(V0)
9D011190  A0440050   SB A0, 80(V0)
9D011194  03E00008   JR RA
9D011198  00000000   NOP
2434:                   }
2435:                }
2436:                
2437:                /* Interrupt request */
2438:                void nes6502_irq(void)
2439:                {
9D0111F4  27BDFFF0   ADDIU SP, SP, -16
9D0111F8  AFB2000C   SW S2, 12(SP)
9D0111FC  AFB10008   SW S1, 8(SP)
9D011200  AFB00004   SW S0, 4(SP)
2440:                   DECLARE_LOCAL_REGS
2441:                
2442:                   if (false == cpu.jammed)
9D01119C  3C02A001   LUI V0, -24575
9D0111A0  2442968C   ADDIU V0, V0, -26996
9D0111A4  90430051   LBU V1, 81(V0)
9D0111A8  1460004A   BNE V1, ZERO, 0x9D0112D4
9D0111AC  2404FF80   ADDIU A0, ZERO, -128
2443:                   {
2444:                      GET_GLOBAL_REGS();
9D0111B0  9043004D   LBU V1, 77(V0)
9D0111B4  8C450048   LW A1, 72(V0)
9D0111B8  904C004C   LBU T4, 76(V0)
9D0111BC  00647024   AND T6, V1, A0
9D0111C0  30680040   ANDI T0, V1, 64
9D0111C4  30660008   ANDI A2, V1, 8
9D0111C8  38670002   XORI A3, V1, 2
9D0111CC  306F0004   ANDI T7, V1, 4
9D0111D0  904B004E   LBU T3, 78(V0)
9D0111D4  904A004F   LBU T2, 79(V0)
9D0111D8  31CE00FF   ANDI T6, T6, 255
9D0111DC  310800FF   ANDI T0, T0, 255
9D0111E0  30C600FF   ANDI A2, A2, 255
9D0111E4  7CE70040   EXT A3, A3, 1, 1
9D0111E8  306D0001   ANDI T5, V1, 1
9D0112DC  30630010   ANDI V1, V1, 16
9D0112E0  240FFF80   ADDIU T7, ZERO, -128
9D0112E4  01CF4824   AND T1, T6, T7
9D0112E8  306300FF   ANDI V1, V1, 255
2445:                      if (0 == i_flag)
9D0111EC  15E0003B   BNE T7, ZERO, 0x9D0112DC
9D0111F0  90440050   LBU A0, 80(V0)
2446:                      {
2447:                         IRQ_PROC();
9D011204  7C0D6C20   SEB T5, T5
9D011208  240FFF80   ADDIU T7, ZERO, -128
9D01120C  01CF4824   AND T1, T6, T7
9D011210  7C094C20   SEB T1, T1
9D011214  35AF0020   ORI T7, T5, 32
9D011218  8F838074   LW V1, -32652(GP)
9D01121C  012F7825   OR T7, T1, T7
9D011220  2492FFFE   ADDIU S2, A0, -2
9D011224  2498FFFF   ADDIU T8, A0, -1
9D011228  010F7825   OR T7, T0, T7
9D011230  325200FF   ANDI S2, S2, 255
9D011234  331800FF   ANDI T8, T8, 255
9D011238  24110002   ADDIU S1, ZERO, 2
9D01123C  0007880B   MOVN S1, ZERO, A3
9D011240  00CF7825   OR T7, A2, T7
9D011244  0064C821   ADDU T9, V1, A0
9D011248  00058202   SRL S0, A1, 8
9D01124C  0078C021   ADDU T8, V1, T8
9D011250  00721821   ADDU V1, V1, S2
9D011254  022F7825   OR T7, S1, T7
9D011258  A3300000   SB S0, 0(T9)
9D01125C  A3050000   SB A1, 0(T8)
9D011260  A06F0000   SB T7, 0(V1)
9D011270  2484FFFD   ADDIU A0, A0, -3
9D01127C  308400FF   ANDI A0, A0, 255
9D011288  00001821   ADDU V1, ZERO, ZERO
2448:                         cpu.burn_cycles += INT_CYCLES;
9D011264  8C430058   LW V1, 88(V0)
9D011278  24630007   ADDIU V1, V1, 7
9D011284  AC430058   SW V1, 88(V0)
2449:                      }
2450:                      else
2451:                      {
2452:                         cpu.int_pending = 1;
9D0112EC  240E0001   ADDIU T6, ZERO, 1
9D0112F0  A04E0052   SB T6, 82(V0)
9D0112F4  7C094C20   SEB T1, T1
9D0112F8  7C0D6C20   SEB T5, T5
2453:                      }
2454:                      STORE_LOCAL_REGS();
9D01128C  01A94825   OR T1, T5, T1
9D011290  35290024   ORI T1, T1, 36
9D011294  01094025   OR T0, T0, T1
9D011298  00684025   OR T0, V1, T0
9D01129C  24030002   ADDIU V1, ZERO, 2
9D0112A0  0007180B   MOVN V1, ZERO, A3
9D0112A4  00C83025   OR A2, A2, T0
9D0112A8  00663025   OR A2, V1, A2
9D0112AC  AC450048   SW A1, 72(V0)
9D0112B0  A04C004C   SB T4, 76(V0)
9D0112B4  A04B004E   SB T3, 78(V0)
9D0112B8  A04A004F   SB T2, 79(V0)
9D0112BC  A046004D   SB A2, 77(V0)
9D0112C0  A0440050   SB A0, 80(V0)
9D0112FC  01A94825   OR T1, T5, T1
9D011300  35290024   ORI T1, T1, 36
9D011304  01094025   OR T0, T0, T1
9D011308  00684025   OR T0, V1, T0
9D01130C  24030002   ADDIU V1, ZERO, 2
9D011310  0007180B   MOVN V1, ZERO, A3
9D011314  00C83025   OR A2, A2, T0
9D011318  00663025   OR A2, V1, A2
9D01131C  AC450048   SW A1, 72(V0)
9D011320  A04C004C   SB T4, 76(V0)
9D011324  A04B004E   SB T3, 78(V0)
9D011328  A04A004F   SB T2, 79(V0)
9D01132C  A046004D   SB A2, 77(V0)
9D011330  03E00008   JR RA
9D011334  A0440050   SB A0, 80(V0)
2455:                   }
2456:                }
9D0112C4  8FB2000C   LW S2, 12(SP)
9D0112C8  8FB10008   LW S1, 8(SP)
9D0112CC  8FB00004   LW S0, 4(SP)
9D0112D0  27BD0010   ADDIU SP, SP, 16
9D0112D4  03E00008   JR RA
9D0112D8  00000000   NOP
9D0112DC  30630010   ANDI V1, V1, 16
9D0112E0  240FFF80   ADDIU T7, ZERO, -128
9D0112E4  01CF4824   AND T1, T6, T7
9D0112E8  306300FF   ANDI V1, V1, 255
9D0112EC  240E0001   ADDIU T6, ZERO, 1
9D0112F0  A04E0052   SB T6, 82(V0)
9D0112F4  7C094C20   SEB T1, T1
9D0112F8  7C0D6C20   SEB T5, T5
9D0112FC  01A94825   OR T1, T5, T1
9D011300  35290024   ORI T1, T1, 36
9D011304  01094025   OR T0, T0, T1
9D011308  00684025   OR T0, V1, T0
9D01130C  24030002   ADDIU V1, ZERO, 2
9D011310  0007180B   MOVN V1, ZERO, A3
9D011314  00C83025   OR A2, A2, T0
9D011318  00663025   OR A2, V1, A2
9D01131C  AC450048   SW A1, 72(V0)
9D011320  A04C004C   SB T4, 76(V0)
9D011324  A04B004E   SB T3, 78(V0)
9D011328  A04A004F   SB T2, 79(V0)
9D01132C  A046004D   SB A2, 77(V0)
9D011330  03E00008   JR RA
9D011334  A0440050   SB A0, 80(V0)
2457:                
2458:                /* Set dead cycle period */
2459:                void nes6502_burn(int cycles)
2460:                {
2461:                   cpu.burn_cycles += cycles;
9D011338  3C02A001   LUI V0, -24575
9D01133C  2442968C   ADDIU V0, V0, -26996
9D011340  8C430058   LW V1, 88(V0)
9D011344  00642021   ADDU A0, V1, A0
9D011348  03E00008   JR RA
9D01134C  AC440058   SW A0, 88(V0)
2462:                }
2463:                
2464:                /* Release our timeslice */
2465:                void nes6502_release(void)
2466:                {
2467:                   remaining_cycles = 0;
9D011350  03E00008   JR RA
2468:                }
2469:                
2470:                /*
2471:                ** $Log: nes6502.c,v $
2472:                ** Revision 1.2  2001/04/27 14:37:11  neil
2473:                ** wheeee
2474:                **
2475:                ** Revision 1.1  2001/04/27 12:54:39  neil
2476:                ** blah
2477:                **
2478:                ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
2479:                ** initial
2480:                **
2481:                ** Revision 1.34  2000/11/27 19:33:07  matt
2482:                ** concise interrupts
2483:                **
2484:                ** Revision 1.33  2000/11/26 15:39:54  matt
2485:                ** timing fixes
2486:                **
2487:                ** Revision 1.32  2000/11/20 13:22:51  matt
2488:                ** added note about word fetches across page boundaries
2489:                **
2490:                ** Revision 1.31  2000/11/13 00:57:39  matt
2491:                ** trying to add 1-instruction interrupt latency... and failing.
2492:                **
2493:                ** Revision 1.30  2000/10/10 13:58:14  matt
2494:                ** stroustrup squeezing his way in the door
2495:                **
2496:                ** Revision 1.29  2000/10/10 13:05:05  matt
2497:                ** Mr. Clean makes a guest appearance
2498:                **
2499:                ** Revision 1.28  2000/10/08 17:55:41  matt
2500:                ** check burn cycles before ints
2501:                **
2502:                ** Revision 1.27  2000/09/15 03:42:32  matt
2503:                ** nes6502_release to release current timeslice
2504:                **
2505:                ** Revision 1.26  2000/09/15 03:16:17  matt
2506:                ** optimized C flag handling, and ADC/SBC/ROL/ROR macros
2507:                **
2508:                ** Revision 1.25  2000/09/14 02:12:03  matt
2509:                ** disassembling now works with goto table, and removed memcpy from context get/set
2510:                **
2511:                ** Revision 1.24  2000/09/11 03:55:57  matt
2512:                ** cosmetics
2513:                **
2514:                ** Revision 1.23  2000/09/11 01:45:45  matt
2515:                ** flag optimizations.  this thing is fast!
2516:                **
2517:                ** Revision 1.22  2000/09/08 13:29:25  matt
2518:                ** added switch()-less execution for gcc
2519:                **
2520:                ** Revision 1.21  2000/09/08 11:54:48  matt
2521:                ** optimize
2522:                **
2523:                ** Revision 1.20  2000/09/07 21:58:18  matt
2524:                ** api change for nes6502_burn, optimized core
2525:                **
2526:                ** Revision 1.19  2000/09/07 13:39:01  matt
2527:                ** resolved a few conflicts
2528:                **
2529:                ** Revision 1.18  2000/09/07 01:34:55  matt
2530:                ** nes6502_init deprecated, moved flag regs to separate vars
2531:                **
2532:                ** Revision 1.17  2000/08/31 13:26:35  matt
2533:                ** added DISASM flag, to sync with asm version
2534:                **
2535:                ** Revision 1.16  2000/08/29 05:38:00  matt
2536:                ** removed faulty failure note
2537:                **
2538:                ** Revision 1.15  2000/08/28 12:53:44  matt
2539:                ** fixes for disassembler
2540:                **
2541:                ** Revision 1.14  2000/08/28 04:32:28  matt
2542:                ** naming convention changes
2543:                **
2544:                ** Revision 1.13  2000/08/28 01:46:15  matt
2545:                ** moved some of them defines around, cleaned up jamming code
2546:                **
2547:                ** Revision 1.12  2000/08/16 04:56:37  matt
2548:                ** accurate CPU jamming, added dead page emulation
2549:                **
2550:                ** Revision 1.11  2000/07/30 04:32:00  matt
2551:                ** now emulates the NES frame IRQ
2552:                **
2553:                ** Revision 1.10  2000/07/17 01:52:28  matt
2554:                ** made sure last line of all source files is a newline
2555:                **
2556:                ** Revision 1.9  2000/07/11 04:27:18  matt
2557:                ** new disassembler calling convention
2558:                **
2559:                ** Revision 1.8  2000/07/10 05:26:38  matt
2560:                ** cosmetic
2561:                **
2562:                ** Revision 1.7  2000/07/06 17:10:51  matt
2563:                ** minor (er, spelling) error fixed
2564:                **
2565:                ** Revision 1.6  2000/07/04 04:50:07  matt
2566:                ** minor change to includes
2567:                **
2568:                ** Revision 1.5  2000/07/03 02:18:16  matt
2569:                ** added a few notes about potential failure cases
2570:                **
2571:                ** Revision 1.4  2000/06/09 15:12:25  matt
2572:                ** initial revision
2573:                **
2574:                */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/nofrendo/bitmap.c  ----------------------------------
1:                   /*
2:                   ** Nofrendo (c) 1998-2000 Matthew Conte (matt@conte.com)
3:                   **
4:                   **
5:                   ** This program is free software; you can redistribute it and/or
6:                   ** modify it under the terms of version 2 of the GNU Library General 
7:                   ** Public License as published by the Free Software Foundation.
8:                   **
9:                   ** This program is distributed in the hope that it will be useful, 
10:                  ** but WITHOUT ANY WARRANTY; without even the implied warranty of
11:                  ** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
12:                  ** Library General Public License for more details.  To obtain a 
13:                  ** copy of the GNU Library General Public License, write to the Free 
14:                  ** Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
15:                  **
16:                  ** Any permitted reproduction of these routines, in whole or in part,
17:                  ** must bear this legend.
18:                  **
19:                  **
20:                  ** bitmap.c
21:                  **
22:                  ** Bitmap object manipulation routines
23:                  ** $Id: bitmap.c,v 1.2 2001/04/27 14:37:11 neil Exp $
24:                  */
25:                  
26:                  #include <stdio.h>
27:                  #include <string.h>
28:                  #include <noftypes.h>
29:                  #include <bitmap.h>
30:                  
31:                  void bmp_clear(const bitmap_t *bitmap, uint8 color)
32:                  {
33:                     memset(bitmap->data, color, bitmap->pitch * bitmap->height);
9D031FA4  8C860008   LW A2, 8(A0)
9D031FA8  8C820004   LW V0, 4(A0)
9D031FAC  8C840010   LW A0, 16(A0)
9D031FB0  0B40D586   J .LVL8, .Letext0, .LFE0, memset
9D031FB4  70C23002   MUL A2, A2, V0
34:                  }
35:                  
36:                  static bitmap_t *_make_bitmap(uint8 *data_addr, bool hw, int width, 
37:                                                int height, int pitch, int overdraw)
38:                  {
39:                     bitmap_t *bitmap;
40:                     int i;
41:                  
42:                     /* quick safety check */
43:                     if (NULL == data_addr)
9D0320A4  10800021   BEQ A0, ZERO, 0x9D03212C
44:                        return NULL;
9D03212C  0B40C844   J .LBE9, .LBE8
9D032130  00001021   ADDU V0, ZERO, ZERO
45:                  
46:                     /* Make sure to add in space for line pointers */
47:                     bitmap = malloc(sizeof(bitmap_t) + (sizeof(uint8 *) * height));
9D031FFC  26040005   ADDIU A0, S0, 5
9D0320B8  24C40005   ADDIU A0, A2, 5
48:                     if (NULL == bitmap)
9D032008  50400016   BEQL V0, ZERO, .LBE5, .LBE4
9D0320C4  50400012   BEQL V0, ZERO, .LBE9, .LBE8
49:                        return NULL;
50:                  
51:                     bitmap->hardware = hw;
9D032028  AC40000C   SW ZERO, 12(V0)
9D0320D0  24040001   ADDIU A0, ZERO, 1
52:                     bitmap->height = height;
9D03202C  AC500004   SW S0, 4(V0)
9D0320D8  AC500004   SW S0, 4(V0)
53:                     bitmap->width = width;
9D032030  AC520000   SW S2, 0(V0)
9D0320DC  AC530000   SW S3, 0(V0)
54:                     bitmap->data = data_addr;
9D032034  AC510010   SW S1, 16(V0)
9D0320E0  AC520010   SW S2, 16(V0)
55:                     bitmap->pitch = pitch + (overdraw * 2);
9D0320E4  AC510008   SW S1, 8(V0)
56:                  
57:                     /* Set up line pointers */
58:                     /* we want to make some 32-bit aligned adjustment
59:                     ** if we haven't been given a hardware bitmap
60:                     */
61:                     if (false == bitmap->hardware)
62:                     {
63:                        bitmap->pitch = (bitmap->pitch + 3) & ~3;
9D032014  26650003   ADDIU A1, S3, 3
9D03201C  7C050804   INS A1, ZERO, 0, 2
9D032038  AC450008   SW A1, 8(V0)
64:                        bitmap->line[0] = (uint8 *) (((uint32) bitmap->data + overdraw + 3) & ~3);
9D032010  26860003   ADDIU A2, S4, 3
9D032018  02263021   ADDU A2, S1, A2
9D032020  7C060804   INS A2, ZERO, 0, 2
65:                     }
66:                     else
67:                     { 
68:                        bitmap->line[0] = bitmap->data + overdraw;
69:                     }
70:                  
71:                     for (i = 1; i < height; i++)
9D032024  2A030002   SLTI V1, S0, 2
9D03203C  14600009   BNE V1, ZERO, .LBE5, .LBE4
9D03205C  1470FFFC   BNE V1, S0, 0x9D032050
9D0320CC  2A030002   SLTI V1, S0, 2
9D0320E8  14600009   BNE V1, ZERO, .LBE9, .LBE8
9D032108  1470FFFC   BNE V1, S0, 0x9D0320FC
72:                        bitmap->line[i] = bitmap->line[i - 1] + bitmap->pitch;
9D032054  AC860018   SW A2, 24(A0)
9D032100  ACA40018   SW A0, 24(A1)
9D032104  00912021   ADDU A0, A0, S1
9D032108  1470FFFC   BNE V1, S0, 0x9D0320FC
9D03210C  24A50004   ADDIU A1, A1, 4
73:                  
74:                     return bitmap;
75:                  }
76:                  
77:                  /* Allocate and initialize a bitmap structure */
78:                  bitmap_t *bmp_create(int width, int height, int overdraw)
79:                  {
9D031FB8  27BDFFD8   ADDIU SP, SP, -40
9D031FBC  AFBF0024   SW RA, 36(SP)
9D031FC0  AFB40020   SW S4, 32(SP)
9D031FC4  AFB3001C   SW S3, 28(SP)
9D031FC8  AFB20018   SW S2, 24(SP)
9D031FCC  AFB10014   SW S1, 20(SP)
9D031FD0  AFB00010   SW S0, 16(SP)
9D031FD4  00C0A021   ADDU S4, A2, ZERO
9D031FD8  00809021   ADDU S2, A0, ZERO
9D031FE0  00A08021   ADDU S0, A1, ZERO
80:                     uint8 *addr;
81:                     int pitch;
82:                  
83:                     pitch = width + (overdraw * 2); /* left and right */
9D031FDC  00069840   SLL S3, A2, 1
9D031FE4  02649821   ADDU S3, S3, A0
84:                     addr = malloc((pitch * height) + 3); /* add max 32-bit aligned adjustment */
9D031FE8  72652002   MUL A0, S3, A1
9D031FEC  0F40CB55   JAL .LFB8, .Ltext0, _my_malloc
9D031FF0  24840003   ADDIU A0, A0, 3
85:                     if (NULL == addr)
9D031FF4  10400023   BEQ V0, ZERO, 0x9D032084
9D031FF8  00408821   ADDU S1, V0, ZERO
86:                        return NULL;
9D032084  0B40C819   J .LBE5, .LBE4
9D032088  00001021   ADDU V0, ZERO, ZERO
87:                  
88:                     return _make_bitmap(addr, false, width, height, width, overdraw);
89:                  }
9D032064  8FBF0024   LW RA, 36(SP)
9D032068  8FB40020   LW S4, 32(SP)
9D03206C  8FB3001C   LW S3, 28(SP)
9D032070  8FB20018   LW S2, 24(SP)
9D032074  8FB10014   LW S1, 20(SP)
9D032078  8FB00010   LW S0, 16(SP)
9D03207C  03E00008   JR RA
9D032080  27BD0028   ADDIU SP, SP, 40
9D032084  0B40C819   J .LBE5, .LBE4
9D032088  00001021   ADDU V0, ZERO, ZERO
90:                  
91:                  /* allocate and initialize a hardware bitmap */
92:                  bitmap_t *bmp_createhw(uint8 *addr, int width, int height, int pitch)
93:                  {
9D03208C  27BDFFD8   ADDIU SP, SP, -40
9D032090  AFBF0024   SW RA, 36(SP)
9D032094  AFB30020   SW S3, 32(SP)
9D032098  AFB2001C   SW S2, 28(SP)
9D03209C  AFB10018   SW S1, 24(SP)
9D0320A0  AFB00014   SW S0, 20(SP)
94:                     return _make_bitmap(addr, true, width, height, pitch, 0); /* zero overdraw */
95:                  }
9D032110  8FBF0024   LW RA, 36(SP)
9D032114  8FB30020   LW S3, 32(SP)
9D032118  8FB2001C   LW S2, 28(SP)
9D03211C  8FB10018   LW S1, 24(SP)
9D032120  8FB00014   LW S0, 20(SP)
9D032124  03E00008   JR RA
9D032128  27BD0028   ADDIU SP, SP, 40
9D03212C  0B40C844   J .LBE9, .LBE8
9D032130  00001021   ADDU V0, ZERO, ZERO
96:                  
97:                  /* Deallocate space for a bitmap structure */
98:                  void bmp_destroy(bitmap_t **bitmap)
99:                  {
9D032134  27BDFFE8   ADDIU SP, SP, -24
9D032138  AFBF0014   SW RA, 20(SP)
9D03213C  AFB00010   SW S0, 16(SP)
9D032140  00808021   ADDU S0, A0, ZERO
100:                    if (*bitmap)
9D032144  8C840000   LW A0, 0(A0)
9D032148  5080000B   BEQL A0, ZERO, 0x9D032178
9D03214C  8FBF0014   LW RA, 20(SP)
101:                    {
102:                       if ((*bitmap)->data && false == (*bitmap)->hardware)
9D032150  8C830010   LW V1, 16(A0)
9D032154  10600004   BEQ V1, ZERO, 0x9D032168
9D032158  00000000   NOP
9D03215C  8C83000C   LW V1, 12(A0)
9D032160  10600008   BEQ V1, ZERO, 0x9D032184
9D032164  00000000   NOP
103:                          free((*bitmap)->data);
9D032184  0F40CB6E   JAL _my_free
104:                       free(*bitmap);
9D032168  0F40CB6E   JAL _my_free
9D03216C  02002021   ADDU A0, S0, ZERO
105:                       *bitmap = NULL;
9D032170  AE000000   SW ZERO, 0(S0)
106:                    }
107:                 }
9D032174  8FBF0014   LW RA, 20(SP)
9D032178  8FB00010   LW S0, 16(SP)
9D03217C  03E00008   JR RA
9D032180  27BD0018   ADDIU SP, SP, 24
9D032184  0F40CB6E   JAL _my_free
9D032188  24840010   ADDIU A0, A0, 16
9D03218C  0B40C85A   J 0x9D032168
9D032190  00000000   NOP
108:                 
109:                 /*
110:                 ** $Log: bitmap.c,v $
111:                 ** Revision 1.2  2001/04/27 14:37:11  neil
112:                 ** wheeee
113:                 **
114:                 ** Revision 1.1.1.1  2001/04/27 07:03:54  neil
115:                 ** initial
116:                 **
117:                 ** Revision 1.16  2000/11/05 16:37:18  matt
118:                 ** rolled rgb.h into bitmap.h
119:                 **
120:                 ** Revision 1.15  2000/10/10 13:58:13  matt
121:                 ** stroustrup squeezing his way in the door
122:                 **
123:                 ** Revision 1.14  2000/09/18 02:06:48  matt
124:                 ** -pedantic is your friend
125:                 **
126:                 ** Revision 1.13  2000/08/13 13:16:30  matt
127:                 ** bugfix for alignment adjustment
128:                 **
129:                 ** Revision 1.12  2000/07/24 04:31:43  matt
130:                 ** pitch/data area on non-hw bitmaps get padded to 32-bit boundaries
131:                 **
132:                 ** Revision 1.11  2000/07/17 01:52:27  matt
133:                 ** made sure last line of all source files is a newline
134:                 **
135:                 ** Revision 1.10  2000/07/09 14:43:01  matt
136:                 ** pitch is now configurable for bmp_createhw()
137:                 **
138:                 ** Revision 1.9  2000/07/06 17:55:57  matt
139:                 ** two big bugs fixed
140:                 **
141:                 ** Revision 1.8  2000/07/06 17:38:11  matt
142:                 ** replaced missing string.h include
143:                 **
144:                 ** Revision 1.7  2000/07/06 16:46:57  matt
145:                 ** added bmp_clear() routine
146:                 **
147:                 ** Revision 1.6  2000/06/26 04:56:24  matt
148:                 ** minor cleanup
149:                 **
150:                 ** Revision 1.5  2000/06/09 15:12:25  matt
151:                 ** initial revision
152:                 **
153:                 */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/main.c  ---------------------------------------------
1:                   #include <xc.h>
2:                   #include "badge.h"
3:                   #include "hw.h"
4:                   #include "nofrendo/nofrendo.h"
5:                   
6:                   int16_t main(void)
7:                   {            
9D036BF0  27BDFFE8   ADDIU SP, SP, -24
9D036BF4  AFBF0014   SW RA, 20(SP)
8:                   	hw_init();
9D036BF8  0F409185   JAL hw_init
9D036BFC  00000000   NOP
9:                       fast_nes_input(true);
9D036C00  0F4092C2   JAL fast_nes_input
9D036C04  24040001   ADDIU A0, ZERO, 1
10:                      nofrendo_main(0, NULL);
9D036C08  00002021   ADDU A0, ZERO, ZERO
9D036C0C  0F40BEEC   JAL nofrendo_main
9D036C10  00002821   ADDU A1, ZERO, ZERO
9D036C14  0B40DB05   J .LVL2
9D036C18  00000000   NOP
11:                  	//if (KEY_BRK==0) post();
12:                  	//if ((SHOW_SPLASH)&(K_SHIFTR==1)) boot_animation();
13:                  	//badge_menu();
14:                  	while (1)
15:                      {
16:                          //tft_fill_area(0,0,320,240,CIPHER_BACKGROUND);
17:                          //wait_ms(1000);
18:                          //tft_fill_area(0,0,320,240,CIPHER_CURSOR);
19:                          //wait_ms(1000);
20:                      }
21:                  }
22:                  
23:                  
24:                  
25:                  
26:                  
27:                  /*
28:                   * Interesting places to take look at, in MPLABX use CtrlCtrl+Shift+F to search in all files
29:                   * for those "bookmarks"
30:                   * 
31:                   * ----------------badge stuff----------------
32:                   * After reset, badge checks whether BRK key is pressed. In case it is, test routine starts, see
33:                   * B_BDG001
34:                   * If not, B_BDG002 is the place to jump. Welcome screen is painstakingly drawn via lot of setxy
35:                   * and print commands. Then it waits for user input. All interaction with user is done mainly via
36:                   * stdio functions, that can be redirected either to local screen or serial port, available on pins
37:                   * C13 and C14 of expansion port. There is also stdio buffer that can be written from software, 
38:                   * for specific purposes
39:                   * The four stdio functions are under B_BDG003
40:                   *
41:                   * For this badge, I opted to refresh display from interrupt handler linked to timer5, set to fire
42:                   * every 12ms - B_BDG003. This is heartbeat of badge, where both partial display refresh (two 
43:                   * lines at once) and keyboard scanning tasks do take place. Notice, one can disable refreshing 
44:                   * the display if needed via function B_BDG004 or manipulating the variable handle_display 
45:                   * directly. Timer 1 runs with 1ms period, and increments variable ticks, available via function
46:                   * millis().
47:                   * 
48:                   * User can write its own programs to be incorporated within "big firmware" of badge, see B_BDG006
49:                   * and B_BDG007 and B_BDG008. Badge can be turned on or off via power button. This erases display.
50:                   * Since badge doesn't have graphic framebuffer (it has terminal text buffer though), the user should 
51:                   * refresh the display in appropriate function, set up via function pointer, see B_BDG005 and B_BDG009
52:                   * Currently, there is about 16kB of RAM and 45kB of FLASH free to use for user
53:                   * If some CP/M features are disabled, see B_BDG010, user can gain additional quarter of megabyte of 
54:                   * FLASH space and about 22kB of RAM.
55:                   * 
56:                   * Other than that, simple firmware skeleton will be provided too, so user doesn't need to use
57:                   * software infrastructure of badge firmware, with all its dependencies; uncovering full hardware 
58:                   * potential of badge.
59:                   * 
60:                   * 
61:                   * ----------------BASIC interpreter----------------
62:                   * 
63:                   * B_BAS001: This is where BASIC tokens are defined, have you want to add your word, add one
64:                   * into this list, then go to B_BAS002 to define appropriate action. Of course, don't forget
65:                   * to add the token number into list in B_BAS003
66:                   * This way you can make words like LED, invoked as LED 2,1
67:                   * If you want to add word returning value like RND in form of LET A = RND 10, take a look how it's
68:                   * made in B_BAS004
69:                   * 
70:                   * A lot of things around BASIC happens outside the interpreter itself. After invoking BASIC, the first
71:                   * function to be called is B_BAS005 where everything is set to run BASIC loop in B_BAS006
72:                   * It basically (no pun intended) collects users input and once buffer si full, it is sent to decide what 
73:                   * it is - B_BAS007
74:                   * If it appears to be valid line of BASIC program, including line number, it goes to be added to
75:                   * current program B_BAS008
76:                   * If not, program flows through series of comparisons to determine whether the thing that user wrote is 
77:                   * something from a few commands that command interpreter can execute. One of them is RUN that sets up 
78:                   * interpreter in B_BAS009 and runs main loop in B_BAS010.
79:                   * Program buffer is set to 16kB, so you can't have programs longer than that. You may redefine buffer 
80:                   * length (see badge_settings.h), you may want to check save/load routines, see B_BAS011
81:                   * 
82:                   * 
83:                   * 
84:                   * ----------------CP/M machine----------------
85:                   * 
86:                   * This one runs on Z80 interpreter, written by Udo Munk. It is directory /Z80, along with two other files,
87:                   * defining memory and hardware configuration of this virtual machine, files hwz.c and iosim.c
88:                   * 
89:                   * iosim.c defines the memory map. I wrote the BIOS for CP/M machine to be extremely simple, with more 
90:                   * automation and intelligence on software side, not achievable with classic hardware means. For example,
91:                   * writing to address 0xFF triggers CP/M system reload. so BIOS hook can be as simple as writing single byte 
92:                   * into this address. Classic BIOS needed a lot of more Z80 instructions to achieve th same.
93:                   * On address 0x68 (+0x6D) is implemented simple UART, linked to UART3 of badge (available on C13 and C14 of
94:                   * expansion port). This UART is utilized in XMODEM program (available at drive B:), so user can transfer 
95:                   * CP/M binaries from PC via any compatible Xmodem terminal. I used moserial and cutecom in linux, or teraterm
96:                   * in windows.
97:                   * CP/M machine is setup to use six different drives:
98:                   * A: - 22kB in size, RAM disk. Fast, no wearout, ideal for temporary storage. Trashed on reboot.
99:                   * B: - 128kB ROM disk, contains a lot of goodies. You could pack a lot of software into 128kB then.
100:                  * C: - 128kB ROM dosk, contains Zork and Sargon. You know, games.
101:                  * D: - 512kB FLASH disk, free for your use
102:                  * hwz.c contains all stuff to access disks and devices of CP/M machine, like disk byte read and write
103:                  * functions, called directly by BIOS via addresses 0x07 and 0x08, with 0x05 and 0x06 setting track and
104:                  * sector of drive selected via 0x04.
105:                  *
106:                  * CP/M defines some standard IO devices - reader, puncher for your punch cards and list device to print 
107:                  * out your program listings. Those are not implemented in badge hardware iosim.c, see B_CPM001 and B_CPM002
108:                  * If defined, you can - for example - list files directly from CP/M via virtual printer, or make virtual
109:                  * punch card reader/puncher to EEPROM, thumb drive, PC, FTP server via ESP32 or anything you can connect 
110:                  * to bitbanged interface on badge expansion port.
111:                  * 
112:                  */
---  /Users/nitro/basic-badge/firmware/badge1.X/src/hw.c  -----------------------------------------------
1:                   #include <xc.h>
2:                   #include "hw.h"
3:                   #include <plib.h>
4:                   #include <peripheral/pps.h>
5:                   #include <stdint.h>
6:                   #include <nesinput.h>
7:                   
8:                   // DEVCFG3
9:                   // USERID = No Setting
10:                  #pragma config FSRSSEL = PRIORITY_7     // Shadow Register Set Priority Select (SRS Priority 7)
11:                  #pragma config PMDL1WAY = OFF           // Peripheral Module Disable Configuration (Allow multiple reconfigurations)
12:                  #pragma config IOL1WAY = OFF            // Peripheral Pin Select Configuration (Allow multiple reconfigurations)
13:                  
14:                  // DEVCFG2
15:                  #pragma config FPLLIDIV = DIV_1//DIV_2         // PLL Input Divider (2x Divider)
16:                  #pragma config FPLLMUL = MUL_15//MUL_24         // PLL Multiplier (24x Multiplier)
17:                  #pragma config FPLLODIV = DIV_1//DIV_2         // System PLL Output Clock Divider (PLL Divide by 2)
18:                  
19:                  // DEVCFG1
20:                  #pragma config FNOSC = FRCPLL           // Oscillator Selection Bits (Fast RC Osc with PLL)
21:                  #pragma config FSOSCEN = OFF            // Secondary Oscillator Enable (Disabled)
22:                  #pragma config IESO = ON                // Internal/External Switch Over (Enabled)
23:                  #pragma config POSCMOD = OFF            // Primary Oscillator Configuration (Primary osc disabled)
24:                  #pragma config OSCIOFNC = OFF           // CLKO Output Signal Active on the OSCO Pin (Disabled)
25:                  #pragma config FPBDIV = DIV_1           // Peripheral Clock Divisor (Pb_Clk is Sys_Clk/1)
26:                  #pragma config FCKSM = CSDCMD           // Clock Switching and Monitor Selection (Clock Switch Disable, FSCM Disabled)
27:                  #pragma config WDTPS = PS1048576        // Watchdog Timer Postscaler (1:1048576)
28:                  #pragma config WINDIS = OFF             // Watchdog Timer Window Enable (Watchdog Timer is in Non-Window Mode)
29:                  #pragma config FWDTEN = OFF             // Watchdog Timer Enable (WDT Disabled (SWDTEN Bit Controls))
30:                  #pragma config FWDTWINSZ = WINSZ_25     // Watchdog Timer Window Size (Window Size is 25%)
31:                  
32:                  // DEVCFG0
33:                  #pragma config DEBUG = OFF              // Background Debugger Enable (Debugger is Disabled)
34:                  #pragma config JTAGEN = OFF             // JTAG Enable (JTAG Disabled)
35:                  #pragma config ICESEL = ICS_PGx1        // ICE/ICD Comm Channel Select (Communicate on PGEC1/PGED1)
36:                  #pragma config PWP = OFF                // Program Flash Write Protect (Disable)
37:                  #pragma config BWP = OFF                // Boot Flash Write Protect bit (Protection Disabled)
38:                  #pragma config CP = OFF                 // Code Protect (Protection Disabled)
39:                  
40:                  uint16_t rnd_var1,rnd_var2,rnd_var3;
41:                  
42:                  void hw_sleep (void)
43:                  	{
44:                      PMCONbits.ON = 0;
9D0243A8  3C03BF80   LUI V1, -16512
9D0243AC  94657000   LHU A1, 28672(V1)
9D0243B8  7C057BC4   INS A1, ZERO, 15, 1
9D0243BC  A4657000   SH A1, 28672(V1)
45:                      set_led_word(0);
46:                  	T1CONbits.TON = 0;
9D0243EC  94670600   LHU A3, 1536(V1)
9D0243F0  7C077BC4   INS A3, ZERO, 15, 1
9D0243F4  A4670600   SH A3, 1536(V1)
47:                  	T2CONbits.TON = 0;
9D0243F8  94670800   LHU A3, 2048(V1)
9D0243FC  7C077BC4   INS A3, ZERO, 15, 1
9D024400  A4670800   SH A3, 2048(V1)
48:                  	T3CONbits.TON = 0;
9D024404  94670A00   LHU A3, 2560(V1)
9D024408  7C077BC4   INS A3, ZERO, 15, 1
9D02440C  A4670A00   SH A3, 2560(V1)
49:                  	T4CONbits.TON = 0;
9D024410  94670C00   LHU A3, 3072(V1)
9D024414  7C077BC4   INS A3, ZERO, 15, 1
9D024418  A4670C00   SH A3, 3072(V1)
50:                  	T5CONbits.TON = 0;
9D02441C  94670E00   LHU A3, 3584(V1)
9D024420  7C077BC4   INS A3, ZERO, 15, 1
9D024424  A4670E00   SH A3, 3584(V1)
51:                  	SPI1CONbits.ON = 0;
9D024428  8C675800   LW A3, 22528(V1)
9D02442C  7C077BC4   INS A3, ZERO, 15, 1
9D024430  AC675800   SW A3, 22528(V1)
52:                  	U3MODEbits.ON = 0;
9D024434  94676400   LHU A3, 25600(V1)
9D024438  7C077BC4   INS A3, ZERO, 15, 1
9D02443C  A4676400   SH A3, 25600(V1)
53:                  	LCD_PWR = 1;
9D0243B4  24040001   ADDIU A0, ZERO, 1
9D024440  94436230   LHU V1, 25136(V0)
9D024444  7C837BC4   INS V1, A0, 15, 1
9D024448  A4436230   SH V1, 25136(V0)
54:                  	LCD_BKLT = 1;
9D02444C  90436530   LBU V1, 25904(V0)
9D024450  7C830004   INS V1, A0, 0, 1
9D024454  A0436530   SB V1, 25904(V0)
55:                  	LCD_PORT = 0;
9D024458  AC406430   SW ZERO, 25648(V0)
56:                  	LCD_DC = 0;
9D02445C  94436630   LHU V1, 26160(V0)
9D024460  7C034204   INS V1, ZERO, 8, 1
9D024464  A4436630   SH V1, 26160(V0)
57:                  	LCD_RD = 0;
9D024468  94436330   LHU V1, 25392(V0)
9D02446C  7C032944   INS V1, ZERO, 5, 1
9D024470  A4436330   SH V1, 25392(V0)
58:                  	LCD_RES = 0;
9D024474  94436630   LHU V1, 26160(V0)
9D024478  7C0339C4   INS V1, ZERO, 7, 1
9D02447C  A4436630   SH V1, 26160(V0)
59:                  	LCD_WR = 0;
9D024480  94436330   LHU V1, 25392(V0)
9D024484  7C032104   INS V1, ZERO, 4, 1
9D024488  A4436330   SH V1, 25392(V0)
60:                  	GEN_0_PIN = 0;
9D02448C  94436330   LHU V1, 25392(V0)
9D024490  7C030844   INS V1, ZERO, 1, 1
9D024494  A4436330   SH V1, 25392(V0)
61:                  	GEN_1_PIN = 0;
9D024498  94436330   LHU V1, 25392(V0)
9D02449C  7C031084   INS V1, ZERO, 2, 1
9D0244A0  A4436330   SH V1, 25392(V0)
62:                  	GEN_2_PIN = 0;
9D0244A4  94436330   LHU V1, 25392(V0)
9D0244A8  7C0318C4   INS V1, ZERO, 3, 1
9D0244AC  A4436330   SH V1, 25392(V0)
63:                  	TRISBbits.TRISB0 = 0;
9D0244B0  94436110   LHU V1, 24848(V0)
9D0244B4  7C030004   INS V1, ZERO, 0, 1
9D0244B8  A4436110   SH V1, 24848(V0)
64:                  	TRISBbits.TRISB1 = 0;
9D0244BC  94436110   LHU V1, 24848(V0)
9D0244C0  7C030844   INS V1, ZERO, 1, 1
9D0244C4  A4436110   SH V1, 24848(V0)
65:                  	TRISG = 0;
9D0244C8  AC406610   SW ZERO, 26128(V0)
66:                  	TRISGbits.TRISG9 = 1;
9D0244CC  94436610   LHU V1, 26128(V0)
9D0244D0  7C834A44   INS V1, A0, 9, 1
9D0244D4  A4436610   SH V1, 26128(V0)
67:                  	TRISGbits.TRISG6 = 1;
9D0244D8  94436610   LHU V1, 26128(V0)
9D0244DC  7C833184   INS V1, A0, 6, 1
9D0244E0  A4436610   SH V1, 26128(V0)
68:                  	TRISC = 0;
9D0244E4  AC406210   SW ZERO, 25104(V0)
69:                  	LATC = 0x8000;
9D0244E8  34038000   ORI V1, ZERO, -32768
9D0244EC  AC436230   SW V1, 25136(V0)
70:                  	TRISD = 0X0;
9D0244F0  AC406310   SW ZERO, 25360(V0)
71:                  	LATD = 0;
9D0244F4  AC406330   SW ZERO, 25392(V0)
72:                  	TRISDbits.TRISD9 = 1;
9D0244F8  94436310   LHU V1, 25360(V0)
9D0244FC  7C834A44   INS V1, A0, 9, 1
9D024500  A4436310   SH V1, 25360(V0)
73:                  	TRISDbits.TRISD10 = 1;
9D024504  94436310   LHU V1, 25360(V0)
9D024508  7C835284   INS V1, A0, 10, 1
9D02450C  A4436310   SH V1, 25360(V0)
74:                      CNPUDbits.CNPUD10 = 1;
9D024510  94436350   LHU V1, 25424(V0)
9D024514  7C835284   INS V1, A0, 10, 1
9D024518  A4436350   SH V1, 25424(V0)
75:                      CNPUDbits.CNPUD9 = 1;
9D02451C  94436350   LHU V1, 25424(V0)
9D024520  7C834A44   INS V1, A0, 9, 1
9D024524  A4436350   SH V1, 25424(V0)
76:                  	TRISE = 0;
9D024528  AC406410   SW ZERO, 25616(V0)
77:                  	LATE = 0;	
9D02452C  AC406430   SW ZERO, 25648(V0)
78:                  	TRISF = 0;
9D024530  AC406510   SW ZERO, 25872(V0)
79:                  	K_R1 = 1;
9D024534  94436130   LHU V1, 24880(V0)
9D024538  7C836304   INS V1, A0, 12, 1
9D02453C  A4436130   SH V1, 24880(V0)
80:                  	K_R2 = 1;
9D024540  94436130   LHU V1, 24880(V0)
9D024544  7C836B44   INS V1, A0, 13, 1
9D024548  A4436130   SH V1, 24880(V0)
81:                  	K_R3 = 1;
9D02454C  94436130   LHU V1, 24880(V0)
9D024550  7C837384   INS V1, A0, 14, 1
9D024554  A4436130   SH V1, 24880(V0)
82:                  	K_R4 = 1;
9D024558  90436530   LBU V1, 25904(V0)
9D02455C  7C832104   INS V1, A0, 4, 1
9D024560  A0436530   SB V1, 25904(V0)
83:                  	K_R5 = 1;
9D024564  94436130   LHU V1, 24880(V0)
9D024568  7C837BC4   INS V1, A0, 15, 1
9D02456C  A4436130   SH V1, 24880(V0)
84:                  	PMD1 = 0xFFFFFFFF;
9D0243D0  3C05BF81   LUI A1, -16511
9D0243E0  2406FFFF   ADDIU A2, ZERO, -1
9D024570  ACA6F240   SW A2, -3520(A1)
85:                  	PMD2 = 0xFFFFFFFF;
9D024574  ACA6F250   SW A2, -3504(A1)
86:                  	PMD3 = 0xFFFFFFFF;
9D024578  ACA6F260   SW A2, -3488(A1)
87:                  	PMD4 = 0xFFFFFFFF;
9D02457C  ACA6F270   SW A2, -3472(A1)
88:                  	PMD5 = 0xFFFFFFFF;
9D024580  ACA6F280   SW A2, -3456(A1)
89:                  	PMD6 = 0xFFFFFFFF;
9D024584  ACA6F290   SW A2, -3440(A1)
90:                  	SYSKEY = 0x0;            // Write invalid key to force lock
9D024588  ACA0F230   SW ZERO, -3536(A1)
91:                  	SYSKEY = 0xAA996655;     // Write Key1 to SYSKEY
9D02458C  3C03AA99   LUI V1, -21863
9D024590  24636655   ADDIU V1, V1, 26197
9D024594  ACA3F230   SW V1, -3536(A1)
92:                  	SYSKEY = 0x556699AA;     // Write Key2 to SYSKEY
9D024598  3C035566   LUI V1, 21862
9D02459C  346399AA   ORI V1, V1, -26198
9D0245A0  ACA3F230   SW V1, -3536(A1)
93:                  	OSCCONSET = 0x10; // set Power-Saving mode to Slee
9D0245A4  24030010   ADDIU V1, ZERO, 16
9D0245A8  ACA3F008   SW V1, -4088(A1)
94:                  	SYSKEY = 0x0; // Write invalid key to force lock
9D0245AC  ACA0F230   SW ZERO, -3536(A1)
95:                  
96:                  	IFS0bits.INT2IF = 0;
9D0245B0  8C431030   LW V1, 4144(V0)
9D0245B4  7C036B44   INS V1, ZERO, 13, 1
9D0245B8  AC431030   SW V1, 4144(V0)
97:                  	IEC0bits.INT2IE = 1;
9D0245BC  8C431060   LW V1, 4192(V0)
9D0245C0  7C836B44   INS V1, A0, 13, 1
9D0245C4  AC431060   SW V1, 4192(V0)
98:                  	IPC2bits.INT2IP = 4;
9D0245C8  8C4310B0   LW V1, 4272(V0)
9D0245CC  24040004   ADDIU A0, ZERO, 4
9D0245D0  7C83E684   INS V1, A0, 26, 3
9D0245D4  AC4310B0   SW V1, 4272(V0)
99:                  	asm volatile("wait"); 
9D0245D8  42000020   WAIT
100:                 	IEC0bits.INT2IE = 0;
9D0245DC  3C03BF88   LUI V1, -16504
9D0245E0  8C641060   LW A0, 4192(V1)
9D0245E8  7C046B44   INS A0, ZERO, 13, 1
9D0245EC  AC641060   SW A0, 4192(V1)
101:                 	PMD1 = 0;
9D0245E4  3C02BF81   LUI V0, -16511
9D0245F0  AC40F240   SW ZERO, -3520(V0)
102:                 	PMD2 = 0;
9D0245F4  AC40F250   SW ZERO, -3504(V0)
103:                 	PMD3 = 0;
9D0245F8  AC40F260   SW ZERO, -3488(V0)
104:                 	PMD4 = 0;
9D0245FC  AC40F270   SW ZERO, -3472(V0)
105:                 	PMD5 = 0;
9D024600  AC40F280   SW ZERO, -3456(V0)
106:                 	PMD6 = 0;
9D024604  AC40F290   SW ZERO, -3440(V0)
107:                     
108:                 	start_after_wake();
9D024608  8F9981D8   LW T9, -32296(GP)
9D02460C  03200008   JR T9
9D024610  00000000   NOP
109:                 	}
110:                 
111:                 
112:                 
113:                 void hw_init (void)
114:                 	{
9D024614  27BDFFD0   ADDIU SP, SP, -48
9D024618  AFBF002C   SW RA, 44(SP)
9D02461C  AFB30028   SW S3, 40(SP)
9D024620  AFB20024   SW S2, 36(SP)
9D024624  AFB10020   SW S1, 32(SP)
9D024628  AFB0001C   SW S0, 28(SP)
115:                     SYSTEMConfigPerformance(SYS_CLK);
116:                     OSCCONbits.FRCDIV = 0b000;
9D0246F0  8E42F000   LW V0, -4096(S2)
9D0246F8  7C02D604   INS V0, ZERO, 24, 3
9D0246FC  AE42F000   SW V0, -4096(S2)
117:                 	ANSELB = 0;
9D024700  AE006100   SW ZERO, 24832(S0)
118:                 	ANSELC = 0;
9D024704  AE006200   SW ZERO, 25088(S0)
119:                 	ANSELD = 0;
9D024708  AE006300   SW ZERO, 25344(S0)
120:                 	ANSELE = 0;
9D02470C  AE006400   SW ZERO, 25600(S0)
121:                 	ANSELF = 0;
9D024710  AE006500   SW ZERO, 25856(S0)
122:                 	ANSELG = 0;
9D024714  AE006600   SW ZERO, 26112(S0)
123:                 	TRISD = 0;
9D024718  AE006310   SW ZERO, 25360(S0)
124:                 	TRISDbits.TRISD9 = 1;
9D02471C  96026310   LHU V0, 25360(S0)
9D024724  7E224A44   INS V0, S1, 9, 1
9D024728  A6026310   SH V0, 25360(S0)
125:                 	TRISDbits.TRISD10 = 1;
9D02472C  96036310   LHU V1, 25360(S0)
9D024734  7E235284   INS V1, S1, 10, 1
9D024738  A6036310   SH V1, 25360(S0)
126:                     TRISE = 0;
9D02473C  AE006410   SW ZERO, 25616(S0)
127:                     TRISG = 0;
9D024740  AE006610   SW ZERO, 26128(S0)
128:                 	TRISGbits.TRISG6 = 1;
9D024744  96066610   LHU A2, 26128(S0)
9D02474C  7E263184   INS A2, S1, 6, 1
9D024750  A6066610   SH A2, 26128(S0)
129:                 	TRISGbits.TRISG9 = 1;
9D024754  96066610   LHU A2, 26128(S0)
9D024758  7E264A44   INS A2, S1, 9, 1
9D02475C  A6066610   SH A2, 26128(S0)
130:                     TRISF = 0;
9D024760  AE006510   SW ZERO, 25872(S0)
131:                 	TRISFbits.TRISF5 = 1;
9D024764  92066510   LBU A2, 25872(S0)
9D024768  7E262944   INS A2, S1, 5, 1
9D02476C  A2066510   SB A2, 25872(S0)
132:                     TRISB = 0x0FFF; 
9D0246F4  24050FFF   ADDIU A1, ZERO, 4095
9D024770  AE056110   SW A1, 24848(S0)
133:                     CNPUB = 0x0FFF;
9D024774  AE056150   SW A1, 24912(S0)
134:                     CNPUDbits.CNPUD10 = 1;
9D024778  96056350   LHU A1, 25424(S0)
9D02477C  7E255284   INS A1, S1, 10, 1
9D024780  A6056350   SH A1, 25424(S0)
135:                     CNPUDbits.CNPUD9 = 1;
9D024784  96056350   LHU A1, 25424(S0)
9D024788  7E254A44   INS A1, S1, 9, 1
9D02478C  A6056350   SH A1, 25424(S0)
136:                 	TRISCbits.TRISC12 = 0;
9D024790  96056210   LHU A1, 25104(S0)
9D024794  7C056304   INS A1, ZERO, 12, 1
9D024798  A6056210   SH A1, 25104(S0)
137:                 	TRISDbits.TRISD8 = 0;
9D02479C  96056310   LHU A1, 25360(S0)
9D0247A0  7C054204   INS A1, ZERO, 8, 1
9D0247A4  A6056310   SH A1, 25360(S0)
138:                 	FLASH_WP = 1;
9D0247A8  96056330   LHU A1, 25392(S0)
9D0247AC  7E254204   INS A1, S1, 8, 1
9D0247B0  A6056330   SH A1, 25392(S0)
139:                 	FLASH_HOLD = 1;
9D0247B4  96056230   LHU A1, 25136(S0)
9D0247B8  7E256304   INS A1, S1, 12, 1
9D0247BC  A6056230   SH A1, 25136(S0)
140:                 	CS_FLASH = 1;
9D0247C0  92056530   LBU A1, 25904(S0)
9D0247C4  7E251084   INS A1, S1, 2, 1
9D0247C8  A2056530   SB A1, 25904(S0)
141:                     /*
142:                     MOSI	F3	
143:                     MISO	F5	
144:                     SCK		F6	
145:                 			C13	
146:                 			C14	
147:                      */
148:                     PPSUnLock;
149:                     PPSOutput(4, RPF3, SDO1);	//MOSI for FLASH
9D0247CC  9245FC4C   LBU A1, -948(S2)
9D0247D0  24060008   ADDIU A2, ZERO, 8
9D0247D4  7CC51804   INS A1, A2, 0, 4
9D0247D8  A245FC4C   SB A1, -948(S2)
150:                 	PPSInput(1, SDI1, RPF5);	//MISO for FLASH
9D024720  24040002   ADDIU A0, ZERO, 2
9D0247DC  9245FA84   LBU A1, -1404(S2)
9D0247E0  7C851804   INS A1, A0, 0, 4
9D0247E4  A245FA84   SB A1, -1404(S2)
151:                 								//SCK is fixed
152:                 	PPSInput(1, U3RX, RPC13);	//RX pin
9D0247E8  9245FA60   LBU A1, -1440(S2)
9D0247EC  24060007   ADDIU A2, ZERO, 7
9D0247F0  7CC51804   INS A1, A2, 0, 4
9D0247F4  A245FA60   SB A1, -1440(S2)
153:                 	PPSOutput(1, RPC14, U3TX);	//TX pin
9D0247F8  9245FBB8   LBU A1, -1096(S2)
9D0247FC  7E251804   INS A1, S1, 0, 4
9D024800  A245FBB8   SB A1, -1096(S2)
154:                 	PPSInput(3, INT2, RPG6);	//power on/off, tie to external interrupt2
9D024804  9245FA08   LBU A1, -1528(S2)
9D024808  7E251804   INS A1, S1, 0, 4
9D02480C  A245FA08   SB A1, -1528(S2)
155:                     PPSLock;
156:                 
157:                 	U3MODEbits.ON = 1;
9D024730  3C02BF80   LUI V0, -16512
9D024810  94456400   LHU A1, 25600(V0)
9D024814  7E257BC4   INS A1, S1, 15, 1
9D024818  A4456400   SH A1, 25600(V0)
158:                 //	U1MODEbits.STSEL = 1;
159:                     U3STAbits.URXEN = 1;
9D02481C  8C456410   LW A1, 25616(V0)
9D024820  7E256304   INS A1, S1, 12, 1
9D024824  AC456410   SW A1, 25616(V0)
160:                     U3STAbits.UTXEN = 1;
9D024828  8C456410   LW A1, 25616(V0)
9D02482C  7E255284   INS A1, S1, 10, 1
9D024830  AC456410   SW A1, 25616(V0)
161:                     U3BRG = ((PB_CLK)/(16*19200)) - 1;
9D024834  2405009B   ADDIU A1, ZERO, 155
9D024838  AC456440   SW A1, 25664(V0)
162:                 //    INTEnable(INT_SOURCE_UART_RX(UART3), INT_ENABLED);
163:                 //    IPC7bits.U3IP = 6;
164:                     U3STAbits.OERR=0;
9D02483C  8C456410   LW A1, 25616(V0)
9D024840  7C050844   INS A1, ZERO, 1, 1
9D024844  AC456410   SW A1, 25616(V0)
165:                 
166:                 	SPI1CONbits.MSTEN = 1;
9D024848  8C455800   LW A1, 22528(V0)
9D02484C  7E252944   INS A1, S1, 5, 1
9D024850  AC455800   SW A1, 22528(V0)
167:                     SPI1CONbits.CKP = 0;
9D024854  8C455800   LW A1, 22528(V0)
9D024858  7C053184   INS A1, ZERO, 6, 1
9D02485C  AC455800   SW A1, 22528(V0)
168:                     SPI1CONbits.SMP = 0;
9D024860  8C455800   LW A1, 22528(V0)
9D024864  7C054A44   INS A1, ZERO, 9, 1
9D024868  AC455800   SW A1, 22528(V0)
169:                     SPI1CONbits.CKE = 1;
9D02486C  8C455800   LW A1, 22528(V0)
9D024870  7E254204   INS A1, S1, 8, 1
9D024874  AC455800   SW A1, 22528(V0)
170:                     SPI1BRG = 1;
9D024878  AC515830   SW S1, 22576(V0)
171:                     SPI1CONbits.ON = 1;
9D02487C  8C455800   LW A1, 22528(V0)
9D024880  7E257BC4   INS A1, S1, 15, 1
9D024884  AC455800   SW A1, 22528(V0)
172:                     
173:                 //    TRISBbits.TRISB13 = 0;
174:                     LCD_BKLT = 1;
9D024888  92056530   LBU A1, 25904(S0)
9D02488C  7E250004   INS A1, S1, 0, 1
9D024890  A2056530   SB A1, 25904(S0)
175:                     LCD_PWR = 0;
9D024894  96056230   LHU A1, 25136(S0)
9D024898  7C057BC4   INS A1, ZERO, 15, 1
9D02489C  A6056230   SH A1, 25136(S0)
176:                 	TRISCbits.TRISC15 = 0;
9D0248A0  96056210   LHU A1, 25104(S0)
9D0248A4  7C057BC4   INS A1, ZERO, 15, 1
9D0248A8  A6056210   SH A1, 25104(S0)
177:                 	
178:                     PR5 = 12 *(FPB / 64 / 1000);
9D0248AC  24052328   ADDIU A1, ZERO, 9000
9D0248B0  AC450E20   SW A1, 3616(V0)
179:                     T5CONbits.TCKPS = 0b110;
9D024748  24030006   ADDIU V1, ZERO, 6
9D0248B4  94450E00   LHU A1, 3584(V0)
9D0248B8  7C653104   INS A1, V1, 4, 3
9D0248BC  A4450E00   SH A1, 3584(V0)
180:                     T5CONbits.TON = 1;
9D0248C0  94450E00   LHU A1, 3584(V0)
9D0248C4  7E257BC4   INS A1, S1, 15, 1
9D0248C8  A4450E00   SH A1, 3584(V0)
181:                     IEC0bits.T5IE = 1;	
9D0248CC  8E051060   LW A1, 4192(S0)
9D0248D0  7E25C604   INS A1, S1, 24, 1
9D0248D4  AE051060   SW A1, 4192(S0)
182:                     IPC5bits.T5IP = 6;
9D0248D8  8E0510E0   LW A1, 4320(S0)
9D0248DC  7C652084   INS A1, V1, 2, 3
9D0248E0  AE0510E0   SW A1, 4320(S0)
183:                 
184:                     IEC0bits.T2IE = 1;	
9D0248E4  8E051060   LW A1, 4192(S0)
9D0248E8  7E254A44   INS A1, S1, 9, 1
9D0248EC  AE051060   SW A1, 4192(S0)
185:                     IPC2bits.T2IP = 6;
9D0248F0  8E0510B0   LW A1, 4272(S0)
9D0248F4  7C652084   INS A1, V1, 2, 3
9D0248F8  AE0510B0   SW A1, 4272(S0)
186:                     IEC0bits.T3IE = 1;	
9D0248FC  8E051060   LW A1, 4192(S0)
9D024900  7E257384   INS A1, S1, 14, 1
9D024904  AE051060   SW A1, 4192(S0)
187:                     IPC3bits.T3IP = 6;
9D024908  8E0510C0   LW A1, 4288(S0)
9D02490C  7C652084   INS A1, V1, 2, 3
9D024910  AE0510C0   SW A1, 4288(S0)
188:                     IEC0bits.T4IE = 1;	
9D024914  8E051060   LW A1, 4192(S0)
9D024918  7E259CC4   INS A1, S1, 19, 1
9D02491C  AE051060   SW A1, 4192(S0)
189:                     IPC4bits.T4IP = 6;
9D024920  8E0510D0   LW A1, 4304(S0)
9D024924  7C652084   INS A1, V1, 2, 3
9D024928  AE0510D0   SW A1, 4304(S0)
190:                 
191:                     PR1 = (1*(FPB / 64 / 1000)) - 1;
9D02492C  240302ED   ADDIU V1, ZERO, 749
9D024930  AC430620   SW V1, 1568(V0)
192:                     T1CONbits.TCKPS = 0b10;	//Prescale 64 makes 1ms = 750 ticks at 48 MHz
9D024934  94430600   LHU V1, 1536(V0)
9D024938  7C832904   INS V1, A0, 4, 2
9D02493C  A4430600   SH V1, 1536(V0)
193:                     T1CONbits.TON = 1;
9D024940  94430600   LHU V1, 1536(V0)
9D024944  7E237BC4   INS V1, S1, 15, 1
9D024948  A4430600   SH V1, 1536(V0)
194:                     IEC0bits.T1IE = 1;
9D02494C  8E021060   LW V0, 4192(S0)
9D024950  7E222104   INS V0, S1, 4, 1
9D024954  AE021060   SW V0, 4192(S0)
195:                     IPC1bits.T1IP = 4;
9D024958  8E0210A0   LW V0, 4256(S0)
9D02495C  24030004   ADDIU V1, ZERO, 4
9D024960  7C622084   INS V0, V1, 2, 3
9D024964  AE0210A0   SW V0, 4256(S0)
196:                 
197:                     INTEnableSystemMultiVectoredInt();
9D024968  0F40DACB   JAL INTEnableSystemMultiVectoredInt
9D02496C  00000000   NOP
198:                 	
199:                 	//wait_ms(50);
200:                     TFT_24_7789_Init();
9D024970  0F408F16   JAL TFT_24_7789_Init
9D024974  00000000   NOP
201:                 	tft_fill_area(0,0,320,240,0);	//fill with black color
9D024978  AFA00010   SW ZERO, 16(SP)
9D02497C  00002021   ADDU A0, ZERO, ZERO
9D024980  00002821   ADDU A1, ZERO, ZERO
9D024984  24060140   ADDIU A2, ZERO, 320
9D024988  0F408DC7   JAL tft_fill_area
9D02498C  240700F0   ADDIU A3, ZERO, 240
202:                 	//wait_ms(80);					//wait a moment to avoid flicker
203:                 	LCD_BKLT = 0;					//turn backlight on
9D024990  92026530   LBU V0, 25904(S0)
9D024994  7C020004   INS V0, ZERO, 0, 1
9D024998  A2026530   SB V0, 25904(S0)
204:                 	//fl_rst_pb();
205:                 
206:                 	//if reset is after POR or manual reset, forget LED state
207:                 	if ((RCONbits.BOR)|(RCONbits.EXTR)|(RCONbits.POR))
9D02499C  8E44F600   LW A0, -2560(S2)
9D0249A0  8E42F600   LW V0, -2560(S2)
9D0249A4  8E43F600   LW V1, -2560(S2)
9D0249A8  7C840040   EXT A0, A0, 1, 1
9D0249AC  7C4201C0   EXT V0, V0, 7, 1
9D0249B0  30630001   ANDI V1, V1, 1
9D0249B4  00441025   OR V0, V0, A0
9D0249B8  00621025   OR V0, V1, V0
9D0249BC  54400001   BNEL V0, ZERO, .LBB111
9D0249C0  AE40F600   SW ZERO, -2560(S2)
208:                 		{
209:                 		RCON = 0;
210:                 		}	
211:                 	set_led_word(0);
212:                   	}
9D0249E8  8FBF002C   LW RA, 44(SP)
9D0249EC  8FB30028   LW S3, 40(SP)
9D0249F0  8FB20024   LW S2, 36(SP)
9D0249F4  8FB10020   LW S1, 32(SP)
9D0249F8  8FB0001C   LW S0, 28(SP)
9D0249FC  03E00008   JR RA
9D024A00  27BD0030   ADDIU SP, SP, 48
213:                 
214:                 extern nesinput_t kb_input;
215:                 
216:                 void set_led_word (uint8_t val)
217:                 	{
218:                 	if (val&0x01) LED_R = 1;
9D024A68  30820001   ANDI V0, A0, 1
9D024A6C  10400014   BEQ V0, ZERO, 0x9D024AC0
9D024A70  3C02BF88   LUI V0, -16504
9D024A74  94436330   LHU V1, 25392(V0)
9D024A78  24050001   ADDIU A1, ZERO, 1
9D024A7C  7CA33184   INS V1, A1, 6, 1
9D024A80  A4436330   SH V1, 25392(V0)
219:                 		else LED_R = 0;
9D0243B0  3C02BF88   LUI V0, -16504
9D0243C0  94456330   LHU A1, 25392(V0)
9D0243C4  7C053184   INS A1, ZERO, 6, 1
9D0243C8  A4456330   SH A1, 25392(V0)
9D0249C4  96026330   LHU V0, 25392(S0)
9D024AC0  94436330   LHU V1, 25392(V0)
9D024AC4  7C033184   INS V1, ZERO, 6, 1
9D024AC8  A4436330   SH V1, 25392(V0)
220:                 	if (val&0x02) LED_G = 1;
9D024A84  30830002   ANDI V1, A0, 2
9D024A88  10600013   BEQ V1, ZERO, 0x9D024AD8
9D024A8C  00000000   NOP
9D024A90  90436530   LBU V1, 25904(V0)
9D024A94  24050001   ADDIU A1, ZERO, 1
9D024A98  7CA30844   INS V1, A1, 1, 1
9D024A9C  A0436530   SB V1, 25904(V0)
9D024ACC  30830002   ANDI V1, A0, 2
9D024AD0  1460FFEF   BNE V1, ZERO, 0x9D024A90
9D024AD4  00000000   NOP
221:                 		else LED_G = 0;
9D0243CC  90466530   LBU A2, 25904(V0)
9D0243D4  7C060844   INS A2, ZERO, 1, 1
9D0243D8  A0466530   SB A2, 25904(V0)
9D0249D0  92026530   LBU V0, 25904(S0)
9D024AD8  90436530   LBU V1, 25904(V0)
9D024ADC  7C030844   INS V1, ZERO, 1, 1
9D024AE0  A0436530   SB V1, 25904(V0)
222:                 	if (val&0x04) LED_B = 1;
9D024AA0  30840004   ANDI A0, A0, 4
9D024AA4  94436330   LHU V1, 25392(V0)
9D024AA8  14800013   BNE A0, ZERO, 0x9D024AF8
9D024AAC  24040001   ADDIU A0, ZERO, 1
9D024AE4  30840004   ANDI A0, A0, 4
9D024AE8  94436330   LHU V1, 25392(V0)
9D024AEC  5080FFF1   BEQL A0, ZERO, 0x9D024AB4
9D024AF0  7C0339C4   INS V1, ZERO, 7, 1
9D024AF4  24040001   ADDIU A0, ZERO, 1
9D024AF8  7C8339C4   INS V1, A0, 7, 1
9D024AFC  A4436330   SH V1, 25392(V0)
9D024B00  03E00008   JR RA
9D024B04  00000000   NOP
223:                 		else LED_B = 0;
9D0243DC  94476330   LHU A3, 25392(V0)
9D0243E4  7C0739C4   INS A3, ZERO, 7, 1
9D0243E8  A4476330   SH A3, 25392(V0)
9D0249DC  96026330   LHU V0, 25392(S0)
9D024AB0  7C0339C4   INS V1, ZERO, 7, 1
9D024AB4  A4436330   SH V1, 25392(V0)
9D024AB8  03E00008   JR RA
9D024ABC  00000000   NOP
9D024AC0  94436330   LHU V1, 25392(V0)
9D024AC4  7C033184   INS V1, ZERO, 6, 1
9D024AC8  A4436330   SH V1, 25392(V0)
9D024ACC  30830002   ANDI V1, A0, 2
9D024AD0  1460FFEF   BNE V1, ZERO, 0x9D024A90
9D024AD4  00000000   NOP
9D024AD8  90436530   LBU V1, 25904(V0)
9D024ADC  7C030844   INS V1, ZERO, 1, 1
9D024AE0  A0436530   SB V1, 25904(V0)
9D024AE4  30840004   ANDI A0, A0, 4
9D024AE8  94436330   LHU V1, 25392(V0)
9D024AEC  5080FFF1   BEQL A0, ZERO, 0x9D024AB4
9D024AF0  7C0339C4   INS V1, ZERO, 7, 1
9D024AF4  24040001   ADDIU A0, ZERO, 1
9D024AF8  7C8339C4   INS V1, A0, 7, 1
9D024AFC  A4436330   SH V1, 25392(V0)
9D024B00  03E00008   JR RA
9D024B04  00000000   NOP
224:                 	}
225:                 
226:                 void fast_nes_input(bool first_call)
227:                 {
9D024B08  27BDFFE8   ADDIU SP, SP, -24
9D024B0C  AFBF0014   SW RA, 20(SP)
228:                     static uint8_t up_state = 1, dn_state = 1, lt_state = 1, 
229:                             rt_state = 1, a_state = 1, b_state = 1, 
230:                             sel_state = 1, st_state = 1;
231:                     uint8_t key_state;
232:                     
233:                     if (first_call)
9D024B10  1480005C   BNE A0, ZERO, .LVL50
9D024B14  AFB00010   SW S0, 16(SP)
9D024B18  93838064   LBU V1, -32668(GP)
9D024B1C  3C10BF88   LUI S0, -16504
234:                     {
235:                         K_R1 = 0;
9D024C84  3C10BF88   LUI S0, -16504
9D024C88  96036130   LHU V1, 24880(S0)
9D024C94  7C036304   INS V1, ZERO, 12, 1
9D024C98  A6036130   SH V1, 24880(S0)
236:                         K_R2 = 0;
9D024C9C  96036130   LHU V1, 24880(S0)
9D024CA8  7C036B44   INS V1, ZERO, 13, 1
9D024CAC  A6036130   SH V1, 24880(S0)
237:                         K_R3 = 0;
9D024CB0  96036130   LHU V1, 24880(S0)
9D024CBC  7C037384   INS V1, ZERO, 14, 1
9D024CC0  A6036130   SH V1, 24880(S0)
238:                         K_R4 = 0;
9D024CC4  92036530   LBU V1, 25904(S0)
9D024CD0  7C032104   INS V1, ZERO, 4, 1
9D024CD4  A2036530   SB V1, 25904(S0)
239:                         K_R5 = 0;
9D024CD8  96046130   LHU A0, 24880(S0)
9D024CE4  7C047BC4   INS A0, ZERO, 15, 1
9D024CE8  A6046130   SH A0, 24880(S0)
9D024CEC  0B4092C8   J 0x9D024B20
9D024CF0  00000000   NOP
240:                         
241:                         up_state = 1;
9D024C8C  24020001   ADDIU V0, ZERO, 1
9D024C90  A3828068   SB V0, -32664(GP)
242:                         dn_state = 1;
9D024CA0  A3828064   SB V0, -32668(GP)
243:                         lt_state = 1;
9D024CA4  A3828060   SB V0, -32672(GP)
244:                         rt_state = 1;
9D024CB4  A382805C   SB V0, -32676(GP)
245:                         a_state = 1;
9D024CB8  A3828058   SB V0, -32680(GP)
246:                         b_state = 1;
9D024CC8  A3828054   SB V0, -32684(GP)
247:                         sel_state = 1;
9D024CCC  A3828050   SB V0, -32688(GP)
248:                         st_state = 1;
9D024CDC  A382804C   SB V0, -32692(GP)
9D024CE0  24030001   ADDIU V1, ZERO, 1
249:                     }
250:                     
251:                     K_R5 = 1;
9D024B20  96026130   LHU V0, 24880(S0)
9D024B24  24040001   ADDIU A0, ZERO, 1
9D024B28  7C827BC4   INS V0, A0, 15, 1
9D024B2C  A6026130   SH V0, 24880(S0)
252:                     
253:                     // DOWN key
254:                     key_state = K_C1;
9D024B30  8E026120   LW V0, 24864(S0)
9D024B34  7C4202C0   EXT V0, V0, 11, 1
9D024B38  304500FF   ANDI A1, V0, 255
255:                     if (dn_state != key_state)
9D024B3C  10A30005   BEQ A1, V1, .LVL36
9D024B40  2784803C   ADDIU A0, GP, -32708
256:                     {
257:                         dn_state = key_state;
258:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_DOWN);
9D024B44  38A50001   XORI A1, A1, 1
9D024B48  24060020   ADDIU A2, ZERO, 32
9D024B4C  0F40B4DA   JAL input_event
9D024B50  A3828064   SB V0, -32668(GP)
259:                     }
260:                 
261:                     // RIGHT key  
262:                     key_state = K_C2;
9D024B54  8E026120   LW V0, 24864(S0)
9D024B5C  7C420280   EXT V0, V0, 10, 1
9D024B60  304500FF   ANDI A1, V0, 255
263:                     if (rt_state != key_state)
9D024B58  9383805C   LBU V1, -32676(GP)
9D024B64  10650005   BEQ V1, A1, .LVL38
9D024B68  2784803C   ADDIU A0, GP, -32708
264:                     {
265:                         rt_state = key_state;
266:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_RIGHT);
9D024B6C  38A50001   XORI A1, A1, 1
9D024B70  24060080   ADDIU A2, ZERO, 128
9D024B74  0F40B4DA   JAL input_event
9D024B78  A382805C   SB V0, -32676(GP)
267:                     }
268:                 
269:                     // LEFT key
270:                     key_state = K_C3;
9D024B7C  8E026120   LW V0, 24864(S0)
9D024B84  7C420240   EXT V0, V0, 9, 1
9D024B88  304500FF   ANDI A1, V0, 255
271:                     if (lt_state != key_state)
9D024B80  93838060   LBU V1, -32672(GP)
9D024B8C  10650005   BEQ V1, A1, .LVL40
9D024B90  2784803C   ADDIU A0, GP, -32708
272:                     {
273:                         lt_state = key_state;
274:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_LEFT);
9D024B94  38A50001   XORI A1, A1, 1
9D024B98  24060040   ADDIU A2, ZERO, 64
9D024B9C  0F40B4DA   JAL input_event
9D024BA0  A3828060   SB V0, -32672(GP)
275:                     }
276:                 
277:                     // UP key
278:                     key_state = K_C5;
9D024BA4  8E026120   LW V0, 24864(S0)
9D024BAC  7C4201C0   EXT V0, V0, 7, 1
9D024BB0  304500FF   ANDI A1, V0, 255
279:                     if (up_state != key_state)
9D024BA8  93838068   LBU V1, -32664(GP)
9D024BB4  10650005   BEQ V1, A1, .LVL42
9D024BB8  2784803C   ADDIU A0, GP, -32708
280:                     {
281:                         up_state = key_state;
282:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_UP);
9D024BBC  38A50001   XORI A1, A1, 1
9D024BC0  24060010   ADDIU A2, ZERO, 16
9D024BC4  0F40B4DA   JAL input_event
9D024BC8  A3828068   SB V0, -32664(GP)
283:                     }
284:                 
285:                     // A key, -" 
286:                     key_state = K_C10;
9D024BCC  8E026120   LW V0, 24864(S0)
9D024BD4  7C420080   EXT V0, V0, 2, 1
9D024BD8  304500FF   ANDI A1, V0, 255
287:                     if (a_state != key_state)
9D024BD0  93838058   LBU V1, -32680(GP)
9D024BDC  10650005   BEQ V1, A1, .LVL44
9D024BE0  2784803C   ADDIU A0, GP, -32708
288:                     {
289:                         a_state = key_state;
290:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_A);
9D024BE4  38A50001   XORI A1, A1, 1
9D024BE8  24060001   ADDIU A2, ZERO, 1
9D024BEC  0F40B4DA   JAL input_event
9D024BF0  A3828058   SB V0, -32680(GP)
291:                     }
292:                 
293:                     // B key, DEL
294:                     key_state = K_C6;
9D024BF4  8E026120   LW V0, 24864(S0)
9D024BFC  7C420180   EXT V0, V0, 6, 1
9D024C00  304500FF   ANDI A1, V0, 255
295:                     if (b_state != key_state)
9D024BF8  93838054   LBU V1, -32684(GP)
9D024C04  10650005   BEQ V1, A1, .LVL46
9D024C08  2784803C   ADDIU A0, GP, -32708
296:                     {
297:                         b_state = key_state;
298:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_B);
9D024C0C  38A50001   XORI A1, A1, 1
9D024C10  24060002   ADDIU A2, ZERO, 2
9D024C14  0F40B4DA   JAL input_event
9D024C18  A3828054   SB V0, -32684(GP)
299:                     }
300:                 
301:                     // START key, BKSP
302:                     key_state = K_C9;
9D024C1C  8E026120   LW V0, 24864(S0)
9D024C24  7C4200C0   EXT V0, V0, 3, 1
9D024C28  304500FF   ANDI A1, V0, 255
303:                     if (st_state != key_state)
9D024C20  9383804C   LBU V1, -32692(GP)
9D024C2C  10650005   BEQ V1, A1, .LVL48
9D024C30  2784803C   ADDIU A0, GP, -32708
304:                     {
305:                         st_state = key_state;
306:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_START);
9D024C34  38A50001   XORI A1, A1, 1
9D024C38  24060008   ADDIU A2, ZERO, 8
9D024C3C  0F40B4DA   JAL input_event
9D024C40  A382804C   SB V0, -32692(GP)
307:                     }
308:                 
309:                     K_R5 = 0;
9D024C44  96026130   LHU V0, 24880(S0)
9D024C4C  7C027BC4   INS V0, ZERO, 15, 1
9D024C50  A6026130   SH V0, 24880(S0)
310:                     
311:                     // SELECT key, BRK/COL
312:                     key_state = KEY_BRK;
9D024C54  8E026620   LW V0, 26144(S0)
9D024C58  7C420240   EXT V0, V0, 9, 1
9D024C5C  304500FF   ANDI A1, V0, 255
313:                     if (sel_state != key_state)
9D024C48  93838050   LBU V1, -32688(GP)
9D024C60  10650024   BEQ V1, A1, 0x9D024CF4
9D024C64  2784803C   ADDIU A0, GP, -32708
314:                     {
315:                         sel_state = key_state;
9D024C70  A3828050   SB V0, -32688(GP)
316:                         input_event(&kb_input, (key_state&1)?INP_STATE_BREAK:INP_STATE_MAKE, INP_PAD_SELECT);
9D024C68  38A50001   XORI A1, A1, 1
9D024C6C  24060004   ADDIU A2, ZERO, 4
9D024C7C  0B40B4DA   J input_event
9D024C80  27BD0018   ADDIU SP, SP, 24
317:                     }
318:                 }
9D024C74  8FBF0014   LW RA, 20(SP)
9D024C78  8FB00010   LW S0, 16(SP)
9D024CF4  8FBF0014   LW RA, 20(SP)
9D024CF8  8FB00010   LW S0, 16(SP)
9D024CFC  03E00008   JR RA
9D024D00  27BD0018   ADDIU SP, SP, 24
319:                 
320:                 void wait_ms (uint32_t count)
321:                 	{
9D024D04  27BDFFE8   ADDIU SP, SP, -24
9D024D08  AFBF0014   SW RA, 20(SP)
9D024D0C  AFB00010   SW S0, 16(SP)
322:                 	uint32_t ticks_wait;
323:                 	ticks_wait = millis() + count;
9D024D10  0F40C0B6   JAL millis
9D024D14  00808021   ADDU S0, A0, ZERO
9D024D1C  00508021   ADDU S0, V0, S0
324:                 	rnd_var2 = rnd_var2  + ticks_wait;
9D024D18  978381DC   LHU V1, -32292(GP)
9D024D20  02031821   ADDU V1, S0, V1
9D024D24  A78381DC   SH V1, -32292(GP)
325:                 	while (millis()<= ticks_wait);
9D024D28  0F40C0B6   JAL millis
9D024D2C  00000000   NOP
9D024D30  0202102B   SLTU V0, S0, V0
9D024D34  1040FFFC   BEQ V0, ZERO, 0x9D024D28
9D024D38  8FBF0014   LW RA, 20(SP)
326:                 	}
9D024D3C  8FB00010   LW S0, 16(SP)
9D024D40  03E00008   JR RA
9D024D44  27BD0018   ADDIU SP, SP, 24
327:                 
328:                 unsigned char	SPI_dat (uint8_t data)
329:                 	{
330:                 	SPI1BUF = data;
9D024D48  3C03BF80   LUI V1, -16512
9D024D4C  AC645820   SW A0, 22560(V1)
331:                 	while (SPI1STATbits.SPIRBF==0);
9D024D50  8C625810   LW V0, 22544(V1)
9D024D54  30420001   ANDI V0, V0, 1
9D024D58  1040FFFD   BEQ V0, ZERO, 0x9D024D50
9D024D5C  3C02BF80   LUI V0, -16512
332:                 	return (SPI1BUF);
9D024D60  8C425820   LW V0, 22560(V0)
333:                 	}
9D024D64  03E00008   JR RA
9D024D68  304200FF   ANDI V0, V0, 255
334:                 
335:                 
336:                 uint16_t get_rnd (void)
337:                 	{
338:                 	uint32_t  var;
339:                 	static uint32_t  var_prev;
340:                 	var = rnd_var1 + rnd_var2 + rnd_var3 + (var_prev*1103515245) + 12345;
9D024D6C  3C0241C6   LUI V0, 16838
9D024D70  24424E6D   ADDIU V0, V0, 20077
9D024D74  8F8381CC   LW V1, -32308(GP)
9D024D78  70621002   MUL V0, V1, V0
9D024D7C  978581E0   LHU A1, -32288(GP)
9D024D80  978381DC   LHU V1, -32292(GP)
9D024D84  978481DE   LHU A0, -32290(GP)
9D024D88  00A31821   ADDU V1, A1, V1
9D024D8C  00641821   ADDU V1, V1, A0
9D024D90  24423039   ADDIU V0, V0, 12345
9D024D94  00431021   ADDU V0, V0, V1
341:                 	var = var & 0xFFFF;
9D024D98  3042FFFF   ANDI V0, V0, -1
342:                 	var_prev = var;
343:                 	return var;
344:                 	}
9D024D9C  03E00008   JR RA
9D024DA0  AF8281CC   SW V0, -32308(GP)
345:                 
346:                 void __ISR(_TIMER_2_VECTOR, IPL6AUTO) Timer2Handler(void)
347:                 //void __ISR(_TIMER_2_VECTOR, ipl6) Timer2Handler(void)
348:                 	{
9D024DA4  415DE800   RDPGPR SP, SP
9D024DA8  401B7000   MFC0 K1, EPC
9D024DAC  401A6002   MFC0 K0, SRSCtl
9D024DB0  27BDFFE0   ADDIU SP, SP, -32
9D024DB4  AFBB001C   SW K1, 28(SP)
9D024DB8  401B6000   MFC0 K1, Status
9D024DBC  AFBA0014   SW K0, 20(SP)
9D024DC0  AFBB0018   SW K1, 24(SP)
9D024DC4  7C1B7844   INS K1, ZERO, 1, 15
9D024DC8  377B1800   ORI K1, K1, 6144
9D024DCC  409B6000   MTC0 K1, Status
9D024DD0  AFA30004   SW V1, 4(SP)
9D024DD4  AFA20000   SW V0, 0(SP)
9D024DD8  8FA30014   LW V1, 20(SP)
9D024DDC  3063000F   ANDI V1, V1, 15
9D024DE0  14600003   BNE V1, ZERO, 0x9D024DF0
9D024DE4  00000000   NOP
9D024DE8  AFA5000C   SW A1, 12(SP)
9D024DEC  AFA40008   SW A0, 8(SP)
349:                     IFS0bits.T2IF = 0;
9D024DF0  3C02BF88   LUI V0, -16504
9D024DF4  8C431030   LW V1, 4144(V0)
9D024DFC  7C034A44   INS V1, ZERO, 9, 1
9D024E00  AC431030   SW V1, 4144(V0)
350:                 	GEN_0_PIN = ~ GEN_0_PIN;
9D024E04  8C456330   LW A1, 25392(V0)
9D024E08  94436330   LHU V1, 25392(V0)
9D024E10  7CA50040   EXT A1, A1, 1, 1
9D024E14  38A50001   XORI A1, A1, 1
9D024E18  7CA30844   INS V1, A1, 1, 1
9D024E1C  A4436330   SH V1, 25392(V0)
351:                 	rnd_var3++;
9D024DF8  978481DE   LHU A0, -32290(GP)
9D024E0C  24840001   ADDIU A0, A0, 1
9D024E20  A78481DE   SH A0, -32290(GP)
352:                 	}
9D024E24  8FA20014   LW V0, 20(SP)
9D024E28  3042000F   ANDI V0, V0, 15
9D024E2C  14400005   BNE V0, ZERO, 0x9D024E44
9D024E30  00000000   NOP
9D024E34  8FA5000C   LW A1, 12(SP)
9D024E38  8FA40008   LW A0, 8(SP)
9D024E3C  8FA30004   LW V1, 4(SP)
9D024E40  8FA20000   LW V0, 0(SP)
9D024E44  41606000   DI ZERO
9D024E48  000000C0   EHB
9D024E4C  8FBA001C   LW K0, 28(SP)
9D024E50  8FBB0018   LW K1, 24(SP)
9D024E54  409A7000   MTC0 K0, EPC
9D024E58  8FBA0014   LW K0, 20(SP)
9D024E5C  27BD0020   ADDIU SP, SP, 32
9D024E60  409A6002   MTC0 K0, SRSCtl
9D024E64  41DDE800   WRPGPR SP, SP
9D024E68  409B6000   MTC0 K1, Status
9D024E6C  42000018   ERET
353:                 void __ISR(_TIMER_3_VECTOR, IPL6AUTO) Timer3Handler(void)
354:                 //void __ISR(_TIMER_3_VECTOR, ipl6) Timer3Handler(void)
355:                 	{
9D024E70  415DE800   RDPGPR SP, SP
9D024E74  401B7000   MFC0 K1, EPC
9D024E78  401A6002   MFC0 K0, SRSCtl
9D024E7C  27BDFFE0   ADDIU SP, SP, -32
9D024E80  AFBB001C   SW K1, 28(SP)
9D024E84  401B6000   MFC0 K1, Status
9D024E88  AFBA0014   SW K0, 20(SP)
9D024E8C  AFBB0018   SW K1, 24(SP)
9D024E90  7C1B7844   INS K1, ZERO, 1, 15
9D024E94  377B1800   ORI K1, K1, 6144
9D024E98  409B6000   MTC0 K1, Status
9D024E9C  AFA30004   SW V1, 4(SP)
9D024EA0  AFA20000   SW V0, 0(SP)
9D024EA4  8FA30014   LW V1, 20(SP)
9D024EA8  3063000F   ANDI V1, V1, 15
9D024EAC  14600003   BNE V1, ZERO, 0x9D024EBC
9D024EB0  00000000   NOP
9D024EB4  AFA5000C   SW A1, 12(SP)
9D024EB8  AFA40008   SW A0, 8(SP)
356:                     IFS0bits.T3IF = 0;
9D024EBC  3C02BF88   LUI V0, -16504
9D024EC0  8C431030   LW V1, 4144(V0)
9D024EC8  7C037384   INS V1, ZERO, 14, 1
9D024ECC  AC431030   SW V1, 4144(V0)
357:                 	GEN_1_PIN = ~ GEN_1_PIN;
9D024ED0  8C456330   LW A1, 25392(V0)
9D024ED4  94436330   LHU V1, 25392(V0)
9D024EDC  7CA50080   EXT A1, A1, 2, 1
9D024EE0  38A50001   XORI A1, A1, 1
9D024EE4  7CA31084   INS V1, A1, 2, 1
9D024EE8  A4436330   SH V1, 25392(V0)
358:                 	rnd_var3++;
9D024EC4  978481DE   LHU A0, -32290(GP)
9D024ED8  24840001   ADDIU A0, A0, 1
9D024EEC  A78481DE   SH A0, -32290(GP)
359:                 	}
9D024EF0  8FA20014   LW V0, 20(SP)
9D024EF4  3042000F   ANDI V0, V0, 15
9D024EF8  14400005   BNE V0, ZERO, 0x9D024F10
9D024EFC  00000000   NOP
9D024F00  8FA5000C   LW A1, 12(SP)
9D024F04  8FA40008   LW A0, 8(SP)
9D024F08  8FA30004   LW V1, 4(SP)
9D024F0C  8FA20000   LW V0, 0(SP)
9D024F10  41606000   DI ZERO
9D024F14  000000C0   EHB
9D024F18  8FBA001C   LW K0, 28(SP)
9D024F1C  8FBB0018   LW K1, 24(SP)
9D024F20  409A7000   MTC0 K0, EPC
9D024F24  8FBA0014   LW K0, 20(SP)
9D024F28  27BD0020   ADDIU SP, SP, 32
9D024F2C  409A6002   MTC0 K0, SRSCtl
9D024F30  41DDE800   WRPGPR SP, SP
9D024F34  409B6000   MTC0 K1, Status
9D024F38  42000018   ERET
360:                 void __ISR(_TIMER_4_VECTOR, IPL6AUTO) Timer4Handler(void)
361:                 //void __ISR(_TIMER_4_VECTOR, ipl6) Timer4Handler(void)
362:                 	{
9D024F3C  415DE800   RDPGPR SP, SP
9D024F40  401B7000   MFC0 K1, EPC
9D024F44  401A6002   MFC0 K0, SRSCtl
9D024F48  27BDFFE0   ADDIU SP, SP, -32
9D024F4C  AFBB001C   SW K1, 28(SP)
9D024F50  401B6000   MFC0 K1, Status
9D024F54  AFBA0014   SW K0, 20(SP)
9D024F58  AFBB0018   SW K1, 24(SP)
9D024F5C  7C1B7844   INS K1, ZERO, 1, 15
9D024F60  377B1800   ORI K1, K1, 6144
9D024F64  409B6000   MTC0 K1, Status
9D024F68  AFA30004   SW V1, 4(SP)
9D024F6C  AFA20000   SW V0, 0(SP)
9D024F70  8FA30014   LW V1, 20(SP)
9D024F74  3063000F   ANDI V1, V1, 15
9D024F78  14600003   BNE V1, ZERO, 0x9D024F88
9D024F7C  00000000   NOP
9D024F80  AFA5000C   SW A1, 12(SP)
9D024F84  AFA40008   SW A0, 8(SP)
363:                     IFS0bits.T4IF = 0;
9D024F88  3C02BF88   LUI V0, -16504
9D024F8C  8C431030   LW V1, 4144(V0)
9D024F94  7C039CC4   INS V1, ZERO, 19, 1
9D024F98  AC431030   SW V1, 4144(V0)
364:                 	GEN_2_PIN = ~ GEN_2_PIN;
9D024F9C  8C456330   LW A1, 25392(V0)
9D024FA0  94436330   LHU V1, 25392(V0)
9D024FA8  7CA500C0   EXT A1, A1, 3, 1
9D024FAC  38A50001   XORI A1, A1, 1
9D024FB0  7CA318C4   INS V1, A1, 3, 1
9D024FB4  A4436330   SH V1, 25392(V0)
365:                 	rnd_var3++;
9D024F90  978481DE   LHU A0, -32290(GP)
9D024FA4  24840001   ADDIU A0, A0, 1
9D024FB8  A78481DE   SH A0, -32290(GP)
366:                 	}
9D024FBC  8FA20014   LW V0, 20(SP)
9D024FC0  3042000F   ANDI V0, V0, 15
9D024FC4  14400005   BNE V0, ZERO, 0x9D024FDC
9D024FC8  00000000   NOP
9D024FCC  8FA5000C   LW A1, 12(SP)
9D024FD0  8FA40008   LW A0, 8(SP)
9D024FD4  8FA30004   LW V1, 4(SP)
9D024FD8  8FA20000   LW V0, 0(SP)
9D024FDC  41606000   DI ZERO
9D024FE0  000000C0   EHB
9D024FE4  8FBA001C   LW K0, 28(SP)
9D024FE8  8FBB0018   LW K1, 24(SP)
9D024FEC  409A7000   MTC0 K0, EPC
9D024FF0  8FBA0014   LW K0, 20(SP)
9D024FF4  27BD0020   ADDIU SP, SP, 32
9D024FF8  409A6002   MTC0 K0, SRSCtl
9D024FFC  41DDE800   WRPGPR SP, SP
9D025000  409B6000   MTC0 K1, Status
9D025004  42000018   ERET
367:                 
368:                 void exp_set(uint8_t pos, uint8_t val)
369:                 	{
370:                 	if (pos==0) EXP_0_OUT = val;
9D025008  14800007   BNE A0, ZERO, 0x9D025028
9D02500C  24020001   ADDIU V0, ZERO, 1
9D025010  3C02BF88   LUI V0, -16504
9D025014  94436630   LHU V1, 26160(V0)
9D025018  7CA31084   INS V1, A1, 2, 1
9D02501C  A4436630   SH V1, 26160(V0)
9D025020  03E00008   JR RA
9D025024  00000000   NOP
371:                 	if (pos==1) EXP_1_OUT = val;
9D025028  14820006   BNE A0, V0, 0x9D025044
9D02502C  3C02BF88   LUI V0, -16504
9D025030  94436630   LHU V1, 26160(V0)
9D025034  7CA318C4   INS V1, A1, 3, 1
9D025038  A4436630   SH V1, 26160(V0)
9D02503C  03E00008   JR RA
9D025040  00000000   NOP
372:                 	if (pos==2) EXP_2_OUT = val;
9D025044  24020002   ADDIU V0, ZERO, 2
9D025048  14820006   BNE A0, V0, 0x9D025064
9D02504C  3C02BF88   LUI V0, -16504
9D025050  94436130   LHU V1, 24880(V0)
9D025054  7CA30004   INS V1, A1, 0, 1
9D025058  A4436130   SH V1, 24880(V0)
9D02505C  03E00008   JR RA
9D025060  00000000   NOP
373:                 	if (pos==3) EXP_3_OUT = val;
9D025064  24020003   ADDIU V0, ZERO, 3
9D025068  14820005   BNE A0, V0, 0x9D025080
9D02506C  00000000   NOP
9D025070  3C02BF88   LUI V0, -16504
9D025074  94436130   LHU V1, 24880(V0)
9D025078  7CA30844   INS V1, A1, 1, 1
9D02507C  A4436130   SH V1, 24880(V0)
9D025080  03E00008   JR RA
9D025084  00000000   NOP
374:                 	}
375:                 
376:                 void exp_ddr(uint8_t pos, uint8_t val)
377:                 	{
378:                 	if (pos==0) EXP_0_T = val;
9D025088  14800007   BNE A0, ZERO, 0x9D0250A8
9D02508C  24020001   ADDIU V0, ZERO, 1
9D025090  3C02BF88   LUI V0, -16504
9D025094  94436610   LHU V1, 26128(V0)
9D025098  7CA31084   INS V1, A1, 2, 1
9D02509C  A4436610   SH V1, 26128(V0)
9D0250A0  03E00008   JR RA
9D0250A4  00000000   NOP
379:                 	if (pos==1) EXP_1_T = val;
9D0250A8  14820006   BNE A0, V0, 0x9D0250C4
9D0250AC  3C02BF88   LUI V0, -16504
9D0250B0  94436610   LHU V1, 26128(V0)
9D0250B4  7CA318C4   INS V1, A1, 3, 1
9D0250B8  A4436610   SH V1, 26128(V0)
9D0250BC  03E00008   JR RA
9D0250C0  00000000   NOP
380:                 	if (pos==2) EXP_2_T = val;
9D0250C4  24020002   ADDIU V0, ZERO, 2
9D0250C8  14820006   BNE A0, V0, 0x9D0250E4
9D0250CC  3C02BF88   LUI V0, -16504
9D0250D0  94436110   LHU V1, 24848(V0)
9D0250D4  7CA30004   INS V1, A1, 0, 1
9D0250D8  A4436110   SH V1, 24848(V0)
9D0250DC  03E00008   JR RA
9D0250E0  00000000   NOP
381:                 	if (pos==3) EXP_3_T = val;
9D0250E4  24020003   ADDIU V0, ZERO, 3
9D0250E8  14820005   BNE A0, V0, 0x9D025100
9D0250EC  00000000   NOP
9D0250F0  3C02BF88   LUI V0, -16504
9D0250F4  94436110   LHU V1, 24848(V0)
9D0250F8  7CA30844   INS V1, A1, 1, 1
9D0250FC  A4436110   SH V1, 24848(V0)
9D025100  03E00008   JR RA
9D025104  00000000   NOP
382:                 	}
383:                 
384:                 uint8_t exp_get (uint8_t pos)
385:                 	{
386:                 	if (pos==0) return EXP_0_IN;
9D025108  1080000B   BEQ A0, ZERO, 0x9D025138
9D02510C  3C02BF88   LUI V0, -16504
9D025138  8C426620   LW V0, 26144(V0)
9D02513C  03E00008   JR RA
9D025140  7C420080   EXT V0, V0, 2, 1
387:                 	if (pos==1) return EXP_1_IN;
9D025110  24020001   ADDIU V0, ZERO, 1
9D025114  1082000F   BEQ A0, V0, 0x9D025154
9D025118  3C02BF88   LUI V0, -16504
9D025154  8C426620   LW V0, 26144(V0)
9D025158  03E00008   JR RA
9D02515C  7C4200C0   EXT V0, V0, 3, 1
388:                 	if (pos==2) return EXP_2_IN;
9D02511C  24020002   ADDIU V0, ZERO, 2
9D025120  1082000F   BEQ A0, V0, 0x9D025160
9D025124  24030003   ADDIU V1, ZERO, 3
9D025160  3C02BF88   LUI V0, -16504
9D025164  8C426120   LW V0, 24864(V0)
9D025168  03E00008   JR RA
9D02516C  30420001   ANDI V0, V0, 1
389:                 	if (pos==3) return EXP_3_IN;
9D025128  10830006   BEQ A0, V1, 0x9D025144
9D02512C  00001021   ADDU V0, ZERO, ZERO
9D025144  3C02BF88   LUI V0, -16504
9D025148  8C426120   LW V0, 24864(V0)
390:                 	return 0;
391:                 	}
9D025130  03E00008   JR RA
9D025134  00000000   NOP
9D02514C  03E00008   JR RA
9D025150  7C420040   EXT V0, V0, 1, 1
9D025154  8C426620   LW V0, 26144(V0)
9D025158  03E00008   JR RA
9D02515C  7C4200C0   EXT V0, V0, 3, 1
9D025160  3C02BF88   LUI V0, -16504
9D025164  8C426120   LW V0, 24864(V0)
9D025168  03E00008   JR RA
9D02516C  30420001   ANDI V0, V0, 1
392:                 
393:                 void serial_flush (void)
394:                 	{
395:                 	while (rx_sta()) rx_read();
396:                 	if (U3STAbits.OERR) U3STAbits.OERR = 0;
9D025198  8C436410   LW V1, 25616(V0)
9D02519C  30630002   ANDI V1, V1, 2
9D0251A0  10600004   BEQ V1, ZERO, .LBB120
9D0251A4  3C04BF80   LUI A0, -16512
9D0251A8  8C836410   LW V1, 25616(A0)
9D0251AC  7C030844   INS V1, ZERO, 1, 1
9D0251B0  AC836410   SW V1, 25616(A0)
397:                 	while (rx_sta()) rx_read();
398:                 	}
399:                 
400:                 uint8_t rx_sta (void)
401:                 	{
402:                 	if (U3STAbits.URXDA==1) return 0xFF;
9D025170  3C02BF80   LUI V0, -16512
9D025174  8C436410   LW V1, 25616(V0)
9D025178  30630001   ANDI V1, V1, 1
9D02517C  10600006   BEQ V1, ZERO, 0x9D025198
9D025180  00000000   NOP
9D025188  8C436410   LW V1, 25616(V0)
9D02518C  30630001   ANDI V1, V1, 1
9D025190  1460FFFC   BNE V1, ZERO, .LBB117, .LBB118
9D025194  00000000   NOP
9D0251B4  8C436410   LW V1, 25616(V0)
9D0251B8  30630001   ANDI V1, V1, 1
9D0251BC  14600003   BNE V1, ZERO, .LBB123, .LBB124
9D0251C0  00000000   NOP
9D0251C4  03E00008   JR RA
9D0251C8  00000000   NOP
9D0251D0  8C436410   LW V1, 25616(V0)
9D0251D4  30630001   ANDI V1, V1, 1
9D0251D8  1460FFFC   BNE V1, ZERO, .LBB123, .LBB124
9D0251DC  00000000   NOP
9D0251E0  03E00008   JR RA
9D0251E4  00000000   NOP
9D0251E8  3C02BF80   LUI V0, -16512
9D0251EC  8C426410   LW V0, 25616(V0)
9D0251F0  30420001   ANDI V0, V0, 1
9D0251F4  00021023   SUBU V0, ZERO, V0
403:                 	else return 0x00;
404:                 	}
9D0251F8  03E00008   JR RA
9D0251FC  304200FF   ANDI V0, V0, 255
405:                 
406:                 uint8_t rx_read (void)
407:                 	{
408:                 	uint8_t data;
409:                 	data = U3RXREG;
9D025184  8C436430   LW V1, 25648(V0)
9D0251CC  8C436430   LW V1, 25648(V0)
9D025200  3C02BF80   LUI V0, -16512
9D025204  8C426430   LW V0, 25648(V0)
410:                 	return data;
411:                 	}
9D025208  03E00008   JR RA
9D02520C  304200FF   ANDI V0, V0, 255
412:                 void tx_write (uint8_t data)
413:                 	{   
414:                 	U3TXREG = data;
9D025210  3C03BF80   LUI V1, -16512
9D025214  AC646420   SW A0, 25632(V1)
415:                 	while (U3STAbits.UTXBF==1); 
9D025218  8C626410   LW V0, 25616(V1)
9D02521C  30420200   ANDI V0, V0, 512
9D025220  1440FFFD   BNE V0, ZERO, 0x9D025218
9D025224  00000000   NOP
416:                 	}
9D025228  03E00008   JR RA
9D02522C  00000000   NOP
417:                 
---  /Users/nitro/basic-badge/firmware/badge1.X/src/disp.c  ---------------------------------------------
1:                   #include <xc.h>
2:                   #include "hw.h"
3:                   #include "disp.h"
4:                   #include <stdint.h>
5:                   
6:                   #include <stdlib.h>
7:                   #include <plib.h>        /* PIC32 peripheral library */
8:                   #include <xc.h>            
9:                   #include <sys/attribs.h>  
10:                  
11:                  #define _IPC7_PMPIS_POSITION                     0x00000010
12:                  #define _IPC7_PMPIS_MASK                         0x00030000
13:                  #define _IPC7_PMPIS_LENGTH                       0x00000002
14:                  
15:                  #define _IPC7_PMPIP_POSITION                     0x00000012
16:                  #define _IPC7_PMPIP_MASK                         0x001C0000
17:                  #define _IPC7_PMPIP_LENGTH                       0x00000003
18:                  
19:                  // PMP defines
20:                  #define PMP_EXT_ADDR		0x8000		// the external memory device address
21:                  
22:                  
23:                  #define PMP_CONTROL	(PMP_ON | PMP_MUX_OFF | PMP_WRITE_EN |\
24:                               		PMP_CS2_CS1_OFF | PMP_WRITE_POL_LO)
25:                  
26:                  #define PMP_MODE        (PMP_IRQ_READ_WRITE | PMP_AUTO_ADDR_OFF | PMP_DATA_BUS_8 | PMP_MODE_MASTER2 |\
27:                                       PMP_WAIT_BEG_3 | PMP_WAIT_MID_7 | PMP_WAIT_END_3 )
28:                  
29:                  
30:                  static unsigned char* volatile	pCurrDmaSrc;		// current DMA source buffer pointer
31:                  static unsigned char* volatile	pCurrDmaDst;		// current DMA destination buffer pointer
32:                  static volatile int		dmaPmpWrite;		// telling the ISR the transfer direction
33:                  static volatile int		dmaTxferDone = 1;		// transfer done flag
34:                  
35:                  static int			dmaChn;			// the DMA channel to use
36:                  
37:                  static const unsigned int dmaFullSize = 256 * 240 * 2;
38:                  // we want screen size to be a multiple of dmaChunkSize and dmaChunkSize to fit the remaining RAM
39:                  // this refers to 16b data after palettizing
40:                  static const unsigned int dmaChunkSize = 256 * 240 / 5 * 2;
41:                  // this refers to 8b data straight from framebuffer
42:                  static const unsigned int dataChunkSize = 256 * 240 / 5;
43:                  static uint8_t palChunk[256 * 240 / 5 * 2]; 
44:                  
45:                  static unsigned int dmaRemSize = 0;
46:                  
47:                  extern uint16_t myPalette[256];
48:                  
49:                  static inline void disp_apply_palette(uint8_t * buf)
50:                  {
51:                      int i;
52:                      int j= 0;
53:                      uint16_t tmp = 0;
54:                  
55:                      for (i=0; i < dataChunkSize; i++)
9D023510  00001021   ADDU V0, ZERO, ZERO
9D02352C  24420001   ADDIU V0, V0, 1
9D023550  1448FFF4   BNE V0, T0, 0x9D023524
9D023980  00001021   ADDU V0, ZERO, ZERO
9D023984  00003821   ADDU A3, ZERO, ZERO
9D0239D0  24093000   ADDIU T1, ZERO, 12288
9D023A18  24420001   ADDIU V0, V0, 1
9D023A1C  00403821   ADDU A3, V0, ZERO
9D023A3C  1449FFF4   BNE V0, T1, 0x9D023A10
9D023A40  A066FFFF   SB A2, -1(V1)
56:                      {
57:                          tmp = myPalette[buf[i]];
9D023524  01463021   ADDU A2, T2, A2
9D023534  00042040   SLL A0, A0, 1
9D023A10  00873821   ADDU A3, A0, A3
9D023A14  90E60000   LBU A2, 0(A3)
9D023A20  00063040   SLL A2, A2, 1
9D023A24  01463021   ADDU A2, T2, A2
9D023A28  94C60000   LHU A2, 0(A2)
9D023A2C  24630002   ADDIU V1, V1, 2
58:                          palChunk[j++] = tmp >> 8;
9D023544  00043A02   SRL A3, A0, 8
9D02354C  A067FFFE   SB A3, -2(V1)
9D023A30  00064202   SRL T0, A2, 8
9D023A38  A068FFFE   SB T0, -2(V1)
59:                          palChunk[j++] = tmp & 0x0f;
9D023548  3084000F   ANDI A0, A0, 15
9D023A34  30C6000F   ANDI A2, A2, 15
60:                      }
61:                  }
62:                  
63:                  
64:                  int i = 0;
65:                  void __attribute__((nomips16))_general_exception_handler(void)
66:                  {
67:                      /* Mask off ExcCode field from the Cause Register */
68:                      /* Disable interrupts */
69:                      /* Examine EPC and ExcCode */
70:                      /* Provide a useful indication of the Exception as well as a recovery mechanism */
71:                      i++;
9D023440  8F8281B4   LW V0, -32332(GP)
9D023444  24420001   ADDIU V0, V0, 1
9D023448  03E00008   JR RA
9D02344C  AF8281B4   SW V0, -32332(GP)
72:                  }  
73:                  
74:                  void __ISR(_DMA0_VECTOR, IPL5AUTO) DmaIntHandler(void)
75:                  {
9D023450  415DE800   RDPGPR SP, SP
9D023454  401B7000   MFC0 K1, EPC
9D023458  401A6002   MFC0 K0, SRSCtl
9D02345C  27BDFF88   ADDIU SP, SP, -120
9D023460  AFBB0074   SW K1, 116(SP)
9D023464  401B6000   MFC0 K1, Status
9D023468  AFBA006C   SW K0, 108(SP)
9D02346C  AFBB0070   SW K1, 112(SP)
9D023470  7C1B7844   INS K1, ZERO, 1, 15
9D023474  377B1400   ORI K1, K1, 5120
9D023478  409B6000   MTC0 K1, Status
9D02347C  AFA30020   SW V1, 32(SP)
9D023480  AFA2001C   SW V0, 28(SP)
9D023484  8FA3006C   LW V1, 108(SP)
9D023488  3063000F   ANDI V1, V1, 15
9D02348C  14600011   BNE V1, ZERO, 0x9D0234D4
9D023490  00000000   NOP
9D023494  AFBF005C   SW RA, 92(SP)
9D023498  AFB90058   SW T9, 88(SP)
9D02349C  AFB80054   SW T8, 84(SP)
9D0234A0  AFAF0050   SW T7, 80(SP)
9D0234A4  AFAE004C   SW T6, 76(SP)
9D0234A8  AFAD0048   SW T5, 72(SP)
9D0234AC  AFAC0044   SW T4, 68(SP)
9D0234B0  AFAB0040   SW T3, 64(SP)
9D0234B4  AFAA003C   SW T2, 60(SP)
9D0234B8  AFA90038   SW T1, 56(SP)
9D0234BC  AFA80034   SW T0, 52(SP)
9D0234C0  AFA70030   SW A3, 48(SP)
9D0234C4  AFA6002C   SW A2, 44(SP)
9D0234C8  AFA50028   SW A1, 40(SP)
9D0234CC  AFA40024   SW A0, 36(SP)
9D0234D0  AFA10018   SW AT, 24(SP)
9D0234D4  00001012   MFLO V0
9D0234D8  AFA20064   SW V0, 100(SP)
9D0234DC  00001810   MFHI V1
9D0234E0  AFA30060   SW V1, 96(SP)
76:                  	// another block is done
77:                  	if(dmaRemSize != 0)
9D0234E4  8F8281B8   LW V0, -32328(GP)
9D0234E8  50400052   BEQL V0, ZERO, 0x9D023634
9D0234EC  24020001   ADDIU V0, ZERO, 1
78:                  	{	
79:                  		dmaRemSize-=dmaChunkSize;
9D0234F4  2442A000   ADDIU V0, V0, -24576
9D0234F8  3C05A000   LUI A1, -24576
9D023508  AF8281B8   SW V0, -32328(GP)
9D02350C  24A308D4   ADDIU V1, A1, 2260
80:                          pCurrDmaSrc+=dataChunkSize;
9D0234F0  8F8381C8   LW V1, -32312(GP)
9D0234FC  24633000   ADDIU V1, V1, 12288
9D023500  AF8381C8   SW V1, -32312(GP)
81:                          
82:                          disp_apply_palette(pCurrDmaSrc);
9D023504  8F8A81C8   LW T2, -32312(GP)
83:                  
84:                          DmaChnSetTxfer(dmaChn, palChunk, pCurrDmaDst, dmaChunkSize, 1, 1);
9D023558  8F8681C4   LW A2, -32316(GP)
9D02355C  24020001   ADDIU V0, ZERO, 1
9D023560  24A508D4   ADDIU A1, A1, 2260
9D023564  8F8481BC   LW A0, -32324(GP)
9D023568  24076000   ADDIU A3, ZERO, 24576
9D02356C  AFA20010   SW V0, 16(SP)
9D023570  0F40D62B   JAL DmaChnSetTxfer
9D023574  AFA20014   SW V0, 20(SP)
85:                  
86:                  		DmaChnEnable(dmaChn);
9D023578  0F40DB27   JAL DmaChnEnable
9D02357C  8F8481BC   LW A0, -32324(GP)
87:                  		DmaChnForceTxfer(dmaChn);
9D023580  0F40DB31   JAL DmaChnForceTxfer
9D023584  8F8481BC   LW A0, -32324(GP)
88:                  	}
89:                      // we're done, last block was transferred
90:                      else
91:                      {
92:                          dmaTxferDone=1;
9D023634  AF828048   SW V0, -32696(GP)
93:                      }
94:                  
95:                  	DmaChnClrEvFlags(dmaChn, DMA_EV_BLOCK_DONE);
9D023588  8F8481BC   LW A0, -32324(GP)
9D02358C  0F40DB45   JAL DmaChnClrEvFlags
9D023590  24050008   ADDIU A1, ZERO, 8
9D023638  0B408D63   J 0x9D02358C
9D02363C  8F8481BC   LW A0, -32324(GP)
96:                  	DmaChnClrIntFlag(dmaChn);
9D023594  8F8481BC   LW A0, -32324(GP)
9D023598  0F40DB07   JAL INTClearFlag
9D02359C  2484004B   ADDIU A0, A0, 75
97:                  }
9D0235A0  8FA20064   LW V0, 100(SP)
9D0235A4  00400013   MTLO V0
9D0235A8  8FA30060   LW V1, 96(SP)
9D0235AC  00600011   MTHI V1
9D0235B0  8FA2006C   LW V0, 108(SP)
9D0235B4  3042000F   ANDI V0, V0, 15
9D0235B8  14400013   BNE V0, ZERO, 0x9D023608
9D0235BC  00000000   NOP
9D0235C0  8FBF005C   LW RA, 92(SP)
9D0235C4  8FB90058   LW T9, 88(SP)
9D0235C8  8FB80054   LW T8, 84(SP)
9D0235CC  8FAF0050   LW T7, 80(SP)
9D0235D0  8FAE004C   LW T6, 76(SP)
9D0235D4  8FAD0048   LW T5, 72(SP)
9D0235D8  8FAC0044   LW T4, 68(SP)
9D0235DC  8FAB0040   LW T3, 64(SP)
9D0235E0  8FAA003C   LW T2, 60(SP)
9D0235E4  8FA90038   LW T1, 56(SP)
9D0235E8  8FA80034   LW T0, 52(SP)
9D0235EC  8FA70030   LW A3, 48(SP)
9D0235F0  8FA6002C   LW A2, 44(SP)
9D0235F4  8FA50028   LW A1, 40(SP)
9D0235F8  8FA40024   LW A0, 36(SP)
9D0235FC  8FA30020   LW V1, 32(SP)
9D023600  8FA2001C   LW V0, 28(SP)
9D023604  8FA10018   LW AT, 24(SP)
9D023608  41606000   DI ZERO
9D02360C  000000C0   EHB
9D023610  8FBA0074   LW K0, 116(SP)
9D023614  8FBB0070   LW K1, 112(SP)
9D023618  409A7000   MTC0 K0, EPC
9D02361C  8FBA006C   LW K0, 108(SP)
9D023620  27BD0078   ADDIU SP, SP, 120
9D023624  409A6002   MTC0 K0, SRSCtl
9D023628  41DDE800   WRPGPR SP, SP
9D02362C  409B6000   MTC0 K1, Status
9D023630  42000018   ERET
9D023634  AF828048   SW V0, -32696(GP)
9D023638  0B408D63   J 0x9D02358C
9D02363C  8F8481BC   LW A0, -32324(GP)
98:                  
99:                  void disp_pmp_dma_init(uint8_t * srcBuff)
100:                 {
9D023640  27BDFFE0   ADDIU SP, SP, -32
9D023644  AFBF001C   SW RA, 28(SP)
9D023648  AFB10018   SW S1, 24(SP)
9D02364C  AFB00014   SW S0, 20(SP)
101:                     // setup the PMP
102:                     mPMPOpen(PMP_CONTROL, PMP_MODE, PMP_PEN_ALL, PMP_INT_OFF);
9D023650  3C10BF88   LUI S0, -16504
9D023654  3C11BF80   LUI S1, -16512
9D02365C  3C020008   LUI V0, 8
9D023668  34038200   ORI V1, ZERO, -32256
9D02366C  AE237000   SW V1, 28672(S1)
9D023674  2403229E   ADDIU V1, ZERO, 8862
9D023678  AE237010   SW V1, 28688(S1)
9D02367C  3403FFFF   ORI V1, ZERO, -1
9D023680  AE237050   SW V1, 28752(S1)
9D023684  AE021044   SW V0, 4164(S0)
9D023688  3C03001C   LUI V1, 28
9D02368C  AE031104   SW V1, 4356(S0)
9D023690  AE001108   SW ZERO, 4360(S0)
9D023694  3C030003   LUI V1, 3
9D023698  AE031104   SW V1, 4356(S0)
9D02369C  AE001108   SW ZERO, 4360(S0)
9D0236A0  AE021074   SW V0, 4212(S0)
9D0236A4  AE001078   SW ZERO, 4216(S0)
103:                     
104:                 	dmaChn=0;		// set the DMA channel to use
9D023670  AF8081BC   SW ZERO, -32324(GP)
105:                 
106:                 	// Open the desired DMA channel. We use priority 0.
107:                 	DmaChnOpen(dmaChn, 0, DMA_OPEN_DEFAULT);
9D023658  00003021   ADDU A2, ZERO, ZERO
9D023660  00002021   ADDU A0, ZERO, ZERO
9D023664  00002821   ADDU A1, ZERO, ZERO
9D0236A8  0F40D16D   JAL DmaChnOpen
9D0236AC  00000000   NOP
108:                     PMAEN = 0; // do not use address bytes
9D0236B8  AE207050   SW ZERO, 28752(S1)
109:                 
110:                 	// set the transfer event control: what event is to start the DMA transfer
111:                 	DmaChnSetEventControl(dmaChn, DMA_EV_START_IRQ(_PMP_IRQ));
9D0236B0  8F8481BC   LW A0, -32324(GP)
9D0236B4  24053310   ADDIU A1, ZERO, 13072
9D0236BC  0F40DAE4   JAL DmaChnWriteEventControlFlags
9D0236C0  26317040   ADDIU S1, S1, 28736
112:                 
113:                 	// init the variables that the ISR needs
114:                 	pCurrDmaDst=(void*)&PMDIN;
9D0236CC  AF9181C4   SW S1, -32316(GP)
115:                 	//dmaPmpWrite=1;	// transfer direction
116:                 
117:                 	// set the transfer parameters: source & destination address, source & destination size, number of bytes per event
118:                 	//DmaChnSetTxfer(dmaChn, palChunk, pCurrDmaDst, dmaChunkSize, 1, 1);
119:                 
120:                 	// set the DMA events to generate an interrupt, the interrupt priority and sub-priority. Enable the DMA interrupt.
121:                 	DmaChnSetEvEnableFlags(dmaChn, DMA_EV_BLOCK_DONE);
9D0236C4  8F8481BC   LW A0, -32324(GP)
9D0236C8  24050008   ADDIU A1, ZERO, 8
9D0236D0  0F40DB1D   JAL DmaChnSetEvEnableFlags
9D0236D4  00000000   NOP
122:                 	DmaChnIntEnable(dmaChn);
9D0236D8  24050001   ADDIU A1, ZERO, 1
9D0236DC  8F8481BC   LW A0, -32324(GP)
9D0236E0  0F40DAAD   JAL INTEnable
9D0236E4  2484004B   ADDIU A0, A0, 75
123:                     IPC10bits.DMA0IP = 5;
9D0236E8  8E021130   LW V0, 4400(S0)
9D0236EC  24030005   ADDIU V1, ZERO, 5
9D0236F0  7C62A484   INS V0, V1, 18, 3
9D0236F4  AE021130   SW V0, 4400(S0)
124:                     IPC10bits.DMA0IS = 3;
9D0236F8  8E021130   LW V0, 4400(S0)
9D0236FC  24030003   ADDIU V1, ZERO, 3
9D023700  7C628C04   INS V0, V1, 16, 2
9D023704  AE021130   SW V0, 4400(S0)
125:                     
126:                 
127:                 	// globally enable the interrupts
128:                 	//INTEnableSystemMultiVectoredInt();
129:                 
130:                 	// once we configured the DMA channel we can enable it
131:                 	// now it's ready and waiting for an event to occur...
132:                 	//DmaChnEnable(dmaChn);
133:                 	// force the first transfer, the PMP is quiet
134:                 	//DmaChnForceTxfer(dmaChn);
135:                 
136:                 }
9D023708  8FBF001C   LW RA, 28(SP)
9D02370C  8FB10018   LW S1, 24(SP)
9D023710  8FB00014   LW S0, 20(SP)
9D023714  03E00008   JR RA
9D023718  27BD0020   ADDIU SP, SP, 32
137:                 
138:                 void tft_fill_area (uint16_t x, uint16_t y, uint16_t xlen, uint16_t ylen, uint16_t back)
139:                 {
9D0237FC  97AA0010   LHU T2, 16(SP)
140:                     uint32_t i,j;
141:                     tft_set_write_area(x,y,xlen-1,ylen-1);
9D023754  24CAFFFF   ADDIU T2, A2, -1
9D023758  314AFFFF   ANDI T2, T2, -1
9D0237B8  24E9FFFF   ADDIU T1, A3, -1
9D0237D8  3129FFFF   ANDI T1, T1, -1
142:                     TFT_24_7789_Write_Command(0x2C);
143:                     //FIXME: Why do I need these +1 adjustments. Off-by-one in tft_set_write_area?
144:                     for (i=0; i<((xlen)*(ylen)); i++)
9D0237E0  70C73002   MUL A2, A2, A3
9D023864  10C0000E   BEQ A2, ZERO, 0x9D0238A0
9D023868  00000000   NOP
9D02386C  000A3A02   SRL A3, T2, 8
9D023870  314500FF   ANDI A1, T2, 255
9D023874  00002021   ADDU A0, ZERO, ZERO
9D02387C  24840001   ADDIU A0, A0, 1
9D023898  5486FFF9   BNEL A0, A2, 0x9D023880
9D02389C  24840001   ADDIU A0, A0, 1
9D0238A0  03E00008   JR RA
9D0238A4  00000000   NOP
145:                     {
146:                         TFT_24_7789_Write_Data33(back);
147:                     }
148:                 }
149:                 
150:                 
151:                 
152:                 
153:                 
154:                 inline void tft_writebuf (uint8_t *buf)
155:                 {
9D0238A8  27BDFFE0   ADDIU SP, SP, -32
9D0238AC  AFBF001C   SW RA, 28(SP)
156:                     // still busy displaying last frame, skip this one
157:                     if (!dmaTxferDone)
9D0238B0  8F828048   LW V0, -32696(GP)
9D0238B4  14400003   BNE V0, ZERO, 0x9D0238C4
9D0238B8  8FBF001C   LW RA, 28(SP)
158:                         return;
159:                     
160:                     PMCONbits.ON = 0;
9D0238C4  3C0CBF80   LUI T4, -16512
9D0238C8  95827000   LHU V0, 28672(T4)
9D0238D4  7C027BC4   INS V0, ZERO, 15, 1
9D0238D8  A5827000   SH V0, 28672(T4)
161:                     
162:                     const uint16_t xlen = 256, ylen = 240;
163:                     tft_set_write_area((320-xlen)/2, (240-ylen)/2, xlen-1, ylen-1);
164:                     TFT_24_7789_Write_Command(0x2C);
165:                     
166:                     PMCONbits.ON = 1;
9D023A04  95867000   LHU A2, 28672(T4)
9D023A08  7D667BC4   INS A2, T3, 15, 1
9D023A0C  A5867000   SH A2, 28672(T4)
167:                     
168:                     disp_apply_palette(buf);
169:                     dmaTxferDone = 0;
9D023A44  AF808048   SW ZERO, -32696(GP)
170:                     pCurrDmaSrc = buf;
9D023A48  AF8481C8   SW A0, -32312(GP)
171:                     dmaRemSize = dmaFullSize - dmaChunkSize;
9D023A68  3C020001   LUI V0, 1
9D023A6C  34428000   ORI V0, V0, -32768
172:                     DmaChnSetTxfer(dmaChn, palChunk, pCurrDmaDst, dmaChunkSize, 1, 1);
9D023A4C  8F8681C4   LW A2, -32316(GP)
9D023A50  24020001   ADDIU V0, ZERO, 1
9D023A54  8F8481BC   LW A0, -32324(GP)
9D023A58  24A508D4   ADDIU A1, A1, 2260
9D023A5C  24076000   ADDIU A3, ZERO, 24576
9D023A60  AFA20010   SW V0, 16(SP)
9D023A64  AFA20014   SW V0, 20(SP)
9D023A70  0F40D62B   JAL DmaChnSetTxfer
9D023A74  AF8281B8   SW V0, -32328(GP)
173:                     DmaChnEnable(dmaChn);
9D023A78  0F40DB27   JAL DmaChnEnable
9D023A7C  8F8481BC   LW A0, -32324(GP)
174:                     DmaChnForceTxfer(dmaChn);
9D023A80  8F8481BC   LW A0, -32324(GP)
9D023A88  0B40DB31   J DmaChnForceTxfer
9D023A8C  27BD0020   ADDIU SP, SP, 32
175:                 
176:                 }
9D0238BC  03E00008   JR RA
9D0238C0  27BD0020   ADDIU SP, SP, 32
9D023A84  8FBF001C   LW RA, 28(SP)
177:                 
178:                 inline void tft_set_write_area (uint16_t x, uint16_t y, uint16_t xlen, uint16_t ylen)
179:                 	{
180:                 	TFT_24_7789_Write_Command(0x002A);
181:                 	TFT_24_7789_Write_Data((x>>8)&0xFF);
182:                 	TFT_24_7789_Write_Data((x>>0)&0xFF);
183:                 	TFT_24_7789_Write_Data(((x+xlen)>>8)&0xFF);
9D02375C  008A5021   ADDU T2, A0, T2
9D023AC8  00863021   ADDU A2, A0, A2
184:                 	TFT_24_7789_Write_Data(((x+xlen)>>0)&0xFF);
185:                 	TFT_24_7789_Write_Command(0x2B);
186:                 	TFT_24_7789_Write_Data((y>>8)&0xFF);
187:                 	TFT_24_7789_Write_Data((y>>0)&0xFF);
188:                 	TFT_24_7789_Write_Data(((y+ylen)>>8)&0xFF);
9D0237DC  00A94821   ADDU T1, A1, T1
9D023B24  00A73821   ADDU A3, A1, A3
189:                 	TFT_24_7789_Write_Data(((y+ylen)>>0)&0xFF);
190:                 	}
191:                 
192:                 
193:                 
194:                 /*******************************************************************************/
195:                 void TFT_24_7789_Write_Command(uint16_t command)
196:                 	{
197:                 	LCD_RD = 1;
9D02371C  3C02BF88   LUI V0, -16504
9D023720  94496330   LHU T1, 25392(V0)
9D023724  24080001   ADDIU T0, ZERO, 1
9D02372C  7D092944   INS T1, T0, 5, 1
9D023730  A4496330   SH T1, 25392(V0)
9D0237A8  94446330   LHU A0, 25392(V0)
9D0237AC  7D042944   INS A0, T0, 5, 1
9D0237B0  A4446330   SH A0, 25392(V0)
9D023830  94446330   LHU A0, 25392(V0)
9D0238CC  3C06BF88   LUI A2, -16504
9D0238D0  240B0001   ADDIU T3, ZERO, 1
9D0238DC  94C26330   LHU V0, 25392(A2)
9D0238E4  7D622944   INS V0, T3, 5, 1
9D0238E8  A4C26330   SH V0, 25392(A2)
9D02394C  94C26330   LHU V0, 25392(A2)
9D023950  3C05A000   LUI A1, -24576
9D023954  7D622944   INS V0, T3, 5, 1
9D023958  A4C26330   SH V0, 25392(A2)
9D0239C4  94CD6330   LHU T5, 25392(A2)
9D0239C8  3C0AA000   LUI T2, -24576
9D0239CC  254A03D4   ADDIU T2, T2, 980
9D0239D4  7D6D2944   INS T5, T3, 5, 1
9D0239D8  A4CD6330   SH T5, 25392(A2)
9D023A90  3C02BF88   LUI V0, -16504
9D023A94  94496330   LHU T1, 25392(V0)
9D023A98  24080001   ADDIU T0, ZERO, 1
9D023AA0  7D092944   INS T1, T0, 5, 1
9D023AA4  A4496330   SH T1, 25392(V0)
9D023B14  94446330   LHU A0, 25392(V0)
9D023B18  7D042944   INS A0, T0, 5, 1
9D023B1C  A4446330   SH A0, 25392(V0)
9D023B94  3C02BF88   LUI V0, -16504
9D023B98  94466330   LHU A2, 25392(V0)
9D023B9C  24030001   ADDIU V1, ZERO, 1
9D023BA4  7C662944   INS A2, V1, 5, 1
9D023BA8  A4466330   SH A2, 25392(V0)
9D023CB4  96026330   LHU V0, 25392(S0)
9D023CBC  7E422944   INS V0, S2, 5, 1
9D023CC0  A6026330   SH V0, 25392(S0)
9D023CF4  96026330   LHU V0, 25392(S0)
9D023CF8  7E422944   INS V0, S2, 5, 1
9D023CFC  A6026330   SH V0, 25392(S0)
9D023D3C  96046330   LHU A0, 25392(S0)
9D023D44  7E442944   INS A0, S2, 5, 1
9D023D48  A6046330   SH A0, 25392(S0)
9D023D88  96046330   LHU A0, 25392(S0)
9D023D8C  7E442944   INS A0, S2, 5, 1
9D023D90  A6046330   SH A0, 25392(S0)
9D023DFC  96036330   LHU V1, 25392(S0)
9D023E00  7E432944   INS V1, S2, 5, 1
9D023E04  A6036330   SH V1, 25392(S0)
9D023E44  96066330   LHU A2, 25392(S0)
9D023E4C  7E462944   INS A2, S2, 5, 1
9D023E50  A6066330   SH A2, 25392(S0)
9D023E98  960C6330   LHU T4, 25392(S0)
9D023EA0  7E4C2944   INS T4, S2, 5, 1
9D023EA4  A60C6330   SH T4, 25392(S0)
9D023EE0  960C6330   LHU T4, 25392(S0)
9D023EE4  7E4C2944   INS T4, S2, 5, 1
9D023EE8  A60C6330   SH T4, 25392(S0)
9D023F30  960C6330   LHU T4, 25392(S0)
9D023F34  7E4C2944   INS T4, S2, 5, 1
9D023F38  A60C6330   SH T4, 25392(S0)
9D023F70  960C6330   LHU T4, 25392(S0)
9D023F74  7E4C2944   INS T4, S2, 5, 1
9D023F78  A60C6330   SH T4, 25392(S0)
9D023FB4  960C6330   LHU T4, 25392(S0)
9D023FB8  7E4C2944   INS T4, S2, 5, 1
9D023FBC  A60C6330   SH T4, 25392(S0)
9D023FF8  960C6330   LHU T4, 25392(S0)
9D023FFC  7E4C2944   INS T4, S2, 5, 1
9D024000  A60C6330   SH T4, 25392(S0)
9D024048  960C6330   LHU T4, 25392(S0)
9D02404C  7E4C2944   INS T4, S2, 5, 1
9D024050  A60C6330   SH T4, 25392(S0)
9D024138  960B6330   LHU T3, 25392(S0)
9D02413C  7E4B2944   INS T3, S2, 5, 1
9D024140  A60B6330   SH T3, 25392(S0)
9D02422C  96026330   LHU V0, 25392(S0)
9D024230  7E422944   INS V0, S2, 5, 1
9D024234  A6026330   SH V0, 25392(S0)
9D024294  96026330   LHU V0, 25392(S0)
9D024298  7E422944   INS V0, S2, 5, 1
9D02429C  A6026330   SH V0, 25392(S0)
9D0242F8  96026330   LHU V0, 25392(S0)
9D0242FC  7E422944   INS V0, S2, 5, 1
9D024300  A6026330   SH V0, 25392(S0)
9D024328  96026330   LHU V0, 25392(S0)
9D02432C  7E422944   INS V0, S2, 5, 1
9D024330  A6026330   SH V0, 25392(S0)
9D02435C  96026330   LHU V0, 25392(S0)
9D024360  7E422944   INS V0, S2, 5, 1
9D024364  A6026330   SH V0, 25392(S0)
198:                 	LCD_DC = 0;
9D023734  94496630   LHU T1, 26160(V0)
9D023738  7C094204   INS T1, ZERO, 8, 1
9D02373C  A4496630   SH T1, 26160(V0)
9D0237B4  94446630   LHU A0, 26160(V0)
9D0237BC  7C044204   INS A0, ZERO, 8, 1
9D0237C0  A4446630   SH A0, 26160(V0)
9D02383C  94446630   LHU A0, 26160(V0)
9D0238EC  94C26630   LHU V0, 26160(A2)
9D0238F0  7C024204   INS V0, ZERO, 8, 1
9D0238F4  A4C26630   SH V0, 26160(A2)
9D02395C  94C26630   LHU V0, 26160(A2)
9D023960  24A308D4   ADDIU V1, A1, 2260
9D023964  7C024204   INS V0, ZERO, 8, 1
9D023968  A4C26630   SH V0, 26160(A2)
9D0239DC  94CD6630   LHU T5, 26160(A2)
9D0239E0  7C0D4204   INS T5, ZERO, 8, 1
9D0239E4  A4CD6630   SH T5, 26160(A2)
9D023AA8  94496630   LHU T1, 26160(V0)
9D023AAC  7C094204   INS T1, ZERO, 8, 1
9D023AB0  A4496630   SH T1, 26160(V0)
9D023B20  94446630   LHU A0, 26160(V0)
9D023B2C  7C044204   INS A0, ZERO, 8, 1
9D023B30  A4446630   SH A0, 26160(V0)
9D023BAC  94466630   LHU A2, 26160(V0)
9D023BB0  7C064204   INS A2, ZERO, 8, 1
9D023BB4  A4466630   SH A2, 26160(V0)
9D023CC4  96026630   LHU V0, 26160(S0)
9D023CC8  7C024204   INS V0, ZERO, 8, 1
9D023CCC  A6026630   SH V0, 26160(S0)
9D023D00  96026630   LHU V0, 26160(S0)
9D023D04  7C024204   INS V0, ZERO, 8, 1
9D023D08  A6026630   SH V0, 26160(S0)
9D023D4C  96046630   LHU A0, 26160(S0)
9D023D50  7C044204   INS A0, ZERO, 8, 1
9D023D54  A6046630   SH A0, 26160(S0)
9D023D94  96046630   LHU A0, 26160(S0)
9D023D98  7C044204   INS A0, ZERO, 8, 1
9D023D9C  A6046630   SH A0, 26160(S0)
9D023E08  96066630   LHU A2, 26160(S0)
9D023E10  7C064204   INS A2, ZERO, 8, 1
9D023E14  A6066630   SH A2, 26160(S0)
9D023E54  96066630   LHU A2, 26160(S0)
9D023E60  7C064204   INS A2, ZERO, 8, 1
9D023E64  A6066630   SH A2, 26160(S0)
9D023EA8  960C6630   LHU T4, 26160(S0)
9D023EAC  7C0C4204   INS T4, ZERO, 8, 1
9D023EB0  A60C6630   SH T4, 26160(S0)
9D023EEC  960C6630   LHU T4, 26160(S0)
9D023EF0  7C0C4204   INS T4, ZERO, 8, 1
9D023EF4  A60C6630   SH T4, 26160(S0)
9D023F3C  960C6630   LHU T4, 26160(S0)
9D023F40  7C0C4204   INS T4, ZERO, 8, 1
9D023F44  A60C6630   SH T4, 26160(S0)
9D023F7C  960C6630   LHU T4, 26160(S0)
9D023F80  7C0C4204   INS T4, ZERO, 8, 1
9D023F84  A60C6630   SH T4, 26160(S0)
9D023FC0  960C6630   LHU T4, 26160(S0)
9D023FC4  7C0C4204   INS T4, ZERO, 8, 1
9D023FC8  A60C6630   SH T4, 26160(S0)
9D024004  960C6630   LHU T4, 26160(S0)
9D024008  7C0C4204   INS T4, ZERO, 8, 1
9D02400C  A60C6630   SH T4, 26160(S0)
9D024054  960C6630   LHU T4, 26160(S0)
9D024058  7C0C4204   INS T4, ZERO, 8, 1
9D02405C  A60C6630   SH T4, 26160(S0)
9D024144  960B6630   LHU T3, 26160(S0)
9D024148  7C0B4204   INS T3, ZERO, 8, 1
9D02414C  A60B6630   SH T3, 26160(S0)
9D024238  96026630   LHU V0, 26160(S0)
9D02423C  7C024204   INS V0, ZERO, 8, 1
9D024240  A6026630   SH V0, 26160(S0)
9D0242A0  96026630   LHU V0, 26160(S0)
9D0242A4  7C024204   INS V0, ZERO, 8, 1
9D0242A8  A6026630   SH V0, 26160(S0)
9D024304  96026630   LHU V0, 26160(S0)
9D024308  7C024204   INS V0, ZERO, 8, 1
9D02430C  A6026630   SH V0, 26160(S0)
9D024334  96026630   LHU V0, 26160(S0)
9D024338  7C024204   INS V0, ZERO, 8, 1
9D02433C  A6026630   SH V0, 26160(S0)
9D024368  96026630   LHU V0, 26160(S0)
9D02436C  7C024204   INS V0, ZERO, 8, 1
9D024370  A6026630   SH V0, 26160(S0)
199:                 	LCD_WR_CLR;
9D023728  24030010   ADDIU V1, ZERO, 16
9D023740  AC436324   SW V1, 25380(V0)
9D0237C4  AC436324   SW V1, 25380(V0)
9D023848  AC436324   SW V1, 25380(V0)
9D0238E0  24080010   ADDIU T0, ZERO, 16
9D0238F8  ACC86324   SW T0, 25380(A2)
9D02396C  ACC86324   SW T0, 25380(A2)
9D0239E8  ACC86324   SW T0, 25380(A2)
9D023A9C  24030010   ADDIU V1, ZERO, 16
9D023AB4  AC436324   SW V1, 25380(V0)
9D023B34  AC436324   SW V1, 25380(V0)
9D023BA0  24050010   ADDIU A1, ZERO, 16
9D023BB8  AC456324   SW A1, 25380(V0)
9D023C88  24110010   ADDIU S1, ZERO, 16
9D023CD0  AE116324   SW S1, 25380(S0)
9D023D0C  AE116324   SW S1, 25380(S0)
9D023D58  AE116324   SW S1, 25380(S0)
9D023DA0  AE116324   SW S1, 25380(S0)
9D023E18  AE116324   SW S1, 25380(S0)
9D023E68  AE116324   SW S1, 25380(S0)
9D023EB4  AE116324   SW S1, 25380(S0)
9D023EF8  AE116324   SW S1, 25380(S0)
9D023F48  AE116324   SW S1, 25380(S0)
9D023F88  AE116324   SW S1, 25380(S0)
9D023FCC  AE116324   SW S1, 25380(S0)
9D024010  AE116324   SW S1, 25380(S0)
9D024060  AE116324   SW S1, 25380(S0)
9D024150  AE116324   SW S1, 25380(S0)
9D024244  AE116324   SW S1, 25380(S0)
9D0242AC  AE116324   SW S1, 25380(S0)
9D024310  AE116324   SW S1, 25380(S0)
9D024340  AE116324   SW S1, 25380(S0)
9D024374  AE116324   SW S1, 25380(S0)
200:                 	LCD_PORT = command;
9D023744  2409002A   ADDIU T1, ZERO, 42
9D023748  AC496430   SW T1, 25648(V0)
9D0237C8  2404002B   ADDIU A0, ZERO, 43
9D0237CC  AC446430   SW A0, 25648(V0)
9D02384C  2404002C   ADDIU A0, ZERO, 44
9D0238FC  2402002A   ADDIU V0, ZERO, 42
9D023900  ACC26430   SW V0, 25648(A2)
9D023970  2402002B   ADDIU V0, ZERO, 43
9D023974  ACC26430   SW V0, 25648(A2)
9D0239EC  240D002C   ADDIU T5, ZERO, 44
9D0239F0  ACCD6430   SW T5, 25648(A2)
9D023AB8  2409002A   ADDIU T1, ZERO, 42
9D023ABC  AC496430   SW T1, 25648(V0)
9D023B38  2404002B   ADDIU A0, ZERO, 43
9D023B3C  AC446430   SW A0, 25648(V0)
9D023BBC  AC446430   SW A0, 25648(V0)
9D023CD4  24020029   ADDIU V0, ZERO, 41
9D023CD8  AE026430   SW V0, 25648(S0)
9D023D10  24020036   ADDIU V0, ZERO, 54
9D023D14  AE026430   SW V0, 25648(S0)
9D023D5C  2404003A   ADDIU A0, ZERO, 58
9D023D60  AE046430   SW A0, 25648(S0)
9D023DA4  240400B2   ADDIU A0, ZERO, 178
9D023DA8  AE046430   SW A0, 25648(S0)
9D023E0C  240300D0   ADDIU V1, ZERO, 208
9D023E1C  240600B7   ADDIU A2, ZERO, 183
9D023E20  AE066430   SW A2, 25648(S0)
9D023E6C  240600BB   ADDIU A2, ZERO, 187
9D023E70  AE066430   SW A2, 25648(S0)
9D023EB8  240C00C0   ADDIU T4, ZERO, 192
9D023EBC  AE0C6430   SW T4, 25648(S0)
9D023EFC  240C00C2   ADDIU T4, ZERO, 194
9D023F00  AE0C6430   SW T4, 25648(S0)
9D023F4C  240C00C3   ADDIU T4, ZERO, 195
9D023F50  AE0C6430   SW T4, 25648(S0)
9D023F8C  240C00C4   ADDIU T4, ZERO, 196
9D023F90  AE0C6430   SW T4, 25648(S0)
9D023FD0  240C00C6   ADDIU T4, ZERO, 198
9D023FD4  AE0C6430   SW T4, 25648(S0)
9D024014  AE036430   SW V1, 25648(S0)
9D024064  240C00E0   ADDIU T4, ZERO, 224
9D024068  AE0C6430   SW T4, 25648(S0)
9D024154  240B00E1   ADDIU T3, ZERO, 225
9D024158  AE0B6430   SW T3, 25648(S0)
9D024248  2402002A   ADDIU V0, ZERO, 42
9D02424C  AE026430   SW V0, 25648(S0)
9D0242B0  AE056430   SW A1, 25648(S0)
9D024314  AE046430   SW A0, 25648(S0)
9D024344  24020038   ADDIU V0, ZERO, 56
9D024348  AE026430   SW V0, 25648(S0)
9D024378  24020013   ADDIU V0, ZERO, 19
9D02437C  AE026430   SW V0, 25648(S0)
201:                 	LCD_WR_SET;
9D02374C  AC436328   SW V1, 25384(V0)
9D0237D0  AC436328   SW V1, 25384(V0)
9D023854  AC436328   SW V1, 25384(V0)
9D023904  ACC86328   SW T0, 25384(A2)
9D023978  ACC86328   SW T0, 25384(A2)
9D0239F4  ACC86328   SW T0, 25384(A2)
9D023AC0  AC436328   SW V1, 25384(V0)
9D023B40  AC436328   SW V1, 25384(V0)
9D023BC0  AC456328   SW A1, 25384(V0)
9D023CDC  AE116328   SW S1, 25384(S0)
9D023D18  AE116328   SW S1, 25384(S0)
9D023D64  AE116328   SW S1, 25384(S0)
9D023DAC  AE116328   SW S1, 25384(S0)
9D023E24  AE116328   SW S1, 25384(S0)
9D023E74  AE116328   SW S1, 25384(S0)
9D023EC0  AE116328   SW S1, 25384(S0)
9D023F04  AE116328   SW S1, 25384(S0)
9D023F54  AE116328   SW S1, 25384(S0)
9D023F94  AE116328   SW S1, 25384(S0)
9D023FD8  AE116328   SW S1, 25384(S0)
9D024018  AE116328   SW S1, 25384(S0)
9D02406C  AE116328   SW S1, 25384(S0)
9D02415C  AE116328   SW S1, 25384(S0)
9D024250  AE116328   SW S1, 25384(S0)
9D0242B4  AE116328   SW S1, 25384(S0)
9D024318  AE116328   SW S1, 25384(S0)
9D02434C  AE116328   SW S1, 25384(S0)
9D024380  AE116328   SW S1, 25384(S0)
202:                 	LCD_DC = 1;
9D023750  94496630   LHU T1, 26160(V0)
9D023760  7D094204   INS T1, T0, 8, 1
9D023774  A4496630   SH T1, 26160(V0)
9D0237D4  94446630   LHU A0, 26160(V0)
9D0237E4  7D044204   INS A0, T0, 8, 1
9D0237F8  A4446630   SH A0, 26160(V0)
9D023858  94436630   LHU V1, 26160(V0)
9D023908  94C26630   LHU V0, 26160(A2)
9D02390C  7D624204   INS V0, T3, 8, 1
9D023910  A4C26630   SH V0, 26160(A2)
9D02397C  94C96630   LHU T1, 26160(A2)
9D023988  7D694204   INS T1, T3, 8, 1
9D02398C  A4C96630   SH T1, 26160(A2)
9D0239F8  94C86630   LHU T0, 26160(A2)
9D0239FC  7D684204   INS T0, T3, 8, 1
9D023A00  A4C86630   SH T0, 26160(A2)
9D023AC4  94496630   LHU T1, 26160(V0)
9D023AD0  7D094204   INS T1, T0, 8, 1
9D023AE0  A4496630   SH T1, 26160(V0)
9D023B44  94446630   LHU A0, 26160(V0)
9D023B50  7D044204   INS A0, T0, 8, 1
9D023B58  A4446630   SH A0, 26160(V0)
9D023BC4  94446630   LHU A0, 26160(V0)
9D023BC8  7C644204   INS A0, V1, 8, 1
9D023BCC  A4446630   SH A0, 26160(V0)
9D023BD0  03E00008   JR RA
9D023BD4  00000000   NOP
9D023CE0  96026630   LHU V0, 26160(S0)
9D023CE4  7E424204   INS V0, S2, 8, 1
9D023CE8  A6026630   SH V0, 26160(S0)
9D023D1C  96036630   LHU V1, 26160(S0)
9D023D24  7E434204   INS V1, S2, 8, 1
9D023D28  A6036630   SH V1, 26160(S0)
9D023D68  96046630   LHU A0, 26160(S0)
9D023D70  7E444204   INS A0, S2, 8, 1
9D023D74  A6046630   SH A0, 26160(S0)
9D023DB0  96066630   LHU A2, 26160(S0)
9D023DB8  7E464204   INS A2, S2, 8, 1
9D023DBC  A6066630   SH A2, 26160(S0)
9D023E28  96066630   LHU A2, 26160(S0)
9D023E2C  7E464204   INS A2, S2, 8, 1
9D023E30  A6066630   SH A2, 26160(S0)
9D023E78  96066630   LHU A2, 26160(S0)
9D023E84  7E464204   INS A2, S2, 8, 1
9D023E88  A6066630   SH A2, 26160(S0)
9D023EC4  960C6630   LHU T4, 26160(S0)
9D023EC8  7E4C4204   INS T4, S2, 8, 1
9D023ECC  A60C6630   SH T4, 26160(S0)
9D023F08  960C6630   LHU T4, 26160(S0)
9D023F0C  7E4C4204   INS T4, S2, 8, 1
9D023F10  A60C6630   SH T4, 26160(S0)
9D023F58  960C6630   LHU T4, 26160(S0)
9D023F5C  7E4C4204   INS T4, S2, 8, 1
9D023F60  A60C6630   SH T4, 26160(S0)
9D023F98  960C6630   LHU T4, 26160(S0)
9D023F9C  7E4C4204   INS T4, S2, 8, 1
9D023FA0  A60C6630   SH T4, 26160(S0)
9D023FDC  960C6630   LHU T4, 26160(S0)
9D023FE0  7E4C4204   INS T4, S2, 8, 1
9D023FE4  A60C6630   SH T4, 26160(S0)
9D02401C  960C6630   LHU T4, 26160(S0)
9D024020  7E4C4204   INS T4, S2, 8, 1
9D024024  A60C6630   SH T4, 26160(S0)
9D024070  960C6630   LHU T4, 26160(S0)
9D024074  7E4C4204   INS T4, S2, 8, 1
9D024078  A60C6630   SH T4, 26160(S0)
9D024160  960B6630   LHU T3, 26160(S0)
9D024164  7E4B4204   INS T3, S2, 8, 1
9D024168  A60B6630   SH T3, 26160(S0)
9D024254  96026630   LHU V0, 26160(S0)
9D024258  7E424204   INS V0, S2, 8, 1
9D02425C  A6026630   SH V0, 26160(S0)
9D0242B8  96026630   LHU V0, 26160(S0)
9D0242BC  7E424204   INS V0, S2, 8, 1
9D0242C0  A6026630   SH V0, 26160(S0)
9D02431C  96026630   LHU V0, 26160(S0)
9D024320  7E424204   INS V0, S2, 8, 1
9D024324  A6026630   SH V0, 26160(S0)
9D024350  96026630   LHU V0, 26160(S0)
9D024354  7E424204   INS V0, S2, 8, 1
9D024358  A6026630   SH V0, 26160(S0)
9D024384  96026630   LHU V0, 26160(S0)
9D024388  7E424204   INS V0, S2, 8, 1
9D02438C  A6026630   SH V0, 26160(S0)
203:                 	}
204:                 /*******************************************************************************/
205:                 inline void TFT_24_7789_Write_Data(uint16_t data1)
206:                 	{
207:                 	LCD_WR_CLR;
9D023778  AC436324   SW V1, 25380(V0)
9D023784  AC436324   SW V1, 25380(V0)
9D023790  AC436324   SW V1, 25380(V0)
9D02379C  AC436324   SW V1, 25380(V0)
9D023800  AC436324   SW V1, 25380(V0)
9D02380C  AC436324   SW V1, 25380(V0)
9D023818  AC436324   SW V1, 25380(V0)
9D023824  AC436324   SW V1, 25380(V0)
9D023914  ACC86324   SW T0, 25380(A2)
9D023920  ACC86324   SW T0, 25380(A2)
9D023930  ACC86324   SW T0, 25380(A2)
9D02393C  ACC86324   SW T0, 25380(A2)
9D023990  ACC86324   SW T0, 25380(A2)
9D02399C  ACC86324   SW T0, 25380(A2)
9D0239A8  ACC86324   SW T0, 25380(A2)
9D0239B4  ACC86324   SW T0, 25380(A2)
9D023AE4  AC436324   SW V1, 25380(V0)
9D023AF0  AC436324   SW V1, 25380(V0)
9D023AFC  AC436324   SW V1, 25380(V0)
9D023B08  AC436324   SW V1, 25380(V0)
9D023B5C  AC436324   SW V1, 25380(V0)
9D023B68  AC436324   SW V1, 25380(V0)
9D023B74  AC436324   SW V1, 25380(V0)
9D023B80  AC436324   SW V1, 25380(V0)
9D023BD8  3C02BF88   LUI V0, -16504
9D023BDC  24030010   ADDIU V1, ZERO, 16
9D023BE0  AC436324   SW V1, 25380(V0)
9D023D2C  AE116324   SW S1, 25380(S0)
9D023D78  AE116324   SW S1, 25380(S0)
9D023DC0  AE116324   SW S1, 25380(S0)
9D023DCC  AE116324   SW S1, 25380(S0)
9D023DD8  AE116324   SW S1, 25380(S0)
9D023DE4  AE116324   SW S1, 25380(S0)
9D023DF0  AE116324   SW S1, 25380(S0)
9D023E34  AE116324   SW S1, 25380(S0)
9D023E8C  AE116324   SW S1, 25380(S0)
9D023ED0  AE116324   SW S1, 25380(S0)
9D023F14  AE116324   SW S1, 25380(S0)
9D023F20  AE116324   SW S1, 25380(S0)
9D023F64  AE116324   SW S1, 25380(S0)
9D023FA4  AE116324   SW S1, 25380(S0)
9D023FE8  AE116324   SW S1, 25380(S0)
9D024028  AE116324   SW S1, 25380(S0)
9D024038  AE116324   SW S1, 25380(S0)
9D02407C  AE116324   SW S1, 25380(S0)
9D024088  AE116324   SW S1, 25380(S0)
9D024094  AE116324   SW S1, 25380(S0)
9D0240A0  AE116324   SW S1, 25380(S0)
9D0240AC  AE116324   SW S1, 25380(S0)
9D0240B8  AE116324   SW S1, 25380(S0)
9D0240C4  AE116324   SW S1, 25380(S0)
9D0240D4  AE116324   SW S1, 25380(S0)
9D0240E4  AE116324   SW S1, 25380(S0)
9D0240F4  AE116324   SW S1, 25380(S0)
9D024104  AE116324   SW S1, 25380(S0)
9D024110  AE116324   SW S1, 25380(S0)
9D024120  AE116324   SW S1, 25380(S0)
9D02412C  AE116324   SW S1, 25380(S0)
9D02416C  AE116324   SW S1, 25380(S0)
9D024178  AE116324   SW S1, 25380(S0)
9D024184  AE116324   SW S1, 25380(S0)
9D024190  AE116324   SW S1, 25380(S0)
9D02419C  AE116324   SW S1, 25380(S0)
9D0241A8  AE116324   SW S1, 25380(S0)
9D0241B8  AE116324   SW S1, 25380(S0)
9D0241C8  AE116324   SW S1, 25380(S0)
9D0241D8  AE116324   SW S1, 25380(S0)
9D0241E8  AE116324   SW S1, 25380(S0)
9D0241F4  AE116324   SW S1, 25380(S0)
9D024204  AE116324   SW S1, 25380(S0)
9D024214  AE116324   SW S1, 25380(S0)
9D024220  AE116324   SW S1, 25380(S0)
9D024260  AE116324   SW S1, 25380(S0)
9D02426C  AE116324   SW S1, 25380(S0)
9D024278  AE116324   SW S1, 25380(S0)
9D024284  AE116324   SW S1, 25380(S0)
9D0242C4  AE116324   SW S1, 25380(S0)
9D0242D0  AE116324   SW S1, 25380(S0)
9D0242DC  AE116324   SW S1, 25380(S0)
9D0242E8  AE116324   SW S1, 25380(S0)
208:                 	LCD_PORT = data1;
9D023764  00046202   SRL T4, A0, 8
9D023768  308400FF   ANDI A0, A0, 255
9D02376C  7D4B3A00   EXT T3, T2, 8, 8
9D023770  314A00FF   ANDI T2, T2, 255
9D02377C  AC4C6430   SW T4, 25648(V0)
9D023788  AC446430   SW A0, 25648(V0)
9D023794  AC4B6430   SW T3, 25648(V0)
9D0237A0  AC4A6430   SW T2, 25648(V0)
9D0237E8  00055A02   SRL T3, A1, 8
9D0237EC  30A500FF   ANDI A1, A1, 255
9D0237F0  7D273A00   EXT A3, T1, 8, 8
9D0237F4  312900FF   ANDI T1, T1, 255
9D023804  AC4B6430   SW T3, 25648(V0)
9D023810  AC456430   SW A1, 25648(V0)
9D02381C  AC476430   SW A3, 25648(V0)
9D023828  AC496430   SW T1, 25648(V0)
9D023918  ACC06430   SW ZERO, 25648(A2)
9D023924  24020020   ADDIU V0, ZERO, 32
9D023934  ACCB6430   SW T3, 25648(A2)
9D023940  2402001F   ADDIU V0, ZERO, 31
9D023994  ACC06430   SW ZERO, 25648(A2)
9D0239A0  ACC06430   SW ZERO, 25648(A2)
9D0239AC  ACC06430   SW ZERO, 25648(A2)
9D0239B8  240900EF   ADDIU T1, ZERO, 239
9D0239BC  ACC96430   SW T1, 25648(A2)
9D023ACC  00045A02   SRL T3, A0, 8
9D023AD4  308400FF   ANDI A0, A0, 255
9D023AD8  7CCA3A00   EXT T2, A2, 8, 8
9D023ADC  30C600FF   ANDI A2, A2, 255
9D023AE8  AC4B6430   SW T3, 25648(V0)
9D023AF4  AC446430   SW A0, 25648(V0)
9D023B00  AC4A6430   SW T2, 25648(V0)
9D023B0C  AC466430   SW A2, 25648(V0)
9D023B28  00054A02   SRL T1, A1, 8
9D023B48  30A500FF   ANDI A1, A1, 255
9D023B4C  7CE63A00   EXT A2, A3, 8, 8
9D023B54  30E700FF   ANDI A3, A3, 255
9D023B60  AC496430   SW T1, 25648(V0)
9D023B6C  AC456430   SW A1, 25648(V0)
9D023B78  AC466430   SW A2, 25648(V0)
9D023B84  AC476430   SW A3, 25648(V0)
9D023BE4  AC446430   SW A0, 25648(V0)
9D023D20  2402000C   ADDIU V0, ZERO, 12
9D023D30  24030070   ADDIU V1, ZERO, 112
9D023D40  24030033   ADDIU V1, ZERO, 51
9D023D6C  2405002B   ADDIU A1, ZERO, 43
9D023D7C  24040055   ADDIU A0, ZERO, 85
9D023DB4  24040011   ADDIU A0, ZERO, 17
9D023DC4  AE026430   SW V0, 25648(S0)
9D023DD0  AE026430   SW V0, 25648(S0)
9D023DDC  AE006430   SW ZERO, 25648(S0)
9D023DE8  AE036430   SW V1, 25648(S0)
9D023DF4  AE036430   SW V1, 25648(S0)
9D023E38  24060035   ADDIU A2, ZERO, 53
9D023E48  240A0005   ADDIU T2, ZERO, 5
9D023E58  2408000E   ADDIU T0, ZERO, 14
9D023E5C  240B0015   ADDIU T3, ZERO, 21
9D023E7C  2409000D   ADDIU T1, ZERO, 13
9D023E80  24070016   ADDIU A3, ZERO, 22
9D023E90  AE056430   SW A1, 25648(S0)
9D023E9C  24060019   ADDIU A2, ZERO, 25
9D023ED4  240C002C   ADDIU T4, ZERO, 44
9D023ED8  AE0C6430   SW T4, 25648(S0)
9D023F18  AE126430   SW S2, 25648(S0)
9D023F24  240C00FF   ADDIU T4, ZERO, 255
9D023F28  AE0C6430   SW T4, 25648(S0)
9D023F68  AE046430   SW A0, 25648(S0)
9D023FA8  240C0020   ADDIU T4, ZERO, 32
9D023FAC  AE0C6430   SW T4, 25648(S0)
9D023FEC  240C000F   ADDIU T4, ZERO, 15
9D023FF0  AE0C6430   SW T4, 25648(S0)
9D02402C  240C00A4   ADDIU T4, ZERO, 164
9D024030  AE0C6430   SW T4, 25648(S0)
9D02403C  240C00A1   ADDIU T4, ZERO, 161
9D024040  AE0C6430   SW T4, 25648(S0)
9D024080  AE036430   SW V1, 25648(S0)
9D02408C  AE006430   SW ZERO, 25648(S0)
9D024098  AE0A6430   SW T2, 25648(S0)
9D0240A4  AE086430   SW T0, 25648(S0)
9D0240B0  AE0B6430   SW T3, 25648(S0)
9D0240BC  AE096430   SW T1, 25648(S0)
9D0240C8  240C0037   ADDIU T4, ZERO, 55
9D0240CC  AE0C6430   SW T4, 25648(S0)
9D0240D8  240C0043   ADDIU T4, ZERO, 67
9D0240DC  AE0C6430   SW T4, 25648(S0)
9D0240E8  240C0047   ADDIU T4, ZERO, 71
9D0240EC  AE0C6430   SW T4, 25648(S0)
9D0240F8  240C0009   ADDIU T4, ZERO, 9
9D0240FC  AE0C6430   SW T4, 25648(S0)
9D024108  AE0B6430   SW T3, 25648(S0)
9D024114  240B0012   ADDIU T3, ZERO, 18
9D024118  AE0B6430   SW T3, 25648(S0)
9D024124  AE076430   SW A3, 25648(S0)
9D024130  AE066430   SW A2, 25648(S0)
9D024170  AE036430   SW V1, 25648(S0)
9D02417C  AE006430   SW ZERO, 25648(S0)
9D024188  AE0A6430   SW T2, 25648(S0)
9D024194  AE096430   SW T1, 25648(S0)
9D0241A0  AE026430   SW V0, 25648(S0)
9D0241AC  24020006   ADDIU V0, ZERO, 6
9D0241B0  AE026430   SW V0, 25648(S0)
9D0241BC  2402002D   ADDIU V0, ZERO, 45
9D0241C0  AE026430   SW V0, 25648(S0)
9D0241CC  24020044   ADDIU V0, ZERO, 68
9D0241D0  AE026430   SW V0, 25648(S0)
9D0241DC  24020040   ADDIU V0, ZERO, 64
9D0241E0  AE026430   SW V0, 25648(S0)
9D0241EC  AE086430   SW T0, 25648(S0)
9D0241F8  2402001C   ADDIU V0, ZERO, 28
9D0241FC  AE026430   SW V0, 25648(S0)
9D024208  24020018   ADDIU V0, ZERO, 24
9D02420C  AE026430   SW V0, 25648(S0)
9D024218  AE076430   SW A3, 25648(S0)
9D024224  AE066430   SW A2, 25648(S0)
9D024264  AE006430   SW ZERO, 25648(S0)
9D024270  AE006430   SW ZERO, 25648(S0)
9D02427C  AE126430   SW S2, 25648(S0)
9D024288  2402003F   ADDIU V0, ZERO, 63
9D02428C  AE026430   SW V0, 25648(S0)
9D0242C8  AE006430   SW ZERO, 25648(S0)
9D0242D4  AE006430   SW ZERO, 25648(S0)
9D0242E0  AE006430   SW ZERO, 25648(S0)
9D0242EC  240200EF   ADDIU V0, ZERO, 239
9D0242F0  AE026430   SW V0, 25648(S0)
209:                 	LCD_WR_SET;
9D023780  AC436328   SW V1, 25384(V0)
9D02378C  AC436328   SW V1, 25384(V0)
9D023798  AC436328   SW V1, 25384(V0)
9D0237A4  AC436328   SW V1, 25384(V0)
9D023808  AC436328   SW V1, 25384(V0)
9D023814  AC436328   SW V1, 25384(V0)
9D023820  AC436328   SW V1, 25384(V0)
9D02382C  AC436328   SW V1, 25384(V0)
9D02391C  ACC86328   SW T0, 25384(A2)
9D02392C  ACC86328   SW T0, 25384(A2)
9D023938  ACC86328   SW T0, 25384(A2)
9D023948  ACC86328   SW T0, 25384(A2)
9D023998  ACC86328   SW T0, 25384(A2)
9D0239A4  ACC86328   SW T0, 25384(A2)
9D0239B0  ACC86328   SW T0, 25384(A2)
9D0239C0  ACC86328   SW T0, 25384(A2)
9D023AEC  AC436328   SW V1, 25384(V0)
9D023AF8  AC436328   SW V1, 25384(V0)
9D023B04  AC436328   SW V1, 25384(V0)
9D023B10  AC436328   SW V1, 25384(V0)
9D023B64  AC436328   SW V1, 25384(V0)
9D023B70  AC436328   SW V1, 25384(V0)
9D023B7C  AC436328   SW V1, 25384(V0)
9D023B88  AC436328   SW V1, 25384(V0)
9D023B8C  03E00008   JR RA
9D023B90  00000000   NOP
9D023BE8  AC436328   SW V1, 25384(V0)
9D023BEC  03E00008   JR RA
9D023BF0  00000000   NOP
9D023D38  AE116328   SW S1, 25384(S0)
9D023D84  AE116328   SW S1, 25384(S0)
9D023DC8  AE116328   SW S1, 25384(S0)
9D023DD4  AE116328   SW S1, 25384(S0)
9D023DE0  AE116328   SW S1, 25384(S0)
9D023DEC  AE116328   SW S1, 25384(S0)
9D023DF8  AE116328   SW S1, 25384(S0)
9D023E40  AE116328   SW S1, 25384(S0)
9D023E94  AE116328   SW S1, 25384(S0)
9D023EDC  AE116328   SW S1, 25384(S0)
9D023F1C  AE116328   SW S1, 25384(S0)
9D023F2C  AE116328   SW S1, 25384(S0)
9D023F6C  AE116328   SW S1, 25384(S0)
9D023FB0  AE116328   SW S1, 25384(S0)
9D023FF4  AE116328   SW S1, 25384(S0)
9D024034  AE116328   SW S1, 25384(S0)
9D024044  AE116328   SW S1, 25384(S0)
9D024084  AE116328   SW S1, 25384(S0)
9D024090  AE116328   SW S1, 25384(S0)
9D02409C  AE116328   SW S1, 25384(S0)
9D0240A8  AE116328   SW S1, 25384(S0)
9D0240B4  AE116328   SW S1, 25384(S0)
9D0240C0  AE116328   SW S1, 25384(S0)
9D0240D0  AE116328   SW S1, 25384(S0)
9D0240E0  AE116328   SW S1, 25384(S0)
9D0240F0  AE116328   SW S1, 25384(S0)
9D024100  AE116328   SW S1, 25384(S0)
9D02410C  AE116328   SW S1, 25384(S0)
9D02411C  AE116328   SW S1, 25384(S0)
9D024128  AE116328   SW S1, 25384(S0)
9D024134  AE116328   SW S1, 25384(S0)
9D024174  AE116328   SW S1, 25384(S0)
9D024180  AE116328   SW S1, 25384(S0)
9D02418C  AE116328   SW S1, 25384(S0)
9D024198  AE116328   SW S1, 25384(S0)
9D0241A4  AE116328   SW S1, 25384(S0)
9D0241B4  AE116328   SW S1, 25384(S0)
9D0241C4  AE116328   SW S1, 25384(S0)
9D0241D4  AE116328   SW S1, 25384(S0)
9D0241E4  AE116328   SW S1, 25384(S0)
9D0241F0  AE116328   SW S1, 25384(S0)
9D024200  AE116328   SW S1, 25384(S0)
9D024210  AE116328   SW S1, 25384(S0)
9D02421C  AE116328   SW S1, 25384(S0)
9D024228  AE116328   SW S1, 25384(S0)
9D024268  AE116328   SW S1, 25384(S0)
9D024274  AE116328   SW S1, 25384(S0)
9D024280  AE116328   SW S1, 25384(S0)
9D024290  AE116328   SW S1, 25384(S0)
9D0242CC  AE116328   SW S1, 25384(S0)
9D0242D8  AE116328   SW S1, 25384(S0)
9D0242E4  AE116328   SW S1, 25384(S0)
9D0242F4  AE116328   SW S1, 25384(S0)
210:                 	}
211:                 
212:                 inline void TFT_24_7789_Write_Data3(uint16_t data1,uint16_t data2, uint16_t data3)
213:                 	{
214:                 	LCD_WR_CLR;
9D023BF4  3C02BF88   LUI V0, -16504
9D023BF8  24030010   ADDIU V1, ZERO, 16
9D023BFC  AC436324   SW V1, 25380(V0)
215:                 	LCD_PORT = data1;
9D023C00  AC446430   SW A0, 25648(V0)
216:                 	LCD_WR_SET;
9D023C04  AC436328   SW V1, 25384(V0)
217:                 	LCD_WR_CLR;
9D023C08  AC436324   SW V1, 25380(V0)
218:                 	LCD_PORT = data2;
9D023C0C  AC456430   SW A1, 25648(V0)
219:                 	LCD_WR_SET;
9D023C10  AC436328   SW V1, 25384(V0)
220:                 	LCD_WR_CLR;
9D023C14  AC436324   SW V1, 25380(V0)
221:                 	LCD_PORT = data3;
9D023C18  AC466430   SW A2, 25648(V0)
222:                 	LCD_WR_SET;
9D023C1C  AC436328   SW V1, 25384(V0)
9D023C20  03E00008   JR RA
9D023C24  00000000   NOP
223:                 	}
224:                 
225:                 inline void TFT_24_7789_Write_Data33(uint16_t data)
226:                 	{
227:                 	LCD_WR_CLR;
9D023878  24030010   ADDIU V1, ZERO, 16
9D023880  AC436324   SW V1, 25380(V0)
9D023C28  3C02BF88   LUI V0, -16504
9D023C2C  24030010   ADDIU V1, ZERO, 16
9D023C38  AC436324   SW V1, 25380(V0)
228:                 	LCD_PORT = (data >> 8);
9D023884  AC476430   SW A3, 25648(V0)
9D023C30  00042A02   SRL A1, A0, 8
9D023C3C  AC456430   SW A1, 25648(V0)
229:                 	LCD_WR_SET;
9D023888  AC436328   SW V1, 25384(V0)
9D023C40  AC436328   SW V1, 25384(V0)
230:                 	LCD_WR_CLR;
9D02388C  AC436324   SW V1, 25380(V0)
9D023C44  AC436324   SW V1, 25380(V0)
231:                 	LCD_PORT = (data & 0xff);
9D023890  AC456430   SW A1, 25648(V0)
9D023C34  308400FF   ANDI A0, A0, 255
9D023C48  AC446430   SW A0, 25648(V0)
232:                 	LCD_WR_SET;
9D023894  AC436328   SW V1, 25384(V0)
9D023C4C  AC436328   SW V1, 25384(V0)
9D023C50  03E00008   JR RA
9D023C54  00000000   NOP
233:                 	}
234:                 
235:                 /*******************************************************************************/
236:                 void TFT_24_7789_Init(void)
237:                 	{
9D023C58  27BDFFE0   ADDIU SP, SP, -32
9D023C5C  AFBF001C   SW RA, 28(SP)
9D023C60  AFB20018   SW S2, 24(SP)
9D023C64  AFB10014   SW S1, 20(SP)
9D023C68  AFB00010   SW S0, 16(SP)
238:                 	LCD_RES = 0;
9D023C6C  3C10BF88   LUI S0, -16504
9D023C70  96026630   LHU V0, 26160(S0)
9D023C7C  7C0239C4   INS V0, ZERO, 7, 1
9D023C80  A6026630   SH V0, 26160(S0)
239:                 	LCD_RD = 1;
9D023C74  24120001   ADDIU S2, ZERO, 1
9D023C84  96026330   LHU V0, 25392(S0)
9D023C8C  7E422944   INS V0, S2, 5, 1
9D023C90  A6026330   SH V0, 25392(S0)
240:                 	LCD_WR = 1;
9D023C94  96026330   LHU V0, 25392(S0)
9D023C98  7E422104   INS V0, S2, 4, 1
9D023C9C  A6026330   SH V0, 25392(S0)
241:                 	//wait_ms(2);
242:                 	LCD_RES = 1;
9D023CA0  96026630   LHU V0, 26160(S0)
9D023CA4  7E4239C4   INS V0, S2, 7, 1
9D023CA8  A6026630   SH V0, 26160(S0)
243:                 	wait_ms(2);
9D023C78  24040002   ADDIU A0, ZERO, 2
9D023CAC  0F409341   JAL wait_ms
9D023CB0  00000000   NOP
244:                 	TFT_24_7789_Write_Command(0x0029);//exit SLEEP mode
245:                 	wait_ms(2);
9D023CB8  24040002   ADDIU A0, ZERO, 2
9D023CEC  0F409341   JAL wait_ms
9D023CF0  00000000   NOP
246:                 	TFT_24_7789_Write_Command(0x0036);
247:                 	TFT_24_7789_Write_Data(0x70);//MADCTL: memory data access control
248:                 	TFT_24_7789_Write_Command(0x003A);
249:                 	//TFT_24_7789_Write_Data(0x0066);//COLMOD: Interface Pixel format
250:                     TFT_24_7789_Write_Data(0x0055);//COLMOD: Interface Pixel format
251:                 	TFT_24_7789_Write_Command(0x00B2);
252:                 	TFT_24_7789_Write_Data(0x0C);
253:                 	TFT_24_7789_Write_Data(0x0C);
254:                 	TFT_24_7789_Write_Data(0x00);
255:                 	TFT_24_7789_Write_Data(0x33);
256:                 	TFT_24_7789_Write_Data(0x33);//PORCTRK: Porch setting
257:                 	TFT_24_7789_Write_Command(0x00B7);
258:                 	TFT_24_7789_Write_Data(0x0035);//GCTRL: Gate Control
259:                 	TFT_24_7789_Write_Command(0x00BB);
260:                 	TFT_24_7789_Write_Data(0x002B);//VCOMS: VCOM setting
261:                 	TFT_24_7789_Write_Command(0x00C0);
262:                 	TFT_24_7789_Write_Data(0x002C);//LCMCTRL: LCM Control
263:                 	TFT_24_7789_Write_Command(0x00C2);
264:                 	TFT_24_7789_Write_Data(0x0001);
265:                 	TFT_24_7789_Write_Data(0xFF);//VDVVRHEN: VDV and VRH Command Enable
266:                 	TFT_24_7789_Write_Command(0x00C3);
267:                 	TFT_24_7789_Write_Data(0x0011);//VRHS: VRH Set
268:                 	TFT_24_7789_Write_Command(0x00C4);
269:                 	TFT_24_7789_Write_Data(0x0020);//VDVS: VDV Set[10]
270:                 	TFT_24_7789_Write_Command(0x00C6);
271:                 	TFT_24_7789_Write_Data(0x000F);//FRCTRL2: Frame Rate control in normal mode
272:                 	TFT_24_7789_Write_Command(0x00D0);
273:                 	TFT_24_7789_Write_Data(0x00A4);
274:                 	TFT_24_7789_Write_Data(0xA1);//PWCTRL1: Power Control 1
275:                 	TFT_24_7789_Write_Command(0x00E0);
276:                 	TFT_24_7789_Write_Data(0x00D0);
277:                 	TFT_24_7789_Write_Data(0x0000);
278:                 	TFT_24_7789_Write_Data(0x0005);
279:                 	TFT_24_7789_Write_Data(0x000E);
280:                 	TFT_24_7789_Write_Data(0x0015);
281:                 	TFT_24_7789_Write_Data(0x000D);
282:                 	TFT_24_7789_Write_Data(0x0037);
283:                 	TFT_24_7789_Write_Data(0x0043);
284:                 	TFT_24_7789_Write_Data(0x0047);
285:                 	TFT_24_7789_Write_Data(0x0009);
286:                 	TFT_24_7789_Write_Data(0x0015);
287:                 	TFT_24_7789_Write_Data(0x0012);
288:                 	TFT_24_7789_Write_Data(0x0016);
289:                 	TFT_24_7789_Write_Data(0x0019);//PVGAMCTRL: Positive Voltage Gamma control
290:                 	TFT_24_7789_Write_Command(0x00E1);
291:                 	TFT_24_7789_Write_Data(0x00D0);
292:                 	TFT_24_7789_Write_Data(0x0000);
293:                 	TFT_24_7789_Write_Data(0x0005);
294:                 	TFT_24_7789_Write_Data(0x000D);
295:                 	TFT_24_7789_Write_Data(0x000C);
296:                 	TFT_24_7789_Write_Data(0x0006);
297:                 	TFT_24_7789_Write_Data(0x002D);
298:                 	TFT_24_7789_Write_Data(0x0044);
299:                 	TFT_24_7789_Write_Data(0x0040);
300:                 	TFT_24_7789_Write_Data(0x000E);
301:                 	TFT_24_7789_Write_Data(0x001C);
302:                 	TFT_24_7789_Write_Data(0x0018);
303:                 	TFT_24_7789_Write_Data(0x0016);
304:                 	TFT_24_7789_Write_Data(0x0019);//NVGAMCTRL: Negative Voltage Gamma control
305:                 	TFT_24_7789_Write_Command(0x002A);
306:                 	TFT_24_7789_Write_Data(0x0000);
307:                 	TFT_24_7789_Write_Data(0x0000);
308:                 	TFT_24_7789_Write_Data(0x0001);
309:                 	TFT_24_7789_Write_Data(0x003F);//X address set
310:                 	TFT_24_7789_Write_Command(0x002B);
311:                 	TFT_24_7789_Write_Data(0x0000);
312:                 	TFT_24_7789_Write_Data(0x0000);
313:                 	TFT_24_7789_Write_Data(0x0000);
314:                 	TFT_24_7789_Write_Data(0x00EF);//Y address set
315:                 	TFT_24_7789_Write_Command(0x11);
316:                 	TFT_24_7789_Write_Command(0x38);
317:                 	TFT_24_7789_Write_Command(0x13);
318:                 
319:                 	}
9D024390  8FBF001C   LW RA, 28(SP)
9D024394  8FB20018   LW S2, 24(SP)
9D024398  8FB10014   LW S1, 20(SP)
9D02439C  8FB00010   LW S0, 16(SP)
9D0243A0  03E00008   JR RA
9D0243A4  27BD0020   ADDIU SP, SP, 32
320:                 /*******************************************************************************/
321:                 
---  /Users/nitro/basic-badge/firmware/badge1.X/src/badge.c  --------------------------------------------
1:                   #include <xc.h>
2:                   #include "badge.h"
3:                   #include <plib.h>
4:                   #include <stdlib.h>
5:                   
6:                   
7:                   volatile uint32_t ticks = 0;// millisecond timer incremented in ISR
8:                   
9:                   
10:                  /************ Defines ****************************/
11:                  #define STDIO_LOCAL_BUFF_SIZE	25
12:                  
13:                  //Prompt handling defines
14:                  #define COMMAND_MAX 32
15:                  #define TEXT_LEFT	4
16:                  #define PROMPT_Y	15
17:                  #define CRACK_Y		17
18:                  #define VERSION_X	33
19:                  #define VERSION_Y	18
20:                  #define CRACK_TIMEOUT 4000
21:                  //Menu color values
22:                  #define MENU_FRAME_FG	12
23:                  #define MENU_FRAME_BG	0
24:                  #define MENU_BANNER_FG	0
25:                  #define MENU_BANNER_BG	15
26:                  #define MENU_HEADER_FG	15
27:                  #define MENU_HEADER_BG	8
28:                  #define MENU_ENTRY_FG	15
29:                  #define MENU_ENTRY_BG	9
30:                  #define MENU_DEFAULT_FG 15
31:                  #define MENU_DEFAULT_BG 0
32:                  #define MENU_VERSION_FG	8
33:                  #define MENU_SECRET_COLOR 10
34:                  #define MENU_CRACK_COLOR 14
35:                  /********** End Defines **************************/
36:                  
37:                  //B_BDG005
38:                  void wake_return(void)
39:                  	{
9D03027C  03E00008   JR RA
9D030280  00000000   NOP
40:                  	//By default, this will be called after waking from sleep. It should do
41:                  	//noting. This is a placeholder for user programs to set the function pointer.
42:                  	return;
43:                  	}
44:                  
45:                  //housekeeping stuff. call this function often
46:                  void loop_badge(void)
47:                  	{
9D030284  27BDFFE8   ADDIU SP, SP, -24
9D030288  AFBF0014   SW RA, 20(SP)
9D03028C  AFB00010   SW S0, 16(SP)
48:                  	if (K_PWR==0)
9D030290  3C10BF88   LUI S0, -16504
9D030294  8E026620   LW V0, 26144(S0)
9D030298  30420040   ANDI V0, V0, 64
9D03029C  1440000B   BNE V0, ZERO, 0x9D0302CC
9D0302A0  8FBF0014   LW RA, 20(SP)
9D030398  8E026620   LW V0, 26144(S0)
49:                  		{
50:                  		while (K_PWR==0);
9D0302A4  8E026620   LW V0, 26144(S0)
9D0302A8  30420040   ANDI V0, V0, 64
9D0302AC  1040FFFD   BEQ V0, ZERO, 0x9D0302A4
9D0302B0  00000000   NOP
9D0303A8  8E026620   LW V0, 26144(S0)
51:                  		//wait_ms(100);
52:                  		hw_sleep();
9D0302B4  0F4090EA   JAL hw_sleep
9D0302B8  00000000   NOP
9D0303B8  0F4090EA   JAL hw_sleep
53:                  		//wait_ms(30);
54:                  		while (K_PWR==0);
9D0302BC  8E026620   LW V0, 26144(S0)
9D0302C0  30420040   ANDI V0, V0, 64
9D0302C4  1040FFFD   BEQ V0, ZERO, .LVL0
9D0302C8  8FBF0014   LW RA, 20(SP)
9D0303C0  8E026620   LW V0, 26144(S0)
9D0303C4  30420040   ANDI V0, V0, 64
9D0303C8  1040FFFD   BEQ V0, ZERO, .LVL2
9D0303CC  00000000   NOP
55:                  		//wait_ms(300);
56:                  		}
57:                  }
9D0302CC  8FB00010   LW S0, 16(SP)
9D0302D0  03E00008   JR RA
9D0302D4  27BD0018   ADDIU SP, SP, 24
58:                  
59:                  uint32_t millis(void)
60:                  {
61:                      return ticks;
9D0302D8  8F8281D0   LW V0, -32304(GP)
62:                  }
9D0302DC  03E00008   JR RA
9D0302E0  00000000   NOP
63:                  
64:                  
65:                  //************************************************************************
66:                  //some hardware stuff
67:                  
68:                  
69:                  //B_BDG003
70:                  void __ISR(_TIMER_5_VECTOR, IPL6AUTO) Timer5Handler(void)
71:                  {
9D0302E4  415DE800   RDPGPR SP, SP
9D0302E8  401B7000   MFC0 K1, EPC
9D0302EC  401A6002   MFC0 K0, SRSCtl
9D0302F0  27BDFF88   ADDIU SP, SP, -120
9D0302F4  AFBB0074   SW K1, 116(SP)
9D0302F8  401B6000   MFC0 K1, Status
9D0302FC  AFBA006C   SW K0, 108(SP)
9D030300  AFBB0070   SW K1, 112(SP)
9D030304  7C1B7844   INS K1, ZERO, 1, 15
9D030308  377B1800   ORI K1, K1, 6144
9D03030C  409B6000   MTC0 K1, Status
9D030310  AFA3001C   SW V1, 28(SP)
9D030314  AFA20018   SW V0, 24(SP)
9D030318  8FA3006C   LW V1, 108(SP)
9D03031C  3063000F   ANDI V1, V1, 15
9D030320  14600012   BNE V1, ZERO, 0x9D03036C
9D030324  00000000   NOP
9D030328  AFBF005C   SW RA, 92(SP)
9D03032C  AFB90058   SW T9, 88(SP)
9D030330  AFB80054   SW T8, 84(SP)
9D030334  AFB00050   SW S0, 80(SP)
9D030338  AFAF004C   SW T7, 76(SP)
9D03033C  AFAE0048   SW T6, 72(SP)
9D030340  AFAD0044   SW T5, 68(SP)
9D030344  AFAC0040   SW T4, 64(SP)
9D030348  AFAB003C   SW T3, 60(SP)
9D03034C  AFAA0038   SW T2, 56(SP)
9D030350  AFA90034   SW T1, 52(SP)
9D030354  AFA80030   SW T0, 48(SP)
9D030358  AFA7002C   SW A3, 44(SP)
9D03035C  AFA60028   SW A2, 40(SP)
9D030360  AFA50024   SW A1, 36(SP)
9D030364  AFA40020   SW A0, 32(SP)
9D030368  AFA10014   SW AT, 20(SP)
9D03036C  00001012   MFLO V0
9D030370  AFA20064   SW V0, 100(SP)
9D030374  00001810   MFHI V1
9D030378  AFA30060   SW V1, 96(SP)
72:                      //uint8_t key_temp;
73:                      IFS0bits.T5IF = 0;
9D03037C  3C10BF88   LUI S0, -16504
9D030380  8E021030   LW V0, 4144(S0)
9D030388  7C02C604   INS V0, ZERO, 24, 1
9D03038C  AE021030   SW V0, 4144(S0)
74:                  	//disp_tasks();
75:                      fast_nes_input(false);
9D030384  00002021   ADDU A0, ZERO, ZERO
9D030390  0F4092C2   JAL fast_nes_input
9D030394  00000000   NOP
76:                  	loop_badge();
77:                  //    if (handle_display)
78:                  //		tft_disp_buffer_refresh_part((uint8_t *)(disp_buffer),(uint8_t *)color_buffer);
79:                  //    key_temp = keyb_tasks();
80:                  //    if (key_temp>0)
81:                  //		key_buffer[key_buffer_ptr++] = key_temp;
82:                  }
9D0303D0  8FA20064   LW V0, 100(SP)
9D0303D4  00400013   MTLO V0
9D0303D8  8FA30060   LW V1, 96(SP)
9D0303DC  00600011   MTHI V1
9D0303E0  8FA2006C   LW V0, 108(SP)
9D0303E4  3042000F   ANDI V0, V0, 15
9D0303E8  14400014   BNE V0, ZERO, 0x9D03043C
9D0303EC  00000000   NOP
9D0303F0  8FBF005C   LW RA, 92(SP)
9D0303F4  8FB90058   LW T9, 88(SP)
9D0303F8  8FB80054   LW T8, 84(SP)
9D0303FC  8FB00050   LW S0, 80(SP)
9D030400  8FAF004C   LW T7, 76(SP)
9D030404  8FAE0048   LW T6, 72(SP)
9D030408  8FAD0044   LW T5, 68(SP)
9D03040C  8FAC0040   LW T4, 64(SP)
9D030410  8FAB003C   LW T3, 60(SP)
9D030414  8FAA0038   LW T2, 56(SP)
9D030418  8FA90034   LW T1, 52(SP)
9D03041C  8FA80030   LW T0, 48(SP)
9D030420  8FA7002C   LW A3, 44(SP)
9D030424  8FA60028   LW A2, 40(SP)
9D030428  8FA50024   LW A1, 36(SP)
9D03042C  8FA40020   LW A0, 32(SP)
9D030430  8FA3001C   LW V1, 28(SP)
9D030434  8FA20018   LW V0, 24(SP)
9D030438  8FA10014   LW AT, 20(SP)
9D03043C  41606000   DI ZERO
9D030440  000000C0   EHB
9D030444  8FBA0074   LW K0, 116(SP)
9D030448  8FBB0070   LW K1, 112(SP)
9D03044C  409A7000   MTC0 K0, EPC
9D030450  8FBA006C   LW K0, 108(SP)
9D030454  27BD0078   ADDIU SP, SP, 120
9D030458  409A6002   MTC0 K0, SRSCtl
9D03045C  41DDE800   WRPGPR SP, SP
9D030460  409B6000   MTC0 K1, Status
9D030464  42000018   ERET
83:                  
84:                  extern volatile int nofrendo_ticks;
85:                  
86:                  void __ISR(_TIMER_1_VECTOR, IPL4AUTO) Timer1Handler(void)
87:                  	{
9D030468  415DE800   RDPGPR SP, SP
9D03046C  401B7000   MFC0 K1, EPC
9D030470  401A6002   MFC0 K0, SRSCtl
9D030474  27BDFFE8   ADDIU SP, SP, -24
9D030478  AFBB0014   SW K1, 20(SP)
9D03047C  401B6000   MFC0 K1, Status
9D030480  AFBA000C   SW K0, 12(SP)
9D030484  AFBB0010   SW K1, 16(SP)
9D030488  7C1B7844   INS K1, ZERO, 1, 15
9D03048C  377B1000   ORI K1, K1, 4096
9D030490  409B6000   MTC0 K1, Status
9D030494  AFA30004   SW V1, 4(SP)
9D030498  AFA20000   SW V0, 0(SP)
88:                      IFS0bits.T1IF = 0;
9D03049C  3C02BF88   LUI V0, -16504
9D0304A0  8C431030   LW V1, 4144(V0)
9D0304A4  7C032104   INS V1, ZERO, 4, 1
9D0304A8  AC431030   SW V1, 4144(V0)
89:                      ++ticks;
9D0304AC  8F8281D0   LW V0, -32304(GP)
9D0304B0  24420001   ADDIU V0, V0, 1
9D0304B4  AF8281D0   SW V0, -32304(GP)
90:                      //if (ticks % 16 == 0)
91:                      //nofrendo_ticks++;
92:                  	}
9D0304B8  8FA2000C   LW V0, 12(SP)
9D0304BC  3042000F   ANDI V0, V0, 15
9D0304C0  14400003   BNE V0, ZERO, 0x9D0304D0
9D0304C4  00000000   NOP
9D0304C8  8FA30004   LW V1, 4(SP)
9D0304CC  8FA20000   LW V0, 0(SP)
9D0304D0  41606000   DI ZERO
9D0304D4  000000C0   EHB
9D0304D8  8FBA0014   LW K0, 20(SP)
9D0304DC  8FBB0010   LW K1, 16(SP)
9D0304E0  409A7000   MTC0 K0, EPC
9D0304E4  8FBA000C   LW K0, 12(SP)
9D0304E8  27BD0018   ADDIU SP, SP, 24
9D0304EC  409A6002   MTC0 K0, SRSCtl
9D0304F0  41DDE800   WRPGPR SP, SP
9D0304F4  409B6000   MTC0 K1, Status
9D0304F8  42000018   ERET
93:                  void __ISR(_EXTERNAL_2_VECTOR, IPL4AUTO) Int2Handler(void)
94:                  	{
9D0304FC  415DE800   RDPGPR SP, SP
9D030500  401B7000   MFC0 K1, EPC
9D030504  401A6002   MFC0 K0, SRSCtl
9D030508  27BDFFE8   ADDIU SP, SP, -24
9D03050C  AFBB0014   SW K1, 20(SP)
9D030510  401B6000   MFC0 K1, Status
9D030514  AFBA000C   SW K0, 12(SP)
9D030518  AFBB0010   SW K1, 16(SP)
9D03051C  7C1B7844   INS K1, ZERO, 1, 15
9D030520  377B1000   ORI K1, K1, 4096
9D030524  409B6000   MTC0 K1, Status
9D030528  AFA30004   SW V1, 4(SP)
9D03052C  AFA20000   SW V0, 0(SP)
95:                  	IEC0bits.INT2IE = 0;
9D030530  3C02BF88   LUI V0, -16504
9D030534  8C431060   LW V1, 4192(V0)
9D030538  7C036B44   INS V1, ZERO, 13, 1
9D03053C  AC431060   SW V1, 4192(V0)
96:                  	}
9D030540  8FA2000C   LW V0, 12(SP)
9D030544  3042000F   ANDI V0, V0, 15
9D030548  14400003   BNE V0, ZERO, 0x9D030558
9D03054C  00000000   NOP
9D030550  8FA30004   LW V1, 4(SP)
9D030554  8FA20000   LW V0, 0(SP)
9D030558  41606000   DI ZERO
9D03055C  000000C0   EHB
9D030560  8FBA0014   LW K0, 20(SP)
9D030564  8FBB0010   LW K1, 16(SP)
9D030568  409A7000   MTC0 K0, EPC
9D03056C  8FBA000C   LW K0, 12(SP)
9D030570  27BD0018   ADDIU SP, SP, 24
9D030574  409A6002   MTC0 K0, SRSCtl
9D030578  41DDE800   WRPGPR SP, SP
9D03057C  409B6000   MTC0 K1, Status
9D030580  42000018   ERET
---  /Users/bamboo/Applications/Bamboo-agent/build/bamboo-agent1/xml-data/build-dir/XC32-TBC-TY/builddir/pic32m-source/src48x/gcc/libgcc/libgcc2.c
9D02D3A4  00C04021   ADDU T0, A2, ZERO
9D02DC64  00C04021   ADDU T0, A2, ZERO
9D02D3A8  00804821   ADDU T1, A0, ZERO
9D02DC68  00801021   ADDU V0, A0, ZERO
9D02D3AC  14E0003B   BNE A3, ZERO, 0x9D02D49C
9D02D3B0  00A01821   ADDU V1, A1, ZERO
9D02DC6C  14E0003F   BNE A3, ZERO, 0x9D02DD6C
9D02DC70  00A04821   ADDU T1, A1, ZERO
9D02D3B4  00A6102B   SLTU V0, A1, A2
9D02D3B8  10400048   BEQ V0, ZERO, 0x9D02D4DC
9D02D3BC  70C21020   CLZ V0, A2
9D02DC74  00A6182B   SLTU V1, A1, A2
9D02DC78  10600047   BEQ V1, ZERO, 0x9D02DD98
9D02DC7C  70C31820   CLZ V1, A2
9D02D3C0  50400008   BEQL V0, ZERO, 0x9D02D3E4
9D02D3C4  00083402   SRL A2, T0, 16
9D02DC80  50600008   BEQL V1, ZERO, 0x9D02DCA4
9D02DC84  00081C02   SRL V1, T0, 16
9D02D3D4  00464004   SLLV T0, A2, V0
9D02DC94  00664004   SLLV T0, A2, V1
9D02D3C8  00021823   SUBU V1, ZERO, V0
9D02D3CC  00452804   SLLV A1, A1, V0
9D02D3D0  00641806   SRLV V1, A0, V1
9D02D3D8  00651825   OR V1, V1, A1
9D02DC88  00034823   SUBU T1, ZERO, V1
9D02DC8C  00652804   SLLV A1, A1, V1
9D02DC90  01244806   SRLV T1, A0, T1
9D02DC98  01254825   OR T1, T1, A1
9D02D3DC  00444804   SLLV T1, A0, V0
9D02DC9C  00641004   SLLV V0, A0, V1
9D02D3E0  00083402   SRL A2, T0, 16
9D02D3E4  0066001B   DIVU V1, A2
9D02D3E8  00C001F4   TEQ A2, ZERO
9D02D3EC  00002010   MFHI A0
9D02D3F0  00005812   MFLO T3
9D02D3F4  310CFFFF   ANDI T4, T0, -1
9D02D3F8  00095402   SRL T2, T1, 16
9D02D3FC  716C5802   MUL T3, T3, T4
9D02D400  00042400   SLL A0, A0, 16
9D02D404  008A5025   OR T2, A0, T2
9D02D408  014B682B   SLTU T5, T2, T3
9D02D40C  0066001B   DIVU V1, A2
9D02D410  00C001F4   TEQ A2, ZERO
9D02D414  51A00009   BEQL T5, ZERO, 0x9D02D43C
9D02D418  014B5023   SUBU T2, T2, T3
9D02D41C  01485021   ADDU T2, T2, T0
9D02D420  0148182B   SLTU V1, T2, T0
9D02D424  54600005   BNEL V1, ZERO, 0x9D02D43C
9D02D428  014B5023   SUBU T2, T2, T3
9D02D42C  014B202B   SLTU A0, T2, T3
9D02D430  01481821   ADDU V1, T2, T0
9D02D434  0064500B   MOVN T2, V1, A0
9D02D438  014B5023   SUBU T2, T2, T3
9D02D43C  3123FFFF   ANDI V1, T1, -1
9D02D440  0146001B   DIVU T2, A2
9D02D444  00C001F4   TEQ A2, ZERO
9D02D448  00004810   MFHI T1
9D02D44C  00002012   MFLO A0
9D02D450  708C2002   MUL A0, A0, T4
9D02D454  00094C00   SLL T1, T1, 16
9D02D458  01234825   OR T1, T1, V1
9D02D45C  0124182B   SLTU V1, T1, A0
9D02D460  0146001B   DIVU T2, A2
9D02D464  00C001F4   TEQ A2, ZERO
9D02D468  50600009   BEQL V1, ZERO, .LBE15
9D02D46C  01244823   SUBU T1, T1, A0
9D02D470  01284821   ADDU T1, T1, T0
9D02D474  0128182B   SLTU V1, T1, T0
9D02D478  54600005   BNEL V1, ZERO, .LBE15
9D02D47C  01244823   SUBU T1, T1, A0
9D02D480  0124182B   SLTU V1, T1, A0
9D02D484  01284021   ADDU T0, T1, T0
9D02D488  0103480B   MOVN T1, T0, V1
9D02D48C  01244823   SUBU T1, T1, A0
9D02DCA0  00081C02   SRL V1, T0, 16
9D02DCA4  0123001B   DIVU T1, V1
9D02DCA8  006001F4   TEQ V1, ZERO
9D02DCAC  00006010   MFHI T4
9D02DCB0  00005812   MFLO T3
9D02DCB4  310AFFFF   ANDI T2, T0, -1
9D02DCB8  00022402   SRL A0, V0, 16
9D02DCBC  00003012   MFLO A2
9D02DCC0  716A3802   MUL A3, T3, T2
9D02DCC4  000C6400   SLL T4, T4, 16
9D02DCC8  01842025   OR A0, T4, A0
9D02DCCC  0087602B   SLTU T4, A0, A3
9D02DCD0  0123001B   DIVU T1, V1
9D02DCD4  006001F4   TEQ V1, ZERO
9D02DCD8  1180000B   BEQ T4, ZERO, 0x9D02DD08
9D02DCDC  00872823   SUBU A1, A0, A3
9D02DCE0  00882021   ADDU A0, A0, T0
9D02DCE4  0088282B   SLTU A1, A0, T0
9D02DCE8  14A00006   BNE A1, ZERO, 0x9D02DD04
9D02DCEC  2566FFFF   ADDIU A2, T3, -1
9D02DCF0  0087282B   SLTU A1, A0, A3
9D02DCF4  10A00004   BEQ A1, ZERO, 0x9D02DD08
9D02DCF8  00872823   SUBU A1, A0, A3
9D02DCFC  2566FFFE   ADDIU A2, T3, -2
9D02DD00  00882021   ADDU A0, A0, T0
9D02DD04  00872823   SUBU A1, A0, A3
9D02DD08  3042FFFF   ANDI V0, V0, -1
9D02DD0C  00A3001B   DIVU A1, V1
9D02DD10  006001F4   TEQ V1, ZERO
9D02DD14  00004810   MFHI T1
9D02DD18  00003812   MFLO A3
9D02DD1C  00002012   MFLO A0
9D02DD20  70EA5002   MUL T2, A3, T2
9D02DD24  00094C00   SLL T1, T1, 16
9D02DD28  01221025   OR V0, T1, V0
9D02DD2C  004A482B   SLTU T1, V0, T2
9D02DD30  00A3001B   DIVU A1, V1
9D02DD34  006001F4   TEQ V1, ZERO
9D02DD38  51200009   BEQL T1, ZERO, 0x9D02DD60
9D02DD3C  00061400   SLL V0, A2, 16
9D02DD40  00481021   ADDU V0, V0, T0
9D02DD44  0048402B   SLTU T0, V0, T0
9D02DD48  15000004   BNE T0, ZERO, 0x9D02DD5C
9D02DD4C  24E4FFFF   ADDIU A0, A3, -1
9D02DD50  004A502B   SLTU T2, V0, T2
9D02DD54  24E7FFFE   ADDIU A3, A3, -2
9D02DD58  00EA200B   MOVN A0, A3, T2
9D02DD5C  00061400   SLL V0, A2, 16
9D02DD60  00821025   OR V0, A0, V0
9D02DD64  03E00008   JR RA
9D02DD68  00001821   ADDU V1, ZERO, ZERO
9D02D4DC  14C00006   BNE A2, ZERO, 0x9D02D4F8
9D02D4E0  71021020   CLZ V0, T0
9D02DD98  14C00006   BNE A2, ZERO, 0x9D02DDB4
9D02DD9C  71031820   CLZ V1, T0
9D02D4E4  24020001   ADDIU V0, ZERO, 1
9D02D4E8  0046001B   DIVU V0, A2
9D02D4EC  00C001F4   TEQ A2, ZERO
9D02D4F0  00004012   MFLO T0
9D02DDA0  24030001   ADDIU V1, ZERO, 1
9D02DDA4  0066001B   DIVU V1, A2
9D02DDA8  00C001F4   TEQ A2, ZERO
9D02DDAC  00004012   MFLO T0
9D02D4F4  71021020   CLZ V0, T0
9D02DDB0  71031820   CLZ V1, T0
9D02D4F8  5440007D   BNEL V0, ZERO, 0x9D02D6F0
9D02D4FC  00484004   SLLV T0, T0, V0
9D02DDB4  5460007B   BNEL V1, ZERO, 0x9D02DFA4
9D02DDB8  00684004   SLLV T0, T0, V1
9D02D500  00A82823   SUBU A1, A1, T0
9D02D504  00081C02   SRL V1, T0, 16
9D02D508  3107FFFF   ANDI A3, T0, -1
9D02DDBC  00A82023   SUBU A0, A1, T0
9D02DDC0  00083C02   SRL A3, T0, 16
9D02DDC4  310BFFFF   ANDI T3, T0, -1
9D02DDC8  24030001   ADDIU V1, ZERO, 1
9D02D6F0  24090020   ADDIU T1, ZERO, 32
9D02D6F4  01224823   SUBU T1, T1, V0
9D02DFA4  24020020   ADDIU V0, ZERO, 32
9D02DFA8  00431023   SUBU V0, V0, V1
9D02D6F8  01255006   SRLV T2, A1, T1
9D02DFAC  00454806   SRLV T1, A1, V0
9D02D714  00452804   SLLV A1, A1, V0
9D02D718  01244806   SRLV T1, A0, T1
9D02D71C  01252825   OR A1, T1, A1
9D02DFC8  00652804   SLLV A1, A1, V1
9D02DFCC  00441006   SRLV V0, A0, V0
9D02DFD0  00452825   OR A1, V0, A1
9D02D724  00444804   SLLV T1, A0, V0
9D02DFD8  00641004   SLLV V0, A0, V1
9D02D6FC  00081C02   SRL V1, T0, 16
9D02D700  0143001B   DIVU T2, V1
9D02D704  006001F4   TEQ V1, ZERO
9D02D708  00003010   MFHI A2
9D02D70C  00005812   MFLO T3
9D02D710  3107FFFF   ANDI A3, T0, -1
9D02D720  00056402   SRL T4, A1, 16
9D02D728  71675802   MUL T3, T3, A3
9D02D72C  00063400   SLL A2, A2, 16
9D02D730  01863025   OR A2, T4, A2
9D02D734  00CB202B   SLTU A0, A2, T3
9D02D738  0143001B   DIVU T2, V1
9D02D73C  006001F4   TEQ V1, ZERO
9D02D740  50800006   BEQL A0, ZERO, 0x9D02D75C
9D02D744  00CB3023   SUBU A2, A2, T3
9D02D748  00C83021   ADDU A2, A2, T0
9D02D74C  00C8202B   SLTU A0, A2, T0
9D02D750  10800024   BEQ A0, ZERO, 0x9D02D7E4
9D02D754  00CB502B   SLTU T2, A2, T3
9D02D758  00CB3023   SUBU A2, A2, T3
9D02D75C  30AAFFFF   ANDI T2, A1, -1
9D02D760  00C3001B   DIVU A2, V1
9D02D764  006001F4   TEQ V1, ZERO
9D02D768  00002010   MFHI A0
9D02D76C  00002812   MFLO A1
9D02D770  70A72802   MUL A1, A1, A3
9D02D774  00042400   SLL A0, A0, 16
9D02D778  008A2025   OR A0, A0, T2
9D02D77C  0085502B   SLTU T2, A0, A1
9D02D780  00C3001B   DIVU A2, V1
9D02D784  006001F4   TEQ V1, ZERO
9D02D788  5140FF60   BEQL T2, ZERO, .LBB17
9D02D78C  00852823   SUBU A1, A0, A1
9D02D790  00882021   ADDU A0, A0, T0
9D02D794  0088302B   SLTU A2, A0, T0
9D02D798  54C0FF5C   BNEL A2, ZERO, .LBB17
9D02D79C  00852823   SUBU A1, A0, A1
9D02D7A0  0085502B   SLTU T2, A0, A1
9D02D7A4  00883021   ADDU A2, A0, T0
9D02D7A8  00CA200B   MOVN A0, A2, T2
9D02D7AC  0B40B543   J .LBB17
9D02D7B0  00852823   SUBU A1, A0, A1
9D02D7E4  00C82021   ADDU A0, A2, T0
9D02D7E8  0B40B5D6   J 0x9D02D758
9D02D7EC  008A300B   MOVN A2, A0, T2
9D02DFB0  00083C02   SRL A3, T0, 16
9D02DFB4  0127001B   DIVU T1, A3
9D02DFB8  00E001F4   TEQ A3, ZERO
9D02DFBC  00003010   MFHI A2
9D02DFC0  00006012   MFLO T4
9D02DFC4  310BFFFF   ANDI T3, T0, -1
9D02DFD4  00056C02   SRL T5, A1, 16
9D02DFDC  00001812   MFLO V1
9D02DFE0  718B5002   MUL T2, T4, T3
9D02DFE4  00063400   SLL A2, A2, 16
9D02DFE8  01A63025   OR A2, T5, A2
9D02DFEC  00CA202B   SLTU A0, A2, T2
9D02DFF0  0127001B   DIVU T1, A3
9D02DFF4  00E001F4   TEQ A3, ZERO
9D02DFF8  5080000B   BEQL A0, ZERO, 0x9D02E028
9D02DFFC  00CA3023   SUBU A2, A2, T2
9D02E000  00C83021   ADDU A2, A2, T0
9D02E004  00C8202B   SLTU A0, A2, T0
9D02E008  14800006   BNE A0, ZERO, 0x9D02E024
9D02E00C  2583FFFF   ADDIU V1, T4, -1
9D02E010  00CA202B   SLTU A0, A2, T2
9D02E014  50800004   BEQL A0, ZERO, 0x9D02E028
9D02E018  00CA3023   SUBU A2, A2, T2
9D02E01C  2583FFFE   ADDIU V1, T4, -2
9D02E020  00C83021   ADDU A2, A2, T0
9D02E024  00CA3023   SUBU A2, A2, T2
9D02E028  30ACFFFF   ANDI T4, A1, -1
9D02E02C  00C7001B   DIVU A2, A3
9D02E030  00E001F4   TEQ A3, ZERO
9D02E034  00002010   MFHI A0
9D02E038  00005012   MFLO T2
9D02E03C  00004812   MFLO T1
9D02E040  714B2802   MUL A1, T2, T3
9D02E044  00042400   SLL A0, A0, 16
9D02E048  008C2025   OR A0, A0, T4
9D02E04C  0085602B   SLTU T4, A0, A1
9D02E050  00C7001B   DIVU A2, A3
9D02E054  00E001F4   TEQ A3, ZERO
9D02E058  5180000B   BEQL T4, ZERO, 0x9D02E088
9D02E05C  00031C00   SLL V1, V1, 16
9D02E060  00882021   ADDU A0, A0, T0
9D02E064  0088302B   SLTU A2, A0, T0
9D02E068  14C00006   BNE A2, ZERO, 0x9D02E084
9D02E06C  2549FFFF   ADDIU T1, T2, -1
9D02E070  0085302B   SLTU A2, A0, A1
9D02E074  50C00004   BEQL A2, ZERO, 0x9D02E088
9D02E078  00031C00   SLL V1, V1, 16
9D02E07C  2549FFFE   ADDIU T1, T2, -2
9D02E080  00882021   ADDU A0, A0, T0
9D02E084  00031C00   SLL V1, V1, 16
9D02E088  00852023   SUBU A0, A0, A1
9D02E08C  0B40B773   J .LBB16
9D02E090  01231825   OR V1, T1, V1
9D02D50C  00092402   SRL A0, T1, 16
9D02D510  00A3001B   DIVU A1, V1
9D02D514  006001F4   TEQ V1, ZERO
9D02D518  00005010   MFHI T2
9D02D51C  00003012   MFLO A2
9D02D520  70C73002   MUL A2, A2, A3
9D02D524  000A5400   SLL T2, T2, 16
9D02D528  01442025   OR A0, T2, A0
9D02D52C  0086502B   SLTU T2, A0, A2
9D02D530  00A3001B   DIVU A1, V1
9D02D534  006001F4   TEQ V1, ZERO
9D02D538  51400009   BEQL T2, ZERO, 0x9D02D560
9D02D53C  00862023   SUBU A0, A0, A2
9D02D540  00882021   ADDU A0, A0, T0
9D02D544  0088282B   SLTU A1, A0, T0
9D02D548  54A00005   BNEL A1, ZERO, 0x9D02D560
9D02D54C  00862023   SUBU A0, A0, A2
9D02D550  0086502B   SLTU T2, A0, A2
9D02D554  00882821   ADDU A1, A0, T0
9D02D558  00AA200B   MOVN A0, A1, T2
9D02D55C  00862023   SUBU A0, A0, A2
9D02D560  3126FFFF   ANDI A2, T1, -1
9D02D564  0083001B   DIVU A0, V1
9D02D568  006001F4   TEQ V1, ZERO
9D02D56C  00004810   MFHI T1
9D02D570  00002812   MFLO A1
9D02D574  70A72802   MUL A1, A1, A3
9D02D578  00094C00   SLL T1, T1, 16
9D02D57C  01264825   OR T1, T1, A2
9D02D580  0125302B   SLTU A2, T1, A1
9D02D584  0083001B   DIVU A0, V1
9D02D588  006001F4   TEQ V1, ZERO
9D02D58C  50C00009   BEQL A2, ZERO, .LBE17
9D02D590  01254823   SUBU T1, T1, A1
9D02D594  01284821   ADDU T1, T1, T0
9D02D598  0128182B   SLTU V1, T1, T0
9D02D59C  54600005   BNEL V1, ZERO, .LBE17
9D02D5A0  01254823   SUBU T1, T1, A1
9D02D5A4  0125182B   SLTU V1, T1, A1
9D02D5A8  01284021   ADDU T0, T1, T0
9D02D5AC  0103480B   MOVN T1, T0, V1
9D02D5B0  01254823   SUBU T1, T1, A1
9D02DDCC  00023402   SRL A2, V0, 16
9D02DDD0  0087001B   DIVU A0, A3
9D02DDD4  00E001F4   TEQ A3, ZERO
9D02DDD8  00006810   MFHI T5
9D02DDDC  00006012   MFLO T4
9D02DDE0  00004812   MFLO T1
9D02DDE4  718B5002   MUL T2, T4, T3
9D02DDE8  000D6C00   SLL T5, T5, 16
9D02DDEC  01A63025   OR A2, T5, A2
9D02DDF0  00CA682B   SLTU T5, A2, T2
9D02DDF4  0087001B   DIVU A0, A3
9D02DDF8  00E001F4   TEQ A3, ZERO
9D02DDFC  11A00009   BEQ T5, ZERO, 0x9D02DE24
9D02DE00  00CA2823   SUBU A1, A2, T2
9D02DE04  00C83021   ADDU A2, A2, T0
9D02DE08  00C8202B   SLTU A0, A2, T0
9D02DE0C  14800004   BNE A0, ZERO, 0x9D02DE20
9D02DE10  2589FFFF   ADDIU T1, T4, -1
9D02DE14  00CA202B   SLTU A0, A2, T2
9D02DE18  548000A6   BNEL A0, ZERO, 0x9D02E0B4
9D02DE1C  2589FFFE   ADDIU T1, T4, -2
9D02DE20  00CA2823   SUBU A1, A2, T2
9D02DE24  3042FFFF   ANDI V0, V0, -1
9D02DE28  00A7001B   DIVU A1, A3
9D02DE2C  00E001F4   TEQ A3, ZERO
9D02DE30  00005010   MFHI T2
9D02DE34  00003012   MFLO A2
9D02DE38  00002012   MFLO A0
9D02DE3C  70CB5802   MUL T3, A2, T3
9D02DE40  000A5400   SLL T2, T2, 16
9D02DE44  01421025   OR V0, T2, V0
9D02DE48  004B502B   SLTU T2, V0, T3
9D02DE4C  00A7001B   DIVU A1, A3
9D02DE50  00E001F4   TEQ A3, ZERO
9D02DE54  51400009   BEQL T2, ZERO, .LBE16
9D02DE58  00091400   SLL V0, T1, 16
9D02DE5C  00481021   ADDU V0, V0, T0
9D02DE60  0048402B   SLTU T0, V0, T0
9D02DE64  15000004   BNE T0, ZERO, 0x9D02DE78
9D02DE68  24C4FFFF   ADDIU A0, A2, -1
9D02DE6C  004B582B   SLTU T3, V0, T3
9D02DE70  24C6FFFE   ADDIU A2, A2, -2
9D02DE74  00CB200B   MOVN A0, A2, T3
9D02DE78  00091400   SLL V0, T1, 16
9D02DE7C  03E00008   JR RA
9D02DE80  00821025   OR V0, A0, V0
9D02E0B4  0B40B788   J 0x9D02DE20
9D02D490  00491006   SRLV V0, T1, V0
9D02D5B4  00491006   SRLV V0, T1, V0
9D02D494  03E00008   JR RA
9D02D498  00001821   ADDU V1, ZERO, ZERO
9D02D5B8  03E00008   JR RA
9D02D5BC  00001821   ADDU V1, ZERO, ZERO
9D02D49C  00A7102B   SLTU V0, A1, A3
9D02D4A0  14400047   BNE V0, ZERO, 0x9D02D5C0
9D02D4A4  70EA5020   CLZ T2, A3
9D02DD6C  00A7102B   SLTU V0, A1, A3
9D02DD70  14400044   BNE V0, ZERO, 0x9D02DE84
9D02DD74  70E84020   CLZ T0, A3
9D02DE84  00001821   ADDU V1, ZERO, ZERO
9D02DE88  03E00008   JR RA
9D02DE8C  00001021   ADDU V0, ZERO, ZERO
9D02D5C0  00801021   ADDU V0, A0, ZERO
9D02D5C4  03E00008   JR RA
9D02D5C8  00A01821   ADDU V1, A1, ZERO
9D02D4A8  15400048   BNE T2, ZERO, 0x9D02D5CC
9D02D4AC  240B0020   ADDIU T3, ZERO, 32
9D02DD78  55000045   BNEL T0, ZERO, 0x9D02DE90
9D02DD7C  24020020   ADDIU V0, ZERO, 32
9D02D4B0  00E5102B   SLTU V0, A3, A1
9D02D4B4  14400005   BNE V0, ZERO, 0x9D02D4CC
9D02D4B8  00861023   SUBU V0, A0, A2
9D02D4BC  0086402B   SLTU T0, A0, A2
9D02D4C0  15000089   BNE T0, ZERO, 0x9D02D6E8
9D02D4C4  00801021   ADDU V0, A0, ZERO
9D02DD80  00E5282B   SLTU A1, A3, A1
9D02DD84  14A000C8   BNE A1, ZERO, 0x9D02E0A8
9D02DD88  0086302B   SLTU A2, A0, A2
9D02DD8C  38C20001   XORI V0, A2, 1
9D02DD90  03E00008   JR RA
9D02DD94  00001821   ADDU V1, ZERO, ZERO
9D02E0A8  00001821   ADDU V1, ZERO, ZERO
9D02D4C8  00861023   SUBU V0, A0, A2
9D02D4CC  00A72823   SUBU A1, A1, A3
9D02D4D0  0082202B   SLTU A0, A0, V0
9D02D4D4  03E00008   JR RA
9D02D4D8  00A41823   SUBU V1, A1, A0
9D02D5CC  016A5823   SUBU T3, T3, T2
9D02DE90  00481023   SUBU V0, V0, T0
9D02D5D0  01473804   SLLV A3, A3, T2
9D02D5D4  01661006   SRLV V0, A2, T3
9D02D5D8  00473825   OR A3, V0, A3
9D02DE94  01073804   SLLV A3, A3, T0
9D02DE98  00461806   SRLV V1, A2, V0
9D02DE9C  00673825   OR A3, V1, A3
9D02D608  01463004   SLLV A2, A2, T2
9D02D5DC  01656806   SRLV T5, A1, T3
9D02DEA0  00455006   SRLV T2, A1, V0
9D02D5F8  01452804   SLLV A1, A1, T2
9D02D5FC  01641006   SRLV V0, A0, T3
9D02D600  00451025   OR V0, V0, A1
9D02DEBC  01052804   SLLV A1, A1, T0
9D02DEC0  00441006   SRLV V0, A0, V0
9D02DEC4  00452825   OR A1, V0, A1
9D02D5E0  00074C02   SRL T1, A3, 16
9D02D5E4  01A9001B   DIVU T5, T1
9D02D5E8  012001F4   TEQ T1, ZERO
9D02D5EC  00006010   MFHI T4
9D02D5F0  00001812   MFLO V1
9D02D5F4  30EEFFFF   ANDI T6, A3, -1
9D02D604  00022C02   SRL A1, V0, 16
9D02D60C  00004012   MFLO T0
9D02D610  706E7802   MUL T7, V1, T6
9D02D614  000C6400   SLL T4, T4, 16
9D02D618  01856025   OR T4, T4, A1
9D02D61C  018F282B   SLTU A1, T4, T7
9D02D620  01A9001B   DIVU T5, T1
9D02D624  012001F4   TEQ T1, ZERO
9D02D628  10A0000A   BEQ A1, ZERO, 0x9D02D654
9D02D62C  01442004   SLLV A0, A0, T2
9D02D630  01876021   ADDU T4, T4, A3
9D02D634  0187282B   SLTU A1, T4, A3
9D02D638  14A00006   BNE A1, ZERO, 0x9D02D654
9D02D63C  2468FFFF   ADDIU T0, V1, -1
9D02D640  018F282B   SLTU A1, T4, T7
9D02D644  50A00004   BEQL A1, ZERO, 0x9D02D658
9D02D648  018F6023   SUBU T4, T4, T7
9D02D64C  2468FFFE   ADDIU T0, V1, -2
9D02D650  01876021   ADDU T4, T4, A3
9D02D654  018F6023   SUBU T4, T4, T7
9D02D658  3042FFFF   ANDI V0, V0, -1
9D02D65C  0189001B   DIVU T4, T1
9D02D660  012001F4   TEQ T1, ZERO
9D02D664  00002810   MFHI A1
9D02D668  00001812   MFLO V1
9D02D66C  00006812   MFLO T5
9D02D670  706E7002   MUL T6, V1, T6
9D02D674  00052C00   SLL A1, A1, 16
9D02D678  00A21025   OR V0, A1, V0
9D02D67C  004E282B   SLTU A1, V0, T6
9D02D680  0189001B   DIVU T4, T1
9D02D684  012001F4   TEQ T1, ZERO
9D02D688  50A00006   BEQL A1, ZERO, 0x9D02D6A4
9D02D68C  00084400   SLL T0, T0, 16
9D02D690  00471021   ADDU V0, V0, A3
9D02D694  0047282B   SLTU A1, V0, A3
9D02D698  10A0004C   BEQ A1, ZERO, .LBE25
9D02D69C  246DFFFF   ADDIU T5, V1, -1
9D02D6A0  00084400   SLL T0, T0, 16
9D02D6A4  01A84025   OR T0, T5, T0
9D02D6A8  004E1023   SUBU V0, V0, T6
9D02D7CC  004E282B   SLTU A1, V0, T6
9D02D7D0  50A0FFB4   BEQL A1, ZERO, 0x9D02D6A4
9D02D7D4  00084400   SLL T0, T0, 16
9D02D7D8  246DFFFE   ADDIU T5, V1, -2
9D02D7DC  0B40B5A8   J 0x9D02D6A0
9D02D7E0  00471021   ADDU V0, V0, A3
9D02DEA4  00071C02   SRL V1, A3, 16
9D02DEA8  0143001B   DIVU T2, V1
9D02DEAC  006001F4   TEQ V1, ZERO
9D02DEB0  00004810   MFHI T1
9D02DEB4  00006812   MFLO T5
9D02DEB8  30EBFFFF   ANDI T3, A3, -1
9D02DEC8  00057402   SRL T6, A1, 16
9D02DECC  00001012   MFLO V0
9D02DED0  71AB6002   MUL T4, T5, T3
9D02DED4  00094C00   SLL T1, T1, 16
9D02DED8  012E4825   OR T1, T1, T6
9D02DEDC  012C702B   SLTU T6, T1, T4
9D02DEE0  0143001B   DIVU T2, V1
9D02DEE4  006001F4   TEQ V1, ZERO
9D02DEE8  11C0000A   BEQ T6, ZERO, 0x9D02DF14
9D02DEEC  01063004   SLLV A2, A2, T0
9D02DEF0  01274821   ADDU T1, T1, A3
9D02DEF4  0127502B   SLTU T2, T1, A3
9D02DEF8  15400006   BNE T2, ZERO, 0x9D02DF14
9D02DEFC  25A2FFFF   ADDIU V0, T5, -1
9D02DF00  012C502B   SLTU T2, T1, T4
9D02DF04  51400004   BEQL T2, ZERO, 0x9D02DF18
9D02DF08  012C4823   SUBU T1, T1, T4
9D02DF0C  25A2FFFE   ADDIU V0, T5, -2
9D02DF10  01274821   ADDU T1, T1, A3
9D02DF14  012C4823   SUBU T1, T1, T4
9D02DF18  30A5FFFF   ANDI A1, A1, -1
9D02DF1C  0123001B   DIVU T1, V1
9D02DF20  006001F4   TEQ V1, ZERO
9D02DF24  00006810   MFHI T5
9D02DF28  00006012   MFLO T4
9D02DF2C  00005012   MFLO T2
9D02DF30  718B5802   MUL T3, T4, T3
9D02DF34  000D6C00   SLL T5, T5, 16
9D02DF38  01A52825   OR A1, T5, A1
9D02DF3C  00AB682B   SLTU T5, A1, T3
9D02DF40  0123001B   DIVU T1, V1
9D02DF44  006001F4   TEQ V1, ZERO
9D02DF48  51A0000B   BEQL T5, ZERO, 0x9D02DF78
9D02DF4C  00021400   SLL V0, V0, 16
9D02DF50  00A72821   ADDU A1, A1, A3
9D02DF54  00A7182B   SLTU V1, A1, A3
9D02DF58  14600006   BNE V1, ZERO, 0x9D02DF74
9D02DF5C  258AFFFF   ADDIU T2, T4, -1
9D02DF60  00AB182B   SLTU V1, A1, T3
9D02DF64  50600004   BEQL V1, ZERO, 0x9D02DF78
9D02DF68  00021400   SLL V0, V0, 16
9D02DF6C  258AFFFE   ADDIU T2, T4, -2
9D02DF70  00A72821   ADDU A1, A1, A3
9D02DF74  00021400   SLL V0, V0, 16
9D02DF78  01421025   OR V0, T2, V0
9D02DF7C  00AB2823   SUBU A1, A1, T3
9D02D6AC  01060019   MULTU 0, T0, A2
9D02D6B0  00004810   MFHI T1
9D02D6C8  00003012   MFLO A2
9D02DF80  00460019   MULTU 0, V0, A2
9D02DF84  00003810   MFHI A3
9D02D6B4  0049182B   SLTU V1, V0, T1
9D02D6B8  1460003E   BNE V1, ZERO, .LBB25
9D02D6BC  00004012   MFLO T0
9D02D6C0  1049004B   BEQ V0, T1, 0x9D02D7F0
9D02D6C4  00491823   SUBU V1, V0, T1
9D02D7F0  0088182B   SLTU V1, A0, T0
9D02DF88  00A7182B   SLTU V1, A1, A3
9D02DF8C  14600044   BNE V1, ZERO, 0x9D02E0A0
9D02DF90  00003012   MFLO A2
9D02DF94  10A7003F   BEQ A1, A3, 0x9D02E094
9D02DF98  01042004   SLLV A0, A0, T0
9D02E094  0086302B   SLTU A2, A0, A2
9D02E098  10C0FFC0   BEQ A2, ZERO, 0x9D02DF9C
9D02E09C  00000000   NOP
9D02DF9C  03E00008   JR RA
9D02DFA0  00001821   ADDU V1, ZERO, ZERO
9D02E0A0  0B40B7E7   J 0x9D02DF9C
9D02E0A4  2442FFFF   ADDIU V0, V0, -1
9D02D7B4  01063023   SUBU A2, T0, A2
9D02D7B8  01271823   SUBU V1, T1, A3
9D02D7BC  0106402B   SLTU T0, T0, A2
9D02D7C0  00681823   SUBU V1, V1, T0
9D02D7C4  0B40B5B3   J .LBB24
9D02D7C8  00431823   SUBU V1, V0, V1
9D02D6CC  00863023   SUBU A2, A0, A2
9D02D6D0  0086202B   SLTU A0, A0, A2
9D02D6D4  00641823   SUBU V1, V1, A0
9D02D6D8  01631004   SLLV V0, V1, T3
9D02D6DC  01463006   SRLV A2, A2, T2
9D02D6E0  00461025   OR V0, V0, A2
9D02D6E4  01431806   SRLV V1, V1, T2
9D02D6E8  03E00008   JR RA
9D02D6EC  00000000   NOP
9D02D6F0  24090020   ADDIU T1, ZERO, 32
9D02D6F4  01224823   SUBU T1, T1, V0
9D02D6F8  01255006   SRLV T2, A1, T1
9D02D6FC  00081C02   SRL V1, T0, 16
9D02D700  0143001B   DIVU T2, V1
9D02D704  006001F4   TEQ V1, ZERO
9D02D708  00003010   MFHI A2
9D02D70C  00005812   MFLO T3
9D02D710  3107FFFF   ANDI A3, T0, -1
9D02D714  00452804   SLLV A1, A1, V0
9D02D718  01244806   SRLV T1, A0, T1
9D02D71C  01252825   OR A1, T1, A1
9D02D720  00056402   SRL T4, A1, 16
9D02D724  00444804   SLLV T1, A0, V0
9D02D728  71675802   MUL T3, T3, A3
9D02D72C  00063400   SLL A2, A2, 16
9D02D730  01863025   OR A2, T4, A2
9D02D734  00CB202B   SLTU A0, A2, T3
9D02D738  0143001B   DIVU T2, V1
9D02D73C  006001F4   TEQ V1, ZERO
9D02D740  50800006   BEQL A0, ZERO, 0x9D02D75C
9D02D744  00CB3023   SUBU A2, A2, T3
9D02D748  00C83021   ADDU A2, A2, T0
9D02D74C  00C8202B   SLTU A0, A2, T0
9D02D750  10800024   BEQ A0, ZERO, 0x9D02D7E4
9D02D754  00CB502B   SLTU T2, A2, T3
9D02D758  00CB3023   SUBU A2, A2, T3
9D02D75C  30AAFFFF   ANDI T2, A1, -1
9D02D760  00C3001B   DIVU A2, V1
9D02D764  006001F4   TEQ V1, ZERO
9D02D768  00002010   MFHI A0
9D02D76C  00002812   MFLO A1
9D02D770  70A72802   MUL A1, A1, A3
9D02D774  00042400   SLL A0, A0, 16
9D02D778  008A2025   OR A0, A0, T2
9D02D77C  0085502B   SLTU T2, A0, A1
9D02D780  00C3001B   DIVU A2, V1
9D02D784  006001F4   TEQ V1, ZERO
9D02D788  5140FF60   BEQL T2, ZERO, .LBB17
9D02D78C  00852823   SUBU A1, A0, A1
9D02D790  00882021   ADDU A0, A0, T0
9D02D794  0088302B   SLTU A2, A0, T0
9D02D798  54C0FF5C   BNEL A2, ZERO, .LBB17
9D02D79C  00852823   SUBU A1, A0, A1
9D02D7A0  0085502B   SLTU T2, A0, A1
9D02D7A4  00883021   ADDU A2, A0, T0
9D02D7A8  00CA200B   MOVN A0, A2, T2
9D02D7AC  0B40B543   J .LBB17
9D02D7B0  00852823   SUBU A1, A0, A1
9D02D7B4  01063023   SUBU A2, T0, A2
9D02D7B8  01271823   SUBU V1, T1, A3
9D02D7BC  0106402B   SLTU T0, T0, A2
9D02D7C0  00681823   SUBU V1, V1, T0
9D02D7C4  0B40B5B3   J .LBB24
9D02D7C8  00431823   SUBU V1, V0, V1
9D02D7CC  004E282B   SLTU A1, V0, T6
9D02D7D0  50A0FFB4   BEQL A1, ZERO, 0x9D02D6A4
9D02D7D4  00084400   SLL T0, T0, 16
9D02D7D8  246DFFFE   ADDIU T5, V1, -2
9D02D7DC  0B40B5A8   J 0x9D02D6A0
9D02D7E0  00471021   ADDU V0, V0, A3
9D02D7E4  00C82021   ADDU A0, A2, T0
9D02D7E8  0B40B5D6   J 0x9D02D758
9D02D7EC  008A300B   MOVN A2, A0, T2
9D02D7F0  0088182B   SLTU V1, A0, T0
9D02D7F4  5460FFF0   BNEL V1, ZERO, 0x9D02D7B8
9D02D7F8  01063023   SUBU A2, T0, A2
9D02D7FC  00003012   MFLO A2
9D02D800  0B40B5B3   J .LBB24
9D02D804  00001821   ADDU V1, ZERO, ZERO
9D02E0AC  03E00008   JR RA
9D02E0B0  24020001   ADDIU V0, ZERO, 1
9D02E0B4  0B40B788   J 0x9D02DE20
9D02E0B8  00C83021   ADDU A2, A2, T0
---  /Applications/microchip/xc32/v2.05/pic32mx/include/lega-c/peripheral/system.h  ---------------------
1:                   /********************************************************************
2:                   
3:                   	System Library Interface Definition
4:                   	
5:                   	Summary:
6:                   		This file contains the interface definition for the System
7:                   		peripheral library.
8:                   		
9:                   	Description:
10:                  		This library provides functions for configuring the peripheral
11:                  		clock, cache settings, and wait states.  For details on the
12:                  		register and bit settings used by these functions, refer to the
13:                  		PIC32 Family Reference Manual.
14:                  
15:                  
16:                   ********************************************************************/
17:                  //DOM-IGNORE-BEGIN
18:                  /********************************************************************
19:                   * FileName:		System.h
20:                   * Dependencies:
21:                   * Processor:		PIC32
22:                   * Hardware:		N/A
23:                   * Assembler:		N/A
24:                   * Linker:		    N/A
25:                   * Company:		    Microchip Technology Inc.
26:                   *
27:                   * Software License Agreement:
28:                   * The software supplied herewith by Microchip Technology Incorporated
29:                   * (the Company) for its PICmicro Microcontroller is intended and
30:                   * supplied to you, the Companys customer, for use solely and
31:                   * exclusively on Microchip PICmicro Microcontroller products. The
32:                   * software is owned by the Company and/or its supplier, and is
33:                   * protected under applicable copyright laws. All rights are reserved.
34:                   * Any use in violation of the foregoing restrictions may subject the
35:                   * user to criminal sanctions under applicable laws, as well as to
36:                   * civil liability for the breach of the terms and conditions of this
37:                   * license.
38:                   *
39:                   * THIS SOFTWARE IS PROVIDED IN AN AS IS CONDITION. NO WARRANTIES,
40:                   * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
41:                   * TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
42:                   * PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,
43:                   * IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
44:                   * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
45:                   *
46:                   * $Id: CoreTimer.h,v 1.2 2006/11/03 15:07:21 C12923 Exp $
47:                   * $Name:  $
48:                   ********************************************************************/
49:                  //DOM-IGNORE-END
50:                   
51:                   
52:                  #ifndef _SYSTEM_HEADER_FILE
53:                  #define _SYSTEM_HEADER_FILE
54:                  
55:                  #include <xc.h>
56:                  #include <peripheral/int.h>
57:                  #include <peripheral/pcache.h>
58:                  #include <peripheral/osc.h>
59:                  #include <peripheral/dma.h>
60:                  #include <peripheral/bmx.h>
61:                  #include <peripheral/lock.h>
62:                  #ifdef __cplusplus
63:                  extern "C"
64:                    {
65:                  #endif
66:                  
67:                  /*
68:                  *  WARNING: All the Peripheral Library (PLIB) functions, including those in this file,
69:                  *  will be removed from future releases of MPLAB XC32 C/C++ Compiler.
70:                  *  Please refer to the MPLAB Harmony Libraries for new projects.  For legacy support,
71:                  *  these PLIB Libraries will be available for download from: www.microchip.com/pic32_peripheral_lib
72:                  */
73:                  #ifndef _SUPPRESS_PLIB_WARNING
74:                    #warning The PLIB functions and macros in this file will be removed from the MPLAB XC32 C/C++ Compiler in future releases
75:                  #endif
76:                  
77:                  
78:                  
79:                  #define FLASH_SPEED_HZ          30000000 //Max Flash speed
80:                  #define PB_BUS_MAX_FREQ_HZ      80000000 //Max Peripheral bus speed
81:                  
82:                  /*********************************************************************
83:                   * SYSTEMConfig Flags
84:                   *********************************************************************/
85:                  #define SYS_CFG_WAIT_STATES     0x00000001 //SYSTEMConfig wait states
86:                  #define SYS_CFG_PB_BUS          0x00000002 //SYSTEMConfig pb bus
87:                  #define SYS_CFG_PCACHE          0x00000004 //SYSTEMConfig cache
88:                  #define SYS_CFG_ALL             0xFFFFFFFF //SYSTEMConfig All
89:                  
90:                  /*********************************************************************
91:                   Function:       
92:                  	unsigned int SYSTEMConfigPB(unsigned int sys_clock)
93:                   
94:                   Description:
95:                  	The function sets the PB divider to the optimum value.
96:                   
97:                   PreCondition:    
98:                  	None
99:                   
100:                  Parameters:           
101:                 	sys_clock - system clock in Hz
102:                  
103:                  Returns:          
104:                 	the PB clock frequency in Hz
105:                  
106:                  Side Effects:
107:                 	The PB clock may be changed
108:                 	
109:                  Overview:	    
110:                 	The function sets the PB divider to the optimum value.
111:                  
112:                  Remarks:            
113:                 	The interrupts are disabled briefly, the DMA is suspended and the system is unlocked while performing the operation.
114:                     Upon return the previous status of the interrupts and the DMA are restored. The system is re-locked.
115:                  
116:                  Example:
117:                 	<code>
118:                 	SYSTEMConfigPB(72000000);
119:                 	</code>
120:                  ********************************************************************/
121:                 extern inline unsigned int __attribute__((always_inline)) SYSTEMConfigPB(unsigned int sys_clock)
122:                 {
123:                     unsigned int pb_div;
124:                     unsigned int pb_clock;
125:                 
126:                     pb_clock = sys_clock;
127:                 
128:                     if(sys_clock > PB_BUS_MAX_FREQ_HZ)
129:                     {
130:                         pb_div=OSC_PB_DIV_2;
131:                         pb_clock >>= 1;
132:                     }
133:                     else
134:                     {
135:                         pb_div=OSC_PB_DIV_1;
136:                     }
137:                 
138:                     OSCSetPBDIV(pb_div);
139:                 
140:                     return pb_clock;
141:                 }
142:                 
143:                 
144:                 /*********************************************************************
145:                   Function:        
146:                 	void SYSTEMConfigWaitStates(unsigned int sys_clock)
147:                  
148:                   Description:
149:                 	The function sets the Flash Wait states to the optimum value.
150:                  
151:                   PreCondition:    
152:                 	None
153:                  
154:                   Parameters:           
155:                 	sys_clock - system clock in Hz
156:                  
157:                   Returns:          
158:                 	None
159:                  
160:                   Side Effects:    
161:                 	The Wait States may be changed  
162:                  
163:                   Remarks:         
164:                 	The interrupts are disabled briefly, the DMA is suspended and the system is unlocked while performing the operation.
165:                     Upon return the previous status of the interrupts and the DMA are restored. The system is re-locked.
166:                  
167:                   Example:
168:                 	<code>
169:                 	SYSTEMConfigWaitStates(72000000);
170:                 	</code>
171:                  ********************************************************************/
172:                 extern inline void __attribute__((always_inline)) SYSTEMConfigWaitStates(unsigned int sys_clock)
173:                 {
174:                 #ifdef _PCACHE
175:                     unsigned int wait_states;
176:                     unsigned int int_status;
177:                 #endif
178:                 
179:                 #ifdef _PCACHE
180:                     wait_states = 0;
181:                 
182:                     while(sys_clock > FLASH_SPEED_HZ)
183:                     {
184:                         wait_states++;
185:                         sys_clock -= FLASH_SPEED_HZ;
186:                     }
187:                 
188:                     int_status=INTDisableInterrupts();
189:                     mCheConfigure(wait_states);
190:                     INTRestoreInterrupts(int_status);
191:                 
192:                 #endif
193:                 }
194:                 
195:                 /*********************************************************************
196:                   Function:        
197:                 		unsigned int SYSTEMConfigWaitStatesAndPB(unsigned int sys_clock)
198:                   
199:                   Description:
200:                 	The function sets the PB divider and the Flash Wait states to the optimum value.
201:                  
202:                   PreCondition:    
203:                 	None
204:                  
205:                   Parameters:           
206:                 	sys_clock - system clock in Hz
207:                  
208:                   Returns:          
209:                 	the PB clock frequency in Hz
210:                  
211:                   Side Effects:    
212:                 	The PB clock and wait states may be changed
213:                 
214:                   Remarks:            
215:                 	The interrupts are disabled briefly, the DMA is suspended and the system is unlocked while performing the operation.
216:                     Upon return the previous status of the interrupts and the DMA are restored. The system is re-locked.
217:                  
218:                   Example:
219:                 	<code>
220:                 	SYSTEMConfigWaitStatesAndPB(72000000);
221:                 	</code>
222:                  ********************************************************************/
223:                 extern inline unsigned int __attribute__((always_inline)) SYSTEMConfigWaitStatesAndPB(unsigned int sys_clock)
224:                 {
225:                 #ifdef _PCACHE
226:                     unsigned int wait_states;
227:                 #endif
228:                     unsigned int pb_clock;
229:                     unsigned int int_status;
230:                 
231:                     pb_clock = SYSTEMConfigPB(sys_clock);
232:                 
233:                 
234:                     // set the flash wait states based on 1 wait state
235:                     // for every 20 MHz
236:                 #ifdef _PCACHE
237:                     wait_states = 0;
238:                 
239:                     while(sys_clock > FLASH_SPEED_HZ)
240:                     {
241:                         wait_states++;
242:                         sys_clock -= FLASH_SPEED_HZ;
243:                     }
244:                 
245:                     int_status=INTDisableInterrupts();
9D0246A8  0F40DBF6   JAL INTDisableInterrupts
9D0246AC  24110001   ADDIU S1, ZERO, 1
246:                     mCheConfigure(wait_states);
9D0246B4  AE114000   SW S1, 16384(S0)
247:                     INTRestoreInterrupts(int_status);
9D0246B0  00402021   ADDU A0, V0, ZERO
9D0246B8  0F40DB68   JAL INTRestoreInterrupts
9D0246BC  00000000   NOP
248:                 
249:                 #endif
250:                 
251:                     return pb_clock;
252:                 }
253:                 /*********************************************************************
254:                   Function:       
255:                 	unsigned int SYSTEMConfigPerformance(unsigned int sys_clock)
256:                  
257:                   Description:
258:                 	The function sets the PB divider, the Flash Wait states and the DRM wait states to the optimum value.
259:                     It also enables the cacheability for the K0 segment.
260:                 	
261:                   PreCondition:    
262:                 	None
263:                  
264:                   Parameters:           
265:                 	sys_clock - system clock in Hz
266:                  
267:                   Output:          
268:                 	the PB clock frequency in Hz
269:                  
270:                   Side Effects:    
271:                 	Sets the PB and Flash Wait states
272:                  	
273:                   Remarks:            
274:                 	The interrupts are disabled briefly, the DMA is suspended and the system is unlocked while performing the operation.
275:                     Upon return the previous status of the interrupts and the DMA are restored. The system is re-locked.
276:                  
277:                   Example:
278:                 	<code>
279:                 	SYSTEMConfigPerformance(72000000);
280:                 	</code>
281:                  ********************************************************************/
282:                 extern inline unsigned int __attribute__((always_inline)) SYSTEMConfigPerformance(unsigned int sys_clock)
283:                 {
284:                     // set up the wait states
285:                     unsigned int pb_clk;
286:                 #ifdef _PCACHE
287:                     unsigned int cache_status;
288:                 #endif
289:                     unsigned int int_status;
290:                 
291:                     pb_clk = SYSTEMConfigWaitStatesAndPB(sys_clock);
292:                 
293:                     int_status=INTDisableInterrupts();
9D0246C0  0F40DBF6   JAL INTDisableInterrupts
9D0246C4  00000000   NOP
9D0246C8  00409821   ADDU S3, V0, ZERO
294:                 
295:                     mBMXDisableDRMWaitState();
9D0246CC  24020040   ADDIU V0, ZERO, 64
9D0246D0  AE022004   SW V0, 8196(S0)
296:                 
297:                 #ifdef _PCACHE
298:                     cache_status = mCheGetCon();
9D0246D4  8E024000   LW V0, 16384(S0)
299:                     cache_status |= CHE_CONF_PF_ALL;
9D0246D8  34420030   ORI V0, V0, 48
300:                     mCheConfigure(cache_status);
9D0246DC  AE024000   SW V0, 16384(S0)
301:                     CheKseg0CacheOn();
9D0246E0  0F40DB6F   JAL CheKseg0CacheOn
9D0246E4  00000000   NOP
302:                 #endif
303:                 
304:                     INTRestoreInterrupts(int_status);
9D0246E8  0F40DB68   JAL INTRestoreInterrupts
9D0246EC  02602021   ADDU A0, S3, ZERO
305:                 
306:                     return pb_clk;
307:                 
308:                 }
309:                 /*********************************************************************
310:                   Function:       
311:                 	unsigned int SYSTEMConfig(unsigned int sys_clock, unsigned int flags)
312:                  
313:                   Description:
314:                 	The function sets the PB divider, the Flash Wait states or the DRM wait states to the optimum value, 
315:                 	based on the flags selected and on the frequency of the system clock.
316:                     It also enables the cacheability for the K0 segment.
317:                 				   
318:                   PreCondition:    
319:                 	None
320:                  
321:                   Parameters:           
322:                 	sys_clock - system clock frequency in Hz
323:                     flags -
324:                 		*    SYS_CFG_WAIT_STATES  - configure the flash wait states from the system clock
325:                         *    SYS_CFG_PB_BUS       - configure the PB bus from the system clock
326:                         *    SYS_CFG_PCACHE      - configure the pCache (if used)
327:                         *    SYS_CFG_ALL          - configure all based on system clock
328:                  
329:                   Returns:          
330:                 	the PB clock frequency in Hz
331:                  
332:                   Side Effects:    
333:                 	Could change the wait state, pb clock and turn on the pre-fetch buffer and cache. Sets the RAM
334:                     wait state to 0.
335:                   
336:                  
337:                   Remarks:
338:                 	The interrupts are disabled shortly, the DMA is suspended and the system is unlocked while performing the operation.
339:                     Upon return the previous status of the interrupts and the DMA are restored. The system is re-locked.
340:                  
341:                   Example:
342:                 	<code>
343:                 	SYSTEMConfig(72000000, SYS_CFG_ALL);
344:                 	</code>
345:                  ********************************************************************/
346:                 extern inline unsigned int __attribute__((always_inline)) SYSTEMConfig(unsigned int sys_clock, unsigned int flags)
347:                 {
348:                     unsigned int pb_clk;
349:                     unsigned int int_status;
350:                 #ifdef _PCACHE
351:                     unsigned int cache_status;
352:                 #endif
353:                 
354:                     int_status=INTDisableInterrupts();
355:                 
356:                     mBMXDisableDRMWaitState();
357:                 
358:                     if(flags & SYS_CFG_WAIT_STATES)
359:                     {
360:                         SYSTEMConfigWaitStates(sys_clock);
361:                     }
362:                 
363:                     if(flags & SYS_CFG_PB_BUS)
364:                     {
365:                         SYSTEMConfigPB(sys_clock);
366:                     }
367:                 
368:                 
369:                 #ifdef _PCACHE
370:                     if(flags & SYS_CFG_PCACHE)
371:                     {
372:                         cache_status = mCheGetCon();
373:                         cache_status |= CHE_CONF_PF_ALL;
374:                         mCheConfigure(cache_status);
375:                         CheKseg0CacheOn();
376:                     }
377:                 #endif
378:                 
379:                     pb_clk = sys_clock;
380:                     pb_clk >>= OSCCONbits.PBDIV;
381:                 
382:                     INTRestoreInterrupts(int_status);
383:                 
384:                     return pb_clk;
385:                 
386:                 }
387:                 #ifdef __cplusplus
388:                   }
389:                 #endif
390:                 #endif
391:                 
---  /Applications/microchip/xc32/v2.05/pic32mx/include/lega-c/peripheral/osc.h  ------------------------
1:                   /*********************************************************************
2:                    *
3:                    *                  OSC API definitions
4:                    *
5:                    *********************************************************************
6:                    * FileName:        OSC.h
7:                    * Dependencies:
8:                    * Processor:       PIC32
9:                    *
10:                   *
11:                   * Compiler:        MPLAB XC32
12:                   *                  MPLAB IDE
13:                   * Company:         Microchip Technology Inc.
14:                   *
15:                   * Software License Agreement
16:                   *
17:                   * The software supplied herewith by Microchip Technology Incorporated
18:                   * (the Company) for its PIC Microcontroller is intended
19:                   * and supplied to you, the Companys customer, for use solely and
20:                   * exclusively on Microchip PIC Microcontroller products.
21:                   * The software is owned by the Company and/or its supplier, and is
22:                   * protected under applicable copyright laws. All rights are reserved.
23:                   * Any use in violation of the foregoing restrictions may subject the
24:                   * user to criminal sanctions under applicable laws, as well as to
25:                   * civil liability for the breach of the terms and conditions of this
26:                   * license.
27:                   *
28:                   * THIS SOFTWARE IS PROVIDED IN AN AS IS CONDITION. NO WARRANTIES,
29:                   * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
30:                   * TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
31:                   * PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,
32:                   * IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
33:                   * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
34:                   *
35:                   *
36:                   * $Id: OSC.h,v 1.6 2006/10/13 21:24:31 C12532 Exp $
37:                   * $Name:  $
38:                   ********************************************************************/
39:                  
40:                  #ifndef OSC_H_
41:                  #define OSC_H_
42:                  
43:                  #include <xc.h>
44:                  #include <peripheral/lock.h>
45:                  
46:                  /*
47:                  *  WARNING: All the Peripheral Library (PLIB) functions, including those in this file,
48:                  *  will be removed from future releases of MPLAB XC32 C/C++ Compiler.
49:                  *  Please refer to the MPLAB Harmony Libraries for new projects.  For legacy support,
50:                  *  these PLIB Libraries will be available for download from: www.microchip.com/pic32_peripheral_lib
51:                  */
52:                  #ifndef _SUPPRESS_PLIB_WARNING
53:                    #warning The PLIB functions and macros in this file will be removed from the MPLAB XC32 C/C++ Compiler in future releases
54:                  #endif
55:                  
56:                  
57:                  #define _OSC_
58:                  
59:                  /*********************************************************************
60:                   * Function:        OSCConfig(unsigned long int source, unsigned long int mult, unsigned long int post, unsigned long int div)
61:                   *
62:                   * Description:     Sets Osc options and clock source
63:                   *
64:                   * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
65:                   *
66:                   * Inputs:          Clock source, PLL multiplier, PLL postscaler, FRC divisor - see below
67:                   *
68:                   * Output:          None
69:                   *
70:                   * Example:         OSCConfig( OSC_POSC, OSC_PLL_MULT_24, OSC_PLL_POST_256, OSC_FRC_POST_64 )
71:                   *
72:                   * Note:            Forces cpu clock source to FRC(no divisor, no PLL), configures new clock
73:                   *                  source and then switches to the new clock source
74:                   *
75:                   *                  Unused parameters are set to zero/default values.
76:                   ********************************************************************/
77:                  void OSCConfig(unsigned long int source, unsigned long int mult, unsigned long int post, unsigned long int div);
78:                  
79:                      /******************************************************************************
80:                       * Available options for source parameter
81:                       *****************************************************************************/
82:                          // CPU Oscillator modes - values are mutually exclusive
83:                          #define OSC_FRC_DIV     (7 << _OSCCON_NOSC_POSITION)
84:                          #define OSC_FRC_DIV16   (6 << _OSCCON_NOSC_POSITION)
85:                          #define OSC_LPRC        (5 << _OSCCON_NOSC_POSITION)
86:                          #define OSC_SOSC        (4 << _OSCCON_NOSC_POSITION)
87:                          #define OSC_POSC_PLL    (3 << _OSCCON_NOSC_POSITION)
88:                          #define OSC_POSC        (2 << _OSCCON_NOSC_POSITION)
89:                          #define OSC_FRC_PLL     (1 << _OSCCON_NOSC_POSITION)
90:                          #define OSC_FRC         (0 << _OSCCON_NOSC_POSITION)
91:                  
92:                      /******************************************************************************
93:                       * Available options for mult parameter
94:                       *****************************************************************************/
95:                          // CPU PLL multiplier values - values are mutually exclusive
96:                          #define OSC_PLL_MULT_24 (7 << _OSCCON_PLLMULT_POSITION)
97:                          #define OSC_PLL_MULT_21 (6 << _OSCCON_PLLMULT_POSITION)
98:                          #define OSC_PLL_MULT_20 (5 << _OSCCON_PLLMULT_POSITION)
99:                          #define OSC_PLL_MULT_19 (4 << _OSCCON_PLLMULT_POSITION)
100:                         #define OSC_PLL_MULT_18 (3 << _OSCCON_PLLMULT_POSITION)
101:                         #define OSC_PLL_MULT_17 (2 << _OSCCON_PLLMULT_POSITION)
102:                         #define OSC_PLL_MULT_16 (1 << _OSCCON_PLLMULT_POSITION)
103:                         #define OSC_PLL_MULT_15 (0 << _OSCCON_PLLMULT_POSITION)
104:                 
105:                     /******************************************************************************
106:                      * Available options for post parameter
107:                      *****************************************************************************/
108:                         // CPU PLL output divisor values - values are mutuallye exclusive
109:                         #define OSC_PLL_POST_256 (7 << _OSCCON_PLLODIV_POSITION)
110:                         #define OSC_PLL_POST_64  (6 << _OSCCON_PLLODIV_POSITION)
111:                         #define OSC_PLL_POST_32  (5 << _OSCCON_PLLODIV_POSITION)
112:                         #define OSC_PLL_POST_16  (4 << _OSCCON_PLLODIV_POSITION)
113:                         #define OSC_PLL_POST_8   (3 << _OSCCON_PLLODIV_POSITION)
114:                         #define OSC_PLL_POST_4   (2 << _OSCCON_PLLODIV_POSITION)
115:                         #define OSC_PLL_POST_2   (1 << _OSCCON_PLLODIV_POSITION)
116:                         #define OSC_PLL_POST_1   (0 << _OSCCON_PLLODIV_POSITION)
117:                 
118:                     /******************************************************************************
119:                      * Available options for div parameter
120:                      *****************************************************************************/
121:                         // CPU FRC output divisor values - values are mutually exclusive
122:                         #define OSC_FRC_POST_256 (7 << _OSCCON_FRCDIV_POSITION)
123:                         #define OSC_FRC_POST_64  (6 << _OSCCON_FRCDIV_POSITION)
124:                         #define OSC_FRC_POST_32  (5 << _OSCCON_FRCDIV_POSITION)
125:                         #define OSC_FRC_POST_16  (4 << _OSCCON_FRCDIV_POSITION)
126:                         #define OSC_FRC_POST_8   (3 << _OSCCON_FRCDIV_POSITION)
127:                         #define OSC_FRC_POST_4   (2 << _OSCCON_FRCDIV_POSITION)
128:                         #define OSC_FRC_POST_2   (1 << _OSCCON_FRCDIV_POSITION)
129:                         #define OSC_FRC_POST_1   (0 << _OSCCON_FRCDIV_POSITION)
130:                     /***********************************
131:                      * End parameter values
132:                      ************************************/
133:                 
134:                 #if defined(__32MX120F064H__) || \
135:                     defined(__32MX130F128H__) || \
136:                     defined(__32MX130F128L__) || \
137:                     defined(__32MX150F256H__) || \
138:                     defined(__32MX150F256L__) || \
139:                     defined(__32MX170F512H__) || \
140:                     defined(__32MX170F512L__) || \
141:                     defined(__32MX230F128H__) || \
142:                     defined(__32MX230F128L__) || \
143:                     defined(__32MX250F256H__) || \
144:                     defined(__32MX250F256L__) || \
145:                     defined(__32MX270F512H__) || \
146:                     defined(__32MX270F512L__) || \
147:                     defined(__32MX530F128H__) || \
148:                     defined(__32MX530F128L__) || \
149:                     defined(__32MX550F256H__) || \
150:                     defined(__32MX550F256L__) || \
151:                     defined(__32MX570F512H__) || \
152:                     defined(__32MX570F512L__)
153:                   #define NEED_OSCREFCONFIG_FLAGS
154:                 #elif (__PIC32_FEATURE_SET__ >= 100) && (__PIC32_FEATURE_SET__ <= 299)
155:                   #define NEED_OSCREFCONFIG_FLAGS
156:                 #elif (__PIC32_FEATURE_SET__ == 330) || \
157:                       (__PIC32_FEATURE_SET__ == 350) || \
158:                       (__PIC32_FEATURE_SET__ == 370) || \
159:                       (__PIC32_FEATURE_SET__ == 430) || \
160:                       (__PIC32_FEATURE_SET__ == 450) || \
161:                       (__PIC32_FEATURE_SET__ == 470)
162:                   #define NEED_OSCREFCONFIG_FLAGS
163:                 #else
164:                   #undef  NEED_OSCREFCONFIG_FLAGS
165:                 #endif
166:                 
167:                 #if defined( NEED_OSCREFCONFIG_FLAGS )
168:                   // Reference Oscillator Source Select bits - values are mutually exclusive
169:                   #define OSC_REFOCON_REFCLKI     (7 << _REFOCON_ROSEL_POSITION )
170:                   #define OSC_REFOCON_SYSPLL      (7 << _REFOCON_ROSEL_POSITION )
171:                   #define OSC_REFOCON_USBPLL      (6 << _REFOCON_ROSEL_POSITION )
172:                   #define OSC_REFOCON_SOSC        (5 << _REFOCON_ROSEL_POSITION )
173:                   #define OSC_REFOCON_LPRC        (4 << _REFOCON_ROSEL_POSITION )
174:                   #define OSC_REFOCON_FRC         (3 << _REFOCON_ROSEL_POSITION )
175:                   #define OSC_REFOCON_POSC        (2 << _REFOCON_ROSEL_POSITION )
176:                   #define OSC_REFOCON_PBCLK       (1 << _REFOCON_ROSEL_POSITION )
177:                   #define OSC_REFOCON_SYSCLK      (0 << _REFOCON_ROSEL_POSITION )
178:                 
179:                   typedef enum
180:                   {
181:                       OSC_REFOCON_RLSPEN      =(1 << _REFOCON_RSLP_POSITION ) ,
182:                       OSC_REFOCON_OE          =(1 << _REFOCON_OE_POSITION ),
183:                       OSC_REFOCON_SIDLEN      =(1 << _REFOCON_SIDL_POSITION ),
184:                       OSC_REFOCON_ON          =(1 << _REFOCON_ON_POSITION )
185:                   } OSCREFConfigFlags;
186:                 
187:                   void OSCREFConfig(unsigned long int source, OSCREFConfigFlags config, unsigned long int div);
188:                 
189:                   #define mOSCREFOTRIMSet(trim)       (REFOTRIM = (trim << _REFOTRIM_ROTRIM_POSITION))
190:                 
191:                 #endif//defined( NEED_OSCREFCONFIG_FLAGS )
192:                 
193:                 #undef  NEED_OSCREFCONFIG_FLAGS
194:                 
195:                 
196:                 /*********************************************************************
197:                  * Function:    OSCSetPBDIV(unsigned int oscPbDiv)
198:                  *
199:                  * Description: Configures peripheral bus divisor
200:                  *
201:                  * PreCondition: oscPbDiv one of the OSC_PB_DIV_X valid values
202:                  *
203:                  * Inputs:    oscPbDiv - desired PB divider
204:                  *
205:                  * Output:      None
206:                  *
207:                  * Example:   OSCSetPBDIV(  OSC_PB_DIV_8 )
208:                  *
209:                  ********************************************************************/
210:                 extern inline void __attribute__((always_inline)) OSCSetPBDIV(unsigned int oscPbDiv)
211:                 {
212:                     unsigned int dma_status;
213:                     unsigned int int_status;
214:                     __OSCCONbits_t oscBits;
215:                 
216:                     mSYSTEMUnlock(int_status, dma_status);
9D02462C  0F40DBF6   JAL INTDisableInterrupts
9D024630  3C10BF88   LUI S0, -16504
9D02465C  AE40F230   SW ZERO, -3536(S2)
9D024660  3C03AA99   LUI V1, -21863
9D024664  24636655   ADDIU V1, V1, 26197
9D024668  AE43F230   SW V1, -3536(S2)
9D02466C  3C035566   LUI V1, 21862
9D024670  346399AA   ORI V1, V1, -26198
9D024674  AE43F230   SW V1, -3536(S2)
9D024A04  AE40F230   SW ZERO, -3536(S2)
9D024A08  3C03AA99   LUI V1, -21863
9D024A0C  24636655   ADDIU V1, V1, 26197
9D024A10  AE43F230   SW V1, -3536(S2)
9D024A14  3C035566   LUI V1, 21862
9D024A18  346399AA   ORI V1, V1, -26198
9D024A1C  AE43F230   SW V1, -3536(S2)
217:                 
218:                     oscBits.w=OSCCON;       // read to be in sync. flush any pending write
9D024678  8E43F000   LW V1, -4096(S2)
9D024A20  8E43F000   LW V1, -4096(S2)
219:                     oscBits.PBDIV=0;
9D02467C  7C03A4C4   INS V1, ZERO, 19, 2
9D024A24  7C03A4C4   INS V1, ZERO, 19, 2
220:                     oscBits.w|=oscPbDiv;
221:                     OSCCON=oscBits.w;       // write back
9D024680  AE43F000   SW V1, -4096(S2)
9D024A28  AE43F000   SW V1, -4096(S2)
222:                     oscBits.w=OSCCON;       // make sure the write occurred before returning from this function
9D024684  8E43F000   LW V1, -4096(S2)
9D024A2C  8E43F000   LW V1, -4096(S2)
223:                 
224:                     mSYSTEMLock(int_status, dma_status);
9D024688  3C033333   LUI V1, 13107
9D02468C  24633333   ADDIU V1, V1, 13107
9D024690  AE43F230   SW V1, -3536(S2)
9D0246A0  0F40DB68   JAL INTRestoreInterrupts
9D0246A4  00402021   ADDU A0, V0, ZERO
9D024A30  3C033333   LUI V1, 13107
9D024A34  24633333   ADDIU V1, V1, 13107
9D024A38  AE43F230   SW V1, -3536(S2)
225:                 }
226:                 
227:                 #define     mOSCSetPBDIV        OSCSetPBDIV     // backward compatibility
228:                 
229:                 
230:                 
231:                     /******************************************************************************
232:                      * Available options for config parameter
233:                      *****************************************************************************/
234:                         // CPU Peripheral Bus divisor values - values are mutually exclusive
235:                         #define OSC_PB_DIV_8    (3 << _OSCCON_PBDIV_POSITION)
236:                         #define OSC_PB_DIV_4    (2 << _OSCCON_PBDIV_POSITION)
237:                         #define OSC_PB_DIV_2    (1 << _OSCCON_PBDIV_POSITION)
238:                         #define OSC_PB_DIV_1    (0 << _OSCCON_PBDIV_POSITION)
239:                     /***********************************
240:                      * End config parameter values
241:                      ************************************/
242:                 
243:                 
244:                 /*********************************************************************
245:                  * Function:    mOSCGetPBDIV()
246:                  *
247:                  * Description: Reads peripheral bus divisor
248:                  *
249:                  * PreCondition:None
250:                  *
251:                  * Inputs:      None
252:                  *
253:                  * Output:      None
254:                  *
255:                  * Example:     mOSCGetPBDIV()
256:                  *
257:                  ********************************************************************/
258:                 #define mOSCGetPBDIV() (OSCCONbits.PBDIV)
259:                 
260:                 
261:                 /*********************************************************************
262:                  * Function:    mOSCClockFailStatus()
263:                  *
264:                  * Description: Returns Clock Fail status. 1 = clock fail, 0 = no clock fail
265:                  *
266:                  * PreCondition: None
267:                  *
268:                  * Inputs:      None
269:                  *
270:                  * Output:      None
271:                  *
272:                  * Example:     mOSCClockFailStatus()
273:                  *
274:                  ********************************************************************/
275:                 #define mOSCClockFailStatus (OSCCONbits.CF)
276:                 
277:                 
278:                 /*********************************************************************
279:                  * Function:        mOSCEnableSOSC()
280:                  *
281:                  * Description:     Enables the LPRC
282:                  *
283:                  * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
284:                  *
285:                  * Inputs:          None
286:                  *
287:                  * Output:          None
288:                  *
289:                  * Example:         mOSCEnableSOSC()
290:                  *
291:                  ********************************************************************/
292:                 #define mOSCEnableSOSC() mSysUnlockOpLock(OSCCONSET = _OSCCON_SOSCEN_MASK)
293:                 
294:                 
295:                 /*********************************************************************
296:                  * Function:        mOSCDisableSOSC(config)
297:                  *
298:                  * Description:     Disables SOSC
299:                  *
300:                  * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
301:                  *
302:                  * Inputs:          None
303:                  *
304:                  * Output:          None
305:                  *
306:                  * Example:         mOSCDisableSOSC()
307:                  *
308:                  ********************************************************************/
309:                 #define mOSCDisableSOSC() mSysUnlockOpLock(OSCCONCLR = _OSCCON_SOSCEN_MASK)
310:                 
311:                 
312:                 
313:                 #endif
---  /Applications/microchip/xc32/v2.05/pic32mx/include/lega-c/peripheral/dma_1xx_2xx.h  ----------------
1:                   /*********************************************************************
2:                    *
3:                    *                  DMA API definitions
4:                    *
5:                    *********************************************************************
6:                    * FileName:        Dma.h
7:                    * Dependencies:    xc.h
8:                    *                  int.h
9:                    *
10:                   * Processor:       PIC32
11:                   *
12:                   * Compiler:        MPLAB XC32
13:                   *                  MPLAB IDE
14:                   * Company:         Microchip Technology Inc.
15:                   *
16:                   * Software License Agreement
17:                   *
18:                   * The software supplied herewith by Microchip Technology Incorporated
19:                   * (the Company) for its PIC32/PIC24F Microcontroller is intended
20:                   * and supplied to you, the Companys customer, for use solely and
21:                   * exclusively on Microchip PIC32/PIC24F Microcontroller products.
22:                   * The software is owned by the Company and/or its supplier, and is
23:                   * protected under applicable copyright laws. All rights are reserved.
24:                   * Any use in violation of the foregoing restrictions may subject the
25:                   * user to criminal sanctions under applicable laws, as well as to
26:                   * civil liability for the breach of the terms and conditions of this
27:                   * license.
28:                   *
29:                   * THIS SOFTWARE IS PROVIDED IN AN AS IS CONDITION. NO WARRANTIES,
30:                   * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
31:                   * TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
32:                   * PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,
33:                   * IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
34:                   * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
35:                   *
36:                   *
37:                   * $Id: Dma.h,v 1.9 2007/01/17 21:35:46 C12878 Exp $
38:                   * $Name:  $
39:                   *
40:                   ********************************************************************/
41:                  
42:                  #ifndef _DMA_1XX_2XX_H_
43:                  #define _DMA_1XX_2XX_H_
44:                  
45:                  #include <xc.h>
46:                  
47:                  /*
48:                  *  WARNING: All the Peripheral Library (PLIB) functions, including those in this file,
49:                  *  will be removed from future releases of MPLAB XC32 C/C++ Compiler.
50:                  *  Please refer to the MPLAB Harmony Libraries for new projects.  For legacy support,
51:                  *  these PLIB Libraries will be available for download from: www.microchip.com/pic32_peripheral_lib
52:                  */
53:                  #ifndef _SUPPRESS_PLIB_WARNING
54:                    #warning The PLIB functions and macros in this file will be removed from the MPLAB XC32 C/C++ Compiler in future releases
55:                  #endif
56:                  
57:                  
58:                  // DMA definitions
59:                  
60:                  #ifdef _DMAC0
61:                      #define _DMA_CHANNELS       // DMA channels exist
62:                  
63:                  
64:                  // existent DMA channels
65:                      typedef enum
66:                      {
67:                          DMA_CHANNEL0,
68:                      #ifdef _DMAC1
69:                          DMA_CHANNEL1,
70:                      # ifdef _DMAC2
71:                          DMA_CHANNEL2,
72:                      #  ifdef _DMAC3
73:                          DMA_CHANNEL3,
74:                      #  endif// _DMAC3
75:                      # endif // _DMAC2
76:                      #endif  // _DMAC1
77:                          //  add/remove DMA channel as needed here
78:                  
79:                          DMA_CHANNELS    // number of current available channels
80:                      }DmaChannel;
81:                  
82:                  
83:                      // Relative Dma channels priority, between each other
84:                      typedef enum
85:                      {
86:                          DMA_CHN_PRI0,
87:                          DMA_CHN_PRI1,
88:                          DMA_CHN_PRI2,
89:                          DMA_CHN_PRI3
90:                      }DmaChannelPri;
91:                  
92:                  
93:                  
94:                      // high level definitions for the API functions
95:                  
96:                      typedef enum
97:                      {
98:                          DMA_OPEN_DEFAULT = 0,                                   // DMA default operation
99:                          DMA_OPEN_AUTO   = _DCH0CON_CHAEN_MASK,                  // DMA channel is auto enabled
100:                         DMA_OPEN_CHAIN_LOW  = (_DCH0CON_CHCHN_MASK|_DCH0CON_CHCHNS_MASK),   // DMA channel is chained to lower channel
101:                         DMA_OPEN_CHAIN_HI  = (_DCH0CON_CHCHN_MASK),             // DMA channel is chained to higher channel
102:                         DMA_OPEN_DET_EN = _DCH0CON_CHAED_MASK,                  // events detection enabled while channel off
103:                         DMA_OPEN_ENABLE = _DCH0CON_CHEN_MASK,                   // DMA channel is enabled after open
104:                         DMA_OPEN_MATCH  = 0x80000000,                           // DMA channel stops on match
105:                     }DmaOpenFlags;  // flags for the channel open
106:                 
107:                 
108:                     typedef enum
109:                     {
110:                         DMA_EV_ERR =            0x1,        // address error event
111:                         DMA_EV_ABORT =          0x2,        // transfer abort event
112:                         DMA_EV_CELL_DONE =      0x4,        // cell transfer complete event
113:                         DMA_EV_BLOCK_DONE =     0x8,        // block transfer complete event
114:                         DMA_EV_DST_HALF =       0x10,       // destination half event
115:                         DMA_EV_DST_FULL =       0x20,       // destination full event
116:                         DMA_EV_SRC_HALF =       0x40,       // source half event
117:                         DMA_EV_SRC_FULL =       0x80,       // source full event
118:                 
119:                         DMA_EV_ALL_EVNTS=       (DMA_EV_ERR|DMA_EV_ABORT|DMA_EV_CELL_DONE|DMA_EV_BLOCK_DONE|DMA_EV_DST_HALF|
120:                                                     DMA_EV_DST_FULL|DMA_EV_SRC_HALF|DMA_EV_SRC_FULL)                // all available events
121:                     }DmaEvFlags;    // flags for controlling the DMA channel events; Bit fields from the processor header file.
122:                 
123:                 
124:                     typedef enum
125:                     {
126:                         DMA_TXFER_OK,           // the transfer was performed successfully
127:                         DMA_TXFER_ADD_ERR,      // address error while performing the transfer
128:                         DMA_TXFER_ABORT,        // the DMA transfer was aborted
129:                         DMA_TXFER_BC_ERR,       // block complete not set after the DMA transfer performed
130:                         DMA_TXFER_CC_ERR,       // cell complete not set after the DMA transfer performed
131:                         DMA_TXFER_TMO           // DMA transfer timeout
132:                     }DmaTxferRes;       // DMA transfer result
133:                 
134:                     typedef enum
135:                     {
136:                         DMA_WAIT_NOT,       // don't wait for the transfer to complete, return immediately
137:                         DMA_WAIT_CELL,      // wait for the cell transfer to complete, than return
138:                         DMA_WAIT_BLOCK      // wait for the block transfer to complete, than return
139:                     }DmaWaitMode;       // DMA transfer wait mode
140:                 
141:                     typedef enum
142:                     {
143:                         DMA_CHKSUM_CRC,     // LFSR CRC
144:                         DMA_CHKSUM_IP,      // IP Checksum
145:                     }DmaChksumType;     // DMA SFM supported checksum types
146:                 
147:                     typedef enum
148:                     {
149:                         DMA_BITO_MSb,       // MSb first (not reflected)
150:                         DMA_BITO_LSb,       // LSb first (reflected)
151:                     }DmaBitOrder;       // DMA SFM supported bit ordering
152:                 
153:                     typedef enum
154:                     {
155:                         DMA_REORDER_NOT,    // no reordering, destination matches the source
156:                         DMA_REORDER_ENDIAN, // change endianess on word (32 bit) boundaries: LE<->BE
157:                         DMA_REORDER_SWAP_HALF,  // swap half words (16 bit) within word (32 bit)
158:                         DMA_REORDER_SWAP_BYTE,  // swap bytes within half word (16 bit)
159:                     }DmaReorderMode;    // DMA SFM supported re-ordering modes
160:                 
161:                 
162:                     /*********************************************************************
163:                      * Function:        void DmaChnOpen(DmaChannel chn, DmaChannelPri chPri, DmaOpenFlags oFlags)
164:                      *
165:                      * PreCondition:    chPri  - valid channel priority, 0-3
166:                      *
167:                      * Input:           chn    - channel to be configured in the DMA controller
168:                      *                  chPri  - the priority given to the channel, 0-3
169:                      *                  oFlags - orred flags specifying the open mode:
170:                      *                           DMA_OPEN_DEFAULT: DMA default operation mode
171:                      *                           DMA_OPEN_AUTO: DMA channel is auto enabled
172:                      *                           DMA_OPEN_CHAIN_LOW: DMA channel is chained to lower channel
173:                      *                           DMA_OPEN_CHAIN_HI: DMA channel is chained to higher channel
174:                      *                           DMA_OPEN_DET_EN: events detection enabled while channel off
175:                      *                           DMA_OPEN_ENABLE: DMA channel is enabled when opened
176:                      *                           DMA_OPEN_MATCH:    DMA channel stops on match
177:                      *
178:                      *
179:                      *
180:                      * Output:          None
181:                      *
182:                      * Side Effects:    None
183:                      *
184:                      * Overview:        The function opens and configures the selected DMA channel using the supplied user flags and priority.
185:                      *
186:                      * Note:            - This is a high level access function that doesn't give access to all the settings possible for a DMA channel.
187:                      *                  Use the low level functions to address special settings.
188:                      *                  - The channel is turned off, the pending interrupts are cleared, interrupts are disabled.
189:                      *                  After that the channel is configured.
190:                      *                  - After calling this function, the channel should be enabled using DmaChnEnable(chn) call
191:                      *                  if DMA_OPEN_ENABLE flag was not specified.
192:                      *                  - If the CRC is attached to the submitted channel, the CRC append mode will be turned off.
193:                      *                  This way, the transfer will occur correctly together with CRC calculation.
194:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
195:                      *                  User has to call event channel functions to enable the event flags if needed.
196:                      *
197:                      * Example:         DmaChnOpen(DMA_CHANNEL2, DMA_CHN_PRI2, DMA_OPEN_AUTO|DMA_OPEN_MATCH|DMA_OPEN_ENABLE);
198:                      ********************************************************************/
199:                      void           DmaChnOpen(DmaChannel chn, DmaChannelPri chPri, DmaOpenFlags oFlags);
200:                 
201:                     /*********************************************************************
202:                      * Function:        void DmaChnEnable(DmaChannel chn)
203:                      *
204:                      * PreCondition:    None
205:                      *
206:                      * Input:           chn     - channel to be enabled
207:                      *
208:                      * Output:          None
209:                      *
210:                      * Side Effects:    None
211:                      *
212:                      * Overview:        The function enables a previously configured DMA channel.
213:                      *
214:                      * Note:            DmaChnOpen()/DmaChnConfigure() should have been called before.
215:                      *
216:                      * Example:         DmaChnEnable(DMA_CHANNEL3);
217:                      ********************************************************************/
218:                      void           DmaChnEnable(DmaChannel chn);
219:                 
220:                     /*********************************************************************
221:                      * Function:        void DmaChnDisable(DmaChannel chn)
222:                      *
223:                      * PreCondition:    None
224:                      *
225:                      * Input:           chn     - selected channel in the DMA controller
226:                      *
227:                      * Output:          None
228:                      *
229:                      * Side Effects:    None
230:                      *
231:                      * Overview:        The function disables a DMA channel. The channel operation stops.
232:                      *
233:                      * Note:            None.
234:                      *
235:                      * Example:         DmaChnDisable(DMA_CHANNEL3);
236:                      ********************************************************************/
237:                      void           DmaChnDisable(DmaChannel chn);
238:                 
239:                     /*********************************************************************
240:                      * Function:        void DmaChnSetTxfer(DmaChannel chn, const void* vSrcAdd, void* vDstAdd, int srcSize, int dstSize, int cellSize)
241:                      *
242:                      * PreCondition:    chn     - valid DMA channel
243:                      *              - vSrcAdd, vDstAdd  - valid pointers
244:                      *                              - 0 < srcSize <= DmaGetMaxTxferSize()
245:                      *                              - 0 < dstSize <= DmaGetMaxTxferSize()
246:                      *                              - 0 < cellSize <= DmaGetMaxTxferSize()
247:                      *
248:                      * Input:           chn         - DMA channel number
249:                      *                              - vSrcAdd: source of the DMA transfer
250:                      *                              - vDstAdd: destination of the DMA transfer
251:                      *                              - srcSize: source buffer size, 1 to DmaGetMaxTxferSize() bytes, wrapped arround
252:                      *                              - dstSize: destination buffer size, 1 to DmaGetMaxTxferSize() bytes, wrapped around
253:                      *                              - cellSize: cell transfer size, 1 to DmaGetMaxTxferSize() bytes.
254:                      *
255:                      * Output:          None
256:                      *
257:                      * Side Effects:    None
258:                      *
259:                      * Overview:        The function sets the transfer characteristics for a DMA channel transfer:
260:                      *                  the source and the destination addresses.
261:                      *                  the source and destination lengths
262:                      *                  and the number of bytes transferred per event.
263:                      *
264:                      * Note:            The function clears the existing DMA channel event flags.
265:                      *                  The source to destination byte re-ordering is affected by DmaSfmConfigure(), DmaSfmTxferReorder().
266:                      *
267:                      * Example:         DmaChnSetTxfer(DMA_CHANNEL3, &U2RXREG, dstBuff, 1, 200, 1);
268:                      ********************************************************************/
269:                      void           DmaChnSetTxfer(DmaChannel chn, const void* vSrcAdd, void* vDstAdd, int srcSize, int dstSize, int cellSize);
270:                 
271:                 
272:                     /*********************************************************************
273:                      * Function:        void DmaChnSetSrcAdd(DmaChannel chn, const void* vSrcAdd)
274:                      *
275:                      * PreCondition:    chn     - valid DMA channel
276:                      *
277:                      * Input:           chn     - DMA channel number
278:                      *              - vSrcAdd: source (virtual) of the DMA transfer
279:                      * Output:          None
280:                      *
281:                      * Side Effects:    None
282:                      *
283:                      * Overview:        The function is a helper to set directly the transfer source address.
284:                      *
285:                      * Note:            None.
286:                      *
287:                      * Example:         DmaChnSetSrcAdd(DMA_CHANNEL2, srcBuff+sizeof(srcBuff));
288:                      ********************************************************************/
289:                      void           DmaChnSetSrcAdd(DmaChannel chn, const void* vSrcAdd);
290:                 
291:                     /*********************************************************************
292:                      * Function:        void DmaChnSetDstAdd(DmaChannel chn, void* vDstAdd)
293:                      *
294:                      * PreCondition:    chn     - valid DMA channel
295:                      *
296:                      * Input:           chn         - DMA channel number
297:                      *                              - vDstAdd: destination (virtual) of the DMA transfer
298:                      * Output:          None
299:                      *
300:                      * Side Effects:    None
301:                      *
302:                      * Overview:        The function is a helper to set directly the transfer destination address.
303:                      *
304:                      * Note:            None
305:                      *
306:                      * Example:         DmaChnSetDstAdd(DMA_CHANNEL2, dstBuff+sizeof(dstBuff));
307:                      ********************************************************************/
308:                      void           DmaChnSetDstAdd(DmaChannel chn, void* vDstAdd);
309:                 
310:                     /*********************************************************************
311:                      * Function:        void DmaChnSetMatchPattern(DmaChannel chn, int pattern)
312:                      *
313:                      * PreCondition:    chn - valid DMA channel
314:                      *
315:                      * Input:           chn     - DMA channel number
316:                      *                  pattern -  the match pattern
317:                      *
318:                      * Output:          None
319:                      *
320:                      * Side Effects:    None
321:                      *
322:                      * Overview:        The function sets the curent match pattern for the selected DMA channel.
323:                      *
324:                      * Note:            None.
325:                      *
326:                      * Example:         DmaChnSetMatchPattern(DMA_CHANNEL3, '\r');
327:                      ********************************************************************/
328:                      void           DmaChnSetMatchPattern(DmaChannel chn, int pattern);
329:                 
330:                     /*********************************************************************
331:                      * Function:        int DmaChnGetMatchPattern(DmaChannel chn)
332:                      *
333:                      * PreCondition:    chn - valid DMA channel
334:                      *
335:                      * Input:           chn     - DMA channel number
336:                      *
337:                      * Output:          The channel match pattern.
338:                      *
339:                      * Side Effects:    None
340:                      *
341:                      * Overview:        The function retrieves the curent match pattern for the selected DMA channel.
342:                      *
343:                      * Note:            None.
344:                      *
345:                      * Example:         int pattern=DmaChnGetMatchPattern(DMA_CHANNEL3);
346:                      ********************************************************************/
347:                      int            DmaChnGetMatchPattern(DmaChannel chn);
348:                 
349:                     /*********************************************************************
350:                      * Function:        DmaTxferRes DmaChnStartTxfer(DmaChannel chn, DmaWaitMode wMode, unsigned long retries)
351:                      *
352:                      * PreCondition:    chn - valid DMA channel
353:                      *
354:                      * Input:           chn     - DMA channel number
355:                      *                  wMode   - if DMA_WAIT_NOT, return immediately
356:                      *                          - if DMA_WAIT_CELL, return after the cell transfer complete
357:                      *                          - if DMA_WAIT_BLOCK, return after the whole transfer is done
358:                      *                  retries - retry counter: if transfer not complete after so many retries, return with tmo.
359:                      *                              If 0, wait forever.
360:                      *
361:                      * Output:          DMA_TXFER_OK if not waiting for the transfer completion or if the transfer ended normally,
362:                      *                  an DmaTxferRes error code  otherwise
363:                      *
364:                      * Side Effects:    None
365:                      *
366:                      * Overview:        The function initiates (forces) a DMA transfer for the selected DMA channel.
367:                      *                  The DMA channel is enabled.
368:                      *                  If waiting for the transfer completion needed (user doesn't use an ISR to catch
369:                      *                  this event) the function will periodically query the DMA controller for the
370:                      *                  transfer completion status.
371:                      *                  If DMA_WAIT_BLOCK is specified and multiple cell transfers are needed to complete
372:                      *                  the block transfer than the function will re-force the transfer for each cell.
373:                      *
374:                      * Note:            This function can not ne used when the DMA channel is triggerred
375:                      *                  by hardware interrupt requests.
376:                      *                  This is because the transfers are software forced, theere is no
377:                      *                  wait for the occurrence of the hardware trigger.
378:                      *
379:                      * Example:         DmaChnStartTxfer(DMA_CHANNEL2, DMA_WAIT_BLOCK, 0);
380:                      ********************************************************************/
381:                      DmaTxferRes DmaChnStartTxfer(DmaChannel chn, DmaWaitMode wMode, unsigned long retries);
382:                 
383:                     /*********************************************************************
384:                      * Function:        void DmaChnForceTxfer(DmaChannel chn)
385:                      *
386:                      * PreCondition:    chn - valid DMA channel
387:                      *
388:                      * Input:           chn     - DMA channel number
389:                      *
390:                      * Output:          None
391:                      *
392:                      * Side Effects:    None
393:                      *
394:                      * Overview:        The function forces a DMA transfer to occur for the selected DMA channel.
395:                      *
396:                      * Note:            None.
397:                      *
398:                      * Example:         DmaChnForceTxfer(DMA_CHANNEL3);
399:                      ********************************************************************/
400:                      void           DmaChnForceTxfer(DmaChannel chn);
401:                 
402:                     /*********************************************************************
403:                      * Function:        void DmaChnAbortTxfer(DmaChannel chn)
404:                      *
405:                      * PreCondition:    chn - valid DMA channel
406:                      *
407:                      * Input:           chn     - DMA channel number
408:                      *
409:                      * Output:          None
410:                      *
411:                      * Side Effects:    None
412:                      *
413:                      * Overview:        The function aborts a current undergoing DMA transfer for the selected DMA channel.
414:                      *
415:                      * Note:            None.
416:                      *
417:                      * Example:         DmaChnAbortTxfer(DMA_CHANNEL3);
418:                      ********************************************************************/
419:                      void           DmaChnAbortTxfer(DmaChannel chn);
420:                 
421:                     // High level channel event and interrupt control functions
422:                 
423:                     /*********************************************************************
424:                      * Function:        void DmaChnSetEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags)
425:                      *
426:                      * PreCondition:    chn - valid DMA channel
427:                      *
428:                      * Input:           chn     - DMA channel number
429:                      *                  eFlags  - event flags with the following significance:
430:                      *                              - DMA_EV_ERR: address error event
431:                      *                              - DMA_EV_ABORT: transfer abort event
432:                      *                              - DMA_EV_CELL_DONE: cell transfer complete event
433:                      *                              - DMA_EV_BLOCK_DONE: block transfer complete event
434:                      *                              - DMA_EV_DST_HALF: destination half event
435:                      *                              - DMA_EV_DST_FULL: destination full event
436:                      *                              - DMA_EV_SRC_HALF: source half event
437:                      *                              - DMA_EV_SRC_FULL: source full event
438:                      *                              - DMA_EV_ALL_EVNTS: all of the above flags
439:                      *
440:                      * Output:          None
441:                      *
442:                      * Side Effects:    None
443:                      *
444:                      * Overview:        The function sets the event enable flags for the selected DMA channel.
445:                      *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
446:                      *                  enabled for the selected channel, the other channel event flags won't be touched.
447:                      *
448:                      * Note:            None.
449:                      *
450:                      * Example:         DmaChnSetEvEnableFlags(DMA_CHANNEL3, DMA_EV_ERR|DMA_EV_ABORT|DMA_EV_BLOCK_DONE|DMA_EV_SRC_FULL);
451:                      ********************************************************************/
452:                      void           DmaChnSetEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags);
453:                 
454:                     /*********************************************************************
455:                      * Function:        void DmaChnClrEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags)
456:                      *
457:                      * PreCondition:    chn - valid DMA channel
458:                      *
459:                      * Input:           chn     - DMA channel number
460:                      *                  eFlags  - event flags with the following significance:
461:                      *                              - DMA_EV_ERR: address error event
462:                      *                              - DMA_EV_ABORT: transfer abort event
463:                      *                              - DMA_EV_CELL_DONE: cell transfer complete event
464:                      *                              - DMA_EV_BLOCK_DONE: block transfer complete event
465:                      *                              - DMA_EV_DST_HALF: destination half event
466:                      *                              - DMA_EV_DST_FULL: destination full event
467:                      *                              - DMA_EV_SRC_HALF: source half event
468:                      *                              - DMA_EV_SRC_FULL: source full event
469:                      *                              - DMA_EV_ALL_EVNTS: all of the above flags
470:                      *
471:                      * Output:          None
472:                      *
473:                      * Side Effects:    None
474:                      *
475:                      * Overview:        The function clears the event enable flags for the selected DMA channel.
476:                      *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
477:                      *                  disabled for the selected channel, the other channel event flags won't be touched.
478:                      *
479:                      * Note:            None.
480:                      *
481:                      * Example:         DmaChnClrEvEnableFlags(DMA_CHANNEL3, DMA_EV_ERR|DMA_EV_ABORT|DMA_EV_BLOCK_DONE|DMA_EV_SRC_FULL);
482:                      ********************************************************************/
483:                      void           DmaChnClrEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags);
484:                 
485:                     /*********************************************************************
486:                      * Function:        void DmaChnWriteEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags)
487:                      *
488:                      * PreCondition:    chn - valid DMA channel
489:                      *
490:                      * Input:           chn     - DMA channel number
491:                      *                  eFlags  - event flags with the following significance:
492:                      *                              - DMA_EV_ERR: address error event
493:                      *                              - DMA_EV_ABORT: transfer abort event
494:                      *                              - DMA_EV_CELL_DONE: cell transfer complete event
495:                      *                              - DMA_EV_BLOCK_DONE: block transfer complete event
496:                      *                              - DMA_EV_DST_HALF: destination half event
497:                      *                              - DMA_EV_DST_FULL: destination full event
498:                      *                              - DMA_EV_SRC_HALF: source half event
499:                      *                              - DMA_EV_SRC_FULL: source full event
500:                      *                              - DMA_EV_ALL_EVNTS: all of the above flags
501:                      *
502:                      * Output:          None
503:                      *
504:                      * Side Effects:    None
505:                      *
506:                      * Overview:        The function sets the event enable flags for the selected DMA channel.
507:                      *                  The channel event flags are forced to the eFlags value.
508:                      *
509:                      * Note:            None.
510:                      *
511:                      * Example:         DmaChnWriteEvEnableFlags(DMA_CHANNEL3, DMA_EV_ALL_EVNTS);
512:                      ********************************************************************/
513:                      void           DmaChnWriteEvEnableFlags(DmaChannel chn, DmaEvFlags eFlags);
514:                 
515:                     /*********************************************************************
516:                      * Function:        DmaEvFlags DmaChnGetEvEnableFlags(DmaChannel chn)
517:                      *
518:                      * PreCondition:    chn - valid DMA channel
519:                      *
520:                      * Input:           chn     - DMA channel number
521:                      *
522:                      * Output:          - event flags with the following significance:
523:                      *                      - DMA_EV_ERR: address error event
524:                      *                      - DMA_EV_ABORT: transfer abort event
525:                      *                      - DMA_EV_CELL_DONE: cell transfer complete event
526:                      *                      - DMA_EV_BLOCK_DONE: block transfer complete event
527:                      *                      - DMA_EV_DST_HALF: destination half event
528:                      *                      - DMA_EV_DST_FULL: destination full event
529:                      *                      - DMA_EV_SRC_HALF: source half event
530:                      *                      - DMA_EV_SRC_FULL: source full event
531:                      *                      - DMA_EV_ALL_EVNTS: all of the above flags
532:                      *
533:                      * Side Effects:    None
534:                      *
535:                      * Overview:        The function returns the event enabled flags for the selected DMA channel.
536:                      *
537:                      * Note:            None.
538:                      *
539:                      * Example:         DmaEvFlags enabledFlags=DmaChnGetEvEnableFlags(DMA_CHANNEL3);
540:                      ********************************************************************/
541:                      DmaEvFlags DmaChnGetEvEnableFlags(DmaChannel chn);
542:                 
543:                     /*********************************************************************
544:                      * Function:        void DmaChnClrEvFlags(DmaChannel chn, DmaEvFlags eFlags)
545:                      *
546:                      * PreCondition:    chn - valid DMA channel
547:                      *
548:                      * Input:           chn     - DMA channel number
549:                      *                  eFlags  - event flags with the following significance:
550:                      *                              - DMA_EV_ERR: address error event
551:                      *                              - DMA_EV_ABORT: transfer abort event
552:                      *                              - DMA_EV_CELL_DONE: cell transfer complete event
553:                      *                              - DMA_EV_BLOCK_DONE: block transfer complete event
554:                      *                              - DMA_EV_DST_HALF: destination half event
555:                      *                              - DMA_EV_DST_FULL: destination full event
556:                      *                              - DMA_EV_SRC_HALF: source half event
557:                      *                              - DMA_EV_SRC_FULL: source full event
558:                      *                              - DMA_EV_ALL_EVNTS: all of the above flags
559:                      *
560:                      * Output:          None
561:                      *
562:                      * Side Effects:    None
563:                      *
564:                      * Overview:        The function clears the event flags for the selected DMA channel.
565:                      *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
566:                      *                  cleared for the selected channel, the other channel event flags won't be touched.
567:                      *
568:                      * Note:            None.
569:                      *
570:                      * Example:         DmaChnClrEvFlags(DMA_CHANNEL3, DMA_EV_ALL_EVNTS);
571:                      ********************************************************************/
572:                      void           DmaChnClrEvFlags(DmaChannel chn, DmaEvFlags eFlags);
573:                 
574:                     /*********************************************************************
575:                      * Function:        DmaEvFlags DmaChnGetEvFlags(DmaChannel chn)
576:                      *
577:                      * PreCondition:    chn - valid DMA channel
578:                      *
579:                      * Input:           chn     - DMA channel number
580:                      *
581:                      * Output:          event flags with the following significance:
582:                      *                      - DMA_EV_ERR: address error event
583:                      *                      - DMA_EV_ABORT: transfer abort event
584:                      *                      - DMA_EV_CELL_DONE: cell transfer complete event
585:                      *                      - DMA_EV_BLOCK_DONE: block transfer complete event
586:                      *                      - DMA_EV_DST_HALF: destination half event
587:                      *                      - DMA_EV_DST_FULL: destination full event
588:                      *                      - DMA_EV_SRC_HALF: source half event
589:                      *                      - DMA_EV_SRC_FULL: source full event
590:                      *                      - DMA_EV_ALL_EVNTS: all of the above flags
591:                      *
592:                      * Side Effects:    None
593:                      *
594:                      * Overview:        The function returns the event flags for the selected DMA channel.
595:                      *
596:                      * Note:            None.
597:                      *
598:                      * Example:         DmaEvFlags intSetFlags=DmaChnGetEvFlags(DMA_CHANNEL3);
599:                      ********************************************************************/
600:                      DmaEvFlags DmaChnGetEvFlags(DmaChannel chn);
601:                 
602:                 
603:                     // high level helpers for fast strcpy/memcpy transfers
604:                 
605:                     /*********************************************************************
606:                      * Function:        DmaTxferRes DmaChnMemcpy(void* s1, const void* s2, int n, DmaChannel chn, DmaChannelPri chPri)
607:                      *
608:                      * PreCondition:    chn     - a valid DMA channel
609:                      *                  s1, s2  - valid memory pointers
610:                      *                  n>0, n<=DmaGetMaxTxferSize()
611:                      *
612:                      * Input:           s1      - destination pointer
613:                      *                  s2      - source pointer
614:                      *                  n       - number of bytes to transfer
615:                      *                  chn     - the DMA channel to perform the transfer
616:                      *                  chPri   - the desired channel priority
617:                      *
618:                      * Output:          DMA_TXFER_OK if the transfer ended normally,
619:                      *                  an DmaTxferRes error code  otherwise
620:                      *
621:                      * Side Effects:    None
622:                      *
623:                      * Overview:        The function configures a DMA channel for a fast memory transfer.
624:                      *          Then it copies one block of memory from source to destination.
625:                      *
626:                      *
627:                      * Note:            - If the SFM is attached to the submitted channel, the SFM append mode will be turned off.
628:                      *                    This way, the transfer will occur correctly together with checksum calculation.
629:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
630:                      *                  - Multiple channels could be opened to perform fast memory transfers, if necessary.
631:                      *                  - The function clears the suspend state and resumes the operation of the DMA controller.
632:                      *                  - The source to destination byte re-ordering is affected by DmaSfmConfigure(), DmaSfmTxferReorder().
633:                      *
634:                      * Example:     res=DmaChnMemcpy(pDst, pSrc, buffSz, DMA_CHANNEL0, DMA_CHN_PRI3);
635:                      ********************************************************************/
636:                      DmaTxferRes    DmaChnMemcpy(void* s1, const void* s2, int n, DmaChannel chn, DmaChannelPri chPri);
637:                 
638:                     /*********************************************************************
639:                      * Function:        DmaTxferRes DmaChnStrcpy(char* s1, const char* s2, DmaChannel chn, DmaChannelPri chPri)
640:                      *
641:                      * PreCondition:    chn     - a valid DMA channel
642:                      *                  s1, s2  - valid memory pointers
643:                      *
644:                      * Input:           s1      - destination pointer
645:                      *                  s2      - source pointer
646:                      *                  chn     - the DMA channel to perform the transfer
647:                      *                  chPri   - the desired channel priority
648:                      *
649:                      * Output:          DMA_TXFER_OK if the transfer ended normally,
650:                      *                  an DmaTxferRes error code  otherwise
651:                      *
652:                      * Side Effects:    None
653:                      *
654:                      * Overview:        The function configures a DMA channel for a fast memory transfer.
655:                      *          Then it copies one zero terminated string from source to destination.
656:                      *
657:                      *
658:                      * Note:            - If the SFM is attached to the submitted channel, the SFM append mode will be turned off.
659:                      *                    This way, the transfer will occur correctly together with checksum calculation.
660:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
661:                      *                  - Multiple channels could be opened to perform fast memory transfers, if necessary.
662:                      *                  - The function clears the suspend state and resumes the operation of the DMA controller.
663:                      *                  - The source to destination byte re-ordering is affected by DmaSfmConfigure(), DmaSfmTxferReorder().
664:                      *
665:                      *
666:                      * Example:     res=DmaChnStrcpy(str1, str2, DMA_CHANNEL1, DMA_CHN_PRI3);
667:                      *********************************************************************/
668:                      DmaTxferRes    DmaChnStrcpy(char* s1, const char* s2, DmaChannel chn, DmaChannelPri chPri);
669:                 
670:                     /*********************************************************************
671:                      * Function:        DmaTxferRes DmaChnStrncpy(char* s1, const char* s2, int n, DmaChannel chn, DmaChannelPri chPri)
672:                      *
673:                      * PreCondition:    chn     - a valid DMA channel
674:                      *              - s1, s2    - valid memory pointers
675:                      *                              - 0 < n <= DmaGetMaxTxferSize()
676:                      *
677:                      * Input:           s1      - destination pointer
678:                      *                  s2      - source pointer
679:                      *                  n   - max number of bytes to transfer
680:                      *                  chn     - the DMA channel to perform the transfer
681:                      *                  chPri   - the desired channel priority
682:                      *
683:                      * Output:          DMA_TXFER_OK if the transfer ended normally,
684:                      *                  an DmaTxferRes error code  otherwise
685:                      *
686:                      * Side Effects:    None
687:                      *
688:                      * Overview:        The function configures a DMA channel for a fast memory transfer.
689:                      *          Then it copies one zero terminated string from source to destination.
690:                      *          It copies no more than n characters from s2.
691:                      *
692:                      *
693:                      * Note:            - If the SFM is attached to the submitted channel, the SFM append mode will be turned off.
694:                      *                    This way, the transfer will occur correctly together with checksum calculation.
695:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
696:                      *                  - Multiple channels could be opened to perform fast memory transfers, if necessary.
697:                      *                  - The function clears the suspend state and resumes the operation of the DMA controller.
698:                      *                  - The source to destination byte re-ordering is affected by DmaSfmConfigure(), DmaSfmTxferReorder().
699:                      *
700:                      *
701:                      * Example:     res=DmaChnStrncpy(str1, str2, MAX_STR_LEN, DMA_CHANNEL1, DMA_CHN_PRI3);
702:                      ********************************************************************/
703:                      DmaTxferRes DmaChnStrncpy(char* s1, const char* s2, int n, DmaChannel chn, DmaChannelPri chPri);
704:                 
705:                     /*********************************************************************
706:                      * Function:        DmaTxferRes DmaChnMemCrc(void* d, const void* s, int n, DmaChannel chn, DmaChannelPri chPri)
707:                      *
708:                      * PreCondition:    chn    - a valid DMA channel
709:                      *                  d, s   - valid memory pointer
710:                      *                  n>0, n<=DmaGetMaxTxferSize()
711:                      *
712:                      * Input:           d     - address where to deposit the result
713:                      *                  s     - source buffer pointer
714:                      *                  n     - number of bytes in the pointer
715:                      *                  chn   - the DMA channel to use
716:                      *                  chPri - the desired channel priority
717:                      *
718:                      * Output:          DMA_TXFER_OK if the transfer ended normally,
719:                      *                  an DmaTxferRes error code  otherwise
720:                      *
721:                      * Side Effects:    None
722:                      *
723:                      * Overview:        The function is a helper that calculates the CRC of a memory block.
724:                      *                  The function configures the DMA channel for a fast memory transfer and calculates the CRC.
725:                      *
726:                      *
727:                      * Note:            - The CRC generator must have been previously configured using DmaSfmCrcConfigure()
728:                      *                  - No transfer is done, just the CRC is calculated.
729:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
730:                      *                  - Append mode is enabled and the data transfer re-ordering is disabled (illegal combination, see DmaSfmTxferReorder()).
731:                      *                  - The checksum type is switched to CRC.
732:                      *                  - The way the data is fed into the checksum calculation block is affected by DmaSfmConfigure().
733:                      *
734:                      * Example:          int myCrc; DmaChnMemCrc(&myCrc, srcBuff, sizeof(srcBuff), DMA_CHANNEL2, DMA_CHN_PRI3);
735:                      ********************************************************************/
736:                      DmaTxferRes    DmaChnMemCrc(void* d, const void* s, int n, DmaChannel chn, DmaChannelPri chPri);
737:                 
738:                     /*********************************************************************
739:                      * Function:        DmaTxferRes DmaChnMemChecksum(void* d, const void* s, int n, DmaChannel chn, DmaChannelPri chPri)
740:                      *
741:                      * PreCondition:    chn    - a valid DMA channel
742:                      *                  d, s   - valid memory pointer
743:                      *                  n>0, n<=DmaGetMaxTxferSize()
744:                      *
745:                      * Input:           d     - address where to deposit the result
746:                      *                  s     - source buffer pointer
747:                      *                  n     - number of bytes in the pointer
748:                      *                  chn   - the DMA channel to use
749:                      *                  chPri - the desired channel priority
750:                      *
751:                      * Output:          DMA_TXFER_OK if the transfer ended normally,
752:                      *                  an DmaTxferRes error code  otherwise
753:                      *
754:                      * Side Effects:    None
755:                      *
756:                      * Overview:        The function is a helper that calculates the IP checksum of a memory block.
757:                      *                  The function configures the DMA channel for a fast memory transfer and calculates the IP checksum.
758:                      *
759:                      *
760:                      * Note:            - The checksum generator must have been previously seeded using DmaSfmSetSeed()
761:                      *                  - No transfer is done, just the checksum is calculated.
762:                      *                  - The start and abort Irqs will be disabled and the channel event enable flags are disabled.
763:                      *                  - Append mode is enabled and the data transfer re-ordering is disabled (illegal combination, see DmaSfmTxferReorder()).
764:                      *                  - The checksum type is switched to IP checksum.
765:                      *                  - The way the data is fed into the checksum calculation block is affected by DmaSfmConfigure().
766:                      *
767:                      * Example:          int myChecksum; DmaChnMemChecksum(&myChecksum, srcBuff, sizeof(srcBuff), DMA_CHANNEL1, DMA_CHN_PRI3);
768:                      ********************************************************************/
769:                      DmaTxferRes    DmaChnMemChecksum(void* d, const void* s, int n, DmaChannel chn, DmaChannelPri chPri);
770:                 
771:                     // High level Special Function Module (SFM) functions
772:                 
773:                     /*********************************************************************
774:                      * Function:        void DmaSfmConfigure(DmaChksumType cType, DmaBitOrder bitO, DmaReorderMode rMode)
775:                      *
776:                      * PreCondition:    cType, bitO, rMode - valid values
777:                      *
778:                      * Input:           cType - checksum type to be calculated: CRC or IP Checksum
779:                      *                  bitO  - the bit order to be used MSb or LSb first
780:                      *                  rMode - the reordering mode of the bytes when calculating the checksum
781:                      *
782:                      * Output:          None
783:                      *
784:                      * Side Effects:    Whenever the Transfer re-ordering is enabled the rMode setting will influence the destination data layout
785:                      *
786:                      * Overview:        The function configures the SFM module by setting the parameters that define the behavior:
787:                      *                      - the type of the checksum to be calculated (either CRC or IP checksum are supported)
788:                      *                      - the bit ordering (how a specific byte is used in the checksum calculation: MSb or LSb first)
789:                      *                      - the data re-ordering (how bytes are re-ordered before calculating the checksum).
790:                      *                      All these values affect the way the checksum is calculated.
791:                      *
792:                      * Note:            None
793:                      *
794:                      * Example:         DmaSfmConfigure(DMA_CHKSUM_CRC, DMA_BITO_LSb, DMA_REORDER_ENDIAN);
795:                      ********************************************************************/
796:                     extern __inline__ void __attribute__((always_inline)) DmaSfmConfigure(DmaChksumType cType, DmaBitOrder bitO, DmaReorderMode rMode)
797:                     {
798:                         DCRCCONCLR=_DCRCCON_CRCTYP_MASK|_DCRCCON_BITO_MASK|_DCRCCON_BYTO_MASK;
799:                         DCRCCONSET=(cType<<_DCRCCON_CRCTYP_POSITION)|(bitO<<_DCRCCON_BITO_POSITION)|(rMode<<_DCRCCON_BYTO_POSITION);
800:                     }
801:                 
802:                     /*********************************************************************
803:                      * Function:        void DmaSfmTxferReorder(int enable)
804:                      *
805:                      * PreCondition:    None
806:                      *
807:                      * Input:           enable - boolean to enable/disable the re-ordering of the data transfer
808:                      *
809:                      * Output:          None
810:                      *
811:                      * Side Effects:    None
812:                      *
813:                      * Overview:        The function configures the data transfer re-ordering of the SFM module.
814:                      *                  If the re-ordering is enabled, the data is read from the source, re-ordered accordingly and then written to the destination.
815:                      *                  Otherwise the data is written to the destination un-modified.
816:                      *                  The re-ordering is the one specified by the DmaReorderMode parameter in the DmaSfmConfigure() call.
817:                      *
818:                      *
819:                      * Note:            - The data transfer re-ordering should be used only for normal (background mode) data transfers.
820:                      *                  - In append mode the data transfer re-ordering should not be enabled (undefined behavior)!
821:                      *                  - Whenever the data re-ordering is enabled, the transfer should be aligned at both ends (source and destination).
822:                      *                    Un-aligned transfers are not supported (undefined behavior)!
823:                      *
824:                      * Example:         DmaSfmTxferReorder();
825:                      ********************************************************************/
826:                     extern __inline__ void __attribute__((always_inline)) DmaSfmTxferReorder(int enable)
827:                     {
828:                         DCRCCONCLR=_DCRCCON_WBO_MASK;
829:                         DCRCCONSET=(enable<<_DCRCCON_WBO_POSITION);
830:                     }
831:                 
832:                 
833:                      /*********************************************************************
834:                      * Function:        void DmaSfmCrcConfigure(unsigned int polynomial, int pLen, unsigned int seed)
835:                      *
836:                      * PreCondition:    pLen   - valid polynomial length within 1-32
837:                      *
838:                      * Input:           polynomial  - the layout of the CRC generator
839:                      *                  pLen        - the length of the CRC generator polynomial
840:                      *                  seed        - the initial seed of the CRC generator
841:                      *
842:                      * Output:          None
843:                      *
844:                      * Side Effects:    None
845:                      *
846:                      * Overview:        The function configures the SFM CRC module by setting the parameters that define the generator polynomial:
847:                      *                  - the length of the CRC generator polynomial, pLen;
848:                      *                  - the function sets the layout of the shift stages that take place in the CRC generation.
849:                      *                    Setting a bit to 1 enables the XOR input from the MSb (pLen bit) to the selected stage in the shift register.
850:                      *                    If bit is cleared, the selected shift stage gets data directly from the previous stage in the shift register.
851:                      *                    Note that in a proper CRC polynomial, both the most significant bit (MSb) and least significant bit(LSb)
852:                      *                    are always a '1'. Considering the generator polynomial: X^16+X^15+X^2+1, the value to be written as
853:                      *                    feedback should be 0x8005, or 0x8004, but not 0x018005;
854:                      *                  - the function sets the seed of the CRC generator. This is the initial data present in the
855:                      *                   CRC shift register before the CRC calculation begins. A good initial value is usually 0xffffffff.
856:                      *
857:                      * Note:            - Bit 0 of the generator polynomial is always XOR'ed.
858:                      *                  - When the append mode is set, the attached DMA channel has to have destination size <=4.
859:                      *                    Upon the transfer completion the calculated CRC is stored at the destination address.
860:                      *                  - When append mode is cleared, the DMA transfer occurs normally, and the CRC value is available using
861:                      *                    the CrcResult() function.
862:                      *                  - The CRC module should be configured before enabled.
863:                      *                  - These settings are relevant only when the SFM is configured for the CRC type of checksum.
864:                      *                  - The checksum register is the same for CRC or IP checksum mode. Therefore, this function changes also the seed for the IP checksum.
865:                      *                  - The way the data is fed into the checksum calculation block and the type of the checksum performed is affected by DmaSfmConfigure().
866:                      *
867:                      * Example:         DmaSfmCrcConfigure(0x04c11db7, 32, 0xffffffff);
868:                      ********************************************************************/
869:                     extern __inline__ void __attribute__((always_inline)) DmaSfmCrcConfigure(unsigned int polynomial, int pLen, unsigned int seed)
870:                     {
871:                         DCRCCONCLR=_DCRCCON_PLEN_MASK;
872:                         DCRCCONSET=(pLen-1)<<_DCRCCON_PLEN_POSITION;
873:                         DCRCDATA=seed;
874:                         DCRCXOR=polynomial;
875:                     }
876:                 
877:                     #define DmaCrcConfigure DmaSfmCrcConfigure  // PIC32_3xx backward compatibility name
878:                 
879:                 
880:                     /*********************************************************************
881:                      * Function:        void DmaSfmAttachChannel(DmaChannel chn, int appendMode)
882:                      *
883:                      * PreCondition:    chn    - valid DMA channel
884:                      *
885:                      * Input:           chn         - the DMA channel to be attached to the checksum module.
886:                      *                  appendMode  - if TRUE the data passed to the checksum generator is not transferred to destination
887:                      *                                but it's written to the destination address when the block transfer is complete.
888:                      *                              - if FALSE the data is transferred normally while the checksum is calculated.
889:                      *                                The checksum will be available using the DmaSfmChecksum function.
890:                      *
891:                      * Output:          None
892:                      *
893:                      * Side Effects:    None
894:                      *
895:                      * Overview:        The function attaches the SFM checksum module to a DMA channel and enables the checksum generator.
896:                      *                  From now on, all the DMA traffic is directed to the SFM checksum generator. Once the DMA block transfer
897:                      *                  is complete, the checksum result is available in the checksum data register.
898:                      *                  If append mode is enabled, no data transfer takes place but the checksum result will be deposited at the DMA destination address.
899:                 
900:                      *
901:                      * Note:            If append mode is enabled the data transfer re-ordering is disabled (illegal combination, see DmaSfmTxferReorder()).
902:                      *
903:                      * Example:         DmaSfmAttachChannel(DMA_CHANNEL0, TRUE);
904:                      ********************************************************************/
905:                     void            DmaSfmAttachChannel(DmaChannel chn, int appendMode);
906:                     #define         CrcAttachChannel    DmaSfmAttachChannel     // PIC32_3xx backward compatibility name
907:                 
908:                     /*********************************************************************
909:                      * Function:        unsigned int DmaSfmChecksum(void)
910:                      *
911:                      * PreCondition:    None
912:                      *
913:                      * Input:           None
914:                      *
915:                      * Output:          the current value of the checksum generator.
916:                      *
917:                      * Side Effects:    None
918:                      *
919:                      * Overview:        The function returns the calculated checksum value.
920:                      *
921:                      * Note:            - The function returns the valid checksum result. The masking out the unused MSbits in the checksum register is done by the hardware.
922:                      *                  - The way the data is fed into the checksum calculation block and the type of the checksum performed is affected by DmaSfmConfigure().
923:                      *
924:                      * Example:         unsigned int myChk=DmaSfmChecksum();
925:                      ********************************************************************/
926:                     extern __inline__ int __attribute__((always_inline)) DmaSfmChecksum(void)
927:                     {
928:                         return DCRCDATA;
929:                     }
930:                     #define     CrcResult   DmaSfmChecksum      // PIC32_3xx backward compatibility name
931:                     #define     DmaCrcGetValue  DmaSfmChecksum      // PIC32_3xx backward compatibility name
932:                 
933:                 
934:                     /*********************************************************************
935:                      * Function:        void DmaSfmSetSeed(unsigned int seed)
936:                      *
937:                      * PreCondition:    None
938:                      *
939:                      * Input:           seed    - the initial seed of the checksum generator
940:                      *
941:                      * Output:          None
942:                      *
943:                      * Side Effects:    None
944:                      *
945:                      * Overview:        The function sets the seed of the checksum generator. This is the initial data present in the
946:                      *                  CRC shift register or the IP checksum calculator before the actual transfer/calculation begins.
947:                      *
948:                      * Note:            When the SFM is configured for IP checksum mode, only the least significant 16 bits are relevant.
949:                      *
950:                      * Example:         DmaSfmSetSeed(0xffffffff);
951:                      ********************************************************************/
952:                     extern __inline__ void __attribute__((always_inline)) DmaSfmSetSeed(unsigned int seed)
953:                     {
954:                         DCRCDATA=seed;
955:                     }
956:                     #define     DmaCrcSetSeed   DmaSfmSetSeed       // PIC32_3xx backward compatibility name
957:                 
958:                 
959:                 /*********************  end of high level functions ****************************************/
960:                 
961:                     // low level definitions for the API functions
962:                 
963:                 
964:                     typedef struct
965:                     {
966:                         union
967:                         {
968:                             struct
969:                             {
970:                                 unsigned int chn:   3;      // last active DMA channel
971:                                 unsigned int rdOp:  1;      // last DMA operation, read if 1, write if 0
972:                             };
973:                             unsigned int    w;                      // word access
974:                         }lastAccess;
975:                         void*   lastAddress;        // most recent DMA address
976:                     }DmaStatus;         // DMA controller status
977:                 
978:                     typedef enum
979:                     {
980:                         DMA_GFLG_SUSPEND =  _DMACON_SUSPEND_MASK,   // suspend DMA controller operation
981:                         DMA_GFLG_ON =       _DMACON_ON_MASK,        // DMA module enabled/desabled
982:                         //
983:                         DMA_GFLG_ALL_FLAGS= DMA_GFLG_SUSPEND|DMA_GFLG_ON        // all flags
984:                     }DmaGlblFlags;  // flags for controlling global DMA controller behavior. From processor header file.
985:                 
986:                 
987:                 
988:                 
989:                     typedef enum
990:                     {
991:                         DMA_EV_ABORT_IRQ_EN =       _DCH0ECON_AIRQEN_MASK,
992:                         DMA_EV_START_IRQ_EN =       _DCH0ECON_SIRQEN_MASK,
993:                         // use DMA_EV_START_IRQ() and DMA_EV_ABORT_IRQ() below for selecting
994:                         // the start and abort IRQ signals
995:                         DMA_EV_MATCH_EN =           _DCH0ECON_PATEN_MASK,
996:                 
997:                 
998:                         // compiler use only field
999:                         _DMA_EV_MAX_MASK =     _DCH0ECON_CHAIRQ_MASK,
1000:                    }DmaEvCtrlFlags;    // DMA channel event control fields accessibile as flags
1001:                    // also part of DmaEvCtrlFlags:
1002:                    #define DMA_EV_START_IRQ(irq)   (DMA_EV_START_IRQ_EN | ((irq)<<_DCH0ECON_CHSIRQ_POSITION))  // NOTE: irq has to be a symbol from the processor header file
1003:                    #define DMA_EV_ABORT_IRQ(irq)   (DMA_EV_ABORT_IRQ_EN | ((irq)<<_DCH0ECON_CHAIRQ_POSITION))  // NOTE: irq has to be a symbol from the processor header file
1004:                
1005:                    // DMA channel event control as a structure:
1006:                    #define DmaEvCtrl   __DCH0ECONbits_t
1007:                
1008:                
1009:                
1010:                
1011:                    typedef enum
1012:                    {
1013:                        DMA_CTL_AUTO_EN =       _DCH0CON_CHAEN_MASK,
1014:                        DMA_CTL_CHAIN_EN =      _DCH0CON_CHCHN_MASK,
1015:                        DMA_CTL_DET_EN =        _DCH0CON_CHAED_MASK,
1016:                        DMA_CTL_CHN_EN =        _DCH0CON_CHEN_MASK,
1017:                        DMA_CTL_CHAIN_DIR =     _DCH0CON_CHCHNS_MASK,
1018:                        // use the DMA_CTL_PRI() below for selecting the DMA
1019:                        // channel priority
1020:                    }DmaChnCtrlFlags;   // controlling the DMA channel with flags
1021:                    // also part of DmaChnCtrlFlags:
1022:                    #define DMA_CTL_PRI(pri)    ((pri)&_DCH0CON_CHPRI_MASK) // DMA Control channel priority
1023:                
1024:                    // DMA channel control as a structure:
1025:                    #define DmaChnCtrl      __DCH0CONbits_t
1026:                
1027:                    typedef struct
1028:                    {
1029:                        void*   vSrcAdd;        // source of the DMA transfer, virtual
1030:                        void*   vDstAdd;        // destination of the DMA transfer, virtual
1031:                        int srcSize;        // source buffer size, 1 to DmaGetMaxTxferSize() bytes. Wrapped around.
1032:                        int dstSize;        // destination buffer size, 1 to DmaGetMaxTxferSize() bytes. Wrapped around.
1033:                        int cellSize;       // no of bytes txferred per event, 1 to DmaGetMaxTxferSize().
1034:                    }DmaTxferCtrl;      // transfer setting: the transfer source, destination addresses and size, cell size
1035:                
1036:                
1037:                    /********************** low level DMA channel functions *******************************/
1038:                
1039:                
1040:                
1041:                    // Global DMA controller functions
1042:                
1043:                    /*********************************************************************
1044:                     * Function:        void DmaEnable(int enable)
1045:                     *
1046:                     * PreCondition:    None
1047:                     *
1048:                     * Input:           enable - boolean to enable/disable the DMA controller
1049:                     *
1050:                     * Output:          None
1051:                     *
1052:                     * Side Effects:    None
1053:                     *
1054:                     * Overview:       The function enables/disables the DMA controller.
1055:                     *
1056:                     * Note:           None.
1057:                     *
1058:                     * Example:        DmaEnable(1);
1059:                     ********************************************************************/
1060:                    extern __inline__ void __attribute__((always_inline)) DmaEnable(int enable)
1061:                    {
1062:                        if(enable)
1063:                        {
1064:                            DMACONSET=_DMACON_ON_MASK;
1065:                        }
1066:                        else
1067:                        {
1068:                            DMACONCLR=_DMACON_ON_MASK;
1069:                            while(DMACONbits.ON);       // wait to take effect
1070:                        }
1071:                    }
1072:                
1073:                    /*********************************************************************
1074:                     * Function:        void DmaReset(void)
1075:                     *
1076:                     * PreCondition:    None
1077:                     *
1078:                     * Input:       None
1079:                     *
1080:                     * Output:          None
1081:                     *
1082:                     * Side Effects:    None
1083:                     *
1084:                     * Overview:        The function resets the DMA controller.
1085:                     *
1086:                     * Note:            None.
1087:                     *
1088:                     * Example:        DmaReset();
1089:                     ********************************************************************/
1090:                    #define            DmaReset()   DmaEnable(0)
1091:                
1092:                
1093:                    /*********************************************************************
1094:                     * Function:        int DmaSuspend(void)
1095:                     *
1096:                     * PreCondition:    None
1097:                     *
1098:                     * Input:       None
1099:                     *
1100:                     * Output:          true if the DMA was previously suspended, false otherwise
1101:                     *
1102:                     *
1103:                     * Side Effects:    None
1104:                     *
1105:                     * Overview:        The function suspends the DMA controller.
1106:                     *
1107:                     * Note:            After the execution of this function the DMA operation is supposed to be suspended.
1108:                     *                  I.e. the function has to wait for the suspension to take place!
1109:                     *
1110:                     * Example:         int susp=DmaSuspend();
1111:                     ********************************************************************/
1112:                        extern __inline__ int __attribute__((always_inline)) DmaSuspend(void)
1113:                    {
1114:                        int suspSt;
1115:                        if(!(suspSt=DMACONbits.SUSPEND))
9D024634  8E033000   LW V1, 12288(S0)
9D024A3C  8E033000   LW V1, 12288(S0)
1116:                        {
1117:                            DMACONSET=_DMACON_SUSPEND_MASK;     // suspend
9D024644  24031000   ADDIU V1, ZERO, 4096
9D024A4C  AE033008   SW V1, 12296(S0)
1118:                            while((DMACONbits.DMABUSY));    // wait to be actually suspended
9D02464C  8E033000   LW V1, 12288(S0)
9D024A50  8E033000   LW V1, 12288(S0)
1119:                        }
1120:                        return suspSt;
1121:                    }
1122:                
1123:                
1124:                
1125:                    /*********************************************************************
1126:                     * Function:        void DmaResume(int susp)
1127:                     *
1128:                     * PreCondition:    None
1129:                     *
1130:                     * Input:       the desired DMA suspended state.
1131:                     *
1132:                     * Output:          None
1133:                     *
1134:                     * Side Effects:    None
1135:                     *
1136:                     * Overview:        The function restores the DMA controller activity to the old suspended mode.
1137:                     *
1138:                     * Note:            None.
1139:                     *
1140:                     * Example:         int isSusp=DmaSuspend(); {....}; DmaResume(isSusp);
1141:                     ********************************************************************/
1142:                        extern __inline__ void __attribute__((always_inline)) DmaResume(int susp)
1143:                    {
1144:                        if(susp)
1145:                        {
1146:                            DmaSuspend();
1147:                        }
1148:                        else
1149:                        {
1150:                            DMACONCLR=_DMACON_SUSPEND_MASK;     // resume DMA activity
9D024694  24041000   ADDIU A0, ZERO, 4096
9D024698  3C03BF88   LUI V1, -16504
9D02469C  AC643004   SW A0, 12292(V1)
1151:                        }
1152:                    }
1153:                
1154:                    /*********************************************************************
1155:                     * Function:        void DmaGetStatus(DmaStatus* pStat)
1156:                     *
1157:                     * PreCondition:    pStat   - valid pointer
1158:                     *
1159:                     * Input:           pStat   - pointer to a DmaStatus structure to store the current DMA controller
1160:                     *                          status, carrying the following info:
1161:                     *                              - chn:  the last active DMA channel
1162:                     *                              - rdOp: the last DMA operation, read/write
1163:                     *                              - lastAddress: the most recent DMA address
1164:                     *
1165:                     * Output:          None
1166:                     *
1167:                     * Side Effects:    None
1168:                     *
1169:                     * Overview:        The function updates the info for the current DMA controller status.
1170:                     *                  It updates the last DMA: operation, channel used and address.
1171:                     *
1172:                     * Note:            None.
1173:                     *
1174:                     * Example:         DmaStatus stat; DmaGetStatus(&stat);
1175:                     ********************************************************************/
1176:                     void           DmaGetStatus(DmaStatus* pStat);
1177:                
1178:                    /*********************************************************************
1179:                     * Function:        void DmaSetGlobalFlags(DmaGlblFlags gFlags)
1180:                     *
1181:                     * PreCondition:    None
1182:                     *
1183:                     * Input:           gFlags - flags to be set, having the following fields:
1184:                     *          - DMA_GFLG_SUSPEND: DMA controller operation suspend
1185:                     *          - DMA_GFLG_ON: DMA controller enabled/desabled
1186:                     *          - DMA_GFLG_ALL_FLAGS: all flags
1187:                     *
1188:                     * Output:          None
1189:                     *
1190:                     * Side Effects:    None
1191:                     *
1192:                     * Overview:        The function affects the global behavior of the DMA controller.
1193:                     *                  It sets the specified flags. Any flag that is set in the gFlags will be
1194:                     *                  enabled, the other flags won't be touched.
1195:                     *
1196:                     * Note:            None.
1197:                     *
1198:                     * Example:         DmaSetGlobalFlags(DMA_GFLG_ON);
1199:                     ********************************************************************/
1200:                        extern __inline__ void __attribute__((always_inline)) DmaSetGlobalFlags(DmaGlblFlags gFlags)
1201:                    {
1202:                        DMACONSET=gFlags;
1203:                    }
1204:                
1205:                    /*********************************************************************
1206:                     * Function:        void DmaClrGlobalFlags(DmaGlblFlags gFlags)
1207:                     *
1208:                     * PreCondition:    None
1209:                     *
1210:                     * Input:           gFlags - flags to be cleared, having the following fields:
1211:                     *                               - DMA_GFLG_SUSPEND: DMA controller operation suspend
1212:                     *                               - DMA_GFLG_ON: DMA controller enabled/desabled
1213:                     *                               - DMA_GFLG_ALL_FLAGS: all flags
1214:                     *
1215:                     * Output:          None
1216:                     *
1217:                     * Side Effects:    None
1218:                     *
1219:                     * Overview:        The function affects the global behavior of the DMA controller.
1220:                     *                  It clears the specified flags. Any flag that is set in the gFlags will be
1221:                     *                  cleared, the other flags won't be touched.
1222:                     *
1223:                     * Note:            None.
1224:                     *
1225:                     * Example:         DmaClrGlobalFlags(DMA_GFLG_SUSPEND);
1226:                     ********************************************************************/
1227:                        extern __inline__ void __attribute__((always_inline)) DmaClrGlobalFlags(DmaGlblFlags gFlags)
1228:                    {
1229:                        DMACONCLR=gFlags;
1230:                    }
1231:                
1232:                
1233:                    /*********************************************************************
1234:                     * Function:        void DmaWriteGlobalFlags(DmaGlblFlags gFlags)
1235:                     *
1236:                     * PreCondition:    None
1237:                     *
1238:                     * Input:           gFlags - flags to be set, having the following fields:
1239:                     *                                 - DMA_GFLG_SUSPEND: DMA controller operation suspend
1240:                     *                                 - DMA_GFLG_ON: DMA controller enabled/desabled
1241:                     *                                 - DMA_GFLG_ALL_FLAGS: all flags
1242:                     *
1243:                     * Output:          None
1244:                     *
1245:                     * Side Effects:    None
1246:                     *
1247:                     * Overview:        The function affects the global behavior of the DMA controller.
1248:                     *                  It forces the flags to have the specified gFlags value.
1249:                     *
1250:                     * Note:            None.
1251:                     *
1252:                     * Example:         DmaWriteGlobalFlags(DMA_GFLG_ALL_FLAGS);
1253:                     ********************************************************************/
1254:                        extern __inline__ void __attribute__((always_inline)) DmaWriteGlobalFlags(DmaGlblFlags gFlags)
1255:                    {
1256:                        DMACON=gFlags;
1257:                    }
1258:                
1259:                    /*********************************************************************
1260:                     * Function:        DmaGlblFlags DmaGetGlobalFlags(void)
1261:                     *
1262:                     * PreCondition:    None
1263:                     *
1264:                     * Input:           None
1265:                     *
1266:                     * Output:          The current DMA controller flags settings.
1267:                     *                              - DMA_GFLG_SUSPEND: DMA controller operation suspend
1268:                     *                              - DMA_GFLG_ON: DMA controller enabled/desabled
1269:                     *
1270:                     * Side Effects:    None
1271:                     *
1272:                     * Overview:        The function returns the global flags of the DMA controller.
1273:                     *
1274:                     * Note:            None.
1275:                     *
1276:                     * Example:         DmaGlblFlags dmaFlags=DmaGetGlobalFlags();
1277:                     ********************************************************************/
1278:                        extern __inline__ DmaGlblFlags __attribute__((always_inline)) DmaGetGlobalFlags(void)
1279:                    {
1280:                        return (DmaGlblFlags)DMACON;
1281:                    }
1282:                
1283:                
1284:                    /*********************************************************************
1285:                     * Function:        int DmaGetMaxTxferSize(void)
1286:                     *
1287:                     * PreCondition:    None
1288:                     *
1289:                     * Input:           None
1290:                     *
1291:                     * Output:          The maximum transfer capacity for a DMA channel, in bytes.
1292:                     *
1293:                     * Side Effects:    None
1294:                     *
1295:                     * Overview:        The function returns the maximum number of bytes that can be transferred by a DMA channel.
1296:                     *
1297:                     * Note:            Revision dependant.
1298:                     *
1299:                     * Example:         int dmaMaxSz=DmaGetMaxTxferSize();
1300:                     ********************************************************************/
1301:                    extern __inline__ int __attribute__((always_inline)) DmaGetMaxTxferSize(void)
1302:                    {
1303:                        return 65536;
1304:                    }
1305:                
1306:                    // Direct Channel control functions
1307:                
1308:                    typedef enum
1309:                    {
1310:                        DMA_CONFIG_DEFAULT = 0,                             // DMA default operation
1311:                        DMA_CONFIG_AUTO = _DCH0CON_CHAEN_MASK,              // DMA channel is auto enabled
1312:                        DMA_CONFIG_CHAIN_LOW  = (_DCH0CON_CHCHN_MASK|_DCH0CON_CHCHNS_MASK), // DMA channel is chained to lower channel
1313:                        DMA_CONFIG_CHAIN_HI  = (_DCH0CON_CHCHN_MASK),       // DMA channel is chained to higher channel
1314:                        DMA_CONFIG_DET_EN = _DCH0CON_CHAED_MASK,            // events detection enabled while channel off
1315:                        DMA_CONFIG_ENABLE = _DCH0CON_CHEN_MASK,             // DMA channel is enabled after open
1316:                        DMA_CONFIG_MATCH    = 0x80000000,                   // DMA channel stops on match
1317:                    }DmaConfigFlags;    // flags for the channel configuration
1318:                
1319:                
1320:                
1321:                    /*********************************************************************
1322:                     * Function:        void DmaChnConfigure(DmaChannel chn, DmaChannelPri chPri, DmaConfigFlags cFlags)
1323:                     *
1324:                     * PreCondition:    chPri  - valid channel priority, 0-3
1325:                     *
1326:                     * Input:           chn    - channel to be configured in the DMA controller
1327:                     *                  chPri  - the priority given to the channel, 0-3
1328:                     *                  cFlags - orred flags specifying the configuration:
1329:                     *                           DMA_CONFIG_DEFAULT: DMA default operation mode
1330:                     *                           DMA_CONFIG_AUTO:   DMA channel is auto enabled
1331:                     *                           DMA_CONFIG_CHAIN_LOW: DMA channel is chained to lower channel
1332:                     *                           DMA_CONFIG_CHAIN_HI: DMA channel is chained to higher channel
1333:                     *                           DMA_CONFIG_DET_EN: events detection enabled while channel off
1334:                     *                           DMA_CONFIG_ENABLE: DMA channel is enabled when opened
1335:                     *                           DMA_CONFIG_MATCH:  DMA channel stops on match
1336:                     *
1337:                     *
1338:                     *
1339:                     * Output:          None
1340:                     *
1341:                     * Side Effects:    None
1342:                     *
1343:                     * Overview:        The function configures the selected DMA channel using the supplied user flags and priority.
1344:                     *
1345:                     * Note:            - The channel is NOT turned off. It should be turned off before calling this function.
1346:                     *                  The channel is just configured.
1347:                     *                  - After calling this function, the channel should be enabled using DmaChnEnable(chn) call
1348:                     *                  if DMA_CONFIG_ENABLE flag was not specified.
1349:                     *                  - The function does not touch the interrupt flags, interrupt enables, etc.
1350:                     *                  The interrupt flags should have been previously cleared and interrupts disabled before calling this function.
1351:                     *                  - The start and abort Irqs, the channel event enable flags are not touched/cleared by this function.
1352:                     *                  User has to call event channel functions to clear/enable the event flags if needed.
1353:                     *
1354:                     * Example:         DmaChnDisable(DMA_CHANNEL2); DmaChnConfigure(DMA_CHANNEL2, DMA_CHN_PRI2, DMA_CONFIG_AUTO|DMA_CONFIG_MATCH|DMA_CONFIG_ENABLE);
1355:                     ********************************************************************/
1356:                    void            DmaChnConfigure(DmaChannel chn, DmaChannelPri chPri, DmaConfigFlags cFlags);
1357:                
1358:                
1359:                    /*********************************************************************
1360:                     * Function:        int DmaChnGetSrcPnt(DmaChannel chn)
1361:                     *
1362:                     * PreCondition:    chn - valid DMA channel
1363:                     *
1364:                     * Input:           chn     - DMA channel number
1365:                     *
1366:                     * Output:          Current channel source pointer.
1367:                     *
1368:                     * Side Effects:    None
1369:                     *
1370:                     * Overview:        The function retrieves the current source pointer for the selected DMA channel.
1371:                     *                  It is the current offset, 0 to DmaGetMaxTxferSize()-1, in the source transfer buffer.
1372:                     *
1373:                     * Note:            None
1374:                     *
1375:                     * Example:         int srcPnt=DmaChnGetSrcPnt(DMA_CHANNEL3);
1376:                     ********************************************************************/
1377:                     int            DmaChnGetSrcPnt(DmaChannel chn);
1378:                
1379:                    /*********************************************************************
1380:                     * Function:        int DmaChnGetDstPnt(DmaChannel chn)
1381:                     *
1382:                     * PreCondition:    chn - valid DMA channel
1383:                     *
1384:                     * Input:           chn     - DMA channel number
1385:                     *
1386:                     * Output:          Current channel destination pointer.
1387:                     *
1388:                     * Side Effects:    None
1389:                     *
1390:                     * Overview:        The function retrieves the current destination pointer for the selected DMA channel.
1391:                     *                  It is the current offset, 0 to DmaGetMaxTxferSize()-1, in the destination transfer buffer.
1392:                     *
1393:                     * Note:            None
1394:                     *
1395:                     * Example:         int dstPnt=DmaChnGetDstPnt(DMA_CHANNEL3);
1396:                     ********************************************************************/
1397:                     int            DmaChnGetDstPnt(DmaChannel chn);
1398:                
1399:                    /*********************************************************************
1400:                     * Function:        int DmaChnGetCellPnt(DmaChannel chn)
1401:                     *
1402:                     * PreCondition:    chn - valid DMA channel
1403:                     *
1404:                     * Input:           chn     - DMA channel number
1405:                     *
1406:                     * Output:          Current channel transfer pointer.
1407:                     *
1408:                     * Side Effects:    None
1409:                     *
1410:                     * Overview:        The function retrieves the current transfer progress pointer for the selected DMA channel.
1411:                     *                  It ranges 0 to DmaGetMaxTxferSize()-1.
1412:                     *
1413:                     * Note:            None
1414:                     *
1415:                     * Example:         int cellPnt=DmaChnGetCellPnt(DMA_CHANNEL3);
1416:                     ********************************************************************/
1417:                     int            DmaChnGetCellPnt(DmaChannel chn);
1418:                
1419:                
1420:                
1421:                    /*********************************************************************
1422:                     * Function:        void DmaChnSetEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl)
1423:                     *
1424:                     * PreCondition:    chn - valid DMA channel
1425:                     *
1426:                     * Input:           chn         - DMA channel number
1427:                     *                  dmaEvCtrl   -   either a DmaEvCtrl structure field, carrying the following info:
1428:                     *                                      - AIRQEN: enable/disable the abort IRQ action
1429:                     *                                      - SIRQEN: enable/disable the start IRQ action
1430:                     *                                      - PATEN: enable/disable the pattern match and abort
1431:                     *                                  or any of the DmaEvCtrlFlags:
1432:                     *                                      DMA_EV_ABORT_IRQ_EN|DMA_EV_START_IRQ_EN|DMA_EV_MATCH_EN
1433:                     *
1434:                     *
1435:                     * Output:          None
1436:                     *
1437:                     * Side Effects:    None
1438:                     *
1439:                     * Overview:        The function sets the events that start and abort the transfer
1440:                     *                  for the selected DMA channel.
1441:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
1442:                     *                  enabled for the selected channel, the other channel event flags won't be touched.
1443:                     *
1444:                     * Note:            None.
1445:                     *
1446:                     * Example:         either:
1447:                     *                      DmaChnSetEventControlFlags(DMA_CHANNEL3, DMA_EV_MATCH_EN|DMA_EV_START_IRQ_EN;
1448:                     *                  or:
1449:                     *                      DmaEvCtrl evCtrl; evCtrl.w=0; evCtrl.PATEN=1; evCtrl.SIRQEN=1;
1450:                     *                      DmaChnSetEventControlFlags(DMA_CHANNEL3, evCtrl.w);
1451:                     *
1452:                     ********************************************************************/
1453:                     void           DmaChnSetEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl);
1454:                
1455:                
1456:                    /*********************************************************************
1457:                     * Function:        void DmaChnClrEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl)
1458:                     *
1459:                     * PreCondition:    chn - valid DMA channel
1460:                     *
1461:                     * Input:           chn         - DMA channel number
1462:                     *                  dmaEvCtrl   -   either a DmaEvCtrl structure field, carrying the following info:
1463:                     *                                      - AIRQEN: enable/disable the abort IRQ action
1464:                     *                                      - SIRQEN: enable/disable the start IRQ action
1465:                     *                                      - PATEN: enable/disable the pattern match and abort
1466:                     *                                  or any of the DmaEvCtrlFlags:
1467:                     *                                      DMA_EV_ABORT_IRQ_EN|DMA_EV_START_IRQ_EN|DMA_EV_MATCH_EN
1468:                     *
1469:                     *
1470:                     * Output:          None
1471:                     *
1472:                     * Side Effects:    None
1473:                     *
1474:                     * Overview:        The function clears the events that start and abort the transfer
1475:                     *                  for the selected DMA channel.
1476:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
1477:                     *                  disabled for the selected channel, the other channel event flags won't be touched.
1478:                     *
1479:                     * Note:            None.
1480:                     *
1481:                     * Example:         either:
1482:                     *                      DmaChnClrEventControlFlags(DMA_CHANNEL3, DMA_EV_MATCH_EN|DMA_EV_START_IRQ_EN);
1483:                     *                  or:
1484:                     *                      DmaEvCtrl evCtrl; evCtrl.w=0; evCtrl.PATEN=1; evCtrl.AIRQEN=1;
1485:                     *                      DmaChnClrEventControlFlags(DMA_CHANNEL3, evCtrl.w);
1486:                     *
1487:                     ********************************************************************/
1488:                     void           DmaChnClrEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl);
1489:                
1490:                
1491:                
1492:                    /*********************************************************************
1493:                     * Function:        void DmaChnWriteEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl)
1494:                     *
1495:                     * PreCondition:    chn - valid DMA channel
1496:                     *
1497:                     * Input:           chn         - DMA channel number
1498:                     *                  dmaEvCtrl   -   either a DmaEvCtrl structure field, carrying the following info:
1499:                     *                                      - AIRQEN: enable/disable the abort IRQ action
1500:                     *                                      - SIRQEN: enable/disable the start IRQ action
1501:                     *                                      - PATEN: enable/disable the pattern match and abort
1502:                     *                                      - CHSIRQ: IRQ number to start the DMA channel transfer
1503:                     *                                      - CHAIRQ: IRQ number to abort the DMA channel transfer
1504:                     *                                  or any of the DmaEvCtrlFlags:
1505:                     *                                      DMA_EV_ABORT_IRQ_EN|DMA_EV_START_IRQ_EN|DMA_EV_MATCH_EN|DMA_EV_START_IRQ(irq)|DMA_EV_ABORT_IRQ(irq)
1506:                     *
1507:                     *
1508:                     * Output:          None
1509:                     *
1510:                     * Side Effects:    None
1511:                     *
1512:                     * Overview:        The function writes the events that start and abort the transfer
1513:                     *                  for the selected DMA channel.
1514:                     *
1515:                     * Note:            None.
1516:                     *
1517:                     * Example:         either:
1518:                     *                      DmaChnWriteEventControlFlags(DMA_CHANNEL3, DMA_EV_MATCH_EN|DMA_EV_START_IRQ(_UART2_RX_IRQ));
1519:                     *                  or:
1520:                     *                      DmaEvCtrl evCtrl; evCtrl.w=0; evCtrl.AIRQEN=1; evCtrl.PATEN=1; evCtrl.CHSIRQ=_UART2_RX_IRQ;
1521:                     *                      DmaChnWriteEventControlFlags(DMA_CHANNEL3, evCtrl.w);
1522:                     *
1523:                     ********************************************************************/
1524:                     void           DmaChnWriteEventControlFlags(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl);
1525:                
1526:                
1527:                
1528:                    /*********************************************************************
1529:                     * Function:        void DmaChnSetEventControl(DmaChannel chn, DmaEvCtrlFlags dmaEvCtrl)
1530:                     *
1531:                     * PreCondition:    chn - valid DMA channel
1532:                     *
1533:                     * Input:           chn         - DMA channel number
1534:                     *                  dmaEvCtrl   -   either a DmaEvCtrl structure field, carrying the following info:
1535:                     *                                      - AIRQEN: enable/disable the abort IRQ action
1536:                     *                                      - SIRQEN: enable/disable the start IRQ action
1537:                     *                                      - PATEN: enable/disable the pattern match and abort
1538:                     *                                      - CHSIRQ: IRQ number to start the DMA channel transfer
1539:                     *                                      - CHAIRQ: IRQ number to abort the DMA channel transfer
1540:                     *                                  or any of the DmaEvCtrlFlags:
1541:                     *                                      DMA_EV_ABORT_IRQ_EN|DMA_EV_START_IRQ_EN|DMA_EV_MATCH_EN|DMA_EV_START_IRQ(irq)|DMA_EV_ABORT_IRQ(irq)
1542:                     *
1543:                     *
1544:                     * Output:          None
1545:                     *
1546:                     * Side Effects:    None
1547:                     *
1548:                     * Overview:        The function sets the events that start and abort the transfer
1549:                     *                  for the selected DMA channel.
1550:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
1551:                     *                  enabled for the selected channel, the other channel event flags won't be touched.
1552:                     *
1553:                     * Note:           A shorter name for DmaChnWriteEventControlFlags();
1554:                     *
1555:                     * Example:         either:
1556:                     *                      DmaChnSetEventControl(DMA_CHANNEL3, DMA_EV_MATCH_EN|DMA_EV_START_IRQ(_UART2_RX_IRQ));
1557:                     *                  or:
1558:                     *                      DmaEvCtrl evCtrl; evCtrl.w=0; evCtrl.AIRQEN=1; evCtrl.PATEN=1; evCtrl.CHSIRQ=_UART2_RX_IRQ;
1559:                     *                      DmaChnSetEventControl(DMA_CHANNEL3, evCtrl.w);
1560:                     *
1561:                     ********************************************************************/
1562:                    #define         DmaChnSetEventControl(chn, dmaEvCtrl)   DmaChnWriteEventControlFlags(chn, dmaEvCtrl)
1563:                
1564:                
1565:                    /*********************************************************************
1566:                     * Function:        DmaEvCtrlFlags DmaChnGetEventControl(DmaChannel chn)
1567:                     *
1568:                     * PreCondition:    chn - valid DMA channel
1569:                     *
1570:                     * Input:           chn     - DMA channel number
1571:                     *
1572:                     * Output:          -   either a DmaEvCtrl structure field, carrying the following info:
1573:                     *                          - AIRQEN: enable/disable the abort IRQ action
1574:                     *                          - SIRQEN: enable/disable the start IRQ action
1575:                     *                          - PATEN: enable/disable the pattern match and abort
1576:                     *                          - CHSIRQ: IRQ number to start the DMA channel transfer
1577:                     *                          - CHAIRQ: IRQ number to abort the DMA channel transfer
1578:                     *                      or any of the DmaEvCtrlFlags:
1579:                     *                          DMA_EV_ABORT_IRQ_EN|DMA_EV_START_IRQ_EN|DMA_EV_MATCH_EN|DMA_EV_START_IRQ(irq)|DMA_EV_ABORT_IRQ(irq)
1580:                     *
1581:                     *
1582:                     * Side Effects:    None
1583:                     *
1584:                     * Overview:        The function retrieves the events that start and abort the transfer
1585:                     *                  for the selected DMA channel.
1586:                     *
1587:                     * Note:            None.
1588:                     *
1589:                     * Example:         either:
1590:                     *                      DmaEvCtrlFlags evCtrlW=DmaChnGetEventControl(DMA_CHANNEL3); if(evCtrlW&DMA_EV_MATCH_EN) {...}
1591:                     *                  or:
1592:                     *                      DmaEvCtrl evCtrl; evCtrl.w=DmaChnGetEventControl(DMA_CHANNEL3); if(evCtrl.PATEN){...}
1593:                     *
1594:                     ********************************************************************/
1595:                     DmaEvCtrlFlags DmaChnGetEventControl(DmaChannel chn);
1596:                
1597:                
1598:                    /*********************************************************************
1599:                     * Function:        void DmaChnSetControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl)
1600:                     *
1601:                     * PreCondition:    chn - valid DMA channel
1602:                     *
1603:                     * Input:           chn         - DMA channel number
1604:                     *                  dmaChnCtrl  -   either a DmaChnCtrl structure field, carrying the following info:
1605:                     *                                      - autoEn: enable/disable the automatic mode
1606:                     *                                      - chainEn: enable/disable channel chaining
1607:                     *                                      - detectEn: enable/disable events detection when channel disabled
1608:                     *                                      - chEn: enable/disable channel functionality
1609:                     *                                      - chainDir: chain direction: chain to lower(1)/higher(0),pri channel
1610:                     *                                  or any of the DmaChnCtrlFlags flags:
1611:                     *                                      DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN|DMA_CTL_DET_EN|DMA_CTL_CHN_EN|DMA_CTL_CHAIN_DIR
1612:                     *
1613:                     * Output:          None
1614:                     *
1615:                     * Side Effects:    None
1616:                     *
1617:                     * Overview:        The function sets the selected DMA channel control flags:
1618:                     *                  the chaining or auto mode, and events detection.
1619:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the dmaChnCtrl will be
1620:                     *                  set for the selected channel, the other channel control flags won't be touched.
1621:                     *
1622:                     * Note:            None.
1623:                     *
1624:                     * Example:         either:
1625:                     *                      DmaChnSetControlFlags(DMA_CHANNEL3, DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN);
1626:                     *                  or:
1627:                     *                      DmaChnCtrl chCtrl; chCtrl.w=0; chCtrl.autoEn=1; chCtrl.chainEn=1;
1628:                     *                      DmaChnSetControlFlags(DMA_CHANNEL3, chCtrl.w);
1629:                     *
1630:                     ********************************************************************/
1631:                     void           DmaChnSetControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl);
1632:                
1633:                    /*********************************************************************
1634:                     * Function:        void DmaChnClrControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl)
1635:                     *
1636:                     * PreCondition:    chn - valid DMA channel
1637:                     *
1638:                     * Input:           chn         - DMA channel number
1639:                     *                  dmaChnCtrl  -   either a DmaChnCtrl structure field, carrying the following info:
1640:                     *                                      - autoEn: enable/disable the automatic mode
1641:                     *                                      - chainEn: enable/disable channel chaining
1642:                     *                                      - detectEn: enable/disable events detection when channel disabled
1643:                     *                                      - chEn: enable/disable channel functionality
1644:                     *                                      - chainDir: chain direction: chain to lower(1)/higher(0),pri channel
1645:                     *                                  or any of the DmaChnCtrlFlags flags:
1646:                     *                                      DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN|DMA_CTL_DET_EN|DMA_CTL_CHN_EN|DMA_CTL_CHAIN_DIR
1647:                     *
1648:                     * Output:          None
1649:                     *
1650:                     * Side Effects:    None
1651:                     *
1652:                     * Overview:        The function clears the selected DMA channel control flags:
1653:                     *                  the chaining or auto mode and events detection.
1654:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the dmaChnCtrl will be
1655:                     *                  cleared for the selected channel, the other channel control flags won't be touched.
1656:                     *
1657:                     * Note:            None.
1658:                     *
1659:                     * Example:         either:
1660:                     *                      DmaChnClrControlFlags(DMA_CHANNEL3, DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN);
1661:                     *                  or:
1662:                     *                      DmaChnCtrl chCtrl; chCtrl.w=0; chCtrl.autoEn=1; chCtrl.chainEn=1;
1663:                     *                      DmaChnClrControlFlags(DMA_CHANNEL3, chCtrl.w);
1664:                     *
1665:                     ********************************************************************/
1666:                     void           DmaChnClrControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl);
1667:                
1668:                    /*********************************************************************
1669:                     * Function:        void DmaChnWriteControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl)
1670:                     *
1671:                     * PreCondition:    chn - valid DMA channel
1672:                     *
1673:                     * Input:           chn         - DMA channel number
1674:                     *                  dmaChnCtrl  -   either a DmaChnCtrl structure field, carrying the following info:
1675:                     *                                      - chPri: channel priority 0-3
1676:                     *                                      - autoEn: enable/disable the automatic mode
1677:                     *                                      - chainEn: enable/disable channel chaining
1678:                     *                                      - detectEn: enable/disable events detection when channel disabled
1679:                     *                                      - chEn: enable/disable channel functionality
1680:                     *                                      - chainDir: chain direction: chain to lower(1)/higher(0),pri channel
1681:                     *                                  or any of the DmaChnCtrlFlags flags:
1682:                     *                                      DMA_CTL_PRI(pri)|DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN|DMA_CTL_DET_EN|DMA_CTL_CHN_EN|DMA_CTL_CHAIN_DIR
1683:                     *
1684:                     * Output:          None
1685:                     *
1686:                     * Side Effects:    None
1687:                     *
1688:                     * Overview:        The function enables/disables the selected DMA channel and also sets
1689:                     *                  the channel priority, chaining mode or auto and events detection.
1690:                     *
1691:                     * Note:            None.
1692:                     *
1693:                     * Example:         either:
1694:                     *                      DmaChnWriteControlFlags(DMA_CHANNEL3, DMA_CTL_PRI(DMA_CHN_PRI2)|DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN);
1695:                     *                  or:
1696:                     *                      DmaChnCtrl chCtrl; chCtrl.w=0; chCtrl.chPri=DMA_CHN_PRI2; chCtrl.autoEn=1; chCtrl.chainEn=1;
1697:                     *                      DmaChnWriteControlFlags(DMA_CHANNEL3, chCtrl.w);
1698:                     *
1699:                     ********************************************************************/
1700:                     void           DmaChnWriteControlFlags(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl);
1701:                
1702:                    /*********************************************************************
1703:                     * Function:        void DmaChnSetControl(DmaChannel chn, DmaChnCtrlFlags dmaChnCtrl)
1704:                     *
1705:                     * PreCondition:    chn - valid DMA channel
1706:                     *
1707:                     * Input:       chn     - DMA channel number
1708:                     *                  dmaChnCtrl  -   either a DmaChnCtrl structure field, carrying the following info:
1709:                     *                      - chPri: channel priority 0-3
1710:                     *                      - autoEn: enable/disable the automatic mode
1711:                     *                      - chainEn: enable/disable channel chaining
1712:                     *                      - detectEn: enable/disable events detection when channel disabled
1713:                     *                      - chEn: enable/disable channel functionality
1714:                     *                      - chainDir: chain direction: chain to lower(1)/higher(0),pri channel
1715:                     *                  or any of the DmaChnCtrlFlags flags:
1716:                     *                      DMA_CTL_PRI(pri)|DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN|DMA_CTL_DET_EN|DMA_CTL_CHN_EN|DMA_CTL_CHAIN_DIR
1717:                     *
1718:                     * Output:          None
1719:                     *
1720:                     * Side Effects:    None
1721:                     *
1722:                     * Overview:        The function enables/disables the selected DMA channel and also sets
1723:                     *                  the channel priority, chaining mode or auto and events detection.
1724:                     *
1725:                     * Note:            Another name ( backward compatible) for DmaChnWriteControlFlags().
1726:                     *
1727:                     * Example:         either:
1728:                     *                      DmaChnSetControl(DMA_CHANNEL3, DMA_CTL_PRI(DMA_CHN_PRI2)|DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN);
1729:                     *                  or:
1730:                     *                      DmaChnCtrl chCtrl; chCtrl.w=0; chCtrl.chPri=DMA_CHN_PRI2; chCtrl.autoEn=1; chCtrl.chainEn=1;
1731:                     *          DmaChnSetControl(DMA_CHANNEL3, chCtrl.w);
1732:                     *
1733:                     ********************************************************************/
1734:                    #define     DmaChnSetControl(chn, dmaChnCtrl)   DmaChnWriteControlFlags(chn, dmaChnCtrl)
1735:                
1736:                    /*********************************************************************
1737:                     * Function:        DmaChnCtrlFlags DmaChnGetControlFlags(DmaChannel chn)
1738:                     *
1739:                     * PreCondition:    chn - valid DMA channel
1740:                     *
1741:                     * Input:           chn         - DMA channel number
1742:                     *
1743:                     * Output:          - either a DmaChnCtrl structure field, carrying the following info:
1744:                     *                          - chPri: channel priority 0-3
1745:                     *                          - autoEn: enable/disable the automatic mode
1746:                     *                          - chainEn: enable/disable channel chaining
1747:                     *                          - detectEn: enable/disable events detection when channel disabled
1748:                     *                          - chEn: enable/disable channel functionality
1749:                     *                          - chainDir: chain direction: chain to lower(1)/higher(0),pri channel
1750:                     *                      or any of the DmaChnCtrlFlags flags:
1751:                     *                          DMA_CTL_PRI(pri)|DMA_CTL_AUTO_EN|DMA_CTL_CHAIN_EN|DMA_CTL_DET_EN|DMA_CTL_CHN_EN|DMA_CTL_CHAIN_DIR
1752:                     *
1753:                     * Side Effects:    None
1754:                     *
1755:                     * Overview:        The function retrieves the current control settings for the selected DMA channel,
1756:                     *                  including the channel enable/disable status, the channel priority,
1757:                     *                  chaining mode, auto mode and events detection.
1758:                     *
1759:                     * Note:            None.
1760:                     *
1761:                     * Example:         either:
1762:                     *                      DmaChnCtrlFlags ctrl=DmaChnGetControlFlags(DMA_CHANNEL3); if(ctrl&DMA_CTL_AUTO_EN) {...}
1763:                     *                  or:
1764:                     *                      DmaChnCtrl chnCtrl; chnCtrl.w=DmaChnGetControlFlags(DMA_CHANNEL3); if(chnCtrl.autoEn) {...}
1765:                     *
1766:                     ********************************************************************/
1767:                     DmaChnCtrlFlags    DmaChnGetControlFlags(DmaChannel chn);
1768:                
1769:                
1770:                    /*********************************************************************
1771:                     * Function:        int DmaChnGetEvDetect(DmaChannel chn)
1772:                     *
1773:                     * PreCondition:    chn - valid DMA channel
1774:                     *
1775:                     * Input:           chn     - DMA channel number
1776:                     *
1777:                     * Output:          TRUE if an DMA event was detected, FALSE otherwise.
1778:                     *
1779:                     * Side Effects:    None
1780:                     *
1781:                     * Overview:        The function returns the current event detection for the selected DMA channel.
1782:                     *
1783:                     * Note:            None.
1784:                     *
1785:                     * Example:         int evDetect=DmaChnGetEvDetect(DMA_CHANNEL3);
1786:                     *
1787:                     ********************************************************************/
1788:                     int            DmaChnGetEvDetect(DmaChannel chn);
1789:                
1790:                    /*********************************************************************
1791:                     * Function:        void DmaChnGetTxfer(DmaChannel chn, DmaTxferCtrl* pTxCtrl, int mapToK0)
1792:                     *
1793:                     * PreCondition:    chn     - valid DMA channel
1794:                     *                  pTxCtrl - valid pointer
1795:                     *
1796:                     * Input:           chn         - DMA channel number
1797:                     *                  pTxCtrl     - pointer to a DmaTxferCtrl that will carry the following info:
1798:                     *                              - vSrcAdd: source of the DMA transfer
1799:                     *                              - vDstAdd: destination of the DMA transfer
1800:                     *                              - srcSize: source buffer size, 1 to DmaGetMaxTxferSize() bytes, wrapped arround
1801:                     *                              - dstSize: destination buffer size, 1 to DmaGetMaxTxferSize() bytes, wrapped around
1802:                     *                              - cellSize: cell transfer size, 1 to DmaGetMaxTxferSize() bytes.
1803:                     *                  mapToK0     - if TRUE, a Kernel address is mapped to KSeg0, else KSeg1.
1804:                     *
1805:                     * Output:          None
1806:                     *
1807:                     * Side Effects:    None
1808:                     *
1809:                     * Overview:        The function retrieves the transfer characteristics for a DMA channel transfer:
1810:                     *                  the source and the destination addresses.
1811:                     *                  It also retrieves the source and destination lengths
1812:                     *                  and the number of bytes transferred per event.
1813:                     *
1814:                     * Note:            None
1815:                     *
1816:                     * Example:         DmaTxferCtrl txCtl; DmaChnGetTxfer(DMA_CHANNEL3, &txCtl, FALSE);
1817:                     ********************************************************************/
1818:                     void           DmaChnGetTxfer(DmaChannel chn, DmaTxferCtrl* pTxCtrl, int mapToK0);
1819:                
1820:                    // Low level checksum functions
1821:                
1822:                    /*********************************************************************
1823:                     * Function:        void DmaSfmEnable(int enable)
1824:                     *
1825:                     * PreCondition:    None
1826:                     *
1827:                     * Input:           enable _ boolean to enable/disable the SFM functionality
1828:                     *
1829:                     * Output:          None
1830:                     *
1831:                     * Side Effects:    None
1832:                     *
1833:                     * Overview:        The function enables/diables the checksum module functionality.
1834:                     *                  When enabled the attached DMA channel transfers are routed to the SFM module.
1835:                     *
1836:                     * Note:            The SFM module should be properly configured before enabled.
1837:                     *
1838:                     * Example:         DmaSfmEnable(1);
1839:                     ********************************************************************/
1840:                    extern __inline__ void __attribute__((always_inline)) DmaSfmEnable(int enable)
1841:                    {
1842:                        if(enable)
1843:                        {
1844:                            DCRCCONSET=_DCRCCON_CRCEN_MASK;
1845:                        }
1846:                        else
1847:                        {
1848:                            DCRCCONCLR=_DCRCCON_CRCEN_MASK;
1849:                        }
1850:                    }
1851:                    #define DmaCrcEnable    DmaSfmEnable        // PIC32_3xx backward compatibility
1852:                
1853:                
1854:                    /*********************************************************************
1855:                     * Function:        int DmaSfmGetEnable(void)
1856:                     *
1857:                     * PreCondition:    None
1858:                     *
1859:                     * Input:           None
1860:                     *
1861:                     * Output:          TRUE, if the SFM module is enabled
1862:                     *          FALSE otherwise
1863:                     *
1864:                     * Side Effects:    None
1865:                     *
1866:                     * Overview:        The function returns the SFM module enabling status.
1867:                     *
1868:                     * Note:            None
1869:                     *
1870:                     * Example:     int isSfmEnabled=DmaSfmGetEnable();
1871:                     ********************************************************************/
1872:                    extern __inline__ int __attribute__((always_inline)) DmaSfmGetEnable(void)
1873:                    {
1874:                        return DCRCCONbits.CRCEN!=0;
1875:                    }
1876:                    #define     DmaCrcGetEnable     DmaSfmGetEnable     // PIC32_3xx backward compatibility
1877:                
1878:                
1879:                    /*********************************************************************
1880:                     * Function:        void DmaSfmAppendEnable(int enable)
1881:                     *
1882:                     * PreCondition:    None
1883:                     *
1884:                     * Input:           enable _ boolean to enable/disable the SFM append mode
1885:                     *
1886:                     * Output:          None
1887:                     *
1888:                     * Side Effects:    None
1889:                     *
1890:                     * Overview:        The function enables the SFM append mode. In this mode, the attached DMA channel reads
1891:                     *                  the source data but does not write it to the destination address. The data it's just passed
1892:                     *                  to the checksum generator for CRC/IP checksum calculation.
1893:                     *                  When the block transfer is completed, the checksum result is written to the
1894:                     *                  DMA channel destination address.
1895:                     *
1896:                     * Note:            The SFM module should be properly configured before enabled.
1897:                     *
1898:                     * Example:         DmaSfmAppendModeEnable(TRUE);
1899:                     ********************************************************************/
1900:                    extern __inline__ void __attribute__((always_inline)) DmaSfmAppendEnable(int enable)
1901:                    {
1902:                        if(enable)
1903:                        {
1904:                            DCRCCONSET=_DCRCCON_CRCAPP_MASK;
1905:                        }
1906:                        else
1907:                        {
1908:                            DCRCCONCLR=_DCRCCON_CRCAPP_MASK;
1909:                        }
1910:                    }
1911:                    #define     DmaCrcAppendModeEnable  DmaSfmAppendEnable  // PIC32_3xx backward compatibility
1912:                
1913:                
1914:                    /*********************************************************************
1915:                     * Function:        int DmaSfmGetAppendMode(void)
1916:                     *
1917:                     * PreCondition:    None
1918:                     *
1919:                     * Input:           None
1920:                     *
1921:                     * Output:          TRUE, if the SFM append mode is enabled
1922:                     *                  FALSE otherwise
1923:                     *
1924:                     * Side Effects:    None
1925:                     *
1926:                     * Overview:        The function returns the SFM module enabling status.
1927:                     *
1928:                     * Note:            None
1929:                     *
1930:                     * Example:         int isAppendEnabled=DmaSfmGetAppendMode();
1931:                     ********************************************************************/
1932:                    extern __inline__ int __attribute__((always_inline)) DmaSfmGetAppendMode(void)
1933:                    {
1934:                        return DCRCCONbits.CRCAPP!=0;
1935:                    }
1936:                    #define DmaCrcGetAppendMode DmaSfmGetAppendMode     // PIC32_3xx backward compatibility
1937:                
1938:                
1939:                    /*********************************************************************
1940:                     * Function:        void DmaSfmSetAttach(DmaChannel chn)
1941:                     *
1942:                     * PreCondition:    chn     - valid DMA channel
1943:                     *
1944:                     * Input:           chn - the DMA channel to be attached to the SFM module (the DMA channel transfers will be routed to the SFM module)
1945:                     *
1946:                     * Output:          None
1947:                     *
1948:                     * Side Effects:    None
1949:                     *
1950:                     * Overview:        The function directly attaches a DMA channel to the SFM module.
1951:                     *
1952:                     * Note:            None
1953:                     *
1954:                     * Example:         DmaSfmSetAttach(DMA_CHANNEL3);
1955:                     ********************************************************************/
1956:                    extern __inline__ void __attribute__((always_inline)) DmaSfmSetAttach(DmaChannel chn)
1957:                    {
1958:                        DCRCCONCLR=_DCRCCON_CRCCH_MASK;
1959:                        DCRCCONSET=chn;
1960:                    }
1961:                    #define     DmaCrcSetAttach     DmaSfmSetAttach     // PIC32_3xx backward compatibility
1962:                
1963:                
1964:                    /*********************************************************************
1965:                     * Function:        DmaChannel DmaSfmGetAttach(void)
1966:                     *
1967:                     * PreCondition:    None
1968:                     *
1969:                     * Input:           None
1970:                     *
1971:                     * Output:          the DMA channel that is currently attached to the CRC module
1972:                     *
1973:                     * Side Effects:    None
1974:                     *
1975:                     * Overview:        The function returns the DMA channel number that is currently attached to the SFM module.
1976:                     *
1977:                     * Note:            None
1978:                     *
1979:                     * Example:         DmaChannel chn=DmaSfmGetAttach();
1980:                     ********************************************************************/
1981:                    extern __inline__ DmaChannel __attribute__((always_inline)) DmaSfmGetAttach(void)
1982:                    {
1983:                        return (DmaChannel)DCRCCONbits.CRCCH;
1984:                    }
1985:                    #define     DmaCrcGetAttach     DmaSfmGetAttach     // PIC32_3xx backward compatibility
1986:                
1987:                    /*********************************************************************
1988:                     * Function:        void DmaCrcSetPLen(int pLen)
1989:                     *
1990:                     * PreCondition:    pLen - valid polynomial length within 1-32
1991:                     *
1992:                     * Input:           pLen    - the length of the CRC generator polynomial
1993:                     *
1994:                     * Output:          None
1995:                     *
1996:                     * Side Effects:    None
1997:                     *
1998:                     * Overview:        The length of the CRC generator polynomial is set as being pLen;
1999:                     *
2000:                     * Note:            None
2001:                     *
2002:                     * Example:         DmaCrcSetPLen(32);
2003:                     ********************************************************************/
2004:                    extern __inline__ void __attribute__((always_inline)) DmaCrcSetPLen(int pLen)
2005:                    {
2006:                        DCRCCONCLR=_DCRCCON_PLEN_MASK;
2007:                        DCRCCONSET=(pLen)-1;
2008:                    }
2009:                
2010:                    /*********************************************************************
2011:                     * Function:        int DmaCrcGetPLen(void)
2012:                     *
2013:                     * PreCondition:    None
2014:                     *
2015:                     * Input:           None
2016:                     *
2017:                     * Output:          the length of the CRC generator polynomial
2018:                     *
2019:                     * Side Effects:    None
2020:                     *
2021:                     * Overview:        The function returns the current length of the CRC generator polynomial.
2022:                     *                  It's always a number between 1 and 32.
2023:                     *
2024:                     * Note:            None
2025:                     *
2026:                     * Example:         int polyLen=DmaCrcGetPLen();
2027:                     ********************************************************************/
2028:                    extern __inline__ int __attribute__((always_inline)) DmaCrcGetPLen(void)
2029:                    {
2030:                        return  DCRCCONbits.PLEN+1;
2031:                    }
2032:                
2033:                    /*********************************************************************
2034:                     * Function:        void DmaCrcSetShiftFeedback(unsigned int feedback)
2035:                     *
2036:                     * PreCondition:    None
2037:                     *
2038:                     * Input:           feedback - the layout of the CRC generator
2039:                     *
2040:                     * Output:          None
2041:                     *
2042:                     * Side Effects:    None
2043:                     *
2044:                     * Overview:        The function sets the layout of the shift stages that take place in the CRC generation.
2045:                     *                  Setting a bit to 1 enables the XOR input from the MSb (pLen bit) to the selected stage in the shift register.
2046:                     *                  If bit is cleared, the selected shift stage gets data directly from the previous stage in the shift register.
2047:                     *
2048:                     * Note:            Bit 0 of the generator polynomial is always XOR'ed.
2049:                     *
2050:                     * Example:         DmaCrcSetShiftFeedback(0x04c11db7);
2051:                     ********************************************************************/
2052:                    extern __inline__ void __attribute__((always_inline)) DmaCrcSetShiftFeedback(unsigned int feedback)
2053:                    {
2054:                        DCRCXOR=feedback;
2055:                    }
2056:                
2057:                
2058:                    /*********************************************************************
2059:                     * Function:        unsigned int DmaCrcGetShiftFeedback(void)
2060:                     *
2061:                     * PreCondition:    None
2062:                     *
2063:                     * Input:           None
2064:                     *
2065:                     * Output:          the current layout of the CRC generator
2066:                     *
2067:                     * Side Effects:    None
2068:                     *
2069:                     * Overview:        The function returns the layout of the shift stages that take place in the CRC generation.
2070:                     *                  A bit set to 1 enables the XOR input from the MSb (pLen bit) to the selected stage in the shift register.
2071:                     *                  If a bit is cleared, the selected shift stage gets data directly from the previous stage in the shift register.
2072:                     *
2073:                     * Note:            Bit 0 of the generator polynomial is always XOR'ed.
2074:                     *
2075:                     * Example:         int feedback=DmaCrcGetShiftFeedback();
2076:                     ********************************************************************/
2077:                    extern __inline__ unsigned int __attribute__((always_inline)) DmaCrcGetShiftFeedback(void)
2078:                    {
2079:                        return DCRCXOR;
2080:                    }
2081:                
2082:                
2083:                
2084:                    // Channel test/debug and special functions
2085:                
2086:                    /*********************************************************************
2087:                     * Function:        void DmaChnSetEvFlags(DmaChannel chn, DmaEvFlags eFlags)
2088:                     *
2089:                     * PreCondition:    chn - valid DMA channel
2090:                     *
2091:                     * Input:           chn     - DMA channel number
2092:                     *                  eFlags  - event flags with the following significance:
2093:                     *                              - DMA_EV_ERR: address error event
2094:                     *                              - DMA_EV_ABORT: transfer abort event
2095:                     *                              - DMA_EV_CELL_DONE: cell transfer complete event
2096:                     *                              - DMA_EV_BLOCK_DONE: block transfer complete event
2097:                     *                              - DMA_EV_DST_HALF: destination half event
2098:                     *                              - DMA_EV_DST_FULL: destination full event
2099:                     *                              - DMA_EV_SRC_HALF: source half event
2100:                     *                              - DMA_EV_SRC_FULL: source full event
2101:                     *                              - DMA_EV_ALL_EVNTS: all of the above flags
2102:                     *
2103:                     * Output:          None
2104:                     *
2105:                     * Side Effects:    None
2106:                     *
2107:                     * Overview:        The function sets the event flags for the selected DMA channel.
2108:                     *                  Multiple flags can be orr-ed together. Any flag that is set in the eFlags will be
2109:                     *                  set for the selected channel, the other channel event flags won't be touched.
2110:                     *
2111:                     * Note:            This is intended as a channel test function.
2112:                     *
2113:                     * Example:         DmaChnSetEvFlags(DMA_CHANNEL0, DMA_EV_ERR|DMA_EV_ABORT|DMA_EV_BLOCK_DONE|DMA_EV_SRC_FULL);
2114:                     ********************************************************************/
2115:                     void           DmaChnSetEvFlags(DmaChannel chn, DmaEvFlags eFlags);
2116:                
2117:                    /*********************************************************************
2118:                     * Function:        void DmaChnWriteEvFlags(DmaChannel chn, DmaEvFlags eFlags)
2119:                     *
2120:                     * PreCondition:    chn - valid DMA channel
2121:                     *
2122:                     * Input:           chn     - DMA channel number
2123:                     *                  eFlags  - event flags with the following significance:
2124:                     *                              - DMA_EV_ERR: address error event
2125:                     *                              - DMA_EV_ABORT: transfer abort event
2126:                     *                              - DMA_EV_CELL_DONE: cell transfer complete event
2127:                     *                              - DMA_EV_BLOCK_DONE: block transfer complete event
2128:                     *                              - DMA_EV_DST_HALF: destination half event
2129:                     *                              - DMA_EV_DST_FULL: destination full event
2130:                     *                              - DMA_EV_SRC_HALF: source half event
2131:                     *                              - DMA_EV_SRC_FULL: source full event
2132:                     *                              - DMA_EV_ALL_EVNTS: all of the above flags
2133:                     *
2134:                     * Output:          None
2135:                     *
2136:                     * Side Effects:    None
2137:                     *
2138:                     * Overview:        The function writes the event flags for the selected DMA channel.
2139:                     *                  The channel event flags are forced to the eFlags value.
2140:                     *
2141:                     * Note:            This is intended as a channel test function.
2142:                     *
2143:                     * Example:         DmaChnWriteEvFlags(DMA_CHANNEL0, DMA_EV_ERR|DMA_EV_ABORT|DMA_EV_BLOCK_DONE|DMA_EV_SRC_FULL);
2144:                     ********************************************************************/
2145:                     void           DmaChnWriteEvFlags(DmaChannel chn, DmaEvFlags eFlags);
2146:                
2147:                
2148:                    /********************************************************************
2149:                     * Include legacy DMA functions
2150:                     * New projects should not use them!
2151:                     * Note that interrupt functions are no longer provided.
2152:                     * The functions in the int.h should be used instead.
2153:                     ********************************************************************/
2154:                    #ifndef _PLIB_DISABLE_LEGACY
2155:                        #include <peripheral/legacy/dma_legacy.h>
2156:                    #endif
2157:                
2158:                
2159:                #else
2160:                    #undef _DMA_CHANNELS        // no DMA channels
2161:                #endif  // _DMAC0
2162:                
2163:                #endif /*_DMA_1XX_2XX_H_*/
2164:                
2165:                
