\doxysection{Core/\+Src/adc.c File Reference}
\hypertarget{adc_8c}{}\label{adc_8c}\index{Core/Src/adc.c@{Core/Src/adc.c}}


This file provides code for the configuration of the ADC instances.  


{\ttfamily \#include "{}adc.\+h"{}}\newline
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{adc_8c_acccd58aa70215a6b184ad242312ffd0c}{MX\+\_\+\+ADC1\+\_\+\+Init}} (void)
\item 
void \mbox{\hyperlink{adc_8c_a101e2e3433dfe72bbbd0ae3a84489263}{MX\+\_\+\+ADC2\+\_\+\+Init}} (void)
\item 
void \mbox{\hyperlink{adc_8c_ac633a37a9db8b1f45a5f70f973cf05c4}{MX\+\_\+\+ADC3\+\_\+\+Init}} (void)
\item 
void \mbox{\hyperlink{adc_8c_ac3139540667c403c5dfd37a99c610b1c}{HAL\+\_\+\+ADC\+\_\+\+Msp\+Init}} (ADC\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}adc\+Handle)
\item 
void \mbox{\hyperlink{adc_8c_a3f61f2c2af0f122f81a87af8ad7b4360}{HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init}} (ADC\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}adc\+Handle)
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
ADC\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{adc_8c_a22b804736f5648d52f639b2647d4ed13}{hadc1}}
\item 
ADC\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{adc_8c_acd9221f1aa19aebfe0b744947f2daf49}{hadc2}}
\item 
ADC\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{adc_8c_a984624bcf28d1b2fb7e4e18349f65d5c}{hadc3}}
\item 
DMA\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{adc_8c_a1c126854bb1813d31ab4776b21dcc51f}{hdma\+\_\+adc1}}
\item 
DMA\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{adc_8c_ad99dd74cc50b61cf07680c1adaf80337}{hdma\+\_\+adc2}}
\item 
static uint32\+\_\+t \mbox{\hyperlink{adc_8c_aa80765d6a2be18aab6d9f93c12bc9cd8}{HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLED}} =0
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides code for the configuration of the ADC instances. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Function Documentation}
\Hypertarget{adc_8c_a3f61f2c2af0f122f81a87af8ad7b4360}\index{adc.c@{adc.c}!HAL\_ADC\_MspDeInit@{HAL\_ADC\_MspDeInit}}
\index{HAL\_ADC\_MspDeInit@{HAL\_ADC\_MspDeInit}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_MspDeInit()}{HAL\_ADC\_MspDeInit()}}
{\footnotesize\ttfamily \label{adc_8c_a3f61f2c2af0f122f81a87af8ad7b4360} 
void HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{ADC\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}}]{adc\+Handle}{}\end{DoxyParamCaption})}

ADC1 GPIO Configuration PA0 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC1\+\_\+\+IN1 PA1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC1\+\_\+\+IN2

Uncomment the line below to disable the "{}\+ADC1\+\_\+2\+\_\+\+IRQn"{} interrupt Be aware, disabling shared interrupt may affect other IPs

ADC2 GPIO Configuration PC1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN7 PC2 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN8 PC3 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN9

Uncomment the line below to disable the "{}\+ADC1\+\_\+2\+\_\+\+IRQn"{} interrupt Be aware, disabling shared interrupt may affect other IPs

ADC3 GPIO Configuration PB1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC3\+\_\+\+IN1\Hypertarget{adc_8c_ac3139540667c403c5dfd37a99c610b1c}\index{adc.c@{adc.c}!HAL\_ADC\_MspInit@{HAL\_ADC\_MspInit}}
\index{HAL\_ADC\_MspInit@{HAL\_ADC\_MspInit}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_MspInit()}{HAL\_ADC\_MspInit()}}
{\footnotesize\ttfamily \label{adc_8c_ac3139540667c403c5dfd37a99c610b1c} 
void HAL\+\_\+\+ADC\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{ADC\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}}]{adc\+Handle}{}\end{DoxyParamCaption})}

Initializes the peripherals clocks

ADC1 GPIO Configuration PA0 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC1\+\_\+\+IN1 PA1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC1\+\_\+\+IN2

Initializes the peripherals clocks

ADC2 GPIO Configuration PC1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN7 PC2 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN8 PC3 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC2\+\_\+\+IN9

Initializes the peripherals clocks

ADC3 GPIO Configuration PB1 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} ADC3\+\_\+\+IN1\Hypertarget{adc_8c_acccd58aa70215a6b184ad242312ffd0c}\index{adc.c@{adc.c}!MX\_ADC1\_Init@{MX\_ADC1\_Init}}
\index{MX\_ADC1\_Init@{MX\_ADC1\_Init}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{MX\_ADC1\_Init()}{MX\_ADC1\_Init()}}
{\footnotesize\ttfamily \label{adc_8c_acccd58aa70215a6b184ad242312ffd0c} 
void MX\+\_\+\+ADC1\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Common config

Configure the ADC multi-\/mode

Configure Regular Channel

Configure Regular Channel\Hypertarget{adc_8c_a101e2e3433dfe72bbbd0ae3a84489263}\index{adc.c@{adc.c}!MX\_ADC2\_Init@{MX\_ADC2\_Init}}
\index{MX\_ADC2\_Init@{MX\_ADC2\_Init}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{MX\_ADC2\_Init()}{MX\_ADC2\_Init()}}
{\footnotesize\ttfamily \label{adc_8c_a101e2e3433dfe72bbbd0ae3a84489263} 
void MX\+\_\+\+ADC2\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Common config

Configure Regular Channel

Configure Regular Channel

Configure Regular Channel\Hypertarget{adc_8c_ac633a37a9db8b1f45a5f70f973cf05c4}\index{adc.c@{adc.c}!MX\_ADC3\_Init@{MX\_ADC3\_Init}}
\index{MX\_ADC3\_Init@{MX\_ADC3\_Init}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{MX\_ADC3\_Init()}{MX\_ADC3\_Init()}}
{\footnotesize\ttfamily \label{adc_8c_ac633a37a9db8b1f45a5f70f973cf05c4} 
void MX\+\_\+\+ADC3\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Common config

Configure the ADC multi-\/mode

Configure Regular Channel

\doxysubsection{Variable Documentation}
\Hypertarget{adc_8c_a22b804736f5648d52f639b2647d4ed13}\index{adc.c@{adc.c}!hadc1@{hadc1}}
\index{hadc1@{hadc1}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{hadc1}{hadc1}}
{\footnotesize\ttfamily \label{adc_8c_a22b804736f5648d52f639b2647d4ed13} 
ADC\+\_\+\+Handle\+Type\+Def hadc1}

\Hypertarget{adc_8c_acd9221f1aa19aebfe0b744947f2daf49}\index{adc.c@{adc.c}!hadc2@{hadc2}}
\index{hadc2@{hadc2}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{hadc2}{hadc2}}
{\footnotesize\ttfamily \label{adc_8c_acd9221f1aa19aebfe0b744947f2daf49} 
ADC\+\_\+\+Handle\+Type\+Def hadc2}

\Hypertarget{adc_8c_a984624bcf28d1b2fb7e4e18349f65d5c}\index{adc.c@{adc.c}!hadc3@{hadc3}}
\index{hadc3@{hadc3}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{hadc3}{hadc3}}
{\footnotesize\ttfamily \label{adc_8c_a984624bcf28d1b2fb7e4e18349f65d5c} 
ADC\+\_\+\+Handle\+Type\+Def hadc3}

\Hypertarget{adc_8c_aa80765d6a2be18aab6d9f93c12bc9cd8}\index{adc.c@{adc.c}!HAL\_RCC\_ADC12\_CLK\_ENABLED@{HAL\_RCC\_ADC12\_CLK\_ENABLED}}
\index{HAL\_RCC\_ADC12\_CLK\_ENABLED@{HAL\_RCC\_ADC12\_CLK\_ENABLED}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{HAL\_RCC\_ADC12\_CLK\_ENABLED}{HAL\_RCC\_ADC12\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{adc_8c_aa80765d6a2be18aab6d9f93c12bc9cd8} 
uint32\+\_\+t HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLED =0\hspace{0.3cm}{\ttfamily [static]}}

\Hypertarget{adc_8c_a1c126854bb1813d31ab4776b21dcc51f}\index{adc.c@{adc.c}!hdma\_adc1@{hdma\_adc1}}
\index{hdma\_adc1@{hdma\_adc1}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{hdma\_adc1}{hdma\_adc1}}
{\footnotesize\ttfamily \label{adc_8c_a1c126854bb1813d31ab4776b21dcc51f} 
DMA\+\_\+\+Handle\+Type\+Def hdma\+\_\+adc1}

\Hypertarget{adc_8c_ad99dd74cc50b61cf07680c1adaf80337}\index{adc.c@{adc.c}!hdma\_adc2@{hdma\_adc2}}
\index{hdma\_adc2@{hdma\_adc2}!adc.c@{adc.c}}
\doxysubsubsection{\texorpdfstring{hdma\_adc2}{hdma\_adc2}}
{\footnotesize\ttfamily \label{adc_8c_ad99dd74cc50b61cf07680c1adaf80337} 
DMA\+\_\+\+Handle\+Type\+Def hdma\+\_\+adc2}

