Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 08 03:46:37 2022
| Host         : DESKTOP-B4CIL39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | c1/eqOp                |                        |                1 |              2 |
|  clk_IBUF_BUFG | c1/PCounter_reg_rep[5] | c2/PCounter_reg_rep[5] |                2 |              6 |
|  clk_IBUF_BUFG | c1/PCounter_reg_rep[5] | c2/PCounter_reg[0]     |                7 |             18 |
|  clk_IBUF_BUFG | c4/led_OBUF[2]         |                        |                8 |             32 |
|  clk_IBUF_BUFG |                        |                        |               12 |             36 |
|  clk_IBUF_BUFG | c4/p_1_in              |                        |                6 |             48 |
+----------------+------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 6      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


