{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770755305076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770755305079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 15:28:24 2026 " "Processing started: Tue Feb 10 15:28:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770755305079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770755305079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770755305079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770755306641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitCounter-rtl " "Found design unit 1: threeBitCounter-rtl" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307180 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitCounter " "Found entity 1: threeBitCounter" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCounter-rtl " "Found design unit 1: fourBitCounter-rtl" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307202 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCounter " "Found entity 1: fourBitCounter" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp8Bit-rtl " "Found design unit 1: twosComp8Bit-rtl" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307220 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp8Bit " "Found entity 1: twosComp8Bit" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307235 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_1bit-rtl " "Found design unit 1: mux2to1_1bit-rtl" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307282 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307310 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitShiftRegister-rtl " "Found design unit 1: nineBitShiftRegister-rtl" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307326 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitShiftRegister " "Found entity 1: nineBitShiftRegister" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ceg3156_lab1_fpadder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ceg3156_lab1_fpadder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Control-rtl " "Found design unit 1: FPAdder_Control-rtl" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307375 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Control " "Found entity 1: FPAdder_Control" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Data-rtl " "Found design unit 1: FPAdder_Data-rtl" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307406 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Data " "Found entity 1: FPAdder_Data" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitAdder-rtl " "Found design unit 1: sevenBitAdder-rtl" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307426 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitAdder " "Found entity 1: sevenBitAdder" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp7Bit-rtl " "Found design unit 1: twosComp7Bit-rtl" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307449 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp7Bit " "Found entity 1: twosComp7Bit" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_8bit-structural " "Found design unit 1: mux2to1_8bit-structural" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307508 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307508 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gen_RightShiftRegister.vhd " "Can't analyze file -- file gen_RightShiftRegister.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770755307537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-rtl " "Found design unit 1: nineBitAdder-rtl" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307562 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2to1_Nbit.vhd " "Can't analyze file -- file mux2to1_Nbit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770755307621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitRegister-rtl " "Found design unit 1: sevenBitRegister-rtl" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307658 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitRegister " "Found entity 1: sevenBitRegister" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307683 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_7bit-structural " "Found design unit 1: mux2to1_7bit-structural" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307698 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_7bit " "Found entity 1: mux2to1_7bit" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "twosComp10bit.vhd " "Can't analyze file -- file twosComp10bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770755307733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_10bit-structural " "Found design unit 1: mux2to1_10bit-structural" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307761 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_10bit " "Found entity 1: mux2to1_10bit" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitAdder-rtl " "Found design unit 1: tenBitAdder-rtl" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307791 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitAdder " "Found entity 1: tenBitAdder" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_A-rtl " "Found design unit 1: twosComp10Bit_A-rtl" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307819 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_A " "Found entity 1: twosComp10Bit_A" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_B-rtl " "Found design unit 1: twosComp10Bit_B-rtl" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307837 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_B " "Found entity 1: twosComp10Bit_B" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitComparator-rtl " "Found design unit 1: sevenBitComparator-rtl" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitComparator " "Found entity 1: sevenBitComparator" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitDownCounter-rtl " "Found design unit 1: fourBitDownCounter-rtl" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307894 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitDownCounter " "Found entity 1: fourBitDownCounter" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitDownCounter-rtl " "Found design unit 1: threeBitDownCounter-rtl" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307911 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitDownCounter " "Found entity 1: threeBitDownCounter" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitDownCounter-rtl " "Found design unit 1: sevenBitDownCounter-rtl" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307932 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitDownCounter " "Found entity 1: sevenBitDownCounter" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitupcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitupcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitUpCounter-rtl " "Found design unit 1: sevenBitUpCounter-rtl" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307952 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitUpCounter " "Found entity 1: sevenBitUpCounter" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Top-rtl " "Found design unit 1: FPAdder_Top-rtl" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307978 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Top " "Found entity 1: FPAdder_Top" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770755307978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770755307978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPAdder_Top " "Elaborating entity \"FPAdder_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770755308087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_clear5 FPAdder_Top.vhd(36) " "VHDL Signal Declaration warning at FPAdder_Top.vhd(36): used implicit default value for signal \"int_clear5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770755308094 "|FPAdder_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Data FPAdder_Data:Datapath " "Elaborating entity \"FPAdder_Data\" for hierarchy \"FPAdder_Data:Datapath\"" {  } { { "FPAdder_Top.vhd" "Datapath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowFlag FPAdder_Data.vhd(18) " "Verilog HDL or VHDL warning at FPAdder_Data.vhd(18): object \"overflowFlag\" assigned a value but never read" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770755308103 "|FPAdder_Top|FPAdder_Data:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitRegister FPAdder_Data:Datapath\|sevenBitRegister:expoAReg " "Elaborating entity \"sevenBitRegister\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\"" {  } { { "FPAdder_Data.vhd" "expoAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue sevenBitRegister.vhd(14) " "Verilog HDL or VHDL warning at sevenBitRegister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770755308111 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitRegister:expoAReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6 " "Elaborating entity \"enARdFF_2\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6\"" {  } { { "sevenBitRegister.vhd" "b6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp8Bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp " "Elaborating entity \"twosComp8Bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\"" {  } { { "FPAdder_Data.vhd" "expoAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out " "Elaborating entity \"mux2to1_8bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\"" {  } { { "twosComp8Bit.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0 " "Elaborating entity \"mux2to1_1bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0\"" {  } { { "mux2to1_8bit.vhd" "mux0" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder FPAdder_Data:Datapath\|eightBitAdder:expoAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|eightBitAdder:expoAdder\"" {  } { { "FPAdder_Data.vhd" "expoAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount " "Elaborating entity \"sevenBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\"" {  } { { "FPAdder_Data.vhd" "sevenDownCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fourBitZeroFlag sevenBitDownCounter.vhd(27) " "Verilog HDL or VHDL warning at sevenBitDownCounter.vhd(27): object \"fourBitZeroFlag\" assigned a value but never read" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770755308218 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitDownCounter:sevenDownCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit " "Elaborating entity \"threeBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit\"" {  } { { "sevenBitDownCounter.vhd" "LSB3Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit " "Elaborating entity \"fourBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit\"" {  } { { "sevenBitDownCounter.vhd" "MSB4Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP " "Elaborating entity \"sevenBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\"" {  } { { "FPAdder_Data.vhd" "notless9CMP" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6 " "Elaborating entity \"oneBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6\"" {  } { { "sevenBitComparator.vhd" "comp6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_7bit FPAdder_Data:Datapath\|mux2to1_7bit:expoMux " "Elaborating entity \"mux2to1_7bit\" for hierarchy \"FPAdder_Data:Datapath\|mux2to1_7bit:expoMux\"" {  } { { "FPAdder_Data.vhd" "expoMux" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitUpCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount " "Elaborating entity \"sevenBitUpCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\"" {  } { { "FPAdder_Data.vhd" "sevenUpCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree " "Elaborating entity \"threeBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree\"" {  } { { "sevenBitUpCounter.vhd" "LSBthree" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour " "Elaborating entity \"fourBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour\"" {  } { { "sevenBitUpCounter.vhd" "MSBfour" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitShiftRegister FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg " "Elaborating entity \"nineBitShiftRegister\" for hierarchy \"FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg\"" {  } { { "FPAdder_Data.vhd" "mantAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_A FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp " "Elaborating entity \"twosComp10Bit_A\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\"" {  } { { "FPAdder_Data.vhd" "mantAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_10bit FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out " "Elaborating entity \"mux2to1_10bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out\"" {  } { { "twosComp10bit_A.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_B FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp " "Elaborating entity \"twosComp10Bit_B\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp\"" {  } { { "FPAdder_Data.vhd" "mantBComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitAdder FPAdder_Data:Datapath\|tenBitAdder:mantAdder " "Elaborating entity \"tenBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|tenBitAdder:mantAdder\"" {  } { { "FPAdder_Data.vhd" "mantAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Control FPAdder_Control:Controlpath " "Elaborating entity \"FPAdder_Control\" for hierarchy \"FPAdder_Control:Controlpath\"" {  } { { "FPAdder_Top.vhd" "Controlpath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770755308539 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Load6 FPAdder_Control.vhd(7) " "VHDL Signal Declaration warning at FPAdder_Control.vhd(7): used implicit default value for signal \"Load6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770755308544 "|FPAdder_Top|FPAdder_Control:Controlpath"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[0\] GND " "Pin \"ExponentOut\[0\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|ExponentOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[1\] GND " "Pin \"ExponentOut\[1\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|ExponentOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExponentOut\[2\] GND " "Pin \"ExponentOut\[2\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|ExponentOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[0\] GND " "Pin \"MantissaOut\[0\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[1\] GND " "Pin \"MantissaOut\[1\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[2\] GND " "Pin \"MantissaOut\[2\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[3\] GND " "Pin \"MantissaOut\[3\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[4\] GND " "Pin \"MantissaOut\[4\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[5\] GND " "Pin \"MantissaOut\[5\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[6\] GND " "Pin \"MantissaOut\[6\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[7\] GND " "Pin \"MantissaOut\[7\]\" is stuck at GND" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770755309594 "|FPAdder_Top|MantissaOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770755309594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770755309716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770755310957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755310957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[0\] " "No output dependent on input pin \"ExponentA\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[1\] " "No output dependent on input pin \"ExponentA\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[2\] " "No output dependent on input pin \"ExponentA\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[3\] " "No output dependent on input pin \"ExponentA\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[4\] " "No output dependent on input pin \"ExponentA\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[5\] " "No output dependent on input pin \"ExponentA\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[6\] " "No output dependent on input pin \"ExponentA\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[0\] " "No output dependent on input pin \"ExponentB\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[1\] " "No output dependent on input pin \"ExponentB\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[2\] " "No output dependent on input pin \"ExponentB\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[3\] " "No output dependent on input pin \"ExponentB\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[4\] " "No output dependent on input pin \"ExponentB\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[5\] " "No output dependent on input pin \"ExponentB\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentB\[6\] " "No output dependent on input pin \"ExponentB\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|ExponentB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[0\] " "No output dependent on input pin \"MantissaA\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[1\] " "No output dependent on input pin \"MantissaA\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[2\] " "No output dependent on input pin \"MantissaA\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[3\] " "No output dependent on input pin \"MantissaA\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[4\] " "No output dependent on input pin \"MantissaA\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[5\] " "No output dependent on input pin \"MantissaA\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[6\] " "No output dependent on input pin \"MantissaA\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[7\] " "No output dependent on input pin \"MantissaA\[7\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[0\] " "No output dependent on input pin \"MantissaB\[0\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[1\] " "No output dependent on input pin \"MantissaB\[1\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[2\] " "No output dependent on input pin \"MantissaB\[2\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[3\] " "No output dependent on input pin \"MantissaB\[3\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[4\] " "No output dependent on input pin \"MantissaB\[4\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[5\] " "No output dependent on input pin \"MantissaB\[5\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[6\] " "No output dependent on input pin \"MantissaB\[6\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaB\[7\] " "No output dependent on input pin \"MantissaB\[7\]\"" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770755311330 "|FPAdder_Top|MantissaB[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1770755311330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770755311333 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770755311333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770755311333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770755311333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770755311609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 15:28:31 2026 " "Processing ended: Tue Feb 10 15:28:31 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770755311609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770755311609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770755311609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770755311609 ""}
