<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='561' ll='563' type='bool llvm::MCRegisterInfo::isSubRegisterEq(llvm::MCRegister RegA, llvm::MCRegister RegB) const'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='574' u='c' c='_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqENS_10MCRegisterES1_'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='560'>/// Returns true if RegB is a sub-register of RegA or if RegB == RegA.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='205' u='c' c='_ZN12_GLOBAL__N_111CopyTracker21findAvailBackwardCopyERN4llvm12MachineInstrENS1_10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='229' u='c' c='_ZN12_GLOBAL__N_111CopyTracker13findAvailCopyERN4llvm12MachineInstrENS1_10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='46' u='c' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='51' u='c' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4213' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4216' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4259' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4262' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4291' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4310' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4326' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4327' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4340' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4340' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='4341' u='c' c='_ZN12_GLOBAL__N_116AArch64AsmParser19validateInstructionERN4llvm6MCInstERNS1_5SMLocERNS1_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='132' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign9canAssignEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='657' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='664' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='359' u='c' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='513' u='c' c='_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='601' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='609' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='504' u='c' c='_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='272' u='c' c='_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3726' u='c' c='_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8519' u='c' c='_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE'/>
