
*** Running vivado
    with args -log red_pitaya_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source red_pitaya_top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source red_pitaya_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 359.895 ; gain = 188.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-638] synthesizing module 'axi_master' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter IW bound to: 6 - type: integer 
	Parameter LW bound to: 4 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master' (1#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:13]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_slave.v:49]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_slave.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (2#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_slave.v:49]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_axi_protocol_converter_0_0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (4#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (5#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (6#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (7#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (8#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (9#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (9#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (10#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (11#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (12#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (12#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (12#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (13#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (15#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (15#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (15#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (15#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (16#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (17#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (18#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (19#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_axi_protocol_converter_0_0' (20#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' requires 59 connections, but only 57 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:678]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (21#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (22#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (23#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (24#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (25#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (26#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (27#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:736]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1334]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1335]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (28#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (29#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4220]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (30#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4220]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (31#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (32#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7' of module 'system_processing_system7_0' requires 204 connections, but only 191 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:744]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:52]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_xadc' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:245]
	Parameter C_INSTANCE bound to: system_xadc_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:163]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_lite_ipif' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_slave_attachment' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_address_decoder' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized0' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized1' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized1' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized2' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized2' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized3' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized3' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized4' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized4' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized5' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized5' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized6' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized6' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized7' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized7' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized8' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized8' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized9' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized9' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized10' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized10' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized11' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized11' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized12' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized12' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized13' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized13' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized14' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized14' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized15' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized15' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized16' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized16' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized17' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized17' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized18' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized18' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized19' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized19' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized20' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized20' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized21' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized21' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized22' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized22' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized23' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized23' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized24' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized24' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized25' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized25' (33#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_address_decoder' (34#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_slave_attachment' (35#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_lite_ipif' (36#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_xadc_0_xadc_core_drp' declared at 'd:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:140' bound to instance 'AXI_XADC_CORE_I' of component 'system_xadc_0_xadc_core_drp' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:707]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_xadc_core_drp' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:193]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b1000000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:976]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_xadc_core_drp' (37#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:193]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_soft_reset' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_soft_reset' (38#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_interrupt_control' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_interrupt_control' (39#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_xadc' (40#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (41#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:52]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 42 connections, but only 30 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:936]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (42#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0' (43#1) [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system' (44#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (45#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (46#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14160]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (47#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pll' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (48#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pll' (49#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (50#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-638] synthesizing module 'dpll_wrapper' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:6]
	Parameter SIGNAL_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 8 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less' (51#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 8 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized0' (51#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized1' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 8 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized1' (51#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Status_LED_driver' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:46]
	Parameter N_BITS_COUNTER bound to: 23 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:63]
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Status_LED_driver' (52#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized2' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 33792 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized2' (52#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'residuals_monitor' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/residuals_monitor.vhd:42]
	Parameter N_BITS_DATA bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'residuals_monitor' (53#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/residuals_monitor.vhd:42]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized3' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 10 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 33808 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized3' (53#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'residuals_monitor__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/residuals_monitor.vhd:42]
	Parameter N_BITS_DATA bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'residuals_monitor__parameterized0' (53#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/residuals_monitor.vhd:42]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized4' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 33793 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized4' (53#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'multiplexer_NbitsxMsignals_to_Nbits' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_NbitsxMsignals_to_Nbits.vhd:61]
	Parameter N_bits_per_signal bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_NbitsxMsignals_to_Nbits.vhd:78]
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_NbitsxMsignals_to_Nbits.vhd:114]
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_NbitsxMsignals_to_Nbits.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_NbitsxMsignals_to_Nbits' (54#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_NbitsxMsignals_to_Nbits.vhd:61]
WARNING: [Synth 8-350] instance 'multiplexer_NbitsxMsignals_to_Nbits_inst' of module 'multiplexer_NbitsxMsignals_to_Nbits' requires 14 connections, but only 13 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized5' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 16 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized5' (54#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'aux_data_mux' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/aux_data_mux.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/aux_data_mux.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'aux_data_mux' (55#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/aux_data_mux.vhd:47]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_64_bits_or_less' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:47]
	Parameter REGISTER_SIZE bound to: 48 - type: integer 
	Parameter ADDRESS bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_64_bits_or_less' (56#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:47]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized6' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 8 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 32772 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized6' (56#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized7' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 6 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 32770 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized7' (56#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'DDC_wideband_filters' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:62]
	Parameter INPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WRAPPED_PHASE_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:128]
INFO: [Synth 8-3491] module 'LO_DDS' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/LO_DDS_stub.v:7' bound to instance 'LO_DDS_inst' of component 'LO_DDS' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:164]
INFO: [Synth 8-638] synthesizing module 'LO_DDS' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/LO_DDS_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'LO_DDS' (57#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/LO_DDS_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'first_order_IIR_highpass_filter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/first_order_IIR_highpass_filter.vhd:44]
	Parameter N_DATA_BITS bound to: 16 - type: integer 
	Parameter N_INTERNAL_BITS bound to: 48 - type: integer 
	Parameter N_LOG2_TIME_CONSTANT_IN_SAMPLES bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'first_order_IIR_highpass_filter' (58#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/first_order_IIR_highpass_filter.vhd:44]
INFO: [Synth 8-3491] module 'input_multiplier' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/input_multiplier_stub.v:7' bound to instance 'input_multiplier_I' of component 'input_multiplier' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:214]
INFO: [Synth 8-638] synthesizing module 'input_multiplier' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/input_multiplier_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'input_multiplier' (59#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/input_multiplier_stub.v:7]
INFO: [Synth 8-3491] module 'input_multiplier' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/input_multiplier_stub.v:7' bound to instance 'input_multiplier_Q' of component 'input_multiplier' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ddc_frontend_lowpass_filter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter.vhd:62]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'boxcar_4_pts_filter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd:41]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'boxcar_4_pts_filter' (60#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'boxcar_2_pts_filter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
	Parameter INPUT_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'boxcar_2_pts_filter' (61#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'boxcar_2_pts_filter__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
	Parameter INPUT_SIZE bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'boxcar_2_pts_filter__parameterized0' (61#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'adjustable_boxcar_filter_v2' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd:54]
	Parameter LOG2_MAXIMUM_SIZE bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'programmable_delay_line' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd:57]
	Parameter MAXIMUM_DELAY bound to: 32 - type: integer 
	Parameter DATA_BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'programmable_delay_line' (62#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'adjustable_boxcar_filter_v2' (63#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd:54]
INFO: [Synth 8-638] synthesizing module 'boxcar_2_pts_filter__parameterized1' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'boxcar_2_pts_filter__parameterized1' (63#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'N_times_clk_FIR_wrapper' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd:24]
	Parameter N_BITS_IN bound to: 16 - type: integer 
	Parameter N_BITS_OUT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_minimumphase_N_times_clk' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fir_compiler_minimumphase_N_times_clk_stub.v:7' bound to instance 'fir_compiler_minimumphase_N_times_clk_inst' of component 'fir_compiler_minimumphase_N_times_clk' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_minimumphase_N_times_clk' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fir_compiler_minimumphase_N_times_clk_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_minimumphase_N_times_clk' (64#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fir_compiler_minimumphase_N_times_clk_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'N_times_clk_FIR_wrapper' (65#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ddc_frontend_lowpass_filter' (66#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter.vhd:62]
INFO: [Synth 8-3491] module 'angle_CORDIC' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/angle_CORDIC_stub.v:7' bound to instance 'CORDIC_inst' of component 'angle_CORDIC' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:278]
INFO: [Synth 8-638] synthesizing module 'angle_CORDIC' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/angle_CORDIC_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'angle_CORDIC' (67#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/angle_CORDIC_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'quantizer' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/quantizer.vhd:36]
	Parameter DI_WIDTH bound to: 16 - type: integer 
	Parameter DO_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'quantizer' (68#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/quantizer.vhd:36]
INFO: [Synth 8-638] synthesizing module 'limiter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/limiter.vhd:43]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'limiter' (69#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/limiter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DDC_wideband_filters' (70#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/DDC_wideband_filters.vhd:62]
INFO: [Synth 8-638] synthesizing module 'dual_type_frequency_counter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dual_type_frequency_counter.vhd:55]
	Parameter N_BITS_INPUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'triangular_frequency_counter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/triangular_frequency_counter.vhd:46]
	Parameter N_BITS_INPUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'triangular_frequency_counter' (71#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/triangular_frequency_counter.vhd:46]
INFO: [Synth 8-4471] merging register 'data_input_register2_reg[9:0]' into 'data_input_register1_reg[9:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dual_type_frequency_counter.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'dual_type_frequency_counter' (72#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dual_type_frequency_counter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized8' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 1 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 1 - type: integer 
	Parameter ADDRESS bound to: 34049 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized8' (72#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_64_bits_or_less__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:47]
	Parameter REGISTER_SIZE bound to: 48 - type: integer 
	Parameter ADDRESS bound to: 32784 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_64_bits_or_less__parameterized0' (72#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:47]
INFO: [Synth 8-638] synthesizing module 'adjustable_boxcar_filter' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter.vhd:55]
	Parameter MAXIMUM_SIZE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter MAXIMUM_DELAY bound to: 6 - type: integer 
	Parameter DATA_BITS bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'programmable_delay_line' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd:33' bound to instance 'delay_inst' of component 'programmable_delay_line' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter.vhd:99]
INFO: [Synth 8-638] synthesizing module 'programmable_delay_line__parameterized1' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd:57]
	Parameter MAXIMUM_DELAY bound to: 6 - type: integer 
	Parameter DATA_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'programmable_delay_line__parameterized1' (72#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'adjustable_boxcar_filter' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized9' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 1 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28672 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized9' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized10' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28673 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized10' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized11' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28674 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized11' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized12' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28675 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized12' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized13' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized13' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized14' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 18 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28677 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized14' (73#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
WARNING: [Synth 8-689] width (32) of port connection 'register_output' does not match port width (18) of module 'parallel_bus_register_32bits_or_less__parameterized14' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:881]
INFO: [Synth 8-638] synthesizing module 'PLL_loop_filters_with_saturation' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:65]
	Parameter N_DIVIDE_P bound to: 13 - type: integer 
	Parameter N_DIVIDE_I bound to: 24 - type: integer 
	Parameter N_DIVIDE_II bound to: 35 - type: integer 
	Parameter N_DIVIDE_D bound to: 0 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pll_wide_mult' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_wide_mult_stub.v:7' bound to instance 'pll_wide_mult_p' of component 'pll_wide_mult' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:155]
INFO: [Synth 8-638] synthesizing module 'pll_wide_mult' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_wide_mult_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pll_wide_mult' (74#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_wide_mult_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 29 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation' (75#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-3491] module 'pll_32x32_mult_ii' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7' bound to instance 'pll_32x32_mult_i_inst' of component 'pll_32x32_mult_ii' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:212]
INFO: [Synth 8-638] synthesizing module 'pll_32x32_mult_ii' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pll_32x32_mult_ii' (76#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 40 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized0' (76#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-3491] module 'pll_32x32_mult_ii' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7' bound to instance 'pll_32x32_mult_ii_inst' of component 'pll_32x32_mult_ii' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:246]
INFO: [Synth 8-638] synthesizing module 'integrator_with_saturation' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/integrator_with_saturation.vhd:54]
	Parameter N_INPUT bound to: 64 - type: integer 
	Parameter N_OUTPUT bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'integrator_with_saturation' (77#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/integrator_with_saturation.vhd:54]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized1' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 16 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized1' (77#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized2' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 18 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized2' (77#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PLL_loop_filters_with_saturation' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:65]
WARNING: [Synth 8-689] width (32) of port connection 'coef_d_filter' does not match port width (18) of module 'PLL_loop_filters_with_saturation' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:905]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized15' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 1 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28688 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized15' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized16' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28689 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized16' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized17' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28690 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized17' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized18' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28691 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized18' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized19' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28692 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized19' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized20' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 18 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 28693 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized20' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
WARNING: [Synth 8-689] width (32) of port connection 'register_output' does not match port width (18) of module 'parallel_bus_register_32bits_or_less__parameterized20' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1015]
INFO: [Synth 8-638] synthesizing module 'PLL_loop_filters_with_saturation__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:65]
	Parameter N_DIVIDE_P bound to: 11 - type: integer 
	Parameter N_DIVIDE_I bound to: 18 - type: integer 
	Parameter N_DIVIDE_II bound to: 29 - type: integer 
	Parameter N_DIVIDE_D bound to: 0 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pll_wide_mult' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_wide_mult_stub.v:7' bound to instance 'pll_wide_mult_p' of component 'pll_wide_mult' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:155]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized3' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 31 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized3' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-3491] module 'pll_32x32_mult_ii' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7' bound to instance 'pll_32x32_mult_i_inst' of component 'pll_32x32_mult_ii' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:212]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized4' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 46 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized4' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-3491] module 'pll_32x32_mult_ii' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/pll_32x32_mult_ii_stub.v:7' bound to instance 'pll_32x32_mult_ii_inst' of component 'pll_32x32_mult_ii' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:246]
INFO: [Synth 8-638] synthesizing module 'integrator_with_saturation__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/integrator_with_saturation.vhd:54]
	Parameter N_INPUT bound to: 64 - type: integer 
	Parameter N_OUTPUT bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'integrator_with_saturation__parameterized0' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/integrator_with_saturation.vhd:54]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized5' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 16 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized5' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-638] synthesizing module 'resize_with_saturation__parameterized6' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
	Parameter N_INPUT bound to: 18 - type: integer 
	Parameter N_OUTPUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resize_with_saturation__parameterized6' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/resize_with_saturation.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PLL_loop_filters_with_saturation__parameterized0' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/PLL_loop_filters_with_saturation.vhd:65]
WARNING: [Synth 8-689] width (32) of port connection 'coef_d_filter' does not match port width (18) of module 'PLL_loop_filters_with_saturation__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1039]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized21' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 2147418112 - type: integer 
	Parameter ADDRESS bound to: 24833 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized21' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized22' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 2147418112 - type: integer 
	Parameter ADDRESS bound to: 24834 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized22' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized23' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 16 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 24576 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized23' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized24' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 16 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 24577 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized24' (78#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'output_summing' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/output_summing.vhd:52]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
	Parameter OUTPUT_SIZE bound to: 16 - type: integer 
	Parameter GUARD_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_summing' (79#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/output_summing.vhd:52]
INFO: [Synth 8-638] synthesizing module 'system_identification_vna_with_dither_wrapper' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_vna_with_dither_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'system_identification_with_dither2' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_with_dither2.vhd:102]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter FREQUENCY_WIDTH bound to: 48 - type: integer 
	Parameter MODULATION_OUTPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'LO_DDS' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/LO_DDS_stub.v:7' bound to instance 'LO_DDS_inst' of component 'LO_DDS' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_with_dither2.vhd:178]
INFO: [Synth 8-638] synthesizing module 'system_identification_macc_behav' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_macc_behav.vhd:24]
	Parameter DATA_WIDTH_IN bound to: 16 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_identification_macc_behav' (80#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_macc_behav.vhd:24]
INFO: [Synth 8-3491] module 'system_identification_outputgain_mult' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/system_identification_outputgain_mult_stub.v:7' bound to instance 'output_mult_inst' of component 'system_identification_outputgain_mult' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_with_dither2.vhd:242]
INFO: [Synth 8-638] synthesizing module 'system_identification_outputgain_mult' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/system_identification_outputgain_mult_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'system_identification_outputgain_mult' (81#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/system_identification_outputgain_mult_stub.v:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'macc_clear_srl_reg' and it is trimmed from '3' to '2' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_with_dither2.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'system_identification_with_dither2' (82#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_with_dither2.vhd:102]
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_vna_with_dither_wrapper.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'system_identification_vna_with_dither_wrapper' (83#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_vna_with_dither_wrapper.vhd:69]
WARNING: [Synth 8-350] instance 'system_identification_vna_inst' of module 'system_identification_vna_with_dither_wrapper' requires 19 connections, but only 16 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1178]
INFO: [Synth 8-638] synthesizing module 'dither_lockin_wrapper' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:59]
	Parameter BASE_ADDRESS bound to: 33024 - type: integer 
	Parameter CMD_BUS_BITS bound to: 16 - type: integer 
	Parameter N_BITS_INPUT bound to: 10 - type: integer 
	Parameter N_BITS_OUTPUT bound to: 16 - type: integer 
	Parameter COUNTER_BITS bound to: 27 - type: integer 
	Parameter SYNC_DELAY bound to: 60 - type: integer 
	Parameter INTEGRATORS_BITS bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized25' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 1 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 33024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized25' (83#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized26' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 27 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 24999 - type: integer 
	Parameter ADDRESS bound to: 33025 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized26' (83#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized27' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 27 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 99 - type: integer 
	Parameter ADDRESS bound to: 33026 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized27' (83#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized28' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 16 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 1 - type: integer 
	Parameter ADDRESS bound to: 33027 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized28' (83#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dither_lockin' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin.vhd:57]
	Parameter N_BITS_INPUT bound to: 10 - type: integer 
	Parameter N_BITS_OUTPUT bound to: 16 - type: integer 
	Parameter COUNTER_BITS bound to: 27 - type: integer 
	Parameter SYNC_DELAY bound to: 60 - type: integer 
	Parameter INTEGRATORS_BITS bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'quadrature_dither_generator' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/quadrature_dither_generator.vhd:47]
	Parameter N_BITS_OUTPUT bound to: 16 - type: integer 
	Parameter COUNTER_BITS bound to: 27 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/quadrature_dither_generator.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'quadrature_dither_generator' (84#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/quadrature_dither_generator.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'dither_lockin' (85#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dither_lockin_wrapper' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dither_lockin_wrapper__parameterized0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:59]
	Parameter BASE_ADDRESS bound to: 33280 - type: integer 
	Parameter CMD_BUS_BITS bound to: 16 - type: integer 
	Parameter N_BITS_INPUT bound to: 10 - type: integer 
	Parameter N_BITS_OUTPUT bound to: 16 - type: integer 
	Parameter COUNTER_BITS bound to: 27 - type: integer 
	Parameter SYNC_DELAY bound to: 60 - type: integer 
	Parameter INTEGRATORS_BITS bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized29' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 1 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter ADDRESS bound to: 33280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized29' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized30' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 27 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 24999 - type: integer 
	Parameter ADDRESS bound to: 33281 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized30' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized31' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 27 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 99 - type: integer 
	Parameter ADDRESS bound to: 33282 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized31' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-638] synthesizing module 'parallel_bus_register_32bits_or_less__parameterized32' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
	Parameter REGISTER_SIZE bound to: 16 - type: integer 
	Parameter REGISTER_DEFAULT_VALUE bound to: 1 - type: integer 
	Parameter ADDRESS bound to: 33283 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_bus_register_32bits_or_less__parameterized32' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'dither_lockin_wrapper__parameterized0' (86#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:59]
INFO: [Synth 8-638] synthesizing module 'registers_read' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/registers_read.vhd:45]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fifo_generator_0_stub.v:7' bound to instance 'fifo_generator_0_inst' of component 'fifo_generator_0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/registers_read.vhd:93]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (87#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'registers_read' (88#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/registers_read.vhd:45]
WARNING: [Synth 8-3848] Net counter1_fifo_has_too_little_samples in module/entity dpll_wrapper does not have driver. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1401]
WARNING: [Synth 8-3848] Net counter0_fifo_has_too_little_samples in module/entity dpll_wrapper does not have driver. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1400]
INFO: [Synth 8-256] done synthesizing module 'dpll_wrapper' (89#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:6]
INFO: [Synth 8-638] synthesizing module 'ram_data_logger' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/ram_data_logger.vhd:34]
	Parameter ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'simple_dualport_ram' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/simple_dualport_ram.vhd:38]
	Parameter ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_dualport_ram' (90#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/simple_dualport_ram.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ram_data_logger' (91#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/ram_data_logger.vhd:34]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v:29]
	Parameter DWL bound to: 8 - type: integer 
	Parameter DWE bound to: 8 - type: integer 
	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3033]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (92#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3033]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (93#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v:29]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (94#1) [D:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_scope' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v:50]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_dfilt1' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v:22]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "yes" *) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v:85]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_dfilt1' (95#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v:22]
INFO: [Synth 8-638] synthesizing module 'axi_wr_fifo' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FW bound to: 8 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_wr_fifo' (96#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v:13]
INFO: [Synth 8-4471] merging register 'adc_b_raddr_reg[13:0]' into 'adc_a_raddr_reg[13:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v:298]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_scope' (97#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v:50]
WARNING: [Synth 8-350] instance 'i_scope' of module 'red_pitaya_scope' requires 34 connections, but only 22 given [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v:595]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity red_pitaya_top does not have driver. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v:105]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (98#1) [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v:64]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[3]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[2]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[0]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_p_i[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_p_i[0]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_n_i[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_n_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 535.527 ; gain = 364.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[16] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin multiplexer_NbitsxMsignals_to_Nbits_inst:in10[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:370]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0:in1[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1128]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1:in1[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1151]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in2[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac0_auxilary:in3[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1282]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[12] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[11] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[10] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[9] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[8] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[7] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[6] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[5] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[4] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[3] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[2] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[1] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in2[0] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in3[15] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in3[14] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
WARNING: [Synth 8-3295] tying undriven pin output_summing_dac1_auxilary:in3[13] to constant 0 [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:1299]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:37 . Memory (MB): peak = 535.527 ; gain = 364.344
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/LO_DDS/LO_DDS.dcp]
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_3/angle_CORDIC_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/CORDIC_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_3/angle_CORDIC_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/CORDIC_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_3/angle_CORDIC_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/CORDIC_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_3/angle_CORDIC_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/CORDIC_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/input_multiplier_I'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/input_multiplier_I'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/input_multiplier_Q'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/input_multiplier_Q'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/input_multiplier_I'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/input_multiplier_I'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/input_multiplier_Q'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4/input_multiplier_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/input_multiplier_Q'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_i_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_i_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_i_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_i_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_ii_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5/pll_32x32_mult_ii_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_ii_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_6/pll_wide_mult_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_wide_mult_p'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_6/pll_wide_mult_in_context.xdc] for cell 'dpll_wrapper_inst/PLL0_loop_filters/pll_wide_mult_p'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_6/pll_wide_mult_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_wide_mult_p'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_6/pll_wide_mult_in_context.xdc] for cell 'dpll_wrapper_inst/PLL1_loop_filters/pll_wide_mult_p'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_7/system_identification_outputgain_mult_in_context.xdc] for cell 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/output_mult_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_7/system_identification_outputgain_mult_in_context.xdc] for cell 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/output_mult_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_8/fir_compiler_minimumphase_N_times_clk_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_9/fifo_generator_0_in_context.xdc] for cell 'dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_9/fifo_generator_0_in_context.xdc] for cell 'dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/LO_DDS_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/DDC0_inst/LO_DDS_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/LO_DDS_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/DDC1_inst/LO_DDS_inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/LO_DDS_inst'
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_10/LO_DDS_in_context.xdc] for cell 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/LO_DDS_inst'
Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset'
Finished Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset'
Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset'
Finished Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset'
Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
Finished Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Finished Parsing XDC File [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'ser_clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'par_clk'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_2ph_out'. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/red_pitaya_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 751.324 ; gain = 0.035
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/CORDIC_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/LO_DDS_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/input_multiplier_I' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/input_multiplier_Q' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst' at clock pin 'aclk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst' at clock pin 'aclk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/CORDIC_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/LO_DDS_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/input_multiplier_I' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/input_multiplier_Q' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst' at clock pin 'aclk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst' at clock pin 'aclk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_i_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL0_loop_filters/pll_wide_mult_p' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_i_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL1_loop_filters/pll_32x32_mult_ii_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/PLL1_loop_filters/pll_wide_mult_p' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/LO_DDS_inst' at clock pin 'aclk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/output_mult_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Runs 36-115] Could not delete directory 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_3'.
WARNING: [Runs 36-115] Could not delete directory 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_4'.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/LO_DDS/LO_DDS.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:02:10 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:02:10 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7/inst. (constraint file  D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc/inst. (constraint file  D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for dpll_wrapper_inst/DDC0_inst/LO_DDS_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dpll_wrapper_inst/DDC1_inst/LO_DDS_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/LO_DDS_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xlconstant. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'awdata_in_reg_reg' into 'axi_awvalid_o_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:117]
INFO: [Synth 8-4471] merging register 'wdata_in_reg_reg' into 'axi_wvalid_o_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:191]
INFO: [Synth 8-4471] merging register 'rdata_in_reg_reg' into 'sys_rrdy_o_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:356]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:233]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:161]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v:401]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FSM_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'output_reg' and it is trimmed from '64' to '48' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:66]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/triangular_frequency_counter.vhd:109]
INFO: [Synth 8-4471] merging register 'rst_integration2_reg' into 'integration_halfway1_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dual_type_frequency_counter.vhd:104]
INFO: [Synth 8-4471] merging register 'integration_halfway2_reg' into 'rst_integration1_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dual_type_frequency_counter.vhd:107]
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'output_reg' and it is trimmed from '64' to '48' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register_64_bits_or_less.vhd:66]
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'system_identification_with_dither2'
INFO: [Synth 8-5545] ROM "FSM_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fsm_wait_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "debug_current_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "macc_clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "disable_modulation_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_output_serializer_reg' in module 'system_identification_vna_with_dither_wrapper'
INFO: [Synth 8-5545] ROM "fsm_state_output_serializer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter_filling" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_to_logger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_to_logger_clk_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state_output_serializer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result_I_internal" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bWritesEnabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_srst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dither0_lockin_output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dither1_lockin_output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FSM_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bWriting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_p_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_p_dir_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_n_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_n_dir_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v:216]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v:145]
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_dly" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          fsm_state_idle |                              000 |                              000
fsm_state_wait_steady_state |                              001 |                              010
fsm_state_start_integrating |                              010 |                              011
   fsm_state_integrating |                              011 |                              100
        fsm_state_dither |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'system_identification_with_dither2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_idle |                      00000000001 |                             0000
                  fsm_r1 |                      00000000010 |                             0001
                  fsm_r2 |                      00000000100 |                             0010
                  fsm_r3 |                      00000001000 |                             0011
                  fsm_r4 |                      00000010000 |                             0100
                  fsm_i1 |                      00000100000 |                             0101
                  fsm_i2 |                      00001000000 |                             0110
                  fsm_i3 |                      00010000000 |                             0111
                  fsm_i4 |                      00100000000 |                             1000
                  fsm_s1 |                      01000000000 |                             1001
                  fsm_s2 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_output_serializer_reg' using encoding 'one-hot' in module 'system_identification_vna_with_dither_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:02:23 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |dpll_wrapper__GB0   |           1|     29654|
|2     |dpll_wrapper__GB1   |           1|     10255|
|3     |dpll_wrapper__GB2   |           1|     16701|
|4     |red_pitaya_top__GC0 |           1|     19857|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     48 Bit       Adders := 6     
	   2 Input     48 Bit       Adders := 7     
	   4 Input     48 Bit       Adders := 2     
	   4 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 10    
	   3 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     23 Bit       Adders := 6     
	   4 Input     23 Bit       Adders := 4     
	   4 Input     22 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 12    
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 28    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 24    
	               60 Bit    Registers := 4     
	               57 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 20    
	               47 Bit    Registers := 2     
	               45 Bit    Registers := 1     
	               38 Bit    Registers := 4     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 57    
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 4     
	               25 Bit    Registers := 10    
	               23 Bit    Registers := 8     
	               22 Bit    Registers := 5     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 19    
	               17 Bit    Registers := 17    
	               16 Bit    Registers := 124   
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 21    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 452   
+---RAMs : 
	             512K Bit         RAMs := 1     
	             224K Bit         RAMs := 2     
	              16K Bit         RAMs := 2     
	              576 Bit         RAMs := 4     
	               60 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     48 Bit        Muxes := 8     
	   5 Input     48 Bit        Muxes := 1     
	  11 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 28    
	  16 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  37 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 56    
	   4 Input     16 Bit        Muxes := 10    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   7 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 204   
	  16 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module parallel_bus_register_32bits_or_less 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Status_LED_driver__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module parallel_bus_register_32bits_or_less__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module residuals_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module parallel_bus_register_32bits_or_less__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module residuals_monitor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module multiplexer_NbitsxMsignals_to_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 10    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 2     
Module parallel_bus_register_32bits_or_less__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module triangular_frequency_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module triangular_frequency_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_type_frequency_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module parallel_bus_register_32bits_or_less__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module parallel_bus_register_32bits_or_less__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module resize_with_saturation 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module resize_with_saturation__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module integrator_with_saturation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module resize_with_saturation__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module resize_with_saturation__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module PLL_loop_filters_with_saturation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
Module registers_read 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module output_summing__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module output_summing__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module parallel_bus_register_32bits_or_less__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module parallel_bus_register_32bits_or_less__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module quadrature_dither_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module dither_lockin 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 3     
+---Registers : 
	               60 Bit    Registers := 2     
	               48 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
Module dither_lockin_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module parallel_bus_register_32bits_or_less__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module quadrature_dither_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module dither_lockin__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 3     
+---Registers : 
	               60 Bit    Registers := 2     
	               48 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
Module dither_lockin_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module system_identification_macc_behav__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
Module system_identification_macc_behav 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
Module system_identification_with_dither2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module system_identification_vna_with_dither_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input     48 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	  11 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 4     
Module output_summing__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module output_summing 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module parallel_bus_register_32bits_or_less__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module resize_with_saturation__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module resize_with_saturation__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module integrator_with_saturation__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module resize_with_saturation__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module resize_with_saturation__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module PLL_loop_filters_with_saturation__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
Module parallel_bus_register_32bits_or_less__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module programmable_delay_line__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               60 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adjustable_boxcar_filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module triangular_frequency_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module triangular_frequency_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_type_frequency_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module parallel_bus_register_32bits_or_less__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module parallel_bus_register_32bits_or_less__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module parallel_bus_register_32bits_or_less__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module residuals_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module parallel_bus_register_32bits_or_less__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Status_LED_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module first_order_IIR_highpass_filter 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
Module boxcar_4_pts_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
Module boxcar_2_pts_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
Module programmable_delay_line__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adjustable_boxcar_filter_v2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module N_times_clk_FIR_wrapper__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module ddc_frontend_lowpass_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module boxcar_4_pts_filter 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
Module boxcar_2_pts_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
Module programmable_delay_line 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adjustable_boxcar_filter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module N_times_clk_FIR_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module ddc_frontend_lowpass_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module quantizer__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module limiter__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module quantizer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module limiter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module DDC_wideband_filters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module parallel_bus_register_64_bits_or_less__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module first_order_IIR_highpass_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
Module boxcar_4_pts_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
Module boxcar_2_pts_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
Module programmable_delay_line__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adjustable_boxcar_filter_v2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module N_times_clk_FIR_wrapper__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module ddc_frontend_lowpass_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module boxcar_4_pts_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
Module boxcar_2_pts_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
Module programmable_delay_line__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adjustable_boxcar_filter_v2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module boxcar_2_pts_filter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module N_times_clk_FIR_wrapper__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module ddc_frontend_lowpass_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module quantizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module limiter__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module quantizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module limiter__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module DDC_wideband_filters__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module parallel_bus_register_64_bits_or_less 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module aux_data_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module dpll_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module system_xadc_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module system_xadc_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module system_xadc_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module system_xadc_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module system_xadc_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module system_xadc_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module axi_master__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module red_pitaya_ps 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module simple_dualport_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module ram_data_logger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module red_pitaya_hk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module red_pitaya_dfilt1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
Module red_pitaya_dfilt1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
Module axi_wr_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_wr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module red_pitaya_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 23    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  37 Input     32 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dither_lockin_wrapper0/cmd_trig_internal_reg' into 'dither_lockin_wrapper1/cmd_trig_internal_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:81]
INFO: [Synth 8-4471] merging register 'dither_lockin_wrapper0/cmd_addr_internal_reg[15:0]' into 'dither_lockin_wrapper1/cmd_addr_internal_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:82]
INFO: [Synth 8-4471] merging register 'dither_lockin_wrapper0/cmd_data_internal_reg[31:0]' into 'dither_lockin_wrapper1/cmd_data_internal_reg[31:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'parallel_bus_register_logger_mux_select/output_reg' and it is trimmed from '16' to '5' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'parallel_bus_register_ddc_filter_select/output_reg' and it is trimmed from '6' to '4' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/parallel_bus_register.vhd:65]
INFO: [Synth 8-5546] ROM "FSM_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dither0_lockin_output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dither1_lockin_output_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter0_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result_I_internal" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result_I_internal" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'system_identification_macc_sin_inst/a_reg_reg[15:0]' into 'system_identification_macc_cos_inst/a_reg_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_macc_behav.vhd:43]
INFO: [Synth 8-5545] ROM "fsm_wait_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP system_identification_macc_cos_inst/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register system_identification_macc_cos_inst/b_reg_reg is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/p_reg is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/a_reg_reg is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/p_reg is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/p_reg_reg is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: operator system_identification_macc_cos_inst/p0 is absorbed into DSP system_identification_macc_cos_inst/p_reg_reg.
DSP Report: Generating DSP system_identification_macc_sin_inst/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register system_identification_macc_sin_inst/b_reg_reg is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
DSP Report: register system_identification_macc_sin_inst/p_reg is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/a_reg_reg is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
DSP Report: register system_identification_macc_cos_inst/p_reg is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
DSP Report: register system_identification_macc_sin_inst/p_reg_reg is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
DSP Report: operator system_identification_macc_sin_inst/p0 is absorbed into DSP system_identification_macc_sin_inst/p_reg_reg.
INFO: [Synth 8-5545] ROM "fsm_state_output_serializer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'dither_lockin_wrapper1/cmd_data_internal_reg' and it is trimmed from '32' to '27' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dither_lockin_wrapper.vhd:83]
INFO: [Synth 8-5546] ROM "FSM_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'boxcar_2_pts_filter_inst3/in1_reg[15:0]' into 'boxcar_4_pts_filter_inst/in0_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'boxcar_2_pts_filter_inst3/sum_register_reg' and it is trimmed from '17' to '16' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:54]
INFO: [Synth 8-4471] merging register 'boxcar_2_pts_filter_inst3/in1_reg[15:0]' into 'boxcar_4_pts_filter_inst/in0_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'boxcar_2_pts_filter_inst3/sum_register_reg' and it is trimmed from '17' to '16' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:54]
INFO: [Synth 8-4471] merging register 'boxcar_2_pts_filter_inst3/in1_reg[15:0]' into 'boxcar_4_pts_filter_inst/in0_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'boxcar_2_pts_filter_inst3/sum_register_reg' and it is trimmed from '17' to '16' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:54]
INFO: [Synth 8-4471] merging register 'boxcar_2_pts_filter_inst3/in1_reg[15:0]' into 'boxcar_4_pts_filter_inst/in0_reg[15:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'boxcar_2_pts_filter_inst3/sum_register_reg' and it is trimmed from '17' to '16' bits. [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd:54]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:655]
INFO: [Synth 8-4471] merging register 'r3_reg_reg[22:0]' into 'r3_reg_reg[22:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v:88]
DSP Report: Generating DSP bb_mult, operation Mode is: A2*B.
DSP Report: register cfg_bb_r_reg is absorbed into DSP bb_mult.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: C'-A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP r3_sum.
DSP Report: register r3_reg_reg is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: operator aa_mult is absorbed into DSP r3_sum.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B2.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
INFO: [Synth 8-4471] merging register 'r3_reg_reg[22:0]' into 'r3_reg_reg[22:0]' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v:88]
DSP Report: Generating DSP bb_mult, operation Mode is: A2*B.
DSP Report: register cfg_bb_r_reg is absorbed into DSP bb_mult.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: C'-A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP r3_sum.
DSP Report: register r3_reg_reg is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: operator aa_mult is absorbed into DSP r3_sum.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B2.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_hk/sys_err_reg' into 'ram_data_logger_i/sys_err_reg' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v:139]
INFO: [Synth 8-5546] ROM "ram_data_logger_i/start_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_data_logger_i/bWriting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_data_logger_i/FSM_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/led_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/digital_loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/exp_p_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/exp_p_dir_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/exp_n_dat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_hk/exp_n_dir_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[3]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[2]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port dac_pwm_o[0]
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_p_o[1] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_n_o[1] driven by constant 0
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_p_i[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_p_i[0]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_n_i[1]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port daisy_n_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:41 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:06 ; elapsed = 00:02:41 . Memory (MB): peak = 752.383 ; gain = 581.199

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |dpll_wrapper__GB0   |           1|     30103|
|2     |dpll_wrapper__GB1   |           1|     10611|
|3     |dpll_wrapper__GB2   |           1|     17129|
|4     |red_pitaya_top__GC0 |           1|     19404|
+------+--------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM ram_data_logger_i/ram_inst/RAM_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+--------------------+------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------+
|Module Name         | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name           | 
+--------------------+------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------+
|red_pitaya_top__GC0 | ram_data_logger_i/ram_inst/RAM_reg | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B | 0      | 16     | extram__21                  | 
|red_pitaya_top__GC0 | i_wr0/fifo_reg                     | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | red_pitaya_scope/extram__23 | 
|red_pitaya_top__GC0 | i_wr1/fifo_reg                     | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | red_pitaya_scope/extram__25 | 
|red_pitaya_top__GC0 | adc_a_buf_reg                      | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B | 0      | 7      | red_pitaya_scope/extram__27 | 
|red_pitaya_top__GC0 | adc_b_buf_reg                      | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B | 0      | 7      | red_pitaya_scope/extram__29 | 
+--------------------+------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-----------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+--------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------+------------------------------+
|Module Name         | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives    | Hierarchical Name            | 
+--------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------+------------------------------+
|dpll_wrapper__GB1   | adjustable_boxcar_filter_freq1/delay_inst/RAM_reg                               | Implied        | 8 x 10               | RAM32M x 2    | ram__14                      | 
|dpll_wrapper__GB2   | ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_reg | Implied        | 32 x 18              | RAM32M x 3    | DDC_wideband_filters/ram__15 | 
|dpll_wrapper__GB2   | ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg | Implied        | 32 x 18              | RAM32M x 3    | DDC_wideband_filters/ram__16 | 
|dpll_wrapper__GB2   | ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_reg | Implied        | 32 x 18              | RAM32M x 3    | DDC_wideband_filters/ram__17 | 
|dpll_wrapper__GB2   | ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_reg | Implied        | 32 x 18              | RAM32M x 3    | DDC_wideband_filters/ram__18 | 
|red_pitaya_top__GC0 | i_ps/axi_master[1]/axi_awfifo_reg                                               | User Attribute | 16 x 37              | RAM32M x 7    | ram__20                      | 
|red_pitaya_top__GC0 | i_ps/axi_master[1]/axi_wfifo_reg                                                | User Attribute | 16 x 73              | RAM32M x 13   | ram__22                      | 
|red_pitaya_top__GC0 | i_ps/axi_master[0]/axi_awfifo_reg                                               | User Attribute | 16 x 37              | RAM32M x 7    | ram__24                      | 
|red_pitaya_top__GC0 | i_ps/axi_master[0]/axi_wfifo_reg                                                | User Attribute | 16 x 73              | RAM32M x 13   | ram__26                      | 
+--------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------+------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+---------------------------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_identification_macc_behav | (A''*B'')'  | No           | 16     | 16     | 48     | 25     | 32     | 2    | 2    | 1    | 1    | 1     | 1    | 0    | 
|system_identification_macc_behav | (A''*B'')'  | No           | 16     | 16     | 48     | 25     | 32     | 2    | 2    | 1    | 1    | 1     | 1    | 0    | 
|red_pitaya_dfilt1                | A2*B        | No           | 25     | 14     | 48     | 25     | 39     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | C'-A2*B2    | No           | 23     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | PCIN+A2:B2  | No           | 30     | 18     | 48     | -1     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | A2*B2       | No           | 25     | 15     | 48     | 25     | 40     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | A2*BCIN''   | No           | 25     | 15     | 48     | 25     | 40     | 1    | 2    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | A2*B        | No           | 25     | 14     | 48     | 25     | 39     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | C'-A2*B2    | No           | 23     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | PCIN+A2:B2  | No           | 30     | 18     | 48     | -1     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | A2*B2       | No           | 25     | 15     | 48     | 25     | 40     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|red_pitaya_dfilt1                | A2*BCIN''   | No           | 25     | 15     | 48     | 25     | 40     | 1    | 2    | 1    | 1    | 1     | 0    | 0    | 
+---------------------------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[17] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[18] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[18] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[19] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[19] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[20] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[20] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0_auxilary/\sum_register_reg[21] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[0] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[1] )
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[11] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[12] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[12] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[13] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[13] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[14] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[14] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[15] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux67_reg[16] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[16] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] )
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[0] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[1] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[1] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[1] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[11] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[14] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[12] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[14] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[13] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[14] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[14] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[15] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux67_reg_reg[16] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg_reg[16] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg_reg[16] ' (FD) to 'dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[17] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[18] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[18] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[19] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[19] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[20] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[20] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac1_auxilary/\sum_register_reg[21] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[15] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[15] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[16] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[47] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[47] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[16] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[16] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[17] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[48] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[48] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[17] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[17] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[18] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[49] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[49] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[18] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[18] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[50] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[50] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[19] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[19] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[51] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[51] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[20] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[20] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[21] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[52] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[52] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[21] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[21] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[22] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[53] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[53] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[22] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[22] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[54] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[54] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[23] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[23] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[55] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[55] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[24] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[24] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[25] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[56] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[56] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[25] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[25] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[26] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[57] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[57] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[26] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[26] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[58] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[58] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[27] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[27] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[28] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[59] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[59] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[28] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[28] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[29] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[60] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[60] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[29] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[29] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[61] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[61] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[30] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC1_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[30] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\DAC0_out_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[62] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither1_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[62] ' (FDE) to 'dpll_wrapper_insti_0/registers_read_inst/\dither0_lockin_output_reg_reg[63] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[17] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[18] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[18] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[19] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[19] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[20] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[20] ' (FD) to 'dpll_wrapper_insti_0/output_summing_dac0/\sum_register_reg[21] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_0/registers_read_inst/sys_err_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dpll_wrapper_insti_0/multiplexer_NbitsxMsignals_to_Nbits_inst/\mux01_reg[16] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net red_LED with 1st driver pin 'dpll_wrapper_insti_0/Status_LED_driver0/red_LED' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:182]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red_LED with 2nd driver pin 'GND' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:182]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red_LED is connected to constant driver, other driver is ignored [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:182]
WARNING: [Synth 8-3332] Sequential element (\next_state_reg[1] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\next_state_reg[0] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\FSM_state_reg[1] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\FSM_state_reg[0] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[22] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[21] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[20] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[19] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[18] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[17] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[16] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[15] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[14] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[13] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[12] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[11] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[10] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[9] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[8] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[7] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[6] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[5] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[4] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[3] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[2] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[1] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\inhibit_counter_reg[0] ) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (red_internal_reg) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (green_internal_reg) is unused and will be removed from module Status_LED_driver__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[32] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[31] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[30] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[29] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[28] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[27] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[26] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[25] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[24] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[23] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[22] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[21] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[20] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[19] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[18] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[17] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[16] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[15] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[14] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[13] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[12] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[11] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[10] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[9] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[8] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[7] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[6] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[5] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[4] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[3] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[2] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[1] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[0] ) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (residuals_are_above_threshold_internal_reg) is unused and will be removed from module residuals_monitor__1.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[10] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[9] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[8] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[7] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[6] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[5] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[4] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[3] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[2] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[1] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\abs_of_residuals_reg[0] ) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (residuals_are_above_threshold_internal_reg) is unused and will be removed from module residuals_monitor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[14] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[13] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[12] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[11] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[0] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[14] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[13] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[12] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[11] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux01_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux67_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg[1] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[0] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[1] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux67_reg_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux23_reg_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\mux01_reg_reg[16] ) is unused and will be removed from module multiplexer_NbitsxMsignals_to_Nbits.
WARNING: [Synth 8-3332] Sequential element (\current_phase_reg[1] ) is unused and will be removed from module dual_type_frequency_counter__1.
WARNING: [Synth 8-3332] Sequential element (output_clk_enable_internal_reg) is unused and will be removed from module dual_type_frequency_counter__1.
WARNING: [Synth 8-3332] Sequential element (\p_saturation_inst/railed_positive_temp_reg ) is unused and will be removed from module PLL_loop_filters_with_saturation.
WARNING: [Synth 8-3332] Sequential element (\p_saturation_inst/railed_negative_temp_reg ) is unused and will be removed from module PLL_loop_filters_with_saturation.
WARNING: [Synth 8-3332] Sequential element (\i_saturation_inst/railed_positive_temp_reg ) is unused and will be removed from module PLL_loop_filters_with_saturation.
WARNING: [Synth 8-3332] Sequential element (\i_saturation_inst/railed_negative_temp_reg ) is unused and will be removed from module PLL_loop_filters_with_saturation.
WARNING: [Synth 8-3332] Sequential element (\integrator_with_saturation_inst2/railed_positive_out_reg ) is unused and will be removed from module PLL_loop_filters_with_saturation.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[17] ' (FD) to 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[18] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[18] ' (FD) to 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[19] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[19] ' (FD) to 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[20] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[20] ' (FD) to 'dpll_wrapper_insti_1/\output_summing_dac1/sum_register_reg[21] '
CRITICAL WARNING: [Synth 8-3352] multi-driven net red_LED with 1st driver pin 'dpll_wrapper_insti_1/Status_LED_driver1/red_internal_reg/Q' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red_LED with 2nd driver pin 'GND' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:142]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red_LED is connected to constant driver, other driver is ignored [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:142]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green_LED with 1st driver pin 'dpll_wrapper_insti_1/Status_LED_driver1/green_internal_reg/Q' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:143]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green_LED with 2nd driver pin 'GND' [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:143]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green_LED is connected to constant driver, other driver is ignored [D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.srcs/sources_1/DigitalPLL/Status_LED_driver.vhd:143]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_min_reg[8] )
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_reg[0] ' (FD) to 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/di_ireg_reg[0] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_reg[1] ' (FD) to 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/di_ireg_reg[1] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_reg[2] ' (FD) to 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/di_ireg_reg[2] '
INFO: [Synth 8-3886] merging instance 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_reg[3] ' (FD) to 'dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/di_ireg_reg[3] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/regi_di_max_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_min_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/regi_di_max_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_min_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_limiter/regi_di_max_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_min_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_limiter/regi_di_max_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_quantizer/noise_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_quantizer/noise_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_quantizer/noise_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_quantizer/noise_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_quantizer/noise_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/noise_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/noise_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/noise_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/noise_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_quantizer/noise_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_quantizer/noise_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_quantizer/noise_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_quantizer/noise_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_quantizer/noise_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\inphase_quantizer/noise_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_quantizer/noise_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_quantizer/noise_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_quantizer/noise_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_quantizer/noise_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC1_inst/\quadrature_quantizer/noise_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/dly_di_min_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/dly_di_min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/dly_di_min_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/dly_di_min_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\inphase_limiter/dly_di_min_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dpll_wrapper_insti_2/DDC0_inst/\quadrature_limiter/dly_di_min_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:05 . Memory (MB): peak = 752.383 ; gain = 581.199
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:29 ; elapsed = 00:03:05 . Memory (MB): peak = 752.383 ; gain = 581.199

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |dpll_wrapper__GB0   |           1|     10584|
|2     |dpll_wrapper__GB1   |           1|      3568|
|3     |dpll_wrapper__GB2   |           1|      7740|
|4     |red_pitaya_top__GC0 |           1|      6329|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:26 . Memory (MB): peak = 947.289 ; gain = 776.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:33 . Memory (MB): peak = 995.727 ; gain = 824.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |dpll_wrapper__GB0   |           1|     10584|
|2     |dpll_wrapper__GB1   |           1|      3568|
|3     |dpll_wrapper__GB2   |           1|      7740|
|4     |red_pitaya_top__GC0 |           1|      6244|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \i_scope/i_wr0/fifo_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \i_scope/i_wr1/fifo_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:10 ; elapsed = 00:03:48 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:10 ; elapsed = 00:03:48 . Memory (MB): peak = 1026.734 ; gain = 855.551

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:10 ; elapsed = 00:03:48 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 9 instantiated BUFGs while the available bufg limit from the part is 8
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:13 ; elapsed = 00:03:51 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:13 ; elapsed = 00:03:51 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:03:54 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:03:54 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_top | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/sync_I_delayed_reg                                           | 62     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|red_pitaya_top | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/sync_I_delayed_reg                                           | 62     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|red_pitaya_top | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/modulation_phase_zerocrossing_srl_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC1_inst/quadrature_quantizer/shift_register_reg[7]                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC1_inst/quadrature_quantizer/shift_register_reg[0]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC1_inst/inphase_quantizer/shift_register_reg[7]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC1_inst/inphase_quantizer/shift_register_reg[0]                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC0_inst/quadrature_quantizer/shift_register_reg[7]                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC0_inst/quadrature_quantizer/shift_register_reg[0]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC0_inst/inphase_quantizer/shift_register_reg[7]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|red_pitaya_top | dpll_wrapper_inst/DDC0_inst/inphase_quantizer/shift_register_reg[0]                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |LO_DDS                                |         3|
|2     |input_multiplier                      |         4|
|3     |angle_CORDIC                          |         2|
|4     |fir_compiler_minimumphase_N_times_clk |         4|
|5     |pll_wide_mult                         |         2|
|6     |pll_32x32_mult_ii                     |         4|
|7     |fifo_generator_0                      |         1|
|8     |system_identification_outputgain_mult |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |LO_DDS                                   |     1|
|2     |LO_DDS__2                                |     1|
|3     |LO_DDS__3                                |     1|
|4     |angle_CORDIC                             |     1|
|5     |angle_CORDIC__2                          |     1|
|6     |fifo_generator_0                         |     1|
|7     |fir_compiler_minimumphase_N_times_clk    |     1|
|8     |fir_compiler_minimumphase_N_times_clk__4 |     1|
|9     |fir_compiler_minimumphase_N_times_clk__5 |     1|
|10    |fir_compiler_minimumphase_N_times_clk__6 |     1|
|11    |input_multiplier                         |     1|
|12    |input_multiplier__2                      |     1|
|13    |input_multiplier__3                      |     1|
|14    |input_multiplier__4                      |     1|
|15    |pll_32x32_mult_ii                        |     1|
|16    |pll_32x32_mult_ii__1                     |     1|
|17    |pll_32x32_mult_ii__2                     |     1|
|18    |pll_32x32_mult_ii__3                     |     1|
|19    |pll_wide_mult                            |     1|
|20    |pll_wide_mult__1                         |     1|
|21    |system_identification_outputgain_mult    |     1|
|22    |BIBUF                                    |   130|
|23    |BUFG                                     |    14|
|24    |CARRY4                                   |   983|
|25    |DNA_PORT                                 |     1|
|26    |DSP48E1_1                                |     2|
|27    |LUT1                                     |  1471|
|28    |LUT2                                     |  2671|
|29    |LUT3                                     |  1698|
|30    |LUT4                                     |   852|
|31    |LUT5                                     |   612|
|32    |LUT6                                     |   956|
|33    |ODDR                                     |    18|
|34    |PLLE2_ADV                                |     1|
|35    |PS7                                      |     1|
|36    |RAM32M                                   |    52|
|37    |RAMB36E1                                 |    16|
|38    |RAMB36E1_1                               |     2|
|39    |SRL16                                    |     1|
|40    |SRL16E                                   |    31|
|41    |SRLC32E                                  |    51|
|42    |XADC                                     |     1|
|43    |FDR                                      |     8|
|44    |FDRE                                     |  7354|
|45    |FDSE                                     |   314|
|46    |IBUF                                     |    36|
|47    |IBUFDS                                   |     1|
|48    |IOBUF                                    |    16|
|49    |OBUF                                     |    31|
|50    |OBUFT                                    |     6|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                              |Module                                                        |Cells |
+------+------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                   |                                                              | 18244|
|2     |  dpll_wrapper_inst                                   |dpll_wrapper                                                  | 13998|
|3     |    DDC0_inst                                         |DDC_wideband_filters__xdcDup__1                               |  2313|
|4     |      ddc_frontend_lowpass_filter_inst_I              |ddc_frontend_lowpass_filter_28                                |   653|
|5     |        N_times_clk_FIR_wrapper_inst                  |N_times_clk_FIR_wrapper_42                                    |   104|
|6     |        boxcar_2_pts_filter_inst1                     |boxcar_2_pts_filter_43                                        |    38|
|7     |        boxcar_2_pts_filter_inst2                     |boxcar_2_pts_filter__parameterized0_44                        |    84|
|8     |        boxcar_2_pts_filter_inst3                     |boxcar_2_pts_filter__parameterized1_45                        |    36|
|9     |        boxcar_4_pts_filter_inst                      |boxcar_4_pts_filter_46                                        |   160|
|10    |        boxcar_filter_16_pts_inst                     |adjustable_boxcar_filter_v2_47                                |   215|
|11    |          delay_inst                                  |programmable_delay_line_48                                    |   164|
|12    |      ddc_frontend_lowpass_filter_inst_Q              |ddc_frontend_lowpass_filter_29                                |   654|
|13    |        N_times_clk_FIR_wrapper_inst                  |N_times_clk_FIR_wrapper_35                                    |   104|
|14    |        boxcar_2_pts_filter_inst1                     |boxcar_2_pts_filter_36                                        |    38|
|15    |        boxcar_2_pts_filter_inst2                     |boxcar_2_pts_filter__parameterized0_37                        |    84|
|16    |        boxcar_2_pts_filter_inst3                     |boxcar_2_pts_filter__parameterized1_38                        |    36|
|17    |        boxcar_4_pts_filter_inst                      |boxcar_4_pts_filter_39                                        |   160|
|18    |        boxcar_filter_16_pts_inst                     |adjustable_boxcar_filter_v2_40                                |   216|
|19    |          delay_inst                                  |programmable_delay_line_41                                    |   165|
|20    |      first_order_IIR_highpass_filter_inst            |first_order_IIR_highpass_filter_30                            |   209|
|21    |      inphase_limiter                                 |limiter_31                                                    |    46|
|22    |      inphase_quantizer                               |quantizer_32                                                  |   162|
|23    |      quadrature_limiter                              |limiter_33                                                    |    42|
|24    |      quadrature_quantizer                            |quantizer_34                                                  |   173|
|25    |    DDC1_inst                                         |DDC_wideband_filters                                          |  2323|
|26    |      ddc_frontend_lowpass_filter_inst_I              |ddc_frontend_lowpass_filter                                   |   653|
|27    |        N_times_clk_FIR_wrapper_inst                  |N_times_clk_FIR_wrapper_21                                    |   104|
|28    |        boxcar_2_pts_filter_inst1                     |boxcar_2_pts_filter_22                                        |    38|
|29    |        boxcar_2_pts_filter_inst2                     |boxcar_2_pts_filter__parameterized0_23                        |    84|
|30    |        boxcar_2_pts_filter_inst3                     |boxcar_2_pts_filter__parameterized1_24                        |    36|
|31    |        boxcar_4_pts_filter_inst                      |boxcar_4_pts_filter_25                                        |   160|
|32    |        boxcar_filter_16_pts_inst                     |adjustable_boxcar_filter_v2_26                                |   215|
|33    |          delay_inst                                  |programmable_delay_line_27                                    |   164|
|34    |      ddc_frontend_lowpass_filter_inst_Q              |ddc_frontend_lowpass_filter_18                                |   654|
|35    |        N_times_clk_FIR_wrapper_inst                  |N_times_clk_FIR_wrapper                                       |   104|
|36    |        boxcar_2_pts_filter_inst1                     |boxcar_2_pts_filter                                           |    38|
|37    |        boxcar_2_pts_filter_inst2                     |boxcar_2_pts_filter__parameterized0                           |    84|
|38    |        boxcar_2_pts_filter_inst3                     |boxcar_2_pts_filter__parameterized1                           |    36|
|39    |        boxcar_4_pts_filter_inst                      |boxcar_4_pts_filter                                           |   160|
|40    |        boxcar_filter_16_pts_inst                     |adjustable_boxcar_filter_v2                                   |   216|
|41    |          delay_inst                                  |programmable_delay_line                                       |   165|
|42    |      first_order_IIR_highpass_filter_inst            |first_order_IIR_highpass_filter                               |   209|
|43    |      inphase_limiter                                 |limiter                                                       |    46|
|44    |      inphase_quantizer                               |quantizer                                                     |   162|
|45    |      quadrature_limiter                              |limiter_19                                                    |    42|
|46    |      quadrature_quantizer                            |quantizer_20                                                  |   173|
|47    |    PLL0_loop_filters                                 |PLL_loop_filters_with_saturation                              |   742|
|48    |      i_saturation_inst                               |resize_with_saturation__parameterized0                        |   126|
|49    |      ii_saturation_inst                              |resize_with_saturation__parameterized1                        |    16|
|50    |      integrator_with_saturation_inst2                |integrator_with_saturation                                    |   227|
|51    |      out_saturation_inst                             |resize_with_saturation__parameterized2                        |    20|
|52    |      p_saturation_inst                               |resize_with_saturation                                        |    68|
|53    |    PLL1_loop_filters                                 |PLL_loop_filters_with_saturation__parameterized0              |   756|
|54    |      i_saturation_inst                               |resize_with_saturation__parameterized4                        |   138|
|55    |      ii_saturation_inst                              |resize_with_saturation__parameterized5                        |    16|
|56    |      integrator_with_saturation_inst2                |integrator_with_saturation__parameterized0                    |   207|
|57    |      out_saturation_inst                             |resize_with_saturation__parameterized6                        |    32|
|58    |      p_saturation_inst                               |resize_with_saturation__parameterized3                        |    74|
|59    |    aux_data_mux_inst                                 |aux_data_mux                                                  |   120|
|60    |    dither_lockin_wrapper0                            |dither_lockin_wrapper                                         |   709|
|61    |      dither_lockin_inst                              |dither_lockin_16                                              |   580|
|62    |        quadrature_dither_generator_inst              |quadrature_dither_generator_17                                |   120|
|63    |      parallel_bus_register_N_periods                 |parallel_bus_register_32bits_or_less__parameterized27         |    45|
|64    |      parallel_bus_register_amplitude                 |parallel_bus_register_32bits_or_less__parameterized28         |    36|
|65    |      parallel_bus_register_enable                    |parallel_bus_register_32bits_or_less__parameterized25         |     2|
|66    |      parallel_bus_register_period                    |parallel_bus_register_32bits_or_less__parameterized26         |    45|
|67    |    dither_lockin_wrapper1                            |dither_lockin_wrapper__parameterized0                         |   737|
|68    |      dither_lockin_inst                              |dither_lockin                                                 |   580|
|69    |        quadrature_dither_generator_inst              |quadrature_dither_generator                                   |   120|
|70    |      parallel_bus_register_N_periods                 |parallel_bus_register_32bits_or_less__parameterized31         |    45|
|71    |      parallel_bus_register_amplitude                 |parallel_bus_register_32bits_or_less__parameterized32         |    36|
|72    |      parallel_bus_register_enable                    |parallel_bus_register_32bits_or_less__parameterized29         |     2|
|73    |      parallel_bus_register_period                    |parallel_bus_register_32bits_or_less__parameterized30         |    45|
|74    |    dual_type_frequency_counter_inst0                 |dual_type_frequency_counter                                   |  1280|
|75    |      triangular_frequency_counter_inst1              |triangular_frequency_counter_14                               |   571|
|76    |      triangular_frequency_counter_inst2              |triangular_frequency_counter_15                               |   465|
|77    |    dual_type_frequency_counter_inst1                 |dual_type_frequency_counter_8                                 |  1192|
|78    |      triangular_frequency_counter_inst1              |triangular_frequency_counter                                  |   534|
|79    |      triangular_frequency_counter_inst2              |triangular_frequency_counter_13                               |   465|
|80    |    multiplexer_NbitsxMsignals_to_Nbits_inst          |multiplexer_NbitsxMsignals_to_Nbits                           |   170|
|81    |    output_summing_dac0                               |output_summing                                                |   167|
|82    |    output_summing_dac0_auxilary                      |output_summing_9                                              |    88|
|83    |    output_summing_dac1                               |output_summing_10                                             |   188|
|84    |    output_summing_dac1_auxilary                      |output_summing_11                                             |    88|
|85    |    parallel_bus_register_64_bits_or_less_angleSelect |parallel_bus_register_32bits_or_less__parameterized6          |    28|
|86    |    parallel_bus_register_64_bits_or_less_freq0       |parallel_bus_register_64_bits_or_less                         |   104|
|87    |    parallel_bus_register_64_bits_or_less_freq1       |parallel_bus_register_64_bits_or_less__parameterized0         |   104|
|88    |    parallel_bus_register_counter_mode                |parallel_bus_register_32bits_or_less__parameterized8          |     1|
|89    |    parallel_bus_register_dac0_limits                 |parallel_bus_register_32bits_or_less__parameterized21         |    70|
|90    |    parallel_bus_register_dac1_limits                 |parallel_bus_register_32bits_or_less__parameterized22         |    54|
|91    |    parallel_bus_register_ddc_filter_select           |parallel_bus_register_32bits_or_less__parameterized7          |    70|
|92    |    parallel_bus_register_logger_mux_select           |parallel_bus_register_32bits_or_less__parameterized5          |    23|
|93    |    parallel_bus_register_manual_offset_dac0          |parallel_bus_register_32bits_or_less__parameterized23         |    18|
|94    |    parallel_bus_register_manual_offset_dac1          |parallel_bus_register_32bits_or_less__parameterized24         |    17|
|95    |    parallel_bus_register_ok_reset                    |parallel_bus_register_32bits_or_less                          |     1|
|96    |    parallel_bus_register_phase_ok_reset_frontend     |parallel_bus_register_32bits_or_less__parameterized1          |     3|
|97    |    parallel_bus_register_pll0_coefdfilter            |parallel_bus_register_32bits_or_less__parameterized14         |     1|
|98    |    parallel_bus_register_pll0_gaind                  |parallel_bus_register_32bits_or_less__parameterized13         |     1|
|99    |    parallel_bus_register_pll0_gaini                  |parallel_bus_register_32bits_or_less__parameterized11         |    61|
|100   |    parallel_bus_register_pll0_gainii                 |parallel_bus_register_32bits_or_less__parameterized12         |    33|
|101   |    parallel_bus_register_pll0_gainp                  |parallel_bus_register_32bits_or_less__parameterized10         |    33|
|102   |    parallel_bus_register_pll0_settings               |parallel_bus_register_32bits_or_less__parameterized9          |     2|
|103   |    parallel_bus_register_pll1_coefdfilter            |parallel_bus_register_32bits_or_less__parameterized20         |     1|
|104   |    parallel_bus_register_pll1_gaini                  |parallel_bus_register_32bits_or_less__parameterized17         |    61|
|105   |    parallel_bus_register_pll1_gainii                 |parallel_bus_register_32bits_or_less__parameterized18         |    33|
|106   |    parallel_bus_register_pll1_gainp                  |parallel_bus_register_32bits_or_less__parameterized16         |    33|
|107   |    parallel_bus_register_pll1_settings               |parallel_bus_register_32bits_or_less__parameterized15         |     2|
|108   |    parallel_bus_register_trigger_identification      |parallel_bus_register_32bits_or_less__parameterized0          |     1|
|109   |    registers_read_inst                               |registers_read                                                |   457|
|110   |    system_identification_vna_inst                    |system_identification_vna_with_dither_wrapper                 |  1760|
|111   |      system_identification_vna_inst                  |system_identification_with_dither2                            |  1445|
|112   |        system_identification_macc_cos_inst           |system_identification_macc_behav                              |   273|
|113   |        system_identification_macc_sin_inst           |system_identification_macc_behav_12                           |   273|
|114   |  i_hk                                                |red_pitaya_hk                                                 |   198|
|115   |  i_ps                                                |red_pitaya_ps                                                 |  3021|
|116   |    \axi_master[0]                                    |axi_master                                                    |   226|
|117   |    \axi_master[1]                                    |axi_master_1                                                  |   226|
|118   |    axi_slave_gp0                                     |axi_slave                                                     |   556|
|119   |    system_i                                          |system_wrapper                                                |  2008|
|120   |      system_i                                        |system                                                        |  1996|
|121   |        axi_protocol_converter_0                      |system_axi_protocol_converter_0_0                             |  1206|
|122   |          inst                                        |axi_protocol_converter_v2_1_7_axi_protocol_converter          |  1206|
|123   |            \gen_axilite.gen_b2s_conv.axilite_b2s     |axi_protocol_converter_v2_1_7_b2s                             |  1206|
|124   |              \RD.ar_channel_0                        |axi_protocol_converter_v2_1_7_b2s_ar_channel                  |   195|
|125   |                ar_cmd_fsm_0                          |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                  |    33|
|126   |                cmd_translator_0                      |axi_protocol_converter_v2_1_7_b2s_cmd_translator_5            |   150|
|127   |                  incr_cmd_0                          |axi_protocol_converter_v2_1_7_b2s_incr_cmd_6                  |    56|
|128   |                  wrap_cmd_0                          |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_7                  |    89|
|129   |              \RD.r_channel_0                         |axi_protocol_converter_v2_1_7_b2s_r_channel                   |   124|
|130   |                rd_data_fifo_0                        |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 |    72|
|131   |                transaction_fifo_0                    |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 |    38|
|132   |              SI_REG                                  |axi_register_slice_v2_1_7_axi_register_slice                  |   615|
|133   |                ar_pipe                               |axi_register_slice_v2_1_7_axic_register_slice                 |   208|
|134   |                aw_pipe                               |axi_register_slice_v2_1_7_axic_register_slice_4               |   208|
|135   |                b_pipe                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized1 |    50|
|136   |                r_pipe                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized2 |   149|
|137   |              \WR.aw_channel_0                        |axi_protocol_converter_v2_1_7_b2s_aw_channel                  |   199|
|138   |                aw_cmd_fsm_0                          |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                  |    36|
|139   |                cmd_translator_0                      |axi_protocol_converter_v2_1_7_b2s_cmd_translator              |   147|
|140   |                  incr_cmd_0                          |axi_protocol_converter_v2_1_7_b2s_incr_cmd                    |    54|
|141   |                  wrap_cmd_0                          |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                    |    89|
|142   |              \WR.b_channel_0                         |axi_protocol_converter_v2_1_7_b2s_b_channel                   |    72|
|143   |                bid_fifo_0                            |axi_protocol_converter_v2_1_7_b2s_simple_fifo                 |    37|
|144   |                bresp_fifo_0                          |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 |    10|
|145   |        proc_sys_reset                                |system_proc_sys_reset_0                                       |    64|
|146   |          U0                                          |proc_sys_reset                                                |    64|
|147   |            EXT_LPF                                   |lpf                                                           |    19|
|148   |              \ACTIVE_LOW_AUX.ACT_LO_AUX              |cdc_sync                                                      |     5|
|149   |              \ACTIVE_LOW_EXT.ACT_LO_EXT              |cdc_sync_3                                                    |     5|
|150   |            SEQ                                       |sequence_psr                                                  |    40|
|151   |              SEQ_COUNTER                             |upcnt_n                                                       |    14|
|152   |        processing_system7                            |system_processing_system7_0                                   |   293|
|153   |          inst                                        |processing_system7_v5_5_processing_system7                    |   293|
|154   |            xlnx_axi_wrshim_unwrap_inst_gp0           |xlnx_axi_wrshim_unwrap                                        |    18|
|155   |            xlnx_axi_wrshim_unwrap_inst_gp1           |xlnx_axi_wrshim_unwrap_2                                      |    18|
|156   |        xadc                                          |system_xadc_0                                                 |   433|
|157   |          inst                                        |system_xadc_0_axi_xadc                                        |   433|
|158   |            AXI_LITE_IPIF_I                           |system_xadc_0_axi_lite_ipif                                   |   188|
|159   |              I_SLAVE_ATTACHMENT                      |system_xadc_0_slave_attachment                                |   188|
|160   |                I_DECODER                             |system_xadc_0_address_decoder                                 |   134|
|161   |            AXI_XADC_CORE_I                           |system_xadc_0_xadc_core_drp                                   |    77|
|162   |            \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I     |system_xadc_0_interrupt_control                               |    96|
|163   |            SOFT_RESET_I                              |system_xadc_0_soft_reset                                      |    39|
|164   |        xlconstant                                    |system_xlconstant_0                                           |     0|
|165   |  i_scope                                             |red_pitaya_scope                                              |   719|
|166   |    i_wr0                                             |axi_wr_fifo                                                   |   361|
|167   |    i_wr1                                             |axi_wr_fifo_0                                                 |   358|
|168   |  pll                                                 |red_pitaya_pll                                                |     2|
|169   |  ram_data_logger_i                                   |ram_data_logger                                               |    94|
|170   |    ram_inst                                          |simple_dualport_ram                                           |    16|
+------+------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1026.734 ; gain = 855.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 3093 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:03:03 . Memory (MB): peak = 1026.734 ; gain = 544.512
Synthesis Optimization Complete : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1026.734 ; gain = 855.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 52 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
854 Infos, 283 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:52 . Memory (MB): peak = 1026.734 ; gain = 773.336
WARNING: [Runs 36-115] Could not delete directory 'D:/Projets_Xilinx/RedPitayaLink/fpga/project/redpitaya.runs/synth_1/.Xil/Vivado-14048-/dcp_5'.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1026.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 23 22:04:24 2017...
