#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000225f7146070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000225f7144030 .scope module, "tb_alu_sub_32" "tb_alu_sub_32" 3 3;
 .timescale -9 -12;
v00000225f728c7e0_0 .net "ALUFlags", 4 0, v00000225f7288c80_0;  1 drivers
v00000225f728c100_0 .var "a", 31 0;
v00000225f728bd40_0 .var "b", 31 0;
v00000225f728c880_0 .var "expected", 31 0;
v00000225f728b2a0_0 .var "expectedFlags", 4 0;
v00000225f728b980_0 .var "op", 1 0;
v00000225f728b8e0_0 .net "y", 31 0, v00000225f728cd80_0;  1 drivers
S_00000225f7144df0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_00000225f7144030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_00000225f71448d0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_00000225f7144908 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_00000225f7144940 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_00000225f7144978 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_00000225f71449b0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_00000225f71449e8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_00000225f7144a20 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_00000225f73c6cf0 .functor NOT 1, L_00000225f7395f70, C4<0>, C4<0>, C4<0>;
L_00000225f73c8f80 .functor AND 1, L_00000225f739e990, L_00000225f739d130, C4<1>, C4<1>;
L_00000225f73c7b60 .functor AND 1, L_00000225f739e210, L_00000225f739de50, C4<1>, C4<1>;
L_00000225f73c7bd0 .functor OR 1, L_00000225f73c8650, L_00000225f73c82d0, C4<0>, C4<0>;
L_00000225f73c8b90 .functor OR 1, L_00000225f73c8ff0, L_00000225f73c86c0, C4<0>, C4<0>;
v00000225f7288c80_0 .var "ALUFlags", 4 0;
v00000225f7288d20_0 .net *"_ivl_1", 0 0, L_00000225f7395f70;  1 drivers
L_00000225f72e8f20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f7289900_0 .net/2u *"_ivl_12", 7 0, L_00000225f72e8f20;  1 drivers
v00000225f72899a0_0 .net *"_ivl_14", 0 0, L_00000225f739e990;  1 drivers
L_00000225f72e8f68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7289fe0_0 .net/2u *"_ivl_16", 22 0, L_00000225f72e8f68;  1 drivers
v00000225f728ada0_0 .net *"_ivl_18", 0 0, L_00000225f739d130;  1 drivers
v00000225f728a8a0_0 .net *"_ivl_2", 0 0, L_00000225f73c6cf0;  1 drivers
L_00000225f72e8fb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7288dc0_0 .net/2u *"_ivl_22", 7 0, L_00000225f72e8fb0;  1 drivers
v00000225f728ad00_0 .net *"_ivl_24", 0 0, L_00000225f739e210;  1 drivers
L_00000225f72e8ff8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7289a40_0 .net/2u *"_ivl_26", 22 0, L_00000225f72e8ff8;  1 drivers
v00000225f7289c20_0 .net *"_ivl_28", 0 0, L_00000225f739de50;  1 drivers
v00000225f728ab20_0 .net *"_ivl_5", 30 0, L_00000225f73966f0;  1 drivers
v00000225f728abc0_0 .net "a", 31 0, v00000225f728c100_0;  1 drivers
v00000225f728b020_0 .var "a_exp", 7 0;
v00000225f7289cc0_0 .var "a_frac", 22 0;
v00000225f7289d60_0 .var "a_is_zero", 0 0;
v00000225f728a940_0 .net "add_y", 31 0, L_00000225f7384f90;  1 drivers
v00000225f728a080_0 .net "any_neg_inf", 0 0, L_00000225f73c8b90;  1 drivers
v00000225f728a120_0 .net "any_pos_inf", 0 0, L_00000225f73c7bd0;  1 drivers
v00000225f72890e0_0 .net "b", 31 0, v00000225f728bd40_0;  1 drivers
v00000225f72888c0_0 .var "b_exp", 7 0;
v00000225f728a3a0_0 .var "b_frac", 22 0;
v00000225f7289180_0 .var "b_is_zero", 0 0;
v00000225f728a440_0 .net "div_y", 31 0, L_00000225f739d310;  1 drivers
v00000225f728ac60_0 .var "inx", 0 0;
v00000225f7289220_0 .net "is_inv_a", 0 0, L_00000225f73c7f50;  1 drivers
v00000225f72892c0_0 .net "is_inv_b", 0 0, L_00000225f73c9060;  1 drivers
v00000225f728a4e0_0 .net "is_neg_inf_a", 0 0, L_00000225f73c8ff0;  1 drivers
v00000225f728a9e0_0 .net "is_neg_inf_b", 0 0, L_00000225f73c86c0;  1 drivers
v00000225f7289360_0 .net "is_pos_inf_a", 0 0, L_00000225f73c8650;  1 drivers
v00000225f728ca60_0 .net "is_pos_inf_b", 0 0, L_00000225f73c82d0;  1 drivers
v00000225f728b160_0 .net "is_special", 0 0, L_00000225f70b8bf0;  1 drivers
v00000225f728c600_0 .net "iv_div", 0 0, L_00000225f73c8a40;  1 drivers
v00000225f728c2e0_0 .net "iv_mul", 0 0, L_00000225f73c6820;  1 drivers
v00000225f728cb00_0 .var "iv_sel", 0 0;
v00000225f728b3e0_0 .net "ix_add", 0 0, L_00000225f737b710;  1 drivers
v00000225f728c9c0_0 .net "ix_div", 0 0, L_00000225f739e490;  1 drivers
v00000225f728d640_0 .net "ix_mul", 0 0, L_00000225f7399df0;  1 drivers
v00000225f728c240_0 .var "ix_sel", 0 0;
v00000225f728d6e0_0 .net "ix_sub", 0 0, L_00000225f73c66d0;  1 drivers
v00000225f728c740_0 .net "mul_y", 31 0, L_00000225f739a070;  1 drivers
v00000225f728d280_0 .net "op", 1 0, v00000225f728b980_0;  1 drivers
v00000225f728b660_0 .net "ov_add", 0 0, L_00000225f7384810;  1 drivers
v00000225f728b480_0 .net "ov_div", 0 0, L_00000225f739d9f0;  1 drivers
v00000225f728b7a0_0 .net "ov_mul", 0 0, L_00000225f7398f90;  1 drivers
v00000225f728c4c0_0 .var "ov_raw", 0 0;
v00000225f728cba0_0 .net "ov_sub", 0 0, L_00000225f7396e70;  1 drivers
v00000225f728b700_0 .var "ovf", 0 0;
v00000225f728d1e0_0 .var "r_exp", 7 0;
v00000225f728d460_0 .var "r_frac", 22 0;
v00000225f728be80_0 .var "r_is_inf", 0 0;
v00000225f728d320_0 .var "r_is_sub", 0 0;
v00000225f728b840_0 .var "r_is_zero", 0 0;
v00000225f728bf20_0 .var "sign_res", 0 0;
v00000225f728c920_0 .net "sp_exp", 7 0, L_00000225f739e530;  1 drivers
v00000225f728b340_0 .net "sp_frac", 22 0, L_00000225f739e8f0;  1 drivers
v00000225f728d5a0_0 .net "special_div_zero", 0 0, L_00000225f70b2600;  1 drivers
v00000225f728d3c0_0 .net "special_invalid", 0 0, L_00000225f70b1b10;  1 drivers
v00000225f728cce0_0 .net "special_is_denorm", 0 0, L_00000225f73c7b60;  1 drivers
v00000225f728b520_0 .net "special_is_inf", 0 0, L_00000225f73c8f80;  1 drivers
v00000225f728c060_0 .net "special_result", 31 0, v00000225f7289040_0;  1 drivers
v00000225f728c1a0_0 .net "sub_y", 31 0, L_00000225f7397730;  1 drivers
v00000225f728bfc0_0 .net "un_add", 0 0, L_00000225f737ad00;  1 drivers
v00000225f728c560_0 .net "un_div", 0 0, L_00000225f739e850;  1 drivers
v00000225f728bca0_0 .net "un_mul", 0 0, L_00000225f7399d50;  1 drivers
v00000225f728c6a0_0 .var "un_raw", 0 0;
v00000225f728cc40_0 .net "un_sub", 0 0, L_00000225f73c64a0;  1 drivers
v00000225f728d780_0 .var "unf", 0 0;
v00000225f728cd80_0 .var "y", 31 0;
v00000225f728b200_0 .var "y_pre", 31 0;
v00000225f728d500_0 .var "y_sel", 31 0;
E_00000225f7085c90/0 .event anyedge, v00000225f71f8560_0, v00000225f71f8420_0, v00000225f728b020_0, v00000225f7289cc0_0;
E_00000225f7085c90/1 .event anyedge, v00000225f72888c0_0, v00000225f728a3a0_0, v00000225f728aa80_0, v00000225f72895e0_0;
E_00000225f7085c90/2 .event anyedge, v00000225f728a300_0, v00000225f72894a0_0, v00000225f7285580_0, v00000225f7285bc0_0;
E_00000225f7085c90/3 .event anyedge, v00000225f728b520_0, v00000225f728a080_0, v00000225f728a120_0, v00000225f728cce0_0;
E_00000225f7085c90/4 .event anyedge, v00000225f7288b40_0, v00000225f71f7b60_0, v00000225f71fa0e0_0, v00000225f71fc660_0;
E_00000225f7085c90/5 .event anyedge, v00000225f71fc5c0_0, v00000225f727f360_0, v00000225f7282ce0_0, v00000225f7284ae0_0;
E_00000225f7085c90/6 .event anyedge, v00000225f7285ee0_0, v00000225f7206a20_0, v00000225f7208b40_0, v00000225f7203aa0_0;
E_00000225f7085c90/7 .event anyedge, v00000225f7208be0_0, v00000225f7208c80_0, v00000225f71fee60_0, v00000225f72010c0_0;
E_00000225f7085c90/8 .event anyedge, v00000225f71ffa40_0, v00000225f72026a0_0, v00000225f72051c0_0, v00000225f728d500_0;
E_00000225f7085c90/9 .event anyedge, v00000225f728c4c0_0, v00000225f728bf20_0, v00000225f728b200_0, v00000225f728d1e0_0;
E_00000225f7085c90/10 .event anyedge, v00000225f728d460_0, v00000225f728be80_0, v00000225f728d320_0, v00000225f728c6a0_0;
E_00000225f7085c90/11 .event anyedge, v00000225f728b840_0, v00000225f7289d60_0, v00000225f7289180_0, v00000225f728c240_0;
E_00000225f7085c90/12 .event anyedge, v00000225f728b700_0, v00000225f728d780_0, v00000225f728cb00_0, v00000225f728ac60_0;
E_00000225f7085c90 .event/or E_00000225f7085c90/0, E_00000225f7085c90/1, E_00000225f7085c90/2, E_00000225f7085c90/3, E_00000225f7085c90/4, E_00000225f7085c90/5, E_00000225f7085c90/6, E_00000225f7085c90/7, E_00000225f7085c90/8, E_00000225f7085c90/9, E_00000225f7085c90/10, E_00000225f7085c90/11, E_00000225f7085c90/12;
L_00000225f7395f70 .part v00000225f728bd40_0, 31, 1;
L_00000225f73966f0 .part v00000225f728bd40_0, 0, 31;
L_00000225f73972d0 .concat [ 31 1 0 0], L_00000225f73966f0, L_00000225f73c6cf0;
L_00000225f739e530 .part v00000225f7289040_0, 23, 8;
L_00000225f739e8f0 .part v00000225f7289040_0, 0, 23;
L_00000225f739e990 .cmp/eq 8, L_00000225f739e530, L_00000225f72e8f20;
L_00000225f739d130 .cmp/eq 23, L_00000225f739e8f0, L_00000225f72e8f68;
L_00000225f739e210 .cmp/eq 8, L_00000225f739e530, L_00000225f72e8fb0;
L_00000225f739de50 .cmp/ne 23, L_00000225f739e8f0, L_00000225f72e8ff8;
S_00000225f714bac0 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 227 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_00000225f714a4d0 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_00000225f714a508 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_00000225f714a540 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_00000225f7341140 .functor OR 1, L_00000225f7290200, L_00000225f7291ba0, C4<0>, C4<0>;
L_00000225f7340260 .functor OR 1, L_00000225f7291100, L_00000225f7291d80, C4<0>, C4<0>;
L_00000225f7340e30 .functor XOR 1, L_00000225f72902a0, L_00000225f7290660, C4<0>, C4<0>;
L_00000225f7340f80 .functor AND 1, L_00000225f7340e30, L_00000225f7290d40, C4<1>, C4<1>;
L_00000225f73411b0 .functor AND 1, L_00000225f7340f80, L_00000225f7291ec0, C4<1>, C4<1>;
L_00000225f7340f10 .functor NOT 23, L_00000225f728fbc0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f7341530 .functor AND 1, L_00000225f7291a60, L_00000225f7291c40, C4<1>, C4<1>;
L_00000225f7341450 .functor NOT 23, L_00000225f7290020, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f7340880 .functor AND 1, L_00000225f7341530, L_00000225f7290e80, C4<1>, C4<1>;
L_00000225f7340340 .functor NOT 8, L_00000225f728f940, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f73406c0 .functor AND 1, L_00000225f7340880, L_00000225f7290fc0, C4<1>, C4<1>;
L_00000225f7340dc0 .functor NOT 8, L_00000225f728f9e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f7340ce0 .functor AND 1, L_00000225f73406c0, L_00000225f72912e0, C4<1>, C4<1>;
L_00000225f7340d50 .functor OR 1, L_00000225f73411b0, L_00000225f7340ce0, C4<0>, C4<0>;
L_00000225f737b390 .functor AND 1, L_00000225f7340e30, L_00000225f7340d50, C4<1>, C4<1>;
L_00000225f737b710 .functor BUFZ 1, L_00000225f7340260, C4<0>, C4<0>, C4<0>;
L_00000225f737ad00 .functor AND 1, L_00000225f73848b0, L_00000225f737b710, C4<1>, C4<1>;
v00000225f71f7b60_0 .net "F", 31 0, L_00000225f7384f90;  alias, 1 drivers
v00000225f71f8420_0 .net "R", 31 0, v00000225f728bd40_0;  alias, 1 drivers
v00000225f71f8560_0 .net "S", 31 0, v00000225f728c100_0;  alias, 1 drivers
v00000225f71f8600_0 .net *"_ivl_109", 0 0, L_00000225f737b390;  1 drivers
L_00000225f72e6fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71f8880_0 .net/2u *"_ivl_110", 0 0, L_00000225f72e6fe8;  1 drivers
v00000225f71f98c0_0 .net *"_ivl_112", 0 0, L_00000225f7384b30;  1 drivers
L_00000225f72e7030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fa680_0 .net/2u *"_ivl_116", 7 0, L_00000225f72e7030;  1 drivers
v00000225f71fa4a0_0 .net *"_ivl_118", 7 0, L_00000225f73858f0;  1 drivers
L_00000225f72e7078 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fa7c0_0 .net/2u *"_ivl_123", 22 0, L_00000225f72e7078;  1 drivers
v00000225f71f9e60_0 .net *"_ivl_125", 22 0, L_00000225f7384770;  1 drivers
L_00000225f72e70c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f71fb120_0 .net/2u *"_ivl_129", 7 0, L_00000225f72e70c0;  1 drivers
L_00000225f72e7108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fa5e0_0 .net/2u *"_ivl_133", 7 0, L_00000225f72e7108;  1 drivers
v00000225f71fbd00_0 .net *"_ivl_135", 0 0, L_00000225f73848b0;  1 drivers
L_00000225f72e6970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f71fa040_0 .net/2u *"_ivl_16", 0 0, L_00000225f72e6970;  1 drivers
v00000225f71fae00_0 .net *"_ivl_18", 23 0, L_00000225f72911a0;  1 drivers
L_00000225f72e69b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f71fad60_0 .net/2u *"_ivl_22", 0 0, L_00000225f72e69b8;  1 drivers
v00000225f71fb080_0 .net *"_ivl_24", 23 0, L_00000225f7291e20;  1 drivers
L_00000225f72e6a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71fb620_0 .net/2u *"_ivl_28", 0 0, L_00000225f72e6a00;  1 drivers
L_00000225f72e6a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71fb260_0 .net/2u *"_ivl_32", 0 0, L_00000225f72e6a48;  1 drivers
v00000225f71f9aa0_0 .net *"_ivl_41", 22 0, L_00000225f7291f60;  1 drivers
v00000225f71fb4e0_0 .net *"_ivl_45", 22 0, L_00000225f7290840;  1 drivers
v00000225f71fbb20_0 .net *"_ivl_52", 0 0, L_00000225f7291380;  1 drivers
v00000225f71fb1c0_0 .net *"_ivl_54", 0 0, L_00000225f7290520;  1 drivers
v00000225f71fb580_0 .net *"_ivl_56", 0 0, L_00000225f7290160;  1 drivers
v00000225f71fb8a0_0 .net *"_ivl_58", 0 0, L_00000225f7290f20;  1 drivers
v00000225f71f9b40_0 .net *"_ivl_60", 0 0, L_00000225f7291880;  1 drivers
v00000225f71f9a00_0 .net *"_ivl_62", 0 0, L_00000225f7290ca0;  1 drivers
v00000225f71fa220_0 .net *"_ivl_66", 0 0, L_00000225f7290d40;  1 drivers
v00000225f71f9be0_0 .net *"_ivl_69", 0 0, L_00000225f7340f80;  1 drivers
v00000225f71f9c80_0 .net *"_ivl_70", 0 0, L_00000225f7291ec0;  1 drivers
v00000225f71fa540_0 .net *"_ivl_73", 0 0, L_00000225f73411b0;  1 drivers
v00000225f71fa9a0_0 .net *"_ivl_75", 0 0, L_00000225f7291a60;  1 drivers
v00000225f71fb6c0_0 .net *"_ivl_76", 22 0, L_00000225f7340f10;  1 drivers
v00000225f71f9d20_0 .net *"_ivl_79", 0 0, L_00000225f7291c40;  1 drivers
v00000225f71fc020_0 .net *"_ivl_81", 0 0, L_00000225f7341530;  1 drivers
v00000225f71fa720_0 .net *"_ivl_82", 22 0, L_00000225f7341450;  1 drivers
v00000225f71fab80_0 .net *"_ivl_85", 0 0, L_00000225f7290e80;  1 drivers
v00000225f71f9dc0_0 .net *"_ivl_87", 0 0, L_00000225f7340880;  1 drivers
v00000225f71fbc60_0 .net *"_ivl_88", 7 0, L_00000225f7340340;  1 drivers
v00000225f71f9f00_0 .net *"_ivl_91", 0 0, L_00000225f7290fc0;  1 drivers
v00000225f71fbbc0_0 .net *"_ivl_93", 0 0, L_00000225f73406c0;  1 drivers
v00000225f71fa400_0 .net *"_ivl_94", 7 0, L_00000225f7340dc0;  1 drivers
v00000225f71fa360_0 .net *"_ivl_97", 0 0, L_00000225f72912e0;  1 drivers
v00000225f71fb300_0 .net *"_ivl_99", 0 0, L_00000225f7340ce0;  1 drivers
v00000225f71f9960_0 .net "boolean1", 0 0, L_00000225f7291240;  1 drivers
v00000225f71fbda0_0 .net "boolean2", 0 0, L_00000225f7340e30;  1 drivers
v00000225f71fb940_0 .net "diff_exp1", 7 0, L_00000225f728f3a0;  1 drivers
v00000225f71f9fa0_0 .net "diff_exp2", 7 0, L_00000225f72908e0;  1 drivers
v00000225f71fb3a0_0 .net "e1", 7 0, L_00000225f728f940;  1 drivers
v00000225f71faf40_0 .net "e2", 7 0, L_00000225f728f9e0;  1 drivers
v00000225f71fbe40_0 .net "exp_aux", 7 0, L_00000225f7290c00;  1 drivers
v00000225f71fa860_0 .net "exp_sum_add", 7 0, L_00000225f7345430;  1 drivers
v00000225f71fbee0_0 .net "exp_sum_sub", 7 0, L_00000225f737b320;  1 drivers
v00000225f71fb440_0 .net "final_exp", 7 0, L_00000225f73846d0;  1 drivers
v00000225f71fb760_0 .net "g1", 0 0, L_00000225f7290b60;  1 drivers
v00000225f71fa900_0 .net "g1_shift", 0 0, L_00000225f7291600;  1 drivers
v00000225f71faa40_0 .net "g2", 0 0, L_00000225f7290de0;  1 drivers
v00000225f71fbf80_0 .net "g2_shift", 0 0, L_00000225f72907a0;  1 drivers
v00000225f71fa0e0_0 .net "inexact", 0 0, L_00000225f737b710;  alias, 1 drivers
v00000225f71faea0_0 .net "inexact_m1", 0 0, L_00000225f7291100;  1 drivers
v00000225f71fb9e0_0 .net "inexact_m2", 0 0, L_00000225f7291d80;  1 drivers
v00000225f71fa180_0 .net "is_same_exp", 0 0, L_00000225f7290700;  1 drivers
v00000225f71faae0_0 .net "is_zero_result", 0 0, L_00000225f7340d50;  1 drivers
v00000225f71fac20_0 .net "lost_align", 0 0, L_00000225f7340260;  1 drivers
v00000225f71fba80_0 .net "m1_10", 22 0, L_00000225f7290480;  1 drivers
v00000225f71fb800_0 .net "m1_11", 23 0, L_00000225f7291060;  1 drivers
v00000225f71facc0_0 .net "m1_init", 22 0, L_00000225f728fbc0;  1 drivers
v00000225f71fafe0_0 .net "m1_shift", 23 0, L_00000225f7291560;  1 drivers
v00000225f71fa2c0_0 .net "m2_10", 22 0, L_00000225f72917e0;  1 drivers
v00000225f71fdb00_0 .net "m2_11", 23 0, L_00000225f72903e0;  1 drivers
v00000225f71fde20_0 .net "m2_init", 22 0, L_00000225f7290020;  1 drivers
v00000225f71fe640_0 .net "m2_shift", 23 0, L_00000225f7290340;  1 drivers
v00000225f71fd060_0 .net "op_sum", 22 0, L_00000225f73841d0;  1 drivers
v00000225f71fd740_0 .net "op_sum_add", 22 0, L_00000225f73455f0;  1 drivers
v00000225f71fe280_0 .net "op_sum_sub", 22 0, L_00000225f737c890;  1 drivers
v00000225f71fc660_0 .net "overflow", 0 0, L_00000225f7384810;  alias, 1 drivers
v00000225f71fc3e0_0 .net "s1", 0 0, L_00000225f72902a0;  1 drivers
v00000225f71fc7a0_0 .net "s2", 0 0, L_00000225f7290660;  1 drivers
v00000225f71fd4c0_0 .net "sign", 0 0, L_00000225f72919c0;  1 drivers
v00000225f71fdba0_0 .net "sticky_for_round", 0 0, L_00000225f7341140;  1 drivers
v00000225f71fc700_0 .net "sticky_m1", 0 0, L_00000225f7290200;  1 drivers
v00000225f71fe1e0_0 .net "sticky_m2", 0 0, L_00000225f7291ba0;  1 drivers
v00000225f71fc5c0_0 .net "underflow", 0 0, L_00000225f737ad00;  alias, 1 drivers
L_00000225f728fbc0 .part v00000225f728c100_0, 0, 23;
L_00000225f7290020 .part v00000225f728bd40_0, 0, 23;
L_00000225f728f940 .part v00000225f728c100_0, 23, 8;
L_00000225f728f9e0 .part v00000225f728bd40_0, 23, 8;
L_00000225f72902a0 .part v00000225f728c100_0, 31, 1;
L_00000225f7290660 .part v00000225f728bd40_0, 31, 1;
L_00000225f7291240 .cmp/gt 8, L_00000225f728f940, L_00000225f728f9e0;
L_00000225f7290700 .cmp/eq 8, L_00000225f728f940, L_00000225f728f9e0;
L_00000225f72911a0 .concat [ 23 1 0 0], L_00000225f728fbc0, L_00000225f72e6970;
L_00000225f7291060 .functor MUXZ 24, L_00000225f7291560, L_00000225f72911a0, L_00000225f7291240, C4<>;
L_00000225f7291e20 .concat [ 23 1 0 0], L_00000225f7290020, L_00000225f72e69b8;
L_00000225f72903e0 .functor MUXZ 24, L_00000225f7291e20, L_00000225f7290340, L_00000225f7291240, C4<>;
L_00000225f7290b60 .functor MUXZ 1, L_00000225f7291600, L_00000225f72e6a00, L_00000225f7291240, C4<>;
L_00000225f7290de0 .functor MUXZ 1, L_00000225f72e6a48, L_00000225f72907a0, L_00000225f7291240, C4<>;
L_00000225f7291f60 .part L_00000225f7291560, 0, 23;
L_00000225f7290480 .functor MUXZ 23, L_00000225f7291f60, L_00000225f728fbc0, L_00000225f7291240, C4<>;
L_00000225f7290840 .part L_00000225f7290340, 0, 23;
L_00000225f72917e0 .functor MUXZ 23, L_00000225f7290020, L_00000225f7290840, L_00000225f7291240, C4<>;
L_00000225f7290c00 .functor MUXZ 8, L_00000225f728f9e0, L_00000225f728f940, L_00000225f7291240, C4<>;
L_00000225f7291380 .cmp/gt 8, L_00000225f728f940, L_00000225f728f9e0;
L_00000225f7290520 .cmp/gt 8, L_00000225f728f9e0, L_00000225f728f940;
L_00000225f7290160 .cmp/ge 23, L_00000225f728fbc0, L_00000225f7290020;
L_00000225f7290f20 .functor MUXZ 1, L_00000225f7290660, L_00000225f72902a0, L_00000225f7290160, C4<>;
L_00000225f7291880 .functor MUXZ 1, L_00000225f7290f20, L_00000225f7290660, L_00000225f7290520, C4<>;
L_00000225f7290ca0 .functor MUXZ 1, L_00000225f7291880, L_00000225f72902a0, L_00000225f7291380, C4<>;
L_00000225f72919c0 .functor MUXZ 1, L_00000225f72902a0, L_00000225f7290ca0, L_00000225f7340e30, C4<>;
L_00000225f7290d40 .cmp/eq 23, L_00000225f728fbc0, L_00000225f7290020;
L_00000225f7291ec0 .cmp/eq 8, L_00000225f728f940, L_00000225f728f9e0;
L_00000225f7291a60 .reduce/nor L_00000225f7340e30;
L_00000225f7291c40 .reduce/and L_00000225f7340f10;
L_00000225f7290e80 .reduce/and L_00000225f7341450;
L_00000225f7290fc0 .reduce/and L_00000225f7340340;
L_00000225f72912e0 .reduce/and L_00000225f7340dc0;
L_00000225f73841d0 .functor MUXZ 23, L_00000225f73455f0, L_00000225f737c890, L_00000225f7340e30, C4<>;
L_00000225f73846d0 .functor MUXZ 8, L_00000225f7345430, L_00000225f737b320, L_00000225f7340e30, C4<>;
L_00000225f7384b30 .functor MUXZ 1, L_00000225f72919c0, L_00000225f72e6fe8, L_00000225f737b390, C4<>;
L_00000225f73858f0 .functor MUXZ 8, L_00000225f73846d0, L_00000225f72e7030, L_00000225f7340d50, C4<>;
L_00000225f7384f90 .concat8 [ 23 8 1 0], L_00000225f7384770, L_00000225f73858f0, L_00000225f7384b30;
L_00000225f7384770 .functor MUXZ 23, L_00000225f73841d0, L_00000225f72e7078, L_00000225f7340d50, C4<>;
L_00000225f7384810 .cmp/eq 8, L_00000225f73846d0, L_00000225f72e70c0;
L_00000225f73848b0 .cmp/eq 8, L_00000225f73846d0, L_00000225f72e7108;
S_00000225f6bc9150 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000225f7148ae0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000225f7148b18 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000225f7148b50 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000225f70d33d0_0 .net "F", 23 0, L_00000225f7291560;  alias, 1 drivers
L_00000225f72e6850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f70d3510_0 .net/2u *"_ivl_0", 0 0, L_00000225f72e6850;  1 drivers
v00000225f70d38d0_0 .net *"_ivl_13", 8 0, L_00000225f7291b00;  1 drivers
v00000225f70d3970_0 .net *"_ivl_17", 9 0, L_00000225f72916a0;  1 drivers
L_00000225f72e6898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000225f70d3e70_0 .net/2u *"_ivl_2", 9 0, L_00000225f72e6898;  1 drivers
v00000225f70d3ab0_0 .net "full_value", 33 0, L_00000225f7291ce0;  1 drivers
v00000225f70d3f10_0 .net "guard_bit", 0 0, L_00000225f7291600;  alias, 1 drivers
v00000225f70d3fb0_0 .net "inexact_flag", 0 0, L_00000225f7291100;  alias, 1 drivers
v00000225f70d4190_0 .net "mantisa", 22 0, L_00000225f728fbc0;  alias, 1 drivers
v00000225f70d4230_0 .net "shifted", 33 0, L_00000225f7291920;  1 drivers
v00000225f70d42d0_0 .net "shifts", 7 0, L_00000225f72908e0;  alias, 1 drivers
v00000225f70d44b0_0 .net "sticky_bits", 0 0, L_00000225f7290200;  alias, 1 drivers
L_00000225f7291ce0 .concat [ 10 23 1 0], L_00000225f72e6898, L_00000225f728fbc0, L_00000225f72e6850;
L_00000225f7291920 .shift/r 34, L_00000225f7291ce0, L_00000225f72908e0;
L_00000225f7291560 .part L_00000225f7291920, 10, 24;
L_00000225f7291600 .part L_00000225f7291920, 9, 1;
L_00000225f7291b00 .part L_00000225f7291920, 0, 9;
L_00000225f7290200 .reduce/or L_00000225f7291b00;
L_00000225f72916a0 .part L_00000225f7291920, 0, 10;
L_00000225f7291100 .reduce/or L_00000225f72916a0;
S_00000225f6bc92e0 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000225f6bd2400 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000225f6bd2438 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000225f6bd2470 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000225f70d4690_0 .net "F", 23 0, L_00000225f7290340;  alias, 1 drivers
L_00000225f72e68e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f70d4870_0 .net/2u *"_ivl_0", 0 0, L_00000225f72e68e0;  1 drivers
v00000225f70d7890_0 .net *"_ivl_13", 8 0, L_00000225f72905c0;  1 drivers
v00000225f70d7250_0 .net *"_ivl_17", 9 0, L_00000225f7291740;  1 drivers
L_00000225f72e6928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000225f70d5c70_0 .net/2u *"_ivl_2", 9 0, L_00000225f72e6928;  1 drivers
v00000225f70d6b70_0 .net "full_value", 33 0, L_00000225f7290ac0;  1 drivers
v00000225f70d59f0_0 .net "guard_bit", 0 0, L_00000225f72907a0;  alias, 1 drivers
v00000225f70d65d0_0 .net "inexact_flag", 0 0, L_00000225f7291d80;  alias, 1 drivers
v00000225f70d7110_0 .net "mantisa", 22 0, L_00000225f7290020;  alias, 1 drivers
v00000225f70d5f90_0 .net "shifted", 33 0, L_00000225f7290980;  1 drivers
v00000225f70d6850_0 .net "shifts", 7 0, L_00000225f728f3a0;  alias, 1 drivers
v00000225f70d71b0_0 .net "sticky_bits", 0 0, L_00000225f7291ba0;  alias, 1 drivers
L_00000225f7290ac0 .concat [ 10 23 1 0], L_00000225f72e6928, L_00000225f7290020, L_00000225f72e68e0;
L_00000225f7290980 .shift/r 34, L_00000225f7290ac0, L_00000225f728f3a0;
L_00000225f7290340 .part L_00000225f7290980, 10, 24;
L_00000225f72907a0 .part L_00000225f7290980, 9, 1;
L_00000225f72905c0 .part L_00000225f7290980, 0, 9;
L_00000225f7291ba0 .reduce/or L_00000225f72905c0;
L_00000225f7291740 .part L_00000225f7290980, 0, 10;
L_00000225f7291d80 .reduce/or L_00000225f7291740;
S_00000225f6bc9470 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_00000225f7144a60 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_00000225f7144a98 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_00000225f7144ad0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_00000225f737a360 .functor AND 1, L_00000225f7382510, L_00000225f7382650, C4<1>, C4<1>;
L_00000225f7379a30 .functor AND 1, L_00000225f7290700, L_00000225f7382830, C4<1>, C4<1>;
L_00000225f737a210 .functor OR 1, L_00000225f737a360, L_00000225f7379a30, C4<0>, C4<0>;
L_00000225f737aa60 .functor AND 1, L_00000225f73828d0, L_00000225f7382970, C4<1>, C4<1>;
L_00000225f737ac90 .functor OR 1, L_00000225f737aa60, L_00000225f7290700, C4<0>, C4<0>;
L_00000225f737a520 .functor AND 1, L_00000225f7291240, L_00000225f7382b50, C4<1>, C4<1>;
L_00000225f73791e0 .functor OR 1, L_00000225f737ac90, L_00000225f737a520, C4<0>, C4<0>;
L_00000225f737a280 .functor OR 1, L_00000225f7291240, L_00000225f7384130, C4<0>, C4<0>;
L_00000225f737b320 .functor BUFZ 8, L_00000225f7383ff0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f737c890 .functor BUFZ 23, L_00000225f73861b0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v00000225f71b59e0_0 .net "Debe", 23 0, L_00000225f7381930;  1 drivers
v00000225f71b4360_0 .net "Debe_e", 23 0, L_00000225f7382330;  1 drivers
v00000225f71b3be0_0 .net "ExpAux", 7 0, L_00000225f7384270;  1 drivers
v00000225f71b4ae0_0 .net "ExpFinal", 7 0, L_00000225f7383ff0;  1 drivers
v00000225f71b56c0_0 .net "ExpIn", 7 0, L_00000225f7290c00;  alias, 1 drivers
v00000225f71b6160_0 .net "ExpOut", 7 0, L_00000225f737b320;  alias, 1 drivers
v00000225f71b4680_0 .net "ExpOutTemp", 7 0, L_00000225f73853f0;  1 drivers
v00000225f71b5300_0 .net "F", 22 0, L_00000225f737c890;  alias, 1 drivers
v00000225f71b5da0_0 .net "FFinal", 22 0, L_00000225f73861b0;  1 drivers
v00000225f71b5a80_0 .net "FTemp", 22 0, L_00000225f73843b0;  1 drivers
v00000225f71b4540_0 .net "FToRound", 27 0, L_00000225f7385ad0;  1 drivers
v00000225f71b44a0_0 .net "F_aux", 22 0, L_00000225f7382470;  1 drivers
v00000225f71b5b20_0 .net "F_aux_e", 22 0, L_00000225f7381890;  1 drivers
v00000225f71b5e40_0 .net "F_to_use", 22 0, L_00000225f7384db0;  1 drivers
v00000225f71b4b80_0 .net "R", 22 0, L_00000225f72917e0;  alias, 1 drivers
v00000225f71b45e0_0 .net "S", 22 0, L_00000225f7290480;  alias, 1 drivers
L_00000225f72e6d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71b4400_0 .net/2u *"_ivl_327", 0 0, L_00000225f72e6d60;  1 drivers
L_00000225f72e6da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71b4220_0 .net/2u *"_ivl_332", 0 0, L_00000225f72e6da8;  1 drivers
v00000225f71b4720_0 .net *"_ivl_339", 0 0, L_00000225f7382510;  1 drivers
v00000225f71b3b40_0 .net *"_ivl_341", 0 0, L_00000225f7382650;  1 drivers
v00000225f71b47c0_0 .net *"_ivl_343", 0 0, L_00000225f737a360;  1 drivers
v00000225f71b5260_0 .net *"_ivl_345", 0 0, L_00000225f7382830;  1 drivers
v00000225f71b5800_0 .net *"_ivl_347", 0 0, L_00000225f7379a30;  1 drivers
v00000225f71b4860_0 .net *"_ivl_351", 0 0, L_00000225f73828d0;  1 drivers
v00000225f71b49a0_0 .net *"_ivl_353", 0 0, L_00000225f7382970;  1 drivers
v00000225f71b53a0_0 .net *"_ivl_355", 0 0, L_00000225f737aa60;  1 drivers
v00000225f71b5bc0_0 .net *"_ivl_357", 0 0, L_00000225f737ac90;  1 drivers
v00000225f71b58a0_0 .net *"_ivl_359", 0 0, L_00000225f7382b50;  1 drivers
v00000225f71b3c80_0 .net *"_ivl_361", 0 0, L_00000225f737a520;  1 drivers
v00000225f71b4900_0 .net *"_ivl_366", 0 0, L_00000225f7384130;  1 drivers
v00000225f71b4c20_0 .net *"_ivl_369", 0 0, L_00000225f737a280;  1 drivers
v00000225f71b5d00_0 .net *"_ivl_374", 22 0, L_00000225f7385b70;  1 drivers
L_00000225f72e6e38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v00000225f71b5940_0 .net/2u *"_ivl_378", 31 0, L_00000225f72e6e38;  1 drivers
v00000225f71b4cc0_0 .net *"_ivl_380", 31 0, L_00000225f7384590;  1 drivers
L_00000225f72e6e80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71b4d60_0 .net *"_ivl_383", 23 0, L_00000225f72e6e80;  1 drivers
v00000225f71b3d20_0 .net *"_ivl_384", 31 0, L_00000225f7386390;  1 drivers
v00000225f71b54e0_0 .net *"_ivl_389", 4 0, L_00000225f7385fd0;  1 drivers
v00000225f71b5ee0_0 .net "cond_F_shift", 0 0, L_00000225f73791e0;  1 drivers
v00000225f71b5580_0 .net "cond_idx", 0 0, L_00000225f737a210;  1 drivers
v00000225f71b4e00_0 .net "idx", 7 0, L_00000225f73819d0;  1 drivers
v00000225f71b6020_0 .net "idx_e", 7 0, L_00000225f7381a70;  1 drivers
v00000225f71b60c0_0 .net "idx_to_use", 7 0, L_00000225f7382c90;  1 drivers
v00000225f71b5f80_0 .net "is_mayus_exp", 0 0, L_00000225f7291240;  alias, 1 drivers
v00000225f71b3a00_0 .net "is_same_exp", 0 0, L_00000225f7290700;  alias, 1 drivers
v00000225f71b3aa0_0 .net "lost_bits", 22 0, L_00000225f7384090;  1 drivers
L_00000225f72750e0 .part L_00000225f7290480, 0, 1;
L_00000225f72766c0 .part L_00000225f72917e0, 0, 1;
L_00000225f7276440 .part L_00000225f7381930, 0, 1;
L_00000225f7276760 .part L_00000225f72917e0, 0, 1;
L_00000225f72764e0 .part L_00000225f7290480, 0, 1;
L_00000225f7275900 .part L_00000225f7382330, 0, 1;
L_00000225f7275cc0 .part L_00000225f7290480, 1, 1;
L_00000225f7276800 .part L_00000225f72917e0, 1, 1;
L_00000225f7275680 .part L_00000225f7381930, 1, 1;
L_00000225f7276bc0 .part L_00000225f72917e0, 1, 1;
L_00000225f7276da0 .part L_00000225f7290480, 1, 1;
L_00000225f7275a40 .part L_00000225f7382330, 1, 1;
L_00000225f7276e40 .part L_00000225f7290480, 2, 1;
L_00000225f7274d20 .part L_00000225f72917e0, 2, 1;
L_00000225f7276f80 .part L_00000225f7381930, 2, 1;
L_00000225f7275b80 .part L_00000225f72917e0, 2, 1;
L_00000225f7274b40 .part L_00000225f7290480, 2, 1;
L_00000225f7275c20 .part L_00000225f7382330, 2, 1;
L_00000225f7275e00 .part L_00000225f7290480, 3, 1;
L_00000225f7275f40 .part L_00000225f72917e0, 3, 1;
L_00000225f7274be0 .part L_00000225f7381930, 3, 1;
L_00000225f7275180 .part L_00000225f72917e0, 3, 1;
L_00000225f7275220 .part L_00000225f7290480, 3, 1;
L_00000225f7278d80 .part L_00000225f7382330, 3, 1;
L_00000225f7278740 .part L_00000225f7290480, 4, 1;
L_00000225f7277340 .part L_00000225f72917e0, 4, 1;
L_00000225f72775c0 .part L_00000225f7381930, 4, 1;
L_00000225f72772a0 .part L_00000225f72917e0, 4, 1;
L_00000225f7278ba0 .part L_00000225f7290480, 4, 1;
L_00000225f7279820 .part L_00000225f7382330, 4, 1;
L_00000225f72793c0 .part L_00000225f7290480, 5, 1;
L_00000225f7278e20 .part L_00000225f72917e0, 5, 1;
L_00000225f7277700 .part L_00000225f7381930, 5, 1;
L_00000225f7279500 .part L_00000225f72917e0, 5, 1;
L_00000225f7278ec0 .part L_00000225f7290480, 5, 1;
L_00000225f7277160 .part L_00000225f7382330, 5, 1;
L_00000225f7278100 .part L_00000225f7290480, 6, 1;
L_00000225f7279140 .part L_00000225f72917e0, 6, 1;
L_00000225f7279320 .part L_00000225f7381930, 6, 1;
L_00000225f7278920 .part L_00000225f72917e0, 6, 1;
L_00000225f72770c0 .part L_00000225f7290480, 6, 1;
L_00000225f7279460 .part L_00000225f7382330, 6, 1;
L_00000225f7278b00 .part L_00000225f7290480, 7, 1;
L_00000225f7279640 .part L_00000225f72917e0, 7, 1;
L_00000225f72781a0 .part L_00000225f7381930, 7, 1;
L_00000225f72773e0 .part L_00000225f72917e0, 7, 1;
L_00000225f72787e0 .part L_00000225f7290480, 7, 1;
L_00000225f72791e0 .part L_00000225f7382330, 7, 1;
L_00000225f7277840 .part L_00000225f7290480, 8, 1;
L_00000225f7278060 .part L_00000225f72917e0, 8, 1;
L_00000225f72778e0 .part L_00000225f7381930, 8, 1;
L_00000225f7277480 .part L_00000225f72917e0, 8, 1;
L_00000225f7277520 .part L_00000225f7290480, 8, 1;
L_00000225f7277d40 .part L_00000225f7382330, 8, 1;
L_00000225f72784c0 .part L_00000225f7290480, 9, 1;
L_00000225f72795a0 .part L_00000225f72917e0, 9, 1;
L_00000225f72796e0 .part L_00000225f7381930, 9, 1;
L_00000225f7277660 .part L_00000225f72917e0, 9, 1;
L_00000225f7278240 .part L_00000225f7290480, 9, 1;
L_00000225f7279280 .part L_00000225f7382330, 9, 1;
L_00000225f7277b60 .part L_00000225f7290480, 10, 1;
L_00000225f72789c0 .part L_00000225f72917e0, 10, 1;
L_00000225f7277200 .part L_00000225f7381930, 10, 1;
L_00000225f7277c00 .part L_00000225f72917e0, 10, 1;
L_00000225f7278c40 .part L_00000225f7290480, 10, 1;
L_00000225f7279780 .part L_00000225f7382330, 10, 1;
L_00000225f7278a60 .part L_00000225f7290480, 11, 1;
L_00000225f72777a0 .part L_00000225f72917e0, 11, 1;
L_00000225f7278ce0 .part L_00000225f7381930, 11, 1;
L_00000225f7278420 .part L_00000225f72917e0, 11, 1;
L_00000225f7277fc0 .part L_00000225f7290480, 11, 1;
L_00000225f7277980 .part L_00000225f7382330, 11, 1;
L_00000225f7277a20 .part L_00000225f7290480, 12, 1;
L_00000225f7277ca0 .part L_00000225f72917e0, 12, 1;
L_00000225f7277ac0 .part L_00000225f7381930, 12, 1;
L_00000225f7277de0 .part L_00000225f72917e0, 12, 1;
L_00000225f72782e0 .part L_00000225f7290480, 12, 1;
L_00000225f7277e80 .part L_00000225f7382330, 12, 1;
L_00000225f7278f60 .part L_00000225f7290480, 13, 1;
L_00000225f7278380 .part L_00000225f72917e0, 13, 1;
L_00000225f7277f20 .part L_00000225f7381930, 13, 1;
L_00000225f7279000 .part L_00000225f72917e0, 13, 1;
L_00000225f7278560 .part L_00000225f7290480, 13, 1;
L_00000225f7278600 .part L_00000225f7382330, 13, 1;
L_00000225f72786a0 .part L_00000225f7290480, 14, 1;
L_00000225f7278880 .part L_00000225f72917e0, 14, 1;
L_00000225f72790a0 .part L_00000225f7381930, 14, 1;
L_00000225f7381cf0 .part L_00000225f72917e0, 14, 1;
L_00000225f7381e30 .part L_00000225f7290480, 14, 1;
L_00000225f7382a10 .part L_00000225f7382330, 14, 1;
L_00000225f7382f10 .part L_00000225f7290480, 15, 1;
L_00000225f7382dd0 .part L_00000225f72917e0, 15, 1;
L_00000225f7382d30 .part L_00000225f7381930, 15, 1;
L_00000225f7381b10 .part L_00000225f72917e0, 15, 1;
L_00000225f7383690 .part L_00000225f7290480, 15, 1;
L_00000225f73837d0 .part L_00000225f7382330, 15, 1;
L_00000225f7383d70 .part L_00000225f7290480, 16, 1;
L_00000225f7382bf0 .part L_00000225f72917e0, 16, 1;
L_00000225f7383910 .part L_00000225f7381930, 16, 1;
L_00000225f7383190 .part L_00000225f72917e0, 16, 1;
L_00000225f7381c50 .part L_00000225f7290480, 16, 1;
L_00000225f73834b0 .part L_00000225f7382330, 16, 1;
L_00000225f7383730 .part L_00000225f7290480, 17, 1;
L_00000225f7383870 .part L_00000225f72917e0, 17, 1;
L_00000225f7383050 .part L_00000225f7381930, 17, 1;
L_00000225f73832d0 .part L_00000225f72917e0, 17, 1;
L_00000225f73835f0 .part L_00000225f7290480, 17, 1;
L_00000225f73820b0 .part L_00000225f7382330, 17, 1;
L_00000225f73839b0 .part L_00000225f7290480, 18, 1;
L_00000225f7382150 .part L_00000225f72917e0, 18, 1;
L_00000225f7382fb0 .part L_00000225f7381930, 18, 1;
L_00000225f73821f0 .part L_00000225f72917e0, 18, 1;
L_00000225f7383550 .part L_00000225f7290480, 18, 1;
L_00000225f7383370 .part L_00000225f7382330, 18, 1;
L_00000225f7381610 .part L_00000225f7290480, 19, 1;
L_00000225f7383c30 .part L_00000225f72917e0, 19, 1;
L_00000225f7382e70 .part L_00000225f7381930, 19, 1;
L_00000225f7383a50 .part L_00000225f72917e0, 19, 1;
L_00000225f7381bb0 .part L_00000225f7290480, 19, 1;
L_00000225f7383af0 .part L_00000225f7382330, 19, 1;
L_00000225f7382290 .part L_00000225f7290480, 20, 1;
L_00000225f73816b0 .part L_00000225f72917e0, 20, 1;
L_00000225f73830f0 .part L_00000225f7381930, 20, 1;
L_00000225f73825b0 .part L_00000225f72917e0, 20, 1;
L_00000225f7381ed0 .part L_00000225f7290480, 20, 1;
L_00000225f7383230 .part L_00000225f7382330, 20, 1;
L_00000225f73826f0 .part L_00000225f7290480, 21, 1;
L_00000225f7383b90 .part L_00000225f72917e0, 21, 1;
L_00000225f7383410 .part L_00000225f7381930, 21, 1;
L_00000225f7381d90 .part L_00000225f72917e0, 21, 1;
L_00000225f7381f70 .part L_00000225f7290480, 21, 1;
L_00000225f7383cd0 .part L_00000225f7382330, 21, 1;
L_00000225f73823d0 .part L_00000225f7290480, 22, 1;
L_00000225f7381750 .part L_00000225f72917e0, 22, 1;
L_00000225f7382010 .part L_00000225f7381930, 22, 1;
LS_00000225f7382470_0_0 .concat8 [ 1 1 1 1], L_00000225f7345900, L_00000225f736f850, L_00000225f736f770, L_00000225f736fa10;
LS_00000225f7382470_0_4 .concat8 [ 1 1 1 1], L_00000225f7371e60, L_00000225f73709d0, L_00000225f7370ce0, L_00000225f7371300;
LS_00000225f7382470_0_8 .concat8 [ 1 1 1 1], L_00000225f7372950, L_00000225f7373830, L_00000225f73723a0, L_00000225f7375270;
LS_00000225f7382470_0_12 .concat8 [ 1 1 1 1], L_00000225f73755f0, L_00000225f7375820, L_00000225f7375120, L_00000225f73764d0;
LS_00000225f7382470_0_16 .concat8 [ 1 1 1 1], L_00000225f7375cf0, L_00000225f7376150, L_00000225f7376cb0, L_00000225f7378c30;
LS_00000225f7382470_0_20 .concat8 [ 1 1 1 0], L_00000225f7378840, L_00000225f7378680, L_00000225f7379560;
LS_00000225f7382470_1_0 .concat8 [ 4 4 4 4], LS_00000225f7382470_0_0, LS_00000225f7382470_0_4, LS_00000225f7382470_0_8, LS_00000225f7382470_0_12;
LS_00000225f7382470_1_4 .concat8 [ 4 3 0 0], LS_00000225f7382470_0_16, LS_00000225f7382470_0_20;
L_00000225f7382470 .concat8 [ 16 7 0 0], LS_00000225f7382470_1_0, LS_00000225f7382470_1_4;
L_00000225f7382ab0 .part L_00000225f72917e0, 22, 1;
L_00000225f73817f0 .part L_00000225f7290480, 22, 1;
L_00000225f7382790 .part L_00000225f7382330, 22, 1;
LS_00000225f7381890_0_0 .concat8 [ 1 1 1 1], L_00000225f736f7e0, L_00000225f736eeb0, L_00000225f736f070, L_00000225f736fe70;
LS_00000225f7381890_0_4 .concat8 [ 1 1 1 1], L_00000225f7370730, L_00000225f7371ed0, L_00000225f7370ea0, L_00000225f7372b10;
LS_00000225f7381890_0_8 .concat8 [ 1 1 1 1], L_00000225f73722c0, L_00000225f7373bb0, L_00000225f7372800, L_00000225f7374f60;
LS_00000225f7381890_0_12 .concat8 [ 1 1 1 1], L_00000225f7374da0, L_00000225f7374fd0, L_00000225f7374470, L_00000225f7376e70;
LS_00000225f7381890_0_16 .concat8 [ 1 1 1 1], L_00000225f7377030, L_00000225f7376690, L_00000225f7377570, L_00000225f7378450;
LS_00000225f7381890_0_20 .concat8 [ 1 1 1 0], L_00000225f7377960, L_00000225f7378610, L_00000225f737a910;
LS_00000225f7381890_1_0 .concat8 [ 4 4 4 4], LS_00000225f7381890_0_0, LS_00000225f7381890_0_4, LS_00000225f7381890_0_8, LS_00000225f7381890_0_12;
LS_00000225f7381890_1_4 .concat8 [ 4 3 0 0], LS_00000225f7381890_0_16, LS_00000225f7381890_0_20;
L_00000225f7381890 .concat8 [ 16 7 0 0], LS_00000225f7381890_1_0, LS_00000225f7381890_1_4;
LS_00000225f7381930_0_0 .concat8 [ 1 1 1 1], L_00000225f72e6d60, L_00000225f73457b0, L_00000225f736eac0, L_00000225f736ef90;
LS_00000225f7381930_0_4 .concat8 [ 1 1 1 1], L_00000225f73700a0, L_00000225f7370b90, L_00000225f73714c0, L_00000225f7371220;
LS_00000225f7381930_0_8 .concat8 [ 1 1 1 1], L_00000225f7370c00, L_00000225f73729c0, L_00000225f7373750, L_00000225f7372f70;
LS_00000225f7381930_0_12 .concat8 [ 1 1 1 1], L_00000225f7373050, L_00000225f7374c50, L_00000225f7374be0, L_00000225f7373f30;
LS_00000225f7381930_0_16 .concat8 [ 1 1 1 1], L_00000225f73760e0, L_00000225f7376540, L_00000225f7377340, L_00000225f73768c0;
LS_00000225f7381930_0_20 .concat8 [ 1 1 1 1], L_00000225f7377e30, L_00000225f73778f0, L_00000225f7377b90, L_00000225f737a3d0;
LS_00000225f7381930_1_0 .concat8 [ 4 4 4 4], LS_00000225f7381930_0_0, LS_00000225f7381930_0_4, LS_00000225f7381930_0_8, LS_00000225f7381930_0_12;
LS_00000225f7381930_1_4 .concat8 [ 4 4 0 0], LS_00000225f7381930_0_16, LS_00000225f7381930_0_20;
L_00000225f7381930 .concat8 [ 16 8 0 0], LS_00000225f7381930_1_0, LS_00000225f7381930_1_4;
LS_00000225f7382330_0_0 .concat8 [ 1 1 1 1], L_00000225f72e6da8, L_00000225f736f4d0, L_00000225f736ed60, L_00000225f736eb30;
LS_00000225f7382330_0_4 .concat8 [ 1 1 1 1], L_00000225f736f3f0, L_00000225f7371680, L_00000225f7371370, L_00000225f7371920;
LS_00000225f7382330_0_8 .concat8 [ 1 1 1 1], L_00000225f73706c0, L_00000225f7373280, L_00000225f7372330, L_00000225f7372790;
LS_00000225f7382330_0_12 .concat8 [ 1 1 1 1], L_00000225f7375200, L_00000225f7374630, L_00000225f7373d70, L_00000225f7374390;
LS_00000225f7382330_0_16 .concat8 [ 1 1 1 1], L_00000225f7375f20, L_00000225f7375dd0, L_00000225f7375900, L_00000225f7377500;
LS_00000225f7382330_0_20 .concat8 [ 1 1 1 1], L_00000225f7378d10, L_00000225f73785a0, L_00000225f73783e0, L_00000225f73796b0;
LS_00000225f7382330_1_0 .concat8 [ 4 4 4 4], LS_00000225f7382330_0_0, LS_00000225f7382330_0_4, LS_00000225f7382330_0_8, LS_00000225f7382330_0_12;
LS_00000225f7382330_1_4 .concat8 [ 4 4 0 0], LS_00000225f7382330_0_16, LS_00000225f7382330_0_20;
L_00000225f7382330 .concat8 [ 16 8 0 0], LS_00000225f7382330_1_0, LS_00000225f7382330_1_4;
L_00000225f73819d0 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_ADD.rm.first_one_9bits, 8, L_00000225f7382470 (v00000225f70d7390_0) S_00000225f6bddbb0;
L_00000225f7381a70 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_ADD.rm.first_one_9bits, 8, L_00000225f7381890 (v00000225f70d7390_0) S_00000225f6bddbb0;
L_00000225f7382510 .reduce/nor L_00000225f7291240;
L_00000225f7382650 .reduce/nor L_00000225f7290700;
L_00000225f7382830 .part L_00000225f7381930, 23, 1;
L_00000225f73828d0 .reduce/nor L_00000225f7291240;
L_00000225f7382970 .part L_00000225f7382330, 23, 1;
L_00000225f7382b50 .part L_00000225f7381930, 23, 1;
L_00000225f7382c90 .functor MUXZ 8, L_00000225f73819d0, L_00000225f7381a70, L_00000225f737a210, C4<>;
L_00000225f7384130 .cmp/ge 23, L_00000225f7290480, L_00000225f72917e0;
L_00000225f7384db0 .functor MUXZ 23, L_00000225f7381890, L_00000225f7382470, L_00000225f737a280, C4<>;
L_00000225f73853f0 .functor MUXZ 8, L_00000225f7290c00, L_00000225f7384270, L_00000225f73791e0, C4<>;
L_00000225f7385b70 .shift/l 23, L_00000225f7384db0, L_00000225f7382c90;
L_00000225f73843b0 .functor MUXZ 23, L_00000225f7384db0, L_00000225f7385b70, L_00000225f73791e0, C4<>;
L_00000225f7384590 .concat [ 8 24 0 0], L_00000225f7382c90, L_00000225f72e6e80;
L_00000225f7386390 .arith/sub 32, L_00000225f72e6e38, L_00000225f7384590;
L_00000225f7384090 .shift/r 23, L_00000225f7384db0, L_00000225f7386390;
L_00000225f7385fd0 .part L_00000225f7384090, 0, 5;
L_00000225f7385ad0 .concat [ 5 23 0 0], L_00000225f7385fd0, L_00000225f73843b0;
L_00000225f7384e50 .part L_00000225f7385ad0, 0, 15;
S_00000225f6bddbb0 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_00000225f6bc9470;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_00000225f6bddbb0
v00000225f70d68f0_0 .var "found", 0 0;
v00000225f70d6670_0 .var/i "idx", 31 0;
v00000225f70d7390_0 .var "val", 22 0;
TD_tb_alu_sub_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f70d68f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v00000225f70d6670_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000225f70d6670_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000225f70d7390_0;
    %load/vec4 v00000225f70d6670_0;
    %part/s 1;
    %load/vec4 v00000225f70d68f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000225f70d6670_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f70d68f0_0, 0, 1;
T_0.2 ;
    %load/vec4 v00000225f70d6670_0;
    %subi 1, 0, 32;
    %store/vec4 v00000225f70d6670_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000225f6bddd40 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085bd0 .param/l "i" 0 5 168, +C4<00>;
S_00000225f6bdded0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f6bddd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7345510 .functor NOT 1, L_00000225f72750e0, C4<0>, C4<0>, C4<0>;
L_00000225f7345dd0 .functor AND 1, L_00000225f7345510, L_00000225f72766c0, C4<1>, C4<1>;
L_00000225f73456d0 .functor NOT 1, L_00000225f72750e0, C4<0>, C4<0>, C4<0>;
L_00000225f7345740 .functor AND 1, L_00000225f73456d0, L_00000225f7276440, C4<1>, C4<1>;
L_00000225f7345c80 .functor OR 1, L_00000225f7345dd0, L_00000225f7345740, C4<0>, C4<0>;
L_00000225f7345e40 .functor AND 1, L_00000225f72766c0, L_00000225f7276440, C4<1>, C4<1>;
L_00000225f73457b0 .functor OR 1, L_00000225f7345c80, L_00000225f7345e40, C4<0>, C4<0>;
L_00000225f7345890 .functor XOR 1, L_00000225f72750e0, L_00000225f72766c0, C4<0>, C4<0>;
L_00000225f7345900 .functor XOR 1, L_00000225f7345890, L_00000225f7276440, C4<0>, C4<0>;
v00000225f70d6030_0 .net "Debe", 0 0, L_00000225f73457b0;  1 drivers
v00000225f70d7cf0_0 .net "Din", 0 0, L_00000225f7276440;  1 drivers
v00000225f70d6210_0 .net "Dout", 0 0, L_00000225f7345900;  1 drivers
v00000225f70d5bd0_0 .net "Ri", 0 0, L_00000225f72766c0;  1 drivers
v00000225f70d6350_0 .net "Si", 0 0, L_00000225f72750e0;  1 drivers
v00000225f70d7d90_0 .net *"_ivl_0", 0 0, L_00000225f7345510;  1 drivers
v00000225f70d7a70_0 .net *"_ivl_10", 0 0, L_00000225f7345e40;  1 drivers
v00000225f70d7750_0 .net *"_ivl_14", 0 0, L_00000225f7345890;  1 drivers
v00000225f70d6710_0 .net *"_ivl_2", 0 0, L_00000225f7345dd0;  1 drivers
v00000225f70d7930_0 .net *"_ivl_4", 0 0, L_00000225f73456d0;  1 drivers
v00000225f70d6530_0 .net *"_ivl_6", 0 0, L_00000225f7345740;  1 drivers
v00000225f70d7bb0_0 .net *"_ivl_8", 0 0, L_00000225f7345c80;  1 drivers
S_00000225f6bdf490 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f6bddd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7345970 .functor NOT 1, L_00000225f7276760, C4<0>, C4<0>, C4<0>;
L_00000225f7345f20 .functor AND 1, L_00000225f7345970, L_00000225f72764e0, C4<1>, C4<1>;
L_00000225f7345f90 .functor NOT 1, L_00000225f7276760, C4<0>, C4<0>, C4<0>;
L_00000225f73450b0 .functor AND 1, L_00000225f7345f90, L_00000225f7275900, C4<1>, C4<1>;
L_00000225f7340180 .functor OR 1, L_00000225f7345f20, L_00000225f73450b0, C4<0>, C4<0>;
L_00000225f736f380 .functor AND 1, L_00000225f72764e0, L_00000225f7275900, C4<1>, C4<1>;
L_00000225f736f4d0 .functor OR 1, L_00000225f7340180, L_00000225f736f380, C4<0>, C4<0>;
L_00000225f736faf0 .functor XOR 1, L_00000225f7276760, L_00000225f72764e0, C4<0>, C4<0>;
L_00000225f736f7e0 .functor XOR 1, L_00000225f736faf0, L_00000225f7275900, C4<0>, C4<0>;
v00000225f70d79d0_0 .net "Debe", 0 0, L_00000225f736f4d0;  1 drivers
v00000225f70d60d0_0 .net "Din", 0 0, L_00000225f7275900;  1 drivers
v00000225f70d5950_0 .net "Dout", 0 0, L_00000225f736f7e0;  1 drivers
v00000225f70d8010_0 .net "Ri", 0 0, L_00000225f72764e0;  1 drivers
v00000225f70d6e90_0 .net "Si", 0 0, L_00000225f7276760;  1 drivers
v00000225f70d5ef0_0 .net *"_ivl_0", 0 0, L_00000225f7345970;  1 drivers
v00000225f70d7b10_0 .net *"_ivl_10", 0 0, L_00000225f736f380;  1 drivers
v00000225f70d76b0_0 .net *"_ivl_14", 0 0, L_00000225f736faf0;  1 drivers
v00000225f70d7c50_0 .net *"_ivl_2", 0 0, L_00000225f7345f20;  1 drivers
v00000225f70d6a30_0 .net *"_ivl_4", 0 0, L_00000225f7345f90;  1 drivers
v00000225f70d72f0_0 .net *"_ivl_6", 0 0, L_00000225f73450b0;  1 drivers
v00000225f70d7430_0 .net *"_ivl_8", 0 0, L_00000225f7340180;  1 drivers
S_00000225f6bdf620 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086350 .param/l "i" 0 5 168, +C4<01>;
S_00000225f6bdf7b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f6bdf620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7370420 .functor NOT 1, L_00000225f7275cc0, C4<0>, C4<0>, C4<0>;
L_00000225f736ecf0 .functor AND 1, L_00000225f7370420, L_00000225f7276800, C4<1>, C4<1>;
L_00000225f736f700 .functor NOT 1, L_00000225f7275cc0, C4<0>, C4<0>, C4<0>;
L_00000225f736fd90 .functor AND 1, L_00000225f736f700, L_00000225f7275680, C4<1>, C4<1>;
L_00000225f736fc40 .functor OR 1, L_00000225f736ecf0, L_00000225f736fd90, C4<0>, C4<0>;
L_00000225f736f540 .functor AND 1, L_00000225f7276800, L_00000225f7275680, C4<1>, C4<1>;
L_00000225f736eac0 .functor OR 1, L_00000225f736fc40, L_00000225f736f540, C4<0>, C4<0>;
L_00000225f736f5b0 .functor XOR 1, L_00000225f7275cc0, L_00000225f7276800, C4<0>, C4<0>;
L_00000225f736f850 .functor XOR 1, L_00000225f736f5b0, L_00000225f7275680, C4<0>, C4<0>;
v00000225f70d7e30_0 .net "Debe", 0 0, L_00000225f736eac0;  1 drivers
v00000225f70d6f30_0 .net "Din", 0 0, L_00000225f7275680;  1 drivers
v00000225f70d5db0_0 .net "Dout", 0 0, L_00000225f736f850;  1 drivers
v00000225f70d7570_0 .net "Ri", 0 0, L_00000225f7276800;  1 drivers
v00000225f70d7610_0 .net "Si", 0 0, L_00000225f7275cc0;  1 drivers
v00000225f70d6170_0 .net *"_ivl_0", 0 0, L_00000225f7370420;  1 drivers
v00000225f70d77f0_0 .net *"_ivl_10", 0 0, L_00000225f736f540;  1 drivers
v00000225f70d7ed0_0 .net *"_ivl_14", 0 0, L_00000225f736f5b0;  1 drivers
v00000225f70d67b0_0 .net *"_ivl_2", 0 0, L_00000225f736ecf0;  1 drivers
v00000225f70d5a90_0 .net *"_ivl_4", 0 0, L_00000225f736f700;  1 drivers
v00000225f70d6ad0_0 .net *"_ivl_6", 0 0, L_00000225f736fd90;  1 drivers
v00000225f70d74d0_0 .net *"_ivl_8", 0 0, L_00000225f736fc40;  1 drivers
S_00000225f6bf71e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f6bdf620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f736f150 .functor NOT 1, L_00000225f7276bc0, C4<0>, C4<0>, C4<0>;
L_00000225f73701f0 .functor AND 1, L_00000225f736f150, L_00000225f7276da0, C4<1>, C4<1>;
L_00000225f736ee40 .functor NOT 1, L_00000225f7276bc0, C4<0>, C4<0>, C4<0>;
L_00000225f736f1c0 .functor AND 1, L_00000225f736ee40, L_00000225f7275a40, C4<1>, C4<1>;
L_00000225f736fb60 .functor OR 1, L_00000225f73701f0, L_00000225f736f1c0, C4<0>, C4<0>;
L_00000225f736f8c0 .functor AND 1, L_00000225f7276da0, L_00000225f7275a40, C4<1>, C4<1>;
L_00000225f736ed60 .functor OR 1, L_00000225f736fb60, L_00000225f736f8c0, C4<0>, C4<0>;
L_00000225f736edd0 .functor XOR 1, L_00000225f7276bc0, L_00000225f7276da0, C4<0>, C4<0>;
L_00000225f736eeb0 .functor XOR 1, L_00000225f736edd0, L_00000225f7275a40, C4<0>, C4<0>;
v00000225f70d5d10_0 .net "Debe", 0 0, L_00000225f736ed60;  1 drivers
v00000225f70d7f70_0 .net "Din", 0 0, L_00000225f7275a40;  1 drivers
v00000225f70d6df0_0 .net "Dout", 0 0, L_00000225f736eeb0;  1 drivers
v00000225f70d6d50_0 .net "Ri", 0 0, L_00000225f7276da0;  1 drivers
v00000225f70d5e50_0 .net "Si", 0 0, L_00000225f7276bc0;  1 drivers
v00000225f70d6c10_0 .net *"_ivl_0", 0 0, L_00000225f736f150;  1 drivers
v00000225f70d58b0_0 .net *"_ivl_10", 0 0, L_00000225f736f8c0;  1 drivers
v00000225f70d62b0_0 .net *"_ivl_14", 0 0, L_00000225f736edd0;  1 drivers
v00000225f70d5b30_0 .net *"_ivl_2", 0 0, L_00000225f73701f0;  1 drivers
v00000225f70d6cb0_0 .net *"_ivl_4", 0 0, L_00000225f736ee40;  1 drivers
v00000225f70d7070_0 .net *"_ivl_6", 0 0, L_00000225f736f1c0;  1 drivers
v00000225f70d63f0_0 .net *"_ivl_8", 0 0, L_00000225f736fb60;  1 drivers
S_00000225f6bf7370 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086110 .param/l "i" 0 5 168, +C4<010>;
S_00000225f6bf7500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f6bf7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f736ea50 .functor NOT 1, L_00000225f7276e40, C4<0>, C4<0>, C4<0>;
L_00000225f736fbd0 .functor AND 1, L_00000225f736ea50, L_00000225f7274d20, C4<1>, C4<1>;
L_00000225f736ef20 .functor NOT 1, L_00000225f7276e40, C4<0>, C4<0>, C4<0>;
L_00000225f736ff50 .functor AND 1, L_00000225f736ef20, L_00000225f7276f80, C4<1>, C4<1>;
L_00000225f736e9e0 .functor OR 1, L_00000225f736fbd0, L_00000225f736ff50, C4<0>, C4<0>;
L_00000225f736fcb0 .functor AND 1, L_00000225f7274d20, L_00000225f7276f80, C4<1>, C4<1>;
L_00000225f736ef90 .functor OR 1, L_00000225f736e9e0, L_00000225f736fcb0, C4<0>, C4<0>;
L_00000225f736f9a0 .functor XOR 1, L_00000225f7276e40, L_00000225f7274d20, C4<0>, C4<0>;
L_00000225f736f770 .functor XOR 1, L_00000225f736f9a0, L_00000225f7276f80, C4<0>, C4<0>;
v00000225f70d6490_0 .net "Debe", 0 0, L_00000225f736ef90;  1 drivers
v00000225f70d6fd0_0 .net "Din", 0 0, L_00000225f7276f80;  1 drivers
v00000225f70d97d0_0 .net "Dout", 0 0, L_00000225f736f770;  1 drivers
v00000225f70d8d30_0 .net "Ri", 0 0, L_00000225f7274d20;  1 drivers
v00000225f70d9370_0 .net "Si", 0 0, L_00000225f7276e40;  1 drivers
v00000225f70d8790_0 .net *"_ivl_0", 0 0, L_00000225f736ea50;  1 drivers
v00000225f70d9190_0 .net *"_ivl_10", 0 0, L_00000225f736fcb0;  1 drivers
v00000225f70da3b0_0 .net *"_ivl_14", 0 0, L_00000225f736f9a0;  1 drivers
v00000225f70da770_0 .net *"_ivl_2", 0 0, L_00000225f736fbd0;  1 drivers
v00000225f70da130_0 .net *"_ivl_4", 0 0, L_00000225f736ef20;  1 drivers
v00000225f70d9cd0_0 .net *"_ivl_6", 0 0, L_00000225f736ff50;  1 drivers
v00000225f70d9af0_0 .net *"_ivl_8", 0 0, L_00000225f736e9e0;  1 drivers
S_00000225f7192770 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f6bf7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7370030 .functor NOT 1, L_00000225f7275b80, C4<0>, C4<0>, C4<0>;
L_00000225f7370490 .functor AND 1, L_00000225f7370030, L_00000225f7274b40, C4<1>, C4<1>;
L_00000225f736ffc0 .functor NOT 1, L_00000225f7275b80, C4<0>, C4<0>, C4<0>;
L_00000225f736f000 .functor AND 1, L_00000225f736ffc0, L_00000225f7275c20, C4<1>, C4<1>;
L_00000225f7370180 .functor OR 1, L_00000225f7370490, L_00000225f736f000, C4<0>, C4<0>;
L_00000225f73702d0 .functor AND 1, L_00000225f7274b40, L_00000225f7275c20, C4<1>, C4<1>;
L_00000225f736eb30 .functor OR 1, L_00000225f7370180, L_00000225f73702d0, C4<0>, C4<0>;
L_00000225f736f2a0 .functor XOR 1, L_00000225f7275b80, L_00000225f7274b40, C4<0>, C4<0>;
L_00000225f736f070 .functor XOR 1, L_00000225f736f2a0, L_00000225f7275c20, C4<0>, C4<0>;
v00000225f70d8290_0 .net "Debe", 0 0, L_00000225f736eb30;  1 drivers
v00000225f70d9d70_0 .net "Din", 0 0, L_00000225f7275c20;  1 drivers
v00000225f70da310_0 .net "Dout", 0 0, L_00000225f736f070;  1 drivers
v00000225f70d9b90_0 .net "Ri", 0 0, L_00000225f7274b40;  1 drivers
v00000225f70da810_0 .net "Si", 0 0, L_00000225f7275b80;  1 drivers
v00000225f70d8b50_0 .net *"_ivl_0", 0 0, L_00000225f7370030;  1 drivers
v00000225f70da090_0 .net *"_ivl_10", 0 0, L_00000225f73702d0;  1 drivers
v00000225f70d86f0_0 .net *"_ivl_14", 0 0, L_00000225f736f2a0;  1 drivers
v00000225f70d8330_0 .net *"_ivl_2", 0 0, L_00000225f7370490;  1 drivers
v00000225f70d8dd0_0 .net *"_ivl_4", 0 0, L_00000225f736ffc0;  1 drivers
v00000225f70d8830_0 .net *"_ivl_6", 0 0, L_00000225f736f000;  1 drivers
v00000225f70da450_0 .net *"_ivl_8", 0 0, L_00000225f7370180;  1 drivers
S_00000225f71922c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085590 .param/l "i" 0 5 168, +C4<011>;
S_00000225f71925e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71922c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f736eba0 .functor NOT 1, L_00000225f7275e00, C4<0>, C4<0>, C4<0>;
L_00000225f736f620 .functor AND 1, L_00000225f736eba0, L_00000225f7275f40, C4<1>, C4<1>;
L_00000225f736f930 .functor NOT 1, L_00000225f7275e00, C4<0>, C4<0>, C4<0>;
L_00000225f736f230 .functor AND 1, L_00000225f736f930, L_00000225f7274be0, C4<1>, C4<1>;
L_00000225f736fa80 .functor OR 1, L_00000225f736f620, L_00000225f736f230, C4<0>, C4<0>;
L_00000225f736fe00 .functor AND 1, L_00000225f7275f40, L_00000225f7274be0, C4<1>, C4<1>;
L_00000225f73700a0 .functor OR 1, L_00000225f736fa80, L_00000225f736fe00, C4<0>, C4<0>;
L_00000225f73703b0 .functor XOR 1, L_00000225f7275e00, L_00000225f7275f40, C4<0>, C4<0>;
L_00000225f736fa10 .functor XOR 1, L_00000225f73703b0, L_00000225f7274be0, C4<0>, C4<0>;
v00000225f70d8bf0_0 .net "Debe", 0 0, L_00000225f73700a0;  1 drivers
v00000225f70da1d0_0 .net "Din", 0 0, L_00000225f7274be0;  1 drivers
v00000225f70da4f0_0 .net "Dout", 0 0, L_00000225f736fa10;  1 drivers
v00000225f70d9230_0 .net "Ri", 0 0, L_00000225f7275f40;  1 drivers
v00000225f70d83d0_0 .net "Si", 0 0, L_00000225f7275e00;  1 drivers
v00000225f70d9a50_0 .net *"_ivl_0", 0 0, L_00000225f736eba0;  1 drivers
v00000225f70d8470_0 .net *"_ivl_10", 0 0, L_00000225f736fe00;  1 drivers
v00000225f70d9c30_0 .net *"_ivl_14", 0 0, L_00000225f73703b0;  1 drivers
v00000225f70d9550_0 .net *"_ivl_2", 0 0, L_00000225f736f620;  1 drivers
v00000225f70da590_0 .net *"_ivl_4", 0 0, L_00000225f736f930;  1 drivers
v00000225f70d9730_0 .net *"_ivl_6", 0 0, L_00000225f736f230;  1 drivers
v00000225f70d8c90_0 .net *"_ivl_8", 0 0, L_00000225f736fa80;  1 drivers
S_00000225f7191960 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71922c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f736f0e0 .functor NOT 1, L_00000225f7275180, C4<0>, C4<0>, C4<0>;
L_00000225f736ec10 .functor AND 1, L_00000225f736f0e0, L_00000225f7275220, C4<1>, C4<1>;
L_00000225f736f310 .functor NOT 1, L_00000225f7275180, C4<0>, C4<0>, C4<0>;
L_00000225f736ec80 .functor AND 1, L_00000225f736f310, L_00000225f7278d80, C4<1>, C4<1>;
L_00000225f736f460 .functor OR 1, L_00000225f736ec10, L_00000225f736ec80, C4<0>, C4<0>;
L_00000225f736fd20 .functor AND 1, L_00000225f7275220, L_00000225f7278d80, C4<1>, C4<1>;
L_00000225f736f3f0 .functor OR 1, L_00000225f736f460, L_00000225f736fd20, C4<0>, C4<0>;
L_00000225f736f690 .functor XOR 1, L_00000225f7275180, L_00000225f7275220, C4<0>, C4<0>;
L_00000225f736fe70 .functor XOR 1, L_00000225f736f690, L_00000225f7278d80, C4<0>, C4<0>;
v00000225f70d80b0_0 .net "Debe", 0 0, L_00000225f736f3f0;  1 drivers
v00000225f70d85b0_0 .net "Din", 0 0, L_00000225f7278d80;  1 drivers
v00000225f70d92d0_0 .net "Dout", 0 0, L_00000225f736fe70;  1 drivers
v00000225f70da6d0_0 .net "Ri", 0 0, L_00000225f7275220;  1 drivers
v00000225f70d99b0_0 .net "Si", 0 0, L_00000225f7275180;  1 drivers
v00000225f70da270_0 .net *"_ivl_0", 0 0, L_00000225f736f0e0;  1 drivers
v00000225f70d8e70_0 .net *"_ivl_10", 0 0, L_00000225f736fd20;  1 drivers
v00000225f70da630_0 .net *"_ivl_14", 0 0, L_00000225f736f690;  1 drivers
v00000225f70d8150_0 .net *"_ivl_2", 0 0, L_00000225f736ec10;  1 drivers
v00000225f70d9410_0 .net *"_ivl_4", 0 0, L_00000225f736f310;  1 drivers
v00000225f70d81f0_0 .net *"_ivl_6", 0 0, L_00000225f736ec80;  1 drivers
v00000225f70d8510_0 .net *"_ivl_8", 0 0, L_00000225f736f460;  1 drivers
S_00000225f7191af0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086190 .param/l "i" 0 5 168, +C4<0100>;
S_00000225f7191c80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7191af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f736fee0 .functor NOT 1, L_00000225f7278740, C4<0>, C4<0>, C4<0>;
L_00000225f7370110 .functor AND 1, L_00000225f736fee0, L_00000225f7277340, C4<1>, C4<1>;
L_00000225f7370260 .functor NOT 1, L_00000225f7278740, C4<0>, C4<0>, C4<0>;
L_00000225f7370340 .functor AND 1, L_00000225f7370260, L_00000225f72775c0, C4<1>, C4<1>;
L_00000225f736e900 .functor OR 1, L_00000225f7370110, L_00000225f7370340, C4<0>, C4<0>;
L_00000225f736e970 .functor AND 1, L_00000225f7277340, L_00000225f72775c0, C4<1>, C4<1>;
L_00000225f7370b90 .functor OR 1, L_00000225f736e900, L_00000225f736e970, C4<0>, C4<0>;
L_00000225f7371d80 .functor XOR 1, L_00000225f7278740, L_00000225f7277340, C4<0>, C4<0>;
L_00000225f7371e60 .functor XOR 1, L_00000225f7371d80, L_00000225f72775c0, C4<0>, C4<0>;
v00000225f70d88d0_0 .net "Debe", 0 0, L_00000225f7370b90;  1 drivers
v00000225f70d9f50_0 .net "Din", 0 0, L_00000225f72775c0;  1 drivers
v00000225f70d8f10_0 .net "Dout", 0 0, L_00000225f7371e60;  1 drivers
v00000225f70d8fb0_0 .net "Ri", 0 0, L_00000225f7277340;  1 drivers
v00000225f70d9e10_0 .net "Si", 0 0, L_00000225f7278740;  1 drivers
v00000225f70d9eb0_0 .net *"_ivl_0", 0 0, L_00000225f736fee0;  1 drivers
v00000225f70d8650_0 .net *"_ivl_10", 0 0, L_00000225f736e970;  1 drivers
v00000225f70d9ff0_0 .net *"_ivl_14", 0 0, L_00000225f7371d80;  1 drivers
v00000225f70d8970_0 .net *"_ivl_2", 0 0, L_00000225f7370110;  1 drivers
v00000225f70d8a10_0 .net *"_ivl_4", 0 0, L_00000225f7370260;  1 drivers
v00000225f70d8ab0_0 .net *"_ivl_6", 0 0, L_00000225f7370340;  1 drivers
v00000225f70d9050_0 .net *"_ivl_8", 0 0, L_00000225f736e900;  1 drivers
S_00000225f7191e10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7191af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7371bc0 .functor NOT 1, L_00000225f72772a0, C4<0>, C4<0>, C4<0>;
L_00000225f7370500 .functor AND 1, L_00000225f7371bc0, L_00000225f7278ba0, C4<1>, C4<1>;
L_00000225f7370880 .functor NOT 1, L_00000225f72772a0, C4<0>, C4<0>, C4<0>;
L_00000225f73710d0 .functor AND 1, L_00000225f7370880, L_00000225f7279820, C4<1>, C4<1>;
L_00000225f73716f0 .functor OR 1, L_00000225f7370500, L_00000225f73710d0, C4<0>, C4<0>;
L_00000225f73711b0 .functor AND 1, L_00000225f7278ba0, L_00000225f7279820, C4<1>, C4<1>;
L_00000225f7371680 .functor OR 1, L_00000225f73716f0, L_00000225f73711b0, C4<0>, C4<0>;
L_00000225f7371fb0 .functor XOR 1, L_00000225f72772a0, L_00000225f7278ba0, C4<0>, C4<0>;
L_00000225f7370730 .functor XOR 1, L_00000225f7371fb0, L_00000225f7279820, C4<0>, C4<0>;
v00000225f70d90f0_0 .net "Debe", 0 0, L_00000225f7371680;  1 drivers
v00000225f70d94b0_0 .net "Din", 0 0, L_00000225f7279820;  1 drivers
v00000225f70d95f0_0 .net "Dout", 0 0, L_00000225f7370730;  1 drivers
v00000225f70d9690_0 .net "Ri", 0 0, L_00000225f7278ba0;  1 drivers
v00000225f70d9870_0 .net "Si", 0 0, L_00000225f72772a0;  1 drivers
v00000225f70d9910_0 .net *"_ivl_0", 0 0, L_00000225f7371bc0;  1 drivers
v00000225f70dc250_0 .net *"_ivl_10", 0 0, L_00000225f73711b0;  1 drivers
v00000225f70db990_0 .net *"_ivl_14", 0 0, L_00000225f7371fb0;  1 drivers
v00000225f70dc890_0 .net *"_ivl_2", 0 0, L_00000225f7370500;  1 drivers
v00000225f70dbd50_0 .net *"_ivl_4", 0 0, L_00000225f7370880;  1 drivers
v00000225f70db850_0 .net *"_ivl_6", 0 0, L_00000225f73710d0;  1 drivers
v00000225f70dc070_0 .net *"_ivl_8", 0 0, L_00000225f73716f0;  1 drivers
S_00000225f7191fa0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085810 .param/l "i" 0 5 168, +C4<0101>;
S_00000225f7192130 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7191fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7371450 .functor NOT 1, L_00000225f72793c0, C4<0>, C4<0>, C4<0>;
L_00000225f7371c30 .functor AND 1, L_00000225f7371450, L_00000225f7278e20, C4<1>, C4<1>;
L_00000225f7370c70 .functor NOT 1, L_00000225f72793c0, C4<0>, C4<0>, C4<0>;
L_00000225f7370570 .functor AND 1, L_00000225f7370c70, L_00000225f7277700, C4<1>, C4<1>;
L_00000225f7371760 .functor OR 1, L_00000225f7371c30, L_00000225f7370570, C4<0>, C4<0>;
L_00000225f7371f40 .functor AND 1, L_00000225f7278e20, L_00000225f7277700, C4<1>, C4<1>;
L_00000225f73714c0 .functor OR 1, L_00000225f7371760, L_00000225f7371f40, C4<0>, C4<0>;
L_00000225f73708f0 .functor XOR 1, L_00000225f72793c0, L_00000225f7278e20, C4<0>, C4<0>;
L_00000225f73709d0 .functor XOR 1, L_00000225f73708f0, L_00000225f7277700, C4<0>, C4<0>;
v00000225f70dba30_0 .net "Debe", 0 0, L_00000225f73714c0;  1 drivers
v00000225f70dc930_0 .net "Din", 0 0, L_00000225f7277700;  1 drivers
v00000225f70dbc10_0 .net "Dout", 0 0, L_00000225f73709d0;  1 drivers
v00000225f70dc110_0 .net "Ri", 0 0, L_00000225f7278e20;  1 drivers
v00000225f70dbcb0_0 .net "Si", 0 0, L_00000225f72793c0;  1 drivers
v00000225f70daa90_0 .net *"_ivl_0", 0 0, L_00000225f7371450;  1 drivers
v00000225f70dcf70_0 .net *"_ivl_10", 0 0, L_00000225f7371f40;  1 drivers
v00000225f70dc9d0_0 .net *"_ivl_14", 0 0, L_00000225f73708f0;  1 drivers
v00000225f70db3f0_0 .net *"_ivl_2", 0 0, L_00000225f7371c30;  1 drivers
v00000225f70dca70_0 .net *"_ivl_4", 0 0, L_00000225f7370c70;  1 drivers
v00000225f70dd010_0 .net *"_ivl_6", 0 0, L_00000225f7370570;  1 drivers
v00000225f70dccf0_0 .net *"_ivl_8", 0 0, L_00000225f7371760;  1 drivers
S_00000225f7192450 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7191fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7371df0 .functor NOT 1, L_00000225f7279500, C4<0>, C4<0>, C4<0>;
L_00000225f7371ca0 .functor AND 1, L_00000225f7371df0, L_00000225f7278ec0, C4<1>, C4<1>;
L_00000225f7371610 .functor NOT 1, L_00000225f7279500, C4<0>, C4<0>, C4<0>;
L_00000225f7371530 .functor AND 1, L_00000225f7371610, L_00000225f7277160, C4<1>, C4<1>;
L_00000225f73705e0 .functor OR 1, L_00000225f7371ca0, L_00000225f7371530, C4<0>, C4<0>;
L_00000225f7371140 .functor AND 1, L_00000225f7278ec0, L_00000225f7277160, C4<1>, C4<1>;
L_00000225f7371370 .functor OR 1, L_00000225f73705e0, L_00000225f7371140, C4<0>, C4<0>;
L_00000225f73707a0 .functor XOR 1, L_00000225f7279500, L_00000225f7278ec0, C4<0>, C4<0>;
L_00000225f7371ed0 .functor XOR 1, L_00000225f73707a0, L_00000225f7277160, C4<0>, C4<0>;
v00000225f70dbb70_0 .net "Debe", 0 0, L_00000225f7371370;  1 drivers
v00000225f70da9f0_0 .net "Din", 0 0, L_00000225f7277160;  1 drivers
v00000225f70dcd90_0 .net "Dout", 0 0, L_00000225f7371ed0;  1 drivers
v00000225f70dbf30_0 .net "Ri", 0 0, L_00000225f7278ec0;  1 drivers
v00000225f70daf90_0 .net "Si", 0 0, L_00000225f7279500;  1 drivers
v00000225f70db8f0_0 .net *"_ivl_0", 0 0, L_00000225f7371df0;  1 drivers
v00000225f70dc1b0_0 .net *"_ivl_10", 0 0, L_00000225f7371140;  1 drivers
v00000225f70dcb10_0 .net *"_ivl_14", 0 0, L_00000225f73707a0;  1 drivers
v00000225f70db490_0 .net *"_ivl_2", 0 0, L_00000225f7371ca0;  1 drivers
v00000225f70dce30_0 .net *"_ivl_4", 0 0, L_00000225f7371610;  1 drivers
v00000225f70dcbb0_0 .net *"_ivl_6", 0 0, L_00000225f7371530;  1 drivers
v00000225f70dc750_0 .net *"_ivl_8", 0 0, L_00000225f73705e0;  1 drivers
S_00000225f719b790 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086390 .param/l "i" 0 5 168, +C4<0110>;
S_00000225f719bc40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7370dc0 .functor NOT 1, L_00000225f7278100, C4<0>, C4<0>, C4<0>;
L_00000225f7370960 .functor AND 1, L_00000225f7370dc0, L_00000225f7279140, C4<1>, C4<1>;
L_00000225f7371290 .functor NOT 1, L_00000225f7278100, C4<0>, C4<0>, C4<0>;
L_00000225f7372020 .functor AND 1, L_00000225f7371290, L_00000225f7279320, C4<1>, C4<1>;
L_00000225f7370e30 .functor OR 1, L_00000225f7370960, L_00000225f7372020, C4<0>, C4<0>;
L_00000225f7370a40 .functor AND 1, L_00000225f7279140, L_00000225f7279320, C4<1>, C4<1>;
L_00000225f7371220 .functor OR 1, L_00000225f7370e30, L_00000225f7370a40, C4<0>, C4<0>;
L_00000225f7371990 .functor XOR 1, L_00000225f7278100, L_00000225f7279140, C4<0>, C4<0>;
L_00000225f7370ce0 .functor XOR 1, L_00000225f7371990, L_00000225f7279320, C4<0>, C4<0>;
v00000225f70dced0_0 .net "Debe", 0 0, L_00000225f7371220;  1 drivers
v00000225f70da8b0_0 .net "Din", 0 0, L_00000225f7279320;  1 drivers
v00000225f70da950_0 .net "Dout", 0 0, L_00000225f7370ce0;  1 drivers
v00000225f70dc2f0_0 .net "Ri", 0 0, L_00000225f7279140;  1 drivers
v00000225f70db530_0 .net "Si", 0 0, L_00000225f7278100;  1 drivers
v00000225f70dbdf0_0 .net *"_ivl_0", 0 0, L_00000225f7370dc0;  1 drivers
v00000225f70dcc50_0 .net *"_ivl_10", 0 0, L_00000225f7370a40;  1 drivers
v00000225f70dbad0_0 .net *"_ivl_14", 0 0, L_00000225f7371990;  1 drivers
v00000225f70dab30_0 .net *"_ivl_2", 0 0, L_00000225f7370960;  1 drivers
v00000225f70dabd0_0 .net *"_ivl_4", 0 0, L_00000225f7371290;  1 drivers
v00000225f70dae50_0 .net *"_ivl_6", 0 0, L_00000225f7372020;  1 drivers
v00000225f70db670_0 .net *"_ivl_8", 0 0, L_00000225f7370e30;  1 drivers
S_00000225f719b150 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73715a0 .functor NOT 1, L_00000225f7278920, C4<0>, C4<0>, C4<0>;
L_00000225f73717d0 .functor AND 1, L_00000225f73715a0, L_00000225f72770c0, C4<1>, C4<1>;
L_00000225f7370d50 .functor NOT 1, L_00000225f7278920, C4<0>, C4<0>, C4<0>;
L_00000225f7371840 .functor AND 1, L_00000225f7370d50, L_00000225f7279460, C4<1>, C4<1>;
L_00000225f7370ab0 .functor OR 1, L_00000225f73717d0, L_00000225f7371840, C4<0>, C4<0>;
L_00000225f73718b0 .functor AND 1, L_00000225f72770c0, L_00000225f7279460, C4<1>, C4<1>;
L_00000225f7371920 .functor OR 1, L_00000225f7370ab0, L_00000225f73718b0, C4<0>, C4<0>;
L_00000225f7370810 .functor XOR 1, L_00000225f7278920, L_00000225f72770c0, C4<0>, C4<0>;
L_00000225f7370ea0 .functor XOR 1, L_00000225f7370810, L_00000225f7279460, C4<0>, C4<0>;
v00000225f70dc570_0 .net "Debe", 0 0, L_00000225f7371920;  1 drivers
v00000225f70dac70_0 .net "Din", 0 0, L_00000225f7279460;  1 drivers
v00000225f70dc430_0 .net "Dout", 0 0, L_00000225f7370ea0;  1 drivers
v00000225f70db2b0_0 .net "Ri", 0 0, L_00000225f72770c0;  1 drivers
v00000225f70dad10_0 .net "Si", 0 0, L_00000225f7278920;  1 drivers
v00000225f70dc390_0 .net *"_ivl_0", 0 0, L_00000225f73715a0;  1 drivers
v00000225f70dadb0_0 .net *"_ivl_10", 0 0, L_00000225f73718b0;  1 drivers
v00000225f70db710_0 .net *"_ivl_14", 0 0, L_00000225f7370810;  1 drivers
v00000225f70dc610_0 .net *"_ivl_2", 0 0, L_00000225f73717d0;  1 drivers
v00000225f70dc7f0_0 .net *"_ivl_4", 0 0, L_00000225f7370d50;  1 drivers
v00000225f70dc6b0_0 .net *"_ivl_6", 0 0, L_00000225f7371840;  1 drivers
v00000225f70db7b0_0 .net *"_ivl_8", 0 0, L_00000225f7370ab0;  1 drivers
S_00000225f719bdd0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086490 .param/l "i" 0 5 168, +C4<0111>;
S_00000225f719aca0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7371b50 .functor NOT 1, L_00000225f7278b00, C4<0>, C4<0>, C4<0>;
L_00000225f7370ff0 .functor AND 1, L_00000225f7371b50, L_00000225f7279640, C4<1>, C4<1>;
L_00000225f7370b20 .functor NOT 1, L_00000225f7278b00, C4<0>, C4<0>, C4<0>;
L_00000225f7370650 .functor AND 1, L_00000225f7370b20, L_00000225f72781a0, C4<1>, C4<1>;
L_00000225f7371a00 .functor OR 1, L_00000225f7370ff0, L_00000225f7370650, C4<0>, C4<0>;
L_00000225f7371d10 .functor AND 1, L_00000225f7279640, L_00000225f72781a0, C4<1>, C4<1>;
L_00000225f7370c00 .functor OR 1, L_00000225f7371a00, L_00000225f7371d10, C4<0>, C4<0>;
L_00000225f7370f10 .functor XOR 1, L_00000225f7278b00, L_00000225f7279640, C4<0>, C4<0>;
L_00000225f7371300 .functor XOR 1, L_00000225f7370f10, L_00000225f72781a0, C4<0>, C4<0>;
v00000225f70daef0_0 .net "Debe", 0 0, L_00000225f7370c00;  1 drivers
v00000225f70dc4d0_0 .net "Din", 0 0, L_00000225f72781a0;  1 drivers
v00000225f70db030_0 .net "Dout", 0 0, L_00000225f7371300;  1 drivers
v00000225f70db0d0_0 .net "Ri", 0 0, L_00000225f7279640;  1 drivers
v00000225f70db5d0_0 .net "Si", 0 0, L_00000225f7278b00;  1 drivers
v00000225f70db170_0 .net *"_ivl_0", 0 0, L_00000225f7371b50;  1 drivers
v00000225f70db210_0 .net *"_ivl_10", 0 0, L_00000225f7371d10;  1 drivers
v00000225f70db350_0 .net *"_ivl_14", 0 0, L_00000225f7370f10;  1 drivers
v00000225f70dbe90_0 .net *"_ivl_2", 0 0, L_00000225f7370ff0;  1 drivers
v00000225f70dbfd0_0 .net *"_ivl_4", 0 0, L_00000225f7370b20;  1 drivers
v00000225f70dd650_0 .net *"_ivl_6", 0 0, L_00000225f7370650;  1 drivers
v00000225f70dd5b0_0 .net *"_ivl_8", 0 0, L_00000225f7371a00;  1 drivers
S_00000225f719bf60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73713e0 .functor NOT 1, L_00000225f72773e0, C4<0>, C4<0>, C4<0>;
L_00000225f7371a70 .functor AND 1, L_00000225f73713e0, L_00000225f72787e0, C4<1>, C4<1>;
L_00000225f7371060 .functor NOT 1, L_00000225f72773e0, C4<0>, C4<0>, C4<0>;
L_00000225f7370f80 .functor AND 1, L_00000225f7371060, L_00000225f72791e0, C4<1>, C4<1>;
L_00000225f7371ae0 .functor OR 1, L_00000225f7371a70, L_00000225f7370f80, C4<0>, C4<0>;
L_00000225f7372090 .functor AND 1, L_00000225f72787e0, L_00000225f72791e0, C4<1>, C4<1>;
L_00000225f73706c0 .functor OR 1, L_00000225f7371ae0, L_00000225f7372090, C4<0>, C4<0>;
L_00000225f73738a0 .functor XOR 1, L_00000225f72773e0, L_00000225f72787e0, C4<0>, C4<0>;
L_00000225f7372b10 .functor XOR 1, L_00000225f73738a0, L_00000225f72791e0, C4<0>, C4<0>;
v00000225f70dda10_0 .net "Debe", 0 0, L_00000225f73706c0;  1 drivers
v00000225f70dd6f0_0 .net "Din", 0 0, L_00000225f72791e0;  1 drivers
v00000225f70ddc90_0 .net "Dout", 0 0, L_00000225f7372b10;  1 drivers
v00000225f70dd470_0 .net "Ri", 0 0, L_00000225f72787e0;  1 drivers
v00000225f70dd330_0 .net "Si", 0 0, L_00000225f72773e0;  1 drivers
v00000225f70ddd30_0 .net *"_ivl_0", 0 0, L_00000225f73713e0;  1 drivers
v00000225f70ddb50_0 .net *"_ivl_10", 0 0, L_00000225f7372090;  1 drivers
v00000225f70ddab0_0 .net *"_ivl_14", 0 0, L_00000225f73738a0;  1 drivers
v00000225f70dd510_0 .net *"_ivl_2", 0 0, L_00000225f7371a70;  1 drivers
v00000225f70dd790_0 .net *"_ivl_4", 0 0, L_00000225f7371060;  1 drivers
v00000225f70dde70_0 .net *"_ivl_6", 0 0, L_00000225f7370f80;  1 drivers
v00000225f70dd1f0_0 .net *"_ivl_8", 0 0, L_00000225f7371ae0;  1 drivers
S_00000225f719afc0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085610 .param/l "i" 0 5 168, +C4<01000>;
S_00000225f719b2e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73734b0 .functor NOT 1, L_00000225f7277840, C4<0>, C4<0>, C4<0>;
L_00000225f7373440 .functor AND 1, L_00000225f73734b0, L_00000225f7278060, C4<1>, C4<1>;
L_00000225f73731a0 .functor NOT 1, L_00000225f7277840, C4<0>, C4<0>, C4<0>;
L_00000225f73724f0 .functor AND 1, L_00000225f73731a0, L_00000225f72778e0, C4<1>, C4<1>;
L_00000225f7373c90 .functor OR 1, L_00000225f7373440, L_00000225f73724f0, C4<0>, C4<0>;
L_00000225f7373a60 .functor AND 1, L_00000225f7278060, L_00000225f72778e0, C4<1>, C4<1>;
L_00000225f73729c0 .functor OR 1, L_00000225f7373c90, L_00000225f7373a60, C4<0>, C4<0>;
L_00000225f7373360 .functor XOR 1, L_00000225f7277840, L_00000225f7278060, C4<0>, C4<0>;
L_00000225f7372950 .functor XOR 1, L_00000225f7373360, L_00000225f72778e0, C4<0>, C4<0>;
v00000225f70dd830_0 .net "Debe", 0 0, L_00000225f73729c0;  1 drivers
v00000225f70dd3d0_0 .net "Din", 0 0, L_00000225f72778e0;  1 drivers
v00000225f70dd150_0 .net "Dout", 0 0, L_00000225f7372950;  1 drivers
v00000225f70dddd0_0 .net "Ri", 0 0, L_00000225f7278060;  1 drivers
v00000225f70dd8d0_0 .net "Si", 0 0, L_00000225f7277840;  1 drivers
v00000225f70ddf10_0 .net *"_ivl_0", 0 0, L_00000225f73734b0;  1 drivers
v00000225f70dd970_0 .net *"_ivl_10", 0 0, L_00000225f7373a60;  1 drivers
v00000225f70ddbf0_0 .net *"_ivl_14", 0 0, L_00000225f7373360;  1 drivers
v00000225f70dd0b0_0 .net *"_ivl_2", 0 0, L_00000225f7373440;  1 drivers
v00000225f70dd290_0 .net *"_ivl_4", 0 0, L_00000225f73731a0;  1 drivers
v00000225f70d0130_0 .net *"_ivl_6", 0 0, L_00000225f73724f0;  1 drivers
v00000225f70cebf0_0 .net *"_ivl_8", 0 0, L_00000225f7373c90;  1 drivers
S_00000225f719c410 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7372560 .functor NOT 1, L_00000225f7277480, C4<0>, C4<0>, C4<0>;
L_00000225f7373ad0 .functor AND 1, L_00000225f7372560, L_00000225f7277520, C4<1>, C4<1>;
L_00000225f73721e0 .functor NOT 1, L_00000225f7277480, C4<0>, C4<0>, C4<0>;
L_00000225f7373210 .functor AND 1, L_00000225f73721e0, L_00000225f7277d40, C4<1>, C4<1>;
L_00000225f7372250 .functor OR 1, L_00000225f7373ad0, L_00000225f7373210, C4<0>, C4<0>;
L_00000225f7372c60 .functor AND 1, L_00000225f7277520, L_00000225f7277d40, C4<1>, C4<1>;
L_00000225f7373280 .functor OR 1, L_00000225f7372250, L_00000225f7372c60, C4<0>, C4<0>;
L_00000225f7372870 .functor XOR 1, L_00000225f7277480, L_00000225f7277520, C4<0>, C4<0>;
L_00000225f73722c0 .functor XOR 1, L_00000225f7372870, L_00000225f7277d40, C4<0>, C4<0>;
v00000225f70ce3d0_0 .net "Debe", 0 0, L_00000225f7373280;  1 drivers
v00000225f70cfa50_0 .net "Din", 0 0, L_00000225f7277d40;  1 drivers
v00000225f70ce470_0 .net "Dout", 0 0, L_00000225f73722c0;  1 drivers
v00000225f70cfb90_0 .net "Ri", 0 0, L_00000225f7277520;  1 drivers
v00000225f70d0810_0 .net "Si", 0 0, L_00000225f7277480;  1 drivers
v00000225f70d04f0_0 .net *"_ivl_0", 0 0, L_00000225f7372560;  1 drivers
v00000225f70cf910_0 .net *"_ivl_10", 0 0, L_00000225f7372c60;  1 drivers
v00000225f70cfd70_0 .net *"_ivl_14", 0 0, L_00000225f7372870;  1 drivers
v00000225f70ce830_0 .net *"_ivl_2", 0 0, L_00000225f7373ad0;  1 drivers
v00000225f70cf9b0_0 .net *"_ivl_4", 0 0, L_00000225f73721e0;  1 drivers
v00000225f70d01d0_0 .net *"_ivl_6", 0 0, L_00000225f7373210;  1 drivers
v00000225f70cec90_0 .net *"_ivl_8", 0 0, L_00000225f7372250;  1 drivers
S_00000225f719b920 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085690 .param/l "i" 0 5 168, +C4<01001>;
S_00000225f719b470 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7372cd0 .functor NOT 1, L_00000225f72784c0, C4<0>, C4<0>, C4<0>;
L_00000225f73732f0 .functor AND 1, L_00000225f7372cd0, L_00000225f72795a0, C4<1>, C4<1>;
L_00000225f7372f00 .functor NOT 1, L_00000225f72784c0, C4<0>, C4<0>, C4<0>;
L_00000225f73739f0 .functor AND 1, L_00000225f7372f00, L_00000225f72796e0, C4<1>, C4<1>;
L_00000225f7373520 .functor OR 1, L_00000225f73732f0, L_00000225f73739f0, C4<0>, C4<0>;
L_00000225f73733d0 .functor AND 1, L_00000225f72795a0, L_00000225f72796e0, C4<1>, C4<1>;
L_00000225f7373750 .functor OR 1, L_00000225f7373520, L_00000225f73733d0, C4<0>, C4<0>;
L_00000225f7373590 .functor XOR 1, L_00000225f72784c0, L_00000225f72795a0, C4<0>, C4<0>;
L_00000225f7373830 .functor XOR 1, L_00000225f7373590, L_00000225f72796e0, C4<0>, C4<0>;
v00000225f70ced30_0 .net "Debe", 0 0, L_00000225f7373750;  1 drivers
v00000225f70ce510_0 .net "Din", 0 0, L_00000225f72796e0;  1 drivers
v00000225f70cfaf0_0 .net "Dout", 0 0, L_00000225f7373830;  1 drivers
v00000225f70cf230_0 .net "Ri", 0 0, L_00000225f72795a0;  1 drivers
v00000225f70d06d0_0 .net "Si", 0 0, L_00000225f72784c0;  1 drivers
v00000225f70d0770_0 .net *"_ivl_0", 0 0, L_00000225f7372cd0;  1 drivers
v00000225f70d0630_0 .net *"_ivl_10", 0 0, L_00000225f73733d0;  1 drivers
v00000225f70cfc30_0 .net *"_ivl_14", 0 0, L_00000225f7373590;  1 drivers
v00000225f70ce790_0 .net *"_ivl_2", 0 0, L_00000225f73732f0;  1 drivers
v00000225f70cfcd0_0 .net *"_ivl_4", 0 0, L_00000225f7372f00;  1 drivers
v00000225f70cfe10_0 .net *"_ivl_6", 0 0, L_00000225f73739f0;  1 drivers
v00000225f70cedd0_0 .net *"_ivl_8", 0 0, L_00000225f7373520;  1 drivers
S_00000225f719b600 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7373670 .functor NOT 1, L_00000225f7277660, C4<0>, C4<0>, C4<0>;
L_00000225f7372480 .functor AND 1, L_00000225f7373670, L_00000225f7278240, C4<1>, C4<1>;
L_00000225f7373910 .functor NOT 1, L_00000225f7277660, C4<0>, C4<0>, C4<0>;
L_00000225f7373600 .functor AND 1, L_00000225f7373910, L_00000225f7279280, C4<1>, C4<1>;
L_00000225f7372aa0 .functor OR 1, L_00000225f7372480, L_00000225f7373600, C4<0>, C4<0>;
L_00000225f7373b40 .functor AND 1, L_00000225f7278240, L_00000225f7279280, C4<1>, C4<1>;
L_00000225f7372330 .functor OR 1, L_00000225f7372aa0, L_00000225f7373b40, C4<0>, C4<0>;
L_00000225f7372a30 .functor XOR 1, L_00000225f7277660, L_00000225f7278240, C4<0>, C4<0>;
L_00000225f7373bb0 .functor XOR 1, L_00000225f7372a30, L_00000225f7279280, C4<0>, C4<0>;
v00000225f70cfeb0_0 .net "Debe", 0 0, L_00000225f7372330;  1 drivers
v00000225f70d0590_0 .net "Din", 0 0, L_00000225f7279280;  1 drivers
v00000225f70cee70_0 .net "Dout", 0 0, L_00000225f7373bb0;  1 drivers
v00000225f70ce290_0 .net "Ri", 0 0, L_00000225f7278240;  1 drivers
v00000225f70cff50_0 .net "Si", 0 0, L_00000225f7277660;  1 drivers
v00000225f70ce0b0_0 .net *"_ivl_0", 0 0, L_00000225f7373670;  1 drivers
v00000225f70cfff0_0 .net *"_ivl_10", 0 0, L_00000225f7373b40;  1 drivers
v00000225f70ceab0_0 .net *"_ivl_14", 0 0, L_00000225f7372a30;  1 drivers
v00000225f70ce150_0 .net *"_ivl_2", 0 0, L_00000225f7372480;  1 drivers
v00000225f70ce5b0_0 .net *"_ivl_4", 0 0, L_00000225f7373910;  1 drivers
v00000225f70d0090_0 .net *"_ivl_6", 0 0, L_00000225f7373600;  1 drivers
v00000225f70d0270_0 .net *"_ivl_8", 0 0, L_00000225f7372aa0;  1 drivers
S_00000225f719ae30 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7085750 .param/l "i" 0 5 168, +C4<01010>;
S_00000225f719bab0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719ae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7373980 .functor NOT 1, L_00000225f7277b60, C4<0>, C4<0>, C4<0>;
L_00000225f7373c20 .functor AND 1, L_00000225f7373980, L_00000225f72789c0, C4<1>, C4<1>;
L_00000225f73737c0 .functor NOT 1, L_00000225f7277b60, C4<0>, C4<0>, C4<0>;
L_00000225f7372640 .functor AND 1, L_00000225f73737c0, L_00000225f7277200, C4<1>, C4<1>;
L_00000225f7372100 .functor OR 1, L_00000225f7373c20, L_00000225f7372640, C4<0>, C4<0>;
L_00000225f73736e0 .functor AND 1, L_00000225f72789c0, L_00000225f7277200, C4<1>, C4<1>;
L_00000225f7372f70 .functor OR 1, L_00000225f7372100, L_00000225f73736e0, C4<0>, C4<0>;
L_00000225f7372170 .functor XOR 1, L_00000225f7277b60, L_00000225f72789c0, C4<0>, C4<0>;
L_00000225f73723a0 .functor XOR 1, L_00000225f7372170, L_00000225f7277200, C4<0>, C4<0>;
v00000225f70d0310_0 .net "Debe", 0 0, L_00000225f7372f70;  1 drivers
v00000225f70cef10_0 .net "Din", 0 0, L_00000225f7277200;  1 drivers
v00000225f70ce8d0_0 .net "Dout", 0 0, L_00000225f73723a0;  1 drivers
v00000225f70d03b0_0 .net "Ri", 0 0, L_00000225f72789c0;  1 drivers
v00000225f70ce650_0 .net "Si", 0 0, L_00000225f7277b60;  1 drivers
v00000225f70cefb0_0 .net *"_ivl_0", 0 0, L_00000225f7373980;  1 drivers
v00000225f70d0450_0 .net *"_ivl_10", 0 0, L_00000225f73736e0;  1 drivers
v00000225f70ce1f0_0 .net *"_ivl_14", 0 0, L_00000225f7372170;  1 drivers
v00000225f70cf050_0 .net *"_ivl_2", 0 0, L_00000225f7373c20;  1 drivers
v00000225f70ce330_0 .net *"_ivl_4", 0 0, L_00000225f73737c0;  1 drivers
v00000225f70ce6f0_0 .net *"_ivl_6", 0 0, L_00000225f7372640;  1 drivers
v00000225f70ce970_0 .net *"_ivl_8", 0 0, L_00000225f7372100;  1 drivers
S_00000225f719c0f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719ae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7372410 .functor NOT 1, L_00000225f7277c00, C4<0>, C4<0>, C4<0>;
L_00000225f73725d0 .functor AND 1, L_00000225f7372410, L_00000225f7278c40, C4<1>, C4<1>;
L_00000225f73730c0 .functor NOT 1, L_00000225f7277c00, C4<0>, C4<0>, C4<0>;
L_00000225f7372b80 .functor AND 1, L_00000225f73730c0, L_00000225f7279780, C4<1>, C4<1>;
L_00000225f73726b0 .functor OR 1, L_00000225f73725d0, L_00000225f7372b80, C4<0>, C4<0>;
L_00000225f7372720 .functor AND 1, L_00000225f7278c40, L_00000225f7279780, C4<1>, C4<1>;
L_00000225f7372790 .functor OR 1, L_00000225f73726b0, L_00000225f7372720, C4<0>, C4<0>;
L_00000225f7372bf0 .functor XOR 1, L_00000225f7277c00, L_00000225f7278c40, C4<0>, C4<0>;
L_00000225f7372800 .functor XOR 1, L_00000225f7372bf0, L_00000225f7279780, C4<0>, C4<0>;
v00000225f70cea10_0 .net "Debe", 0 0, L_00000225f7372790;  1 drivers
v00000225f70ceb50_0 .net "Din", 0 0, L_00000225f7279780;  1 drivers
v00000225f70cf0f0_0 .net "Dout", 0 0, L_00000225f7372800;  1 drivers
v00000225f70cf550_0 .net "Ri", 0 0, L_00000225f7278c40;  1 drivers
v00000225f70cf190_0 .net "Si", 0 0, L_00000225f7277c00;  1 drivers
v00000225f70cf2d0_0 .net *"_ivl_0", 0 0, L_00000225f7372410;  1 drivers
v00000225f70cf370_0 .net *"_ivl_10", 0 0, L_00000225f7372720;  1 drivers
v00000225f70cf410_0 .net *"_ivl_14", 0 0, L_00000225f7372bf0;  1 drivers
v00000225f70cf4b0_0 .net *"_ivl_2", 0 0, L_00000225f73725d0;  1 drivers
v00000225f70cf5f0_0 .net *"_ivl_4", 0 0, L_00000225f73730c0;  1 drivers
v00000225f70cf690_0 .net *"_ivl_6", 0 0, L_00000225f7372b80;  1 drivers
v00000225f70cf730_0 .net *"_ivl_8", 0 0, L_00000225f73726b0;  1 drivers
S_00000225f719ab10 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086850 .param/l "i" 0 5 168, +C4<01011>;
S_00000225f719c280 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7372d40 .functor NOT 1, L_00000225f7278a60, C4<0>, C4<0>, C4<0>;
L_00000225f73728e0 .functor AND 1, L_00000225f7372d40, L_00000225f72777a0, C4<1>, C4<1>;
L_00000225f7372db0 .functor NOT 1, L_00000225f7278a60, C4<0>, C4<0>, C4<0>;
L_00000225f7372e20 .functor AND 1, L_00000225f7372db0, L_00000225f7278ce0, C4<1>, C4<1>;
L_00000225f7372e90 .functor OR 1, L_00000225f73728e0, L_00000225f7372e20, C4<0>, C4<0>;
L_00000225f7372fe0 .functor AND 1, L_00000225f72777a0, L_00000225f7278ce0, C4<1>, C4<1>;
L_00000225f7373050 .functor OR 1, L_00000225f7372e90, L_00000225f7372fe0, C4<0>, C4<0>;
L_00000225f7373130 .functor XOR 1, L_00000225f7278a60, L_00000225f72777a0, C4<0>, C4<0>;
L_00000225f7375270 .functor XOR 1, L_00000225f7373130, L_00000225f7278ce0, C4<0>, C4<0>;
v00000225f70cf7d0_0 .net "Debe", 0 0, L_00000225f7373050;  1 drivers
v00000225f70cf870_0 .net "Din", 0 0, L_00000225f7278ce0;  1 drivers
v00000225f6cbdfa0_0 .net "Dout", 0 0, L_00000225f7375270;  1 drivers
v00000225f6cbe720_0 .net "Ri", 0 0, L_00000225f72777a0;  1 drivers
v00000225f6cbeae0_0 .net "Si", 0 0, L_00000225f7278a60;  1 drivers
v00000225f6cbeb80_0 .net *"_ivl_0", 0 0, L_00000225f7372d40;  1 drivers
v00000225f6cbec20_0 .net *"_ivl_10", 0 0, L_00000225f7372fe0;  1 drivers
v00000225f6cbefe0_0 .net *"_ivl_14", 0 0, L_00000225f7373130;  1 drivers
v00000225f6cbeea0_0 .net *"_ivl_2", 0 0, L_00000225f73728e0;  1 drivers
v00000225f6cbee00_0 .net *"_ivl_4", 0 0, L_00000225f7372db0;  1 drivers
v00000225f7068f80_0 .net *"_ivl_6", 0 0, L_00000225f7372e20;  1 drivers
v00000225f7069e80_0 .net *"_ivl_8", 0 0, L_00000225f7372e90;  1 drivers
S_00000225f719c5a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73756d0 .functor NOT 1, L_00000225f7278420, C4<0>, C4<0>, C4<0>;
L_00000225f7373de0 .functor AND 1, L_00000225f73756d0, L_00000225f7277fc0, C4<1>, C4<1>;
L_00000225f73748d0 .functor NOT 1, L_00000225f7278420, C4<0>, C4<0>, C4<0>;
L_00000225f7374b00 .functor AND 1, L_00000225f73748d0, L_00000225f7277980, C4<1>, C4<1>;
L_00000225f7374550 .functor OR 1, L_00000225f7373de0, L_00000225f7374b00, C4<0>, C4<0>;
L_00000225f7374e80 .functor AND 1, L_00000225f7277fc0, L_00000225f7277980, C4<1>, C4<1>;
L_00000225f7375200 .functor OR 1, L_00000225f7374550, L_00000225f7374e80, C4<0>, C4<0>;
L_00000225f7375430 .functor XOR 1, L_00000225f7278420, L_00000225f7277fc0, C4<0>, C4<0>;
L_00000225f7374f60 .functor XOR 1, L_00000225f7375430, L_00000225f7277980, C4<0>, C4<0>;
v00000225f7060a60_0 .net "Debe", 0 0, L_00000225f7375200;  1 drivers
v00000225f7066fa0_0 .net "Din", 0 0, L_00000225f7277980;  1 drivers
v00000225f6ff4d00_0 .net "Dout", 0 0, L_00000225f7374f60;  1 drivers
v00000225f6ff3ea0_0 .net "Ri", 0 0, L_00000225f7277fc0;  1 drivers
v00000225f6feb8e0_0 .net "Si", 0 0, L_00000225f7278420;  1 drivers
v00000225f6fec420_0 .net *"_ivl_0", 0 0, L_00000225f73756d0;  1 drivers
v00000225f6c574c0_0 .net *"_ivl_10", 0 0, L_00000225f7374e80;  1 drivers
v00000225f6c57740_0 .net *"_ivl_14", 0 0, L_00000225f7375430;  1 drivers
v00000225f6df0c20_0 .net *"_ivl_2", 0 0, L_00000225f7373de0;  1 drivers
v00000225f6df0360_0 .net *"_ivl_4", 0 0, L_00000225f73748d0;  1 drivers
v00000225f71a5220_0 .net *"_ivl_6", 0 0, L_00000225f7374b00;  1 drivers
v00000225f71a5720_0 .net *"_ivl_8", 0 0, L_00000225f7374550;  1 drivers
S_00000225f719c730 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f70869d0 .param/l "i" 0 5 168, +C4<01100>;
S_00000225f719a980 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f719c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73747f0 .functor NOT 1, L_00000225f7277a20, C4<0>, C4<0>, C4<0>;
L_00000225f7375510 .functor AND 1, L_00000225f73747f0, L_00000225f7277ca0, C4<1>, C4<1>;
L_00000225f7375350 .functor NOT 1, L_00000225f7277a20, C4<0>, C4<0>, C4<0>;
L_00000225f73753c0 .functor AND 1, L_00000225f7375350, L_00000225f7277ac0, C4<1>, C4<1>;
L_00000225f7373ec0 .functor OR 1, L_00000225f7375510, L_00000225f73753c0, C4<0>, C4<0>;
L_00000225f7374940 .functor AND 1, L_00000225f7277ca0, L_00000225f7277ac0, C4<1>, C4<1>;
L_00000225f7374c50 .functor OR 1, L_00000225f7373ec0, L_00000225f7374940, C4<0>, C4<0>;
L_00000225f7374a20 .functor XOR 1, L_00000225f7277a20, L_00000225f7277ca0, C4<0>, C4<0>;
L_00000225f73755f0 .functor XOR 1, L_00000225f7374a20, L_00000225f7277ac0, C4<0>, C4<0>;
v00000225f71a4d20_0 .net "Debe", 0 0, L_00000225f7374c50;  1 drivers
v00000225f71a6a80_0 .net "Din", 0 0, L_00000225f7277ac0;  1 drivers
v00000225f71a5900_0 .net "Dout", 0 0, L_00000225f73755f0;  1 drivers
v00000225f71a50e0_0 .net "Ri", 0 0, L_00000225f7277ca0;  1 drivers
v00000225f71a68a0_0 .net "Si", 0 0, L_00000225f7277a20;  1 drivers
v00000225f71a5860_0 .net *"_ivl_0", 0 0, L_00000225f73747f0;  1 drivers
v00000225f71a55e0_0 .net *"_ivl_10", 0 0, L_00000225f7374940;  1 drivers
v00000225f71a4c80_0 .net *"_ivl_14", 0 0, L_00000225f7374a20;  1 drivers
v00000225f71a6440_0 .net *"_ivl_2", 0 0, L_00000225f7375510;  1 drivers
v00000225f71a6300_0 .net *"_ivl_4", 0 0, L_00000225f7375350;  1 drivers
v00000225f71a5680_0 .net *"_ivl_6", 0 0, L_00000225f73753c0;  1 drivers
v00000225f71a5540_0 .net *"_ivl_8", 0 0, L_00000225f7373ec0;  1 drivers
S_00000225f71c5180 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f719c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73754a0 .functor NOT 1, L_00000225f7277de0, C4<0>, C4<0>, C4<0>;
L_00000225f7375660 .functor AND 1, L_00000225f73754a0, L_00000225f72782e0, C4<1>, C4<1>;
L_00000225f73744e0 .functor NOT 1, L_00000225f7277de0, C4<0>, C4<0>, C4<0>;
L_00000225f7374cc0 .functor AND 1, L_00000225f73744e0, L_00000225f7277e80, C4<1>, C4<1>;
L_00000225f7374b70 .functor OR 1, L_00000225f7375660, L_00000225f7374cc0, C4<0>, C4<0>;
L_00000225f73752e0 .functor AND 1, L_00000225f72782e0, L_00000225f7277e80, C4<1>, C4<1>;
L_00000225f7374630 .functor OR 1, L_00000225f7374b70, L_00000225f73752e0, C4<0>, C4<0>;
L_00000225f7373d00 .functor XOR 1, L_00000225f7277de0, L_00000225f72782e0, C4<0>, C4<0>;
L_00000225f7374da0 .functor XOR 1, L_00000225f7373d00, L_00000225f7277e80, C4<0>, C4<0>;
v00000225f71a4b40_0 .net "Debe", 0 0, L_00000225f7374630;  1 drivers
v00000225f71a5fe0_0 .net "Din", 0 0, L_00000225f7277e80;  1 drivers
v00000225f71a4f00_0 .net "Dout", 0 0, L_00000225f7374da0;  1 drivers
v00000225f71a66c0_0 .net "Ri", 0 0, L_00000225f72782e0;  1 drivers
v00000225f71a6760_0 .net "Si", 0 0, L_00000225f7277de0;  1 drivers
v00000225f71a52c0_0 .net *"_ivl_0", 0 0, L_00000225f73754a0;  1 drivers
v00000225f71a6940_0 .net *"_ivl_10", 0 0, L_00000225f73752e0;  1 drivers
v00000225f71a6800_0 .net *"_ivl_14", 0 0, L_00000225f7373d00;  1 drivers
v00000225f71a59a0_0 .net *"_ivl_2", 0 0, L_00000225f7375660;  1 drivers
v00000225f71a4be0_0 .net *"_ivl_4", 0 0, L_00000225f73744e0;  1 drivers
v00000225f71a57c0_0 .net *"_ivl_6", 0 0, L_00000225f7374cc0;  1 drivers
v00000225f71a63a0_0 .net *"_ivl_8", 0 0, L_00000225f7374b70;  1 drivers
S_00000225f71c5310 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7087410 .param/l "i" 0 5 168, +C4<01101>;
S_00000225f71c6440 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c5310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7373e50 .functor NOT 1, L_00000225f7278f60, C4<0>, C4<0>, C4<0>;
L_00000225f7374860 .functor AND 1, L_00000225f7373e50, L_00000225f7278380, C4<1>, C4<1>;
L_00000225f7375580 .functor NOT 1, L_00000225f7278f60, C4<0>, C4<0>, C4<0>;
L_00000225f7375740 .functor AND 1, L_00000225f7375580, L_00000225f7277f20, C4<1>, C4<1>;
L_00000225f7374d30 .functor OR 1, L_00000225f7374860, L_00000225f7375740, C4<0>, C4<0>;
L_00000225f73740f0 .functor AND 1, L_00000225f7278380, L_00000225f7277f20, C4<1>, C4<1>;
L_00000225f7374be0 .functor OR 1, L_00000225f7374d30, L_00000225f73740f0, C4<0>, C4<0>;
L_00000225f73757b0 .functor XOR 1, L_00000225f7278f60, L_00000225f7278380, C4<0>, C4<0>;
L_00000225f7375820 .functor XOR 1, L_00000225f73757b0, L_00000225f7277f20, C4<0>, C4<0>;
v00000225f71a5180_0 .net "Debe", 0 0, L_00000225f7374be0;  1 drivers
v00000225f71a4fa0_0 .net "Din", 0 0, L_00000225f7277f20;  1 drivers
v00000225f71a5b80_0 .net "Dout", 0 0, L_00000225f7375820;  1 drivers
v00000225f71a6f80_0 .net "Ri", 0 0, L_00000225f7278380;  1 drivers
v00000225f71a64e0_0 .net "Si", 0 0, L_00000225f7278f60;  1 drivers
v00000225f71a4dc0_0 .net *"_ivl_0", 0 0, L_00000225f7373e50;  1 drivers
v00000225f71a6620_0 .net *"_ivl_10", 0 0, L_00000225f73740f0;  1 drivers
v00000225f71a6c60_0 .net *"_ivl_14", 0 0, L_00000225f73757b0;  1 drivers
v00000225f71a6580_0 .net *"_ivl_2", 0 0, L_00000225f7374860;  1 drivers
v00000225f71a69e0_0 .net *"_ivl_4", 0 0, L_00000225f7375580;  1 drivers
v00000225f71a5a40_0 .net *"_ivl_6", 0 0, L_00000225f7375740;  1 drivers
v00000225f71a5ae0_0 .net *"_ivl_8", 0 0, L_00000225f7374d30;  1 drivers
S_00000225f71c62b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c5310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73745c0 .functor NOT 1, L_00000225f7279000, C4<0>, C4<0>, C4<0>;
L_00000225f7375890 .functor AND 1, L_00000225f73745c0, L_00000225f7278560, C4<1>, C4<1>;
L_00000225f7373fa0 .functor NOT 1, L_00000225f7279000, C4<0>, C4<0>, C4<0>;
L_00000225f73749b0 .functor AND 1, L_00000225f7373fa0, L_00000225f7278600, C4<1>, C4<1>;
L_00000225f7374e10 .functor OR 1, L_00000225f7375890, L_00000225f73749b0, C4<0>, C4<0>;
L_00000225f7374010 .functor AND 1, L_00000225f7278560, L_00000225f7278600, C4<1>, C4<1>;
L_00000225f7373d70 .functor OR 1, L_00000225f7374e10, L_00000225f7374010, C4<0>, C4<0>;
L_00000225f73746a0 .functor XOR 1, L_00000225f7279000, L_00000225f7278560, C4<0>, C4<0>;
L_00000225f7374fd0 .functor XOR 1, L_00000225f73746a0, L_00000225f7278600, C4<0>, C4<0>;
v00000225f71a5c20_0 .net "Debe", 0 0, L_00000225f7373d70;  1 drivers
v00000225f71a7160_0 .net "Din", 0 0, L_00000225f7278600;  1 drivers
v00000225f71a5cc0_0 .net "Dout", 0 0, L_00000225f7374fd0;  1 drivers
v00000225f71a6b20_0 .net "Ri", 0 0, L_00000225f7278560;  1 drivers
v00000225f71a5360_0 .net "Si", 0 0, L_00000225f7279000;  1 drivers
v00000225f71a5d60_0 .net *"_ivl_0", 0 0, L_00000225f73745c0;  1 drivers
v00000225f71a6d00_0 .net *"_ivl_10", 0 0, L_00000225f7374010;  1 drivers
v00000225f71a70c0_0 .net *"_ivl_14", 0 0, L_00000225f73746a0;  1 drivers
v00000225f71a6bc0_0 .net *"_ivl_2", 0 0, L_00000225f7375890;  1 drivers
v00000225f71a6120_0 .net *"_ivl_4", 0 0, L_00000225f7373fa0;  1 drivers
v00000225f71a6da0_0 .net *"_ivl_6", 0 0, L_00000225f73749b0;  1 drivers
v00000225f71a4e60_0 .net *"_ivl_8", 0 0, L_00000225f7374e10;  1 drivers
S_00000225f71c65d0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086e10 .param/l "i" 0 5 168, +C4<01110>;
S_00000225f71c6760 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c65d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7374ef0 .functor NOT 1, L_00000225f72786a0, C4<0>, C4<0>, C4<0>;
L_00000225f7374a90 .functor AND 1, L_00000225f7374ef0, L_00000225f7278880, C4<1>, C4<1>;
L_00000225f7374710 .functor NOT 1, L_00000225f72786a0, C4<0>, C4<0>, C4<0>;
L_00000225f7374240 .functor AND 1, L_00000225f7374710, L_00000225f72790a0, C4<1>, C4<1>;
L_00000225f7375040 .functor OR 1, L_00000225f7374a90, L_00000225f7374240, C4<0>, C4<0>;
L_00000225f7375190 .functor AND 1, L_00000225f7278880, L_00000225f72790a0, C4<1>, C4<1>;
L_00000225f7373f30 .functor OR 1, L_00000225f7375040, L_00000225f7375190, C4<0>, C4<0>;
L_00000225f73750b0 .functor XOR 1, L_00000225f72786a0, L_00000225f7278880, C4<0>, C4<0>;
L_00000225f7375120 .functor XOR 1, L_00000225f73750b0, L_00000225f72790a0, C4<0>, C4<0>;
v00000225f71a5400_0 .net "Debe", 0 0, L_00000225f7373f30;  1 drivers
v00000225f71a5e00_0 .net "Din", 0 0, L_00000225f72790a0;  1 drivers
v00000225f71a6e40_0 .net "Dout", 0 0, L_00000225f7375120;  1 drivers
v00000225f71a6ee0_0 .net "Ri", 0 0, L_00000225f7278880;  1 drivers
v00000225f71a5040_0 .net "Si", 0 0, L_00000225f72786a0;  1 drivers
v00000225f71a7020_0 .net *"_ivl_0", 0 0, L_00000225f7374ef0;  1 drivers
v00000225f71a5ea0_0 .net *"_ivl_10", 0 0, L_00000225f7375190;  1 drivers
v00000225f71a54a0_0 .net *"_ivl_14", 0 0, L_00000225f73750b0;  1 drivers
v00000225f71a5f40_0 .net *"_ivl_2", 0 0, L_00000225f7374a90;  1 drivers
v00000225f71a4a00_0 .net *"_ivl_4", 0 0, L_00000225f7374710;  1 drivers
v00000225f71a4aa0_0 .net *"_ivl_6", 0 0, L_00000225f7374240;  1 drivers
v00000225f71a6080_0 .net *"_ivl_8", 0 0, L_00000225f7375040;  1 drivers
S_00000225f71c5630 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c65d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7374780 .functor NOT 1, L_00000225f7381cf0, C4<0>, C4<0>, C4<0>;
L_00000225f73741d0 .functor AND 1, L_00000225f7374780, L_00000225f7381e30, C4<1>, C4<1>;
L_00000225f7374080 .functor NOT 1, L_00000225f7381cf0, C4<0>, C4<0>, C4<0>;
L_00000225f7374160 .functor AND 1, L_00000225f7374080, L_00000225f7382a10, C4<1>, C4<1>;
L_00000225f73742b0 .functor OR 1, L_00000225f73741d0, L_00000225f7374160, C4<0>, C4<0>;
L_00000225f7374320 .functor AND 1, L_00000225f7381e30, L_00000225f7382a10, C4<1>, C4<1>;
L_00000225f7374390 .functor OR 1, L_00000225f73742b0, L_00000225f7374320, C4<0>, C4<0>;
L_00000225f7374400 .functor XOR 1, L_00000225f7381cf0, L_00000225f7381e30, C4<0>, C4<0>;
L_00000225f7374470 .functor XOR 1, L_00000225f7374400, L_00000225f7382a10, C4<0>, C4<0>;
v00000225f71a61c0_0 .net "Debe", 0 0, L_00000225f7374390;  1 drivers
v00000225f71a6260_0 .net "Din", 0 0, L_00000225f7382a10;  1 drivers
v00000225f71a8c40_0 .net "Dout", 0 0, L_00000225f7374470;  1 drivers
v00000225f71a78e0_0 .net "Ri", 0 0, L_00000225f7381e30;  1 drivers
v00000225f71a8600_0 .net "Si", 0 0, L_00000225f7381cf0;  1 drivers
v00000225f71a9500_0 .net *"_ivl_0", 0 0, L_00000225f7374780;  1 drivers
v00000225f71a81a0_0 .net *"_ivl_10", 0 0, L_00000225f7374320;  1 drivers
v00000225f71a7480_0 .net *"_ivl_14", 0 0, L_00000225f7374400;  1 drivers
v00000225f71a7980_0 .net *"_ivl_2", 0 0, L_00000225f73741d0;  1 drivers
v00000225f71a77a0_0 .net *"_ivl_4", 0 0, L_00000225f7374080;  1 drivers
v00000225f71a7fc0_0 .net *"_ivl_6", 0 0, L_00000225f7374160;  1 drivers
v00000225f71a8a60_0 .net *"_ivl_8", 0 0, L_00000225f73742b0;  1 drivers
S_00000225f71c5f90 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086ad0 .param/l "i" 0 5 168, +C4<01111>;
S_00000225f71c49b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c5f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73759e0 .functor NOT 1, L_00000225f7382f10, C4<0>, C4<0>, C4<0>;
L_00000225f73769a0 .functor AND 1, L_00000225f73759e0, L_00000225f7382dd0, C4<1>, C4<1>;
L_00000225f7375a50 .functor NOT 1, L_00000225f7382f10, C4<0>, C4<0>, C4<0>;
L_00000225f7376b60 .functor AND 1, L_00000225f7375a50, L_00000225f7382d30, C4<1>, C4<1>;
L_00000225f7375eb0 .functor OR 1, L_00000225f73769a0, L_00000225f7376b60, C4<0>, C4<0>;
L_00000225f7376af0 .functor AND 1, L_00000225f7382dd0, L_00000225f7382d30, C4<1>, C4<1>;
L_00000225f73760e0 .functor OR 1, L_00000225f7375eb0, L_00000225f7376af0, C4<0>, C4<0>;
L_00000225f7375ac0 .functor XOR 1, L_00000225f7382f10, L_00000225f7382dd0, C4<0>, C4<0>;
L_00000225f73764d0 .functor XOR 1, L_00000225f7375ac0, L_00000225f7382d30, C4<0>, C4<0>;
v00000225f71a8060_0 .net "Debe", 0 0, L_00000225f73760e0;  1 drivers
v00000225f71a7d40_0 .net "Din", 0 0, L_00000225f7382d30;  1 drivers
v00000225f71a7a20_0 .net "Dout", 0 0, L_00000225f73764d0;  1 drivers
v00000225f71a73e0_0 .net "Ri", 0 0, L_00000225f7382dd0;  1 drivers
v00000225f71a7e80_0 .net "Si", 0 0, L_00000225f7382f10;  1 drivers
v00000225f71a7ac0_0 .net *"_ivl_0", 0 0, L_00000225f73759e0;  1 drivers
v00000225f71a8380_0 .net *"_ivl_10", 0 0, L_00000225f7376af0;  1 drivers
v00000225f71a9960_0 .net *"_ivl_14", 0 0, L_00000225f7375ac0;  1 drivers
v00000225f71a7f20_0 .net *"_ivl_2", 0 0, L_00000225f73769a0;  1 drivers
v00000225f71a7520_0 .net *"_ivl_4", 0 0, L_00000225f7375a50;  1 drivers
v00000225f71a98c0_0 .net *"_ivl_6", 0 0, L_00000225f7376b60;  1 drivers
v00000225f71a9280_0 .net *"_ivl_8", 0 0, L_00000225f7375eb0;  1 drivers
S_00000225f71c4b40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c5f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7376700 .functor NOT 1, L_00000225f7381b10, C4<0>, C4<0>, C4<0>;
L_00000225f73771f0 .functor AND 1, L_00000225f7376700, L_00000225f7383690, C4<1>, C4<1>;
L_00000225f7376d20 .functor NOT 1, L_00000225f7381b10, C4<0>, C4<0>, C4<0>;
L_00000225f7376fc0 .functor AND 1, L_00000225f7376d20, L_00000225f73837d0, C4<1>, C4<1>;
L_00000225f7377260 .functor OR 1, L_00000225f73771f0, L_00000225f7376fc0, C4<0>, C4<0>;
L_00000225f73763f0 .functor AND 1, L_00000225f7383690, L_00000225f73837d0, C4<1>, C4<1>;
L_00000225f7375f20 .functor OR 1, L_00000225f7377260, L_00000225f73763f0, C4<0>, C4<0>;
L_00000225f73772d0 .functor XOR 1, L_00000225f7381b10, L_00000225f7383690, C4<0>, C4<0>;
L_00000225f7376e70 .functor XOR 1, L_00000225f73772d0, L_00000225f73837d0, C4<0>, C4<0>;
v00000225f71a91e0_0 .net "Debe", 0 0, L_00000225f7375f20;  1 drivers
v00000225f71a75c0_0 .net "Din", 0 0, L_00000225f73837d0;  1 drivers
v00000225f71a8ba0_0 .net "Dout", 0 0, L_00000225f7376e70;  1 drivers
v00000225f71a8880_0 .net "Ri", 0 0, L_00000225f7383690;  1 drivers
v00000225f71a7b60_0 .net "Si", 0 0, L_00000225f7381b10;  1 drivers
v00000225f71a8100_0 .net *"_ivl_0", 0 0, L_00000225f7376700;  1 drivers
v00000225f71a9640_0 .net *"_ivl_10", 0 0, L_00000225f73763f0;  1 drivers
v00000225f71a8b00_0 .net *"_ivl_14", 0 0, L_00000225f73772d0;  1 drivers
v00000225f71a8ec0_0 .net *"_ivl_2", 0 0, L_00000225f73771f0;  1 drivers
v00000225f71a8240_0 .net *"_ivl_4", 0 0, L_00000225f7376d20;  1 drivers
v00000225f71a8ce0_0 .net *"_ivl_6", 0 0, L_00000225f7376fc0;  1 drivers
v00000225f71a9320_0 .net *"_ivl_8", 0 0, L_00000225f7377260;  1 drivers
S_00000225f71c4ff0 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086f10 .param/l "i" 0 5 168, +C4<010000>;
S_00000225f71c57c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c4ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377110 .functor NOT 1, L_00000225f7383d70, C4<0>, C4<0>, C4<0>;
L_00000225f7376a10 .functor AND 1, L_00000225f7377110, L_00000225f7382bf0, C4<1>, C4<1>;
L_00000225f7376d90 .functor NOT 1, L_00000225f7383d70, C4<0>, C4<0>, C4<0>;
L_00000225f7375b30 .functor AND 1, L_00000225f7376d90, L_00000225f7383910, C4<1>, C4<1>;
L_00000225f73767e0 .functor OR 1, L_00000225f7376a10, L_00000225f7375b30, C4<0>, C4<0>;
L_00000225f7375ba0 .functor AND 1, L_00000225f7382bf0, L_00000225f7383910, C4<1>, C4<1>;
L_00000225f7376540 .functor OR 1, L_00000225f73767e0, L_00000225f7375ba0, C4<0>, C4<0>;
L_00000225f7375c10 .functor XOR 1, L_00000225f7383d70, L_00000225f7382bf0, C4<0>, C4<0>;
L_00000225f7375cf0 .functor XOR 1, L_00000225f7375c10, L_00000225f7383910, C4<0>, C4<0>;
v00000225f71a9460_0 .net "Debe", 0 0, L_00000225f7376540;  1 drivers
v00000225f71a7de0_0 .net "Din", 0 0, L_00000225f7383910;  1 drivers
v00000225f71a7660_0 .net "Dout", 0 0, L_00000225f7375cf0;  1 drivers
v00000225f71a8d80_0 .net "Ri", 0 0, L_00000225f7382bf0;  1 drivers
v00000225f71a82e0_0 .net "Si", 0 0, L_00000225f7383d70;  1 drivers
v00000225f71a9820_0 .net *"_ivl_0", 0 0, L_00000225f7377110;  1 drivers
v00000225f71a7200_0 .net *"_ivl_10", 0 0, L_00000225f7375ba0;  1 drivers
v00000225f71a9780_0 .net *"_ivl_14", 0 0, L_00000225f7375c10;  1 drivers
v00000225f71a8e20_0 .net *"_ivl_2", 0 0, L_00000225f7376a10;  1 drivers
v00000225f71a72a0_0 .net *"_ivl_4", 0 0, L_00000225f7376d90;  1 drivers
v00000225f71a8f60_0 .net *"_ivl_6", 0 0, L_00000225f7375b30;  1 drivers
v00000225f71a9000_0 .net *"_ivl_8", 0 0, L_00000225f73767e0;  1 drivers
S_00000225f71c4cd0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c4ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7376e00 .functor NOT 1, L_00000225f7383190, C4<0>, C4<0>, C4<0>;
L_00000225f7376ee0 .functor AND 1, L_00000225f7376e00, L_00000225f7381c50, C4<1>, C4<1>;
L_00000225f7375d60 .functor NOT 1, L_00000225f7383190, C4<0>, C4<0>, C4<0>;
L_00000225f73761c0 .functor AND 1, L_00000225f7375d60, L_00000225f73834b0, C4<1>, C4<1>;
L_00000225f73765b0 .functor OR 1, L_00000225f7376ee0, L_00000225f73761c0, C4<0>, C4<0>;
L_00000225f7375c80 .functor AND 1, L_00000225f7381c50, L_00000225f73834b0, C4<1>, C4<1>;
L_00000225f7375dd0 .functor OR 1, L_00000225f73765b0, L_00000225f7375c80, C4<0>, C4<0>;
L_00000225f7376bd0 .functor XOR 1, L_00000225f7383190, L_00000225f7381c50, C4<0>, C4<0>;
L_00000225f7377030 .functor XOR 1, L_00000225f7376bd0, L_00000225f73834b0, C4<0>, C4<0>;
v00000225f71a8420_0 .net "Debe", 0 0, L_00000225f7375dd0;  1 drivers
v00000225f71a90a0_0 .net "Din", 0 0, L_00000225f73834b0;  1 drivers
v00000225f71a96e0_0 .net "Dout", 0 0, L_00000225f7377030;  1 drivers
v00000225f71a84c0_0 .net "Ri", 0 0, L_00000225f7381c50;  1 drivers
v00000225f71a9140_0 .net "Si", 0 0, L_00000225f7383190;  1 drivers
v00000225f71a93c0_0 .net *"_ivl_0", 0 0, L_00000225f7376e00;  1 drivers
v00000225f71a7340_0 .net *"_ivl_10", 0 0, L_00000225f7375c80;  1 drivers
v00000225f71a7700_0 .net *"_ivl_14", 0 0, L_00000225f7376bd0;  1 drivers
v00000225f71a95a0_0 .net *"_ivl_2", 0 0, L_00000225f7376ee0;  1 drivers
v00000225f71a87e0_0 .net *"_ivl_4", 0 0, L_00000225f7375d60;  1 drivers
v00000225f71a7840_0 .net *"_ivl_6", 0 0, L_00000225f73761c0;  1 drivers
v00000225f71a7c00_0 .net *"_ivl_8", 0 0, L_00000225f73765b0;  1 drivers
S_00000225f71c5e00 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086790 .param/l "i" 0 5 168, +C4<010001>;
S_00000225f71c4e60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c5e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7376620 .functor NOT 1, L_00000225f7383730, C4<0>, C4<0>, C4<0>;
L_00000225f73773b0 .functor AND 1, L_00000225f7376620, L_00000225f7383870, C4<1>, C4<1>;
L_00000225f7377180 .functor NOT 1, L_00000225f7383730, C4<0>, C4<0>, C4<0>;
L_00000225f7376850 .functor AND 1, L_00000225f7377180, L_00000225f7383050, C4<1>, C4<1>;
L_00000225f7376380 .functor OR 1, L_00000225f73773b0, L_00000225f7376850, C4<0>, C4<0>;
L_00000225f7375e40 .functor AND 1, L_00000225f7383870, L_00000225f7383050, C4<1>, C4<1>;
L_00000225f7377340 .functor OR 1, L_00000225f7376380, L_00000225f7375e40, C4<0>, C4<0>;
L_00000225f7376230 .functor XOR 1, L_00000225f7383730, L_00000225f7383870, C4<0>, C4<0>;
L_00000225f7376150 .functor XOR 1, L_00000225f7376230, L_00000225f7383050, C4<0>, C4<0>;
v00000225f71a8560_0 .net "Debe", 0 0, L_00000225f7377340;  1 drivers
v00000225f71a7ca0_0 .net "Din", 0 0, L_00000225f7383050;  1 drivers
v00000225f71a86a0_0 .net "Dout", 0 0, L_00000225f7376150;  1 drivers
v00000225f71a8740_0 .net "Ri", 0 0, L_00000225f7383870;  1 drivers
v00000225f71a8920_0 .net "Si", 0 0, L_00000225f7383730;  1 drivers
v00000225f71a89c0_0 .net *"_ivl_0", 0 0, L_00000225f7376620;  1 drivers
v00000225f71aba80_0 .net *"_ivl_10", 0 0, L_00000225f7375e40;  1 drivers
v00000225f71ab620_0 .net *"_ivl_14", 0 0, L_00000225f7376230;  1 drivers
v00000225f71ab440_0 .net *"_ivl_2", 0 0, L_00000225f73773b0;  1 drivers
v00000225f71a9f00_0 .net *"_ivl_4", 0 0, L_00000225f7377180;  1 drivers
v00000225f71aab80_0 .net *"_ivl_6", 0 0, L_00000225f7376850;  1 drivers
v00000225f71abf80_0 .net *"_ivl_8", 0 0, L_00000225f7376380;  1 drivers
S_00000225f71c54a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c5e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377420 .functor NOT 1, L_00000225f73832d0, C4<0>, C4<0>, C4<0>;
L_00000225f7376460 .functor AND 1, L_00000225f7377420, L_00000225f73835f0, C4<1>, C4<1>;
L_00000225f7375f90 .functor NOT 1, L_00000225f73832d0, C4<0>, C4<0>, C4<0>;
L_00000225f7377490 .functor AND 1, L_00000225f7375f90, L_00000225f73820b0, C4<1>, C4<1>;
L_00000225f7376770 .functor OR 1, L_00000225f7376460, L_00000225f7377490, C4<0>, C4<0>;
L_00000225f73770a0 .functor AND 1, L_00000225f73835f0, L_00000225f73820b0, C4<1>, C4<1>;
L_00000225f7375900 .functor OR 1, L_00000225f7376770, L_00000225f73770a0, C4<0>, C4<0>;
L_00000225f7376c40 .functor XOR 1, L_00000225f73832d0, L_00000225f73835f0, C4<0>, C4<0>;
L_00000225f7376690 .functor XOR 1, L_00000225f7376c40, L_00000225f73820b0, C4<0>, C4<0>;
v00000225f71ab940_0 .net "Debe", 0 0, L_00000225f7375900;  1 drivers
v00000225f71ab300_0 .net "Din", 0 0, L_00000225f73820b0;  1 drivers
v00000225f71aaea0_0 .net "Dout", 0 0, L_00000225f7376690;  1 drivers
v00000225f71a9be0_0 .net "Ri", 0 0, L_00000225f73835f0;  1 drivers
v00000225f71aa900_0 .net "Si", 0 0, L_00000225f73832d0;  1 drivers
v00000225f71ab3a0_0 .net *"_ivl_0", 0 0, L_00000225f7377420;  1 drivers
v00000225f71ab6c0_0 .net *"_ivl_10", 0 0, L_00000225f73770a0;  1 drivers
v00000225f71ab4e0_0 .net *"_ivl_14", 0 0, L_00000225f7376c40;  1 drivers
v00000225f71abb20_0 .net *"_ivl_2", 0 0, L_00000225f7376460;  1 drivers
v00000225f71ab9e0_0 .net *"_ivl_4", 0 0, L_00000225f7375f90;  1 drivers
v00000225f71aa540_0 .net *"_ivl_6", 0 0, L_00000225f7377490;  1 drivers
v00000225f71abbc0_0 .net *"_ivl_8", 0 0, L_00000225f7376770;  1 drivers
S_00000225f71c6120 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086b10 .param/l "i" 0 5 168, +C4<010010>;
S_00000225f71c5950 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7376310 .functor NOT 1, L_00000225f73839b0, C4<0>, C4<0>, C4<0>;
L_00000225f7376000 .functor AND 1, L_00000225f7376310, L_00000225f7382150, C4<1>, C4<1>;
L_00000225f73762a0 .functor NOT 1, L_00000225f73839b0, C4<0>, C4<0>, C4<0>;
L_00000225f7375970 .functor AND 1, L_00000225f73762a0, L_00000225f7382fb0, C4<1>, C4<1>;
L_00000225f7376930 .functor OR 1, L_00000225f7376000, L_00000225f7375970, C4<0>, C4<0>;
L_00000225f7376070 .functor AND 1, L_00000225f7382150, L_00000225f7382fb0, C4<1>, C4<1>;
L_00000225f73768c0 .functor OR 1, L_00000225f7376930, L_00000225f7376070, C4<0>, C4<0>;
L_00000225f7376a80 .functor XOR 1, L_00000225f73839b0, L_00000225f7382150, C4<0>, C4<0>;
L_00000225f7376cb0 .functor XOR 1, L_00000225f7376a80, L_00000225f7382fb0, C4<0>, C4<0>;
v00000225f71a9e60_0 .net "Debe", 0 0, L_00000225f73768c0;  1 drivers
v00000225f71ab580_0 .net "Din", 0 0, L_00000225f7382fb0;  1 drivers
v00000225f71abc60_0 .net "Dout", 0 0, L_00000225f7376cb0;  1 drivers
v00000225f71aa220_0 .net "Ri", 0 0, L_00000225f7382150;  1 drivers
v00000225f71ab760_0 .net "Si", 0 0, L_00000225f73839b0;  1 drivers
v00000225f71abd00_0 .net *"_ivl_0", 0 0, L_00000225f7376310;  1 drivers
v00000225f71a9c80_0 .net *"_ivl_10", 0 0, L_00000225f7376070;  1 drivers
v00000225f71a9b40_0 .net *"_ivl_14", 0 0, L_00000225f7376a80;  1 drivers
v00000225f71aa360_0 .net *"_ivl_2", 0 0, L_00000225f7376000;  1 drivers
v00000225f71a9d20_0 .net *"_ivl_4", 0 0, L_00000225f73762a0;  1 drivers
v00000225f71abda0_0 .net *"_ivl_6", 0 0, L_00000225f7375970;  1 drivers
v00000225f71ab800_0 .net *"_ivl_8", 0 0, L_00000225f7376930;  1 drivers
S_00000225f71c5ae0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7376f50 .functor NOT 1, L_00000225f73821f0, C4<0>, C4<0>, C4<0>;
L_00000225f7378d80 .functor AND 1, L_00000225f7376f50, L_00000225f7383550, C4<1>, C4<1>;
L_00000225f7378ed0 .functor NOT 1, L_00000225f73821f0, C4<0>, C4<0>, C4<0>;
L_00000225f73776c0 .functor AND 1, L_00000225f7378ed0, L_00000225f7383370, C4<1>, C4<1>;
L_00000225f7378ca0 .functor OR 1, L_00000225f7378d80, L_00000225f73776c0, C4<0>, C4<0>;
L_00000225f7379090 .functor AND 1, L_00000225f7383550, L_00000225f7383370, C4<1>, C4<1>;
L_00000225f7377500 .functor OR 1, L_00000225f7378ca0, L_00000225f7379090, C4<0>, C4<0>;
L_00000225f73775e0 .functor XOR 1, L_00000225f73821f0, L_00000225f7383550, C4<0>, C4<0>;
L_00000225f7377570 .functor XOR 1, L_00000225f73775e0, L_00000225f7383370, C4<0>, C4<0>;
v00000225f71abe40_0 .net "Debe", 0 0, L_00000225f7377500;  1 drivers
v00000225f71a9dc0_0 .net "Din", 0 0, L_00000225f7383370;  1 drivers
v00000225f71ab8a0_0 .net "Dout", 0 0, L_00000225f7377570;  1 drivers
v00000225f71abee0_0 .net "Ri", 0 0, L_00000225f7383550;  1 drivers
v00000225f71ac020_0 .net "Si", 0 0, L_00000225f73821f0;  1 drivers
v00000225f71ac160_0 .net *"_ivl_0", 0 0, L_00000225f7376f50;  1 drivers
v00000225f71ac0c0_0 .net *"_ivl_10", 0 0, L_00000225f7379090;  1 drivers
v00000225f71a9a00_0 .net *"_ivl_14", 0 0, L_00000225f73775e0;  1 drivers
v00000225f71aa9a0_0 .net *"_ivl_2", 0 0, L_00000225f7378d80;  1 drivers
v00000225f71ab080_0 .net *"_ivl_4", 0 0, L_00000225f7378ed0;  1 drivers
v00000225f71a9aa0_0 .net *"_ivl_6", 0 0, L_00000225f73776c0;  1 drivers
v00000225f71aae00_0 .net *"_ivl_8", 0 0, L_00000225f7378ca0;  1 drivers
S_00000225f71c5c70 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086c10 .param/l "i" 0 5 168, +C4<010011>;
S_00000225f71c8450 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c5c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73780d0 .functor NOT 1, L_00000225f7381610, C4<0>, C4<0>, C4<0>;
L_00000225f7377ce0 .functor AND 1, L_00000225f73780d0, L_00000225f7383c30, C4<1>, C4<1>;
L_00000225f7378bc0 .functor NOT 1, L_00000225f7381610, C4<0>, C4<0>, C4<0>;
L_00000225f7378b50 .functor AND 1, L_00000225f7378bc0, L_00000225f7382e70, C4<1>, C4<1>;
L_00000225f73786f0 .functor OR 1, L_00000225f7377ce0, L_00000225f7378b50, C4<0>, C4<0>;
L_00000225f7378f40 .functor AND 1, L_00000225f7383c30, L_00000225f7382e70, C4<1>, C4<1>;
L_00000225f7377e30 .functor OR 1, L_00000225f73786f0, L_00000225f7378f40, C4<0>, C4<0>;
L_00000225f7377730 .functor XOR 1, L_00000225f7381610, L_00000225f7383c30, C4<0>, C4<0>;
L_00000225f7378c30 .functor XOR 1, L_00000225f7377730, L_00000225f7382e70, C4<0>, C4<0>;
v00000225f71a9fa0_0 .net "Debe", 0 0, L_00000225f7377e30;  1 drivers
v00000225f71aa040_0 .net "Din", 0 0, L_00000225f7382e70;  1 drivers
v00000225f71aa0e0_0 .net "Dout", 0 0, L_00000225f7378c30;  1 drivers
v00000225f71aa180_0 .net "Ri", 0 0, L_00000225f7383c30;  1 drivers
v00000225f71aa2c0_0 .net "Si", 0 0, L_00000225f7381610;  1 drivers
v00000225f71aa400_0 .net *"_ivl_0", 0 0, L_00000225f73780d0;  1 drivers
v00000225f71aa4a0_0 .net *"_ivl_10", 0 0, L_00000225f7378f40;  1 drivers
v00000225f71aa5e0_0 .net *"_ivl_14", 0 0, L_00000225f7377730;  1 drivers
v00000225f71aa680_0 .net *"_ivl_2", 0 0, L_00000225f7377ce0;  1 drivers
v00000225f71aa720_0 .net *"_ivl_4", 0 0, L_00000225f7378bc0;  1 drivers
v00000225f71aaa40_0 .net *"_ivl_6", 0 0, L_00000225f7378b50;  1 drivers
v00000225f71ab120_0 .net *"_ivl_8", 0 0, L_00000225f73786f0;  1 drivers
S_00000225f71c7320 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c5c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377880 .functor NOT 1, L_00000225f7383a50, C4<0>, C4<0>, C4<0>;
L_00000225f7378140 .functor AND 1, L_00000225f7377880, L_00000225f7381bb0, C4<1>, C4<1>;
L_00000225f7378760 .functor NOT 1, L_00000225f7383a50, C4<0>, C4<0>, C4<0>;
L_00000225f7377c00 .functor AND 1, L_00000225f7378760, L_00000225f7383af0, C4<1>, C4<1>;
L_00000225f7378990 .functor OR 1, L_00000225f7378140, L_00000225f7377c00, C4<0>, C4<0>;
L_00000225f7377ff0 .functor AND 1, L_00000225f7381bb0, L_00000225f7383af0, C4<1>, C4<1>;
L_00000225f7378d10 .functor OR 1, L_00000225f7378990, L_00000225f7377ff0, C4<0>, C4<0>;
L_00000225f73787d0 .functor XOR 1, L_00000225f7383a50, L_00000225f7381bb0, C4<0>, C4<0>;
L_00000225f7378450 .functor XOR 1, L_00000225f73787d0, L_00000225f7383af0, C4<0>, C4<0>;
v00000225f71aa7c0_0 .net "Debe", 0 0, L_00000225f7378d10;  1 drivers
v00000225f71aa860_0 .net "Din", 0 0, L_00000225f7383af0;  1 drivers
v00000225f71aaae0_0 .net "Dout", 0 0, L_00000225f7378450;  1 drivers
v00000225f71aac20_0 .net "Ri", 0 0, L_00000225f7381bb0;  1 drivers
v00000225f71aacc0_0 .net "Si", 0 0, L_00000225f7383a50;  1 drivers
v00000225f71aad60_0 .net *"_ivl_0", 0 0, L_00000225f7377880;  1 drivers
v00000225f71aaf40_0 .net *"_ivl_10", 0 0, L_00000225f7377ff0;  1 drivers
v00000225f71ab260_0 .net *"_ivl_14", 0 0, L_00000225f73787d0;  1 drivers
v00000225f71aafe0_0 .net *"_ivl_2", 0 0, L_00000225f7378140;  1 drivers
v00000225f71ab1c0_0 .net *"_ivl_4", 0 0, L_00000225f7378760;  1 drivers
v00000225f71ae000_0 .net *"_ivl_6", 0 0, L_00000225f7377c00;  1 drivers
v00000225f71ae140_0 .net *"_ivl_8", 0 0, L_00000225f7378990;  1 drivers
S_00000225f71c82c0 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086f90 .param/l "i" 0 5 168, +C4<010100>;
S_00000225f71c85e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c82c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377ea0 .functor NOT 1, L_00000225f7382290, C4<0>, C4<0>, C4<0>;
L_00000225f73781b0 .functor AND 1, L_00000225f7377ea0, L_00000225f73816b0, C4<1>, C4<1>;
L_00000225f73777a0 .functor NOT 1, L_00000225f7382290, C4<0>, C4<0>, C4<0>;
L_00000225f7378df0 .functor AND 1, L_00000225f73777a0, L_00000225f73830f0, C4<1>, C4<1>;
L_00000225f7378060 .functor OR 1, L_00000225f73781b0, L_00000225f7378df0, C4<0>, C4<0>;
L_00000225f7377f80 .functor AND 1, L_00000225f73816b0, L_00000225f73830f0, C4<1>, C4<1>;
L_00000225f73778f0 .functor OR 1, L_00000225f7378060, L_00000225f7377f80, C4<0>, C4<0>;
L_00000225f7377650 .functor XOR 1, L_00000225f7382290, L_00000225f73816b0, C4<0>, C4<0>;
L_00000225f7378840 .functor XOR 1, L_00000225f7377650, L_00000225f73830f0, C4<0>, C4<0>;
v00000225f71ad740_0 .net "Debe", 0 0, L_00000225f73778f0;  1 drivers
v00000225f71ad6a0_0 .net "Din", 0 0, L_00000225f73830f0;  1 drivers
v00000225f71ad9c0_0 .net "Dout", 0 0, L_00000225f7378840;  1 drivers
v00000225f71ac200_0 .net "Ri", 0 0, L_00000225f73816b0;  1 drivers
v00000225f71ae780_0 .net "Si", 0 0, L_00000225f7382290;  1 drivers
v00000225f71ac660_0 .net *"_ivl_0", 0 0, L_00000225f7377ea0;  1 drivers
v00000225f71adc40_0 .net *"_ivl_10", 0 0, L_00000225f7377f80;  1 drivers
v00000225f71ae280_0 .net *"_ivl_14", 0 0, L_00000225f7377650;  1 drivers
v00000225f71aca20_0 .net *"_ivl_2", 0 0, L_00000225f73781b0;  1 drivers
v00000225f71ae8c0_0 .net *"_ivl_4", 0 0, L_00000225f73777a0;  1 drivers
v00000225f71acca0_0 .net *"_ivl_6", 0 0, L_00000225f7378df0;  1 drivers
v00000225f71ae1e0_0 .net *"_ivl_8", 0 0, L_00000225f7378060;  1 drivers
S_00000225f71c7e10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c82c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377a40 .functor NOT 1, L_00000225f73825b0, C4<0>, C4<0>, C4<0>;
L_00000225f7378fb0 .functor AND 1, L_00000225f7377a40, L_00000225f7381ed0, C4<1>, C4<1>;
L_00000225f73788b0 .functor NOT 1, L_00000225f73825b0, C4<0>, C4<0>, C4<0>;
L_00000225f7377ab0 .functor AND 1, L_00000225f73788b0, L_00000225f7383230, C4<1>, C4<1>;
L_00000225f7378e60 .functor OR 1, L_00000225f7378fb0, L_00000225f7377ab0, C4<0>, C4<0>;
L_00000225f7379020 .functor AND 1, L_00000225f7381ed0, L_00000225f7383230, C4<1>, C4<1>;
L_00000225f73785a0 .functor OR 1, L_00000225f7378e60, L_00000225f7379020, C4<0>, C4<0>;
L_00000225f7377810 .functor XOR 1, L_00000225f73825b0, L_00000225f7381ed0, C4<0>, C4<0>;
L_00000225f7377960 .functor XOR 1, L_00000225f7377810, L_00000225f7383230, C4<0>, C4<0>;
v00000225f71ae0a0_0 .net "Debe", 0 0, L_00000225f73785a0;  1 drivers
v00000225f71ac480_0 .net "Din", 0 0, L_00000225f7383230;  1 drivers
v00000225f71adb00_0 .net "Dout", 0 0, L_00000225f7377960;  1 drivers
v00000225f71ad600_0 .net "Ri", 0 0, L_00000225f7381ed0;  1 drivers
v00000225f71adba0_0 .net "Si", 0 0, L_00000225f73825b0;  1 drivers
v00000225f71ae5a0_0 .net *"_ivl_0", 0 0, L_00000225f7377a40;  1 drivers
v00000225f71ac5c0_0 .net *"_ivl_10", 0 0, L_00000225f7379020;  1 drivers
v00000225f71adec0_0 .net *"_ivl_14", 0 0, L_00000225f7377810;  1 drivers
v00000225f71ae320_0 .net *"_ivl_2", 0 0, L_00000225f7378fb0;  1 drivers
v00000225f71ae3c0_0 .net *"_ivl_4", 0 0, L_00000225f73788b0;  1 drivers
v00000225f71ae640_0 .net *"_ivl_6", 0 0, L_00000225f7377ab0;  1 drivers
v00000225f71ad2e0_0 .net *"_ivl_8", 0 0, L_00000225f7378e60;  1 drivers
S_00000225f71c8770 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7087510 .param/l "i" 0 5 168, +C4<010101>;
S_00000225f71c69c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c8770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73779d0 .functor NOT 1, L_00000225f73826f0, C4<0>, C4<0>, C4<0>;
L_00000225f7377f10 .functor AND 1, L_00000225f73779d0, L_00000225f7383b90, C4<1>, C4<1>;
L_00000225f7377b20 .functor NOT 1, L_00000225f73826f0, C4<0>, C4<0>, C4<0>;
L_00000225f7377dc0 .functor AND 1, L_00000225f7377b20, L_00000225f7383410, C4<1>, C4<1>;
L_00000225f7378920 .functor OR 1, L_00000225f7377f10, L_00000225f7377dc0, C4<0>, C4<0>;
L_00000225f7378220 .functor AND 1, L_00000225f7383b90, L_00000225f7383410, C4<1>, C4<1>;
L_00000225f7377b90 .functor OR 1, L_00000225f7378920, L_00000225f7378220, C4<0>, C4<0>;
L_00000225f7378530 .functor XOR 1, L_00000225f73826f0, L_00000225f7383b90, C4<0>, C4<0>;
L_00000225f7378680 .functor XOR 1, L_00000225f7378530, L_00000225f7383410, C4<0>, C4<0>;
v00000225f71ad880_0 .net "Debe", 0 0, L_00000225f7377b90;  1 drivers
v00000225f71acde0_0 .net "Din", 0 0, L_00000225f7383410;  1 drivers
v00000225f71ad560_0 .net "Dout", 0 0, L_00000225f7378680;  1 drivers
v00000225f71ac520_0 .net "Ri", 0 0, L_00000225f7383b90;  1 drivers
v00000225f71ad7e0_0 .net "Si", 0 0, L_00000225f73826f0;  1 drivers
v00000225f71ace80_0 .net *"_ivl_0", 0 0, L_00000225f73779d0;  1 drivers
v00000225f71acd40_0 .net *"_ivl_10", 0 0, L_00000225f7378220;  1 drivers
v00000225f71ac700_0 .net *"_ivl_14", 0 0, L_00000225f7378530;  1 drivers
v00000225f71ad420_0 .net *"_ivl_2", 0 0, L_00000225f7377f10;  1 drivers
v00000225f71ad060_0 .net *"_ivl_4", 0 0, L_00000225f7377b20;  1 drivers
v00000225f71acf20_0 .net *"_ivl_6", 0 0, L_00000225f7377dc0;  1 drivers
v00000225f71ac7a0_0 .net *"_ivl_8", 0 0, L_00000225f7378920;  1 drivers
S_00000225f71c6b50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c8770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7377c70 .functor NOT 1, L_00000225f7381d90, C4<0>, C4<0>, C4<0>;
L_00000225f7377d50 .functor AND 1, L_00000225f7377c70, L_00000225f7381f70, C4<1>, C4<1>;
L_00000225f7378290 .functor NOT 1, L_00000225f7381d90, C4<0>, C4<0>, C4<0>;
L_00000225f7378a00 .functor AND 1, L_00000225f7378290, L_00000225f7383cd0, C4<1>, C4<1>;
L_00000225f7378300 .functor OR 1, L_00000225f7377d50, L_00000225f7378a00, C4<0>, C4<0>;
L_00000225f7378370 .functor AND 1, L_00000225f7381f70, L_00000225f7383cd0, C4<1>, C4<1>;
L_00000225f73783e0 .functor OR 1, L_00000225f7378300, L_00000225f7378370, C4<0>, C4<0>;
L_00000225f73784c0 .functor XOR 1, L_00000225f7381d90, L_00000225f7381f70, C4<0>, C4<0>;
L_00000225f7378610 .functor XOR 1, L_00000225f73784c0, L_00000225f7383cd0, C4<0>, C4<0>;
v00000225f71ae460_0 .net "Debe", 0 0, L_00000225f73783e0;  1 drivers
v00000225f71ae500_0 .net "Din", 0 0, L_00000225f7383cd0;  1 drivers
v00000225f71ac980_0 .net "Dout", 0 0, L_00000225f7378610;  1 drivers
v00000225f71ac2a0_0 .net "Ri", 0 0, L_00000225f7381f70;  1 drivers
v00000225f71ac8e0_0 .net "Si", 0 0, L_00000225f7381d90;  1 drivers
v00000225f71ad920_0 .net *"_ivl_0", 0 0, L_00000225f7377c70;  1 drivers
v00000225f71ac840_0 .net *"_ivl_10", 0 0, L_00000225f7378370;  1 drivers
v00000225f71ada60_0 .net *"_ivl_14", 0 0, L_00000225f73784c0;  1 drivers
v00000225f71adce0_0 .net *"_ivl_2", 0 0, L_00000225f7377d50;  1 drivers
v00000225f71ae6e0_0 .net *"_ivl_4", 0 0, L_00000225f7378290;  1 drivers
v00000225f71ad380_0 .net *"_ivl_6", 0 0, L_00000225f7378a00;  1 drivers
v00000225f71add80_0 .net *"_ivl_8", 0 0, L_00000225f7378300;  1 drivers
S_00000225f71c6ce0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_00000225f6bc9470;
 .timescale -9 -12;
P_00000225f7086b90 .param/l "i" 0 5 168, +C4<010110>;
S_00000225f71c6e70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f71c6ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7378a70 .functor NOT 1, L_00000225f73823d0, C4<0>, C4<0>, C4<0>;
L_00000225f7378ae0 .functor AND 1, L_00000225f7378a70, L_00000225f7381750, C4<1>, C4<1>;
L_00000225f7379db0 .functor NOT 1, L_00000225f73823d0, C4<0>, C4<0>, C4<0>;
L_00000225f737a590 .functor AND 1, L_00000225f7379db0, L_00000225f7382010, C4<1>, C4<1>;
L_00000225f7379bf0 .functor OR 1, L_00000225f7378ae0, L_00000225f737a590, C4<0>, C4<0>;
L_00000225f737a8a0 .functor AND 1, L_00000225f7381750, L_00000225f7382010, C4<1>, C4<1>;
L_00000225f737a3d0 .functor OR 1, L_00000225f7379bf0, L_00000225f737a8a0, C4<0>, C4<0>;
L_00000225f737a980 .functor XOR 1, L_00000225f73823d0, L_00000225f7381750, C4<0>, C4<0>;
L_00000225f7379560 .functor XOR 1, L_00000225f737a980, L_00000225f7382010, C4<0>, C4<0>;
v00000225f71acc00_0 .net "Debe", 0 0, L_00000225f737a3d0;  1 drivers
v00000225f71ae820_0 .net "Din", 0 0, L_00000225f7382010;  1 drivers
v00000225f71ade20_0 .net "Dout", 0 0, L_00000225f7379560;  1 drivers
v00000225f71ae960_0 .net "Ri", 0 0, L_00000225f7381750;  1 drivers
v00000225f71adf60_0 .net "Si", 0 0, L_00000225f73823d0;  1 drivers
v00000225f71ac340_0 .net *"_ivl_0", 0 0, L_00000225f7378a70;  1 drivers
v00000225f71ac3e0_0 .net *"_ivl_10", 0 0, L_00000225f737a8a0;  1 drivers
v00000225f71acac0_0 .net *"_ivl_14", 0 0, L_00000225f737a980;  1 drivers
v00000225f71acb60_0 .net *"_ivl_2", 0 0, L_00000225f7378ae0;  1 drivers
v00000225f71acfc0_0 .net *"_ivl_4", 0 0, L_00000225f7379db0;  1 drivers
v00000225f71ad100_0 .net *"_ivl_6", 0 0, L_00000225f737a590;  1 drivers
v00000225f71ad1a0_0 .net *"_ivl_8", 0 0, L_00000225f7379bf0;  1 drivers
S_00000225f71c74b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f71c6ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73795d0 .functor NOT 1, L_00000225f7382ab0, C4<0>, C4<0>, C4<0>;
L_00000225f7379800 .functor AND 1, L_00000225f73795d0, L_00000225f73817f0, C4<1>, C4<1>;
L_00000225f737a2f0 .functor NOT 1, L_00000225f7382ab0, C4<0>, C4<0>, C4<0>;
L_00000225f7379950 .functor AND 1, L_00000225f737a2f0, L_00000225f7382790, C4<1>, C4<1>;
L_00000225f7379640 .functor OR 1, L_00000225f7379800, L_00000225f7379950, C4<0>, C4<0>;
L_00000225f737a9f0 .functor AND 1, L_00000225f73817f0, L_00000225f7382790, C4<1>, C4<1>;
L_00000225f73796b0 .functor OR 1, L_00000225f7379640, L_00000225f737a9f0, C4<0>, C4<0>;
L_00000225f73794f0 .functor XOR 1, L_00000225f7382ab0, L_00000225f73817f0, C4<0>, C4<0>;
L_00000225f737a910 .functor XOR 1, L_00000225f73794f0, L_00000225f7382790, C4<0>, C4<0>;
v00000225f71ad4c0_0 .net "Debe", 0 0, L_00000225f73796b0;  1 drivers
v00000225f71ad240_0 .net "Din", 0 0, L_00000225f7382790;  1 drivers
v00000225f71b10c0_0 .net "Dout", 0 0, L_00000225f737a910;  1 drivers
v00000225f71b0a80_0 .net "Ri", 0 0, L_00000225f73817f0;  1 drivers
v00000225f71b0b20_0 .net "Si", 0 0, L_00000225f7382ab0;  1 drivers
v00000225f71b0da0_0 .net *"_ivl_0", 0 0, L_00000225f73795d0;  1 drivers
v00000225f71afae0_0 .net *"_ivl_10", 0 0, L_00000225f737a9f0;  1 drivers
v00000225f71af540_0 .net *"_ivl_14", 0 0, L_00000225f73794f0;  1 drivers
v00000225f71af360_0 .net *"_ivl_2", 0 0, L_00000225f7379800;  1 drivers
v00000225f71af220_0 .net *"_ivl_4", 0 0, L_00000225f737a2f0;  1 drivers
v00000225f71af720_0 .net *"_ivl_6", 0 0, L_00000225f7379950;  1 drivers
v00000225f71b0e40_0 .net *"_ivl_8", 0 0, L_00000225f7379640;  1 drivers
S_00000225f71c7640 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_00000225f6bc9470;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6e3eed0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6e3ef08 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6e3ef40 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_00000225f6e3ef78 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f737b6a0 .functor NOT 1, L_00000225f7386430, C4<0>, C4<0>, C4<0>;
L_00000225f737bf60 .functor OR 1, L_00000225f73852b0, L_00000225f7386110, C4<0>, C4<0>;
L_00000225f737bcc0 .functor AND 1, L_00000225f7385c10, L_00000225f737bf60, C4<1>, C4<1>;
v00000225f71aef00_0 .net *"_ivl_11", 9 0, L_00000225f7383f50;  1 drivers
v00000225f71b08a0_0 .net *"_ivl_12", 23 0, L_00000225f7384630;  1 drivers
L_00000225f72e6ec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71b0300_0 .net *"_ivl_15", 13 0, L_00000225f72e6ec8;  1 drivers
v00000225f71b0c60_0 .net *"_ivl_17", 0 0, L_00000225f7386110;  1 drivers
v00000225f71afc20_0 .net *"_ivl_19", 0 0, L_00000225f737bf60;  1 drivers
v00000225f71b0940_0 .net *"_ivl_21", 0 0, L_00000225f737bcc0;  1 drivers
L_00000225f72e6f10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f71b0760_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e6f10;  1 drivers
L_00000225f72e6f58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71b0f80_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e6f58;  1 drivers
v00000225f71af9a0_0 .net *"_ivl_26", 23 0, L_00000225f7384c70;  1 drivers
v00000225f71b1160_0 .net *"_ivl_3", 3 0, L_00000225f7384d10;  1 drivers
v00000225f71b1020_0 .net *"_ivl_33", 0 0, L_00000225f7385850;  1 drivers
v00000225f71b0440_0 .net *"_ivl_34", 7 0, L_00000225f7385cb0;  1 drivers
L_00000225f72e6fa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f71af0e0_0 .net *"_ivl_37", 6 0, L_00000225f72e6fa0;  1 drivers
v00000225f71affe0_0 .net *"_ivl_7", 0 0, L_00000225f7386430;  1 drivers
v00000225f71af040_0 .net "boolean", 0 0, L_00000225f73852b0;  1 drivers
v00000225f71afa40_0 .net "exp", 7 0, L_00000225f73853f0;  alias, 1 drivers
v00000225f71aec80_0 .net "exp_round", 7 0, L_00000225f7383ff0;  alias, 1 drivers
v00000225f71aea00_0 .net "guard", 0 0, L_00000225f7385c10;  1 drivers
v00000225f71b09e0_0 .net "is_even", 0 0, L_00000225f737b6a0;  1 drivers
v00000225f71afb80_0 .net "ms", 14 0, L_00000225f7384e50;  1 drivers
v00000225f71b0260_0 .net "ms_round", 22 0, L_00000225f73861b0;  alias, 1 drivers
v00000225f71b03a0_0 .net "temp", 23 0, L_00000225f73857b0;  1 drivers
L_00000225f7385c10 .part L_00000225f7384e50, 4, 1;
L_00000225f7384d10 .part L_00000225f7384e50, 0, 4;
L_00000225f73852b0 .reduce/or L_00000225f7384d10;
L_00000225f7386430 .part L_00000225f7384e50, 5, 1;
L_00000225f7383f50 .part L_00000225f7384e50, 5, 10;
L_00000225f7384630 .concat [ 10 14 0 0], L_00000225f7383f50, L_00000225f72e6ec8;
L_00000225f7386110 .reduce/nor L_00000225f737b6a0;
L_00000225f7384c70 .functor MUXZ 24, L_00000225f72e6f58, L_00000225f72e6f10, L_00000225f737bcc0, C4<>;
L_00000225f73857b0 .arith/sum 24, L_00000225f7384630, L_00000225f7384c70;
L_00000225f73861b0 .part L_00000225f73857b0, 0, 23;
L_00000225f7385850 .part L_00000225f73857b0, 23, 1;
L_00000225f7385cb0 .concat [ 1 7 0 0], L_00000225f7385850, L_00000225f72e6fa0;
L_00000225f7383ff0 .arith/sum 8, L_00000225f73853f0, L_00000225f7385cb0;
S_00000225f71c7190 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_00000225f6bc9470;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f6bd62a0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f6bd62d8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f6bd6310 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f71b5760_0 .net "Debe", 8 0, L_00000225f73864d0;  1 drivers
v00000225f71b3e60_0 .net "F", 7 0, L_00000225f7384270;  alias, 1 drivers
v00000225f71b4a40_0 .net "R", 7 0, L_00000225f7382c90;  alias, 1 drivers
v00000225f71b5c60_0 .net "S", 7 0, L_00000225f7290c00;  alias, 1 drivers
L_00000225f72e6df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71b5440_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e6df0;  1 drivers
L_00000225f7385210 .part L_00000225f7290c00, 0, 1;
L_00000225f73855d0 .part L_00000225f7382c90, 0, 1;
L_00000225f73849f0 .part L_00000225f73864d0, 0, 1;
L_00000225f7386070 .part L_00000225f7290c00, 1, 1;
L_00000225f7385670 .part L_00000225f7382c90, 1, 1;
L_00000225f7385990 .part L_00000225f73864d0, 1, 1;
L_00000225f73850d0 .part L_00000225f7290c00, 2, 1;
L_00000225f73844f0 .part L_00000225f7382c90, 2, 1;
L_00000225f7384ef0 .part L_00000225f73864d0, 2, 1;
L_00000225f7386570 .part L_00000225f7290c00, 3, 1;
L_00000225f7384310 .part L_00000225f7382c90, 3, 1;
L_00000225f7383e10 .part L_00000225f73864d0, 3, 1;
L_00000225f7384450 .part L_00000225f7290c00, 4, 1;
L_00000225f7385030 .part L_00000225f7382c90, 4, 1;
L_00000225f7385f30 .part L_00000225f73864d0, 4, 1;
L_00000225f7384bd0 .part L_00000225f7290c00, 5, 1;
L_00000225f7384a90 .part L_00000225f7382c90, 5, 1;
L_00000225f7385a30 .part L_00000225f73864d0, 5, 1;
L_00000225f7385710 .part L_00000225f7290c00, 6, 1;
L_00000225f7385530 .part L_00000225f7382c90, 6, 1;
L_00000225f7385df0 .part L_00000225f73864d0, 6, 1;
L_00000225f7383eb0 .part L_00000225f7290c00, 7, 1;
L_00000225f7385350 .part L_00000225f7382c90, 7, 1;
L_00000225f7385170 .part L_00000225f73864d0, 7, 1;
LS_00000225f7384270_0_0 .concat8 [ 1 1 1 1], L_00000225f737a050, L_00000225f73798e0, L_00000225f737a1a0, L_00000225f737a830;
LS_00000225f7384270_0_4 .concat8 [ 1 1 1 1], L_00000225f737b080, L_00000225f737c4a0, L_00000225f737b4e0, L_00000225f737b5c0;
L_00000225f7384270 .concat8 [ 4 4 0 0], LS_00000225f7384270_0_0, LS_00000225f7384270_0_4;
LS_00000225f73864d0_0_0 .concat8 [ 1 1 1 1], L_00000225f72e6df0, L_00000225f73792c0, L_00000225f7379870, L_00000225f737a750;
LS_00000225f73864d0_0_4 .concat8 [ 1 1 1 1], L_00000225f737a7c0, L_00000225f737b1d0, L_00000225f737bef0, L_00000225f737c3c0;
LS_00000225f73864d0_0_8 .concat8 [ 1 0 0 0], L_00000225f737bda0;
L_00000225f73864d0 .concat8 [ 4 4 1 0], LS_00000225f73864d0_0_0, LS_00000225f73864d0_0_4, LS_00000225f73864d0_0_8;
S_00000225f71c7000 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f70870d0 .param/l "i" 0 5 28, +C4<00>;
S_00000225f71c77d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c7000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737ac20 .functor NOT 1, L_00000225f7385210, C4<0>, C4<0>, C4<0>;
L_00000225f7379720 .functor AND 1, L_00000225f737ac20, L_00000225f73855d0, C4<1>, C4<1>;
L_00000225f7379f00 .functor NOT 1, L_00000225f7385210, C4<0>, C4<0>, C4<0>;
L_00000225f737a600 .functor AND 1, L_00000225f7379f00, L_00000225f73849f0, C4<1>, C4<1>;
L_00000225f737a440 .functor OR 1, L_00000225f7379720, L_00000225f737a600, C4<0>, C4<0>;
L_00000225f7379b80 .functor AND 1, L_00000225f73855d0, L_00000225f73849f0, C4<1>, C4<1>;
L_00000225f73792c0 .functor OR 1, L_00000225f737a440, L_00000225f7379b80, C4<0>, C4<0>;
L_00000225f7379e20 .functor XOR 1, L_00000225f7385210, L_00000225f73855d0, C4<0>, C4<0>;
L_00000225f737a050 .functor XOR 1, L_00000225f7379e20, L_00000225f73849f0, C4<0>, C4<0>;
v00000225f71af2c0_0 .net "Debe", 0 0, L_00000225f73792c0;  1 drivers
v00000225f71b0bc0_0 .net "Din", 0 0, L_00000225f73849f0;  1 drivers
v00000225f71b06c0_0 .net "Dout", 0 0, L_00000225f737a050;  1 drivers
v00000225f71af900_0 .net "Ri", 0 0, L_00000225f73855d0;  1 drivers
v00000225f71aeaa0_0 .net "Si", 0 0, L_00000225f7385210;  1 drivers
v00000225f71b04e0_0 .net *"_ivl_0", 0 0, L_00000225f737ac20;  1 drivers
v00000225f71af680_0 .net *"_ivl_10", 0 0, L_00000225f7379b80;  1 drivers
v00000225f71af5e0_0 .net *"_ivl_14", 0 0, L_00000225f7379e20;  1 drivers
v00000225f71b01c0_0 .net *"_ivl_2", 0 0, L_00000225f7379720;  1 drivers
v00000225f71b0580_0 .net *"_ivl_4", 0 0, L_00000225f7379f00;  1 drivers
v00000225f71af400_0 .net *"_ivl_6", 0 0, L_00000225f737a600;  1 drivers
v00000225f71b0d00_0 .net *"_ivl_8", 0 0, L_00000225f737a440;  1 drivers
S_00000225f71c7960 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7087d50 .param/l "i" 0 5 28, +C4<01>;
S_00000225f71c7af0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c7960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73799c0 .functor NOT 1, L_00000225f7386070, C4<0>, C4<0>, C4<0>;
L_00000225f737aad0 .functor AND 1, L_00000225f73799c0, L_00000225f7385670, C4<1>, C4<1>;
L_00000225f7379790 .functor NOT 1, L_00000225f7386070, C4<0>, C4<0>, C4<0>;
L_00000225f7379aa0 .functor AND 1, L_00000225f7379790, L_00000225f7385990, C4<1>, C4<1>;
L_00000225f737a4b0 .functor OR 1, L_00000225f737aad0, L_00000225f7379aa0, C4<0>, C4<0>;
L_00000225f737a0c0 .functor AND 1, L_00000225f7385670, L_00000225f7385990, C4<1>, C4<1>;
L_00000225f7379870 .functor OR 1, L_00000225f737a4b0, L_00000225f737a0c0, C4<0>, C4<0>;
L_00000225f7379100 .functor XOR 1, L_00000225f7386070, L_00000225f7385670, C4<0>, C4<0>;
L_00000225f73798e0 .functor XOR 1, L_00000225f7379100, L_00000225f7385990, C4<0>, C4<0>;
v00000225f71b0620_0 .net "Debe", 0 0, L_00000225f7379870;  1 drivers
v00000225f71b0ee0_0 .net "Din", 0 0, L_00000225f7385990;  1 drivers
v00000225f71af4a0_0 .net "Dout", 0 0, L_00000225f73798e0;  1 drivers
v00000225f71b0800_0 .net "Ri", 0 0, L_00000225f7385670;  1 drivers
v00000225f71aeb40_0 .net "Si", 0 0, L_00000225f7386070;  1 drivers
v00000225f71aed20_0 .net *"_ivl_0", 0 0, L_00000225f73799c0;  1 drivers
v00000225f71aebe0_0 .net *"_ivl_10", 0 0, L_00000225f737a0c0;  1 drivers
v00000225f71af7c0_0 .net *"_ivl_14", 0 0, L_00000225f7379100;  1 drivers
v00000225f71aedc0_0 .net *"_ivl_2", 0 0, L_00000225f737aad0;  1 drivers
v00000225f71aee60_0 .net *"_ivl_4", 0 0, L_00000225f7379790;  1 drivers
v00000225f71aefa0_0 .net *"_ivl_6", 0 0, L_00000225f7379aa0;  1 drivers
v00000225f71af180_0 .net *"_ivl_8", 0 0, L_00000225f737a4b0;  1 drivers
S_00000225f71c7fa0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7088050 .param/l "i" 0 5 28, +C4<010>;
S_00000225f71c7c80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c7fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7379c60 .functor NOT 1, L_00000225f73850d0, C4<0>, C4<0>, C4<0>;
L_00000225f737a670 .functor AND 1, L_00000225f7379c60, L_00000225f73844f0, C4<1>, C4<1>;
L_00000225f737a6e0 .functor NOT 1, L_00000225f73850d0, C4<0>, C4<0>, C4<0>;
L_00000225f7379b10 .functor AND 1, L_00000225f737a6e0, L_00000225f7384ef0, C4<1>, C4<1>;
L_00000225f7379cd0 .functor OR 1, L_00000225f737a670, L_00000225f7379b10, C4<0>, C4<0>;
L_00000225f7379d40 .functor AND 1, L_00000225f73844f0, L_00000225f7384ef0, C4<1>, C4<1>;
L_00000225f737a750 .functor OR 1, L_00000225f7379cd0, L_00000225f7379d40, C4<0>, C4<0>;
L_00000225f7379170 .functor XOR 1, L_00000225f73850d0, L_00000225f73844f0, C4<0>, C4<0>;
L_00000225f737a1a0 .functor XOR 1, L_00000225f7379170, L_00000225f7384ef0, C4<0>, C4<0>;
v00000225f71af860_0 .net "Debe", 0 0, L_00000225f737a750;  1 drivers
v00000225f71afcc0_0 .net "Din", 0 0, L_00000225f7384ef0;  1 drivers
v00000225f71afd60_0 .net "Dout", 0 0, L_00000225f737a1a0;  1 drivers
v00000225f71afe00_0 .net "Ri", 0 0, L_00000225f73844f0;  1 drivers
v00000225f71afea0_0 .net "Si", 0 0, L_00000225f73850d0;  1 drivers
v00000225f71aff40_0 .net *"_ivl_0", 0 0, L_00000225f7379c60;  1 drivers
v00000225f71b0080_0 .net *"_ivl_10", 0 0, L_00000225f7379d40;  1 drivers
v00000225f71b0120_0 .net *"_ivl_14", 0 0, L_00000225f7379170;  1 drivers
v00000225f71b1700_0 .net *"_ivl_2", 0 0, L_00000225f737a670;  1 drivers
v00000225f71b2060_0 .net *"_ivl_4", 0 0, L_00000225f737a6e0;  1 drivers
v00000225f71b2ec0_0 .net *"_ivl_6", 0 0, L_00000225f7379b10;  1 drivers
v00000225f71b21a0_0 .net *"_ivl_8", 0 0, L_00000225f7379cd0;  1 drivers
S_00000225f71c8130 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7088490 .param/l "i" 0 5 28, +C4<011>;
S_00000225f71c9b00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c8130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737ab40 .functor NOT 1, L_00000225f7386570, C4<0>, C4<0>, C4<0>;
L_00000225f7379e90 .functor AND 1, L_00000225f737ab40, L_00000225f7384310, C4<1>, C4<1>;
L_00000225f737abb0 .functor NOT 1, L_00000225f7386570, C4<0>, C4<0>, C4<0>;
L_00000225f7379330 .functor AND 1, L_00000225f737abb0, L_00000225f7383e10, C4<1>, C4<1>;
L_00000225f737a130 .functor OR 1, L_00000225f7379e90, L_00000225f7379330, C4<0>, C4<0>;
L_00000225f7379f70 .functor AND 1, L_00000225f7384310, L_00000225f7383e10, C4<1>, C4<1>;
L_00000225f737a7c0 .functor OR 1, L_00000225f737a130, L_00000225f7379f70, C4<0>, C4<0>;
L_00000225f7379fe0 .functor XOR 1, L_00000225f7386570, L_00000225f7384310, C4<0>, C4<0>;
L_00000225f737a830 .functor XOR 1, L_00000225f7379fe0, L_00000225f7383e10, C4<0>, C4<0>;
v00000225f71b17a0_0 .net "Debe", 0 0, L_00000225f737a7c0;  1 drivers
v00000225f71b2a60_0 .net "Din", 0 0, L_00000225f7383e10;  1 drivers
v00000225f71b1a20_0 .net "Dout", 0 0, L_00000225f737a830;  1 drivers
v00000225f71b3280_0 .net "Ri", 0 0, L_00000225f7384310;  1 drivers
v00000225f71b3460_0 .net "Si", 0 0, L_00000225f7386570;  1 drivers
v00000225f71b2740_0 .net *"_ivl_0", 0 0, L_00000225f737ab40;  1 drivers
v00000225f71b26a0_0 .net *"_ivl_10", 0 0, L_00000225f7379f70;  1 drivers
v00000225f71b29c0_0 .net *"_ivl_14", 0 0, L_00000225f7379fe0;  1 drivers
v00000225f71b1200_0 .net *"_ivl_2", 0 0, L_00000225f7379e90;  1 drivers
v00000225f71b2ba0_0 .net *"_ivl_4", 0 0, L_00000225f737abb0;  1 drivers
v00000225f71b13e0_0 .net *"_ivl_6", 0 0, L_00000225f7379330;  1 drivers
v00000225f71b2e20_0 .net *"_ivl_8", 0 0, L_00000225f737a130;  1 drivers
S_00000225f71ca2d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f70875d0 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f71c8e80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71ca2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73793a0 .functor NOT 1, L_00000225f7384450, C4<0>, C4<0>, C4<0>;
L_00000225f7379410 .functor AND 1, L_00000225f73793a0, L_00000225f7385030, C4<1>, C4<1>;
L_00000225f7379480 .functor NOT 1, L_00000225f7384450, C4<0>, C4<0>, C4<0>;
L_00000225f737be80 .functor AND 1, L_00000225f7379480, L_00000225f7385f30, C4<1>, C4<1>;
L_00000225f737c7b0 .functor OR 1, L_00000225f7379410, L_00000225f737be80, C4<0>, C4<0>;
L_00000225f737ae50 .functor AND 1, L_00000225f7385030, L_00000225f7385f30, C4<1>, C4<1>;
L_00000225f737b1d0 .functor OR 1, L_00000225f737c7b0, L_00000225f737ae50, C4<0>, C4<0>;
L_00000225f737b160 .functor XOR 1, L_00000225f7384450, L_00000225f7385030, C4<0>, C4<0>;
L_00000225f737b080 .functor XOR 1, L_00000225f737b160, L_00000225f7385f30, C4<0>, C4<0>;
v00000225f71b1480_0 .net "Debe", 0 0, L_00000225f737b1d0;  1 drivers
v00000225f71b3320_0 .net "Din", 0 0, L_00000225f7385f30;  1 drivers
v00000225f71b3000_0 .net "Dout", 0 0, L_00000225f737b080;  1 drivers
v00000225f71b1520_0 .net "Ri", 0 0, L_00000225f7385030;  1 drivers
v00000225f71b3960_0 .net "Si", 0 0, L_00000225f7384450;  1 drivers
v00000225f71b1e80_0 .net *"_ivl_0", 0 0, L_00000225f73793a0;  1 drivers
v00000225f71b2b00_0 .net *"_ivl_10", 0 0, L_00000225f737ae50;  1 drivers
v00000225f71b35a0_0 .net *"_ivl_14", 0 0, L_00000225f737b160;  1 drivers
v00000225f71b15c0_0 .net *"_ivl_2", 0 0, L_00000225f7379410;  1 drivers
v00000225f71b1d40_0 .net *"_ivl_4", 0 0, L_00000225f7379480;  1 drivers
v00000225f71b1ca0_0 .net *"_ivl_6", 0 0, L_00000225f737be80;  1 drivers
v00000225f71b33c0_0 .net *"_ivl_8", 0 0, L_00000225f737c7b0;  1 drivers
S_00000225f71c91a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7087710 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f71c9010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c91a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737c820 .functor NOT 1, L_00000225f7384bd0, C4<0>, C4<0>, C4<0>;
L_00000225f737c430 .functor AND 1, L_00000225f737c820, L_00000225f7384a90, C4<1>, C4<1>;
L_00000225f737bc50 .functor NOT 1, L_00000225f7384bd0, C4<0>, C4<0>, C4<0>;
L_00000225f737bb00 .functor AND 1, L_00000225f737bc50, L_00000225f7385a30, C4<1>, C4<1>;
L_00000225f737b550 .functor OR 1, L_00000225f737c430, L_00000225f737bb00, C4<0>, C4<0>;
L_00000225f737b400 .functor AND 1, L_00000225f7384a90, L_00000225f7385a30, C4<1>, C4<1>;
L_00000225f737bef0 .functor OR 1, L_00000225f737b550, L_00000225f737b400, C4<0>, C4<0>;
L_00000225f737ad70 .functor XOR 1, L_00000225f7384bd0, L_00000225f7384a90, C4<0>, C4<0>;
L_00000225f737c4a0 .functor XOR 1, L_00000225f737ad70, L_00000225f7385a30, C4<0>, C4<0>;
v00000225f71b1340_0 .net "Debe", 0 0, L_00000225f737bef0;  1 drivers
v00000225f71b36e0_0 .net "Din", 0 0, L_00000225f7385a30;  1 drivers
v00000225f71b2880_0 .net "Dout", 0 0, L_00000225f737c4a0;  1 drivers
v00000225f71b1de0_0 .net "Ri", 0 0, L_00000225f7384a90;  1 drivers
v00000225f71b2240_0 .net "Si", 0 0, L_00000225f7384bd0;  1 drivers
v00000225f71b2c40_0 .net *"_ivl_0", 0 0, L_00000225f737c820;  1 drivers
v00000225f71b27e0_0 .net *"_ivl_10", 0 0, L_00000225f737b400;  1 drivers
v00000225f71b1f20_0 .net *"_ivl_14", 0 0, L_00000225f737ad70;  1 drivers
v00000225f71b1fc0_0 .net *"_ivl_2", 0 0, L_00000225f737c430;  1 drivers
v00000225f71b3500_0 .net *"_ivl_4", 0 0, L_00000225f737bc50;  1 drivers
v00000225f71b30a0_0 .net *"_ivl_6", 0 0, L_00000225f737bb00;  1 drivers
v00000225f71b2100_0 .net *"_ivl_8", 0 0, L_00000225f737b550;  1 drivers
S_00000225f71c9e20 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7087790 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f71c9330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71c9e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737b7f0 .functor NOT 1, L_00000225f7385710, C4<0>, C4<0>, C4<0>;
L_00000225f737aec0 .functor AND 1, L_00000225f737b7f0, L_00000225f7385530, C4<1>, C4<1>;
L_00000225f737b2b0 .functor NOT 1, L_00000225f7385710, C4<0>, C4<0>, C4<0>;
L_00000225f737c510 .functor AND 1, L_00000225f737b2b0, L_00000225f7385df0, C4<1>, C4<1>;
L_00000225f737b470 .functor OR 1, L_00000225f737aec0, L_00000225f737c510, C4<0>, C4<0>;
L_00000225f737b860 .functor AND 1, L_00000225f7385530, L_00000225f7385df0, C4<1>, C4<1>;
L_00000225f737c3c0 .functor OR 1, L_00000225f737b470, L_00000225f737b860, C4<0>, C4<0>;
L_00000225f737c120 .functor XOR 1, L_00000225f7385710, L_00000225f7385530, C4<0>, C4<0>;
L_00000225f737b4e0 .functor XOR 1, L_00000225f737c120, L_00000225f7385df0, C4<0>, C4<0>;
v00000225f71b2920_0 .net "Debe", 0 0, L_00000225f737c3c0;  1 drivers
v00000225f71b3820_0 .net "Din", 0 0, L_00000225f7385df0;  1 drivers
v00000225f71b12a0_0 .net "Dout", 0 0, L_00000225f737b4e0;  1 drivers
v00000225f71b22e0_0 .net "Ri", 0 0, L_00000225f7385530;  1 drivers
v00000225f71b1660_0 .net "Si", 0 0, L_00000225f7385710;  1 drivers
v00000225f71b2ce0_0 .net *"_ivl_0", 0 0, L_00000225f737b7f0;  1 drivers
v00000225f71b2f60_0 .net *"_ivl_10", 0 0, L_00000225f737b860;  1 drivers
v00000225f71b2380_0 .net *"_ivl_14", 0 0, L_00000225f737c120;  1 drivers
v00000225f71b18e0_0 .net *"_ivl_2", 0 0, L_00000225f737aec0;  1 drivers
v00000225f71b1840_0 .net *"_ivl_4", 0 0, L_00000225f737b2b0;  1 drivers
v00000225f71b38c0_0 .net *"_ivl_6", 0 0, L_00000225f737c510;  1 drivers
v00000225f71b3140_0 .net *"_ivl_8", 0 0, L_00000225f737b470;  1 drivers
S_00000225f71ca5f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f71c7190;
 .timescale -9 -12;
P_00000225f7089290 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f71c9c90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71ca5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737af30 .functor NOT 1, L_00000225f7383eb0, C4<0>, C4<0>, C4<0>;
L_00000225f737bb70 .functor AND 1, L_00000225f737af30, L_00000225f7385350, C4<1>, C4<1>;
L_00000225f737b630 .functor NOT 1, L_00000225f7383eb0, C4<0>, C4<0>, C4<0>;
L_00000225f737c6d0 .functor AND 1, L_00000225f737b630, L_00000225f7385170, C4<1>, C4<1>;
L_00000225f737afa0 .functor OR 1, L_00000225f737bb70, L_00000225f737c6d0, C4<0>, C4<0>;
L_00000225f737c580 .functor AND 1, L_00000225f7385350, L_00000225f7385170, C4<1>, C4<1>;
L_00000225f737bda0 .functor OR 1, L_00000225f737afa0, L_00000225f737c580, C4<0>, C4<0>;
L_00000225f737c190 .functor XOR 1, L_00000225f7383eb0, L_00000225f7385350, C4<0>, C4<0>;
L_00000225f737b5c0 .functor XOR 1, L_00000225f737c190, L_00000225f7385170, C4<0>, C4<0>;
v00000225f71b31e0_0 .net "Debe", 0 0, L_00000225f737bda0;  1 drivers
v00000225f71b2420_0 .net "Din", 0 0, L_00000225f7385170;  1 drivers
v00000225f71b2d80_0 .net "Dout", 0 0, L_00000225f737b5c0;  1 drivers
v00000225f71b1980_0 .net "Ri", 0 0, L_00000225f7385350;  1 drivers
v00000225f71b24c0_0 .net "Si", 0 0, L_00000225f7383eb0;  1 drivers
v00000225f71b2560_0 .net *"_ivl_0", 0 0, L_00000225f737af30;  1 drivers
v00000225f71b3640_0 .net *"_ivl_10", 0 0, L_00000225f737c580;  1 drivers
v00000225f71b1ac0_0 .net *"_ivl_14", 0 0, L_00000225f737c190;  1 drivers
v00000225f71b3780_0 .net *"_ivl_2", 0 0, L_00000225f737bb70;  1 drivers
v00000225f71b1b60_0 .net *"_ivl_4", 0 0, L_00000225f737b630;  1 drivers
v00000225f71b1c00_0 .net *"_ivl_6", 0 0, L_00000225f737c6d0;  1 drivers
v00000225f71b2600_0 .net *"_ivl_8", 0 0, L_00000225f737afa0;  1 drivers
S_00000225f71c9970 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_00000225f6bd6560 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_00000225f6bd6598 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_00000225f6bd65d0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_00000225f73455f0 .functor BUFZ 23, L_00000225f72748c0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f7345430 .functor BUFZ 8, L_00000225f7275860, C4<00000000>, C4<00000000>, C4<00000000>;
v00000225f71c1740_0 .net "A", 24 0, L_00000225f7276a80;  1 drivers
v00000225f71c0e80_0 .net "B", 24 0, L_00000225f7276940;  1 drivers
v00000225f71c1380_0 .net "C", 25 0, L_00000225f7275fe0;  1 drivers
v00000225f71c1f60_0 .net "ExpIn", 7 0, L_00000225f7290c00;  alias, 1 drivers
v00000225f71c02a0_0 .net "ExpOut", 7 0, L_00000225f7345430;  alias, 1 drivers
v00000225f71c1e20_0 .net "F", 22 0, L_00000225f73455f0;  alias, 1 drivers
v00000225f71c2460_0 .net "R", 23 0, L_00000225f72903e0;  alias, 1 drivers
v00000225f71c1ce0_0 .net "S", 23 0, L_00000225f7291060;  alias, 1 drivers
L_00000225f72e6a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71c21e0_0 .net/2u *"_ivl_183", 0 0, L_00000225f72e6a90;  1 drivers
v00000225f71c1060_0 .net *"_ivl_188", 22 0, L_00000225f72769e0;  1 drivers
v00000225f71c0d40_0 .net *"_ivl_190", 0 0, L_00000225f7276b20;  1 drivers
v00000225f71c0980_0 .net *"_ivl_192", 0 0, L_00000225f7275d60;  1 drivers
L_00000225f72e6ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225f71c03e0_0 .net/2u *"_ivl_193", 1 0, L_00000225f72e6ad8;  1 drivers
v00000225f71c2320_0 .net *"_ivl_195", 27 0, L_00000225f7274a00;  1 drivers
v00000225f71c2000_0 .net *"_ivl_197", 30 0, L_00000225f72759a0;  1 drivers
L_00000225f72e6b20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f71c0480_0 .net *"_ivl_200", 2 0, L_00000225f72e6b20;  1 drivers
v00000225f71c1b00_0 .net *"_ivl_202", 22 0, L_00000225f7276260;  1 drivers
v00000225f71c14c0_0 .net *"_ivl_204", 0 0, L_00000225f7274960;  1 drivers
L_00000225f72e6b68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f71c08e0_0 .net/2u *"_ivl_205", 2 0, L_00000225f72e6b68;  1 drivers
v00000225f71c12e0_0 .net *"_ivl_207", 27 0, L_00000225f72752c0;  1 drivers
v00000225f71c2500_0 .net *"_ivl_209", 30 0, L_00000225f72761c0;  1 drivers
L_00000225f72e6bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f71c28c0_0 .net *"_ivl_212", 2 0, L_00000225f72e6bb0;  1 drivers
L_00000225f72e6bf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000225f71c2280_0 .net/2u *"_ivl_215", 7 0, L_00000225f72e6bf8;  1 drivers
v00000225f71c2960_0 .net *"_ivl_217", 7 0, L_00000225f7275ae0;  1 drivers
v00000225f71c2640_0 .net "carry", 0 0, L_00000225f7274dc0;  1 drivers
v00000225f71c1420_0 .net "exp_for_round", 7 0, L_00000225f72763a0;  1 drivers
v00000225f71c0de0_0 .net "exp_rounded", 7 0, L_00000225f7275860;  1 drivers
v00000225f71c0b60_0 .net "frac_rounded", 22 0, L_00000225f72748c0;  1 drivers
v00000225f71c23c0_0 .net "guard_R", 0 0, L_00000225f7290de0;  alias, 1 drivers
v00000225f71c2780_0 .net "guard_S", 0 0, L_00000225f7290b60;  alias, 1 drivers
v00000225f71c0f20_0 .net "ms_for_round", 30 0, L_00000225f7276ee0;  1 drivers
v00000225f71c26e0_0 .net "sticky_for_round", 0 0, L_00000225f7341140;  alias, 1 drivers
v00000225f71c2820_0 .net "sum_bits", 24 0, L_00000225f72757c0;  1 drivers
L_00000225f7291420 .part L_00000225f7276a80, 0, 1;
L_00000225f72734c0 .part L_00000225f7276940, 0, 1;
L_00000225f7272700 .part L_00000225f7275fe0, 0, 1;
L_00000225f72746e0 .part L_00000225f7276a80, 1, 1;
L_00000225f72745a0 .part L_00000225f7276940, 1, 1;
L_00000225f7272160 .part L_00000225f7275fe0, 1, 1;
L_00000225f72731a0 .part L_00000225f7276a80, 2, 1;
L_00000225f7273880 .part L_00000225f7276940, 2, 1;
L_00000225f7273e20 .part L_00000225f7275fe0, 2, 1;
L_00000225f7273560 .part L_00000225f7276a80, 3, 1;
L_00000225f72727a0 .part L_00000225f7276940, 3, 1;
L_00000225f72725c0 .part L_00000225f7275fe0, 3, 1;
L_00000225f7274640 .part L_00000225f7276a80, 4, 1;
L_00000225f72739c0 .part L_00000225f7276940, 4, 1;
L_00000225f7272de0 .part L_00000225f7275fe0, 4, 1;
L_00000225f7273740 .part L_00000225f7276a80, 5, 1;
L_00000225f7272ca0 .part L_00000225f7276940, 5, 1;
L_00000225f7273c40 .part L_00000225f7275fe0, 5, 1;
L_00000225f7273920 .part L_00000225f7276a80, 6, 1;
L_00000225f7272d40 .part L_00000225f7276940, 6, 1;
L_00000225f7273a60 .part L_00000225f7275fe0, 6, 1;
L_00000225f7273f60 .part L_00000225f7276a80, 7, 1;
L_00000225f72723e0 .part L_00000225f7276940, 7, 1;
L_00000225f7273600 .part L_00000225f7275fe0, 7, 1;
L_00000225f7274140 .part L_00000225f7276a80, 8, 1;
L_00000225f7273b00 .part L_00000225f7276940, 8, 1;
L_00000225f7274780 .part L_00000225f7275fe0, 8, 1;
L_00000225f7273100 .part L_00000225f7276a80, 9, 1;
L_00000225f72741e0 .part L_00000225f7276940, 9, 1;
L_00000225f7274320 .part L_00000225f7275fe0, 9, 1;
L_00000225f7273240 .part L_00000225f7276a80, 10, 1;
L_00000225f7274280 .part L_00000225f7276940, 10, 1;
L_00000225f7273d80 .part L_00000225f7275fe0, 10, 1;
L_00000225f72743c0 .part L_00000225f7276a80, 11, 1;
L_00000225f7274460 .part L_00000225f7276940, 11, 1;
L_00000225f72736a0 .part L_00000225f7275fe0, 11, 1;
L_00000225f72722a0 .part L_00000225f7276a80, 12, 1;
L_00000225f7272660 .part L_00000225f7276940, 12, 1;
L_00000225f7272480 .part L_00000225f7275fe0, 12, 1;
L_00000225f72732e0 .part L_00000225f7276a80, 13, 1;
L_00000225f7272fc0 .part L_00000225f7276940, 13, 1;
L_00000225f7273ba0 .part L_00000225f7275fe0, 13, 1;
L_00000225f7272340 .part L_00000225f7276a80, 14, 1;
L_00000225f72737e0 .part L_00000225f7276940, 14, 1;
L_00000225f7273060 .part L_00000225f7275fe0, 14, 1;
L_00000225f7272520 .part L_00000225f7276a80, 15, 1;
L_00000225f7272e80 .part L_00000225f7276940, 15, 1;
L_00000225f7272980 .part L_00000225f7275fe0, 15, 1;
L_00000225f7272840 .part L_00000225f7276a80, 16, 1;
L_00000225f72740a0 .part L_00000225f7276940, 16, 1;
L_00000225f7272c00 .part L_00000225f7275fe0, 16, 1;
L_00000225f7273ce0 .part L_00000225f7276a80, 17, 1;
L_00000225f7274500 .part L_00000225f7276940, 17, 1;
L_00000225f7273380 .part L_00000225f7275fe0, 17, 1;
L_00000225f7274820 .part L_00000225f7276a80, 18, 1;
L_00000225f7273420 .part L_00000225f7276940, 18, 1;
L_00000225f7272f20 .part L_00000225f7275fe0, 18, 1;
L_00000225f7273ec0 .part L_00000225f7276a80, 19, 1;
L_00000225f72728e0 .part L_00000225f7276940, 19, 1;
L_00000225f72720c0 .part L_00000225f7275fe0, 19, 1;
L_00000225f7272a20 .part L_00000225f7276a80, 20, 1;
L_00000225f7274000 .part L_00000225f7276940, 20, 1;
L_00000225f7272ac0 .part L_00000225f7275fe0, 20, 1;
L_00000225f7272200 .part L_00000225f7276a80, 21, 1;
L_00000225f7272b60 .part L_00000225f7276940, 21, 1;
L_00000225f7274aa0 .part L_00000225f7275fe0, 21, 1;
L_00000225f72768a0 .part L_00000225f7276a80, 22, 1;
L_00000225f7275360 .part L_00000225f7276940, 22, 1;
L_00000225f7275720 .part L_00000225f7275fe0, 22, 1;
L_00000225f7276120 .part L_00000225f7276a80, 23, 1;
L_00000225f7277020 .part L_00000225f7276940, 23, 1;
L_00000225f7276c60 .part L_00000225f7275fe0, 23, 1;
L_00000225f7275400 .part L_00000225f7276a80, 24, 1;
L_00000225f7274e60 .part L_00000225f7276940, 24, 1;
L_00000225f7276580 .part L_00000225f7275fe0, 24, 1;
LS_00000225f72757c0_0_0 .concat8 [ 1 1 1 1], L_00000225f73415a0, L_00000225f7341840, L_00000225f733fd20, L_00000225f7340110;
LS_00000225f72757c0_0_4 .concat8 [ 1 1 1 1], L_00000225f7341ca0, L_00000225f7342790, L_00000225f7342800, L_00000225f7341990;
LS_00000225f72757c0_0_8 .concat8 [ 1 1 1 1], L_00000225f7341d10, L_00000225f7342250, L_00000225f7342a30, L_00000225f7341b50;
LS_00000225f72757c0_0_12 .concat8 [ 1 1 1 1], L_00000225f7341c30, L_00000225f7343750, L_00000225f7343590, L_00000225f7344400;
LS_00000225f72757c0_0_16 .concat8 [ 1 1 1 1], L_00000225f73448d0, L_00000225f7343c20, L_00000225f7343670, L_00000225f7344710;
LS_00000225f72757c0_0_20 .concat8 [ 1 1 1 1], L_00000225f7344e10, L_00000225f73434b0, L_00000225f73453c0, L_00000225f73454a0;
LS_00000225f72757c0_0_24 .concat8 [ 1 0 0 0], L_00000225f7345c10;
LS_00000225f72757c0_1_0 .concat8 [ 4 4 4 4], LS_00000225f72757c0_0_0, LS_00000225f72757c0_0_4, LS_00000225f72757c0_0_8, LS_00000225f72757c0_0_12;
LS_00000225f72757c0_1_4 .concat8 [ 4 4 1 0], LS_00000225f72757c0_0_16, LS_00000225f72757c0_0_20, LS_00000225f72757c0_0_24;
L_00000225f72757c0 .concat8 [ 16 9 0 0], LS_00000225f72757c0_1_0, LS_00000225f72757c0_1_4;
L_00000225f7276a80 .concat [ 1 24 0 0], L_00000225f7290b60, L_00000225f7291060;
L_00000225f7276940 .concat [ 1 24 0 0], L_00000225f7290de0, L_00000225f72903e0;
LS_00000225f7275fe0_0_0 .concat8 [ 1 1 1 1], L_00000225f72e6a90, L_00000225f7341290, L_00000225f733ff50, L_00000225f7340960;
LS_00000225f7275fe0_0_4 .concat8 [ 1 1 1 1], L_00000225f733ffc0, L_00000225f7341a70, L_00000225f7342640, L_00000225f7341f40;
LS_00000225f7275fe0_0_8 .concat8 [ 1 1 1 1], L_00000225f7342aa0, L_00000225f7341fb0, L_00000225f7342480, L_00000225f73418b0;
LS_00000225f7275fe0_0_12 .concat8 [ 1 1 1 1], L_00000225f73422c0, L_00000225f7341bc0, L_00000225f7344f60, L_00000225f7343d70;
LS_00000225f7275fe0_0_16 .concat8 [ 1 1 1 1], L_00000225f7344c50, L_00000225f7343600, L_00000225f7344da0, L_00000225f7343f30;
LS_00000225f7275fe0_0_20 .concat8 [ 1 1 1 1], L_00000225f7343910, L_00000225f7344080, L_00000225f7343a60, L_00000225f7344240;
LS_00000225f7275fe0_0_24 .concat8 [ 1 1 0 0], L_00000225f7345ac0, L_00000225f7345190;
LS_00000225f7275fe0_1_0 .concat8 [ 4 4 4 4], LS_00000225f7275fe0_0_0, LS_00000225f7275fe0_0_4, LS_00000225f7275fe0_0_8, LS_00000225f7275fe0_0_12;
LS_00000225f7275fe0_1_4 .concat8 [ 4 4 2 0], LS_00000225f7275fe0_0_16, LS_00000225f7275fe0_0_20, LS_00000225f7275fe0_0_24;
L_00000225f7275fe0 .concat8 [ 16 10 0 0], LS_00000225f7275fe0_1_0, LS_00000225f7275fe0_1_4;
L_00000225f7274dc0 .part L_00000225f7275fe0, 25, 1;
L_00000225f72769e0 .part L_00000225f72757c0, 2, 23;
L_00000225f7276b20 .part L_00000225f72757c0, 1, 1;
L_00000225f7275d60 .part L_00000225f72757c0, 0, 1;
LS_00000225f7274a00_0_0 .concat [ 1 2 1 1], L_00000225f7341140, L_00000225f72e6ad8, L_00000225f7275d60, L_00000225f7276b20;
LS_00000225f7274a00_0_4 .concat [ 23 0 0 0], L_00000225f72769e0;
L_00000225f7274a00 .concat [ 5 23 0 0], LS_00000225f7274a00_0_0, LS_00000225f7274a00_0_4;
L_00000225f72759a0 .concat [ 28 3 0 0], L_00000225f7274a00, L_00000225f72e6b20;
L_00000225f7276260 .part L_00000225f72757c0, 1, 23;
L_00000225f7274960 .part L_00000225f72757c0, 0, 1;
L_00000225f72752c0 .concat [ 1 3 1 23], L_00000225f7341140, L_00000225f72e6b68, L_00000225f7274960, L_00000225f7276260;
L_00000225f72761c0 .concat [ 28 3 0 0], L_00000225f72752c0, L_00000225f72e6bb0;
L_00000225f7276ee0 .functor MUXZ 31, L_00000225f72761c0, L_00000225f72759a0, L_00000225f7274dc0, C4<>;
L_00000225f7275ae0 .arith/sum 8, L_00000225f7290c00, L_00000225f72e6bf8;
L_00000225f72763a0 .functor MUXZ 8, L_00000225f7290c00, L_00000225f7275ae0, L_00000225f7274dc0, C4<>;
L_00000225f7274fa0 .part L_00000225f7276ee0, 0, 28;
S_00000225f71c9fb0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7085ed0 .param/l "i" 0 5 102, +C4<00>;
S_00000225f71c94c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71c9fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7340570 .functor AND 1, L_00000225f7291420, L_00000225f72734c0, C4<1>, C4<1>;
L_00000225f7340730 .functor AND 1, L_00000225f72734c0, L_00000225f7272700, C4<1>, C4<1>;
L_00000225f73416f0 .functor OR 1, L_00000225f7340570, L_00000225f7340730, C4<0>, C4<0>;
L_00000225f73407a0 .functor AND 1, L_00000225f7291420, L_00000225f7272700, C4<1>, C4<1>;
L_00000225f7341290 .functor OR 1, L_00000225f73416f0, L_00000225f73407a0, C4<0>, C4<0>;
L_00000225f73414c0 .functor XOR 1, L_00000225f7291420, L_00000225f72734c0, C4<0>, C4<0>;
L_00000225f73415a0 .functor XOR 1, L_00000225f73414c0, L_00000225f7272700, C4<0>, C4<0>;
v00000225f71b3dc0_0 .net "Debe", 0 0, L_00000225f7341290;  1 drivers
v00000225f71b4ea0_0 .net "Din", 0 0, L_00000225f7272700;  1 drivers
v00000225f71b3f00_0 .net "Dout", 0 0, L_00000225f73415a0;  1 drivers
v00000225f71b4f40_0 .net "Ri", 0 0, L_00000225f72734c0;  1 drivers
v00000225f71b4fe0_0 .net "Si", 0 0, L_00000225f7291420;  1 drivers
v00000225f71b3fa0_0 .net *"_ivl_0", 0 0, L_00000225f7340570;  1 drivers
v00000225f71b5080_0 .net *"_ivl_10", 0 0, L_00000225f73414c0;  1 drivers
v00000225f71b5620_0 .net *"_ivl_2", 0 0, L_00000225f7340730;  1 drivers
v00000225f71b4040_0 .net *"_ivl_4", 0 0, L_00000225f73416f0;  1 drivers
v00000225f71b5120_0 .net *"_ivl_6", 0 0, L_00000225f73407a0;  1 drivers
S_00000225f71ca140 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7089350 .param/l "i" 0 5 102, +C4<01>;
S_00000225f71c8b60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ca140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7340030 .functor AND 1, L_00000225f72746e0, L_00000225f72745a0, C4<1>, C4<1>;
L_00000225f7341680 .functor AND 1, L_00000225f72745a0, L_00000225f7272160, C4<1>, C4<1>;
L_00000225f7341300 .functor OR 1, L_00000225f7340030, L_00000225f7341680, C4<0>, C4<0>;
L_00000225f7341760 .functor AND 1, L_00000225f72746e0, L_00000225f7272160, C4<1>, C4<1>;
L_00000225f733ff50 .functor OR 1, L_00000225f7341300, L_00000225f7341760, C4<0>, C4<0>;
L_00000225f73417d0 .functor XOR 1, L_00000225f72746e0, L_00000225f72745a0, C4<0>, C4<0>;
L_00000225f7341840 .functor XOR 1, L_00000225f73417d0, L_00000225f7272160, C4<0>, C4<0>;
v00000225f71b51c0_0 .net "Debe", 0 0, L_00000225f733ff50;  1 drivers
v00000225f71b40e0_0 .net "Din", 0 0, L_00000225f7272160;  1 drivers
v00000225f71b4180_0 .net "Dout", 0 0, L_00000225f7341840;  1 drivers
v00000225f71b42c0_0 .net "Ri", 0 0, L_00000225f72745a0;  1 drivers
v00000225f71b62a0_0 .net "Si", 0 0, L_00000225f72746e0;  1 drivers
v00000225f71b7240_0 .net *"_ivl_0", 0 0, L_00000225f7340030;  1 drivers
v00000225f71b71a0_0 .net *"_ivl_10", 0 0, L_00000225f73417d0;  1 drivers
v00000225f71b79c0_0 .net *"_ivl_2", 0 0, L_00000225f7341680;  1 drivers
v00000225f71b88c0_0 .net *"_ivl_4", 0 0, L_00000225f7341300;  1 drivers
v00000225f71b6480_0 .net *"_ivl_6", 0 0, L_00000225f7341760;  1 drivers
S_00000225f71ca460 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088790 .param/l "i" 0 5 102, +C4<010>;
S_00000225f71ca780 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ca460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73401f0 .functor AND 1, L_00000225f72731a0, L_00000225f7273880, C4<1>, C4<1>;
L_00000225f733fcb0 .functor AND 1, L_00000225f7273880, L_00000225f7273e20, C4<1>, C4<1>;
L_00000225f7340810 .functor OR 1, L_00000225f73401f0, L_00000225f733fcb0, C4<0>, C4<0>;
L_00000225f73408f0 .functor AND 1, L_00000225f72731a0, L_00000225f7273e20, C4<1>, C4<1>;
L_00000225f7340960 .functor OR 1, L_00000225f7340810, L_00000225f73408f0, C4<0>, C4<0>;
L_00000225f73409d0 .functor XOR 1, L_00000225f72731a0, L_00000225f7273880, C4<0>, C4<0>;
L_00000225f733fd20 .functor XOR 1, L_00000225f73409d0, L_00000225f7273e20, C4<0>, C4<0>;
v00000225f71b7b00_0 .net "Debe", 0 0, L_00000225f7340960;  1 drivers
v00000225f71b7600_0 .net "Din", 0 0, L_00000225f7273e20;  1 drivers
v00000225f71b63e0_0 .net "Dout", 0 0, L_00000225f733fd20;  1 drivers
v00000225f71b8960_0 .net "Ri", 0 0, L_00000225f7273880;  1 drivers
v00000225f71b65c0_0 .net "Si", 0 0, L_00000225f72731a0;  1 drivers
v00000225f71b7ec0_0 .net *"_ivl_0", 0 0, L_00000225f73401f0;  1 drivers
v00000225f71b8320_0 .net *"_ivl_10", 0 0, L_00000225f73409d0;  1 drivers
v00000225f71b7a60_0 .net *"_ivl_2", 0 0, L_00000225f733fcb0;  1 drivers
v00000225f71b7920_0 .net *"_ivl_4", 0 0, L_00000225f7340810;  1 drivers
v00000225f71b72e0_0 .net *"_ivl_6", 0 0, L_00000225f73408f0;  1 drivers
S_00000225f71c89d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088810 .param/l "i" 0 5 102, +C4<011>;
S_00000225f71c8cf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71c89d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733fe70 .functor AND 1, L_00000225f7273560, L_00000225f72727a0, C4<1>, C4<1>;
L_00000225f7340a40 .functor AND 1, L_00000225f72727a0, L_00000225f72725c0, C4<1>, C4<1>;
L_00000225f733fd90 .functor OR 1, L_00000225f733fe70, L_00000225f7340a40, C4<0>, C4<0>;
L_00000225f733fee0 .functor AND 1, L_00000225f7273560, L_00000225f72725c0, C4<1>, C4<1>;
L_00000225f733ffc0 .functor OR 1, L_00000225f733fd90, L_00000225f733fee0, C4<0>, C4<0>;
L_00000225f73400a0 .functor XOR 1, L_00000225f7273560, L_00000225f72727a0, C4<0>, C4<0>;
L_00000225f7340110 .functor XOR 1, L_00000225f73400a0, L_00000225f72725c0, C4<0>, C4<0>;
v00000225f71b7880_0 .net "Debe", 0 0, L_00000225f733ffc0;  1 drivers
v00000225f71b6de0_0 .net "Din", 0 0, L_00000225f72725c0;  1 drivers
v00000225f71b7560_0 .net "Dout", 0 0, L_00000225f7340110;  1 drivers
v00000225f71b6520_0 .net "Ri", 0 0, L_00000225f72727a0;  1 drivers
v00000225f71b76a0_0 .net "Si", 0 0, L_00000225f7273560;  1 drivers
v00000225f71b6e80_0 .net *"_ivl_0", 0 0, L_00000225f733fe70;  1 drivers
v00000225f71b6d40_0 .net *"_ivl_10", 0 0, L_00000225f73400a0;  1 drivers
v00000225f71b6700_0 .net *"_ivl_2", 0 0, L_00000225f7340a40;  1 drivers
v00000225f71b7420_0 .net *"_ivl_4", 0 0, L_00000225f733fd90;  1 drivers
v00000225f71b7060_0 .net *"_ivl_6", 0 0, L_00000225f733fee0;  1 drivers
S_00000225f71c9650 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7089050 .param/l "i" 0 5 102, +C4<0100>;
S_00000225f71c97e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71c9650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73402d0 .functor AND 1, L_00000225f7274640, L_00000225f72739c0, C4<1>, C4<1>;
L_00000225f73403b0 .functor AND 1, L_00000225f72739c0, L_00000225f7272de0, C4<1>, C4<1>;
L_00000225f7340420 .functor OR 1, L_00000225f73402d0, L_00000225f73403b0, C4<0>, C4<0>;
L_00000225f7342c60 .functor AND 1, L_00000225f7274640, L_00000225f7272de0, C4<1>, C4<1>;
L_00000225f7341a70 .functor OR 1, L_00000225f7340420, L_00000225f7342c60, C4<0>, C4<0>;
L_00000225f73426b0 .functor XOR 1, L_00000225f7274640, L_00000225f72739c0, C4<0>, C4<0>;
L_00000225f7341ca0 .functor XOR 1, L_00000225f73426b0, L_00000225f7272de0, C4<0>, C4<0>;
v00000225f71b6200_0 .net "Debe", 0 0, L_00000225f7341a70;  1 drivers
v00000225f71b8780_0 .net "Din", 0 0, L_00000225f7272de0;  1 drivers
v00000225f71b7c40_0 .net "Dout", 0 0, L_00000225f7341ca0;  1 drivers
v00000225f71b68e0_0 .net "Ri", 0 0, L_00000225f72739c0;  1 drivers
v00000225f71b7740_0 .net "Si", 0 0, L_00000225f7274640;  1 drivers
v00000225f71b8500_0 .net *"_ivl_0", 0 0, L_00000225f73402d0;  1 drivers
v00000225f71b7380_0 .net *"_ivl_10", 0 0, L_00000225f73426b0;  1 drivers
v00000225f71b6660_0 .net *"_ivl_2", 0 0, L_00000225f73403b0;  1 drivers
v00000225f71b6980_0 .net *"_ivl_4", 0 0, L_00000225f7340420;  1 drivers
v00000225f71b67a0_0 .net *"_ivl_6", 0 0, L_00000225f7342c60;  1 drivers
S_00000225f71cc600 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088cd0 .param/l "i" 0 5 102, +C4<0101>;
S_00000225f71cbfc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cc600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7342db0 .functor AND 1, L_00000225f7273740, L_00000225f7272ca0, C4<1>, C4<1>;
L_00000225f7343050 .functor AND 1, L_00000225f7272ca0, L_00000225f7273c40, C4<1>, C4<1>;
L_00000225f7343360 .functor OR 1, L_00000225f7342db0, L_00000225f7343050, C4<0>, C4<0>;
L_00000225f7342720 .functor AND 1, L_00000225f7273740, L_00000225f7273c40, C4<1>, C4<1>;
L_00000225f7342640 .functor OR 1, L_00000225f7343360, L_00000225f7342720, C4<0>, C4<0>;
L_00000225f7343210 .functor XOR 1, L_00000225f7273740, L_00000225f7272ca0, C4<0>, C4<0>;
L_00000225f7342790 .functor XOR 1, L_00000225f7343210, L_00000225f7273c40, C4<0>, C4<0>;
v00000225f71b6f20_0 .net "Debe", 0 0, L_00000225f7342640;  1 drivers
v00000225f71b6c00_0 .net "Din", 0 0, L_00000225f7273c40;  1 drivers
v00000225f71b8280_0 .net "Dout", 0 0, L_00000225f7342790;  1 drivers
v00000225f71b7ba0_0 .net "Ri", 0 0, L_00000225f7272ca0;  1 drivers
v00000225f71b6840_0 .net "Si", 0 0, L_00000225f7273740;  1 drivers
v00000225f71b7f60_0 .net *"_ivl_0", 0 0, L_00000225f7342db0;  1 drivers
v00000225f71b74c0_0 .net *"_ivl_10", 0 0, L_00000225f7343210;  1 drivers
v00000225f71b7100_0 .net *"_ivl_2", 0 0, L_00000225f7343050;  1 drivers
v00000225f71b77e0_0 .net *"_ivl_4", 0 0, L_00000225f7343360;  1 drivers
v00000225f71b7ce0_0 .net *"_ivl_6", 0 0, L_00000225f7342720;  1 drivers
S_00000225f71cc2e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088890 .param/l "i" 0 5 102, +C4<0110>;
S_00000225f71cb1b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cc2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7342090 .functor AND 1, L_00000225f7273920, L_00000225f7272d40, C4<1>, C4<1>;
L_00000225f7342cd0 .functor AND 1, L_00000225f7272d40, L_00000225f7273a60, C4<1>, C4<1>;
L_00000225f7342b10 .functor OR 1, L_00000225f7342090, L_00000225f7342cd0, C4<0>, C4<0>;
L_00000225f7341ae0 .functor AND 1, L_00000225f7273920, L_00000225f7273a60, C4<1>, C4<1>;
L_00000225f7341f40 .functor OR 1, L_00000225f7342b10, L_00000225f7341ae0, C4<0>, C4<0>;
L_00000225f7342170 .functor XOR 1, L_00000225f7273920, L_00000225f7272d40, C4<0>, C4<0>;
L_00000225f7342800 .functor XOR 1, L_00000225f7342170, L_00000225f7273a60, C4<0>, C4<0>;
v00000225f71b83c0_0 .net "Debe", 0 0, L_00000225f7341f40;  1 drivers
v00000225f71b7e20_0 .net "Din", 0 0, L_00000225f7273a60;  1 drivers
v00000225f71b7d80_0 .net "Dout", 0 0, L_00000225f7342800;  1 drivers
v00000225f71b6fc0_0 .net "Ri", 0 0, L_00000225f7272d40;  1 drivers
v00000225f71b8000_0 .net "Si", 0 0, L_00000225f7273920;  1 drivers
v00000225f71b6340_0 .net *"_ivl_0", 0 0, L_00000225f7342090;  1 drivers
v00000225f71b80a0_0 .net *"_ivl_10", 0 0, L_00000225f7342170;  1 drivers
v00000225f71b6a20_0 .net *"_ivl_2", 0 0, L_00000225f7342cd0;  1 drivers
v00000225f71b8140_0 .net *"_ivl_4", 0 0, L_00000225f7342b10;  1 drivers
v00000225f71b8460_0 .net *"_ivl_6", 0 0, L_00000225f7341ae0;  1 drivers
S_00000225f71cab70 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088910 .param/l "i" 0 5 102, +C4<0111>;
S_00000225f71cae90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cab70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73431a0 .functor AND 1, L_00000225f7273f60, L_00000225f72723e0, C4<1>, C4<1>;
L_00000225f7342d40 .functor AND 1, L_00000225f72723e0, L_00000225f7273600, C4<1>, C4<1>;
L_00000225f73429c0 .functor OR 1, L_00000225f73431a0, L_00000225f7342d40, C4<0>, C4<0>;
L_00000225f7342f00 .functor AND 1, L_00000225f7273f60, L_00000225f7273600, C4<1>, C4<1>;
L_00000225f7342aa0 .functor OR 1, L_00000225f73429c0, L_00000225f7342f00, C4<0>, C4<0>;
L_00000225f73432f0 .functor XOR 1, L_00000225f7273f60, L_00000225f72723e0, C4<0>, C4<0>;
L_00000225f7341990 .functor XOR 1, L_00000225f73432f0, L_00000225f7273600, C4<0>, C4<0>;
v00000225f71b81e0_0 .net "Debe", 0 0, L_00000225f7342aa0;  1 drivers
v00000225f71b6ac0_0 .net "Din", 0 0, L_00000225f7273600;  1 drivers
v00000225f71b85a0_0 .net "Dout", 0 0, L_00000225f7341990;  1 drivers
v00000225f71b6b60_0 .net "Ri", 0 0, L_00000225f72723e0;  1 drivers
v00000225f71b8640_0 .net "Si", 0 0, L_00000225f7273f60;  1 drivers
v00000225f71b86e0_0 .net *"_ivl_0", 0 0, L_00000225f73431a0;  1 drivers
v00000225f71b6ca0_0 .net *"_ivl_10", 0 0, L_00000225f73432f0;  1 drivers
v00000225f71b8820_0 .net *"_ivl_2", 0 0, L_00000225f7342d40;  1 drivers
v00000225f71bad00_0 .net *"_ivl_4", 0 0, L_00000225f73429c0;  1 drivers
v00000225f71bab20_0 .net *"_ivl_6", 0 0, L_00000225f7342f00;  1 drivers
S_00000225f71cc470 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088a90 .param/l "i" 0 5 102, +C4<01000>;
S_00000225f71cb980 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cc470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7342f70 .functor AND 1, L_00000225f7274140, L_00000225f7273b00, C4<1>, C4<1>;
L_00000225f7341a00 .functor AND 1, L_00000225f7273b00, L_00000225f7274780, C4<1>, C4<1>;
L_00000225f7342e20 .functor OR 1, L_00000225f7342f70, L_00000225f7341a00, C4<0>, C4<0>;
L_00000225f7342b80 .functor AND 1, L_00000225f7274140, L_00000225f7274780, C4<1>, C4<1>;
L_00000225f7341fb0 .functor OR 1, L_00000225f7342e20, L_00000225f7342b80, C4<0>, C4<0>;
L_00000225f7343280 .functor XOR 1, L_00000225f7274140, L_00000225f7273b00, C4<0>, C4<0>;
L_00000225f7341d10 .functor XOR 1, L_00000225f7343280, L_00000225f7274780, C4<0>, C4<0>;
v00000225f71bada0_0 .net "Debe", 0 0, L_00000225f7341fb0;  1 drivers
v00000225f71b8b40_0 .net "Din", 0 0, L_00000225f7274780;  1 drivers
v00000225f71baee0_0 .net "Dout", 0 0, L_00000225f7341d10;  1 drivers
v00000225f71ba080_0 .net "Ri", 0 0, L_00000225f7273b00;  1 drivers
v00000225f71b90e0_0 .net "Si", 0 0, L_00000225f7274140;  1 drivers
v00000225f71b99a0_0 .net *"_ivl_0", 0 0, L_00000225f7342f70;  1 drivers
v00000225f71ba300_0 .net *"_ivl_10", 0 0, L_00000225f7343280;  1 drivers
v00000225f71b9ea0_0 .net *"_ivl_2", 0 0, L_00000225f7341a00;  1 drivers
v00000225f71b9680_0 .net *"_ivl_4", 0 0, L_00000225f7342e20;  1 drivers
v00000225f71baf80_0 .net *"_ivl_6", 0 0, L_00000225f7342b80;  1 drivers
S_00000225f71cb4d0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088bd0 .param/l "i" 0 5 102, +C4<01001>;
S_00000225f71cb7f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cb4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7342100 .functor AND 1, L_00000225f7273100, L_00000225f72741e0, C4<1>, C4<1>;
L_00000225f7342e90 .functor AND 1, L_00000225f72741e0, L_00000225f7274320, C4<1>, C4<1>;
L_00000225f73421e0 .functor OR 1, L_00000225f7342100, L_00000225f7342e90, C4<0>, C4<0>;
L_00000225f7341df0 .functor AND 1, L_00000225f7273100, L_00000225f7274320, C4<1>, C4<1>;
L_00000225f7342480 .functor OR 1, L_00000225f73421e0, L_00000225f7341df0, C4<0>, C4<0>;
L_00000225f7342fe0 .functor XOR 1, L_00000225f7273100, L_00000225f72741e0, C4<0>, C4<0>;
L_00000225f7342250 .functor XOR 1, L_00000225f7342fe0, L_00000225f7274320, C4<0>, C4<0>;
v00000225f71ba760_0 .net "Debe", 0 0, L_00000225f7342480;  1 drivers
v00000225f71bb020_0 .net "Din", 0 0, L_00000225f7274320;  1 drivers
v00000225f71b9a40_0 .net "Dout", 0 0, L_00000225f7342250;  1 drivers
v00000225f71ba120_0 .net "Ri", 0 0, L_00000225f72741e0;  1 drivers
v00000225f71baa80_0 .net "Si", 0 0, L_00000225f7273100;  1 drivers
v00000225f71b9180_0 .net *"_ivl_0", 0 0, L_00000225f7342100;  1 drivers
v00000225f71b8aa0_0 .net *"_ivl_10", 0 0, L_00000225f7342fe0;  1 drivers
v00000225f71bb160_0 .net *"_ivl_2", 0 0, L_00000225f7342e90;  1 drivers
v00000225f71ba4e0_0 .net *"_ivl_4", 0 0, L_00000225f73421e0;  1 drivers
v00000225f71b9ae0_0 .net *"_ivl_6", 0 0, L_00000225f7341df0;  1 drivers
S_00000225f71cc150 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088c90 .param/l "i" 0 5 102, +C4<01010>;
S_00000225f71cc790 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cc150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7342950 .functor AND 1, L_00000225f7273240, L_00000225f7274280, C4<1>, C4<1>;
L_00000225f7342020 .functor AND 1, L_00000225f7274280, L_00000225f7273d80, C4<1>, C4<1>;
L_00000225f7341d80 .functor OR 1, L_00000225f7342950, L_00000225f7342020, C4<0>, C4<0>;
L_00000225f7342bf0 .functor AND 1, L_00000225f7273240, L_00000225f7273d80, C4<1>, C4<1>;
L_00000225f73418b0 .functor OR 1, L_00000225f7341d80, L_00000225f7342bf0, C4<0>, C4<0>;
L_00000225f73428e0 .functor XOR 1, L_00000225f7273240, L_00000225f7274280, C4<0>, C4<0>;
L_00000225f7342a30 .functor XOR 1, L_00000225f73428e0, L_00000225f7273d80, C4<0>, C4<0>;
v00000225f71babc0_0 .net "Debe", 0 0, L_00000225f73418b0;  1 drivers
v00000225f71ba3a0_0 .net "Din", 0 0, L_00000225f7273d80;  1 drivers
v00000225f71ba6c0_0 .net "Dout", 0 0, L_00000225f7342a30;  1 drivers
v00000225f71b8a00_0 .net "Ri", 0 0, L_00000225f7274280;  1 drivers
v00000225f71b95e0_0 .net "Si", 0 0, L_00000225f7273240;  1 drivers
v00000225f71b9400_0 .net *"_ivl_0", 0 0, L_00000225f7342950;  1 drivers
v00000225f71bac60_0 .net *"_ivl_10", 0 0, L_00000225f73428e0;  1 drivers
v00000225f71ba440_0 .net *"_ivl_2", 0 0, L_00000225f7342020;  1 drivers
v00000225f71bb0c0_0 .net *"_ivl_4", 0 0, L_00000225f7341d80;  1 drivers
v00000225f71ba800_0 .net *"_ivl_6", 0 0, L_00000225f7342bf0;  1 drivers
S_00000225f71ca9e0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088950 .param/l "i" 0 5 102, +C4<01011>;
S_00000225f71cb020 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ca9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73433d0 .functor AND 1, L_00000225f72743c0, L_00000225f7274460, C4<1>, C4<1>;
L_00000225f7343440 .functor AND 1, L_00000225f7274460, L_00000225f72736a0, C4<1>, C4<1>;
L_00000225f73430c0 .functor OR 1, L_00000225f73433d0, L_00000225f7343440, C4<0>, C4<0>;
L_00000225f7342870 .functor AND 1, L_00000225f72743c0, L_00000225f72736a0, C4<1>, C4<1>;
L_00000225f73422c0 .functor OR 1, L_00000225f73430c0, L_00000225f7342870, C4<0>, C4<0>;
L_00000225f7343130 .functor XOR 1, L_00000225f72743c0, L_00000225f7274460, C4<0>, C4<0>;
L_00000225f7341b50 .functor XOR 1, L_00000225f7343130, L_00000225f72736a0, C4<0>, C4<0>;
v00000225f71ba8a0_0 .net "Debe", 0 0, L_00000225f73422c0;  1 drivers
v00000225f71ba580_0 .net "Din", 0 0, L_00000225f72736a0;  1 drivers
v00000225f71b8be0_0 .net "Dout", 0 0, L_00000225f7341b50;  1 drivers
v00000225f71ba620_0 .net "Ri", 0 0, L_00000225f7274460;  1 drivers
v00000225f71b9b80_0 .net "Si", 0 0, L_00000225f72743c0;  1 drivers
v00000225f71ba1c0_0 .net *"_ivl_0", 0 0, L_00000225f73433d0;  1 drivers
v00000225f71b8c80_0 .net *"_ivl_10", 0 0, L_00000225f7343130;  1 drivers
v00000225f71b94a0_0 .net *"_ivl_2", 0 0, L_00000225f7343440;  1 drivers
v00000225f71ba9e0_0 .net *"_ivl_4", 0 0, L_00000225f73430c0;  1 drivers
v00000225f71b9360_0 .net *"_ivl_6", 0 0, L_00000225f7342870;  1 drivers
S_00000225f71cb340 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088dd0 .param/l "i" 0 5 102, +C4<01100>;
S_00000225f71cad00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cb340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7341920 .functor AND 1, L_00000225f72722a0, L_00000225f7272660, C4<1>, C4<1>;
L_00000225f7341e60 .functor AND 1, L_00000225f7272660, L_00000225f7272480, C4<1>, C4<1>;
L_00000225f7342330 .functor OR 1, L_00000225f7341920, L_00000225f7341e60, C4<0>, C4<0>;
L_00000225f7342410 .functor AND 1, L_00000225f72722a0, L_00000225f7272480, C4<1>, C4<1>;
L_00000225f7341bc0 .functor OR 1, L_00000225f7342330, L_00000225f7342410, C4<0>, C4<0>;
L_00000225f73423a0 .functor XOR 1, L_00000225f72722a0, L_00000225f7272660, C4<0>, C4<0>;
L_00000225f7341c30 .functor XOR 1, L_00000225f73423a0, L_00000225f7272480, C4<0>, C4<0>;
v00000225f71ba940_0 .net "Debe", 0 0, L_00000225f7341bc0;  1 drivers
v00000225f71bae40_0 .net "Din", 0 0, L_00000225f7272480;  1 drivers
v00000225f71b8dc0_0 .net "Dout", 0 0, L_00000225f7341c30;  1 drivers
v00000225f71b8d20_0 .net "Ri", 0 0, L_00000225f7272660;  1 drivers
v00000225f71b8e60_0 .net "Si", 0 0, L_00000225f72722a0;  1 drivers
v00000225f71b8f00_0 .net *"_ivl_0", 0 0, L_00000225f7341920;  1 drivers
v00000225f71b8fa0_0 .net *"_ivl_10", 0 0, L_00000225f73423a0;  1 drivers
v00000225f71b9040_0 .net *"_ivl_2", 0 0, L_00000225f7341e60;  1 drivers
v00000225f71b9220_0 .net *"_ivl_4", 0 0, L_00000225f7342330;  1 drivers
v00000225f71b92c0_0 .net *"_ivl_6", 0 0, L_00000225f7342410;  1 drivers
S_00000225f71cb660 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088f10 .param/l "i" 0 5 102, +C4<01101>;
S_00000225f71cbb10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cb660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7341ed0 .functor AND 1, L_00000225f72732e0, L_00000225f7272fc0, C4<1>, C4<1>;
L_00000225f73424f0 .functor AND 1, L_00000225f7272fc0, L_00000225f7273ba0, C4<1>, C4<1>;
L_00000225f7342560 .functor OR 1, L_00000225f7341ed0, L_00000225f73424f0, C4<0>, C4<0>;
L_00000225f73425d0 .functor AND 1, L_00000225f72732e0, L_00000225f7273ba0, C4<1>, C4<1>;
L_00000225f7344f60 .functor OR 1, L_00000225f7342560, L_00000225f73425d0, C4<0>, C4<0>;
L_00000225f7344d30 .functor XOR 1, L_00000225f72732e0, L_00000225f7272fc0, C4<0>, C4<0>;
L_00000225f7343750 .functor XOR 1, L_00000225f7344d30, L_00000225f7273ba0, C4<0>, C4<0>;
v00000225f71b9c20_0 .net "Debe", 0 0, L_00000225f7344f60;  1 drivers
v00000225f71b9540_0 .net "Din", 0 0, L_00000225f7273ba0;  1 drivers
v00000225f71b9f40_0 .net "Dout", 0 0, L_00000225f7343750;  1 drivers
v00000225f71b9720_0 .net "Ri", 0 0, L_00000225f7272fc0;  1 drivers
v00000225f71b97c0_0 .net "Si", 0 0, L_00000225f72732e0;  1 drivers
v00000225f71b9900_0 .net *"_ivl_0", 0 0, L_00000225f7341ed0;  1 drivers
v00000225f71b9860_0 .net *"_ivl_10", 0 0, L_00000225f7344d30;  1 drivers
v00000225f71b9cc0_0 .net *"_ivl_2", 0 0, L_00000225f73424f0;  1 drivers
v00000225f71b9d60_0 .net *"_ivl_4", 0 0, L_00000225f7342560;  1 drivers
v00000225f71b9e00_0 .net *"_ivl_6", 0 0, L_00000225f73425d0;  1 drivers
S_00000225f71cbca0 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088f50 .param/l "i" 0 5 102, +C4<01110>;
S_00000225f71cbe30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71cbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7344320 .functor AND 1, L_00000225f7272340, L_00000225f72737e0, C4<1>, C4<1>;
L_00000225f73437c0 .functor AND 1, L_00000225f72737e0, L_00000225f7273060, C4<1>, C4<1>;
L_00000225f7343520 .functor OR 1, L_00000225f7344320, L_00000225f73437c0, C4<0>, C4<0>;
L_00000225f7344a20 .functor AND 1, L_00000225f7272340, L_00000225f7273060, C4<1>, C4<1>;
L_00000225f7343d70 .functor OR 1, L_00000225f7343520, L_00000225f7344a20, C4<0>, C4<0>;
L_00000225f7344be0 .functor XOR 1, L_00000225f7272340, L_00000225f72737e0, C4<0>, C4<0>;
L_00000225f7343590 .functor XOR 1, L_00000225f7344be0, L_00000225f7273060, C4<0>, C4<0>;
v00000225f71b9fe0_0 .net "Debe", 0 0, L_00000225f7343d70;  1 drivers
v00000225f71ba260_0 .net "Din", 0 0, L_00000225f7273060;  1 drivers
v00000225f71bd960_0 .net "Dout", 0 0, L_00000225f7343590;  1 drivers
v00000225f71bcce0_0 .net "Ri", 0 0, L_00000225f72737e0;  1 drivers
v00000225f71bb840_0 .net "Si", 0 0, L_00000225f7272340;  1 drivers
v00000225f71bb700_0 .net *"_ivl_0", 0 0, L_00000225f7344320;  1 drivers
v00000225f71bcd80_0 .net *"_ivl_10", 0 0, L_00000225f7344be0;  1 drivers
v00000225f71bd3c0_0 .net *"_ivl_2", 0 0, L_00000225f73437c0;  1 drivers
v00000225f71bc2e0_0 .net *"_ivl_4", 0 0, L_00000225f7343520;  1 drivers
v00000225f71bbe80_0 .net *"_ivl_6", 0 0, L_00000225f7344a20;  1 drivers
S_00000225f71ddcc0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7088990 .param/l "i" 0 5 102, +C4<01111>;
S_00000225f71de7b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ddcc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73442b0 .functor AND 1, L_00000225f7272520, L_00000225f7272e80, C4<1>, C4<1>;
L_00000225f7343d00 .functor AND 1, L_00000225f7272e80, L_00000225f7272980, C4<1>, C4<1>;
L_00000225f7344630 .functor OR 1, L_00000225f73442b0, L_00000225f7343d00, C4<0>, C4<0>;
L_00000225f73449b0 .functor AND 1, L_00000225f7272520, L_00000225f7272980, C4<1>, C4<1>;
L_00000225f7344c50 .functor OR 1, L_00000225f7344630, L_00000225f73449b0, C4<0>, C4<0>;
L_00000225f7344fd0 .functor XOR 1, L_00000225f7272520, L_00000225f7272e80, C4<0>, C4<0>;
L_00000225f7344400 .functor XOR 1, L_00000225f7344fd0, L_00000225f7272980, C4<0>, C4<0>;
v00000225f71bd280_0 .net "Debe", 0 0, L_00000225f7344c50;  1 drivers
v00000225f71bcb00_0 .net "Din", 0 0, L_00000225f7272980;  1 drivers
v00000225f71bd6e0_0 .net "Dout", 0 0, L_00000225f7344400;  1 drivers
v00000225f71bc060_0 .net "Ri", 0 0, L_00000225f7272e80;  1 drivers
v00000225f71bd140_0 .net "Si", 0 0, L_00000225f7272520;  1 drivers
v00000225f71bcba0_0 .net *"_ivl_0", 0 0, L_00000225f73442b0;  1 drivers
v00000225f71bc6a0_0 .net *"_ivl_10", 0 0, L_00000225f7344fd0;  1 drivers
v00000225f71bb3e0_0 .net *"_ivl_2", 0 0, L_00000225f7343d00;  1 drivers
v00000225f71bc880_0 .net *"_ivl_4", 0 0, L_00000225f7344630;  1 drivers
v00000225f71bbfc0_0 .net *"_ivl_6", 0 0, L_00000225f73449b0;  1 drivers
S_00000225f71ddb30 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7089fd0 .param/l "i" 0 5 102, +C4<010000>;
S_00000225f71dcb90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ddb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7343de0 .functor AND 1, L_00000225f7272840, L_00000225f72740a0, C4<1>, C4<1>;
L_00000225f73446a0 .functor AND 1, L_00000225f72740a0, L_00000225f7272c00, C4<1>, C4<1>;
L_00000225f7344470 .functor OR 1, L_00000225f7343de0, L_00000225f73446a0, C4<0>, C4<0>;
L_00000225f73447f0 .functor AND 1, L_00000225f7272840, L_00000225f7272c00, C4<1>, C4<1>;
L_00000225f7343600 .functor OR 1, L_00000225f7344470, L_00000225f73447f0, C4<0>, C4<0>;
L_00000225f7344cc0 .functor XOR 1, L_00000225f7272840, L_00000225f72740a0, C4<0>, C4<0>;
L_00000225f73448d0 .functor XOR 1, L_00000225f7344cc0, L_00000225f7272c00, C4<0>, C4<0>;
v00000225f71bcc40_0 .net "Debe", 0 0, L_00000225f7343600;  1 drivers
v00000225f71bd820_0 .net "Din", 0 0, L_00000225f7272c00;  1 drivers
v00000225f71bc560_0 .net "Dout", 0 0, L_00000225f73448d0;  1 drivers
v00000225f71bd320_0 .net "Ri", 0 0, L_00000225f72740a0;  1 drivers
v00000225f71bc9c0_0 .net "Si", 0 0, L_00000225f7272840;  1 drivers
v00000225f71bb7a0_0 .net *"_ivl_0", 0 0, L_00000225f7343de0;  1 drivers
v00000225f71bc740_0 .net *"_ivl_10", 0 0, L_00000225f7344cc0;  1 drivers
v00000225f71bb5c0_0 .net *"_ivl_2", 0 0, L_00000225f73446a0;  1 drivers
v00000225f71bd460_0 .net *"_ivl_4", 0 0, L_00000225f7344470;  1 drivers
v00000225f71bce20_0 .net *"_ivl_6", 0 0, L_00000225f73447f0;  1 drivers
S_00000225f71ddfe0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f708a110 .param/l "i" 0 5 102, +C4<010001>;
S_00000225f71dde50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71ddfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7343b40 .functor AND 1, L_00000225f7273ce0, L_00000225f7274500, C4<1>, C4<1>;
L_00000225f7343e50 .functor AND 1, L_00000225f7274500, L_00000225f7273380, C4<1>, C4<1>;
L_00000225f7344940 .functor OR 1, L_00000225f7343b40, L_00000225f7343e50, C4<0>, C4<0>;
L_00000225f7343ec0 .functor AND 1, L_00000225f7273ce0, L_00000225f7273380, C4<1>, C4<1>;
L_00000225f7344da0 .functor OR 1, L_00000225f7344940, L_00000225f7343ec0, C4<0>, C4<0>;
L_00000225f7344a90 .functor XOR 1, L_00000225f7273ce0, L_00000225f7274500, C4<0>, C4<0>;
L_00000225f7343c20 .functor XOR 1, L_00000225f7344a90, L_00000225f7273380, C4<0>, C4<0>;
v00000225f71bd500_0 .net "Debe", 0 0, L_00000225f7344da0;  1 drivers
v00000225f71bcec0_0 .net "Din", 0 0, L_00000225f7273380;  1 drivers
v00000225f71bd1e0_0 .net "Dout", 0 0, L_00000225f7343c20;  1 drivers
v00000225f71bb480_0 .net "Ri", 0 0, L_00000225f7274500;  1 drivers
v00000225f71bd5a0_0 .net "Si", 0 0, L_00000225f7273ce0;  1 drivers
v00000225f71bb8e0_0 .net *"_ivl_0", 0 0, L_00000225f7343b40;  1 drivers
v00000225f71bb520_0 .net *"_ivl_10", 0 0, L_00000225f7344a90;  1 drivers
v00000225f71bcf60_0 .net *"_ivl_2", 0 0, L_00000225f7343e50;  1 drivers
v00000225f71bc380_0 .net *"_ivl_4", 0 0, L_00000225f7344940;  1 drivers
v00000225f71bc420_0 .net *"_ivl_6", 0 0, L_00000225f7343ec0;  1 drivers
S_00000225f71de170 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f708a4d0 .param/l "i" 0 5 102, +C4<010010>;
S_00000225f71de300 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71de170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73436e0 .functor AND 1, L_00000225f7274820, L_00000225f7273420, C4<1>, C4<1>;
L_00000225f73444e0 .functor AND 1, L_00000225f7273420, L_00000225f7272f20, C4<1>, C4<1>;
L_00000225f7344390 .functor OR 1, L_00000225f73436e0, L_00000225f73444e0, C4<0>, C4<0>;
L_00000225f7344b00 .functor AND 1, L_00000225f7274820, L_00000225f7272f20, C4<1>, C4<1>;
L_00000225f7343f30 .functor OR 1, L_00000225f7344390, L_00000225f7344b00, C4<0>, C4<0>;
L_00000225f7344550 .functor XOR 1, L_00000225f7274820, L_00000225f7273420, C4<0>, C4<0>;
L_00000225f7343670 .functor XOR 1, L_00000225f7344550, L_00000225f7272f20, C4<0>, C4<0>;
v00000225f71bd640_0 .net "Debe", 0 0, L_00000225f7343f30;  1 drivers
v00000225f71bca60_0 .net "Din", 0 0, L_00000225f7272f20;  1 drivers
v00000225f71bc920_0 .net "Dout", 0 0, L_00000225f7343670;  1 drivers
v00000225f71bd780_0 .net "Ri", 0 0, L_00000225f7273420;  1 drivers
v00000225f71bd8c0_0 .net "Si", 0 0, L_00000225f7274820;  1 drivers
v00000225f71bc1a0_0 .net *"_ivl_0", 0 0, L_00000225f73436e0;  1 drivers
v00000225f71bc7e0_0 .net *"_ivl_10", 0 0, L_00000225f7344550;  1 drivers
v00000225f71bba20_0 .net *"_ivl_2", 0 0, L_00000225f73444e0;  1 drivers
v00000225f71bbf20_0 .net *"_ivl_4", 0 0, L_00000225f7344390;  1 drivers
v00000225f71bc100_0 .net *"_ivl_6", 0 0, L_00000225f7344b00;  1 drivers
S_00000225f71dd4f0 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f708a290 .param/l "i" 0 5 102, +C4<010011>;
S_00000225f71de490 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dd4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7343830 .functor AND 1, L_00000225f7273ec0, L_00000225f72728e0, C4<1>, C4<1>;
L_00000225f73445c0 .functor AND 1, L_00000225f72728e0, L_00000225f72720c0, C4<1>, C4<1>;
L_00000225f73438a0 .functor OR 1, L_00000225f7343830, L_00000225f73445c0, C4<0>, C4<0>;
L_00000225f73440f0 .functor AND 1, L_00000225f7273ec0, L_00000225f72720c0, C4<1>, C4<1>;
L_00000225f7343910 .functor OR 1, L_00000225f73438a0, L_00000225f73440f0, C4<0>, C4<0>;
L_00000225f7343980 .functor XOR 1, L_00000225f7273ec0, L_00000225f72728e0, C4<0>, C4<0>;
L_00000225f7344710 .functor XOR 1, L_00000225f7343980, L_00000225f72720c0, C4<0>, C4<0>;
v00000225f71bbd40_0 .net "Debe", 0 0, L_00000225f7343910;  1 drivers
v00000225f71bb980_0 .net "Din", 0 0, L_00000225f72720c0;  1 drivers
v00000225f71bc4c0_0 .net "Dout", 0 0, L_00000225f7344710;  1 drivers
v00000225f71bb200_0 .net "Ri", 0 0, L_00000225f72728e0;  1 drivers
v00000225f71bd000_0 .net "Si", 0 0, L_00000225f7273ec0;  1 drivers
v00000225f71bb2a0_0 .net *"_ivl_0", 0 0, L_00000225f7343830;  1 drivers
v00000225f71bc600_0 .net *"_ivl_10", 0 0, L_00000225f7343980;  1 drivers
v00000225f71bd0a0_0 .net *"_ivl_2", 0 0, L_00000225f73445c0;  1 drivers
v00000225f71bb340_0 .net *"_ivl_4", 0 0, L_00000225f73438a0;  1 drivers
v00000225f71bb660_0 .net *"_ivl_6", 0 0, L_00000225f73440f0;  1 drivers
S_00000225f71dceb0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f70896d0 .param/l "i" 0 5 102, +C4<010100>;
S_00000225f71dd9a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7344160 .functor AND 1, L_00000225f7272a20, L_00000225f7274000, C4<1>, C4<1>;
L_00000225f7345040 .functor AND 1, L_00000225f7274000, L_00000225f7272ac0, C4<1>, C4<1>;
L_00000225f7344b70 .functor OR 1, L_00000225f7344160, L_00000225f7345040, C4<0>, C4<0>;
L_00000225f7344860 .functor AND 1, L_00000225f7272a20, L_00000225f7272ac0, C4<1>, C4<1>;
L_00000225f7344080 .functor OR 1, L_00000225f7344b70, L_00000225f7344860, C4<0>, C4<0>;
L_00000225f73439f0 .functor XOR 1, L_00000225f7272a20, L_00000225f7274000, C4<0>, C4<0>;
L_00000225f7344e10 .functor XOR 1, L_00000225f73439f0, L_00000225f7272ac0, C4<0>, C4<0>;
v00000225f71bbac0_0 .net "Debe", 0 0, L_00000225f7344080;  1 drivers
v00000225f71bbb60_0 .net "Din", 0 0, L_00000225f7272ac0;  1 drivers
v00000225f71bbc00_0 .net "Dout", 0 0, L_00000225f7344e10;  1 drivers
v00000225f71bbca0_0 .net "Ri", 0 0, L_00000225f7274000;  1 drivers
v00000225f71bbde0_0 .net "Si", 0 0, L_00000225f7272a20;  1 drivers
v00000225f71bc240_0 .net *"_ivl_0", 0 0, L_00000225f7344160;  1 drivers
v00000225f71c0020_0 .net *"_ivl_10", 0 0, L_00000225f73439f0;  1 drivers
v00000225f71bf120_0 .net *"_ivl_2", 0 0, L_00000225f7345040;  1 drivers
v00000225f71bfd00_0 .net *"_ivl_4", 0 0, L_00000225f7344b70;  1 drivers
v00000225f71bf260_0 .net *"_ivl_6", 0 0, L_00000225f7344860;  1 drivers
S_00000225f71dd1d0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f708a310 .param/l "i" 0 5 102, +C4<010101>;
S_00000225f71de620 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dd1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7344780 .functor AND 1, L_00000225f7272200, L_00000225f7272b60, C4<1>, C4<1>;
L_00000225f7343fa0 .functor AND 1, L_00000225f7272b60, L_00000225f7274aa0, C4<1>, C4<1>;
L_00000225f7343bb0 .functor OR 1, L_00000225f7344780, L_00000225f7343fa0, C4<0>, C4<0>;
L_00000225f7344e80 .functor AND 1, L_00000225f7272200, L_00000225f7274aa0, C4<1>, C4<1>;
L_00000225f7343a60 .functor OR 1, L_00000225f7343bb0, L_00000225f7344e80, C4<0>, C4<0>;
L_00000225f7344ef0 .functor XOR 1, L_00000225f7272200, L_00000225f7272b60, C4<0>, C4<0>;
L_00000225f73434b0 .functor XOR 1, L_00000225f7344ef0, L_00000225f7274aa0, C4<0>, C4<0>;
v00000225f71be860_0 .net "Debe", 0 0, L_00000225f7343a60;  1 drivers
v00000225f71bf6c0_0 .net "Din", 0 0, L_00000225f7274aa0;  1 drivers
v00000225f71be9a0_0 .net "Dout", 0 0, L_00000225f73434b0;  1 drivers
v00000225f71bed60_0 .net "Ri", 0 0, L_00000225f7272b60;  1 drivers
v00000225f71be900_0 .net "Si", 0 0, L_00000225f7272200;  1 drivers
v00000225f71bf1c0_0 .net *"_ivl_0", 0 0, L_00000225f7344780;  1 drivers
v00000225f71bdf00_0 .net *"_ivl_10", 0 0, L_00000225f7344ef0;  1 drivers
v00000225f71beea0_0 .net *"_ivl_2", 0 0, L_00000225f7343fa0;  1 drivers
v00000225f71bddc0_0 .net *"_ivl_4", 0 0, L_00000225f7343bb0;  1 drivers
v00000225f71bf620_0 .net *"_ivl_6", 0 0, L_00000225f7344e80;  1 drivers
S_00000225f71dca00 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7089790 .param/l "i" 0 5 102, +C4<010110>;
S_00000225f71dd040 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dca00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7344010 .functor AND 1, L_00000225f72768a0, L_00000225f7275360, C4<1>, C4<1>;
L_00000225f7343ad0 .functor AND 1, L_00000225f7275360, L_00000225f7275720, C4<1>, C4<1>;
L_00000225f7343c90 .functor OR 1, L_00000225f7344010, L_00000225f7343ad0, C4<0>, C4<0>;
L_00000225f73441d0 .functor AND 1, L_00000225f72768a0, L_00000225f7275720, C4<1>, C4<1>;
L_00000225f7344240 .functor OR 1, L_00000225f7343c90, L_00000225f73441d0, C4<0>, C4<0>;
L_00000225f7345b30 .functor XOR 1, L_00000225f72768a0, L_00000225f7275360, C4<0>, C4<0>;
L_00000225f73453c0 .functor XOR 1, L_00000225f7345b30, L_00000225f7275720, C4<0>, C4<0>;
v00000225f71bf760_0 .net "Debe", 0 0, L_00000225f7344240;  1 drivers
v00000225f71bfc60_0 .net "Din", 0 0, L_00000225f7275720;  1 drivers
v00000225f71bf440_0 .net "Dout", 0 0, L_00000225f73453c0;  1 drivers
v00000225f71bf9e0_0 .net "Ri", 0 0, L_00000225f7275360;  1 drivers
v00000225f71be4a0_0 .net "Si", 0 0, L_00000225f72768a0;  1 drivers
v00000225f71bfa80_0 .net *"_ivl_0", 0 0, L_00000225f7344010;  1 drivers
v00000225f71be040_0 .net *"_ivl_10", 0 0, L_00000225f7345b30;  1 drivers
v00000225f71bdc80_0 .net *"_ivl_2", 0 0, L_00000225f7343ad0;  1 drivers
v00000225f71bf4e0_0 .net *"_ivl_4", 0 0, L_00000225f7343c90;  1 drivers
v00000225f71be180_0 .net *"_ivl_6", 0 0, L_00000225f73441d0;  1 drivers
S_00000225f71dd680 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f70897d0 .param/l "i" 0 5 102, +C4<010111>;
S_00000225f71dcd20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dd680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7345120 .functor AND 1, L_00000225f7276120, L_00000225f7277020, C4<1>, C4<1>;
L_00000225f7345a50 .functor AND 1, L_00000225f7277020, L_00000225f7276c60, C4<1>, C4<1>;
L_00000225f7345350 .functor OR 1, L_00000225f7345120, L_00000225f7345a50, C4<0>, C4<0>;
L_00000225f73459e0 .functor AND 1, L_00000225f7276120, L_00000225f7276c60, C4<1>, C4<1>;
L_00000225f7345ac0 .functor OR 1, L_00000225f7345350, L_00000225f73459e0, C4<0>, C4<0>;
L_00000225f7345200 .functor XOR 1, L_00000225f7276120, L_00000225f7277020, C4<0>, C4<0>;
L_00000225f73454a0 .functor XOR 1, L_00000225f7345200, L_00000225f7276c60, C4<0>, C4<0>;
v00000225f71bf800_0 .net "Debe", 0 0, L_00000225f7345ac0;  1 drivers
v00000225f71bfb20_0 .net "Din", 0 0, L_00000225f7276c60;  1 drivers
v00000225f71bf300_0 .net "Dout", 0 0, L_00000225f73454a0;  1 drivers
v00000225f71bf3a0_0 .net "Ri", 0 0, L_00000225f7277020;  1 drivers
v00000225f71bfe40_0 .net "Si", 0 0, L_00000225f7276120;  1 drivers
v00000225f71bfbc0_0 .net *"_ivl_0", 0 0, L_00000225f7345120;  1 drivers
v00000225f71bea40_0 .net *"_ivl_10", 0 0, L_00000225f7345200;  1 drivers
v00000225f71bef40_0 .net *"_ivl_2", 0 0, L_00000225f7345a50;  1 drivers
v00000225f71be220_0 .net *"_ivl_4", 0 0, L_00000225f7345350;  1 drivers
v00000225f71bee00_0 .net *"_ivl_6", 0 0, L_00000225f73459e0;  1 drivers
S_00000225f71dd810 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_00000225f71c9970;
 .timescale -9 -12;
P_00000225f7089bd0 .param/l "i" 0 5 102, +C4<011000>;
S_00000225f71dd360 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f71dd810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7345cf0 .functor AND 1, L_00000225f7275400, L_00000225f7274e60, C4<1>, C4<1>;
L_00000225f7345ba0 .functor AND 1, L_00000225f7274e60, L_00000225f7276580, C4<1>, C4<1>;
L_00000225f7345eb0 .functor OR 1, L_00000225f7345cf0, L_00000225f7345ba0, C4<0>, C4<0>;
L_00000225f7345580 .functor AND 1, L_00000225f7275400, L_00000225f7276580, C4<1>, C4<1>;
L_00000225f7345190 .functor OR 1, L_00000225f7345eb0, L_00000225f7345580, C4<0>, C4<0>;
L_00000225f7345d60 .functor XOR 1, L_00000225f7275400, L_00000225f7274e60, C4<0>, C4<0>;
L_00000225f7345c10 .functor XOR 1, L_00000225f7345d60, L_00000225f7276580, C4<0>, C4<0>;
v00000225f71be680_0 .net "Debe", 0 0, L_00000225f7345190;  1 drivers
v00000225f71be540_0 .net "Din", 0 0, L_00000225f7276580;  1 drivers
v00000225f71bdfa0_0 .net "Dout", 0 0, L_00000225f7345c10;  1 drivers
v00000225f71bec20_0 .net "Ri", 0 0, L_00000225f7274e60;  1 drivers
v00000225f71be7c0_0 .net "Si", 0 0, L_00000225f7275400;  1 drivers
v00000225f71bf580_0 .net *"_ivl_0", 0 0, L_00000225f7345cf0;  1 drivers
v00000225f71bfda0_0 .net *"_ivl_10", 0 0, L_00000225f7345d60;  1 drivers
v00000225f71becc0_0 .net *"_ivl_2", 0 0, L_00000225f7345ba0;  1 drivers
v00000225f71bf8a0_0 .net *"_ivl_4", 0 0, L_00000225f7345eb0;  1 drivers
v00000225f71bf940_0 .net *"_ivl_6", 0 0, L_00000225f7345580;  1 drivers
S_00000225f71e04a0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000225f71c9970;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6bd6610 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6bd6648 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6bd6680 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_00000225f6bd66b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f7345270 .functor NOT 1, L_00000225f7274f00, C4<0>, C4<0>, C4<0>;
L_00000225f73452e0 .functor OR 1, L_00000225f7276d00, L_00000225f7274c80, C4<0>, C4<0>;
L_00000225f7345820 .functor AND 1, L_00000225f7275ea0, L_00000225f73452e0, C4<1>, C4<1>;
v00000225f71be0e0_0 .net *"_ivl_11", 22 0, L_00000225f7275540;  1 drivers
v00000225f71bfee0_0 .net *"_ivl_12", 23 0, L_00000225f7276080;  1 drivers
L_00000225f72e6c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71bff80_0 .net *"_ivl_15", 0 0, L_00000225f72e6c40;  1 drivers
v00000225f71beae0_0 .net *"_ivl_17", 0 0, L_00000225f7274c80;  1 drivers
v00000225f71be720_0 .net *"_ivl_19", 0 0, L_00000225f73452e0;  1 drivers
v00000225f71c00c0_0 .net *"_ivl_21", 0 0, L_00000225f7345820;  1 drivers
L_00000225f72e6c88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f71c0160_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e6c88;  1 drivers
L_00000225f72e6cd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71befe0_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e6cd0;  1 drivers
v00000225f71bda00_0 .net *"_ivl_26", 23 0, L_00000225f72754a0;  1 drivers
v00000225f71bdaa0_0 .net *"_ivl_3", 3 0, L_00000225f7276620;  1 drivers
v00000225f71bdb40_0 .net *"_ivl_33", 0 0, L_00000225f7275040;  1 drivers
v00000225f71bdbe0_0 .net *"_ivl_34", 7 0, L_00000225f7276300;  1 drivers
L_00000225f72e6d18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f71bdd20_0 .net *"_ivl_37", 6 0, L_00000225f72e6d18;  1 drivers
v00000225f71bde60_0 .net *"_ivl_7", 0 0, L_00000225f7274f00;  1 drivers
v00000225f71be2c0_0 .net "boolean", 0 0, L_00000225f7276d00;  1 drivers
v00000225f71beb80_0 .net "exp", 7 0, L_00000225f72763a0;  alias, 1 drivers
v00000225f71be360_0 .net "exp_round", 7 0, L_00000225f7275860;  alias, 1 drivers
v00000225f71be400_0 .net "guard", 0 0, L_00000225f7275ea0;  1 drivers
v00000225f71bf080_0 .net "is_even", 0 0, L_00000225f7345270;  1 drivers
v00000225f71be5e0_0 .net "ms", 27 0, L_00000225f7274fa0;  1 drivers
v00000225f71c1880_0 .net "ms_round", 22 0, L_00000225f72748c0;  alias, 1 drivers
v00000225f71c1c40_0 .net "temp", 23 0, L_00000225f72755e0;  1 drivers
L_00000225f7275ea0 .part L_00000225f7274fa0, 4, 1;
L_00000225f7276620 .part L_00000225f7274fa0, 0, 4;
L_00000225f7276d00 .reduce/or L_00000225f7276620;
L_00000225f7274f00 .part L_00000225f7274fa0, 5, 1;
L_00000225f7275540 .part L_00000225f7274fa0, 5, 23;
L_00000225f7276080 .concat [ 23 1 0 0], L_00000225f7275540, L_00000225f72e6c40;
L_00000225f7274c80 .reduce/nor L_00000225f7345270;
L_00000225f72754a0 .functor MUXZ 24, L_00000225f72e6cd0, L_00000225f72e6c88, L_00000225f7345820, C4<>;
L_00000225f72755e0 .arith/sum 24, L_00000225f7276080, L_00000225f72754a0;
L_00000225f72748c0 .part L_00000225f72755e0, 0, 23;
L_00000225f7275040 .part L_00000225f72755e0, 23, 1;
L_00000225f7276300 .concat [ 1 7 0 0], L_00000225f7275040, L_00000225f72e6d18;
L_00000225f7275860 .arith/sum 8, L_00000225f72763a0, L_00000225f7276300;
S_00000225f71deba0 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f6c1bf70 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f6c1bfa8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f6c1bfe0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f71f5040_0 .net "Debe", 8 0, L_00000225f728e7c0;  1 drivers
v00000225f71f6120_0 .net "F", 7 0, L_00000225f728f3a0;  alias, 1 drivers
v00000225f71f6260_0 .net "R", 7 0, L_00000225f728f9e0;  alias, 1 drivers
v00000225f71f6bc0_0 .net "S", 7 0, L_00000225f728f940;  alias, 1 drivers
L_00000225f72e67c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71f6300_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e67c0;  1 drivers
L_00000225f728e540 .part L_00000225f728f940, 0, 1;
L_00000225f728f300 .part L_00000225f728f9e0, 0, 1;
L_00000225f728ee00 .part L_00000225f728e7c0, 0, 1;
L_00000225f728efe0 .part L_00000225f728f940, 1, 1;
L_00000225f728fd00 .part L_00000225f728f9e0, 1, 1;
L_00000225f728da00 .part L_00000225f728e7c0, 1, 1;
L_00000225f728e040 .part L_00000225f728f940, 2, 1;
L_00000225f728fb20 .part L_00000225f728f9e0, 2, 1;
L_00000225f728e9a0 .part L_00000225f728e7c0, 2, 1;
L_00000225f728e5e0 .part L_00000225f728f940, 3, 1;
L_00000225f728f1c0 .part L_00000225f728f9e0, 3, 1;
L_00000225f728fe40 .part L_00000225f728e7c0, 3, 1;
L_00000225f728d8c0 .part L_00000225f728f940, 4, 1;
L_00000225f728e400 .part L_00000225f728f9e0, 4, 1;
L_00000225f728f580 .part L_00000225f728e7c0, 4, 1;
L_00000225f728dfa0 .part L_00000225f728f940, 5, 1;
L_00000225f728de60 .part L_00000225f728f9e0, 5, 1;
L_00000225f728e680 .part L_00000225f728e7c0, 5, 1;
L_00000225f728daa0 .part L_00000225f728f940, 6, 1;
L_00000225f728db40 .part L_00000225f728f9e0, 6, 1;
L_00000225f728e4a0 .part L_00000225f728e7c0, 6, 1;
L_00000225f728e900 .part L_00000225f728f940, 7, 1;
L_00000225f728dbe0 .part L_00000225f728f9e0, 7, 1;
L_00000225f728dc80 .part L_00000225f728e7c0, 7, 1;
LS_00000225f728f3a0_0_0 .concat8 [ 1 1 1 1], L_00000225f70b1100, L_00000225f70b1e20, L_00000225f70b1720, L_00000225f70b2130;
LS_00000225f728f3a0_0_4 .concat8 [ 1 1 1 1], L_00000225f70b0d80, L_00000225f70b1480, L_00000225f733e7b0, L_00000225f733e890;
L_00000225f728f3a0 .concat8 [ 4 4 0 0], LS_00000225f728f3a0_0_0, LS_00000225f728f3a0_0_4;
LS_00000225f728e7c0_0_0 .concat8 [ 1 1 1 1], L_00000225f72e67c0, L_00000225f70b21a0, L_00000225f70b22f0, L_00000225f70b1800;
LS_00000225f728e7c0_0_4 .concat8 [ 1 1 1 1], L_00000225f70b20c0, L_00000225f70b2280, L_00000225f70b13a0, L_00000225f70b1aa0;
LS_00000225f728e7c0_0_8 .concat8 [ 1 0 0 0], L_00000225f733ec80;
L_00000225f728e7c0 .concat8 [ 4 4 1 0], LS_00000225f728e7c0_0_0, LS_00000225f728e7c0_0_4, LS_00000225f728e7c0_0_8;
S_00000225f71df820 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f7089c90 .param/l "i" 0 5 28, +C4<00>;
S_00000225f71e0310 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b1d40 .functor NOT 1, L_00000225f728e540, C4<0>, C4<0>, C4<0>;
L_00000225f70b2360 .functor AND 1, L_00000225f70b1d40, L_00000225f728f300, C4<1>, C4<1>;
L_00000225f70b1b80 .functor NOT 1, L_00000225f728e540, C4<0>, C4<0>, C4<0>;
L_00000225f70b2590 .functor AND 1, L_00000225f70b1b80, L_00000225f728ee00, C4<1>, C4<1>;
L_00000225f70b26e0 .functor OR 1, L_00000225f70b2360, L_00000225f70b2590, C4<0>, C4<0>;
L_00000225f70b27c0 .functor AND 1, L_00000225f728f300, L_00000225f728ee00, C4<1>, C4<1>;
L_00000225f70b21a0 .functor OR 1, L_00000225f70b26e0, L_00000225f70b27c0, C4<0>, C4<0>;
L_00000225f70b0df0 .functor XOR 1, L_00000225f728e540, L_00000225f728f300, C4<0>, C4<0>;
L_00000225f70b1100 .functor XOR 1, L_00000225f70b0df0, L_00000225f728ee00, C4<0>, C4<0>;
v00000225f71c1d80_0 .net "Debe", 0 0, L_00000225f70b21a0;  1 drivers
v00000225f71c20a0_0 .net "Din", 0 0, L_00000225f728ee00;  1 drivers
v00000225f71c0200_0 .net "Dout", 0 0, L_00000225f70b1100;  1 drivers
v00000225f71c11a0_0 .net "Ri", 0 0, L_00000225f728f300;  1 drivers
v00000225f71c25a0_0 .net "Si", 0 0, L_00000225f728e540;  1 drivers
v00000225f71c0520_0 .net *"_ivl_0", 0 0, L_00000225f70b1d40;  1 drivers
v00000225f71c1560_0 .net *"_ivl_10", 0 0, L_00000225f70b27c0;  1 drivers
v00000225f71c05c0_0 .net *"_ivl_14", 0 0, L_00000225f70b0df0;  1 drivers
v00000225f71c0340_0 .net *"_ivl_2", 0 0, L_00000225f70b2360;  1 drivers
v00000225f71c0660_0 .net *"_ivl_4", 0 0, L_00000225f70b1b80;  1 drivers
v00000225f71c0700_0 .net *"_ivl_6", 0 0, L_00000225f70b2590;  1 drivers
v00000225f71c07a0_0 .net *"_ivl_8", 0 0, L_00000225f70b26e0;  1 drivers
S_00000225f71df500 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f7089d50 .param/l "i" 0 5 28, +C4<01>;
S_00000225f71e0630 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b1f70 .functor NOT 1, L_00000225f728efe0, C4<0>, C4<0>, C4<0>;
L_00000225f70b1f00 .functor AND 1, L_00000225f70b1f70, L_00000225f728fd00, C4<1>, C4<1>;
L_00000225f70b24b0 .functor NOT 1, L_00000225f728efe0, C4<0>, C4<0>, C4<0>;
L_00000225f70b0e60 .functor AND 1, L_00000225f70b24b0, L_00000225f728da00, C4<1>, C4<1>;
L_00000225f70b11e0 .functor OR 1, L_00000225f70b1f00, L_00000225f70b0e60, C4<0>, C4<0>;
L_00000225f70b1170 .functor AND 1, L_00000225f728fd00, L_00000225f728da00, C4<1>, C4<1>;
L_00000225f70b22f0 .functor OR 1, L_00000225f70b11e0, L_00000225f70b1170, C4<0>, C4<0>;
L_00000225f70b1250 .functor XOR 1, L_00000225f728efe0, L_00000225f728fd00, C4<0>, C4<0>;
L_00000225f70b1e20 .functor XOR 1, L_00000225f70b1250, L_00000225f728da00, C4<0>, C4<0>;
v00000225f71c1ba0_0 .net "Debe", 0 0, L_00000225f70b22f0;  1 drivers
v00000225f71c0fc0_0 .net "Din", 0 0, L_00000225f728da00;  1 drivers
v00000225f71c1ec0_0 .net "Dout", 0 0, L_00000225f70b1e20;  1 drivers
v00000225f71c0840_0 .net "Ri", 0 0, L_00000225f728fd00;  1 drivers
v00000225f71c2140_0 .net "Si", 0 0, L_00000225f728efe0;  1 drivers
v00000225f71c0a20_0 .net *"_ivl_0", 0 0, L_00000225f70b1f70;  1 drivers
v00000225f71c0ac0_0 .net *"_ivl_10", 0 0, L_00000225f70b1170;  1 drivers
v00000225f71c0c00_0 .net *"_ivl_14", 0 0, L_00000225f70b1250;  1 drivers
v00000225f71c0ca0_0 .net *"_ivl_2", 0 0, L_00000225f70b1f00;  1 drivers
v00000225f71c1100_0 .net *"_ivl_4", 0 0, L_00000225f70b24b0;  1 drivers
v00000225f71c16a0_0 .net *"_ivl_6", 0 0, L_00000225f70b0e60;  1 drivers
v00000225f71c1240_0 .net *"_ivl_8", 0 0, L_00000225f70b11e0;  1 drivers
S_00000225f71e07c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f7089ed0 .param/l "i" 0 5 28, +C4<010>;
S_00000225f71ded30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71e07c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b2050 .functor NOT 1, L_00000225f728e040, C4<0>, C4<0>, C4<0>;
L_00000225f70b1790 .functor AND 1, L_00000225f70b2050, L_00000225f728fb20, C4<1>, C4<1>;
L_00000225f70b1e90 .functor NOT 1, L_00000225f728e040, C4<0>, C4<0>, C4<0>;
L_00000225f70b12c0 .functor AND 1, L_00000225f70b1e90, L_00000225f728e9a0, C4<1>, C4<1>;
L_00000225f70b2830 .functor OR 1, L_00000225f70b1790, L_00000225f70b12c0, C4<0>, C4<0>;
L_00000225f70b16b0 .functor AND 1, L_00000225f728fb20, L_00000225f728e9a0, C4<1>, C4<1>;
L_00000225f70b1800 .functor OR 1, L_00000225f70b2830, L_00000225f70b16b0, C4<0>, C4<0>;
L_00000225f70b1640 .functor XOR 1, L_00000225f728e040, L_00000225f728fb20, C4<0>, C4<0>;
L_00000225f70b1720 .functor XOR 1, L_00000225f70b1640, L_00000225f728e9a0, C4<0>, C4<0>;
v00000225f71c1600_0 .net "Debe", 0 0, L_00000225f70b1800;  1 drivers
v00000225f71c17e0_0 .net "Din", 0 0, L_00000225f728e9a0;  1 drivers
v00000225f71c1920_0 .net "Dout", 0 0, L_00000225f70b1720;  1 drivers
v00000225f71c19c0_0 .net "Ri", 0 0, L_00000225f728fb20;  1 drivers
v00000225f71c1a60_0 .net "Si", 0 0, L_00000225f728e040;  1 drivers
v00000225f71c34a0_0 .net *"_ivl_0", 0 0, L_00000225f70b2050;  1 drivers
v00000225f71c3360_0 .net *"_ivl_10", 0 0, L_00000225f70b16b0;  1 drivers
v00000225f71c3540_0 .net *"_ivl_14", 0 0, L_00000225f70b1640;  1 drivers
v00000225f71c3c20_0 .net *"_ivl_2", 0 0, L_00000225f70b1790;  1 drivers
v00000225f71c3cc0_0 .net *"_ivl_4", 0 0, L_00000225f70b1e90;  1 drivers
v00000225f71c3400_0 .net *"_ivl_6", 0 0, L_00000225f70b12c0;  1 drivers
v00000225f71c4620_0 .net *"_ivl_8", 0 0, L_00000225f70b2830;  1 drivers
S_00000225f71df370 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f708b3d0 .param/l "i" 0 5 28, +C4<011>;
S_00000225f71dea10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b1db0 .functor NOT 1, L_00000225f728e5e0, C4<0>, C4<0>, C4<0>;
L_00000225f70b2670 .functor AND 1, L_00000225f70b1db0, L_00000225f728f1c0, C4<1>, C4<1>;
L_00000225f70b1fe0 .functor NOT 1, L_00000225f728e5e0, C4<0>, C4<0>, C4<0>;
L_00000225f70b2520 .functor AND 1, L_00000225f70b1fe0, L_00000225f728fe40, C4<1>, C4<1>;
L_00000225f70b23d0 .functor OR 1, L_00000225f70b2670, L_00000225f70b2520, C4<0>, C4<0>;
L_00000225f70b0ed0 .functor AND 1, L_00000225f728f1c0, L_00000225f728fe40, C4<1>, C4<1>;
L_00000225f70b20c0 .functor OR 1, L_00000225f70b23d0, L_00000225f70b0ed0, C4<0>, C4<0>;
L_00000225f70b1330 .functor XOR 1, L_00000225f728e5e0, L_00000225f728f1c0, C4<0>, C4<0>;
L_00000225f70b2130 .functor XOR 1, L_00000225f70b1330, L_00000225f728fe40, C4<0>, C4<0>;
v00000225f71c2b40_0 .net "Debe", 0 0, L_00000225f70b20c0;  1 drivers
v00000225f71c3fe0_0 .net "Din", 0 0, L_00000225f728fe40;  1 drivers
v00000225f71c4440_0 .net "Dout", 0 0, L_00000225f70b2130;  1 drivers
v00000225f71c3ea0_0 .net "Ri", 0 0, L_00000225f728f1c0;  1 drivers
v00000225f71c4800_0 .net "Si", 0 0, L_00000225f728e5e0;  1 drivers
v00000225f71c3220_0 .net *"_ivl_0", 0 0, L_00000225f70b1db0;  1 drivers
v00000225f71c4300_0 .net *"_ivl_10", 0 0, L_00000225f70b0ed0;  1 drivers
v00000225f71c2f00_0 .net *"_ivl_14", 0 0, L_00000225f70b1330;  1 drivers
v00000225f71c2be0_0 .net *"_ivl_2", 0 0, L_00000225f70b2670;  1 drivers
v00000225f71c35e0_0 .net *"_ivl_4", 0 0, L_00000225f70b1fe0;  1 drivers
v00000225f71c2fa0_0 .net *"_ivl_6", 0 0, L_00000225f70b2520;  1 drivers
v00000225f71c37c0_0 .net *"_ivl_8", 0 0, L_00000225f70b23d0;  1 drivers
S_00000225f71e0180 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f708a850 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f71deec0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71e0180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b2440 .functor NOT 1, L_00000225f728d8c0, C4<0>, C4<0>, C4<0>;
L_00000225f70b2750 .functor AND 1, L_00000225f70b2440, L_00000225f728e400, C4<1>, C4<1>;
L_00000225f70b2210 .functor NOT 1, L_00000225f728d8c0, C4<0>, C4<0>, C4<0>;
L_00000225f70b28a0 .functor AND 1, L_00000225f70b2210, L_00000225f728f580, C4<1>, C4<1>;
L_00000225f70b1bf0 .functor OR 1, L_00000225f70b2750, L_00000225f70b28a0, C4<0>, C4<0>;
L_00000225f70b1870 .functor AND 1, L_00000225f728e400, L_00000225f728f580, C4<1>, C4<1>;
L_00000225f70b2280 .functor OR 1, L_00000225f70b1bf0, L_00000225f70b1870, C4<0>, C4<0>;
L_00000225f70b0d10 .functor XOR 1, L_00000225f728d8c0, L_00000225f728e400, C4<0>, C4<0>;
L_00000225f70b0d80 .functor XOR 1, L_00000225f70b0d10, L_00000225f728f580, C4<0>, C4<0>;
v00000225f71c32c0_0 .net "Debe", 0 0, L_00000225f70b2280;  1 drivers
v00000225f71c43a0_0 .net "Din", 0 0, L_00000225f728f580;  1 drivers
v00000225f71c4580_0 .net "Dout", 0 0, L_00000225f70b0d80;  1 drivers
v00000225f71c3720_0 .net "Ri", 0 0, L_00000225f728e400;  1 drivers
v00000225f71c2c80_0 .net "Si", 0 0, L_00000225f728d8c0;  1 drivers
v00000225f71c3e00_0 .net *"_ivl_0", 0 0, L_00000225f70b2440;  1 drivers
v00000225f71c3b80_0 .net *"_ivl_10", 0 0, L_00000225f70b1870;  1 drivers
v00000225f71c4760_0 .net *"_ivl_14", 0 0, L_00000225f70b0d10;  1 drivers
v00000225f71c39a0_0 .net *"_ivl_2", 0 0, L_00000225f70b2750;  1 drivers
v00000225f71c46c0_0 .net *"_ivl_4", 0 0, L_00000225f70b2210;  1 drivers
v00000225f71c3d60_0 .net *"_ivl_6", 0 0, L_00000225f70b28a0;  1 drivers
v00000225f71c3680_0 .net *"_ivl_8", 0 0, L_00000225f70b1bf0;  1 drivers
S_00000225f71df050 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f708a910 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f71dfcd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b15d0 .functor NOT 1, L_00000225f728dfa0, C4<0>, C4<0>, C4<0>;
L_00000225f70b0f40 .functor AND 1, L_00000225f70b15d0, L_00000225f728de60, C4<1>, C4<1>;
L_00000225f70b14f0 .functor NOT 1, L_00000225f728dfa0, C4<0>, C4<0>, C4<0>;
L_00000225f70b0fb0 .functor AND 1, L_00000225f70b14f0, L_00000225f728e680, C4<1>, C4<1>;
L_00000225f70b1020 .functor OR 1, L_00000225f70b0f40, L_00000225f70b0fb0, C4<0>, C4<0>;
L_00000225f70b1090 .functor AND 1, L_00000225f728de60, L_00000225f728e680, C4<1>, C4<1>;
L_00000225f70b13a0 .functor OR 1, L_00000225f70b1020, L_00000225f70b1090, C4<0>, C4<0>;
L_00000225f70b1410 .functor XOR 1, L_00000225f728dfa0, L_00000225f728de60, C4<0>, C4<0>;
L_00000225f70b1480 .functor XOR 1, L_00000225f70b1410, L_00000225f728e680, C4<0>, C4<0>;
v00000225f71c41c0_0 .net "Debe", 0 0, L_00000225f70b13a0;  1 drivers
v00000225f71c3860_0 .net "Din", 0 0, L_00000225f728e680;  1 drivers
v00000225f71c3900_0 .net "Dout", 0 0, L_00000225f70b1480;  1 drivers
v00000225f71c2d20_0 .net "Ri", 0 0, L_00000225f728de60;  1 drivers
v00000225f71c3a40_0 .net "Si", 0 0, L_00000225f728dfa0;  1 drivers
v00000225f71c2dc0_0 .net *"_ivl_0", 0 0, L_00000225f70b15d0;  1 drivers
v00000225f71c3f40_0 .net *"_ivl_10", 0 0, L_00000225f70b1090;  1 drivers
v00000225f71c3ae0_0 .net *"_ivl_14", 0 0, L_00000225f70b1410;  1 drivers
v00000225f71c44e0_0 .net *"_ivl_2", 0 0, L_00000225f70b0f40;  1 drivers
v00000225f71c48a0_0 .net *"_ivl_4", 0 0, L_00000225f70b14f0;  1 drivers
v00000225f71c2e60_0 .net *"_ivl_6", 0 0, L_00000225f70b0fb0;  1 drivers
v00000225f71c4080_0 .net *"_ivl_8", 0 0, L_00000225f70b1020;  1 drivers
S_00000225f71df1e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f708b490 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f71dfb40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f70b1560 .functor NOT 1, L_00000225f728daa0, C4<0>, C4<0>, C4<0>;
L_00000225f70b18e0 .functor AND 1, L_00000225f70b1560, L_00000225f728db40, C4<1>, C4<1>;
L_00000225f70b1cd0 .functor NOT 1, L_00000225f728daa0, C4<0>, C4<0>, C4<0>;
L_00000225f70b1950 .functor AND 1, L_00000225f70b1cd0, L_00000225f728e4a0, C4<1>, C4<1>;
L_00000225f70b19c0 .functor OR 1, L_00000225f70b18e0, L_00000225f70b1950, C4<0>, C4<0>;
L_00000225f70b1a30 .functor AND 1, L_00000225f728db40, L_00000225f728e4a0, C4<1>, C4<1>;
L_00000225f70b1aa0 .functor OR 1, L_00000225f70b19c0, L_00000225f70b1a30, C4<0>, C4<0>;
L_00000225f70b3cc0 .functor XOR 1, L_00000225f728daa0, L_00000225f728db40, C4<0>, C4<0>;
L_00000225f733e7b0 .functor XOR 1, L_00000225f70b3cc0, L_00000225f728e4a0, C4<0>, C4<0>;
v00000225f71c4120_0 .net "Debe", 0 0, L_00000225f70b1aa0;  1 drivers
v00000225f71c4260_0 .net "Din", 0 0, L_00000225f728e4a0;  1 drivers
v00000225f71c2a00_0 .net "Dout", 0 0, L_00000225f733e7b0;  1 drivers
v00000225f71c2aa0_0 .net "Ri", 0 0, L_00000225f728db40;  1 drivers
v00000225f71c3040_0 .net "Si", 0 0, L_00000225f728daa0;  1 drivers
v00000225f71c30e0_0 .net *"_ivl_0", 0 0, L_00000225f70b1560;  1 drivers
v00000225f71c3180_0 .net *"_ivl_10", 0 0, L_00000225f70b1a30;  1 drivers
v00000225f71f57c0_0 .net *"_ivl_14", 0 0, L_00000225f70b3cc0;  1 drivers
v00000225f71f5cc0_0 .net *"_ivl_2", 0 0, L_00000225f70b18e0;  1 drivers
v00000225f71f5ea0_0 .net *"_ivl_4", 0 0, L_00000225f70b1cd0;  1 drivers
v00000225f71f4dc0_0 .net *"_ivl_6", 0 0, L_00000225f70b1950;  1 drivers
v00000225f71f6580_0 .net *"_ivl_8", 0 0, L_00000225f70b19c0;  1 drivers
S_00000225f71df690 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f71deba0;
 .timescale -9 -12;
P_00000225f708ab10 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f71df9b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71df690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733e900 .functor NOT 1, L_00000225f728e900, C4<0>, C4<0>, C4<0>;
L_00000225f733f930 .functor AND 1, L_00000225f733e900, L_00000225f728dbe0, C4<1>, C4<1>;
L_00000225f733ee40 .functor NOT 1, L_00000225f728e900, C4<0>, C4<0>, C4<0>;
L_00000225f733f690 .functor AND 1, L_00000225f733ee40, L_00000225f728dc80, C4<1>, C4<1>;
L_00000225f733e970 .functor OR 1, L_00000225f733f930, L_00000225f733f690, C4<0>, C4<0>;
L_00000225f733e5f0 .functor AND 1, L_00000225f728dbe0, L_00000225f728dc80, C4<1>, C4<1>;
L_00000225f733ec80 .functor OR 1, L_00000225f733e970, L_00000225f733e5f0, C4<0>, C4<0>;
L_00000225f733f540 .functor XOR 1, L_00000225f728e900, L_00000225f728dbe0, C4<0>, C4<0>;
L_00000225f733e890 .functor XOR 1, L_00000225f733f540, L_00000225f728dc80, C4<0>, C4<0>;
v00000225f71f5ae0_0 .net "Debe", 0 0, L_00000225f733ec80;  1 drivers
v00000225f71f6760_0 .net "Din", 0 0, L_00000225f728dc80;  1 drivers
v00000225f71f61c0_0 .net "Dout", 0 0, L_00000225f733e890;  1 drivers
v00000225f71f54a0_0 .net "Ri", 0 0, L_00000225f728dbe0;  1 drivers
v00000225f71f5860_0 .net "Si", 0 0, L_00000225f728e900;  1 drivers
v00000225f71f5f40_0 .net *"_ivl_0", 0 0, L_00000225f733e900;  1 drivers
v00000225f71f6a80_0 .net *"_ivl_10", 0 0, L_00000225f733e5f0;  1 drivers
v00000225f71f4e60_0 .net *"_ivl_14", 0 0, L_00000225f733f540;  1 drivers
v00000225f71f63a0_0 .net *"_ivl_2", 0 0, L_00000225f733f930;  1 drivers
v00000225f71f5fe0_0 .net *"_ivl_4", 0 0, L_00000225f733ee40;  1 drivers
v00000225f71f4f00_0 .net *"_ivl_6", 0 0, L_00000225f733f690;  1 drivers
v00000225f71f4fa0_0 .net *"_ivl_8", 0 0, L_00000225f733e970;  1 drivers
S_00000225f71dfe60 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_00000225f714bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f6c0f060 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f6c0f098 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f6c0f0d0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f71f78e0_0 .net "Debe", 8 0, L_00000225f7290a20;  1 drivers
v00000225f71f7980_0 .net "F", 7 0, L_00000225f72908e0;  alias, 1 drivers
v00000225f71f7ac0_0 .net "R", 7 0, L_00000225f728f940;  alias, 1 drivers
v00000225f71f8380_0 .net "S", 7 0, L_00000225f728f9e0;  alias, 1 drivers
L_00000225f72e6808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71f84c0_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e6808;  1 drivers
L_00000225f728dd20 .part L_00000225f728f9e0, 0, 1;
L_00000225f728f120 .part L_00000225f728f940, 0, 1;
L_00000225f728f6c0 .part L_00000225f7290a20, 0, 1;
L_00000225f728e0e0 .part L_00000225f728f9e0, 1, 1;
L_00000225f728f440 .part L_00000225f728f940, 1, 1;
L_00000225f728ecc0 .part L_00000225f7290a20, 1, 1;
L_00000225f728ddc0 .part L_00000225f728f9e0, 2, 1;
L_00000225f728eea0 .part L_00000225f728f940, 2, 1;
L_00000225f728f4e0 .part L_00000225f7290a20, 2, 1;
L_00000225f728ed60 .part L_00000225f728f9e0, 3, 1;
L_00000225f728e180 .part L_00000225f728f940, 3, 1;
L_00000225f728ef40 .part L_00000225f7290a20, 3, 1;
L_00000225f728e220 .part L_00000225f728f9e0, 4, 1;
L_00000225f728e2c0 .part L_00000225f728f940, 4, 1;
L_00000225f728f800 .part L_00000225f7290a20, 4, 1;
L_00000225f728e360 .part L_00000225f728f9e0, 5, 1;
L_00000225f728e860 .part L_00000225f728f940, 5, 1;
L_00000225f728f760 .part L_00000225f7290a20, 5, 1;
L_00000225f728ea40 .part L_00000225f728f9e0, 6, 1;
L_00000225f728f8a0 .part L_00000225f728f940, 6, 1;
L_00000225f728eae0 .part L_00000225f7290a20, 6, 1;
L_00000225f728eb80 .part L_00000225f728f9e0, 7, 1;
L_00000225f72914c0 .part L_00000225f728f940, 7, 1;
L_00000225f72900c0 .part L_00000225f7290a20, 7, 1;
LS_00000225f72908e0_0_0 .concat8 [ 1 1 1 1], L_00000225f733faf0, L_00000225f733e0b0, L_00000225f733e9e0, L_00000225f733f070;
LS_00000225f72908e0_0_4 .concat8 [ 1 1 1 1], L_00000225f733e4a0, L_00000225f733f0e0, L_00000225f7341370, L_00000225f73410d0;
L_00000225f72908e0 .concat8 [ 4 4 0 0], LS_00000225f72908e0_0_0, LS_00000225f72908e0_0_4;
LS_00000225f7290a20_0_0 .concat8 [ 1 1 1 1], L_00000225f72e6808, L_00000225f733f700, L_00000225f733f5b0, L_00000225f733f770;
LS_00000225f7290a20_0_4 .concat8 [ 1 1 1 1], L_00000225f733fb60, L_00000225f733e3c0, L_00000225f733e6d0, L_00000225f7341060;
LS_00000225f7290a20_0_8 .concat8 [ 1 0 0 0], L_00000225f7340b90;
L_00000225f7290a20 .concat8 [ 4 4 1 0], LS_00000225f7290a20_0_0, LS_00000225f7290a20_0_4, LS_00000225f7290a20_0_8;
S_00000225f71dfff0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708b150 .param/l "i" 0 5 28, +C4<00>;
S_00000225f7212840 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f71dfff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733eeb0 .functor NOT 1, L_00000225f728dd20, C4<0>, C4<0>, C4<0>;
L_00000225f733f150 .functor AND 1, L_00000225f733eeb0, L_00000225f728f120, C4<1>, C4<1>;
L_00000225f733f230 .functor NOT 1, L_00000225f728dd20, C4<0>, C4<0>, C4<0>;
L_00000225f733ecf0 .functor AND 1, L_00000225f733f230, L_00000225f728f6c0, C4<1>, C4<1>;
L_00000225f733fbd0 .functor OR 1, L_00000225f733f150, L_00000225f733ecf0, C4<0>, C4<0>;
L_00000225f733fc40 .functor AND 1, L_00000225f728f120, L_00000225f728f6c0, C4<1>, C4<1>;
L_00000225f733f700 .functor OR 1, L_00000225f733fbd0, L_00000225f733fc40, C4<0>, C4<0>;
L_00000225f733ef20 .functor XOR 1, L_00000225f728dd20, L_00000225f728f120, C4<0>, C4<0>;
L_00000225f733faf0 .functor XOR 1, L_00000225f733ef20, L_00000225f728f6c0, C4<0>, C4<0>;
v00000225f71f5900_0 .net "Debe", 0 0, L_00000225f733f700;  1 drivers
v00000225f71f6440_0 .net "Din", 0 0, L_00000225f728f6c0;  1 drivers
v00000225f71f6ee0_0 .net "Dout", 0 0, L_00000225f733faf0;  1 drivers
v00000225f71f5c20_0 .net "Ri", 0 0, L_00000225f728f120;  1 drivers
v00000225f71f59a0_0 .net "Si", 0 0, L_00000225f728dd20;  1 drivers
v00000225f71f6080_0 .net *"_ivl_0", 0 0, L_00000225f733eeb0;  1 drivers
v00000225f71f50e0_0 .net *"_ivl_10", 0 0, L_00000225f733fc40;  1 drivers
v00000225f71f5540_0 .net *"_ivl_14", 0 0, L_00000225f733ef20;  1 drivers
v00000225f71f5720_0 .net *"_ivl_2", 0 0, L_00000225f733f150;  1 drivers
v00000225f71f64e0_0 .net *"_ivl_4", 0 0, L_00000225f733f230;  1 drivers
v00000225f71f6620_0 .net *"_ivl_6", 0 0, L_00000225f733ecf0;  1 drivers
v00000225f71f55e0_0 .net *"_ivl_8", 0 0, L_00000225f733fbd0;  1 drivers
S_00000225f72134c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708b0d0 .param/l "i" 0 5 28, +C4<01>;
S_00000225f7212b60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f72134c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733ef90 .functor NOT 1, L_00000225f728e0e0, C4<0>, C4<0>, C4<0>;
L_00000225f733f850 .functor AND 1, L_00000225f733ef90, L_00000225f728f440, C4<1>, C4<1>;
L_00000225f733f8c0 .functor NOT 1, L_00000225f728e0e0, C4<0>, C4<0>, C4<0>;
L_00000225f733f4d0 .functor AND 1, L_00000225f733f8c0, L_00000225f728ecc0, C4<1>, C4<1>;
L_00000225f733f310 .functor OR 1, L_00000225f733f850, L_00000225f733f4d0, C4<0>, C4<0>;
L_00000225f733e820 .functor AND 1, L_00000225f728f440, L_00000225f728ecc0, C4<1>, C4<1>;
L_00000225f733f5b0 .functor OR 1, L_00000225f733f310, L_00000225f733e820, C4<0>, C4<0>;
L_00000225f733eba0 .functor XOR 1, L_00000225f728e0e0, L_00000225f728f440, C4<0>, C4<0>;
L_00000225f733e0b0 .functor XOR 1, L_00000225f733eba0, L_00000225f728ecc0, C4<0>, C4<0>;
v00000225f71f66c0_0 .net "Debe", 0 0, L_00000225f733f5b0;  1 drivers
v00000225f71f6800_0 .net "Din", 0 0, L_00000225f728ecc0;  1 drivers
v00000225f71f5a40_0 .net "Dout", 0 0, L_00000225f733e0b0;  1 drivers
v00000225f71f5400_0 .net "Ri", 0 0, L_00000225f728f440;  1 drivers
v00000225f71f5220_0 .net "Si", 0 0, L_00000225f728e0e0;  1 drivers
v00000225f71f68a0_0 .net *"_ivl_0", 0 0, L_00000225f733ef90;  1 drivers
v00000225f71f5680_0 .net *"_ivl_10", 0 0, L_00000225f733e820;  1 drivers
v00000225f71f5180_0 .net *"_ivl_14", 0 0, L_00000225f733eba0;  1 drivers
v00000225f71f5b80_0 .net *"_ivl_2", 0 0, L_00000225f733f850;  1 drivers
v00000225f71f6940_0 .net *"_ivl_4", 0 0, L_00000225f733f8c0;  1 drivers
v00000225f71f5d60_0 .net *"_ivl_6", 0 0, L_00000225f733f4d0;  1 drivers
v00000225f71f4aa0_0 .net *"_ivl_8", 0 0, L_00000225f733f310;  1 drivers
S_00000225f72129d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708aa90 .param/l "i" 0 5 28, +C4<010>;
S_00000225f72131a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f72129d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733e510 .functor NOT 1, L_00000225f728ddc0, C4<0>, C4<0>, C4<0>;
L_00000225f733f9a0 .functor AND 1, L_00000225f733e510, L_00000225f728eea0, C4<1>, C4<1>;
L_00000225f733f620 .functor NOT 1, L_00000225f728ddc0, C4<0>, C4<0>, C4<0>;
L_00000225f733f1c0 .functor AND 1, L_00000225f733f620, L_00000225f728f4e0, C4<1>, C4<1>;
L_00000225f733fa80 .functor OR 1, L_00000225f733f9a0, L_00000225f733f1c0, C4<0>, C4<0>;
L_00000225f733e350 .functor AND 1, L_00000225f728eea0, L_00000225f728f4e0, C4<1>, C4<1>;
L_00000225f733f770 .functor OR 1, L_00000225f733fa80, L_00000225f733e350, C4<0>, C4<0>;
L_00000225f733e270 .functor XOR 1, L_00000225f728ddc0, L_00000225f728eea0, C4<0>, C4<0>;
L_00000225f733e9e0 .functor XOR 1, L_00000225f733e270, L_00000225f728f4e0, C4<0>, C4<0>;
v00000225f71f69e0_0 .net "Debe", 0 0, L_00000225f733f770;  1 drivers
v00000225f71f5e00_0 .net "Din", 0 0, L_00000225f728f4e0;  1 drivers
v00000225f71f6b20_0 .net "Dout", 0 0, L_00000225f733e9e0;  1 drivers
v00000225f71f52c0_0 .net "Ri", 0 0, L_00000225f728eea0;  1 drivers
v00000225f71f6c60_0 .net "Si", 0 0, L_00000225f728ddc0;  1 drivers
v00000225f71f4a00_0 .net *"_ivl_0", 0 0, L_00000225f733e510;  1 drivers
v00000225f71f6da0_0 .net *"_ivl_10", 0 0, L_00000225f733e350;  1 drivers
v00000225f71f6d00_0 .net *"_ivl_14", 0 0, L_00000225f733e270;  1 drivers
v00000225f71f6e40_0 .net *"_ivl_2", 0 0, L_00000225f733f9a0;  1 drivers
v00000225f71f6f80_0 .net *"_ivl_4", 0 0, L_00000225f733f620;  1 drivers
v00000225f71f7020_0 .net *"_ivl_6", 0 0, L_00000225f733f1c0;  1 drivers
v00000225f71f48c0_0 .net *"_ivl_8", 0 0, L_00000225f733fa80;  1 drivers
S_00000225f7212520 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708aad0 .param/l "i" 0 5 28, +C4<011>;
S_00000225f7213e20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7212520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733edd0 .functor NOT 1, L_00000225f728ed60, C4<0>, C4<0>, C4<0>;
L_00000225f733e120 .functor AND 1, L_00000225f733edd0, L_00000225f728e180, C4<1>, C4<1>;
L_00000225f733ea50 .functor NOT 1, L_00000225f728ed60, C4<0>, C4<0>, C4<0>;
L_00000225f733f2a0 .functor AND 1, L_00000225f733ea50, L_00000225f728ef40, C4<1>, C4<1>;
L_00000225f733f7e0 .functor OR 1, L_00000225f733e120, L_00000225f733f2a0, C4<0>, C4<0>;
L_00000225f733f380 .functor AND 1, L_00000225f728e180, L_00000225f728ef40, C4<1>, C4<1>;
L_00000225f733fb60 .functor OR 1, L_00000225f733f7e0, L_00000225f733f380, C4<0>, C4<0>;
L_00000225f733eac0 .functor XOR 1, L_00000225f728ed60, L_00000225f728e180, C4<0>, C4<0>;
L_00000225f733f070 .functor XOR 1, L_00000225f733eac0, L_00000225f728ef40, C4<0>, C4<0>;
v00000225f71f4960_0 .net "Debe", 0 0, L_00000225f733fb60;  1 drivers
v00000225f71f5360_0 .net "Din", 0 0, L_00000225f728ef40;  1 drivers
v00000225f71f4b40_0 .net "Dout", 0 0, L_00000225f733f070;  1 drivers
v00000225f71f4be0_0 .net "Ri", 0 0, L_00000225f728e180;  1 drivers
v00000225f71f4c80_0 .net "Si", 0 0, L_00000225f728ed60;  1 drivers
v00000225f71f4d20_0 .net *"_ivl_0", 0 0, L_00000225f733edd0;  1 drivers
v00000225f71f75c0_0 .net *"_ivl_10", 0 0, L_00000225f733f380;  1 drivers
v00000225f71f8c40_0 .net *"_ivl_14", 0 0, L_00000225f733eac0;  1 drivers
v00000225f71f9280_0 .net *"_ivl_2", 0 0, L_00000225f733e120;  1 drivers
v00000225f71f7f20_0 .net *"_ivl_4", 0 0, L_00000225f733ea50;  1 drivers
v00000225f71f7d40_0 .net *"_ivl_6", 0 0, L_00000225f733f2a0;  1 drivers
v00000225f71f89c0_0 .net *"_ivl_8", 0 0, L_00000225f733f7e0;  1 drivers
S_00000225f7212390 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708b190 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f7213330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7212390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733e190 .functor NOT 1, L_00000225f728e220, C4<0>, C4<0>, C4<0>;
L_00000225f733e200 .functor AND 1, L_00000225f733e190, L_00000225f728e2c0, C4<1>, C4<1>;
L_00000225f733e2e0 .functor NOT 1, L_00000225f728e220, C4<0>, C4<0>, C4<0>;
L_00000225f733ec10 .functor AND 1, L_00000225f733e2e0, L_00000225f728f800, C4<1>, C4<1>;
L_00000225f733fa10 .functor OR 1, L_00000225f733e200, L_00000225f733ec10, C4<0>, C4<0>;
L_00000225f733ed60 .functor AND 1, L_00000225f728e2c0, L_00000225f728f800, C4<1>, C4<1>;
L_00000225f733e3c0 .functor OR 1, L_00000225f733fa10, L_00000225f733ed60, C4<0>, C4<0>;
L_00000225f733e430 .functor XOR 1, L_00000225f728e220, L_00000225f728e2c0, C4<0>, C4<0>;
L_00000225f733e4a0 .functor XOR 1, L_00000225f733e430, L_00000225f728f800, C4<0>, C4<0>;
v00000225f71f86a0_0 .net "Debe", 0 0, L_00000225f733e3c0;  1 drivers
v00000225f71f7660_0 .net "Din", 0 0, L_00000225f728f800;  1 drivers
v00000225f71f8d80_0 .net "Dout", 0 0, L_00000225f733e4a0;  1 drivers
v00000225f71f7160_0 .net "Ri", 0 0, L_00000225f728e2c0;  1 drivers
v00000225f71f7de0_0 .net "Si", 0 0, L_00000225f728e220;  1 drivers
v00000225f71f8ec0_0 .net *"_ivl_0", 0 0, L_00000225f733e190;  1 drivers
v00000225f71f8e20_0 .net *"_ivl_10", 0 0, L_00000225f733ed60;  1 drivers
v00000225f71f7fc0_0 .net *"_ivl_14", 0 0, L_00000225f733e430;  1 drivers
v00000225f71f8a60_0 .net *"_ivl_2", 0 0, L_00000225f733e200;  1 drivers
v00000225f71f9460_0 .net *"_ivl_4", 0 0, L_00000225f733e2e0;  1 drivers
v00000225f71f8740_0 .net *"_ivl_6", 0 0, L_00000225f733ec10;  1 drivers
v00000225f71f81a0_0 .net *"_ivl_8", 0 0, L_00000225f733fa10;  1 drivers
S_00000225f72126b0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708ab50 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f7213010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f72126b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f733e580 .functor NOT 1, L_00000225f728e360, C4<0>, C4<0>, C4<0>;
L_00000225f733eb30 .functor AND 1, L_00000225f733e580, L_00000225f728e860, C4<1>, C4<1>;
L_00000225f733f3f0 .functor NOT 1, L_00000225f728e360, C4<0>, C4<0>, C4<0>;
L_00000225f733f000 .functor AND 1, L_00000225f733f3f0, L_00000225f728f760, C4<1>, C4<1>;
L_00000225f733f460 .functor OR 1, L_00000225f733eb30, L_00000225f733f000, C4<0>, C4<0>;
L_00000225f733e660 .functor AND 1, L_00000225f728e860, L_00000225f728f760, C4<1>, C4<1>;
L_00000225f733e6d0 .functor OR 1, L_00000225f733f460, L_00000225f733e660, C4<0>, C4<0>;
L_00000225f733e740 .functor XOR 1, L_00000225f728e360, L_00000225f728e860, C4<0>, C4<0>;
L_00000225f733f0e0 .functor XOR 1, L_00000225f733e740, L_00000225f728f760, C4<0>, C4<0>;
v00000225f71f7700_0 .net "Debe", 0 0, L_00000225f733e6d0;  1 drivers
v00000225f71f8240_0 .net "Din", 0 0, L_00000225f728f760;  1 drivers
v00000225f71f9640_0 .net "Dout", 0 0, L_00000225f733f0e0;  1 drivers
v00000225f71f7520_0 .net "Ri", 0 0, L_00000225f728e860;  1 drivers
v00000225f71f72a0_0 .net "Si", 0 0, L_00000225f728e360;  1 drivers
v00000225f71f8ce0_0 .net *"_ivl_0", 0 0, L_00000225f733e580;  1 drivers
v00000225f71f9320_0 .net *"_ivl_10", 0 0, L_00000225f733e660;  1 drivers
v00000225f71f8b00_0 .net *"_ivl_14", 0 0, L_00000225f733e740;  1 drivers
v00000225f71f90a0_0 .net *"_ivl_2", 0 0, L_00000225f733eb30;  1 drivers
v00000225f71f8060_0 .net *"_ivl_4", 0 0, L_00000225f733f3f0;  1 drivers
v00000225f71f7c00_0 .net *"_ivl_6", 0 0, L_00000225f733f000;  1 drivers
v00000225f71f7840_0 .net *"_ivl_8", 0 0, L_00000225f733f460;  1 drivers
S_00000225f72137e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708ad10 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f7212cf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f72137e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7340650 .functor NOT 1, L_00000225f728ea40, C4<0>, C4<0>, C4<0>;
L_00000225f7340c00 .functor AND 1, L_00000225f7340650, L_00000225f728f8a0, C4<1>, C4<1>;
L_00000225f7340ff0 .functor NOT 1, L_00000225f728ea40, C4<0>, C4<0>, C4<0>;
L_00000225f73405e0 .functor AND 1, L_00000225f7340ff0, L_00000225f728eae0, C4<1>, C4<1>;
L_00000225f7340ea0 .functor OR 1, L_00000225f7340c00, L_00000225f73405e0, C4<0>, C4<0>;
L_00000225f7340c70 .functor AND 1, L_00000225f728f8a0, L_00000225f728eae0, C4<1>, C4<1>;
L_00000225f7341060 .functor OR 1, L_00000225f7340ea0, L_00000225f7340c70, C4<0>, C4<0>;
L_00000225f733fe00 .functor XOR 1, L_00000225f728ea40, L_00000225f728f8a0, C4<0>, C4<0>;
L_00000225f7341370 .functor XOR 1, L_00000225f733fe00, L_00000225f728eae0, C4<0>, C4<0>;
v00000225f71f7340_0 .net "Debe", 0 0, L_00000225f7341060;  1 drivers
v00000225f71f9780_0 .net "Din", 0 0, L_00000225f728eae0;  1 drivers
v00000225f71f9140_0 .net "Dout", 0 0, L_00000225f7341370;  1 drivers
v00000225f71f7ca0_0 .net "Ri", 0 0, L_00000225f728f8a0;  1 drivers
v00000225f71f91e0_0 .net "Si", 0 0, L_00000225f728ea40;  1 drivers
v00000225f71f8920_0 .net *"_ivl_0", 0 0, L_00000225f7340650;  1 drivers
v00000225f71f87e0_0 .net *"_ivl_10", 0 0, L_00000225f7340c70;  1 drivers
v00000225f71f93c0_0 .net *"_ivl_14", 0 0, L_00000225f733fe00;  1 drivers
v00000225f71f73e0_0 .net *"_ivl_2", 0 0, L_00000225f7340c00;  1 drivers
v00000225f71f7a20_0 .net *"_ivl_4", 0 0, L_00000225f7340ff0;  1 drivers
v00000225f71f9500_0 .net *"_ivl_6", 0 0, L_00000225f73405e0;  1 drivers
v00000225f71f95a0_0 .net *"_ivl_8", 0 0, L_00000225f7340ea0;  1 drivers
S_00000225f7213650 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f71dfe60;
 .timescale -9 -12;
P_00000225f708add0 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f7213c90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7213650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f7341610 .functor NOT 1, L_00000225f728eb80, C4<0>, C4<0>, C4<0>;
L_00000225f7340490 .functor AND 1, L_00000225f7341610, L_00000225f72914c0, C4<1>, C4<1>;
L_00000225f73413e0 .functor NOT 1, L_00000225f728eb80, C4<0>, C4<0>, C4<0>;
L_00000225f7340ab0 .functor AND 1, L_00000225f73413e0, L_00000225f72900c0, C4<1>, C4<1>;
L_00000225f7341220 .functor OR 1, L_00000225f7340490, L_00000225f7340ab0, C4<0>, C4<0>;
L_00000225f7340b20 .functor AND 1, L_00000225f72914c0, L_00000225f72900c0, C4<1>, C4<1>;
L_00000225f7340b90 .functor OR 1, L_00000225f7341220, L_00000225f7340b20, C4<0>, C4<0>;
L_00000225f7340500 .functor XOR 1, L_00000225f728eb80, L_00000225f72914c0, C4<0>, C4<0>;
L_00000225f73410d0 .functor XOR 1, L_00000225f7340500, L_00000225f72900c0, C4<0>, C4<0>;
v00000225f71f8f60_0 .net "Debe", 0 0, L_00000225f7340b90;  1 drivers
v00000225f71f7200_0 .net "Din", 0 0, L_00000225f72900c0;  1 drivers
v00000225f71f96e0_0 .net "Dout", 0 0, L_00000225f73410d0;  1 drivers
v00000225f71f9820_0 .net "Ri", 0 0, L_00000225f72914c0;  1 drivers
v00000225f71f82e0_0 .net "Si", 0 0, L_00000225f728eb80;  1 drivers
v00000225f71f70c0_0 .net *"_ivl_0", 0 0, L_00000225f7341610;  1 drivers
v00000225f71f8ba0_0 .net *"_ivl_10", 0 0, L_00000225f7340b20;  1 drivers
v00000225f71f7480_0 .net *"_ivl_14", 0 0, L_00000225f7340500;  1 drivers
v00000225f71f7e80_0 .net *"_ivl_2", 0 0, L_00000225f7340490;  1 drivers
v00000225f71f9000_0 .net *"_ivl_4", 0 0, L_00000225f73413e0;  1 drivers
v00000225f71f77a0_0 .net *"_ivl_6", 0 0, L_00000225f7340ab0;  1 drivers
v00000225f71f8100_0 .net *"_ivl_8", 0 0, L_00000225f7341220;  1 drivers
S_00000225f7212e80 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000225f6c048b0 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_00000225f6c048e8 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_00000225f6c04920 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_00000225f73c6f20 .functor XOR 1, L_00000225f739a4d0, L_00000225f7398950, C4<0>, C4<0>;
L_00000225f73c7070 .functor AND 1, L_00000225f7397e10, L_00000225f7397eb0, C4<1>, C4<1>;
L_00000225f73c70e0 .functor AND 1, L_00000225f73989f0, L_00000225f739ae30, C4<1>, C4<1>;
L_00000225f73c8960 .functor AND 1, L_00000225f73c7070, L_00000225f739c4b0, C4<1>, C4<1>;
L_00000225f73c8730 .functor AND 1, L_00000225f73c7070, L_00000225f739c550, C4<1>, C4<1>;
L_00000225f73c8500 .functor AND 1, L_00000225f73c7070, L_00000225f739d770, C4<1>, C4<1>;
L_00000225f73c9140 .functor AND 1, L_00000225f739ddb0, L_00000225f739e3f0, C4<1>, C4<1>;
L_00000225f73c8dc0 .functor AND 1, L_00000225f73c7070, L_00000225f739cff0, C4<1>, C4<1>;
L_00000225f72e8e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000225f73c8570 .functor OR 1, L_00000225f72e8e48, L_00000225f73c9140, C4<0>, C4<0>;
L_00000225f73c8ea0 .functor AND 1, L_00000225f73c7070, L_00000225f739ce10, C4<1>, C4<1>;
L_00000225f73c8e30 .functor OR 1, L_00000225f73c8420, L_00000225f739da90, C4<0>, C4<0>;
L_00000225f73c9220 .functor AND 1, L_00000225f73c7070, L_00000225f739dc70, C4<1>, C4<1>;
v00000225f71fee60_0 .net "F", 31 0, L_00000225f739d310;  alias, 1 drivers
v00000225f72008a0_0 .net "R", 31 0, v00000225f728bd40_0;  alias, 1 drivers
v00000225f71fffe0_0 .net "S", 31 0, v00000225f728c100_0;  alias, 1 drivers
v00000225f71fef00_0 .net *"_ivl_100", 0 0, L_00000225f73c8500;  1 drivers
L_00000225f72e8ce0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71ff2c0_0 .net/2u *"_ivl_101", 22 0, L_00000225f72e8ce0;  1 drivers
v00000225f7200080_0 .net *"_ivl_103", 22 0, L_00000225f739e030;  1 drivers
v00000225f7200120_0 .net *"_ivl_105", 8 0, L_00000225f739e350;  1 drivers
L_00000225f72e8d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7203280_0 .net *"_ivl_108", 0 0, L_00000225f72e8d28;  1 drivers
v00000225f7202e20_0 .net *"_ivl_109", 0 0, L_00000225f739ddb0;  1 drivers
L_00000225f72e8d70 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v00000225f7202a60_0 .net/2u *"_ivl_111", 8 0, L_00000225f72e8d70;  1 drivers
v00000225f72012a0_0 .net *"_ivl_113", 0 0, L_00000225f739e3f0;  1 drivers
v00000225f7202100_0 .net *"_ivl_117", 8 0, L_00000225f739d4f0;  1 drivers
L_00000225f72e8db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7202060_0 .net *"_ivl_120", 0 0, L_00000225f72e8db8;  1 drivers
v00000225f7202880_0 .net *"_ivl_124", 0 0, L_00000225f739cff0;  1 drivers
v00000225f7202d80_0 .net *"_ivl_126", 0 0, L_00000225f73c8dc0;  1 drivers
L_00000225f72e8e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72030a0_0 .net/2u *"_ivl_127", 0 0, L_00000225f72e8e00;  1 drivers
v00000225f7201340_0 .net/2u *"_ivl_129", 0 0, L_00000225f72e8e48;  1 drivers
v00000225f7201c00_0 .net *"_ivl_132", 0 0, L_00000225f73c8570;  1 drivers
v00000225f7201a20_0 .net *"_ivl_136", 0 0, L_00000225f739ce10;  1 drivers
v00000225f72013e0_0 .net *"_ivl_138", 0 0, L_00000225f73c8ea0;  1 drivers
L_00000225f72e8e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7201480_0 .net/2u *"_ivl_139", 0 0, L_00000225f72e8e90;  1 drivers
L_00000225f72e84b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f72031e0_0 .net/2u *"_ivl_14", 7 0, L_00000225f72e84b8;  1 drivers
v00000225f7202ec0_0 .net *"_ivl_142", 0 0, L_00000225f73c8e30;  1 drivers
v00000225f7202240_0 .net *"_ivl_146", 0 0, L_00000225f739dc70;  1 drivers
v00000225f7202560_0 .net *"_ivl_148", 0 0, L_00000225f73c9220;  1 drivers
L_00000225f72e8ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72029c0_0 .net/2u *"_ivl_149", 0 0, L_00000225f72e8ed8;  1 drivers
v00000225f72024c0_0 .net *"_ivl_16", 0 0, L_00000225f7397e10;  1 drivers
L_00000225f72e8500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7202b00_0 .net/2u *"_ivl_18", 22 0, L_00000225f72e8500;  1 drivers
v00000225f7203460_0 .net *"_ivl_20", 0 0, L_00000225f7397eb0;  1 drivers
L_00000225f72e8548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f72021a0_0 .net/2u *"_ivl_24", 7 0, L_00000225f72e8548;  1 drivers
v00000225f72033c0_0 .net *"_ivl_26", 0 0, L_00000225f73989f0;  1 drivers
L_00000225f72e8590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7201ca0_0 .net/2u *"_ivl_28", 22 0, L_00000225f72e8590;  1 drivers
v00000225f7201b60_0 .net *"_ivl_30", 0 0, L_00000225f739ae30;  1 drivers
v00000225f7202920_0 .net *"_ivl_36", 7 0, L_00000225f739bc90;  1 drivers
v00000225f72027e0_0 .net *"_ivl_40", 8 0, L_00000225f739aed0;  1 drivers
L_00000225f72e8620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7203140_0 .net *"_ivl_43", 0 0, L_00000225f72e8620;  1 drivers
L_00000225f72e9160 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000225f7201520_0 .net *"_ivl_44", 8 0, L_00000225f72e9160;  1 drivers
v00000225f7202ba0_0 .net *"_ivl_50", 8 0, L_00000225f739b290;  1 drivers
L_00000225f72e8668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7202740_0 .net *"_ivl_53", 0 0, L_00000225f72e8668;  1 drivers
v00000225f7203640_0 .net *"_ivl_54", 8 0, L_00000225f739a6b0;  1 drivers
L_00000225f72e86b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7202600_0 .net *"_ivl_57", 0 0, L_00000225f72e86b0;  1 drivers
v00000225f7201de0_0 .net *"_ivl_58", 8 0, L_00000225f739b5b0;  1 drivers
L_00000225f72e91a8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000225f7202f60_0 .net *"_ivl_60", 8 0, L_00000225f72e91a8;  1 drivers
L_00000225f72e86f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f72022e0_0 .net/2u *"_ivl_66", 0 0, L_00000225f72e86f8;  1 drivers
L_00000225f72e8740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7202c40_0 .net/2u *"_ivl_70", 0 0, L_00000225f72e8740;  1 drivers
v00000225f7203780_0 .net *"_ivl_77", 0 0, L_00000225f739c4b0;  1 drivers
v00000225f7202ce0_0 .net *"_ivl_79", 0 0, L_00000225f73c8960;  1 drivers
L_00000225f72e8c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72015c0_0 .net/2u *"_ivl_80", 0 0, L_00000225f72e8c50;  1 drivers
v00000225f7201200_0 .net *"_ivl_82", 0 0, L_00000225f739ca50;  1 drivers
v00000225f7201ac0_0 .net *"_ivl_87", 0 0, L_00000225f739c550;  1 drivers
v00000225f7201660_0 .net *"_ivl_89", 0 0, L_00000225f73c8730;  1 drivers
L_00000225f72e8c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7201700_0 .net/2u *"_ivl_90", 7 0, L_00000225f72e8c98;  1 drivers
v00000225f7203320_0 .net *"_ivl_92", 7 0, L_00000225f739caf0;  1 drivers
v00000225f7203000_0 .net *"_ivl_98", 0 0, L_00000225f739d770;  1 drivers
L_00000225f72e85d8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000225f7202380_0 .net "bias", 7 0, L_00000225f72e85d8;  1 drivers
v00000225f7203820_0 .net "despues_la_borro", 8 0, L_00000225f739cb90;  1 drivers
v00000225f7201d40_0 .net "e1", 7 0, L_00000225f739a570;  1 drivers
v00000225f7203500_0 .net "e2", 7 0, L_00000225f73988b0;  1 drivers
v00000225f72035a0_0 .net "evaluate_flags", 8 0, L_00000225f739aa70;  1 drivers
v00000225f72017a0_0 .net "exp_final", 7 0, L_00000225f739b650;  1 drivers
v00000225f72036e0_0 .net "exp_to_use", 7 0, L_00000225f739c190;  1 drivers
v00000225f72010c0_0 .net "inexact", 0 0, L_00000225f739e490;  alias, 1 drivers
v00000225f7201160_0 .net "inv_op", 0 0, L_00000225f73c8a40;  alias, 1 drivers
v00000225f7201840_0 .net "is_zero_dividend", 0 0, L_00000225f73c7070;  1 drivers
v00000225f72018e0_0 .net "is_zero_divisor", 0 0, L_00000225f73c70e0;  1 drivers
v00000225f7201980_0 .net "ix_core", 0 0, L_00000225f73c7af0;  1 drivers
v00000225f7202420_0 .net "m1", 22 0, L_00000225f7398630;  1 drivers
v00000225f7201e80_0 .net "m2", 22 0, L_00000225f7398810;  1 drivers
v00000225f7201f20_0 .net "m_final", 22 0, L_00000225f739cd70;  1 drivers
v00000225f7201fc0_0 .net "over_op_handle", 0 0, L_00000225f73c9140;  1 drivers
v00000225f72026a0_0 .net "overflow", 0 0, L_00000225f739d9f0;  alias, 1 drivers
v00000225f72045e0_0 .net "param_m1", 23 0, L_00000225f739ccd0;  1 drivers
v00000225f7205d00_0 .net "param_m2", 23 0, L_00000225f739a930;  1 drivers
v00000225f7205120_0 .net "s1", 0 0, L_00000225f739a4d0;  1 drivers
v00000225f7204f40_0 .net "s2", 0 0, L_00000225f7398950;  1 drivers
v00000225f7203fa0_0 .net "sign", 0 0, L_00000225f73c6f20;  1 drivers
v00000225f7204040_0 .net "uf_core", 0 0, L_00000225f73c8420;  1 drivers
v00000225f7204c20_0 .net "under_op_handle", 0 0, L_00000225f739da90;  1 drivers
v00000225f72051c0_0 .net "underflow", 0 0, L_00000225f739e850;  alias, 1 drivers
L_00000225f7398630 .part v00000225f728c100_0, 0, 23;
L_00000225f7398810 .part v00000225f728bd40_0, 0, 23;
L_00000225f739a570 .part v00000225f728c100_0, 23, 8;
L_00000225f73988b0 .part v00000225f728bd40_0, 23, 8;
L_00000225f739a4d0 .part v00000225f728c100_0, 31, 1;
L_00000225f7398950 .part v00000225f728bd40_0, 31, 1;
L_00000225f7397e10 .cmp/eq 8, L_00000225f739a570, L_00000225f72e84b8;
L_00000225f7397eb0 .cmp/eq 23, L_00000225f7398630, L_00000225f72e8500;
L_00000225f73989f0 .cmp/eq 8, L_00000225f73988b0, L_00000225f72e8548;
L_00000225f739ae30 .cmp/eq 23, L_00000225f7398810, L_00000225f72e8590;
L_00000225f739bc90 .arith/sub 8, L_00000225f739a570, L_00000225f73988b0;
L_00000225f739c190 .arith/sum 8, L_00000225f739bc90, L_00000225f72e85d8;
L_00000225f739aed0 .concat [ 8 1 0 0], L_00000225f739a570, L_00000225f72e8620;
L_00000225f739aa70 .arith/sum 9, L_00000225f739aed0, L_00000225f72e9160;
L_00000225f739b290 .concat [ 8 1 0 0], L_00000225f739a570, L_00000225f72e8668;
L_00000225f739a6b0 .concat [ 8 1 0 0], L_00000225f73988b0, L_00000225f72e86b0;
L_00000225f739b5b0 .arith/sub 9, L_00000225f739b290, L_00000225f739a6b0;
L_00000225f739cb90 .arith/sum 9, L_00000225f739b5b0, L_00000225f72e91a8;
L_00000225f739ccd0 .concat [ 23 1 0 0], L_00000225f7398630, L_00000225f72e86f8;
L_00000225f739a930 .concat [ 23 1 0 0], L_00000225f7398810, L_00000225f72e8740;
L_00000225f739c4b0 .reduce/nor L_00000225f73c70e0;
L_00000225f739ca50 .functor MUXZ 1, L_00000225f73c6f20, L_00000225f72e8c50, L_00000225f73c8960, C4<>;
L_00000225f739c550 .reduce/nor L_00000225f73c70e0;
L_00000225f739caf0 .functor MUXZ 8, L_00000225f739b650, L_00000225f72e8c98, L_00000225f73c8730, C4<>;
L_00000225f739d310 .concat8 [ 23 8 1 0], L_00000225f739e030, L_00000225f739caf0, L_00000225f739ca50;
L_00000225f739d770 .reduce/nor L_00000225f73c70e0;
L_00000225f739e030 .functor MUXZ 23, L_00000225f739cd70, L_00000225f72e8ce0, L_00000225f73c8500, C4<>;
L_00000225f739e350 .concat [ 8 1 0 0], L_00000225f73988b0, L_00000225f72e8d28;
L_00000225f739ddb0 .cmp/ge 9, L_00000225f739aa70, L_00000225f739e350;
L_00000225f739e3f0 .cmp/ge 9, L_00000225f739cb90, L_00000225f72e8d70;
L_00000225f739d4f0 .concat [ 8 1 0 0], L_00000225f73988b0, L_00000225f72e8db8;
L_00000225f739da90 .cmp/gt 9, L_00000225f739d4f0, L_00000225f739aa70;
L_00000225f739cff0 .reduce/nor L_00000225f73c70e0;
L_00000225f739d9f0 .functor MUXZ 1, L_00000225f73c8570, L_00000225f72e8e00, L_00000225f73c8dc0, C4<>;
L_00000225f739ce10 .reduce/nor L_00000225f73c70e0;
L_00000225f739e850 .functor MUXZ 1, L_00000225f73c8e30, L_00000225f72e8e90, L_00000225f73c8ea0, C4<>;
L_00000225f739dc70 .reduce/nor L_00000225f73c70e0;
L_00000225f739e490 .functor MUXZ 1, L_00000225f73c7af0, L_00000225f72e8ed8, L_00000225f73c9220, C4<>;
S_00000225f7213b00 .scope module, "div" "Division" 7 108, 7 3 0, S_00000225f7212e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000225f6c0f110 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_00000225f6c0f148 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_00000225f6c0f180 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_00000225f6c0f1b8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_00000225f73c8490 .functor AND 1, L_00000225f739a750, L_00000225f739ba10, C4<1>, C4<1>;
L_00000225f73c8180 .functor AND 1, L_00000225f739c410, L_00000225f739c2d0, C4<1>, C4<1>;
L_00000225f73c8110 .functor AND 30, L_00000225f739a9d0, L_00000225f739b970, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_00000225f73c7fc0 .functor OR 1, L_00000225f739bf10, L_00000225f739c370, C4<0>, C4<0>;
L_00000225f73c88f0 .functor OR 1, L_00000225f73c7fc0, L_00000225f739bbf0, C4<0>, C4<0>;
L_00000225f73c85e0 .functor OR 1, L_00000225f73c88f0, L_00000225f739be70, C4<0>, C4<0>;
L_00000225f73c7af0 .functor OR 1, L_00000225f73c85e0, L_00000225f739b830, C4<0>, C4<0>;
L_00000225f73c8420 .functor AND 1, L_00000225f739c9b0, L_00000225f73c7af0, C4<1>, C4<1>;
v00000225f71fe780_0 .net "Debe", 0 0, L_00000225f739c730;  1 drivers
v00000225f71fd420_0 .net "ExpIn", 7 0, L_00000225f739c190;  alias, 1 drivers
v00000225f71fd1a0_0 .net "ExpOut", 7 0, L_00000225f739b650;  alias, 1 drivers
v00000225f71fc980_0 .net "ExpOut_temp", 7 0, L_00000225f739c870;  1 drivers
v00000225f71fcde0_0 .net "Faux", 29 0, L_00000225f739a9d0;  1 drivers
v00000225f71fe820_0 .net "Fm", 22 0, L_00000225f739cd70;  alias, 1 drivers
v00000225f71fe000_0 .net "Fm_out", 27 0, L_00000225f739cc30;  1 drivers
v00000225f71fe0a0_0 .net "Result", 37 0, L_00000225f739b010;  1 drivers
v00000225f71fce80_0 .net "Rm", 23 0, L_00000225f739a930;  alias, 1 drivers
v00000225f71fd380_0 .net "ShiftCondition", 0 0, L_00000225f73c8490;  1 drivers
v00000225f71fe140_0 .net "Sm", 23 0, L_00000225f739ccd0;  alias, 1 drivers
L_00000225f72e8788 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fe320_0 .net/2u *"_ivl_0", 27 0, L_00000225f72e8788;  1 drivers
v00000225f71fca20_0 .net *"_ivl_100", 0 0, L_00000225f73c7fc0;  1 drivers
v00000225f71fe3c0_0 .net *"_ivl_102", 0 0, L_00000225f73c88f0;  1 drivers
v00000225f71fc0c0_0 .net *"_ivl_104", 0 0, L_00000225f73c85e0;  1 drivers
L_00000225f72e8c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fc160_0 .net/2u *"_ivl_108", 7 0, L_00000225f72e8c08;  1 drivers
v00000225f71fc200_0 .net *"_ivl_110", 0 0, L_00000225f739c9b0;  1 drivers
v00000225f71fcac0_0 .net *"_ivl_17", 0 0, L_00000225f739a750;  1 drivers
v00000225f71fcb60_0 .net *"_ivl_19", 0 0, L_00000225f739c230;  1 drivers
v00000225f71fcc00_0 .net *"_ivl_2", 51 0, L_00000225f739c910;  1 drivers
v00000225f71fd100_0 .net *"_ivl_21", 0 0, L_00000225f739ba10;  1 drivers
v00000225f71fd600_0 .net *"_ivl_25", 7 0, L_00000225f739c050;  1 drivers
L_00000225f72e8818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fd7e0_0 .net/2u *"_ivl_26", 7 0, L_00000225f72e8818;  1 drivers
v00000225f71fd880_0 .net *"_ivl_31", 27 0, L_00000225f739a7f0;  1 drivers
v00000225f71feb40_0 .net *"_ivl_33", 27 0, L_00000225f739b330;  1 drivers
v00000225f72001c0_0 .net *"_ivl_34", 27 0, L_00000225f739bd30;  1 drivers
L_00000225f72e8860 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000225f71ffcc0_0 .net/2u *"_ivl_38", 7 0, L_00000225f72e8860;  1 drivers
v00000225f71feaa0_0 .net *"_ivl_4", 51 0, L_00000225f739ab10;  1 drivers
v00000225f7200f80_0 .net *"_ivl_40", 7 0, L_00000225f739ad90;  1 drivers
v00000225f7200940_0 .net *"_ivl_42", 7 0, L_00000225f739b3d0;  1 drivers
L_00000225f72e89c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71ff400_0 .net/2u *"_ivl_46", 27 0, L_00000225f72e89c8;  1 drivers
v00000225f71ff360_0 .net *"_ivl_48", 51 0, L_00000225f739b6f0;  1 drivers
v00000225f72009e0_0 .net *"_ivl_50", 51 0, L_00000225f739c7d0;  1 drivers
L_00000225f72e8a10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7200c60_0 .net *"_ivl_53", 27 0, L_00000225f72e8a10;  1 drivers
v00000225f71ff9a0_0 .net *"_ivl_54", 51 0, L_00000225f739b790;  1 drivers
v00000225f71ff4a0_0 .net *"_ivl_61", 0 0, L_00000225f739c0f0;  1 drivers
L_00000225f72e8a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71ff220_0 .net/2u *"_ivl_62", 0 0, L_00000225f72e8a58;  1 drivers
L_00000225f72e8aa0 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f7200a80_0 .net/2s *"_ivl_66", 29 0, L_00000225f72e8aa0;  1 drivers
v00000225f7200bc0_0 .net *"_ivl_68", 29 0, L_00000225f739b8d0;  1 drivers
L_00000225f72e87d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fefa0_0 .net *"_ivl_7", 27 0, L_00000225f72e87d0;  1 drivers
L_00000225f72e8ae8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f71ff860_0 .net/2s *"_ivl_70", 29 0, L_00000225f72e8ae8;  1 drivers
v00000225f7200260_0 .net *"_ivl_75", 0 0, L_00000225f739c410;  1 drivers
v00000225f7200b20_0 .net *"_ivl_76", 31 0, L_00000225f739bab0;  1 drivers
L_00000225f72e8b30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7200d00_0 .net *"_ivl_79", 23 0, L_00000225f72e8b30;  1 drivers
v00000225f7200da0_0 .net *"_ivl_8", 51 0, L_00000225f739a890;  1 drivers
L_00000225f72e8b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71ff7c0_0 .net/2u *"_ivl_80", 31 0, L_00000225f72e8b78;  1 drivers
v00000225f71ff040_0 .net *"_ivl_82", 0 0, L_00000225f739c2d0;  1 drivers
v00000225f7200760_0 .net *"_ivl_85", 0 0, L_00000225f73c8180;  1 drivers
v00000225f7200ee0_0 .net *"_ivl_86", 29 0, L_00000225f73c8110;  1 drivers
v00000225f7200300_0 .net *"_ivl_89", 0 0, L_00000225f739bb50;  1 drivers
L_00000225f72e8bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7200e40_0 .net/2u *"_ivl_90", 0 0, L_00000225f72e8bc0;  1 drivers
v00000225f71ffae0_0 .net *"_ivl_97", 3 0, L_00000225f739bfb0;  1 drivers
v00000225f7200800_0 .net "guard_bit", 0 0, L_00000225f739bf10;  1 drivers
v00000225f7200620_0 .net "inexact", 0 0, L_00000225f73c7af0;  alias, 1 drivers
v00000225f72003a0_0 .net "lost_pre_bit", 0 0, L_00000225f739bbf0;  1 drivers
v00000225f71ff540_0 .net "lost_shift_bits", 0 0, L_00000225f739be70;  1 drivers
v00000225f71ff900_0 .net "low_mask", 29 0, L_00000225f739b970;  1 drivers
v00000225f71fff40_0 .net "rem_nz", 0 0, L_00000225f739b830;  1 drivers
v00000225f71febe0_0 .net "remainder", 23 0, L_00000225f739acf0;  1 drivers
v00000225f71ffb80_0 .net "shifts", 7 0, L_00000225f739c5f0;  1 drivers
v00000225f71fec80_0 .net "tail_bits_nz", 0 0, L_00000225f739c370;  1 drivers
v00000225f71ff0e0_0 .net "underflow", 0 0, L_00000225f73c8420;  alias, 1 drivers
L_00000225f739c910 .concat [ 28 24 0 0], L_00000225f72e8788, L_00000225f739ccd0;
L_00000225f739ab10 .concat [ 24 28 0 0], L_00000225f739a930, L_00000225f72e87d0;
L_00000225f739a890 .arith/div 52, L_00000225f739c910, L_00000225f739ab10;
L_00000225f739b010 .part L_00000225f739a890, 0, 38;
L_00000225f739a9d0 .part L_00000225f739b010, 0, 30;
L_00000225f739c730 .part L_00000225f739a9d0, 29, 1;
L_00000225f739a750 .reduce/nor L_00000225f739c730;
L_00000225f739c230 .part L_00000225f739a9d0, 28, 1;
L_00000225f739ba10 .reduce/nor L_00000225f739c230;
L_00000225f739c050 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_DIV.div.first_one_div, 8, L_00000225f739a9d0 (v00000225f71fcca0_0) S_00000225f7213970;
L_00000225f739c5f0 .functor MUXZ 8, L_00000225f72e8818, L_00000225f739c050, L_00000225f73c8490, C4<>;
L_00000225f739a7f0 .part L_00000225f739a9d0, 1, 28;
L_00000225f739b330 .part L_00000225f739a9d0, 0, 28;
L_00000225f739bd30 .shift/l 28, L_00000225f739b330, L_00000225f739c5f0;
L_00000225f739cc30 .functor MUXZ 28, L_00000225f739bd30, L_00000225f739a7f0, L_00000225f739c730, C4<>;
L_00000225f739ad90 .arith/sum 8, L_00000225f739c190, L_00000225f72e8860;
L_00000225f739b3d0 .arith/sum 8, L_00000225f739c190, L_00000225f739c5f0;
L_00000225f739c870 .functor MUXZ 8, L_00000225f739b3d0, L_00000225f739ad90, L_00000225f739c730, C4<>;
L_00000225f739b6f0 .concat [ 28 24 0 0], L_00000225f72e89c8, L_00000225f739ccd0;
L_00000225f739c7d0 .concat [ 24 28 0 0], L_00000225f739a930, L_00000225f72e8a10;
L_00000225f739b790 .arith/mod 52, L_00000225f739b6f0, L_00000225f739c7d0;
L_00000225f739acf0 .part L_00000225f739b790, 0, 24;
L_00000225f739b830 .reduce/or L_00000225f739acf0;
L_00000225f739c0f0 .part L_00000225f739a9d0, 0, 1;
L_00000225f739bbf0 .functor MUXZ 1, L_00000225f72e8a58, L_00000225f739c0f0, L_00000225f739c730, C4<>;
L_00000225f739b8d0 .shift/l 30, L_00000225f72e8aa0, L_00000225f739c5f0;
L_00000225f739b970 .arith/sub 30, L_00000225f739b8d0, L_00000225f72e8ae8;
L_00000225f739c410 .reduce/nor L_00000225f739c730;
L_00000225f739bab0 .concat [ 8 24 0 0], L_00000225f739c5f0, L_00000225f72e8b30;
L_00000225f739c2d0 .cmp/ne 32, L_00000225f739bab0, L_00000225f72e8b78;
L_00000225f739bb50 .reduce/or L_00000225f73c8110;
L_00000225f739be70 .functor MUXZ 1, L_00000225f72e8bc0, L_00000225f739bb50, L_00000225f73c8180, C4<>;
L_00000225f739bf10 .part L_00000225f739cc30, 4, 1;
L_00000225f739bfb0 .part L_00000225f739cc30, 0, 4;
L_00000225f739c370 .reduce/or L_00000225f739bfb0;
L_00000225f739c9b0 .cmp/eq 8, L_00000225f739b650, L_00000225f72e8c08;
S_00000225f7213970 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_00000225f7213b00;
 .timescale -9 -12;
v00000225f71fcca0_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_00000225f7213970
v00000225f71fc480_0 .var "found", 0 0;
v00000225f71fda60_0 .var/i "idx", 31 0;
TD_tb_alu_sub_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f71fc480_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v00000225f71fda60_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000225f71fda60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000225f71fc480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v00000225f71fcca0_0;
    %load/vec4 v00000225f71fda60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v00000225f71fda60_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f71fc480_0, 0, 1;
T_1.6 ;
    %load/vec4 v00000225f71fda60_0;
    %subi 1, 0, 32;
    %store/vec4 v00000225f71fda60_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_00000225f7212070 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_00000225f7213b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6c0f200 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6c0f238 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6c0f270 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_00000225f6c0f2a8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f73c7700 .functor NOT 1, L_00000225f739ac50, C4<0>, C4<0>, C4<0>;
L_00000225f73c7770 .functor OR 1, L_00000225f739af70, L_00000225f739b150, C4<0>, C4<0>;
L_00000225f73c8880 .functor AND 1, L_00000225f739abb0, L_00000225f73c7770, C4<1>, C4<1>;
v00000225f71fd6a0_0 .net *"_ivl_11", 22 0, L_00000225f739c690;  1 drivers
v00000225f71fdec0_0 .net *"_ivl_12", 23 0, L_00000225f739b0b0;  1 drivers
L_00000225f72e88a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f71fe460_0 .net *"_ivl_15", 0 0, L_00000225f72e88a8;  1 drivers
v00000225f71fc840_0 .net *"_ivl_17", 0 0, L_00000225f739b150;  1 drivers
v00000225f71fdf60_0 .net *"_ivl_19", 0 0, L_00000225f73c7770;  1 drivers
v00000225f71fcf20_0 .net *"_ivl_21", 0 0, L_00000225f73c8880;  1 drivers
L_00000225f72e88f0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f71fd920_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e88f0;  1 drivers
L_00000225f72e8938 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fc340_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e8938;  1 drivers
v00000225f71fe5a0_0 .net *"_ivl_26", 23 0, L_00000225f739a610;  1 drivers
v00000225f71fd240_0 .net *"_ivl_3", 3 0, L_00000225f739bdd0;  1 drivers
v00000225f71fc520_0 .net *"_ivl_33", 0 0, L_00000225f739b510;  1 drivers
v00000225f71fdc40_0 .net *"_ivl_34", 7 0, L_00000225f739b470;  1 drivers
L_00000225f72e8980 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f71fcfc0_0 .net *"_ivl_37", 6 0, L_00000225f72e8980;  1 drivers
v00000225f71fd560_0 .net *"_ivl_7", 0 0, L_00000225f739ac50;  1 drivers
v00000225f71fc8e0_0 .net "boolean", 0 0, L_00000225f739af70;  1 drivers
v00000225f71fd9c0_0 .net "exp", 7 0, L_00000225f739c870;  alias, 1 drivers
v00000225f71fe6e0_0 .net "exp_round", 7 0, L_00000225f739b650;  alias, 1 drivers
v00000225f71fdce0_0 .net "guard", 0 0, L_00000225f739abb0;  1 drivers
v00000225f71fdd80_0 .net "is_even", 0 0, L_00000225f73c7700;  1 drivers
v00000225f71fe500_0 .net "ms", 27 0, L_00000225f739cc30;  alias, 1 drivers
v00000225f71fcd40_0 .net "ms_round", 22 0, L_00000225f739cd70;  alias, 1 drivers
v00000225f71fc2a0_0 .net "temp", 23 0, L_00000225f739b1f0;  1 drivers
L_00000225f739abb0 .part L_00000225f739cc30, 4, 1;
L_00000225f739bdd0 .part L_00000225f739cc30, 0, 4;
L_00000225f739af70 .reduce/or L_00000225f739bdd0;
L_00000225f739ac50 .part L_00000225f739cc30, 5, 1;
L_00000225f739c690 .part L_00000225f739cc30, 5, 23;
L_00000225f739b0b0 .concat [ 23 1 0 0], L_00000225f739c690, L_00000225f72e88a8;
L_00000225f739b150 .reduce/nor L_00000225f73c7700;
L_00000225f739a610 .functor MUXZ 24, L_00000225f72e8938, L_00000225f72e88f0, L_00000225f73c8880, C4<>;
L_00000225f739b1f0 .arith/sum 24, L_00000225f739b0b0, L_00000225f739a610;
L_00000225f739cd70 .part L_00000225f739b1f0, 0, 23;
L_00000225f739b510 .part L_00000225f739b1f0, 23, 1;
L_00000225f739b470 .concat [ 1 7 0 0], L_00000225f739b510, L_00000225f72e8980;
L_00000225f739b650 .arith/sum 8, L_00000225f739c870, L_00000225f739b470;
S_00000225f7212200 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_00000225f7212e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_00000225f6c20260 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_00000225f6c20298 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_00000225f6c202d0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_00000225f73c8ab0 .functor AND 1, L_00000225f739ea30, L_00000225f739d090, C4<1>, C4<1>;
L_00000225f73c8d50 .functor AND 1, L_00000225f739e170, L_00000225f739df90, C4<1>, C4<1>;
L_00000225f73c8f10 .functor AND 1, L_00000225f739e2b0, L_00000225f739e7b0, C4<1>, C4<1>;
L_00000225f73c8030 .functor AND 1, L_00000225f739ead0, L_00000225f739e0d0, C4<1>, C4<1>;
L_00000225f73c7c40 .functor OR 1, L_00000225f73c8ab0, L_00000225f73c8d50, C4<0>, C4<0>;
L_00000225f73c8810 .functor OR 1, L_00000225f73c7c40, L_00000225f73c8f10, C4<0>, C4<0>;
L_00000225f73c8a40 .functor OR 1, L_00000225f73c8810, L_00000225f73c8030, C4<0>, C4<0>;
v00000225f7201020_0 .net "Exp1", 7 0, L_00000225f739a570;  alias, 1 drivers
v00000225f71fe8c0_0 .net "Exp2", 7 0, L_00000225f73988b0;  alias, 1 drivers
v00000225f71ffa40_0 .net "InvalidOp", 0 0, L_00000225f73c8a40;  alias, 1 drivers
v00000225f71fed20_0 .net "Man1", 22 0, L_00000225f7398630;  alias, 1 drivers
v00000225f7200440_0 .net "Man2", 22 0, L_00000225f7398810;  alias, 1 drivers
v00000225f71ffc20_0 .net *"_ivl_1", 0 0, L_00000225f739ea30;  1 drivers
v00000225f71ffd60_0 .net *"_ivl_13", 0 0, L_00000225f739e2b0;  1 drivers
v00000225f71ff5e0_0 .net *"_ivl_15", 0 0, L_00000225f739e7b0;  1 drivers
v00000225f71ffea0_0 .net *"_ivl_19", 0 0, L_00000225f739ead0;  1 drivers
v00000225f71fedc0_0 .net *"_ivl_21", 0 0, L_00000225f739e0d0;  1 drivers
v00000225f71fe960_0 .net *"_ivl_24", 0 0, L_00000225f73c7c40;  1 drivers
v00000225f72004e0_0 .net *"_ivl_26", 0 0, L_00000225f73c8810;  1 drivers
v00000225f71ff680_0 .net *"_ivl_3", 0 0, L_00000225f739d090;  1 drivers
v00000225f71ff180_0 .net *"_ivl_7", 0 0, L_00000225f739e170;  1 drivers
v00000225f71ff720_0 .net *"_ivl_9", 0 0, L_00000225f739df90;  1 drivers
v00000225f7200580_0 .net "is_inf_Val1", 0 0, L_00000225f73c8ab0;  1 drivers
v00000225f71ffe00_0 .net "is_inf_Val2", 0 0, L_00000225f73c8d50;  1 drivers
v00000225f71fea00_0 .net "is_invalid_Val1", 0 0, L_00000225f73c8f10;  1 drivers
v00000225f72006c0_0 .net "is_invalid_Val2", 0 0, L_00000225f73c8030;  1 drivers
L_00000225f739ea30 .reduce/and L_00000225f739a570;
L_00000225f739d090 .reduce/nor L_00000225f7398630;
L_00000225f739e170 .reduce/and L_00000225f73988b0;
L_00000225f739df90 .reduce/nor L_00000225f7398810;
L_00000225f739e2b0 .reduce/and L_00000225f739a570;
L_00000225f739e7b0 .reduce/or L_00000225f7398630;
L_00000225f739ead0 .reduce/and L_00000225f73988b0;
L_00000225f739e0d0 .reduce/or L_00000225f7398810;
S_00000225f7217410 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000225f6ba96f0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_00000225f6ba9728 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_00000225f6ba9760 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_00000225f73c6dd0 .functor XOR 1, L_00000225f7397410, L_00000225f7397910, C4<0>, C4<0>;
L_00000225f73c7230 .functor AND 1, L_00000225f7397b90, L_00000225f7397050, C4<1>, C4<1>;
L_00000225f73c60b0 .functor AND 1, L_00000225f73957f0, L_00000225f7396c90, C4<1>, C4<1>;
L_00000225f73c5b00 .functor OR 1, L_00000225f73c7230, L_00000225f73c60b0, C4<0>, C4<0>;
L_00000225f73c69e0 .functor AND 1, L_00000225f7397f50, L_00000225f7398ef0, C4<1>, C4<1>;
L_00000225f73c6a50 .functor OR 1, L_00000225f73c69e0, L_00000225f7398c70, C4<0>, C4<0>;
L_00000225f73c6eb0 .functor OR 1, L_00000225f73c6a50, L_00000225f73c6820, C4<0>, C4<0>;
v00000225f7206a20_0 .net "F", 31 0, L_00000225f739a070;  alias, 1 drivers
v00000225f7206ac0_0 .net "R", 31 0, v00000225f728bd40_0;  alias, 1 drivers
v00000225f7207c40_0 .net "S", 31 0, v00000225f728c100_0;  alias, 1 drivers
L_00000225f72e8398 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v00000225f7206b60_0 .net/2u *"_ivl_101", 8 0, L_00000225f72e8398;  1 drivers
v00000225f7207380_0 .net *"_ivl_103", 0 0, L_00000225f7398ef0;  1 drivers
L_00000225f72e9118 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000225f7206520_0 .net *"_ivl_107", 8 0, L_00000225f72e9118;  1 drivers
L_00000225f72e83e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7206c00_0 .net/2u *"_ivl_113", 0 0, L_00000225f72e83e0;  1 drivers
v00000225f7207420_0 .net *"_ivl_115", 0 0, L_00000225f73c6a50;  1 drivers
v00000225f72074c0_0 .net *"_ivl_117", 0 0, L_00000225f73c6eb0;  1 drivers
L_00000225f72e8428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f720a080_0 .net/2u *"_ivl_121", 0 0, L_00000225f72e8428;  1 drivers
L_00000225f72e8470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f720af80_0 .net/2u *"_ivl_125", 0 0, L_00000225f72e8470;  1 drivers
L_00000225f72e7ae0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7209360_0 .net/2u *"_ivl_14", 7 0, L_00000225f72e7ae0;  1 drivers
v00000225f720a8a0_0 .net *"_ivl_16", 0 0, L_00000225f7397b90;  1 drivers
L_00000225f72e7b28 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7209400_0 .net/2u *"_ivl_18", 22 0, L_00000225f72e7b28;  1 drivers
v00000225f7209040_0 .net *"_ivl_20", 0 0, L_00000225f7397050;  1 drivers
L_00000225f72e7b70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f720a260_0 .net/2u *"_ivl_24", 7 0, L_00000225f72e7b70;  1 drivers
v00000225f7209540_0 .net *"_ivl_26", 0 0, L_00000225f73957f0;  1 drivers
L_00000225f72e7bb8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72090e0_0 .net/2u *"_ivl_28", 22 0, L_00000225f72e7bb8;  1 drivers
v00000225f7209a40_0 .net *"_ivl_30", 0 0, L_00000225f7396c90;  1 drivers
v00000225f7209d60_0 .net *"_ivl_38", 7 0, L_00000225f7395e30;  1 drivers
v00000225f72094a0_0 .net *"_ivl_42", 8 0, L_00000225f7396ab0;  1 drivers
L_00000225f72e7c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7209b80_0 .net *"_ivl_45", 0 0, L_00000225f72e7c48;  1 drivers
v00000225f7208fa0_0 .net *"_ivl_46", 8 0, L_00000225f7395a70;  1 drivers
L_00000225f72e7c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72099a0_0 .net *"_ivl_49", 0 0, L_00000225f72e7c90;  1 drivers
v00000225f720abc0_0 .net *"_ivl_52", 8 0, L_00000225f7397190;  1 drivers
L_00000225f72e7cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f720b020_0 .net *"_ivl_55", 0 0, L_00000225f72e7cd8;  1 drivers
v00000225f720a940_0 .net *"_ivl_56", 8 0, L_00000225f7395ed0;  1 drivers
L_00000225f72e7d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72088c0_0 .net *"_ivl_59", 0 0, L_00000225f72e7d20;  1 drivers
v00000225f720ad00_0 .net *"_ivl_60", 8 0, L_00000225f7397230;  1 drivers
L_00000225f72e9040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000225f720a9e0_0 .net *"_ivl_62", 8 0, L_00000225f72e9040;  1 drivers
L_00000225f72e7d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7209860_0 .net/2u *"_ivl_68", 0 0, L_00000225f72e7d68;  1 drivers
L_00000225f72e7db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7209e00_0 .net/2u *"_ivl_72", 0 0, L_00000225f72e7db0;  1 drivers
L_00000225f72e82c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7209180_0 .net/2u *"_ivl_78", 0 0, L_00000225f72e82c0;  1 drivers
v00000225f72095e0_0 .net *"_ivl_80", 0 0, L_00000225f739a390;  1 drivers
L_00000225f72e8308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f720ada0_0 .net/2u *"_ivl_84", 7 0, L_00000225f72e8308;  1 drivers
v00000225f720a120_0 .net *"_ivl_86", 7 0, L_00000225f7398270;  1 drivers
L_00000225f72e8350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f720a580_0 .net/2u *"_ivl_91", 22 0, L_00000225f72e8350;  1 drivers
v00000225f7209220_0 .net *"_ivl_93", 22 0, L_00000225f73983b0;  1 drivers
L_00000225f72e90d0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v00000225f720ae40_0 .net *"_ivl_95", 8 0, L_00000225f72e90d0;  1 drivers
v00000225f720aa80_0 .net *"_ivl_99", 0 0, L_00000225f7397f50;  1 drivers
L_00000225f72e7c00 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000225f720a620_0 .net "bias", 7 0, L_00000225f72e7c00;  1 drivers
v00000225f7208a00_0 .net "despues_la_borro", 8 0, L_00000225f7396150;  1 drivers
v00000225f72092c0_0 .net "e1", 7 0, L_00000225f7397a50;  1 drivers
v00000225f720a6c0_0 .net "e2", 7 0, L_00000225f73959d0;  1 drivers
v00000225f7209f40_0 .net "evaluate_flags", 8 0, L_00000225f73968d0;  1 drivers
v00000225f7209720_0 .net "exp_final", 7 0, L_00000225f73c6270;  1 drivers
v00000225f7209680_0 .net "exp_to_use", 7 0, L_00000225f7395890;  1 drivers
v00000225f7208b40_0 .net "inexact", 0 0, L_00000225f7399df0;  alias, 1 drivers
v00000225f72097c0_0 .net "inexact_core", 0 0, L_00000225f73c62e0;  1 drivers
v00000225f720a760_0 .net "inv_op", 0 0, L_00000225f73c6820;  alias, 1 drivers
v00000225f720a800_0 .net "is_zero_r", 0 0, L_00000225f73c60b0;  1 drivers
v00000225f720a300_0 .net "is_zero_s", 0 0, L_00000225f73c7230;  1 drivers
v00000225f7209900_0 .net "m1", 22 0, L_00000225f7396290;  1 drivers
v00000225f720aee0_0 .net "m2", 22 0, L_00000225f7396f10;  1 drivers
v00000225f7208960_0 .net "m_final", 22 0, L_00000225f73c6970;  1 drivers
v00000225f7208aa0_0 .net "over_t1", 0 0, L_00000225f73c69e0;  1 drivers
v00000225f7208e60_0 .net "over_t2", 0 0, L_00000225f7398c70;  1 drivers
v00000225f7208be0_0 .net "overflow", 0 0, L_00000225f7398f90;  alias, 1 drivers
v00000225f7209ae0_0 .net "param_m1", 23 0, L_00000225f7397550;  1 drivers
v00000225f7209ea0_0 .net "param_m2", 23 0, L_00000225f73974b0;  1 drivers
v00000225f7208f00_0 .net "result_is_zero", 0 0, L_00000225f73c5b00;  1 drivers
v00000225f720ab20_0 .net "s1", 0 0, L_00000225f7397410;  1 drivers
v00000225f7208dc0_0 .net "s2", 0 0, L_00000225f7397910;  1 drivers
v00000225f720ac60_0 .net "sign", 0 0, L_00000225f73c6dd0;  1 drivers
v00000225f7209c20_0 .net "under_t1", 0 0, L_00000225f7399cb0;  1 drivers
v00000225f7208c80_0 .net "underflow", 0 0, L_00000225f7399d50;  alias, 1 drivers
L_00000225f7396290 .part v00000225f728c100_0, 0, 23;
L_00000225f7396f10 .part v00000225f728bd40_0, 0, 23;
L_00000225f7397a50 .part v00000225f728c100_0, 23, 8;
L_00000225f73959d0 .part v00000225f728bd40_0, 23, 8;
L_00000225f7397410 .part v00000225f728c100_0, 31, 1;
L_00000225f7397910 .part v00000225f728bd40_0, 31, 1;
L_00000225f7397b90 .cmp/eq 8, L_00000225f7397a50, L_00000225f72e7ae0;
L_00000225f7397050 .cmp/eq 23, L_00000225f7396290, L_00000225f72e7b28;
L_00000225f73957f0 .cmp/eq 8, L_00000225f73959d0, L_00000225f72e7b70;
L_00000225f7396c90 .cmp/eq 23, L_00000225f7396f10, L_00000225f72e7bb8;
L_00000225f7395e30 .arith/sum 8, L_00000225f7397a50, L_00000225f73959d0;
L_00000225f7395890 .arith/sub 8, L_00000225f7395e30, L_00000225f72e7c00;
L_00000225f7396ab0 .concat [ 8 1 0 0], L_00000225f7397a50, L_00000225f72e7c48;
L_00000225f7395a70 .concat [ 8 1 0 0], L_00000225f73959d0, L_00000225f72e7c90;
L_00000225f73968d0 .arith/sum 9, L_00000225f7396ab0, L_00000225f7395a70;
L_00000225f7397190 .concat [ 8 1 0 0], L_00000225f7397a50, L_00000225f72e7cd8;
L_00000225f7395ed0 .concat [ 8 1 0 0], L_00000225f73959d0, L_00000225f72e7d20;
L_00000225f7397230 .arith/sum 9, L_00000225f7397190, L_00000225f7395ed0;
L_00000225f7396150 .arith/sub 9, L_00000225f7397230, L_00000225f72e9040;
L_00000225f7397550 .concat [ 23 1 0 0], L_00000225f7396290, L_00000225f72e7d68;
L_00000225f73974b0 .concat [ 23 1 0 0], L_00000225f7396f10, L_00000225f72e7db0;
L_00000225f739a390 .functor MUXZ 1, L_00000225f73c6dd0, L_00000225f72e82c0, L_00000225f73c5b00, C4<>;
L_00000225f7398270 .functor MUXZ 8, L_00000225f73c6270, L_00000225f72e8308, L_00000225f73c5b00, C4<>;
L_00000225f739a070 .concat8 [ 23 8 1 0], L_00000225f73983b0, L_00000225f7398270, L_00000225f739a390;
L_00000225f73983b0 .functor MUXZ 23, L_00000225f73c6970, L_00000225f72e8350, L_00000225f73c5b00, C4<>;
L_00000225f7397f50 .cmp/ge 9, L_00000225f73968d0, L_00000225f72e90d0;
L_00000225f7398ef0 .cmp/ge 9, L_00000225f7396150, L_00000225f72e8398;
L_00000225f7399cb0 .cmp/gt 9, L_00000225f72e9118, L_00000225f73968d0;
L_00000225f7398f90 .functor MUXZ 1, L_00000225f73c6eb0, L_00000225f72e83e0, L_00000225f73c5b00, C4<>;
L_00000225f7399d50 .functor MUXZ 1, L_00000225f7399cb0, L_00000225f72e8428, L_00000225f73c5b00, C4<>;
L_00000225f7399df0 .functor MUXZ 1, L_00000225f73c62e0, L_00000225f72e8470, L_00000225f73c5b00, C4<>;
S_00000225f72143a0 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_00000225f7217410;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_00000225f6c20310 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_00000225f6c20348 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_00000225f6c20380 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_00000225f73c63c0 .functor AND 1, L_00000225f7398db0, L_00000225f7399850, C4<1>, C4<1>;
L_00000225f73c6430 .functor AND 1, L_00000225f7398e50, L_00000225f739a430, C4<1>, C4<1>;
L_00000225f73c6580 .functor AND 1, L_00000225f73998f0, L_00000225f7398590, C4<1>, C4<1>;
L_00000225f73c6740 .functor AND 1, L_00000225f7399ad0, L_00000225f7399b70, C4<1>, C4<1>;
L_00000225f73c67b0 .functor OR 1, L_00000225f73c63c0, L_00000225f73c6430, C4<0>, C4<0>;
L_00000225f73c6f90 .functor OR 1, L_00000225f73c67b0, L_00000225f73c6580, C4<0>, C4<0>;
L_00000225f73c6820 .functor OR 1, L_00000225f73c6f90, L_00000225f73c6740, C4<0>, C4<0>;
v00000225f7205a80_0 .net "Exp1", 7 0, L_00000225f7397a50;  alias, 1 drivers
v00000225f7205b20_0 .net "Exp2", 7 0, L_00000225f73959d0;  alias, 1 drivers
v00000225f7203aa0_0 .net "InvalidOp", 0 0, L_00000225f73c6820;  alias, 1 drivers
v00000225f72040e0_0 .net "Man1", 22 0, L_00000225f7396290;  alias, 1 drivers
v00000225f7204ea0_0 .net "Man2", 22 0, L_00000225f7396f10;  alias, 1 drivers
v00000225f7205620_0 .net *"_ivl_1", 0 0, L_00000225f7398db0;  1 drivers
v00000225f7203f00_0 .net *"_ivl_13", 0 0, L_00000225f73998f0;  1 drivers
v00000225f7205c60_0 .net *"_ivl_15", 0 0, L_00000225f7398590;  1 drivers
v00000225f7205440_0 .net *"_ivl_19", 0 0, L_00000225f7399ad0;  1 drivers
v00000225f7205bc0_0 .net *"_ivl_21", 0 0, L_00000225f7399b70;  1 drivers
v00000225f7203e60_0 .net *"_ivl_24", 0 0, L_00000225f73c67b0;  1 drivers
v00000225f7204680_0 .net *"_ivl_26", 0 0, L_00000225f73c6f90;  1 drivers
v00000225f7205ee0_0 .net *"_ivl_3", 0 0, L_00000225f7399850;  1 drivers
v00000225f7205260_0 .net *"_ivl_7", 0 0, L_00000225f7398e50;  1 drivers
v00000225f7205da0_0 .net *"_ivl_9", 0 0, L_00000225f739a430;  1 drivers
v00000225f7205e40_0 .net "is_inf_Val1", 0 0, L_00000225f73c63c0;  1 drivers
v00000225f7204a40_0 .net "is_inf_Val2", 0 0, L_00000225f73c6430;  1 drivers
v00000225f7203d20_0 .net "is_invalid_Val1", 0 0, L_00000225f73c6580;  1 drivers
v00000225f7204180_0 .net "is_invalid_Val2", 0 0, L_00000225f73c6740;  1 drivers
L_00000225f7398db0 .reduce/and L_00000225f7397a50;
L_00000225f7399850 .reduce/nor L_00000225f7396290;
L_00000225f7398e50 .reduce/and L_00000225f73959d0;
L_00000225f739a430 .reduce/nor L_00000225f7396f10;
L_00000225f73998f0 .reduce/and L_00000225f7397a50;
L_00000225f7398590 .reduce/or L_00000225f7396290;
L_00000225f7399ad0 .reduce/and L_00000225f73959d0;
L_00000225f7399b70 .reduce/or L_00000225f7396f10;
S_00000225f7216150 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_00000225f7217410;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_00000225f6c203c0 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_00000225f6c203f8 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_00000225f6c20430 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_00000225f6c20468 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_00000225f6c204a0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_00000225f6c204d8 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_00000225f73c6120 .functor AND 1, L_00000225f7396d30, L_00000225f73960b0, C4<1>, C4<1>;
L_00000225f73c6970 .functor BUFZ 23, L_00000225f7398770, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f73c6270 .functor BUFZ 8, L_00000225f73993f0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000225f72067a0_0 .net "Debe", 0 0, L_00000225f7395c50;  1 drivers
v00000225f7207060_0 .net "ExpIn", 7 0, L_00000225f7395890;  alias, 1 drivers
v00000225f7206340_0 .net "ExpOut", 7 0, L_00000225f73c6270;  alias, 1 drivers
v00000225f7208140_0 .net "Fm", 22 0, L_00000225f73c6970;  alias, 1 drivers
v00000225f7208320_0 .net "Result", 47 0, L_00000225f7395bb0;  1 drivers
v00000225f7208640_0 .net "Rm", 23 0, L_00000225f73974b0;  alias, 1 drivers
v00000225f7207ce0_0 .net "ShiftCondition", 0 0, L_00000225f73c6120;  1 drivers
v00000225f7208500_0 .net "Sm", 23 0, L_00000225f7397550;  alias, 1 drivers
v00000225f72079c0_0 .net *"_ivl_0", 47 0, L_00000225f7396330;  1 drivers
v00000225f72083c0_0 .net *"_ivl_13", 0 0, L_00000225f7396d30;  1 drivers
v00000225f72072e0_0 .net *"_ivl_15", 0 0, L_00000225f7395cf0;  1 drivers
v00000225f7207f60_0 .net *"_ivl_17", 0 0, L_00000225f73960b0;  1 drivers
v00000225f7207e20_0 .net *"_ivl_21", 7 0, L_00000225f73961f0;  1 drivers
v00000225f72086e0_0 .net *"_ivl_23", 46 0, L_00000225f73963d0;  1 drivers
v00000225f7207100_0 .net *"_ivl_24", 12 0, L_00000225f7396470;  1 drivers
L_00000225f72e7e88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225f7207740_0 .net *"_ivl_27", 4 0, L_00000225f72e7e88;  1 drivers
L_00000225f72e7ed0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7208280_0 .net/2u *"_ivl_28", 12 0, L_00000225f72e7ed0;  1 drivers
L_00000225f72e7df8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72062a0_0 .net *"_ivl_3", 23 0, L_00000225f72e7df8;  1 drivers
v00000225f7206840_0 .net *"_ivl_32", 12 0, L_00000225f7396790;  1 drivers
L_00000225f72e7f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225f72076a0_0 .net *"_ivl_35", 4 0, L_00000225f72e7f18;  1 drivers
L_00000225f72e7f60 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f7206700_0 .net/2u *"_ivl_36", 12 0, L_00000225f72e7f60;  1 drivers
v00000225f72068e0_0 .net *"_ivl_38", 12 0, L_00000225f7396970;  1 drivers
v00000225f7208000_0 .net *"_ivl_4", 47 0, L_00000225f7395b10;  1 drivers
v00000225f7206980_0 .net *"_ivl_40", 12 0, L_00000225f7396b50;  1 drivers
L_00000225f72e7fa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225f7206660_0 .net *"_ivl_43", 4 0, L_00000225f72e7fa8;  1 drivers
v00000225f7206e80_0 .net *"_ivl_44", 12 0, L_00000225f73990d0;  1 drivers
v00000225f7208780_0 .net *"_ivl_46", 12 0, L_00000225f7398090;  1 drivers
L_00000225f72e7ff0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225f72077e0_0 .net/2u *"_ivl_50", 5 0, L_00000225f72e7ff0;  1 drivers
v00000225f7208460_0 .net *"_ivl_54", 53 0, L_00000225f739a110;  1 drivers
v00000225f7207a60_0 .net *"_ivl_56", 29 0, L_00000225f73984f0;  1 drivers
L_00000225f72e8038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7206f20_0 .net *"_ivl_58", 23 0, L_00000225f72e8038;  1 drivers
v00000225f7207ba0_0 .net *"_ivl_60", 53 0, L_00000225f7398450;  1 drivers
v00000225f7206fc0_0 .net *"_ivl_62", 30 0, L_00000225f739a1b0;  1 drivers
L_00000225f72e8080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7207560_0 .net *"_ivl_64", 22 0, L_00000225f72e8080;  1 drivers
v00000225f7207880_0 .net *"_ivl_68", 53 0, L_00000225f739a2f0;  1 drivers
L_00000225f72e7e40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72065c0_0 .net *"_ivl_7", 23 0, L_00000225f72e7e40;  1 drivers
v00000225f7207d80_0 .net *"_ivl_79", 1 0, L_00000225f7398310;  1 drivers
L_00000225f72e8278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7206160_0 .net/2u *"_ivl_99", 0 0, L_00000225f72e8278;  1 drivers
v00000225f72085a0_0 .net "exp_pre", 7 0, L_00000225f7399490;  1 drivers
v00000225f7206ca0_0 .net "exp_rnd", 7 0, L_00000225f73993f0;  1 drivers
v00000225f7207600_0 .net "frac_rnd", 22 0, L_00000225f7398770;  1 drivers
v00000225f7207920_0 .net "guard", 0 0, L_00000225f7398d10;  1 drivers
v00000225f7207b00_0 .net "h_overflow", 0 0, L_00000225f73997b0;  1 drivers
v00000225f7208820_0 .net "inexact", 0 0, L_00000225f73c62e0;  alias, 1 drivers
v00000225f7207ec0_0 .net "ms15", 27 0, L_00000225f73986d0;  1 drivers
v00000225f72063e0_0 .net "overflow", 0 0, L_00000225f7398c70;  alias, 1 drivers
v00000225f7206de0_0 .net "rest3", 2 0, L_00000225f7399210;  1 drivers
v00000225f72080a0_0 .net "rest4", 3 0, L_00000225f7398a90;  1 drivers
v00000225f72060c0_0 .net "shifts", 12 0, L_00000225f7396510;  1 drivers
v00000225f7206480_0 .net "sticky", 0 0, L_00000225f7399170;  1 drivers
v00000225f72081e0_0 .net "stream0", 53 0, L_00000225f7399030;  1 drivers
v00000225f72071a0_0 .net "stream1", 53 0, L_00000225f7399c10;  1 drivers
v00000225f7206d40_0 .net "stream2", 53 0, L_00000225f7399a30;  1 drivers
v00000225f7207240_0 .net "top10", 22 0, L_00000225f7399990;  1 drivers
L_00000225f7396330 .concat [ 24 24 0 0], L_00000225f7397550, L_00000225f72e7df8;
L_00000225f7395b10 .concat [ 24 24 0 0], L_00000225f73974b0, L_00000225f72e7e40;
L_00000225f7395bb0 .arith/mult 48, L_00000225f7396330, L_00000225f7395b10;
L_00000225f7395c50 .part L_00000225f7395bb0, 47, 1;
L_00000225f7396d30 .reduce/nor L_00000225f7395c50;
L_00000225f7395cf0 .part L_00000225f7395bb0, 46, 1;
L_00000225f73960b0 .reduce/nor L_00000225f7395cf0;
L_00000225f73961f0 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_MUL.product_mantisa.first_one, 8, L_00000225f73963d0 (v00000225f7205300_0) S_00000225f72157f0;
L_00000225f73963d0 .part L_00000225f7395bb0, 0, 47;
L_00000225f7396470 .concat [ 8 5 0 0], L_00000225f73961f0, L_00000225f72e7e88;
L_00000225f7396510 .functor MUXZ 13, L_00000225f72e7ed0, L_00000225f7396470, L_00000225f73c6120, C4<>;
L_00000225f7396790 .concat [ 8 5 0 0], L_00000225f7395890, L_00000225f72e7f18;
L_00000225f7396970 .arith/sum 13, L_00000225f7396790, L_00000225f72e7f60;
L_00000225f7396b50 .concat [ 8 5 0 0], L_00000225f7395890, L_00000225f72e7fa8;
L_00000225f73990d0 .arith/sub 13, L_00000225f7396b50, L_00000225f7396510;
L_00000225f7398090 .functor MUXZ 13, L_00000225f73990d0, L_00000225f7396970, L_00000225f7395c50, C4<>;
L_00000225f7399490 .part L_00000225f7398090, 0, 8;
L_00000225f7399030 .concat [ 6 48 0 0], L_00000225f72e7ff0, L_00000225f7395bb0;
L_00000225f73984f0 .part L_00000225f7399030, 24, 30;
L_00000225f739a110 .concat [ 30 24 0 0], L_00000225f73984f0, L_00000225f72e8038;
L_00000225f739a1b0 .part L_00000225f7399030, 23, 31;
L_00000225f7398450 .concat [ 31 23 0 0], L_00000225f739a1b0, L_00000225f72e8080;
L_00000225f7399c10 .functor MUXZ 54, L_00000225f7398450, L_00000225f739a110, L_00000225f7395c50, C4<>;
L_00000225f739a2f0 .shift/l 54, L_00000225f7399c10, L_00000225f7396510;
L_00000225f7399a30 .functor MUXZ 54, L_00000225f7399c10, L_00000225f739a2f0, L_00000225f73c6120, C4<>;
L_00000225f7399990 .part L_00000225f7399a30, 6, 23;
L_00000225f7398d10 .part L_00000225f7399a30, 5, 1;
L_00000225f7399210 .part L_00000225f7399a30, 2, 3;
L_00000225f7398310 .part L_00000225f7399a30, 0, 2;
L_00000225f7399170 .reduce/or L_00000225f7398310;
L_00000225f7398a90 .concat [ 1 3 0 0], L_00000225f7399170, L_00000225f7399210;
L_00000225f73986d0 .concat [ 4 1 23 0], L_00000225f7398a90, L_00000225f7398d10, L_00000225f7399990;
L_00000225f7399e90 .part L_00000225f7395bb0, 23, 23;
L_00000225f7398c70 .functor MUXZ 1, L_00000225f72e8278, L_00000225f73997b0, L_00000225f7395c50, C4<>;
S_00000225f72157f0 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_00000225f7216150;
 .timescale -9 -12;
v00000225f7205300_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_00000225f72157f0
v00000225f72047c0_0 .var "found", 0 0;
v00000225f7205080_0 .var/i "idx", 31 0;
TD_tb_alu_sub_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f72047c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v00000225f7205080_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000225f7205080_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000225f72047c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v00000225f7205300_0;
    %load/vec4 v00000225f7205080_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v00000225f7205080_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f72047c0_0, 0, 1;
T_2.10 ;
    %load/vec4 v00000225f7205080_0;
    %subi 1, 0, 32;
    %store/vec4 v00000225f7205080_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_00000225f7214850 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_00000225f7216150;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_00000225f6bba9b0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_00000225f6bba9e8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_00000225f6bbaa20 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_00000225f73c62e0 .functor AND 1, L_00000225f73981d0, L_00000225f7395c50, C4<1>, C4<1>;
v00000225f7204220_0 .net "CarryOut", 0 0, L_00000225f7395c50;  alias, 1 drivers
v00000225f7203dc0_0 .net "Man", 22 0, L_00000225f7399e90;  1 drivers
v00000225f72038c0_0 .net *"_ivl_1", 0 0, L_00000225f73981d0;  1 drivers
v00000225f72053a0_0 .net "inexact", 0 0, L_00000225f73c62e0;  alias, 1 drivers
L_00000225f73981d0 .part L_00000225f7399e90, 0, 1;
S_00000225f7214530 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_00000225f7216150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_00000225f7218ae0 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_00000225f7218b18 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_00000225f7218b50 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_00000225f72e9088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000225f72054e0_0 .net "AddExp", 7 0, L_00000225f72e9088;  1 drivers
v00000225f7205580_0 .net "Exp", 7 0, L_00000225f7395890;  alias, 1 drivers
v00000225f72042c0_0 .net "NewExp", 8 0, L_00000225f739a250;  1 drivers
v00000225f7204360_0 .net "OverFlow", 0 0, L_00000225f73997b0;  alias, 1 drivers
v00000225f7203b40_0 .net *"_ivl_0", 8 0, L_00000225f7399fd0;  1 drivers
L_00000225f72e8230 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v00000225f7204d60_0 .net/2u *"_ivl_10", 8 0, L_00000225f72e8230;  1 drivers
L_00000225f72e81e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72056c0_0 .net *"_ivl_3", 0 0, L_00000225f72e81e8;  1 drivers
L_00000225f72e91f0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000225f7203960_0 .net *"_ivl_4", 8 0, L_00000225f72e91f0;  1 drivers
L_00000225f7399fd0 .concat [ 8 1 0 0], L_00000225f7395890, L_00000225f72e81e8;
L_00000225f739a250 .arith/sum 9, L_00000225f7399fd0, L_00000225f72e91f0;
L_00000225f73997b0 .cmp/ge 9, L_00000225f739a250, L_00000225f72e8230;
S_00000225f72146c0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_00000225f7216150;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6bbaa60 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6bbaa98 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6bbaad0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_00000225f6bbab08 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f73c6e40 .functor NOT 1, L_00000225f73992b0, C4<0>, C4<0>, C4<0>;
L_00000225f73c6190 .functor OR 1, L_00000225f7398bd0, L_00000225f73995d0, C4<0>, C4<0>;
L_00000225f73c6200 .functor AND 1, L_00000225f7398b30, L_00000225f73c6190, C4<1>, C4<1>;
v00000225f7204720_0 .net *"_ivl_11", 22 0, L_00000225f7399710;  1 drivers
v00000225f7204400_0 .net *"_ivl_12", 23 0, L_00000225f7399350;  1 drivers
L_00000225f72e80c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7205760_0 .net *"_ivl_15", 0 0, L_00000225f72e80c8;  1 drivers
v00000225f72059e0_0 .net *"_ivl_17", 0 0, L_00000225f73995d0;  1 drivers
v00000225f72044a0_0 .net *"_ivl_19", 0 0, L_00000225f73c6190;  1 drivers
v00000225f7204ae0_0 .net *"_ivl_21", 0 0, L_00000225f73c6200;  1 drivers
L_00000225f72e8110 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f7204e00_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e8110;  1 drivers
L_00000225f72e8158 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7204540_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e8158;  1 drivers
v00000225f7204b80_0 .net *"_ivl_26", 23 0, L_00000225f7399670;  1 drivers
v00000225f7206020_0 .net *"_ivl_3", 3 0, L_00000225f7399530;  1 drivers
v00000225f7203c80_0 .net *"_ivl_33", 0 0, L_00000225f7397ff0;  1 drivers
v00000225f7205800_0 .net *"_ivl_34", 7 0, L_00000225f7399f30;  1 drivers
L_00000225f72e81a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f7203a00_0 .net *"_ivl_37", 6 0, L_00000225f72e81a0;  1 drivers
v00000225f72058a0_0 .net *"_ivl_7", 0 0, L_00000225f73992b0;  1 drivers
v00000225f7204fe0_0 .net "boolean", 0 0, L_00000225f7398bd0;  1 drivers
v00000225f7203be0_0 .net "exp", 7 0, L_00000225f7399490;  alias, 1 drivers
v00000225f7205940_0 .net "exp_round", 7 0, L_00000225f73993f0;  alias, 1 drivers
v00000225f7204860_0 .net "guard", 0 0, L_00000225f7398b30;  1 drivers
v00000225f7204900_0 .net "is_even", 0 0, L_00000225f73c6e40;  1 drivers
v00000225f72049a0_0 .net "ms", 27 0, L_00000225f73986d0;  alias, 1 drivers
v00000225f7204cc0_0 .net "ms_round", 22 0, L_00000225f7398770;  alias, 1 drivers
v00000225f7206200_0 .net "temp", 23 0, L_00000225f7398130;  1 drivers
L_00000225f7398b30 .part L_00000225f73986d0, 4, 1;
L_00000225f7399530 .part L_00000225f73986d0, 0, 4;
L_00000225f7398bd0 .reduce/or L_00000225f7399530;
L_00000225f73992b0 .part L_00000225f73986d0, 5, 1;
L_00000225f7399710 .part L_00000225f73986d0, 5, 23;
L_00000225f7399350 .concat [ 23 1 0 0], L_00000225f7399710, L_00000225f72e80c8;
L_00000225f73995d0 .reduce/nor L_00000225f73c6e40;
L_00000225f7399670 .functor MUXZ 24, L_00000225f72e8158, L_00000225f72e8110, L_00000225f73c6200, C4<>;
L_00000225f7398130 .arith/sum 24, L_00000225f7399350, L_00000225f7399670;
L_00000225f7398770 .part L_00000225f7398130, 0, 23;
L_00000225f7397ff0 .part L_00000225f7398130, 23, 1;
L_00000225f7399f30 .concat [ 1 7 0 0], L_00000225f7397ff0, L_00000225f72e81a0;
L_00000225f73993f0 .arith/sum 8, L_00000225f7399490, L_00000225f7399f30;
S_00000225f7216790 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 227 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_00000225f7218e50 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_00000225f7218e88 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_00000225f7218ec0 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_00000225f73a3770 .functor OR 1, L_00000225f7388550, L_00000225f738b1b0, C4<0>, C4<0>;
L_00000225f73a3e70 .functor OR 1, L_00000225f73885f0, L_00000225f7389db0, C4<0>, C4<0>;
L_00000225f73a3230 .functor XOR 1, L_00000225f7387970, L_00000225f7386cf0, C4<0>, C4<0>;
L_00000225f73a32a0 .functor AND 1, L_00000225f73a3230, L_00000225f738aa30, C4<1>, C4<1>;
L_00000225f73a37e0 .functor AND 1, L_00000225f73a32a0, L_00000225f7389f90, C4<1>, C4<1>;
L_00000225f73a33f0 .functor NOT 23, L_00000225f7384950, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f73a3ee0 .functor AND 1, L_00000225f7389630, L_00000225f738b390, C4<1>, C4<1>;
L_00000225f73a3850 .functor NOT 23, L_00000225f7385e90, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f73a3f50 .functor AND 1, L_00000225f73a3ee0, L_00000225f73896d0, C4<1>, C4<1>;
L_00000225f73a40a0 .functor NOT 8, L_00000225f7385490, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f73a3930 .functor AND 1, L_00000225f73a3f50, L_00000225f738b4d0, C4<1>, C4<1>;
L_00000225f73a3a80 .functor NOT 8, L_00000225f7385d50, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f73a4180 .functor AND 1, L_00000225f73a3930, L_00000225f738a170, C4<1>, C4<1>;
L_00000225f73a4110 .functor OR 1, L_00000225f73a37e0, L_00000225f73a4180, C4<0>, C4<0>;
L_00000225f73c5fd0 .functor AND 1, L_00000225f73a3230, L_00000225f73a4110, C4<1>, C4<1>;
L_00000225f73c66d0 .functor BUFZ 1, L_00000225f73a3e70, C4<0>, C4<0>, C4<0>;
L_00000225f73c64a0 .functor AND 1, L_00000225f7397870, L_00000225f73c66d0, C4<1>, C4<1>;
v00000225f727f360_0 .net "F", 31 0, L_00000225f7397730;  alias, 1 drivers
v00000225f727f400_0 .net "R", 31 0, L_00000225f73972d0;  1 drivers
v00000225f7280120_0 .net "S", 31 0, v00000225f728c100_0;  alias, 1 drivers
v00000225f727f4a0_0 .net *"_ivl_109", 0 0, L_00000225f73c5fd0;  1 drivers
L_00000225f72e7978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72829c0_0 .net/2u *"_ivl_110", 0 0, L_00000225f72e7978;  1 drivers
v00000225f72827e0_0 .net *"_ivl_112", 0 0, L_00000225f7395610;  1 drivers
L_00000225f72e79c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7282380_0 .net/2u *"_ivl_116", 7 0, L_00000225f72e79c0;  1 drivers
v00000225f72817a0_0 .net *"_ivl_118", 7 0, L_00000225f7397690;  1 drivers
L_00000225f72e7a08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72821a0_0 .net/2u *"_ivl_123", 22 0, L_00000225f72e7a08;  1 drivers
v00000225f7282d80_0 .net *"_ivl_125", 22 0, L_00000225f7395750;  1 drivers
L_00000225f72e7a50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f72831e0_0 .net/2u *"_ivl_129", 7 0, L_00000225f72e7a50;  1 drivers
L_00000225f72e7a98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7282920_0 .net/2u *"_ivl_133", 7 0, L_00000225f72e7a98;  1 drivers
v00000225f7282880_0 .net *"_ivl_135", 0 0, L_00000225f7397870;  1 drivers
L_00000225f72e7300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7283500_0 .net/2u *"_ivl_16", 0 0, L_00000225f72e7300;  1 drivers
v00000225f72830a0_0 .net *"_ivl_18", 23 0, L_00000225f738afd0;  1 drivers
L_00000225f72e7348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7282060_0 .net/2u *"_ivl_22", 0 0, L_00000225f72e7348;  1 drivers
v00000225f7282560_0 .net *"_ivl_24", 23 0, L_00000225f738a490;  1 drivers
L_00000225f72e7390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7283640_0 .net/2u *"_ivl_28", 0 0, L_00000225f72e7390;  1 drivers
L_00000225f72e73d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f72824c0_0 .net/2u *"_ivl_32", 0 0, L_00000225f72e73d8;  1 drivers
v00000225f7281de0_0 .net *"_ivl_41", 22 0, L_00000225f738a350;  1 drivers
v00000225f7282f60_0 .net *"_ivl_45", 22 0, L_00000225f7389090;  1 drivers
v00000225f72813e0_0 .net *"_ivl_52", 0 0, L_00000225f738a3f0;  1 drivers
v00000225f7283780_0 .net *"_ivl_54", 0 0, L_00000225f7389450;  1 drivers
v00000225f7282420_0 .net *"_ivl_56", 0 0, L_00000225f73894f0;  1 drivers
v00000225f7283820_0 .net *"_ivl_58", 0 0, L_00000225f738b250;  1 drivers
v00000225f7282600_0 .net *"_ivl_60", 0 0, L_00000225f7389590;  1 drivers
v00000225f7281d40_0 .net *"_ivl_62", 0 0, L_00000225f738b2f0;  1 drivers
v00000225f7281c00_0 .net *"_ivl_66", 0 0, L_00000225f738aa30;  1 drivers
v00000225f7281660_0 .net *"_ivl_69", 0 0, L_00000225f73a32a0;  1 drivers
v00000225f7282e20_0 .net *"_ivl_70", 0 0, L_00000225f7389f90;  1 drivers
v00000225f7281fc0_0 .net *"_ivl_73", 0 0, L_00000225f73a37e0;  1 drivers
v00000225f7281b60_0 .net *"_ivl_75", 0 0, L_00000225f7389630;  1 drivers
v00000225f7282b00_0 .net *"_ivl_76", 22 0, L_00000225f73a33f0;  1 drivers
v00000225f7283140_0 .net *"_ivl_79", 0 0, L_00000225f738b390;  1 drivers
v00000225f7281ca0_0 .net *"_ivl_81", 0 0, L_00000225f73a3ee0;  1 drivers
v00000225f7281f20_0 .net *"_ivl_82", 22 0, L_00000225f73a3850;  1 drivers
v00000225f7281e80_0 .net *"_ivl_85", 0 0, L_00000225f73896d0;  1 drivers
v00000225f7281a20_0 .net *"_ivl_87", 0 0, L_00000225f73a3f50;  1 drivers
v00000225f7281340_0 .net *"_ivl_88", 7 0, L_00000225f73a40a0;  1 drivers
v00000225f7282ba0_0 .net *"_ivl_91", 0 0, L_00000225f738b4d0;  1 drivers
v00000225f7283280_0 .net *"_ivl_93", 0 0, L_00000225f73a3930;  1 drivers
v00000225f7281840_0 .net *"_ivl_94", 7 0, L_00000225f73a3a80;  1 drivers
v00000225f7282ec0_0 .net *"_ivl_97", 0 0, L_00000225f738a170;  1 drivers
v00000225f72826a0_0 .net *"_ivl_99", 0 0, L_00000225f73a4180;  1 drivers
v00000225f72818e0_0 .net "boolean1", 0 0, L_00000225f7386930;  1 drivers
v00000225f7282100_0 .net "boolean2", 0 0, L_00000225f73a3230;  1 drivers
v00000225f7282740_0 .net "diff_exp1", 7 0, L_00000225f73870b0;  1 drivers
v00000225f7281980_0 .net "diff_exp2", 7 0, L_00000225f7388cd0;  1 drivers
v00000225f7282240_0 .net "e1", 7 0, L_00000225f7385490;  1 drivers
v00000225f72833c0_0 .net "e2", 7 0, L_00000225f7385d50;  1 drivers
v00000225f72810c0_0 .net "exp_aux", 7 0, L_00000225f738b070;  1 drivers
v00000225f72822e0_0 .net "exp_sum_add", 7 0, L_00000225f73a8080;  1 drivers
v00000225f7283320_0 .net "exp_sum_sub", 7 0, L_00000225f73c7150;  1 drivers
v00000225f7283460_0 .net "final_exp", 7 0, L_00000225f7395d90;  1 drivers
v00000225f7282a60_0 .net "g1", 0 0, L_00000225f738b430;  1 drivers
v00000225f7281480_0 .net "g1_shift", 0 0, L_00000225f73871f0;  1 drivers
v00000225f7282c40_0 .net "g2", 0 0, L_00000225f73893b0;  1 drivers
v00000225f7281ac0_0 .net "g2_shift", 0 0, L_00000225f738af30;  1 drivers
v00000225f7282ce0_0 .net "inexact", 0 0, L_00000225f73c66d0;  alias, 1 drivers
v00000225f7283000_0 .net "inexact_m1", 0 0, L_00000225f73885f0;  1 drivers
v00000225f72835a0_0 .net "inexact_m2", 0 0, L_00000225f7389db0;  1 drivers
v00000225f72836e0_0 .net "is_same_exp", 0 0, L_00000225f7387b50;  1 drivers
v00000225f7281160_0 .net "is_zero_result", 0 0, L_00000225f73a4110;  1 drivers
v00000225f7281200_0 .net "lost_align", 0 0, L_00000225f73a3e70;  1 drivers
v00000225f72812a0_0 .net "m1_10", 22 0, L_00000225f7389e50;  1 drivers
v00000225f7281520_0 .net "m1_11", 23 0, L_00000225f7388f50;  1 drivers
v00000225f72815c0_0 .net "m1_init", 22 0, L_00000225f7384950;  1 drivers
v00000225f7281700_0 .net "m1_shift", 23 0, L_00000225f7386e30;  1 drivers
v00000225f7284d60_0 .net "m2_10", 22 0, L_00000225f7389ef0;  1 drivers
v00000225f7284540_0 .net "m2_11", 23 0, L_00000225f738a990;  1 drivers
v00000225f7284400_0 .net "m2_init", 22 0, L_00000225f7385e90;  1 drivers
v00000225f7286020_0 .net "m2_shift", 23 0, L_00000225f738b110;  1 drivers
v00000225f72847c0_0 .net "op_sum", 22 0, L_00000225f7396bf0;  1 drivers
v00000225f7284a40_0 .net "op_sum_add", 22 0, L_00000225f73a8f60;  1 drivers
v00000225f7284040_0 .net "op_sum_sub", 22 0, L_00000225f73c75b0;  1 drivers
v00000225f7284ae0_0 .net "overflow", 0 0, L_00000225f7396e70;  alias, 1 drivers
v00000225f7284b80_0 .net "s1", 0 0, L_00000225f7387970;  1 drivers
v00000225f7285300_0 .net "s2", 0 0, L_00000225f7386cf0;  1 drivers
v00000225f7283be0_0 .net "sign", 0 0, L_00000225f738a530;  1 drivers
v00000225f72851c0_0 .net "sticky_for_round", 0 0, L_00000225f73a3770;  1 drivers
v00000225f7285e40_0 .net "sticky_m1", 0 0, L_00000225f7388550;  1 drivers
v00000225f7284c20_0 .net "sticky_m2", 0 0, L_00000225f738b1b0;  1 drivers
v00000225f7285ee0_0 .net "underflow", 0 0, L_00000225f73c64a0;  alias, 1 drivers
L_00000225f7384950 .part v00000225f728c100_0, 0, 23;
L_00000225f7385e90 .part L_00000225f73972d0, 0, 23;
L_00000225f7385490 .part v00000225f728c100_0, 23, 8;
L_00000225f7385d50 .part L_00000225f73972d0, 23, 8;
L_00000225f7387970 .part v00000225f728c100_0, 31, 1;
L_00000225f7386cf0 .part L_00000225f73972d0, 31, 1;
L_00000225f7386930 .cmp/gt 8, L_00000225f7385490, L_00000225f7385d50;
L_00000225f7387b50 .cmp/eq 8, L_00000225f7385490, L_00000225f7385d50;
L_00000225f738afd0 .concat [ 23 1 0 0], L_00000225f7384950, L_00000225f72e7300;
L_00000225f7388f50 .functor MUXZ 24, L_00000225f7386e30, L_00000225f738afd0, L_00000225f7386930, C4<>;
L_00000225f738a490 .concat [ 23 1 0 0], L_00000225f7385e90, L_00000225f72e7348;
L_00000225f738a990 .functor MUXZ 24, L_00000225f738a490, L_00000225f738b110, L_00000225f7386930, C4<>;
L_00000225f738b430 .functor MUXZ 1, L_00000225f73871f0, L_00000225f72e7390, L_00000225f7386930, C4<>;
L_00000225f73893b0 .functor MUXZ 1, L_00000225f72e73d8, L_00000225f738af30, L_00000225f7386930, C4<>;
L_00000225f738a350 .part L_00000225f7386e30, 0, 23;
L_00000225f7389e50 .functor MUXZ 23, L_00000225f738a350, L_00000225f7384950, L_00000225f7386930, C4<>;
L_00000225f7389090 .part L_00000225f738b110, 0, 23;
L_00000225f7389ef0 .functor MUXZ 23, L_00000225f7385e90, L_00000225f7389090, L_00000225f7386930, C4<>;
L_00000225f738b070 .functor MUXZ 8, L_00000225f7385d50, L_00000225f7385490, L_00000225f7386930, C4<>;
L_00000225f738a3f0 .cmp/gt 8, L_00000225f7385490, L_00000225f7385d50;
L_00000225f7389450 .cmp/gt 8, L_00000225f7385d50, L_00000225f7385490;
L_00000225f73894f0 .cmp/ge 23, L_00000225f7384950, L_00000225f7385e90;
L_00000225f738b250 .functor MUXZ 1, L_00000225f7386cf0, L_00000225f7387970, L_00000225f73894f0, C4<>;
L_00000225f7389590 .functor MUXZ 1, L_00000225f738b250, L_00000225f7386cf0, L_00000225f7389450, C4<>;
L_00000225f738b2f0 .functor MUXZ 1, L_00000225f7389590, L_00000225f7387970, L_00000225f738a3f0, C4<>;
L_00000225f738a530 .functor MUXZ 1, L_00000225f7387970, L_00000225f738b2f0, L_00000225f73a3230, C4<>;
L_00000225f738aa30 .cmp/eq 23, L_00000225f7384950, L_00000225f7385e90;
L_00000225f7389f90 .cmp/eq 8, L_00000225f7385490, L_00000225f7385d50;
L_00000225f7389630 .reduce/nor L_00000225f73a3230;
L_00000225f738b390 .reduce/and L_00000225f73a33f0;
L_00000225f73896d0 .reduce/and L_00000225f73a3850;
L_00000225f738b4d0 .reduce/and L_00000225f73a40a0;
L_00000225f738a170 .reduce/and L_00000225f73a3a80;
L_00000225f7396bf0 .functor MUXZ 23, L_00000225f73a8f60, L_00000225f73c75b0, L_00000225f73a3230, C4<>;
L_00000225f7395d90 .functor MUXZ 8, L_00000225f73a8080, L_00000225f73c7150, L_00000225f73a3230, C4<>;
L_00000225f7395610 .functor MUXZ 1, L_00000225f738a530, L_00000225f72e7978, L_00000225f73c5fd0, C4<>;
L_00000225f7397690 .functor MUXZ 8, L_00000225f7395d90, L_00000225f72e79c0, L_00000225f73a4110, C4<>;
L_00000225f7397730 .concat8 [ 23 8 1 0], L_00000225f7395750, L_00000225f7397690, L_00000225f7395610;
L_00000225f7395750 .functor MUXZ 23, L_00000225f7396bf0, L_00000225f72e7a08, L_00000225f73a4110, C4<>;
L_00000225f7396e70 .cmp/eq 8, L_00000225f7395d90, L_00000225f72e7a50;
L_00000225f7397870 .cmp/eq 8, L_00000225f7395d90, L_00000225f72e7a98;
S_00000225f7215fc0 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000225f7218980 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000225f72189b8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000225f72189f0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000225f720a3a0_0 .net "F", 23 0, L_00000225f7386e30;  alias, 1 drivers
L_00000225f72e71e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f7209cc0_0 .net/2u *"_ivl_0", 0 0, L_00000225f72e71e0;  1 drivers
v00000225f7208d20_0 .net *"_ivl_13", 8 0, L_00000225f7386ed0;  1 drivers
v00000225f7209fe0_0 .net *"_ivl_17", 9 0, L_00000225f7386f70;  1 drivers
L_00000225f72e7228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000225f720a1c0_0 .net/2u *"_ivl_2", 9 0, L_00000225f72e7228;  1 drivers
v00000225f720a440_0 .net "full_value", 33 0, L_00000225f7386750;  1 drivers
v00000225f720a4e0_0 .net "guard_bit", 0 0, L_00000225f73871f0;  alias, 1 drivers
v00000225f720ce20_0 .net "inexact_flag", 0 0, L_00000225f73885f0;  alias, 1 drivers
v00000225f720b700_0 .net "mantisa", 22 0, L_00000225f7384950;  alias, 1 drivers
v00000225f720cc40_0 .net "shifted", 33 0, L_00000225f73884b0;  1 drivers
v00000225f720d280_0 .net "shifts", 7 0, L_00000225f7388cd0;  alias, 1 drivers
v00000225f720c1a0_0 .net "sticky_bits", 0 0, L_00000225f7388550;  alias, 1 drivers
L_00000225f7386750 .concat [ 10 23 1 0], L_00000225f72e7228, L_00000225f7384950, L_00000225f72e71e0;
L_00000225f73884b0 .shift/r 34, L_00000225f7386750, L_00000225f7388cd0;
L_00000225f7386e30 .part L_00000225f73884b0, 10, 24;
L_00000225f73871f0 .part L_00000225f73884b0, 9, 1;
L_00000225f7386ed0 .part L_00000225f73884b0, 0, 9;
L_00000225f7388550 .reduce/or L_00000225f7386ed0;
L_00000225f7386f70 .part L_00000225f73884b0, 0, 10;
L_00000225f73885f0 .reduce/or L_00000225f7386f70;
S_00000225f7217a50 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_00000225f7218770 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_00000225f72187a8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_00000225f72187e0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v00000225f720c880_0 .net "F", 23 0, L_00000225f738b110;  alias, 1 drivers
L_00000225f72e7270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000225f720b7a0_0 .net/2u *"_ivl_0", 0 0, L_00000225f72e7270;  1 drivers
v00000225f720b5c0_0 .net *"_ivl_13", 8 0, L_00000225f738a670;  1 drivers
v00000225f720bf20_0 .net *"_ivl_17", 9 0, L_00000225f738adf0;  1 drivers
L_00000225f72e72b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v00000225f720ca60_0 .net/2u *"_ivl_2", 9 0, L_00000225f72e72b8;  1 drivers
v00000225f720cec0_0 .net "full_value", 33 0, L_00000225f73887d0;  1 drivers
v00000225f720d780_0 .net "guard_bit", 0 0, L_00000225f738af30;  alias, 1 drivers
v00000225f720d820_0 .net "inexact_flag", 0 0, L_00000225f7389db0;  alias, 1 drivers
v00000225f720c7e0_0 .net "mantisa", 22 0, L_00000225f7385e90;  alias, 1 drivers
v00000225f720be80_0 .net "shifted", 33 0, L_00000225f7387010;  1 drivers
v00000225f720bca0_0 .net "shifts", 7 0, L_00000225f73870b0;  alias, 1 drivers
v00000225f720bfc0_0 .net "sticky_bits", 0 0, L_00000225f738b1b0;  alias, 1 drivers
L_00000225f73887d0 .concat [ 10 23 1 0], L_00000225f72e72b8, L_00000225f7385e90, L_00000225f72e7270;
L_00000225f7387010 .shift/r 34, L_00000225f73887d0, L_00000225f73870b0;
L_00000225f738b110 .part L_00000225f7387010, 10, 24;
L_00000225f738af30 .part L_00000225f7387010, 9, 1;
L_00000225f738a670 .part L_00000225f7387010, 0, 9;
L_00000225f738b1b0 .reduce/or L_00000225f738a670;
L_00000225f738adf0 .part L_00000225f7387010, 0, 10;
L_00000225f7389db0 .reduce/or L_00000225f738adf0;
S_00000225f7215340 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_00000225f7218560 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_00000225f7218598 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_00000225f72185d0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_00000225f73c5240 .functor AND 1, L_00000225f7392eb0, L_00000225f7394990, C4<1>, C4<1>;
L_00000225f73c59b0 .functor AND 1, L_00000225f7387b50, L_00000225f7394a30, C4<1>, C4<1>;
L_00000225f73c54e0 .functor OR 1, L_00000225f73c5240, L_00000225f73c59b0, C4<0>, C4<0>;
L_00000225f73c4750 .functor AND 1, L_00000225f7393090, L_00000225f7393130, C4<1>, C4<1>;
L_00000225f73c52b0 .functor OR 1, L_00000225f73c4750, L_00000225f7387b50, C4<0>, C4<0>;
L_00000225f73c4c90 .functor AND 1, L_00000225f7386930, L_00000225f7394530, C4<1>, C4<1>;
L_00000225f73c57f0 .functor OR 1, L_00000225f73c52b0, L_00000225f73c4c90, C4<0>, C4<0>;
L_00000225f73c4d00 .functor OR 1, L_00000225f7386930, L_00000225f7394ad0, C4<0>, C4<0>;
L_00000225f73c7150 .functor BUFZ 8, L_00000225f73956b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000225f73c75b0 .functor BUFZ 23, L_00000225f7397c30, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v00000225f7255d50_0 .net "Debe", 23 0, L_00000225f7392e10;  1 drivers
v00000225f72562f0_0 .net "Debe_e", 23 0, L_00000225f7394170;  1 drivers
v00000225f7254590_0 .net "ExpAux", 7 0, L_00000225f7393bd0;  1 drivers
v00000225f7254c70_0 .net "ExpFinal", 7 0, L_00000225f73956b0;  1 drivers
v00000225f7254450_0 .net "ExpIn", 7 0, L_00000225f738b070;  alias, 1 drivers
v00000225f72566b0_0 .net "ExpOut", 7 0, L_00000225f73c7150;  alias, 1 drivers
v00000225f72550d0_0 .net "ExpOutTemp", 7 0, L_00000225f7393c70;  1 drivers
v00000225f7255850_0 .net "F", 22 0, L_00000225f73c75b0;  alias, 1 drivers
v00000225f7256390_0 .net "FFinal", 22 0, L_00000225f7397c30;  1 drivers
v00000225f7254310_0 .net "FTemp", 22 0, L_00000225f7393db0;  1 drivers
v00000225f72564d0_0 .net "FToRound", 27 0, L_00000225f7397cd0;  1 drivers
v00000225f72558f0_0 .net "F_aux", 22 0, L_00000225f7394cb0;  1 drivers
v00000225f72543b0_0 .net "F_aux_e", 22 0, L_00000225f7393630;  1 drivers
v00000225f7255b70_0 .net "F_to_use", 22 0, L_00000225f7395110;  1 drivers
v00000225f7255e90_0 .net "R", 22 0, L_00000225f7389ef0;  alias, 1 drivers
v00000225f7256750_0 .net "S", 22 0, L_00000225f7389e50;  alias, 1 drivers
L_00000225f72e76f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7255170_0 .net/2u *"_ivl_327", 0 0, L_00000225f72e76f0;  1 drivers
L_00000225f72e7738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7254130_0 .net/2u *"_ivl_332", 0 0, L_00000225f72e7738;  1 drivers
v00000225f72544f0_0 .net *"_ivl_339", 0 0, L_00000225f7392eb0;  1 drivers
v00000225f72546d0_0 .net *"_ivl_341", 0 0, L_00000225f7394990;  1 drivers
v00000225f7254630_0 .net *"_ivl_343", 0 0, L_00000225f73c5240;  1 drivers
v00000225f7254810_0 .net *"_ivl_345", 0 0, L_00000225f7394a30;  1 drivers
v00000225f7255710_0 .net *"_ivl_347", 0 0, L_00000225f73c59b0;  1 drivers
v00000225f7256570_0 .net *"_ivl_351", 0 0, L_00000225f7393090;  1 drivers
v00000225f7255f30_0 .net *"_ivl_353", 0 0, L_00000225f7393130;  1 drivers
v00000225f7254770_0 .net *"_ivl_355", 0 0, L_00000225f73c4750;  1 drivers
v00000225f7256070_0 .net *"_ivl_357", 0 0, L_00000225f73c52b0;  1 drivers
v00000225f7254ef0_0 .net *"_ivl_359", 0 0, L_00000225f7394530;  1 drivers
v00000225f7255fd0_0 .net *"_ivl_361", 0 0, L_00000225f73c4c90;  1 drivers
v00000225f7255210_0 .net *"_ivl_366", 0 0, L_00000225f7394ad0;  1 drivers
v00000225f7254f90_0 .net *"_ivl_369", 0 0, L_00000225f73c4d00;  1 drivers
v00000225f7254db0_0 .net *"_ivl_374", 22 0, L_00000225f73947b0;  1 drivers
L_00000225f72e77c8 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v00000225f7255a30_0 .net/2u *"_ivl_378", 31 0, L_00000225f72e77c8;  1 drivers
v00000225f7256250_0 .net *"_ivl_380", 31 0, L_00000225f7393e50;  1 drivers
L_00000225f72e7810 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72552b0_0 .net *"_ivl_383", 23 0, L_00000225f72e7810;  1 drivers
v00000225f72548b0_0 .net *"_ivl_384", 31 0, L_00000225f7396fb0;  1 drivers
v00000225f7255ad0_0 .net *"_ivl_389", 4 0, L_00000225f73977d0;  1 drivers
v00000225f7255030_0 .net "cond_F_shift", 0 0, L_00000225f73c57f0;  1 drivers
v00000225f7255990_0 .net "cond_idx", 0 0, L_00000225f73c54e0;  1 drivers
v00000225f72555d0_0 .net "idx", 7 0, L_00000225f73948f0;  1 drivers
v00000225f7255c10_0 .net "idx_e", 7 0, L_00000225f73940d0;  1 drivers
v00000225f7254950_0 .net "idx_to_use", 7 0, L_00000225f7394f30;  1 drivers
v00000225f7256110_0 .net "is_mayus_exp", 0 0, L_00000225f7386930;  alias, 1 drivers
v00000225f7255cb0_0 .net "is_same_exp", 0 0, L_00000225f7387b50;  alias, 1 drivers
v00000225f72561b0_0 .net "lost_bits", 22 0, L_00000225f7396010;  1 drivers
L_00000225f738fe90 .part L_00000225f7389e50, 0, 1;
L_00000225f738e4f0 .part L_00000225f7389ef0, 0, 1;
L_00000225f738f170 .part L_00000225f7392e10, 0, 1;
L_00000225f738e1d0 .part L_00000225f7389ef0, 0, 1;
L_00000225f738e950 .part L_00000225f7389e50, 0, 1;
L_00000225f738ff30 .part L_00000225f7394170, 0, 1;
L_00000225f738ea90 .part L_00000225f7389e50, 1, 1;
L_00000225f738f850 .part L_00000225f7389ef0, 1, 1;
L_00000225f738deb0 .part L_00000225f7392e10, 1, 1;
L_00000225f738f490 .part L_00000225f7389ef0, 1, 1;
L_00000225f7390390 .part L_00000225f7389e50, 1, 1;
L_00000225f738f210 .part L_00000225f7394170, 1, 1;
L_00000225f73904d0 .part L_00000225f7389e50, 2, 1;
L_00000225f7390570 .part L_00000225f7389ef0, 2, 1;
L_00000225f738dff0 .part L_00000225f7392e10, 2, 1;
L_00000225f738e9f0 .part L_00000225f7389ef0, 2, 1;
L_00000225f738eb30 .part L_00000225f7389e50, 2, 1;
L_00000225f738de10 .part L_00000225f7394170, 2, 1;
L_00000225f738e8b0 .part L_00000225f7389e50, 3, 1;
L_00000225f738df50 .part L_00000225f7389ef0, 3, 1;
L_00000225f738e130 .part L_00000225f7392e10, 3, 1;
L_00000225f738e270 .part L_00000225f7389ef0, 3, 1;
L_00000225f738e310 .part L_00000225f7389e50, 3, 1;
L_00000225f738e3b0 .part L_00000225f7394170, 3, 1;
L_00000225f738e450 .part L_00000225f7389e50, 4, 1;
L_00000225f738ebd0 .part L_00000225f7389ef0, 4, 1;
L_00000225f738e810 .part L_00000225f7392e10, 4, 1;
L_00000225f738f670 .part L_00000225f7389ef0, 4, 1;
L_00000225f738e590 .part L_00000225f7389e50, 4, 1;
L_00000225f738e630 .part L_00000225f7394170, 4, 1;
L_00000225f7390250 .part L_00000225f7389e50, 5, 1;
L_00000225f738eef0 .part L_00000225f7389ef0, 5, 1;
L_00000225f7390070 .part L_00000225f7392e10, 5, 1;
L_00000225f738f710 .part L_00000225f7389ef0, 5, 1;
L_00000225f738e6d0 .part L_00000225f7389e50, 5, 1;
L_00000225f738e770 .part L_00000225f7394170, 5, 1;
L_00000225f738ec70 .part L_00000225f7389e50, 6, 1;
L_00000225f738f8f0 .part L_00000225f7389ef0, 6, 1;
L_00000225f738ed10 .part L_00000225f7392e10, 6, 1;
L_00000225f738edb0 .part L_00000225f7389ef0, 6, 1;
L_00000225f7390110 .part L_00000225f7389e50, 6, 1;
L_00000225f738f990 .part L_00000225f7394170, 6, 1;
L_00000225f738f2b0 .part L_00000225f7389e50, 7, 1;
L_00000225f738ee50 .part L_00000225f7389ef0, 7, 1;
L_00000225f738f350 .part L_00000225f7392e10, 7, 1;
L_00000225f738f3f0 .part L_00000225f7389ef0, 7, 1;
L_00000225f738f530 .part L_00000225f7389e50, 7, 1;
L_00000225f738fa30 .part L_00000225f7394170, 7, 1;
L_00000225f738fad0 .part L_00000225f7389e50, 8, 1;
L_00000225f738f7b0 .part L_00000225f7389ef0, 8, 1;
L_00000225f738fb70 .part L_00000225f7392e10, 8, 1;
L_00000225f738fc10 .part L_00000225f7389ef0, 8, 1;
L_00000225f738fcb0 .part L_00000225f7389e50, 8, 1;
L_00000225f738fd50 .part L_00000225f7394170, 8, 1;
L_00000225f738fdf0 .part L_00000225f7389e50, 9, 1;
L_00000225f7392730 .part L_00000225f7389ef0, 9, 1;
L_00000225f7391f10 .part L_00000225f7392e10, 9, 1;
L_00000225f7391e70 .part L_00000225f7389ef0, 9, 1;
L_00000225f73915b0 .part L_00000225f7389e50, 9, 1;
L_00000225f7390a70 .part L_00000225f7394170, 9, 1;
L_00000225f7391830 .part L_00000225f7389e50, 10, 1;
L_00000225f7390750 .part L_00000225f7389ef0, 10, 1;
L_00000225f7391bf0 .part L_00000225f7392e10, 10, 1;
L_00000225f7391fb0 .part L_00000225f7389ef0, 10, 1;
L_00000225f7392af0 .part L_00000225f7389e50, 10, 1;
L_00000225f7392910 .part L_00000225f7394170, 10, 1;
L_00000225f7390d90 .part L_00000225f7389e50, 11, 1;
L_00000225f7391650 .part L_00000225f7389ef0, 11, 1;
L_00000225f7390e30 .part L_00000225f7392e10, 11, 1;
L_00000225f7390890 .part L_00000225f7389ef0, 11, 1;
L_00000225f73907f0 .part L_00000225f7389e50, 11, 1;
L_00000225f7391290 .part L_00000225f7394170, 11, 1;
L_00000225f7391a10 .part L_00000225f7389e50, 12, 1;
L_00000225f7392a50 .part L_00000225f7389ef0, 12, 1;
L_00000225f7392b90 .part L_00000225f7392e10, 12, 1;
L_00000225f7392c30 .part L_00000225f7389ef0, 12, 1;
L_00000225f7391c90 .part L_00000225f7389e50, 12, 1;
L_00000225f7390930 .part L_00000225f7394170, 12, 1;
L_00000225f7391dd0 .part L_00000225f7389e50, 13, 1;
L_00000225f7391ab0 .part L_00000225f7389ef0, 13, 1;
L_00000225f7390cf0 .part L_00000225f7392e10, 13, 1;
L_00000225f73909d0 .part L_00000225f7389ef0, 13, 1;
L_00000225f73916f0 .part L_00000225f7389e50, 13, 1;
L_00000225f7392690 .part L_00000225f7394170, 13, 1;
L_00000225f7391b50 .part L_00000225f7389e50, 14, 1;
L_00000225f7392050 .part L_00000225f7389ef0, 14, 1;
L_00000225f7390ed0 .part L_00000225f7392e10, 14, 1;
L_00000225f7392870 .part L_00000225f7389ef0, 14, 1;
L_00000225f7390f70 .part L_00000225f7389e50, 14, 1;
L_00000225f7392d70 .part L_00000225f7394170, 14, 1;
L_00000225f7392190 .part L_00000225f7389e50, 15, 1;
L_00000225f7391790 .part L_00000225f7389ef0, 15, 1;
L_00000225f7391510 .part L_00000225f7392e10, 15, 1;
L_00000225f73920f0 .part L_00000225f7389ef0, 15, 1;
L_00000225f7391970 .part L_00000225f7389e50, 15, 1;
L_00000225f73927d0 .part L_00000225f7394170, 15, 1;
L_00000225f7392230 .part L_00000225f7389e50, 16, 1;
L_00000225f7391d30 .part L_00000225f7389ef0, 16, 1;
L_00000225f73922d0 .part L_00000225f7392e10, 16, 1;
L_00000225f7392370 .part L_00000225f7389ef0, 16, 1;
L_00000225f7392410 .part L_00000225f7389e50, 16, 1;
L_00000225f73929b0 .part L_00000225f7394170, 16, 1;
L_00000225f73924b0 .part L_00000225f7389e50, 17, 1;
L_00000225f7392cd0 .part L_00000225f7389ef0, 17, 1;
L_00000225f7392550 .part L_00000225f7392e10, 17, 1;
L_00000225f7391330 .part L_00000225f7389ef0, 17, 1;
L_00000225f7390b10 .part L_00000225f7389e50, 17, 1;
L_00000225f73925f0 .part L_00000225f7394170, 17, 1;
L_00000225f7390610 .part L_00000225f7389e50, 18, 1;
L_00000225f7390bb0 .part L_00000225f7389ef0, 18, 1;
L_00000225f7390c50 .part L_00000225f7392e10, 18, 1;
L_00000225f73906b0 .part L_00000225f7389ef0, 18, 1;
L_00000225f73918d0 .part L_00000225f7389e50, 18, 1;
L_00000225f7391010 .part L_00000225f7394170, 18, 1;
L_00000225f7391150 .part L_00000225f7389e50, 19, 1;
L_00000225f73910b0 .part L_00000225f7389ef0, 19, 1;
L_00000225f73911f0 .part L_00000225f7392e10, 19, 1;
L_00000225f73913d0 .part L_00000225f7389ef0, 19, 1;
L_00000225f7391470 .part L_00000225f7389e50, 19, 1;
L_00000225f7392ff0 .part L_00000225f7394170, 19, 1;
L_00000225f73942b0 .part L_00000225f7389e50, 20, 1;
L_00000225f73934f0 .part L_00000225f7389ef0, 20, 1;
L_00000225f7395430 .part L_00000225f7392e10, 20, 1;
L_00000225f7393ef0 .part L_00000225f7389ef0, 20, 1;
L_00000225f7394e90 .part L_00000225f7389e50, 20, 1;
L_00000225f7394850 .part L_00000225f7394170, 20, 1;
L_00000225f7394710 .part L_00000225f7389e50, 21, 1;
L_00000225f7393590 .part L_00000225f7389ef0, 21, 1;
L_00000225f73954d0 .part L_00000225f7392e10, 21, 1;
L_00000225f73936d0 .part L_00000225f7389ef0, 21, 1;
L_00000225f7395570 .part L_00000225f7389e50, 21, 1;
L_00000225f7393d10 .part L_00000225f7394170, 21, 1;
L_00000225f7394210 .part L_00000225f7389e50, 22, 1;
L_00000225f7395250 .part L_00000225f7389ef0, 22, 1;
L_00000225f73952f0 .part L_00000225f7392e10, 22, 1;
LS_00000225f7394cb0_0_0 .concat8 [ 1 1 1 1], L_00000225f73a9740, L_00000225f73a9f90, L_00000225f73a9e40, L_00000225f73aab60;
LS_00000225f7394cb0_0_4 .concat8 [ 1 1 1 1], L_00000225f73ac840, L_00000225f73ac5a0, L_00000225f73ac300, L_00000225f73ac290;
LS_00000225f7394cb0_0_8 .concat8 [ 1 1 1 1], L_00000225f73ae910, L_00000225f73aef30, L_00000225f73ae600, L_00000225f73af7f0;
LS_00000225f7394cb0_0_12 .concat8 [ 1 1 1 1], L_00000225f73b06d0, L_00000225f73af2b0, L_00000225f73afef0, L_00000225f73a2350;
LS_00000225f7394cb0_0_16 .concat8 [ 1 1 1 1], L_00000225f73a1e10, L_00000225f73a1390, L_00000225f73a22e0, L_00000225f73c2a00;
LS_00000225f7394cb0_0_20 .concat8 [ 1 1 1 0], L_00000225f73c3090, L_00000225f73c2990, L_00000225f73c55c0;
LS_00000225f7394cb0_1_0 .concat8 [ 4 4 4 4], LS_00000225f7394cb0_0_0, LS_00000225f7394cb0_0_4, LS_00000225f7394cb0_0_8, LS_00000225f7394cb0_0_12;
LS_00000225f7394cb0_1_4 .concat8 [ 4 3 0 0], LS_00000225f7394cb0_0_16, LS_00000225f7394cb0_0_20;
L_00000225f7394cb0 .concat8 [ 16 7 0 0], LS_00000225f7394cb0_1_0, LS_00000225f7394cb0_1_4;
L_00000225f7395390 .part L_00000225f7389ef0, 22, 1;
L_00000225f7394030 .part L_00000225f7389e50, 22, 1;
L_00000225f7393b30 .part L_00000225f7394170, 22, 1;
LS_00000225f7393630_0_0 .concat8 [ 1 1 1 1], L_00000225f73a9cf0, L_00000225f73aa380, L_00000225f73aa690, L_00000225f73aaaf0;
LS_00000225f7393630_0_4 .concat8 [ 1 1 1 1], L_00000225f73ab8f0, L_00000225f73ad020, L_00000225f73acc30, L_00000225f73aed70;
LS_00000225f7393630_0_8 .concat8 [ 1 1 1 1], L_00000225f73aea60, L_00000225f73ad410, L_00000225f73adfe0, L_00000225f73af160;
LS_00000225f7393630_0_12 .concat8 [ 1 1 1 1], L_00000225f73af8d0, L_00000225f73b0580, L_00000225f73b0ba0, L_00000225f73a1160;
LS_00000225f7393630_0_16 .concat8 [ 1 1 1 1], L_00000225f73a2430, L_00000225f73a1780, L_00000225f73c34f0, L_00000225f73c2b50;
LS_00000225f7393630_0_20 .concat8 [ 1 1 1 0], L_00000225f73c3020, L_00000225f73c3250, L_00000225f73c5780;
LS_00000225f7393630_1_0 .concat8 [ 4 4 4 4], LS_00000225f7393630_0_0, LS_00000225f7393630_0_4, LS_00000225f7393630_0_8, LS_00000225f7393630_0_12;
LS_00000225f7393630_1_4 .concat8 [ 4 3 0 0], LS_00000225f7393630_0_16, LS_00000225f7393630_0_20;
L_00000225f7393630 .concat8 [ 16 7 0 0], LS_00000225f7393630_1_0, LS_00000225f7393630_1_4;
LS_00000225f7392e10_0_0 .concat8 [ 1 1 1 1], L_00000225f72e76f0, L_00000225f73a9510, L_00000225f73ab490, L_00000225f73aa770;
LS_00000225f7392e10_0_4 .concat8 [ 1 1 1 1], L_00000225f73ab730, L_00000225f73ab880, L_00000225f73abce0, L_00000225f73abc70;
LS_00000225f7392e10_0_8 .concat8 [ 1 1 1 1], L_00000225f73ac1b0, L_00000225f73adaa0, L_00000225f73aeb40, L_00000225f73adc60;
LS_00000225f7392e10_0_12 .concat8 [ 1 1 1 1], L_00000225f73af860, L_00000225f73b0660, L_00000225f73b09e0, L_00000225f73af940;
LS_00000225f7392e10_0_16 .concat8 [ 1 1 1 1], L_00000225f73a19b0, L_00000225f73a1630, L_00000225f73a1080, L_00000225f73a1fd0;
LS_00000225f7392e10_0_20 .concat8 [ 1 1 1 1], L_00000225f73c3950, L_00000225f73c3b80, L_00000225f73c2bc0, L_00000225f73c5550;
LS_00000225f7392e10_1_0 .concat8 [ 4 4 4 4], LS_00000225f7392e10_0_0, LS_00000225f7392e10_0_4, LS_00000225f7392e10_0_8, LS_00000225f7392e10_0_12;
LS_00000225f7392e10_1_4 .concat8 [ 4 4 0 0], LS_00000225f7392e10_0_16, LS_00000225f7392e10_0_20;
L_00000225f7392e10 .concat8 [ 16 8 0 0], LS_00000225f7392e10_1_0, LS_00000225f7392e10_1_4;
LS_00000225f7394170_0_0 .concat8 [ 1 1 1 1], L_00000225f72e7738, L_00000225f73ab030, L_00000225f73aacb0, L_00000225f73aa850;
LS_00000225f7394170_0_4 .concat8 [ 1 1 1 1], L_00000225f73aaa80, L_00000225f73ab960, L_00000225f73ac760, L_00000225f73ac450;
LS_00000225f7394170_0_8 .concat8 [ 1 1 1 1], L_00000225f73ae050, L_00000225f73ad720, L_00000225f73ad790, L_00000225f73aed00;
LS_00000225f7394170_0_12 .concat8 [ 1 1 1 1], L_00000225f73b00b0, L_00000225f73af6a0, L_00000225f73afa90, L_00000225f73b0e40;
LS_00000225f7394170_0_16 .concat8 [ 1 1 1 1], L_00000225f73a1ef0, L_00000225f73a2820, L_00000225f73a1710, L_00000225f73c2370;
LS_00000225f7394170_0_20 .concat8 [ 1 1 1 1], L_00000225f73c3e20, L_00000225f73c28b0, L_00000225f73c3170, L_00000225f73c5a20;
LS_00000225f7394170_1_0 .concat8 [ 4 4 4 4], LS_00000225f7394170_0_0, LS_00000225f7394170_0_4, LS_00000225f7394170_0_8, LS_00000225f7394170_0_12;
LS_00000225f7394170_1_4 .concat8 [ 4 4 0 0], LS_00000225f7394170_0_16, LS_00000225f7394170_0_20;
L_00000225f7394170 .concat8 [ 16 8 0 0], LS_00000225f7394170_1_0, LS_00000225f7394170_1_4;
L_00000225f73948f0 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_SUB.rm.first_one_9bits, 8, L_00000225f7394cb0 (v00000225f720d140_0) S_00000225f7216600;
L_00000225f73940d0 .ufunc/vec4 TD_tb_alu_sub_32.DUT.U_SUB.rm.first_one_9bits, 8, L_00000225f7393630 (v00000225f720d140_0) S_00000225f7216600;
L_00000225f7392eb0 .reduce/nor L_00000225f7386930;
L_00000225f7394990 .reduce/nor L_00000225f7387b50;
L_00000225f7394a30 .part L_00000225f7392e10, 23, 1;
L_00000225f7393090 .reduce/nor L_00000225f7386930;
L_00000225f7393130 .part L_00000225f7394170, 23, 1;
L_00000225f7394530 .part L_00000225f7392e10, 23, 1;
L_00000225f7394f30 .functor MUXZ 8, L_00000225f73948f0, L_00000225f73940d0, L_00000225f73c54e0, C4<>;
L_00000225f7394ad0 .cmp/ge 23, L_00000225f7389e50, L_00000225f7389ef0;
L_00000225f7395110 .functor MUXZ 23, L_00000225f7393630, L_00000225f7394cb0, L_00000225f73c4d00, C4<>;
L_00000225f7393c70 .functor MUXZ 8, L_00000225f738b070, L_00000225f7393bd0, L_00000225f73c57f0, C4<>;
L_00000225f73947b0 .shift/l 23, L_00000225f7395110, L_00000225f7394f30;
L_00000225f7393db0 .functor MUXZ 23, L_00000225f7395110, L_00000225f73947b0, L_00000225f73c57f0, C4<>;
L_00000225f7393e50 .concat [ 8 24 0 0], L_00000225f7394f30, L_00000225f72e7810;
L_00000225f7396fb0 .arith/sub 32, L_00000225f72e77c8, L_00000225f7393e50;
L_00000225f7396010 .shift/r 23, L_00000225f7395110, L_00000225f7396fb0;
L_00000225f73977d0 .part L_00000225f7396010, 0, 5;
L_00000225f7397cd0 .concat [ 5 23 0 0], L_00000225f73977d0, L_00000225f7393db0;
L_00000225f7395930 .part L_00000225f7397cd0, 0, 15;
S_00000225f7216600 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_00000225f7215340;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_00000225f7216600
v00000225f720cb00_0 .var "found", 0 0;
v00000225f720b2a0_0 .var/i "idx", 31 0;
v00000225f720d140_0 .var "val", 22 0;
TD_tb_alu_sub_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f720cb00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v00000225f720b2a0_0, 0, 32;
T_3.12 ;
    %load/vec4 v00000225f720b2a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v00000225f720d140_0;
    %load/vec4 v00000225f720b2a0_0;
    %part/s 1;
    %load/vec4 v00000225f720cb00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000225f720b2a0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f720cb00_0, 0, 1;
T_3.14 ;
    %load/vec4 v00000225f720b2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000225f720b2a0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_00000225f7214d00 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708b690 .param/l "i" 0 5 168, +C4<00>;
S_00000225f72149e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7214d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a99e0 .functor NOT 1, L_00000225f738fe90, C4<0>, C4<0>, C4<0>;
L_00000225f73a93c0 .functor AND 1, L_00000225f73a99e0, L_00000225f738e4f0, C4<1>, C4<1>;
L_00000225f73a82b0 .functor NOT 1, L_00000225f738fe90, C4<0>, C4<0>, C4<0>;
L_00000225f73a8b00 .functor AND 1, L_00000225f73a82b0, L_00000225f738f170, C4<1>, C4<1>;
L_00000225f73a9430 .functor OR 1, L_00000225f73a93c0, L_00000225f73a8b00, C4<0>, C4<0>;
L_00000225f73a94a0 .functor AND 1, L_00000225f738e4f0, L_00000225f738f170, C4<1>, C4<1>;
L_00000225f73a9510 .functor OR 1, L_00000225f73a9430, L_00000225f73a94a0, C4<0>, C4<0>;
L_00000225f73a9580 .functor XOR 1, L_00000225f738fe90, L_00000225f738e4f0, C4<0>, C4<0>;
L_00000225f73a9740 .functor XOR 1, L_00000225f73a9580, L_00000225f738f170, C4<0>, C4<0>;
v00000225f720b840_0 .net "Debe", 0 0, L_00000225f73a9510;  1 drivers
v00000225f720b340_0 .net "Din", 0 0, L_00000225f738f170;  1 drivers
v00000225f720cba0_0 .net "Dout", 0 0, L_00000225f73a9740;  1 drivers
v00000225f720c240_0 .net "Ri", 0 0, L_00000225f738e4f0;  1 drivers
v00000225f720cf60_0 .net "Si", 0 0, L_00000225f738fe90;  1 drivers
v00000225f720b3e0_0 .net *"_ivl_0", 0 0, L_00000225f73a99e0;  1 drivers
v00000225f720c9c0_0 .net *"_ivl_10", 0 0, L_00000225f73a94a0;  1 drivers
v00000225f720c4c0_0 .net *"_ivl_14", 0 0, L_00000225f73a9580;  1 drivers
v00000225f720b480_0 .net *"_ivl_2", 0 0, L_00000225f73a93c0;  1 drivers
v00000225f720c2e0_0 .net *"_ivl_4", 0 0, L_00000225f73a82b0;  1 drivers
v00000225f720d3c0_0 .net *"_ivl_6", 0 0, L_00000225f73a8b00;  1 drivers
v00000225f720b160_0 .net *"_ivl_8", 0 0, L_00000225f73a9430;  1 drivers
S_00000225f72178c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7214d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a97b0 .functor NOT 1, L_00000225f738e1d0, C4<0>, C4<0>, C4<0>;
L_00000225f73a9820 .functor AND 1, L_00000225f73a97b0, L_00000225f738e950, C4<1>, C4<1>;
L_00000225f73aafc0 .functor NOT 1, L_00000225f738e1d0, C4<0>, C4<0>, C4<0>;
L_00000225f73a9d60 .functor AND 1, L_00000225f73aafc0, L_00000225f738ff30, C4<1>, C4<1>;
L_00000225f73aa230 .functor OR 1, L_00000225f73a9820, L_00000225f73a9d60, C4<0>, C4<0>;
L_00000225f73aa460 .functor AND 1, L_00000225f738e950, L_00000225f738ff30, C4<1>, C4<1>;
L_00000225f73ab030 .functor OR 1, L_00000225f73aa230, L_00000225f73aa460, C4<0>, C4<0>;
L_00000225f73aa4d0 .functor XOR 1, L_00000225f738e1d0, L_00000225f738e950, C4<0>, C4<0>;
L_00000225f73a9cf0 .functor XOR 1, L_00000225f73aa4d0, L_00000225f738ff30, C4<0>, C4<0>;
v00000225f720bc00_0 .net "Debe", 0 0, L_00000225f73ab030;  1 drivers
v00000225f720ba20_0 .net "Din", 0 0, L_00000225f738ff30;  1 drivers
v00000225f720d1e0_0 .net "Dout", 0 0, L_00000225f73a9cf0;  1 drivers
v00000225f720d460_0 .net "Ri", 0 0, L_00000225f738e950;  1 drivers
v00000225f720c560_0 .net "Si", 0 0, L_00000225f738e1d0;  1 drivers
v00000225f720bde0_0 .net *"_ivl_0", 0 0, L_00000225f73a97b0;  1 drivers
v00000225f720d000_0 .net *"_ivl_10", 0 0, L_00000225f73aa460;  1 drivers
v00000225f720b8e0_0 .net *"_ivl_14", 0 0, L_00000225f73aa4d0;  1 drivers
v00000225f720c060_0 .net *"_ivl_2", 0 0, L_00000225f73a9820;  1 drivers
v00000225f720b520_0 .net *"_ivl_4", 0 0, L_00000225f73aafc0;  1 drivers
v00000225f720cd80_0 .net *"_ivl_6", 0 0, L_00000225f73a9d60;  1 drivers
v00000225f720b200_0 .net *"_ivl_8", 0 0, L_00000225f73aa230;  1 drivers
S_00000225f72162e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708b910 .param/l "i" 0 5 168, +C4<01>;
S_00000225f7216920 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f72162e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73aabd0 .functor NOT 1, L_00000225f738ea90, C4<0>, C4<0>, C4<0>;
L_00000225f73ab1f0 .functor AND 1, L_00000225f73aabd0, L_00000225f738f850, C4<1>, C4<1>;
L_00000225f73aaa10 .functor NOT 1, L_00000225f738ea90, C4<0>, C4<0>, C4<0>;
L_00000225f73ab420 .functor AND 1, L_00000225f73aaa10, L_00000225f738deb0, C4<1>, C4<1>;
L_00000225f73ab570 .functor OR 1, L_00000225f73ab1f0, L_00000225f73ab420, C4<0>, C4<0>;
L_00000225f73aa700 .functor AND 1, L_00000225f738f850, L_00000225f738deb0, C4<1>, C4<1>;
L_00000225f73ab490 .functor OR 1, L_00000225f73ab570, L_00000225f73aa700, C4<0>, C4<0>;
L_00000225f73aac40 .functor XOR 1, L_00000225f738ea90, L_00000225f738f850, C4<0>, C4<0>;
L_00000225f73a9f90 .functor XOR 1, L_00000225f73aac40, L_00000225f738deb0, C4<0>, C4<0>;
v00000225f720d320_0 .net "Debe", 0 0, L_00000225f73ab490;  1 drivers
v00000225f720cce0_0 .net "Din", 0 0, L_00000225f738deb0;  1 drivers
v00000225f720d0a0_0 .net "Dout", 0 0, L_00000225f73a9f90;  1 drivers
v00000225f720b660_0 .net "Ri", 0 0, L_00000225f738f850;  1 drivers
v00000225f720d500_0 .net "Si", 0 0, L_00000225f738ea90;  1 drivers
v00000225f720b980_0 .net *"_ivl_0", 0 0, L_00000225f73aabd0;  1 drivers
v00000225f720bac0_0 .net *"_ivl_10", 0 0, L_00000225f73aa700;  1 drivers
v00000225f720d5a0_0 .net *"_ivl_14", 0 0, L_00000225f73aac40;  1 drivers
v00000225f720c380_0 .net *"_ivl_2", 0 0, L_00000225f73ab1f0;  1 drivers
v00000225f720d640_0 .net *"_ivl_4", 0 0, L_00000225f73aaa10;  1 drivers
v00000225f720bb60_0 .net *"_ivl_6", 0 0, L_00000225f73ab420;  1 drivers
v00000225f720c600_0 .net *"_ivl_8", 0 0, L_00000225f73ab570;  1 drivers
S_00000225f7217280 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f72162e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a9dd0 .functor NOT 1, L_00000225f738f490, C4<0>, C4<0>, C4<0>;
L_00000225f73ab2d0 .functor AND 1, L_00000225f73a9dd0, L_00000225f7390390, C4<1>, C4<1>;
L_00000225f73aad20 .functor NOT 1, L_00000225f738f490, C4<0>, C4<0>, C4<0>;
L_00000225f73aa540 .functor AND 1, L_00000225f73aad20, L_00000225f738f210, C4<1>, C4<1>;
L_00000225f73ab500 .functor OR 1, L_00000225f73ab2d0, L_00000225f73aa540, C4<0>, C4<0>;
L_00000225f73ab0a0 .functor AND 1, L_00000225f7390390, L_00000225f738f210, C4<1>, C4<1>;
L_00000225f73aacb0 .functor OR 1, L_00000225f73ab500, L_00000225f73ab0a0, C4<0>, C4<0>;
L_00000225f73ab260 .functor XOR 1, L_00000225f738f490, L_00000225f7390390, C4<0>, C4<0>;
L_00000225f73aa380 .functor XOR 1, L_00000225f73ab260, L_00000225f738f210, C4<0>, C4<0>;
v00000225f720d6e0_0 .net "Debe", 0 0, L_00000225f73aacb0;  1 drivers
v00000225f720c920_0 .net "Din", 0 0, L_00000225f738f210;  1 drivers
v00000225f720bd40_0 .net "Dout", 0 0, L_00000225f73aa380;  1 drivers
v00000225f720c100_0 .net "Ri", 0 0, L_00000225f7390390;  1 drivers
v00000225f720c420_0 .net "Si", 0 0, L_00000225f738f490;  1 drivers
v00000225f720c6a0_0 .net *"_ivl_0", 0 0, L_00000225f73a9dd0;  1 drivers
v00000225f720c740_0 .net *"_ivl_10", 0 0, L_00000225f73ab0a0;  1 drivers
v00000225f720e0e0_0 .net *"_ivl_14", 0 0, L_00000225f73ab260;  1 drivers
v00000225f720e5e0_0 .net *"_ivl_2", 0 0, L_00000225f73ab2d0;  1 drivers
v00000225f720e680_0 .net *"_ivl_4", 0 0, L_00000225f73aad20;  1 drivers
v00000225f720f760_0 .net *"_ivl_6", 0 0, L_00000225f73aa540;  1 drivers
v00000225f720dfa0_0 .net *"_ivl_8", 0 0, L_00000225f73ab500;  1 drivers
S_00000225f7216470 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708be10 .param/l "i" 0 5 168, +C4<010>;
S_00000225f7214e90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7216470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ab5e0 .functor NOT 1, L_00000225f73904d0, C4<0>, C4<0>, C4<0>;
L_00000225f73a9ba0 .functor AND 1, L_00000225f73ab5e0, L_00000225f7390570, C4<1>, C4<1>;
L_00000225f73aad90 .functor NOT 1, L_00000225f73904d0, C4<0>, C4<0>, C4<0>;
L_00000225f73ab650 .functor AND 1, L_00000225f73aad90, L_00000225f738dff0, C4<1>, C4<1>;
L_00000225f73aa000 .functor OR 1, L_00000225f73a9ba0, L_00000225f73ab650, C4<0>, C4<0>;
L_00000225f73aa310 .functor AND 1, L_00000225f7390570, L_00000225f738dff0, C4<1>, C4<1>;
L_00000225f73aa770 .functor OR 1, L_00000225f73aa000, L_00000225f73aa310, C4<0>, C4<0>;
L_00000225f73ab340 .functor XOR 1, L_00000225f73904d0, L_00000225f7390570, C4<0>, C4<0>;
L_00000225f73a9e40 .functor XOR 1, L_00000225f73ab340, L_00000225f738dff0, C4<0>, C4<0>;
v00000225f720f4e0_0 .net "Debe", 0 0, L_00000225f73aa770;  1 drivers
v00000225f720fee0_0 .net "Din", 0 0, L_00000225f738dff0;  1 drivers
v00000225f720f260_0 .net "Dout", 0 0, L_00000225f73a9e40;  1 drivers
v00000225f720fb20_0 .net "Ri", 0 0, L_00000225f7390570;  1 drivers
v00000225f720eae0_0 .net "Si", 0 0, L_00000225f73904d0;  1 drivers
v00000225f720f800_0 .net *"_ivl_0", 0 0, L_00000225f73ab5e0;  1 drivers
v00000225f720f1c0_0 .net *"_ivl_10", 0 0, L_00000225f73aa310;  1 drivers
v00000225f720e4a0_0 .net *"_ivl_14", 0 0, L_00000225f73ab340;  1 drivers
v00000225f720ff80_0 .net *"_ivl_2", 0 0, L_00000225f73a9ba0;  1 drivers
v00000225f720dbe0_0 .net *"_ivl_4", 0 0, L_00000225f73aad90;  1 drivers
v00000225f720eb80_0 .net *"_ivl_6", 0 0, L_00000225f73ab650;  1 drivers
v00000225f720dc80_0 .net *"_ivl_8", 0 0, L_00000225f73aa000;  1 drivers
S_00000225f7216dd0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7216470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a9eb0 .functor NOT 1, L_00000225f738e9f0, C4<0>, C4<0>, C4<0>;
L_00000225f73aa9a0 .functor AND 1, L_00000225f73a9eb0, L_00000225f738eb30, C4<1>, C4<1>;
L_00000225f73ab3b0 .functor NOT 1, L_00000225f738e9f0, C4<0>, C4<0>, C4<0>;
L_00000225f73aaee0 .functor AND 1, L_00000225f73ab3b0, L_00000225f738de10, C4<1>, C4<1>;
L_00000225f73aa620 .functor OR 1, L_00000225f73aa9a0, L_00000225f73aaee0, C4<0>, C4<0>;
L_00000225f73a9f20 .functor AND 1, L_00000225f738eb30, L_00000225f738de10, C4<1>, C4<1>;
L_00000225f73aa850 .functor OR 1, L_00000225f73aa620, L_00000225f73a9f20, C4<0>, C4<0>;
L_00000225f73aaf50 .functor XOR 1, L_00000225f738e9f0, L_00000225f738eb30, C4<0>, C4<0>;
L_00000225f73aa690 .functor XOR 1, L_00000225f73aaf50, L_00000225f738de10, C4<0>, C4<0>;
v00000225f720f8a0_0 .net "Debe", 0 0, L_00000225f73aa850;  1 drivers
v00000225f720df00_0 .net "Din", 0 0, L_00000225f738de10;  1 drivers
v00000225f720de60_0 .net "Dout", 0 0, L_00000225f73aa690;  1 drivers
v00000225f720e720_0 .net "Ri", 0 0, L_00000225f738eb30;  1 drivers
v00000225f720e540_0 .net "Si", 0 0, L_00000225f738e9f0;  1 drivers
v00000225f720f300_0 .net *"_ivl_0", 0 0, L_00000225f73a9eb0;  1 drivers
v00000225f720f9e0_0 .net *"_ivl_10", 0 0, L_00000225f73a9f20;  1 drivers
v00000225f720ea40_0 .net *"_ivl_14", 0 0, L_00000225f73aaf50;  1 drivers
v00000225f720dd20_0 .net *"_ivl_2", 0 0, L_00000225f73aa9a0;  1 drivers
v00000225f720f3a0_0 .net *"_ivl_4", 0 0, L_00000225f73ab3b0;  1 drivers
v00000225f720e7c0_0 .net *"_ivl_6", 0 0, L_00000225f73aaee0;  1 drivers
v00000225f720ed60_0 .net *"_ivl_8", 0 0, L_00000225f73aa620;  1 drivers
S_00000225f7216c40 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708ba50 .param/l "i" 0 5 168, +C4<011>;
S_00000225f7216f60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7216c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a9c10 .functor NOT 1, L_00000225f738e8b0, C4<0>, C4<0>, C4<0>;
L_00000225f73ab110 .functor AND 1, L_00000225f73a9c10, L_00000225f738df50, C4<1>, C4<1>;
L_00000225f73ab6c0 .functor NOT 1, L_00000225f738e8b0, C4<0>, C4<0>, C4<0>;
L_00000225f73aa5b0 .functor AND 1, L_00000225f73ab6c0, L_00000225f738e130, C4<1>, C4<1>;
L_00000225f73aa7e0 .functor OR 1, L_00000225f73ab110, L_00000225f73aa5b0, C4<0>, C4<0>;
L_00000225f73aa0e0 .functor AND 1, L_00000225f738df50, L_00000225f738e130, C4<1>, C4<1>;
L_00000225f73ab730 .functor OR 1, L_00000225f73aa7e0, L_00000225f73aa0e0, C4<0>, C4<0>;
L_00000225f73a9c80 .functor XOR 1, L_00000225f738e8b0, L_00000225f738df50, C4<0>, C4<0>;
L_00000225f73aab60 .functor XOR 1, L_00000225f73a9c80, L_00000225f738e130, C4<0>, C4<0>;
v00000225f7210020_0 .net "Debe", 0 0, L_00000225f73ab730;  1 drivers
v00000225f720f580_0 .net "Din", 0 0, L_00000225f738e130;  1 drivers
v00000225f720e860_0 .net "Dout", 0 0, L_00000225f73aab60;  1 drivers
v00000225f720e900_0 .net "Ri", 0 0, L_00000225f738df50;  1 drivers
v00000225f720eea0_0 .net "Si", 0 0, L_00000225f738e8b0;  1 drivers
v00000225f720e9a0_0 .net *"_ivl_0", 0 0, L_00000225f73a9c10;  1 drivers
v00000225f720f940_0 .net *"_ivl_10", 0 0, L_00000225f73aa0e0;  1 drivers
v00000225f720e400_0 .net *"_ivl_14", 0 0, L_00000225f73a9c80;  1 drivers
v00000225f720e040_0 .net *"_ivl_2", 0 0, L_00000225f73ab110;  1 drivers
v00000225f720e180_0 .net *"_ivl_4", 0 0, L_00000225f73ab6c0;  1 drivers
v00000225f720ee00_0 .net *"_ivl_6", 0 0, L_00000225f73aa5b0;  1 drivers
v00000225f720ef40_0 .net *"_ivl_8", 0 0, L_00000225f73aa7e0;  1 drivers
S_00000225f72170f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7216c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ab180 .functor NOT 1, L_00000225f738e270, C4<0>, C4<0>, C4<0>;
L_00000225f73aae00 .functor AND 1, L_00000225f73ab180, L_00000225f738e310, C4<1>, C4<1>;
L_00000225f73aa3f0 .functor NOT 1, L_00000225f738e270, C4<0>, C4<0>, C4<0>;
L_00000225f73aa8c0 .functor AND 1, L_00000225f73aa3f0, L_00000225f738e3b0, C4<1>, C4<1>;
L_00000225f73aa930 .functor OR 1, L_00000225f73aae00, L_00000225f73aa8c0, C4<0>, C4<0>;
L_00000225f73aa070 .functor AND 1, L_00000225f738e310, L_00000225f738e3b0, C4<1>, C4<1>;
L_00000225f73aaa80 .functor OR 1, L_00000225f73aa930, L_00000225f73aa070, C4<0>, C4<0>;
L_00000225f73aa150 .functor XOR 1, L_00000225f738e270, L_00000225f738e310, C4<0>, C4<0>;
L_00000225f73aaaf0 .functor XOR 1, L_00000225f73aa150, L_00000225f738e3b0, C4<0>, C4<0>;
v00000225f720fa80_0 .net "Debe", 0 0, L_00000225f73aaa80;  1 drivers
v00000225f720e220_0 .net "Din", 0 0, L_00000225f738e3b0;  1 drivers
v00000225f720fd00_0 .net "Dout", 0 0, L_00000225f73aaaf0;  1 drivers
v00000225f720f440_0 .net "Ri", 0 0, L_00000225f738e310;  1 drivers
v00000225f720ec20_0 .net "Si", 0 0, L_00000225f738e270;  1 drivers
v00000225f720db40_0 .net *"_ivl_0", 0 0, L_00000225f73ab180;  1 drivers
v00000225f720f620_0 .net *"_ivl_10", 0 0, L_00000225f73aa070;  1 drivers
v00000225f720f6c0_0 .net *"_ivl_14", 0 0, L_00000225f73aa150;  1 drivers
v00000225f720fe40_0 .net *"_ivl_2", 0 0, L_00000225f73aae00;  1 drivers
v00000225f720d8c0_0 .net *"_ivl_4", 0 0, L_00000225f73aa3f0;  1 drivers
v00000225f720d960_0 .net *"_ivl_6", 0 0, L_00000225f73aa8c0;  1 drivers
v00000225f720daa0_0 .net *"_ivl_8", 0 0, L_00000225f73aa930;  1 drivers
S_00000225f7216ab0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708bed0 .param/l "i" 0 5 168, +C4<0100>;
S_00000225f7214b70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7216ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73aae70 .functor NOT 1, L_00000225f738e450, C4<0>, C4<0>, C4<0>;
L_00000225f73aa1c0 .functor AND 1, L_00000225f73aae70, L_00000225f738ebd0, C4<1>, C4<1>;
L_00000225f73aa2a0 .functor NOT 1, L_00000225f738e450, C4<0>, C4<0>, C4<0>;
L_00000225f73abc00 .functor AND 1, L_00000225f73aa2a0, L_00000225f738e810, C4<1>, C4<1>;
L_00000225f73aced0 .functor OR 1, L_00000225f73aa1c0, L_00000225f73abc00, C4<0>, C4<0>;
L_00000225f73ac7d0 .functor AND 1, L_00000225f738ebd0, L_00000225f738e810, C4<1>, C4<1>;
L_00000225f73ab880 .functor OR 1, L_00000225f73aced0, L_00000225f73ac7d0, C4<0>, C4<0>;
L_00000225f73ac370 .functor XOR 1, L_00000225f738e450, L_00000225f738ebd0, C4<0>, C4<0>;
L_00000225f73ac840 .functor XOR 1, L_00000225f73ac370, L_00000225f738e810, C4<0>, C4<0>;
v00000225f720e2c0_0 .net "Debe", 0 0, L_00000225f73ab880;  1 drivers
v00000225f720e360_0 .net "Din", 0 0, L_00000225f738e810;  1 drivers
v00000225f720ecc0_0 .net "Dout", 0 0, L_00000225f73ac840;  1 drivers
v00000225f720da00_0 .net "Ri", 0 0, L_00000225f738ebd0;  1 drivers
v00000225f720fbc0_0 .net "Si", 0 0, L_00000225f738e450;  1 drivers
v00000225f720fc60_0 .net *"_ivl_0", 0 0, L_00000225f73aae70;  1 drivers
v00000225f720efe0_0 .net *"_ivl_10", 0 0, L_00000225f73ac7d0;  1 drivers
v00000225f720ddc0_0 .net *"_ivl_14", 0 0, L_00000225f73ac370;  1 drivers
v00000225f720fda0_0 .net *"_ivl_2", 0 0, L_00000225f73aa1c0;  1 drivers
v00000225f720f080_0 .net *"_ivl_4", 0 0, L_00000225f73aa2a0;  1 drivers
v00000225f720f120_0 .net *"_ivl_6", 0 0, L_00000225f73abc00;  1 drivers
v00000225f72111a0_0 .net *"_ivl_8", 0 0, L_00000225f73aced0;  1 drivers
S_00000225f7214080 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7216ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ad330 .functor NOT 1, L_00000225f738f670, C4<0>, C4<0>, C4<0>;
L_00000225f73ac0d0 .functor AND 1, L_00000225f73ad330, L_00000225f738e590, C4<1>, C4<1>;
L_00000225f73ab7a0 .functor NOT 1, L_00000225f738f670, C4<0>, C4<0>, C4<0>;
L_00000225f73ace60 .functor AND 1, L_00000225f73ab7a0, L_00000225f738e630, C4<1>, C4<1>;
L_00000225f73abff0 .functor OR 1, L_00000225f73ac0d0, L_00000225f73ace60, C4<0>, C4<0>;
L_00000225f73ad100 .functor AND 1, L_00000225f738e590, L_00000225f738e630, C4<1>, C4<1>;
L_00000225f73ab960 .functor OR 1, L_00000225f73abff0, L_00000225f73ad100, C4<0>, C4<0>;
L_00000225f73abd50 .functor XOR 1, L_00000225f738f670, L_00000225f738e590, C4<0>, C4<0>;
L_00000225f73ab8f0 .functor XOR 1, L_00000225f73abd50, L_00000225f738e630, C4<0>, C4<0>;
v00000225f72117e0_0 .net "Debe", 0 0, L_00000225f73ab960;  1 drivers
v00000225f7211ec0_0 .net "Din", 0 0, L_00000225f738e630;  1 drivers
v00000225f7211b00_0 .net "Dout", 0 0, L_00000225f73ab8f0;  1 drivers
v00000225f7211ba0_0 .net "Ri", 0 0, L_00000225f738e590;  1 drivers
v00000225f7210b60_0 .net "Si", 0 0, L_00000225f738f670;  1 drivers
v00000225f7210a20_0 .net *"_ivl_0", 0 0, L_00000225f73ad330;  1 drivers
v00000225f7210c00_0 .net *"_ivl_10", 0 0, L_00000225f73ad100;  1 drivers
v00000225f72112e0_0 .net *"_ivl_14", 0 0, L_00000225f73abd50;  1 drivers
v00000225f7210480_0 .net *"_ivl_2", 0 0, L_00000225f73ac0d0;  1 drivers
v00000225f7210ac0_0 .net *"_ivl_4", 0 0, L_00000225f73ab7a0;  1 drivers
v00000225f7211ce0_0 .net *"_ivl_6", 0 0, L_00000225f73ace60;  1 drivers
v00000225f72114c0_0 .net *"_ivl_8", 0 0, L_00000225f73abff0;  1 drivers
S_00000225f7217730 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d410 .param/l "i" 0 5 168, +C4<0101>;
S_00000225f7215020 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7217730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ab9d0 .functor NOT 1, L_00000225f7390250, C4<0>, C4<0>, C4<0>;
L_00000225f73aca00 .functor AND 1, L_00000225f73ab9d0, L_00000225f738eef0, C4<1>, C4<1>;
L_00000225f73abdc0 .functor NOT 1, L_00000225f7390250, C4<0>, C4<0>, C4<0>;
L_00000225f73acdf0 .functor AND 1, L_00000225f73abdc0, L_00000225f7390070, C4<1>, C4<1>;
L_00000225f73aba40 .functor OR 1, L_00000225f73aca00, L_00000225f73acdf0, C4<0>, C4<0>;
L_00000225f73ac990 .functor AND 1, L_00000225f738eef0, L_00000225f7390070, C4<1>, C4<1>;
L_00000225f73abce0 .functor OR 1, L_00000225f73aba40, L_00000225f73ac990, C4<0>, C4<0>;
L_00000225f73ac8b0 .functor XOR 1, L_00000225f7390250, L_00000225f738eef0, C4<0>, C4<0>;
L_00000225f73ac5a0 .functor XOR 1, L_00000225f73ac8b0, L_00000225f7390070, C4<0>, C4<0>;
v00000225f72116a0_0 .net "Debe", 0 0, L_00000225f73abce0;  1 drivers
v00000225f7211c40_0 .net "Din", 0 0, L_00000225f7390070;  1 drivers
v00000225f7211560_0 .net "Dout", 0 0, L_00000225f73ac5a0;  1 drivers
v00000225f72119c0_0 .net "Ri", 0 0, L_00000225f738eef0;  1 drivers
v00000225f72108e0_0 .net "Si", 0 0, L_00000225f7390250;  1 drivers
v00000225f7211a60_0 .net *"_ivl_0", 0 0, L_00000225f73ab9d0;  1 drivers
v00000225f72105c0_0 .net *"_ivl_10", 0 0, L_00000225f73ac990;  1 drivers
v00000225f72102a0_0 .net *"_ivl_14", 0 0, L_00000225f73ac8b0;  1 drivers
v00000225f7211600_0 .net *"_ivl_2", 0 0, L_00000225f73aca00;  1 drivers
v00000225f7210660_0 .net *"_ivl_4", 0 0, L_00000225f73abdc0;  1 drivers
v00000225f7211740_0 .net *"_ivl_6", 0 0, L_00000225f73acdf0;  1 drivers
v00000225f7211380_0 .net *"_ivl_8", 0 0, L_00000225f73aba40;  1 drivers
S_00000225f7217be0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7217730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73acbc0 .functor NOT 1, L_00000225f738f710, C4<0>, C4<0>, C4<0>;
L_00000225f73acf40 .functor AND 1, L_00000225f73acbc0, L_00000225f738e6d0, C4<1>, C4<1>;
L_00000225f73ad170 .functor NOT 1, L_00000225f738f710, C4<0>, C4<0>, C4<0>;
L_00000225f73abf80 .functor AND 1, L_00000225f73ad170, L_00000225f738e770, C4<1>, C4<1>;
L_00000225f73acfb0 .functor OR 1, L_00000225f73acf40, L_00000225f73abf80, C4<0>, C4<0>;
L_00000225f73abab0 .functor AND 1, L_00000225f738e6d0, L_00000225f738e770, C4<1>, C4<1>;
L_00000225f73ac760 .functor OR 1, L_00000225f73acfb0, L_00000225f73abab0, C4<0>, C4<0>;
L_00000225f73acae0 .functor XOR 1, L_00000225f738f710, L_00000225f738e6d0, C4<0>, C4<0>;
L_00000225f73ad020 .functor XOR 1, L_00000225f73acae0, L_00000225f738e770, C4<0>, C4<0>;
v00000225f7211d80_0 .net "Debe", 0 0, L_00000225f73ac760;  1 drivers
v00000225f7211f60_0 .net "Din", 0 0, L_00000225f738e770;  1 drivers
v00000225f7211e20_0 .net "Dout", 0 0, L_00000225f73ad020;  1 drivers
v00000225f72100c0_0 .net "Ri", 0 0, L_00000225f738e6d0;  1 drivers
v00000225f7210160_0 .net "Si", 0 0, L_00000225f738f710;  1 drivers
v00000225f7210f20_0 .net *"_ivl_0", 0 0, L_00000225f73acbc0;  1 drivers
v00000225f7210ca0_0 .net *"_ivl_10", 0 0, L_00000225f73abab0;  1 drivers
v00000225f7210980_0 .net *"_ivl_14", 0 0, L_00000225f73acae0;  1 drivers
v00000225f7210200_0 .net *"_ivl_2", 0 0, L_00000225f73acf40;  1 drivers
v00000225f7210d40_0 .net *"_ivl_4", 0 0, L_00000225f73ad170;  1 drivers
v00000225f7210340_0 .net *"_ivl_6", 0 0, L_00000225f73abf80;  1 drivers
v00000225f7211880_0 .net *"_ivl_8", 0 0, L_00000225f73acfb0;  1 drivers
S_00000225f7217d70 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d4d0 .param/l "i" 0 5 168, +C4<0110>;
S_00000225f72154d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7217d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73abb20 .functor NOT 1, L_00000225f738ec70, C4<0>, C4<0>, C4<0>;
L_00000225f73ac060 .functor AND 1, L_00000225f73abb20, L_00000225f738f8f0, C4<1>, C4<1>;
L_00000225f73ad1e0 .functor NOT 1, L_00000225f738ec70, C4<0>, C4<0>, C4<0>;
L_00000225f73abb90 .functor AND 1, L_00000225f73ad1e0, L_00000225f738ed10, C4<1>, C4<1>;
L_00000225f73ac920 .functor OR 1, L_00000225f73ac060, L_00000225f73abb90, C4<0>, C4<0>;
L_00000225f73ad090 .functor AND 1, L_00000225f738f8f0, L_00000225f738ed10, C4<1>, C4<1>;
L_00000225f73abc70 .functor OR 1, L_00000225f73ac920, L_00000225f73ad090, C4<0>, C4<0>;
L_00000225f73ad250 .functor XOR 1, L_00000225f738ec70, L_00000225f738f8f0, C4<0>, C4<0>;
L_00000225f73ac300 .functor XOR 1, L_00000225f73ad250, L_00000225f738ed10, C4<0>, C4<0>;
v00000225f72103e0_0 .net "Debe", 0 0, L_00000225f73abc70;  1 drivers
v00000225f7210700_0 .net "Din", 0 0, L_00000225f738ed10;  1 drivers
v00000225f7210520_0 .net "Dout", 0 0, L_00000225f73ac300;  1 drivers
v00000225f7211920_0 .net "Ri", 0 0, L_00000225f738f8f0;  1 drivers
v00000225f7210de0_0 .net "Si", 0 0, L_00000225f738ec70;  1 drivers
v00000225f7211420_0 .net *"_ivl_0", 0 0, L_00000225f73abb20;  1 drivers
v00000225f72107a0_0 .net *"_ivl_10", 0 0, L_00000225f73ad090;  1 drivers
v00000225f7210840_0 .net *"_ivl_14", 0 0, L_00000225f73ad250;  1 drivers
v00000225f7210e80_0 .net *"_ivl_2", 0 0, L_00000225f73ac060;  1 drivers
v00000225f7210fc0_0 .net *"_ivl_4", 0 0, L_00000225f73ad1e0;  1 drivers
v00000225f7211060_0 .net *"_ivl_6", 0 0, L_00000225f73abb90;  1 drivers
v00000225f7211100_0 .net *"_ivl_8", 0 0, L_00000225f73ac920;  1 drivers
S_00000225f72151b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7217d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73aca70 .functor NOT 1, L_00000225f738edb0, C4<0>, C4<0>, C4<0>;
L_00000225f73abe30 .functor AND 1, L_00000225f73aca70, L_00000225f7390110, C4<1>, C4<1>;
L_00000225f73acb50 .functor NOT 1, L_00000225f738edb0, C4<0>, C4<0>, C4<0>;
L_00000225f73ac3e0 .functor AND 1, L_00000225f73acb50, L_00000225f738f990, C4<1>, C4<1>;
L_00000225f73ac6f0 .functor OR 1, L_00000225f73abe30, L_00000225f73ac3e0, C4<0>, C4<0>;
L_00000225f73ac4c0 .functor AND 1, L_00000225f7390110, L_00000225f738f990, C4<1>, C4<1>;
L_00000225f73ac450 .functor OR 1, L_00000225f73ac6f0, L_00000225f73ac4c0, C4<0>, C4<0>;
L_00000225f73ad2c0 .functor XOR 1, L_00000225f738edb0, L_00000225f7390110, C4<0>, C4<0>;
L_00000225f73acc30 .functor XOR 1, L_00000225f73ad2c0, L_00000225f738f990, C4<0>, C4<0>;
v00000225f7211240_0 .net "Debe", 0 0, L_00000225f73ac450;  1 drivers
v00000225f71f3a60_0 .net "Din", 0 0, L_00000225f738f990;  1 drivers
v00000225f71f3240_0 .net "Dout", 0 0, L_00000225f73acc30;  1 drivers
v00000225f71f4280_0 .net "Ri", 0 0, L_00000225f7390110;  1 drivers
v00000225f71f4780_0 .net "Si", 0 0, L_00000225f738edb0;  1 drivers
v00000225f71f22a0_0 .net *"_ivl_0", 0 0, L_00000225f73aca70;  1 drivers
v00000225f71f2340_0 .net *"_ivl_10", 0 0, L_00000225f73ac4c0;  1 drivers
v00000225f71f27a0_0 .net *"_ivl_14", 0 0, L_00000225f73ad2c0;  1 drivers
v00000225f71f36a0_0 .net *"_ivl_2", 0 0, L_00000225f73abe30;  1 drivers
v00000225f71f3e20_0 .net *"_ivl_4", 0 0, L_00000225f73acb50;  1 drivers
v00000225f71f25c0_0 .net *"_ivl_6", 0 0, L_00000225f73ac3e0;  1 drivers
v00000225f71f3c40_0 .net *"_ivl_8", 0 0, L_00000225f73ac6f0;  1 drivers
S_00000225f72175a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708cfd0 .param/l "i" 0 5 168, +C4<0111>;
S_00000225f7214210 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f72175a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ac610 .functor NOT 1, L_00000225f738f2b0, C4<0>, C4<0>, C4<0>;
L_00000225f73ab810 .functor AND 1, L_00000225f73ac610, L_00000225f738ee50, C4<1>, C4<1>;
L_00000225f73abea0 .functor NOT 1, L_00000225f738f2b0, C4<0>, C4<0>, C4<0>;
L_00000225f73abf10 .functor AND 1, L_00000225f73abea0, L_00000225f738f350, C4<1>, C4<1>;
L_00000225f73acca0 .functor OR 1, L_00000225f73ab810, L_00000225f73abf10, C4<0>, C4<0>;
L_00000225f73ac140 .functor AND 1, L_00000225f738ee50, L_00000225f738f350, C4<1>, C4<1>;
L_00000225f73ac1b0 .functor OR 1, L_00000225f73acca0, L_00000225f73ac140, C4<0>, C4<0>;
L_00000225f73ac220 .functor XOR 1, L_00000225f738f2b0, L_00000225f738ee50, C4<0>, C4<0>;
L_00000225f73ac290 .functor XOR 1, L_00000225f73ac220, L_00000225f738f350, C4<0>, C4<0>;
v00000225f71f2520_0 .net "Debe", 0 0, L_00000225f73ac1b0;  1 drivers
v00000225f71f3b00_0 .net "Din", 0 0, L_00000225f738f350;  1 drivers
v00000225f71f2fc0_0 .net "Dout", 0 0, L_00000225f73ac290;  1 drivers
v00000225f71f34c0_0 .net "Ri", 0 0, L_00000225f738ee50;  1 drivers
v00000225f71f2ca0_0 .net "Si", 0 0, L_00000225f738f2b0;  1 drivers
v00000225f71f39c0_0 .net *"_ivl_0", 0 0, L_00000225f73ac610;  1 drivers
v00000225f71f45a0_0 .net *"_ivl_10", 0 0, L_00000225f73ac140;  1 drivers
v00000225f71f2f20_0 .net *"_ivl_14", 0 0, L_00000225f73ac220;  1 drivers
v00000225f71f3ba0_0 .net *"_ivl_2", 0 0, L_00000225f73ab810;  1 drivers
v00000225f71f3ec0_0 .net *"_ivl_4", 0 0, L_00000225f73abea0;  1 drivers
v00000225f71f4820_0 .net *"_ivl_6", 0 0, L_00000225f73abf10;  1 drivers
v00000225f71f4320_0 .net *"_ivl_8", 0 0, L_00000225f73acca0;  1 drivers
S_00000225f7215660 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f72175a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ac530 .functor NOT 1, L_00000225f738f3f0, C4<0>, C4<0>, C4<0>;
L_00000225f73ac680 .functor AND 1, L_00000225f73ac530, L_00000225f738f530, C4<1>, C4<1>;
L_00000225f73acd10 .functor NOT 1, L_00000225f738f3f0, C4<0>, C4<0>, C4<0>;
L_00000225f73acd80 .functor AND 1, L_00000225f73acd10, L_00000225f738fa30, C4<1>, C4<1>;
L_00000225f73ad800 .functor OR 1, L_00000225f73ac680, L_00000225f73acd80, C4<0>, C4<0>;
L_00000225f73ae980 .functor AND 1, L_00000225f738f530, L_00000225f738fa30, C4<1>, C4<1>;
L_00000225f73ae050 .functor OR 1, L_00000225f73ad800, L_00000225f73ae980, C4<0>, C4<0>;
L_00000225f73aee50 .functor XOR 1, L_00000225f738f3f0, L_00000225f738f530, C4<0>, C4<0>;
L_00000225f73aed70 .functor XOR 1, L_00000225f73aee50, L_00000225f738fa30, C4<0>, C4<0>;
v00000225f71f3880_0 .net "Debe", 0 0, L_00000225f73ae050;  1 drivers
v00000225f71f2660_0 .net "Din", 0 0, L_00000225f738fa30;  1 drivers
v00000225f71f2d40_0 .net "Dout", 0 0, L_00000225f73aed70;  1 drivers
v00000225f71f3060_0 .net "Ri", 0 0, L_00000225f738f530;  1 drivers
v00000225f71f2840_0 .net "Si", 0 0, L_00000225f738f3f0;  1 drivers
v00000225f71f23e0_0 .net *"_ivl_0", 0 0, L_00000225f73ac530;  1 drivers
v00000225f71f28e0_0 .net *"_ivl_10", 0 0, L_00000225f73ae980;  1 drivers
v00000225f71f2700_0 .net *"_ivl_14", 0 0, L_00000225f73aee50;  1 drivers
v00000225f71f32e0_0 .net *"_ivl_2", 0 0, L_00000225f73ac680;  1 drivers
v00000225f71f3f60_0 .net *"_ivl_4", 0 0, L_00000225f73acd10;  1 drivers
v00000225f71f2160_0 .net *"_ivl_6", 0 0, L_00000225f73acd80;  1 drivers
v00000225f71f3100_0 .net *"_ivl_8", 0 0, L_00000225f73ad800;  1 drivers
S_00000225f7215980 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708cb50 .param/l "i" 0 5 168, +C4<01000>;
S_00000225f7215ca0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7215980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ae1a0 .functor NOT 1, L_00000225f738fad0, C4<0>, C4<0>, C4<0>;
L_00000225f73ae210 .functor AND 1, L_00000225f73ae1a0, L_00000225f738f7b0, C4<1>, C4<1>;
L_00000225f73ad640 .functor NOT 1, L_00000225f738fad0, C4<0>, C4<0>, C4<0>;
L_00000225f73ae520 .functor AND 1, L_00000225f73ad640, L_00000225f738fb70, C4<1>, C4<1>;
L_00000225f73ae8a0 .functor OR 1, L_00000225f73ae210, L_00000225f73ae520, C4<0>, C4<0>;
L_00000225f73aead0 .functor AND 1, L_00000225f738f7b0, L_00000225f738fb70, C4<1>, C4<1>;
L_00000225f73adaa0 .functor OR 1, L_00000225f73ae8a0, L_00000225f73aead0, C4<0>, C4<0>;
L_00000225f73ae590 .functor XOR 1, L_00000225f738fad0, L_00000225f738f7b0, C4<0>, C4<0>;
L_00000225f73ae910 .functor XOR 1, L_00000225f73ae590, L_00000225f738fb70, C4<0>, C4<0>;
v00000225f71f2480_0 .net "Debe", 0 0, L_00000225f73adaa0;  1 drivers
v00000225f71f3ce0_0 .net "Din", 0 0, L_00000225f738fb70;  1 drivers
v00000225f71f31a0_0 .net "Dout", 0 0, L_00000225f73ae910;  1 drivers
v00000225f71f20c0_0 .net "Ri", 0 0, L_00000225f738f7b0;  1 drivers
v00000225f71f3d80_0 .net "Si", 0 0, L_00000225f738fad0;  1 drivers
v00000225f71f2980_0 .net *"_ivl_0", 0 0, L_00000225f73ae1a0;  1 drivers
v00000225f71f3560_0 .net *"_ivl_10", 0 0, L_00000225f73aead0;  1 drivers
v00000225f71f2a20_0 .net *"_ivl_14", 0 0, L_00000225f73ae590;  1 drivers
v00000225f71f2200_0 .net *"_ivl_2", 0 0, L_00000225f73ae210;  1 drivers
v00000225f71f43c0_0 .net *"_ivl_4", 0 0, L_00000225f73ad640;  1 drivers
v00000225f71f2ac0_0 .net *"_ivl_6", 0 0, L_00000225f73ae520;  1 drivers
v00000225f71f4140_0 .net *"_ivl_8", 0 0, L_00000225f73ae8a0;  1 drivers
S_00000225f7215b10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7215980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73add40 .functor NOT 1, L_00000225f738fc10, C4<0>, C4<0>, C4<0>;
L_00000225f73ae2f0 .functor AND 1, L_00000225f73add40, L_00000225f738fcb0, C4<1>, C4<1>;
L_00000225f73ad870 .functor NOT 1, L_00000225f738fc10, C4<0>, C4<0>, C4<0>;
L_00000225f73ad3a0 .functor AND 1, L_00000225f73ad870, L_00000225f738fd50, C4<1>, C4<1>;
L_00000225f73ae130 .functor OR 1, L_00000225f73ae2f0, L_00000225f73ad3a0, C4<0>, C4<0>;
L_00000225f73ae360 .functor AND 1, L_00000225f738fcb0, L_00000225f738fd50, C4<1>, C4<1>;
L_00000225f73ad720 .functor OR 1, L_00000225f73ae130, L_00000225f73ae360, C4<0>, C4<0>;
L_00000225f73ad4f0 .functor XOR 1, L_00000225f738fc10, L_00000225f738fcb0, C4<0>, C4<0>;
L_00000225f73aea60 .functor XOR 1, L_00000225f73ad4f0, L_00000225f738fd50, C4<0>, C4<0>;
v00000225f71f2b60_0 .net "Debe", 0 0, L_00000225f73ad720;  1 drivers
v00000225f71f41e0_0 .net "Din", 0 0, L_00000225f738fd50;  1 drivers
v00000225f71f4460_0 .net "Dout", 0 0, L_00000225f73aea60;  1 drivers
v00000225f71f2c00_0 .net "Ri", 0 0, L_00000225f738fcb0;  1 drivers
v00000225f71f4500_0 .net "Si", 0 0, L_00000225f738fc10;  1 drivers
v00000225f71f3920_0 .net *"_ivl_0", 0 0, L_00000225f73add40;  1 drivers
v00000225f71f37e0_0 .net *"_ivl_10", 0 0, L_00000225f73ae360;  1 drivers
v00000225f71f40a0_0 .net *"_ivl_14", 0 0, L_00000225f73ad4f0;  1 drivers
v00000225f71f2de0_0 .net *"_ivl_2", 0 0, L_00000225f73ae2f0;  1 drivers
v00000225f71f2e80_0 .net *"_ivl_4", 0 0, L_00000225f73ad870;  1 drivers
v00000225f71f4640_0 .net *"_ivl_6", 0 0, L_00000225f73ad3a0;  1 drivers
v00000225f71f46e0_0 .net *"_ivl_8", 0 0, L_00000225f73ae130;  1 drivers
S_00000225f7215e30 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708cbd0 .param/l "i" 0 5 168, +C4<01001>;
S_00000225f7224da0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7215e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ad560 .functor NOT 1, L_00000225f738fdf0, C4<0>, C4<0>, C4<0>;
L_00000225f73ad8e0 .functor AND 1, L_00000225f73ad560, L_00000225f7392730, C4<1>, C4<1>;
L_00000225f73ae670 .functor NOT 1, L_00000225f738fdf0, C4<0>, C4<0>, C4<0>;
L_00000225f73ae280 .functor AND 1, L_00000225f73ae670, L_00000225f7391f10, C4<1>, C4<1>;
L_00000225f73ad950 .functor OR 1, L_00000225f73ad8e0, L_00000225f73ae280, C4<0>, C4<0>;
L_00000225f73ad5d0 .functor AND 1, L_00000225f7392730, L_00000225f7391f10, C4<1>, C4<1>;
L_00000225f73aeb40 .functor OR 1, L_00000225f73ad950, L_00000225f73ad5d0, C4<0>, C4<0>;
L_00000225f73adb10 .functor XOR 1, L_00000225f738fdf0, L_00000225f7392730, C4<0>, C4<0>;
L_00000225f73aef30 .functor XOR 1, L_00000225f73adb10, L_00000225f7391f10, C4<0>, C4<0>;
v00000225f71f3380_0 .net "Debe", 0 0, L_00000225f73aeb40;  1 drivers
v00000225f71f3420_0 .net "Din", 0 0, L_00000225f7391f10;  1 drivers
v00000225f71f3600_0 .net "Dout", 0 0, L_00000225f73aef30;  1 drivers
v00000225f71f3740_0 .net "Ri", 0 0, L_00000225f7392730;  1 drivers
v00000225f71f4000_0 .net "Si", 0 0, L_00000225f738fdf0;  1 drivers
v00000225f7244870_0 .net *"_ivl_0", 0 0, L_00000225f73ad560;  1 drivers
v00000225f7242d90_0 .net *"_ivl_10", 0 0, L_00000225f73ad5d0;  1 drivers
v00000225f7243b50_0 .net *"_ivl_14", 0 0, L_00000225f73adb10;  1 drivers
v00000225f72447d0_0 .net *"_ivl_2", 0 0, L_00000225f73ad8e0;  1 drivers
v00000225f72442d0_0 .net *"_ivl_4", 0 0, L_00000225f73ae670;  1 drivers
v00000225f7243ab0_0 .net *"_ivl_6", 0 0, L_00000225f73ae280;  1 drivers
v00000225f7244af0_0 .net *"_ivl_8", 0 0, L_00000225f73ad950;  1 drivers
S_00000225f7221560 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7215e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ad6b0 .functor NOT 1, L_00000225f7391e70, C4<0>, C4<0>, C4<0>;
L_00000225f73aede0 .functor AND 1, L_00000225f73ad6b0, L_00000225f73915b0, C4<1>, C4<1>;
L_00000225f73adcd0 .functor NOT 1, L_00000225f7391e70, C4<0>, C4<0>, C4<0>;
L_00000225f73ae7c0 .functor AND 1, L_00000225f73adcd0, L_00000225f7390a70, C4<1>, C4<1>;
L_00000225f73ad9c0 .functor OR 1, L_00000225f73aede0, L_00000225f73ae7c0, C4<0>, C4<0>;
L_00000225f73aeec0 .functor AND 1, L_00000225f73915b0, L_00000225f7390a70, C4<1>, C4<1>;
L_00000225f73ad790 .functor OR 1, L_00000225f73ad9c0, L_00000225f73aeec0, C4<0>, C4<0>;
L_00000225f73adb80 .functor XOR 1, L_00000225f7391e70, L_00000225f73915b0, C4<0>, C4<0>;
L_00000225f73ad410 .functor XOR 1, L_00000225f73adb80, L_00000225f7390a70, C4<0>, C4<0>;
v00000225f7243f10_0 .net "Debe", 0 0, L_00000225f73ad790;  1 drivers
v00000225f7242f70_0 .net "Din", 0 0, L_00000225f7390a70;  1 drivers
v00000225f7243010_0 .net "Dout", 0 0, L_00000225f73ad410;  1 drivers
v00000225f7244910_0 .net "Ri", 0 0, L_00000225f73915b0;  1 drivers
v00000225f72436f0_0 .net "Si", 0 0, L_00000225f7391e70;  1 drivers
v00000225f72449b0_0 .net *"_ivl_0", 0 0, L_00000225f73ad6b0;  1 drivers
v00000225f7243790_0 .net *"_ivl_10", 0 0, L_00000225f73aeec0;  1 drivers
v00000225f72435b0_0 .net *"_ivl_14", 0 0, L_00000225f73adb80;  1 drivers
v00000225f7244230_0 .net *"_ivl_2", 0 0, L_00000225f73aede0;  1 drivers
v00000225f7244c30_0 .net *"_ivl_4", 0 0, L_00000225f73adcd0;  1 drivers
v00000225f7244370_0 .net *"_ivl_6", 0 0, L_00000225f73ae7c0;  1 drivers
v00000225f7243830_0 .net *"_ivl_8", 0 0, L_00000225f73ad9c0;  1 drivers
S_00000225f7223180 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708ce50 .param/l "i" 0 5 168, +C4<01010>;
S_00000225f7224a80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7223180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ad480 .functor NOT 1, L_00000225f7391830, C4<0>, C4<0>, C4<0>;
L_00000225f73ade90 .functor AND 1, L_00000225f73ad480, L_00000225f7390750, C4<1>, C4<1>;
L_00000225f73aebb0 .functor NOT 1, L_00000225f7391830, C4<0>, C4<0>, C4<0>;
L_00000225f73ada30 .functor AND 1, L_00000225f73aebb0, L_00000225f7391bf0, C4<1>, C4<1>;
L_00000225f73ae6e0 .functor OR 1, L_00000225f73ade90, L_00000225f73ada30, C4<0>, C4<0>;
L_00000225f73adbf0 .functor AND 1, L_00000225f7390750, L_00000225f7391bf0, C4<1>, C4<1>;
L_00000225f73adc60 .functor OR 1, L_00000225f73ae6e0, L_00000225f73adbf0, C4<0>, C4<0>;
L_00000225f73addb0 .functor XOR 1, L_00000225f7391830, L_00000225f7390750, C4<0>, C4<0>;
L_00000225f73ae600 .functor XOR 1, L_00000225f73addb0, L_00000225f7391bf0, C4<0>, C4<0>;
v00000225f72429d0_0 .net "Debe", 0 0, L_00000225f73adc60;  1 drivers
v00000225f7244d70_0 .net "Din", 0 0, L_00000225f7391bf0;  1 drivers
v00000225f7243510_0 .net "Dout", 0 0, L_00000225f73ae600;  1 drivers
v00000225f7243650_0 .net "Ri", 0 0, L_00000225f7390750;  1 drivers
v00000225f7244b90_0 .net "Si", 0 0, L_00000225f7391830;  1 drivers
v00000225f7244cd0_0 .net *"_ivl_0", 0 0, L_00000225f73ad480;  1 drivers
v00000225f7244f50_0 .net *"_ivl_10", 0 0, L_00000225f73adbf0;  1 drivers
v00000225f7243c90_0 .net *"_ivl_14", 0 0, L_00000225f73addb0;  1 drivers
v00000225f7244a50_0 .net *"_ivl_2", 0 0, L_00000225f73ade90;  1 drivers
v00000225f7244e10_0 .net *"_ivl_4", 0 0, L_00000225f73aebb0;  1 drivers
v00000225f7243470_0 .net *"_ivl_6", 0 0, L_00000225f73ada30;  1 drivers
v00000225f7242ed0_0 .net *"_ivl_8", 0 0, L_00000225f73ae6e0;  1 drivers
S_00000225f7221ba0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7223180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ae750 .functor NOT 1, L_00000225f7391fb0, C4<0>, C4<0>, C4<0>;
L_00000225f73ade20 .functor AND 1, L_00000225f73ae750, L_00000225f7392af0, C4<1>, C4<1>;
L_00000225f73adf00 .functor NOT 1, L_00000225f7391fb0, C4<0>, C4<0>, C4<0>;
L_00000225f73aec20 .functor AND 1, L_00000225f73adf00, L_00000225f7392910, C4<1>, C4<1>;
L_00000225f73ae830 .functor OR 1, L_00000225f73ade20, L_00000225f73aec20, C4<0>, C4<0>;
L_00000225f73aec90 .functor AND 1, L_00000225f7392af0, L_00000225f7392910, C4<1>, C4<1>;
L_00000225f73aed00 .functor OR 1, L_00000225f73ae830, L_00000225f73aec90, C4<0>, C4<0>;
L_00000225f73adf70 .functor XOR 1, L_00000225f7391fb0, L_00000225f7392af0, C4<0>, C4<0>;
L_00000225f73adfe0 .functor XOR 1, L_00000225f73adf70, L_00000225f7392910, C4<0>, C4<0>;
v00000225f7244eb0_0 .net "Debe", 0 0, L_00000225f73aed00;  1 drivers
v00000225f7244690_0 .net "Din", 0 0, L_00000225f7392910;  1 drivers
v00000225f7244410_0 .net "Dout", 0 0, L_00000225f73adfe0;  1 drivers
v00000225f7242b10_0 .net "Ri", 0 0, L_00000225f7392af0;  1 drivers
v00000225f7243970_0 .net "Si", 0 0, L_00000225f7391fb0;  1 drivers
v00000225f72438d0_0 .net *"_ivl_0", 0 0, L_00000225f73ae750;  1 drivers
v00000225f72440f0_0 .net *"_ivl_10", 0 0, L_00000225f73aec90;  1 drivers
v00000225f7244ff0_0 .net *"_ivl_14", 0 0, L_00000225f73adf70;  1 drivers
v00000225f72433d0_0 .net *"_ivl_2", 0 0, L_00000225f73ade20;  1 drivers
v00000225f7242a70_0 .net *"_ivl_4", 0 0, L_00000225f73adf00;  1 drivers
v00000225f7243290_0 .net *"_ivl_6", 0 0, L_00000225f73aec20;  1 drivers
v00000225f72444b0_0 .net *"_ivl_8", 0 0, L_00000225f73ae830;  1 drivers
S_00000225f7223e00 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d0d0 .param/l "i" 0 5 168, +C4<01011>;
S_00000225f7222ff0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7223e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73ae9f0 .functor NOT 1, L_00000225f7390d90, C4<0>, C4<0>, C4<0>;
L_00000225f73ae0c0 .functor AND 1, L_00000225f73ae9f0, L_00000225f7391650, C4<1>, C4<1>;
L_00000225f73ae440 .functor NOT 1, L_00000225f7390d90, C4<0>, C4<0>, C4<0>;
L_00000225f73ae3d0 .functor AND 1, L_00000225f73ae440, L_00000225f7390e30, C4<1>, C4<1>;
L_00000225f73ae4b0 .functor OR 1, L_00000225f73ae0c0, L_00000225f73ae3d0, C4<0>, C4<0>;
L_00000225f73b0900 .functor AND 1, L_00000225f7391650, L_00000225f7390e30, C4<1>, C4<1>;
L_00000225f73af860 .functor OR 1, L_00000225f73ae4b0, L_00000225f73b0900, C4<0>, C4<0>;
L_00000225f73b0200 .functor XOR 1, L_00000225f7390d90, L_00000225f7391650, C4<0>, C4<0>;
L_00000225f73af7f0 .functor XOR 1, L_00000225f73b0200, L_00000225f7390e30, C4<0>, C4<0>;
v00000225f7245090_0 .net "Debe", 0 0, L_00000225f73af860;  1 drivers
v00000225f7242930_0 .net "Din", 0 0, L_00000225f7390e30;  1 drivers
v00000225f7242bb0_0 .net "Dout", 0 0, L_00000225f73af7f0;  1 drivers
v00000225f7242c50_0 .net "Ri", 0 0, L_00000225f7391650;  1 drivers
v00000225f7243a10_0 .net "Si", 0 0, L_00000225f7390d90;  1 drivers
v00000225f7242cf0_0 .net *"_ivl_0", 0 0, L_00000225f73ae9f0;  1 drivers
v00000225f7242e30_0 .net *"_ivl_10", 0 0, L_00000225f73b0900;  1 drivers
v00000225f7243d30_0 .net *"_ivl_14", 0 0, L_00000225f73b0200;  1 drivers
v00000225f72430b0_0 .net *"_ivl_2", 0 0, L_00000225f73ae0c0;  1 drivers
v00000225f72445f0_0 .net *"_ivl_4", 0 0, L_00000225f73ae440;  1 drivers
v00000225f7243150_0 .net *"_ivl_6", 0 0, L_00000225f73ae3d0;  1 drivers
v00000225f72431f0_0 .net *"_ivl_8", 0 0, L_00000225f73ae4b0;  1 drivers
S_00000225f72245d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7223e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73af390 .functor NOT 1, L_00000225f7390890, C4<0>, C4<0>, C4<0>;
L_00000225f73af470 .functor AND 1, L_00000225f73af390, L_00000225f73907f0, C4<1>, C4<1>;
L_00000225f73af080 .functor NOT 1, L_00000225f7390890, C4<0>, C4<0>, C4<0>;
L_00000225f73b0040 .functor AND 1, L_00000225f73af080, L_00000225f7391290, C4<1>, C4<1>;
L_00000225f73af0f0 .functor OR 1, L_00000225f73af470, L_00000225f73b0040, C4<0>, C4<0>;
L_00000225f73afb00 .functor AND 1, L_00000225f73907f0, L_00000225f7391290, C4<1>, C4<1>;
L_00000225f73b00b0 .functor OR 1, L_00000225f73af0f0, L_00000225f73afb00, C4<0>, C4<0>;
L_00000225f73af710 .functor XOR 1, L_00000225f7390890, L_00000225f73907f0, C4<0>, C4<0>;
L_00000225f73af160 .functor XOR 1, L_00000225f73af710, L_00000225f7391290, C4<0>, C4<0>;
v00000225f7243bf0_0 .net "Debe", 0 0, L_00000225f73b00b0;  1 drivers
v00000225f7243dd0_0 .net "Din", 0 0, L_00000225f7391290;  1 drivers
v00000225f7243330_0 .net "Dout", 0 0, L_00000225f73af160;  1 drivers
v00000225f7244550_0 .net "Ri", 0 0, L_00000225f73907f0;  1 drivers
v00000225f7243e70_0 .net "Si", 0 0, L_00000225f7390890;  1 drivers
v00000225f7243fb0_0 .net *"_ivl_0", 0 0, L_00000225f73af390;  1 drivers
v00000225f7244050_0 .net *"_ivl_10", 0 0, L_00000225f73afb00;  1 drivers
v00000225f7244190_0 .net *"_ivl_14", 0 0, L_00000225f73af710;  1 drivers
v00000225f7244730_0 .net *"_ivl_2", 0 0, L_00000225f73af470;  1 drivers
v00000225f7247890_0 .net *"_ivl_4", 0 0, L_00000225f73af080;  1 drivers
v00000225f7246c10_0 .net *"_ivl_6", 0 0, L_00000225f73b0040;  1 drivers
v00000225f7246e90_0 .net *"_ivl_8", 0 0, L_00000225f73af0f0;  1 drivers
S_00000225f7224760 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708c710 .param/l "i" 0 5 168, +C4<01100>;
S_00000225f7222370 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7224760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73afb70 .functor NOT 1, L_00000225f7391a10, C4<0>, C4<0>, C4<0>;
L_00000225f73b0120 .functor AND 1, L_00000225f73afb70, L_00000225f7392a50, C4<1>, C4<1>;
L_00000225f73afda0 .functor NOT 1, L_00000225f7391a10, C4<0>, C4<0>, C4<0>;
L_00000225f73b0890 .functor AND 1, L_00000225f73afda0, L_00000225f7392b90, C4<1>, C4<1>;
L_00000225f73b03c0 .functor OR 1, L_00000225f73b0120, L_00000225f73b0890, C4<0>, C4<0>;
L_00000225f73b0190 .functor AND 1, L_00000225f7392a50, L_00000225f7392b90, C4<1>, C4<1>;
L_00000225f73b0660 .functor OR 1, L_00000225f73b03c0, L_00000225f73b0190, C4<0>, C4<0>;
L_00000225f73b0270 .functor XOR 1, L_00000225f7391a10, L_00000225f7392a50, C4<0>, C4<0>;
L_00000225f73b06d0 .functor XOR 1, L_00000225f73b0270, L_00000225f7392b90, C4<0>, C4<0>;
v00000225f7247610_0 .net "Debe", 0 0, L_00000225f73b0660;  1 drivers
v00000225f7246350_0 .net "Din", 0 0, L_00000225f7392b90;  1 drivers
v00000225f7246990_0 .net "Dout", 0 0, L_00000225f73b06d0;  1 drivers
v00000225f72458b0_0 .net "Ri", 0 0, L_00000225f7392a50;  1 drivers
v00000225f7246cb0_0 .net "Si", 0 0, L_00000225f7391a10;  1 drivers
v00000225f7246030_0 .net *"_ivl_0", 0 0, L_00000225f73afb70;  1 drivers
v00000225f72465d0_0 .net *"_ivl_10", 0 0, L_00000225f73b0190;  1 drivers
v00000225f7246710_0 .net *"_ivl_14", 0 0, L_00000225f73b0270;  1 drivers
v00000225f7245630_0 .net *"_ivl_2", 0 0, L_00000225f73b0120;  1 drivers
v00000225f7245f90_0 .net *"_ivl_4", 0 0, L_00000225f73afda0;  1 drivers
v00000225f7246ad0_0 .net *"_ivl_6", 0 0, L_00000225f73b0890;  1 drivers
v00000225f7245950_0 .net *"_ivl_8", 0 0, L_00000225f73b03c0;  1 drivers
S_00000225f7223c70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7224760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73b0510 .functor NOT 1, L_00000225f7392c30, C4<0>, C4<0>, C4<0>;
L_00000225f73af400 .functor AND 1, L_00000225f73b0510, L_00000225f7391c90, C4<1>, C4<1>;
L_00000225f73b07b0 .functor NOT 1, L_00000225f7392c30, C4<0>, C4<0>, C4<0>;
L_00000225f73b02e0 .functor AND 1, L_00000225f73b07b0, L_00000225f7390930, C4<1>, C4<1>;
L_00000225f73b0430 .functor OR 1, L_00000225f73af400, L_00000225f73b02e0, C4<0>, C4<0>;
L_00000225f73b0350 .functor AND 1, L_00000225f7391c90, L_00000225f7390930, C4<1>, C4<1>;
L_00000225f73af6a0 .functor OR 1, L_00000225f73b0430, L_00000225f73b0350, C4<0>, C4<0>;
L_00000225f73b0740 .functor XOR 1, L_00000225f7392c30, L_00000225f7391c90, C4<0>, C4<0>;
L_00000225f73af8d0 .functor XOR 1, L_00000225f73b0740, L_00000225f7390930, C4<0>, C4<0>;
v00000225f72474d0_0 .net "Debe", 0 0, L_00000225f73af6a0;  1 drivers
v00000225f72467b0_0 .net "Din", 0 0, L_00000225f7390930;  1 drivers
v00000225f7246210_0 .net "Dout", 0 0, L_00000225f73af8d0;  1 drivers
v00000225f7247110_0 .net "Ri", 0 0, L_00000225f7391c90;  1 drivers
v00000225f7246a30_0 .net "Si", 0 0, L_00000225f7392c30;  1 drivers
v00000225f7245e50_0 .net *"_ivl_0", 0 0, L_00000225f73b0510;  1 drivers
v00000225f7247570_0 .net *"_ivl_10", 0 0, L_00000225f73b0350;  1 drivers
v00000225f7246b70_0 .net *"_ivl_14", 0 0, L_00000225f73b0740;  1 drivers
v00000225f7246d50_0 .net *"_ivl_2", 0 0, L_00000225f73af400;  1 drivers
v00000225f72456d0_0 .net *"_ivl_4", 0 0, L_00000225f73b07b0;  1 drivers
v00000225f72462b0_0 .net *"_ivl_6", 0 0, L_00000225f73b02e0;  1 drivers
v00000225f72476b0_0 .net *"_ivl_8", 0 0, L_00000225f73b0430;  1 drivers
S_00000225f72242b0 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708c790 .param/l "i" 0 5 168, +C4<01101>;
S_00000225f72210b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f72242b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73af1d0 .functor NOT 1, L_00000225f7391dd0, C4<0>, C4<0>, C4<0>;
L_00000225f73b04a0 .functor AND 1, L_00000225f73af1d0, L_00000225f7391ab0, C4<1>, C4<1>;
L_00000225f73b0820 .functor NOT 1, L_00000225f7391dd0, C4<0>, C4<0>, C4<0>;
L_00000225f73af320 .functor AND 1, L_00000225f73b0820, L_00000225f7390cf0, C4<1>, C4<1>;
L_00000225f73b0970 .functor OR 1, L_00000225f73b04a0, L_00000225f73af320, C4<0>, C4<0>;
L_00000225f73af9b0 .functor AND 1, L_00000225f7391ab0, L_00000225f7390cf0, C4<1>, C4<1>;
L_00000225f73b09e0 .functor OR 1, L_00000225f73b0970, L_00000225f73af9b0, C4<0>, C4<0>;
L_00000225f73af240 .functor XOR 1, L_00000225f7391dd0, L_00000225f7391ab0, C4<0>, C4<0>;
L_00000225f73af2b0 .functor XOR 1, L_00000225f73af240, L_00000225f7390cf0, C4<0>, C4<0>;
v00000225f72460d0_0 .net "Debe", 0 0, L_00000225f73b09e0;  1 drivers
v00000225f7245c70_0 .net "Din", 0 0, L_00000225f7390cf0;  1 drivers
v00000225f72459f0_0 .net "Dout", 0 0, L_00000225f73af2b0;  1 drivers
v00000225f7245310_0 .net "Ri", 0 0, L_00000225f7391ab0;  1 drivers
v00000225f7245db0_0 .net "Si", 0 0, L_00000225f7391dd0;  1 drivers
v00000225f7245a90_0 .net *"_ivl_0", 0 0, L_00000225f73af1d0;  1 drivers
v00000225f7246df0_0 .net *"_ivl_10", 0 0, L_00000225f73af9b0;  1 drivers
v00000225f72468f0_0 .net *"_ivl_14", 0 0, L_00000225f73af240;  1 drivers
v00000225f7245ef0_0 .net *"_ivl_2", 0 0, L_00000225f73b04a0;  1 drivers
v00000225f72453b0_0 .net *"_ivl_4", 0 0, L_00000225f73b0820;  1 drivers
v00000225f72477f0_0 .net *"_ivl_6", 0 0, L_00000225f73af320;  1 drivers
v00000225f72471b0_0 .net *"_ivl_8", 0 0, L_00000225f73b0970;  1 drivers
S_00000225f7224440 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f72242b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73b0a50 .functor NOT 1, L_00000225f73909d0, C4<0>, C4<0>, C4<0>;
L_00000225f73b0b30 .functor AND 1, L_00000225f73b0a50, L_00000225f73916f0, C4<1>, C4<1>;
L_00000225f73b0ac0 .functor NOT 1, L_00000225f73909d0, C4<0>, C4<0>, C4<0>;
L_00000225f73aefa0 .functor AND 1, L_00000225f73b0ac0, L_00000225f7392690, C4<1>, C4<1>;
L_00000225f73af4e0 .functor OR 1, L_00000225f73b0b30, L_00000225f73aefa0, C4<0>, C4<0>;
L_00000225f73afd30 .functor AND 1, L_00000225f73916f0, L_00000225f7392690, C4<1>, C4<1>;
L_00000225f73afa90 .functor OR 1, L_00000225f73af4e0, L_00000225f73afd30, C4<0>, C4<0>;
L_00000225f73af010 .functor XOR 1, L_00000225f73909d0, L_00000225f73916f0, C4<0>, C4<0>;
L_00000225f73b0580 .functor XOR 1, L_00000225f73af010, L_00000225f7392690, C4<0>, C4<0>;
v00000225f7247250_0 .net "Debe", 0 0, L_00000225f73afa90;  1 drivers
v00000225f7245450_0 .net "Din", 0 0, L_00000225f7392690;  1 drivers
v00000225f7246f30_0 .net "Dout", 0 0, L_00000225f73b0580;  1 drivers
v00000225f7246850_0 .net "Ri", 0 0, L_00000225f73916f0;  1 drivers
v00000225f72463f0_0 .net "Si", 0 0, L_00000225f73909d0;  1 drivers
v00000225f7247430_0 .net *"_ivl_0", 0 0, L_00000225f73b0a50;  1 drivers
v00000225f7245130_0 .net *"_ivl_10", 0 0, L_00000225f73afd30;  1 drivers
v00000225f72472f0_0 .net *"_ivl_14", 0 0, L_00000225f73af010;  1 drivers
v00000225f72451d0_0 .net *"_ivl_2", 0 0, L_00000225f73b0b30;  1 drivers
v00000225f7247390_0 .net *"_ivl_4", 0 0, L_00000225f73b0ac0;  1 drivers
v00000225f72454f0_0 .net *"_ivl_6", 0 0, L_00000225f73aefa0;  1 drivers
v00000225f7246fd0_0 .net *"_ivl_8", 0 0, L_00000225f73af4e0;  1 drivers
S_00000225f7223310 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708db50 .param/l "i" 0 5 168, +C4<01110>;
S_00000225f72234a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7223310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73b05f0 .functor NOT 1, L_00000225f7391b50, C4<0>, C4<0>, C4<0>;
L_00000225f73af550 .functor AND 1, L_00000225f73b05f0, L_00000225f7392050, C4<1>, C4<1>;
L_00000225f73afbe0 .functor NOT 1, L_00000225f7391b50, C4<0>, C4<0>, C4<0>;
L_00000225f73af5c0 .functor AND 1, L_00000225f73afbe0, L_00000225f7390ed0, C4<1>, C4<1>;
L_00000225f73af630 .functor OR 1, L_00000225f73af550, L_00000225f73af5c0, C4<0>, C4<0>;
L_00000225f73af780 .functor AND 1, L_00000225f7392050, L_00000225f7390ed0, C4<1>, C4<1>;
L_00000225f73af940 .functor OR 1, L_00000225f73af630, L_00000225f73af780, C4<0>, C4<0>;
L_00000225f73afe10 .functor XOR 1, L_00000225f7391b50, L_00000225f7392050, C4<0>, C4<0>;
L_00000225f73afef0 .functor XOR 1, L_00000225f73afe10, L_00000225f7390ed0, C4<0>, C4<0>;
v00000225f7246530_0 .net "Debe", 0 0, L_00000225f73af940;  1 drivers
v00000225f7245270_0 .net "Din", 0 0, L_00000225f7390ed0;  1 drivers
v00000225f7246670_0 .net "Dout", 0 0, L_00000225f73afef0;  1 drivers
v00000225f7246170_0 .net "Ri", 0 0, L_00000225f7392050;  1 drivers
v00000225f7247750_0 .net "Si", 0 0, L_00000225f7391b50;  1 drivers
v00000225f7245590_0 .net *"_ivl_0", 0 0, L_00000225f73b05f0;  1 drivers
v00000225f7245b30_0 .net *"_ivl_10", 0 0, L_00000225f73af780;  1 drivers
v00000225f7245770_0 .net *"_ivl_14", 0 0, L_00000225f73afe10;  1 drivers
v00000225f7247070_0 .net *"_ivl_2", 0 0, L_00000225f73af550;  1 drivers
v00000225f7246490_0 .net *"_ivl_4", 0 0, L_00000225f73afbe0;  1 drivers
v00000225f7245d10_0 .net *"_ivl_6", 0 0, L_00000225f73af5c0;  1 drivers
v00000225f7245810_0 .net *"_ivl_8", 0 0, L_00000225f73af630;  1 drivers
S_00000225f72248f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7223310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73afa20 .functor NOT 1, L_00000225f7392870, C4<0>, C4<0>, C4<0>;
L_00000225f73afc50 .functor AND 1, L_00000225f73afa20, L_00000225f7390f70, C4<1>, C4<1>;
L_00000225f73afcc0 .functor NOT 1, L_00000225f7392870, C4<0>, C4<0>, C4<0>;
L_00000225f73afe80 .functor AND 1, L_00000225f73afcc0, L_00000225f7392d70, C4<1>, C4<1>;
L_00000225f73aff60 .functor OR 1, L_00000225f73afc50, L_00000225f73afe80, C4<0>, C4<0>;
L_00000225f73affd0 .functor AND 1, L_00000225f7390f70, L_00000225f7392d70, C4<1>, C4<1>;
L_00000225f73b0e40 .functor OR 1, L_00000225f73aff60, L_00000225f73affd0, C4<0>, C4<0>;
L_00000225f73b0dd0 .functor XOR 1, L_00000225f7392870, L_00000225f7390f70, C4<0>, C4<0>;
L_00000225f73b0ba0 .functor XOR 1, L_00000225f73b0dd0, L_00000225f7392d70, C4<0>, C4<0>;
v00000225f7245bd0_0 .net "Debe", 0 0, L_00000225f73b0e40;  1 drivers
v00000225f7247b10_0 .net "Din", 0 0, L_00000225f7392d70;  1 drivers
v00000225f7248010_0 .net "Dout", 0 0, L_00000225f73b0ba0;  1 drivers
v00000225f7248f10_0 .net "Ri", 0 0, L_00000225f7390f70;  1 drivers
v00000225f7249c30_0 .net "Si", 0 0, L_00000225f7392870;  1 drivers
v00000225f7249a50_0 .net *"_ivl_0", 0 0, L_00000225f73afa20;  1 drivers
v00000225f7249cd0_0 .net *"_ivl_10", 0 0, L_00000225f73affd0;  1 drivers
v00000225f72486f0_0 .net *"_ivl_14", 0 0, L_00000225f73b0dd0;  1 drivers
v00000225f72497d0_0 .net *"_ivl_2", 0 0, L_00000225f73afc50;  1 drivers
v00000225f7248790_0 .net *"_ivl_4", 0 0, L_00000225f73afcc0;  1 drivers
v00000225f7249f50_0 .net *"_ivl_6", 0 0, L_00000225f73afe80;  1 drivers
v00000225f7249050_0 .net *"_ivl_8", 0 0, L_00000225f73aff60;  1 drivers
S_00000225f7222820 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708dd90 .param/l "i" 0 5 168, +C4<01111>;
S_00000225f7223630 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7222820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73b0cf0 .functor NOT 1, L_00000225f7392190, C4<0>, C4<0>, C4<0>;
L_00000225f73b0c10 .functor AND 1, L_00000225f73b0cf0, L_00000225f7391790, C4<1>, C4<1>;
L_00000225f73b0c80 .functor NOT 1, L_00000225f7392190, C4<0>, C4<0>, C4<0>;
L_00000225f73b0d60 .functor AND 1, L_00000225f73b0c80, L_00000225f7391510, C4<1>, C4<1>;
L_00000225f73a12b0 .functor OR 1, L_00000225f73b0c10, L_00000225f73b0d60, C4<0>, C4<0>;
L_00000225f73a2970 .functor AND 1, L_00000225f7391790, L_00000225f7391510, C4<1>, C4<1>;
L_00000225f73a19b0 .functor OR 1, L_00000225f73a12b0, L_00000225f73a2970, C4<0>, C4<0>;
L_00000225f73a29e0 .functor XOR 1, L_00000225f7392190, L_00000225f7391790, C4<0>, C4<0>;
L_00000225f73a2350 .functor XOR 1, L_00000225f73a29e0, L_00000225f7391510, C4<0>, C4<0>;
v00000225f7249230_0 .net "Debe", 0 0, L_00000225f73a19b0;  1 drivers
v00000225f7249e10_0 .net "Din", 0 0, L_00000225f7391510;  1 drivers
v00000225f7248830_0 .net "Dout", 0 0, L_00000225f73a2350;  1 drivers
v00000225f72492d0_0 .net "Ri", 0 0, L_00000225f7391790;  1 drivers
v00000225f7249d70_0 .net "Si", 0 0, L_00000225f7392190;  1 drivers
v00000225f7248510_0 .net *"_ivl_0", 0 0, L_00000225f73b0cf0;  1 drivers
v00000225f72485b0_0 .net *"_ivl_10", 0 0, L_00000225f73a2970;  1 drivers
v00000225f72490f0_0 .net *"_ivl_14", 0 0, L_00000225f73a29e0;  1 drivers
v00000225f7249370_0 .net *"_ivl_2", 0 0, L_00000225f73b0c10;  1 drivers
v00000225f7248650_0 .net *"_ivl_4", 0 0, L_00000225f73b0c80;  1 drivers
v00000225f72488d0_0 .net *"_ivl_6", 0 0, L_00000225f73b0d60;  1 drivers
v00000225f7249190_0 .net *"_ivl_8", 0 0, L_00000225f73a12b0;  1 drivers
S_00000225f72229b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7222820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a1da0 .functor NOT 1, L_00000225f73920f0, C4<0>, C4<0>, C4<0>;
L_00000225f73a2a50 .functor AND 1, L_00000225f73a1da0, L_00000225f7391970, C4<1>, C4<1>;
L_00000225f73a2890 .functor NOT 1, L_00000225f73920f0, C4<0>, C4<0>, C4<0>;
L_00000225f73a2900 .functor AND 1, L_00000225f73a2890, L_00000225f73927d0, C4<1>, C4<1>;
L_00000225f73a1860 .functor OR 1, L_00000225f73a2a50, L_00000225f73a2900, C4<0>, C4<0>;
L_00000225f73a2200 .functor AND 1, L_00000225f7391970, L_00000225f73927d0, C4<1>, C4<1>;
L_00000225f73a1ef0 .functor OR 1, L_00000225f73a1860, L_00000225f73a2200, C4<0>, C4<0>;
L_00000225f73a1400 .functor XOR 1, L_00000225f73920f0, L_00000225f7391970, C4<0>, C4<0>;
L_00000225f73a1160 .functor XOR 1, L_00000225f73a1400, L_00000225f73927d0, C4<0>, C4<0>;
v00000225f7247bb0_0 .net "Debe", 0 0, L_00000225f73a1ef0;  1 drivers
v00000225f72480b0_0 .net "Din", 0 0, L_00000225f73927d0;  1 drivers
v00000225f7247e30_0 .net "Dout", 0 0, L_00000225f73a1160;  1 drivers
v00000225f7248ab0_0 .net "Ri", 0 0, L_00000225f7391970;  1 drivers
v00000225f7249690_0 .net "Si", 0 0, L_00000225f73920f0;  1 drivers
v00000225f7249410_0 .net *"_ivl_0", 0 0, L_00000225f73a1da0;  1 drivers
v00000225f7247c50_0 .net *"_ivl_10", 0 0, L_00000225f73a2200;  1 drivers
v00000225f7249550_0 .net *"_ivl_14", 0 0, L_00000225f73a1400;  1 drivers
v00000225f7249b90_0 .net *"_ivl_2", 0 0, L_00000225f73a2a50;  1 drivers
v00000225f72495f0_0 .net *"_ivl_4", 0 0, L_00000225f73a2890;  1 drivers
v00000225f72494b0_0 .net *"_ivl_6", 0 0, L_00000225f73a2900;  1 drivers
v00000225f7248970_0 .net *"_ivl_8", 0 0, L_00000225f73a1860;  1 drivers
S_00000225f72213d0 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708e450 .param/l "i" 0 5 168, +C4<010000>;
S_00000225f7221240 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f72213d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a1b70 .functor NOT 1, L_00000225f7392230, C4<0>, C4<0>, C4<0>;
L_00000225f73a1470 .functor AND 1, L_00000225f73a1b70, L_00000225f7391d30, C4<1>, C4<1>;
L_00000225f73a27b0 .functor NOT 1, L_00000225f7392230, C4<0>, C4<0>, C4<0>;
L_00000225f73a23c0 .functor AND 1, L_00000225f73a27b0, L_00000225f73922d0, C4<1>, C4<1>;
L_00000225f73a2270 .functor OR 1, L_00000225f73a1470, L_00000225f73a23c0, C4<0>, C4<0>;
L_00000225f73a11d0 .functor AND 1, L_00000225f7391d30, L_00000225f73922d0, C4<1>, C4<1>;
L_00000225f73a1630 .functor OR 1, L_00000225f73a2270, L_00000225f73a11d0, C4<0>, C4<0>;
L_00000225f73a18d0 .functor XOR 1, L_00000225f7392230, L_00000225f7391d30, C4<0>, C4<0>;
L_00000225f73a1e10 .functor XOR 1, L_00000225f73a18d0, L_00000225f73922d0, C4<0>, C4<0>;
v00000225f7248150_0 .net "Debe", 0 0, L_00000225f73a1630;  1 drivers
v00000225f7248d30_0 .net "Din", 0 0, L_00000225f73922d0;  1 drivers
v00000225f7247cf0_0 .net "Dout", 0 0, L_00000225f73a1e10;  1 drivers
v00000225f7248fb0_0 .net "Ri", 0 0, L_00000225f7391d30;  1 drivers
v00000225f7248b50_0 .net "Si", 0 0, L_00000225f7392230;  1 drivers
v00000225f72499b0_0 .net *"_ivl_0", 0 0, L_00000225f73a1b70;  1 drivers
v00000225f7248a10_0 .net *"_ivl_10", 0 0, L_00000225f73a11d0;  1 drivers
v00000225f7248470_0 .net *"_ivl_14", 0 0, L_00000225f73a18d0;  1 drivers
v00000225f7247d90_0 .net *"_ivl_2", 0 0, L_00000225f73a1470;  1 drivers
v00000225f7249eb0_0 .net *"_ivl_4", 0 0, L_00000225f73a27b0;  1 drivers
v00000225f7248bf0_0 .net *"_ivl_6", 0 0, L_00000225f73a23c0;  1 drivers
v00000225f7249730_0 .net *"_ivl_8", 0 0, L_00000225f73a2270;  1 drivers
S_00000225f7223f90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f72213d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a2120 .functor NOT 1, L_00000225f7392370, C4<0>, C4<0>, C4<0>;
L_00000225f73a1be0 .functor AND 1, L_00000225f73a2120, L_00000225f7392410, C4<1>, C4<1>;
L_00000225f73a2ac0 .functor NOT 1, L_00000225f7392370, C4<0>, C4<0>, C4<0>;
L_00000225f73a2660 .functor AND 1, L_00000225f73a2ac0, L_00000225f73929b0, C4<1>, C4<1>;
L_00000225f73a2b30 .functor OR 1, L_00000225f73a1be0, L_00000225f73a2660, C4<0>, C4<0>;
L_00000225f73a1240 .functor AND 1, L_00000225f7392410, L_00000225f73929b0, C4<1>, C4<1>;
L_00000225f73a2820 .functor OR 1, L_00000225f73a2b30, L_00000225f73a1240, C4<0>, C4<0>;
L_00000225f73a0fa0 .functor XOR 1, L_00000225f7392370, L_00000225f7392410, C4<0>, C4<0>;
L_00000225f73a2430 .functor XOR 1, L_00000225f73a0fa0, L_00000225f73929b0, C4<0>, C4<0>;
v00000225f7249870_0 .net "Debe", 0 0, L_00000225f73a2820;  1 drivers
v00000225f7249910_0 .net "Din", 0 0, L_00000225f73929b0;  1 drivers
v00000225f7247ed0_0 .net "Dout", 0 0, L_00000225f73a2430;  1 drivers
v00000225f7249af0_0 .net "Ri", 0 0, L_00000225f7392410;  1 drivers
v00000225f7247f70_0 .net "Si", 0 0, L_00000225f7392370;  1 drivers
v00000225f72481f0_0 .net *"_ivl_0", 0 0, L_00000225f73a2120;  1 drivers
v00000225f7248c90_0 .net *"_ivl_10", 0 0, L_00000225f73a1240;  1 drivers
v00000225f7249ff0_0 .net *"_ivl_14", 0 0, L_00000225f73a0fa0;  1 drivers
v00000225f724a090_0 .net *"_ivl_2", 0 0, L_00000225f73a1be0;  1 drivers
v00000225f7248dd0_0 .net *"_ivl_4", 0 0, L_00000225f73a2ac0;  1 drivers
v00000225f7247930_0 .net *"_ivl_6", 0 0, L_00000225f73a2660;  1 drivers
v00000225f7248290_0 .net *"_ivl_8", 0 0, L_00000225f73a2b30;  1 drivers
S_00000225f7222b40 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708e110 .param/l "i" 0 5 168, +C4<010001>;
S_00000225f72216f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7222b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a15c0 .functor NOT 1, L_00000225f73924b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a1320 .functor AND 1, L_00000225f73a15c0, L_00000225f7392cd0, C4<1>, C4<1>;
L_00000225f73a1a20 .functor NOT 1, L_00000225f73924b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a2190 .functor AND 1, L_00000225f73a1a20, L_00000225f7392550, C4<1>, C4<1>;
L_00000225f73a20b0 .functor OR 1, L_00000225f73a1320, L_00000225f73a2190, C4<0>, C4<0>;
L_00000225f73a1010 .functor AND 1, L_00000225f7392cd0, L_00000225f7392550, C4<1>, C4<1>;
L_00000225f73a1080 .functor OR 1, L_00000225f73a20b0, L_00000225f73a1010, C4<0>, C4<0>;
L_00000225f73a10f0 .functor XOR 1, L_00000225f73924b0, L_00000225f7392cd0, C4<0>, C4<0>;
L_00000225f73a1390 .functor XOR 1, L_00000225f73a10f0, L_00000225f7392550, C4<0>, C4<0>;
v00000225f72479d0_0 .net "Debe", 0 0, L_00000225f73a1080;  1 drivers
v00000225f7248330_0 .net "Din", 0 0, L_00000225f7392550;  1 drivers
v00000225f72483d0_0 .net "Dout", 0 0, L_00000225f73a1390;  1 drivers
v00000225f7247a70_0 .net "Ri", 0 0, L_00000225f7392cd0;  1 drivers
v00000225f7248e70_0 .net "Si", 0 0, L_00000225f73924b0;  1 drivers
v00000225f724bb70_0 .net *"_ivl_0", 0 0, L_00000225f73a15c0;  1 drivers
v00000225f724c4d0_0 .net *"_ivl_10", 0 0, L_00000225f73a1010;  1 drivers
v00000225f724b710_0 .net *"_ivl_14", 0 0, L_00000225f73a10f0;  1 drivers
v00000225f724b210_0 .net *"_ivl_2", 0 0, L_00000225f73a1320;  1 drivers
v00000225f724a630_0 .net *"_ivl_4", 0 0, L_00000225f73a1a20;  1 drivers
v00000225f724adb0_0 .net *"_ivl_6", 0 0, L_00000225f73a2190;  1 drivers
v00000225f724af90_0 .net *"_ivl_8", 0 0, L_00000225f73a20b0;  1 drivers
S_00000225f72237c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7222b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a14e0 .functor NOT 1, L_00000225f7391330, C4<0>, C4<0>, C4<0>;
L_00000225f73a1940 .functor AND 1, L_00000225f73a14e0, L_00000225f7390b10, C4<1>, C4<1>;
L_00000225f73a1e80 .functor NOT 1, L_00000225f7391330, C4<0>, C4<0>, C4<0>;
L_00000225f73a1550 .functor AND 1, L_00000225f73a1e80, L_00000225f73925f0, C4<1>, C4<1>;
L_00000225f73a16a0 .functor OR 1, L_00000225f73a1940, L_00000225f73a1550, C4<0>, C4<0>;
L_00000225f73a1b00 .functor AND 1, L_00000225f7390b10, L_00000225f73925f0, C4<1>, C4<1>;
L_00000225f73a1710 .functor OR 1, L_00000225f73a16a0, L_00000225f73a1b00, C4<0>, C4<0>;
L_00000225f73a2040 .functor XOR 1, L_00000225f7391330, L_00000225f7390b10, C4<0>, C4<0>;
L_00000225f73a1780 .functor XOR 1, L_00000225f73a2040, L_00000225f73925f0, C4<0>, C4<0>;
v00000225f724b2b0_0 .net "Debe", 0 0, L_00000225f73a1710;  1 drivers
v00000225f724c6b0_0 .net "Din", 0 0, L_00000225f73925f0;  1 drivers
v00000225f724a590_0 .net "Dout", 0 0, L_00000225f73a1780;  1 drivers
v00000225f724bc10_0 .net "Ri", 0 0, L_00000225f7390b10;  1 drivers
v00000225f724bd50_0 .net "Si", 0 0, L_00000225f7391330;  1 drivers
v00000225f724c390_0 .net *"_ivl_0", 0 0, L_00000225f73a14e0;  1 drivers
v00000225f724bcb0_0 .net *"_ivl_10", 0 0, L_00000225f73a1b00;  1 drivers
v00000225f724c110_0 .net *"_ivl_14", 0 0, L_00000225f73a2040;  1 drivers
v00000225f724a3b0_0 .net *"_ivl_2", 0 0, L_00000225f73a1940;  1 drivers
v00000225f724ac70_0 .net *"_ivl_4", 0 0, L_00000225f73a1e80;  1 drivers
v00000225f724a8b0_0 .net *"_ivl_6", 0 0, L_00000225f73a1550;  1 drivers
v00000225f724a310_0 .net *"_ivl_8", 0 0, L_00000225f73a16a0;  1 drivers
S_00000225f7224120 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708dcd0 .param/l "i" 0 5 168, +C4<010010>;
S_00000225f7223950 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7224120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a17f0 .functor NOT 1, L_00000225f7390610, C4<0>, C4<0>, C4<0>;
L_00000225f73a1cc0 .functor AND 1, L_00000225f73a17f0, L_00000225f7390bb0, C4<1>, C4<1>;
L_00000225f73a1a90 .functor NOT 1, L_00000225f7390610, C4<0>, C4<0>, C4<0>;
L_00000225f73a1c50 .functor AND 1, L_00000225f73a1a90, L_00000225f7390c50, C4<1>, C4<1>;
L_00000225f73a1d30 .functor OR 1, L_00000225f73a1cc0, L_00000225f73a1c50, C4<0>, C4<0>;
L_00000225f73a1f60 .functor AND 1, L_00000225f7390bb0, L_00000225f7390c50, C4<1>, C4<1>;
L_00000225f73a1fd0 .functor OR 1, L_00000225f73a1d30, L_00000225f73a1f60, C4<0>, C4<0>;
L_00000225f73a2580 .functor XOR 1, L_00000225f7390610, L_00000225f7390bb0, C4<0>, C4<0>;
L_00000225f73a22e0 .functor XOR 1, L_00000225f73a2580, L_00000225f7390c50, C4<0>, C4<0>;
v00000225f724c7f0_0 .net "Debe", 0 0, L_00000225f73a1fd0;  1 drivers
v00000225f724c1b0_0 .net "Din", 0 0, L_00000225f7390c50;  1 drivers
v00000225f724ad10_0 .net "Dout", 0 0, L_00000225f73a22e0;  1 drivers
v00000225f724abd0_0 .net "Ri", 0 0, L_00000225f7390bb0;  1 drivers
v00000225f724b990_0 .net "Si", 0 0, L_00000225f7390610;  1 drivers
v00000225f724b850_0 .net *"_ivl_0", 0 0, L_00000225f73a17f0;  1 drivers
v00000225f724c250_0 .net *"_ivl_10", 0 0, L_00000225f73a1f60;  1 drivers
v00000225f724a450_0 .net *"_ivl_14", 0 0, L_00000225f73a2580;  1 drivers
v00000225f724bad0_0 .net *"_ivl_2", 0 0, L_00000225f73a1cc0;  1 drivers
v00000225f724c2f0_0 .net *"_ivl_4", 0 0, L_00000225f73a1a90;  1 drivers
v00000225f724c430_0 .net *"_ivl_6", 0 0, L_00000225f73a1c50;  1 drivers
v00000225f724a270_0 .net *"_ivl_8", 0 0, L_00000225f73a1d30;  1 drivers
S_00000225f7221880 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7224120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a24a0 .functor NOT 1, L_00000225f73906b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a2510 .functor AND 1, L_00000225f73a24a0, L_00000225f73918d0, C4<1>, C4<1>;
L_00000225f73a25f0 .functor NOT 1, L_00000225f73906b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a26d0 .functor AND 1, L_00000225f73a25f0, L_00000225f7391010, C4<1>, C4<1>;
L_00000225f73a2740 .functor OR 1, L_00000225f73a2510, L_00000225f73a26d0, C4<0>, C4<0>;
L_00000225f73c38e0 .functor AND 1, L_00000225f73918d0, L_00000225f7391010, C4<1>, C4<1>;
L_00000225f73c2370 .functor OR 1, L_00000225f73a2740, L_00000225f73c38e0, C4<0>, C4<0>;
L_00000225f73c39c0 .functor XOR 1, L_00000225f73906b0, L_00000225f73918d0, C4<0>, C4<0>;
L_00000225f73c34f0 .functor XOR 1, L_00000225f73c39c0, L_00000225f7391010, C4<0>, C4<0>;
v00000225f724c890_0 .net "Debe", 0 0, L_00000225f73c2370;  1 drivers
v00000225f724b5d0_0 .net "Din", 0 0, L_00000225f7391010;  1 drivers
v00000225f724ae50_0 .net "Dout", 0 0, L_00000225f73c34f0;  1 drivers
v00000225f724aef0_0 .net "Ri", 0 0, L_00000225f73918d0;  1 drivers
v00000225f724c570_0 .net "Si", 0 0, L_00000225f73906b0;  1 drivers
v00000225f724aa90_0 .net *"_ivl_0", 0 0, L_00000225f73a24a0;  1 drivers
v00000225f724ab30_0 .net *"_ivl_10", 0 0, L_00000225f73c38e0;  1 drivers
v00000225f724c610_0 .net *"_ivl_14", 0 0, L_00000225f73c39c0;  1 drivers
v00000225f724c070_0 .net *"_ivl_2", 0 0, L_00000225f73a2510;  1 drivers
v00000225f724b030_0 .net *"_ivl_4", 0 0, L_00000225f73a25f0;  1 drivers
v00000225f724b0d0_0 .net *"_ivl_6", 0 0, L_00000225f73a26d0;  1 drivers
v00000225f724a4f0_0 .net *"_ivl_8", 0 0, L_00000225f73a2740;  1 drivers
S_00000225f7221a10 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d6d0 .param/l "i" 0 5 168, +C4<010011>;
S_00000225f7222500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7221a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c2d80 .functor NOT 1, L_00000225f7391150, C4<0>, C4<0>, C4<0>;
L_00000225f73c2450 .functor AND 1, L_00000225f73c2d80, L_00000225f73910b0, C4<1>, C4<1>;
L_00000225f73c2840 .functor NOT 1, L_00000225f7391150, C4<0>, C4<0>, C4<0>;
L_00000225f73c3aa0 .functor AND 1, L_00000225f73c2840, L_00000225f73911f0, C4<1>, C4<1>;
L_00000225f73c2760 .functor OR 1, L_00000225f73c2450, L_00000225f73c3aa0, C4<0>, C4<0>;
L_00000225f73c3b10 .functor AND 1, L_00000225f73910b0, L_00000225f73911f0, C4<1>, C4<1>;
L_00000225f73c3950 .functor OR 1, L_00000225f73c2760, L_00000225f73c3b10, C4<0>, C4<0>;
L_00000225f73c36b0 .functor XOR 1, L_00000225f7391150, L_00000225f73910b0, C4<0>, C4<0>;
L_00000225f73c2a00 .functor XOR 1, L_00000225f73c36b0, L_00000225f73911f0, C4<0>, C4<0>;
v00000225f724a130_0 .net "Debe", 0 0, L_00000225f73c3950;  1 drivers
v00000225f724bdf0_0 .net "Din", 0 0, L_00000225f73911f0;  1 drivers
v00000225f724be90_0 .net "Dout", 0 0, L_00000225f73c2a00;  1 drivers
v00000225f724a6d0_0 .net "Ri", 0 0, L_00000225f73910b0;  1 drivers
v00000225f724c750_0 .net "Si", 0 0, L_00000225f7391150;  1 drivers
v00000225f724a770_0 .net *"_ivl_0", 0 0, L_00000225f73c2d80;  1 drivers
v00000225f724a810_0 .net *"_ivl_10", 0 0, L_00000225f73c3b10;  1 drivers
v00000225f724b170_0 .net *"_ivl_14", 0 0, L_00000225f73c36b0;  1 drivers
v00000225f724a1d0_0 .net *"_ivl_2", 0 0, L_00000225f73c2450;  1 drivers
v00000225f724a950_0 .net *"_ivl_4", 0 0, L_00000225f73c2840;  1 drivers
v00000225f724b350_0 .net *"_ivl_6", 0 0, L_00000225f73c3aa0;  1 drivers
v00000225f724ba30_0 .net *"_ivl_8", 0 0, L_00000225f73c2760;  1 drivers
S_00000225f7224c10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7221a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c23e0 .functor NOT 1, L_00000225f73913d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c27d0 .functor AND 1, L_00000225f73c23e0, L_00000225f7391470, C4<1>, C4<1>;
L_00000225f73c3330 .functor NOT 1, L_00000225f73913d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c2fb0 .functor AND 1, L_00000225f73c3330, L_00000225f7392ff0, C4<1>, C4<1>;
L_00000225f73c2e60 .functor OR 1, L_00000225f73c27d0, L_00000225f73c2fb0, C4<0>, C4<0>;
L_00000225f73c3db0 .functor AND 1, L_00000225f7391470, L_00000225f7392ff0, C4<1>, C4<1>;
L_00000225f73c3e20 .functor OR 1, L_00000225f73c2e60, L_00000225f73c3db0, C4<0>, C4<0>;
L_00000225f73c2ae0 .functor XOR 1, L_00000225f73913d0, L_00000225f7391470, C4<0>, C4<0>;
L_00000225f73c2b50 .functor XOR 1, L_00000225f73c2ae0, L_00000225f7392ff0, C4<0>, C4<0>;
v00000225f724b7b0_0 .net "Debe", 0 0, L_00000225f73c3e20;  1 drivers
v00000225f724a9f0_0 .net "Din", 0 0, L_00000225f7392ff0;  1 drivers
v00000225f724bf30_0 .net "Dout", 0 0, L_00000225f73c2b50;  1 drivers
v00000225f724b3f0_0 .net "Ri", 0 0, L_00000225f7391470;  1 drivers
v00000225f724b490_0 .net "Si", 0 0, L_00000225f73913d0;  1 drivers
v00000225f724bfd0_0 .net *"_ivl_0", 0 0, L_00000225f73c23e0;  1 drivers
v00000225f724b530_0 .net *"_ivl_10", 0 0, L_00000225f73c3db0;  1 drivers
v00000225f724b670_0 .net *"_ivl_14", 0 0, L_00000225f73c2ae0;  1 drivers
v00000225f724b8f0_0 .net *"_ivl_2", 0 0, L_00000225f73c27d0;  1 drivers
v00000225f724ecd0_0 .net *"_ivl_4", 0 0, L_00000225f73c3330;  1 drivers
v00000225f724df10_0 .net *"_ivl_6", 0 0, L_00000225f73c2fb0;  1 drivers
v00000225f724da10_0 .net *"_ivl_8", 0 0, L_00000225f73c2e60;  1 drivers
S_00000225f7222690 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708e4d0 .param/l "i" 0 5 168, +C4<010100>;
S_00000225f7221d30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7222690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c2680 .functor NOT 1, L_00000225f73942b0, C4<0>, C4<0>, C4<0>;
L_00000225f73c2290 .functor AND 1, L_00000225f73c2680, L_00000225f73934f0, C4<1>, C4<1>;
L_00000225f73c3720 .functor NOT 1, L_00000225f73942b0, C4<0>, C4<0>, C4<0>;
L_00000225f73c3870 .functor AND 1, L_00000225f73c3720, L_00000225f7395430, C4<1>, C4<1>;
L_00000225f73c2f40 .functor OR 1, L_00000225f73c2290, L_00000225f73c3870, C4<0>, C4<0>;
L_00000225f73c3d40 .functor AND 1, L_00000225f73934f0, L_00000225f7395430, C4<1>, C4<1>;
L_00000225f73c3b80 .functor OR 1, L_00000225f73c2f40, L_00000225f73c3d40, C4<0>, C4<0>;
L_00000225f73c2df0 .functor XOR 1, L_00000225f73942b0, L_00000225f73934f0, C4<0>, C4<0>;
L_00000225f73c3090 .functor XOR 1, L_00000225f73c2df0, L_00000225f7395430, C4<0>, C4<0>;
v00000225f724ce30_0 .net "Debe", 0 0, L_00000225f73c3b80;  1 drivers
v00000225f724dab0_0 .net "Din", 0 0, L_00000225f7395430;  1 drivers
v00000225f724eeb0_0 .net "Dout", 0 0, L_00000225f73c3090;  1 drivers
v00000225f724cd90_0 .net "Ri", 0 0, L_00000225f73934f0;  1 drivers
v00000225f724cb10_0 .net "Si", 0 0, L_00000225f73942b0;  1 drivers
v00000225f724e550_0 .net *"_ivl_0", 0 0, L_00000225f73c2680;  1 drivers
v00000225f724eb90_0 .net *"_ivl_10", 0 0, L_00000225f73c3d40;  1 drivers
v00000225f724e370_0 .net *"_ivl_14", 0 0, L_00000225f73c2df0;  1 drivers
v00000225f724e910_0 .net *"_ivl_2", 0 0, L_00000225f73c2290;  1 drivers
v00000225f724d790_0 .net *"_ivl_4", 0 0, L_00000225f73c3720;  1 drivers
v00000225f724d470_0 .net *"_ivl_6", 0 0, L_00000225f73c3870;  1 drivers
v00000225f724d0b0_0 .net *"_ivl_8", 0 0, L_00000225f73c2f40;  1 drivers
S_00000225f7221ec0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7222690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c2530 .functor NOT 1, L_00000225f7393ef0, C4<0>, C4<0>, C4<0>;
L_00000225f73c3a30 .functor AND 1, L_00000225f73c2530, L_00000225f7394e90, C4<1>, C4<1>;
L_00000225f73c24c0 .functor NOT 1, L_00000225f7393ef0, C4<0>, C4<0>, C4<0>;
L_00000225f73c3560 .functor AND 1, L_00000225f73c24c0, L_00000225f7394850, C4<1>, C4<1>;
L_00000225f73c2c30 .functor OR 1, L_00000225f73c3a30, L_00000225f73c3560, C4<0>, C4<0>;
L_00000225f73c2d10 .functor AND 1, L_00000225f7394e90, L_00000225f7394850, C4<1>, C4<1>;
L_00000225f73c28b0 .functor OR 1, L_00000225f73c2c30, L_00000225f73c2d10, C4<0>, C4<0>;
L_00000225f73c3bf0 .functor XOR 1, L_00000225f7393ef0, L_00000225f7394e90, C4<0>, C4<0>;
L_00000225f73c3020 .functor XOR 1, L_00000225f73c3bf0, L_00000225f7394850, C4<0>, C4<0>;
v00000225f724e0f0_0 .net "Debe", 0 0, L_00000225f73c28b0;  1 drivers
v00000225f724d5b0_0 .net "Din", 0 0, L_00000225f7394850;  1 drivers
v00000225f724e230_0 .net "Dout", 0 0, L_00000225f73c3020;  1 drivers
v00000225f724ed70_0 .net "Ri", 0 0, L_00000225f7394e90;  1 drivers
v00000225f724db50_0 .net "Si", 0 0, L_00000225f7393ef0;  1 drivers
v00000225f724ec30_0 .net *"_ivl_0", 0 0, L_00000225f73c2530;  1 drivers
v00000225f724eff0_0 .net *"_ivl_10", 0 0, L_00000225f73c2d10;  1 drivers
v00000225f724e9b0_0 .net *"_ivl_14", 0 0, L_00000225f73c3bf0;  1 drivers
v00000225f724f090_0 .net *"_ivl_2", 0 0, L_00000225f73c3a30;  1 drivers
v00000225f724ea50_0 .net *"_ivl_4", 0 0, L_00000225f73c24c0;  1 drivers
v00000225f724cc50_0 .net *"_ivl_6", 0 0, L_00000225f73c3560;  1 drivers
v00000225f724e2d0_0 .net *"_ivl_8", 0 0, L_00000225f73c2c30;  1 drivers
S_00000225f7222050 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d590 .param/l "i" 0 5 168, +C4<010101>;
S_00000225f72221e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7222050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c2a70 .functor NOT 1, L_00000225f7394710, C4<0>, C4<0>, C4<0>;
L_00000225f73c3c60 .functor AND 1, L_00000225f73c2a70, L_00000225f7393590, C4<1>, C4<1>;
L_00000225f73c3cd0 .functor NOT 1, L_00000225f7394710, C4<0>, C4<0>, C4<0>;
L_00000225f73c35d0 .functor AND 1, L_00000225f73c3cd0, L_00000225f73954d0, C4<1>, C4<1>;
L_00000225f73c25a0 .functor OR 1, L_00000225f73c3c60, L_00000225f73c35d0, C4<0>, C4<0>;
L_00000225f73c2920 .functor AND 1, L_00000225f7393590, L_00000225f73954d0, C4<1>, C4<1>;
L_00000225f73c2bc0 .functor OR 1, L_00000225f73c25a0, L_00000225f73c2920, C4<0>, C4<0>;
L_00000225f73c3790 .functor XOR 1, L_00000225f7394710, L_00000225f7393590, C4<0>, C4<0>;
L_00000225f73c2990 .functor XOR 1, L_00000225f73c3790, L_00000225f73954d0, C4<0>, C4<0>;
v00000225f724dd30_0 .net "Debe", 0 0, L_00000225f73c2bc0;  1 drivers
v00000225f724c930_0 .net "Din", 0 0, L_00000225f73954d0;  1 drivers
v00000225f724ddd0_0 .net "Dout", 0 0, L_00000225f73c2990;  1 drivers
v00000225f724d650_0 .net "Ri", 0 0, L_00000225f7393590;  1 drivers
v00000225f724ee10_0 .net "Si", 0 0, L_00000225f7394710;  1 drivers
v00000225f724eaf0_0 .net *"_ivl_0", 0 0, L_00000225f73c2a70;  1 drivers
v00000225f724e410_0 .net *"_ivl_10", 0 0, L_00000225f73c2920;  1 drivers
v00000225f724e690_0 .net *"_ivl_14", 0 0, L_00000225f73c3790;  1 drivers
v00000225f724ef50_0 .net *"_ivl_2", 0 0, L_00000225f73c3c60;  1 drivers
v00000225f724c9d0_0 .net *"_ivl_4", 0 0, L_00000225f73c3cd0;  1 drivers
v00000225f724ca70_0 .net *"_ivl_6", 0 0, L_00000225f73c35d0;  1 drivers
v00000225f724cbb0_0 .net *"_ivl_8", 0 0, L_00000225f73c25a0;  1 drivers
S_00000225f7222cd0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7222050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c2610 .functor NOT 1, L_00000225f73936d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c2300 .functor AND 1, L_00000225f73c2610, L_00000225f7395570, C4<1>, C4<1>;
L_00000225f73c26f0 .functor NOT 1, L_00000225f73936d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c2ca0 .functor AND 1, L_00000225f73c26f0, L_00000225f7393d10, C4<1>, C4<1>;
L_00000225f73c2ed0 .functor OR 1, L_00000225f73c2300, L_00000225f73c2ca0, C4<0>, C4<0>;
L_00000225f73c3100 .functor AND 1, L_00000225f7395570, L_00000225f7393d10, C4<1>, C4<1>;
L_00000225f73c3170 .functor OR 1, L_00000225f73c2ed0, L_00000225f73c3100, C4<0>, C4<0>;
L_00000225f73c31e0 .functor XOR 1, L_00000225f73936d0, L_00000225f7395570, C4<0>, C4<0>;
L_00000225f73c3250 .functor XOR 1, L_00000225f73c31e0, L_00000225f7393d10, C4<0>, C4<0>;
v00000225f724ccf0_0 .net "Debe", 0 0, L_00000225f73c3170;  1 drivers
v00000225f724ced0_0 .net "Din", 0 0, L_00000225f7393d10;  1 drivers
v00000225f724d6f0_0 .net "Dout", 0 0, L_00000225f73c3250;  1 drivers
v00000225f724e7d0_0 .net "Ri", 0 0, L_00000225f7395570;  1 drivers
v00000225f724dbf0_0 .net "Si", 0 0, L_00000225f73936d0;  1 drivers
v00000225f724e190_0 .net *"_ivl_0", 0 0, L_00000225f73c2610;  1 drivers
v00000225f724cf70_0 .net *"_ivl_10", 0 0, L_00000225f73c3100;  1 drivers
v00000225f724d010_0 .net *"_ivl_14", 0 0, L_00000225f73c31e0;  1 drivers
v00000225f724dc90_0 .net *"_ivl_2", 0 0, L_00000225f73c2300;  1 drivers
v00000225f724d150_0 .net *"_ivl_4", 0 0, L_00000225f73c26f0;  1 drivers
v00000225f724e4b0_0 .net *"_ivl_6", 0 0, L_00000225f73c2ca0;  1 drivers
v00000225f724d830_0 .net *"_ivl_8", 0 0, L_00000225f73c2ed0;  1 drivers
S_00000225f7222e60 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_00000225f7215340;
 .timescale -9 -12;
P_00000225f708d690 .param/l "i" 0 5 168, +C4<010110>;
S_00000225f7223ae0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_00000225f7222e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c32c0 .functor NOT 1, L_00000225f7394210, C4<0>, C4<0>, C4<0>;
L_00000225f73c33a0 .functor AND 1, L_00000225f73c32c0, L_00000225f7395250, C4<1>, C4<1>;
L_00000225f73c3410 .functor NOT 1, L_00000225f7394210, C4<0>, C4<0>, C4<0>;
L_00000225f73c3480 .functor AND 1, L_00000225f73c3410, L_00000225f73952f0, C4<1>, C4<1>;
L_00000225f73c3800 .functor OR 1, L_00000225f73c33a0, L_00000225f73c3480, C4<0>, C4<0>;
L_00000225f73c3640 .functor AND 1, L_00000225f7395250, L_00000225f73952f0, C4<1>, C4<1>;
L_00000225f73c5550 .functor OR 1, L_00000225f73c3800, L_00000225f73c3640, C4<0>, C4<0>;
L_00000225f73c50f0 .functor XOR 1, L_00000225f7394210, L_00000225f7395250, C4<0>, C4<0>;
L_00000225f73c55c0 .functor XOR 1, L_00000225f73c50f0, L_00000225f73952f0, C4<0>, C4<0>;
v00000225f724e730_0 .net "Debe", 0 0, L_00000225f73c5550;  1 drivers
v00000225f724d1f0_0 .net "Din", 0 0, L_00000225f73952f0;  1 drivers
v00000225f724d290_0 .net "Dout", 0 0, L_00000225f73c55c0;  1 drivers
v00000225f724d330_0 .net "Ri", 0 0, L_00000225f7395250;  1 drivers
v00000225f724d8d0_0 .net "Si", 0 0, L_00000225f7394210;  1 drivers
v00000225f724d510_0 .net *"_ivl_0", 0 0, L_00000225f73c32c0;  1 drivers
v00000225f724d970_0 .net *"_ivl_10", 0 0, L_00000225f73c3640;  1 drivers
v00000225f724e5f0_0 .net *"_ivl_14", 0 0, L_00000225f73c50f0;  1 drivers
v00000225f724d3d0_0 .net *"_ivl_2", 0 0, L_00000225f73c33a0;  1 drivers
v00000225f724de70_0 .net *"_ivl_4", 0 0, L_00000225f73c3410;  1 drivers
v00000225f724dfb0_0 .net *"_ivl_6", 0 0, L_00000225f73c3480;  1 drivers
v00000225f724e870_0 .net *"_ivl_8", 0 0, L_00000225f73c3800;  1 drivers
S_00000225f7226060 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_00000225f7222e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c4600 .functor NOT 1, L_00000225f7395390, C4<0>, C4<0>, C4<0>;
L_00000225f73c3f00 .functor AND 1, L_00000225f73c4600, L_00000225f7394030, C4<1>, C4<1>;
L_00000225f73c4980 .functor NOT 1, L_00000225f7395390, C4<0>, C4<0>, C4<0>;
L_00000225f73c4050 .functor AND 1, L_00000225f73c4980, L_00000225f7393b30, C4<1>, C4<1>;
L_00000225f73c5630 .functor OR 1, L_00000225f73c3f00, L_00000225f73c4050, C4<0>, C4<0>;
L_00000225f73c4b40 .functor AND 1, L_00000225f7394030, L_00000225f7393b30, C4<1>, C4<1>;
L_00000225f73c5a20 .functor OR 1, L_00000225f73c5630, L_00000225f73c4b40, C4<0>, C4<0>;
L_00000225f73c5320 .functor XOR 1, L_00000225f7395390, L_00000225f7394030, C4<0>, C4<0>;
L_00000225f73c5780 .functor XOR 1, L_00000225f73c5320, L_00000225f7393b30, C4<0>, C4<0>;
v00000225f724e050_0 .net "Debe", 0 0, L_00000225f73c5a20;  1 drivers
v00000225f724f310_0 .net "Din", 0 0, L_00000225f7393b30;  1 drivers
v00000225f7250d50_0 .net "Dout", 0 0, L_00000225f73c5780;  1 drivers
v00000225f7251390_0 .net "Ri", 0 0, L_00000225f7394030;  1 drivers
v00000225f72508f0_0 .net "Si", 0 0, L_00000225f7395390;  1 drivers
v00000225f72517f0_0 .net *"_ivl_0", 0 0, L_00000225f73c4600;  1 drivers
v00000225f724fbd0_0 .net *"_ivl_10", 0 0, L_00000225f73c4b40;  1 drivers
v00000225f7251110_0 .net *"_ivl_14", 0 0, L_00000225f73c5320;  1 drivers
v00000225f724f770_0 .net *"_ivl_2", 0 0, L_00000225f73c3f00;  1 drivers
v00000225f7250ad0_0 .net *"_ivl_4", 0 0, L_00000225f73c4980;  1 drivers
v00000225f724fdb0_0 .net *"_ivl_6", 0 0, L_00000225f73c4050;  1 drivers
v00000225f724f8b0_0 .net *"_ivl_8", 0 0, L_00000225f73c5630;  1 drivers
S_00000225f7226380 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_00000225f7215340;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6bbad60 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6bbad98 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6bbadd0 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_00000225f6bbae08 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f73c6900 .functor NOT 1, L_00000225f73970f0, C4<0>, C4<0>, C4<0>;
L_00000225f73c5a90 .functor OR 1, L_00000225f7396830, L_00000225f7396a10, C4<0>, C4<0>;
L_00000225f73c74d0 .functor AND 1, L_00000225f73965b0, L_00000225f73c5a90, C4<1>, C4<1>;
v00000225f724fc70_0 .net *"_ivl_11", 9 0, L_00000225f7397370;  1 drivers
v00000225f7251890_0 .net *"_ivl_12", 23 0, L_00000225f73979b0;  1 drivers
L_00000225f72e7858 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72511b0_0 .net *"_ivl_15", 13 0, L_00000225f72e7858;  1 drivers
v00000225f724fd10_0 .net *"_ivl_17", 0 0, L_00000225f7396a10;  1 drivers
v00000225f7250b70_0 .net *"_ivl_19", 0 0, L_00000225f73c5a90;  1 drivers
v00000225f72507b0_0 .net *"_ivl_21", 0 0, L_00000225f73c74d0;  1 drivers
L_00000225f72e78a0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f724f950_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e78a0;  1 drivers
L_00000225f72e78e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f724fe50_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e78e8;  1 drivers
v00000225f7251570_0 .net *"_ivl_26", 23 0, L_00000225f7396650;  1 drivers
v00000225f7250fd0_0 .net *"_ivl_3", 3 0, L_00000225f7397d70;  1 drivers
v00000225f724f450_0 .net *"_ivl_33", 0 0, L_00000225f7397af0;  1 drivers
v00000225f7250530_0 .net *"_ivl_34", 7 0, L_00000225f73975f0;  1 drivers
L_00000225f72e7930 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f724f130_0 .net *"_ivl_37", 6 0, L_00000225f72e7930;  1 drivers
v00000225f72505d0_0 .net *"_ivl_7", 0 0, L_00000225f73970f0;  1 drivers
v00000225f724fef0_0 .net "boolean", 0 0, L_00000225f7396830;  1 drivers
v00000225f7251430_0 .net "exp", 7 0, L_00000225f7393c70;  alias, 1 drivers
v00000225f7251250_0 .net "exp_round", 7 0, L_00000225f73956b0;  alias, 1 drivers
v00000225f7250df0_0 .net "guard", 0 0, L_00000225f73965b0;  1 drivers
v00000225f7251610_0 .net "is_even", 0 0, L_00000225f73c6900;  1 drivers
v00000225f72512f0_0 .net "ms", 14 0, L_00000225f7395930;  1 drivers
v00000225f7250990_0 .net "ms_round", 22 0, L_00000225f7397c30;  alias, 1 drivers
v00000225f724f3b0_0 .net "temp", 23 0, L_00000225f7396dd0;  1 drivers
L_00000225f73965b0 .part L_00000225f7395930, 4, 1;
L_00000225f7397d70 .part L_00000225f7395930, 0, 4;
L_00000225f7396830 .reduce/or L_00000225f7397d70;
L_00000225f73970f0 .part L_00000225f7395930, 5, 1;
L_00000225f7397370 .part L_00000225f7395930, 5, 10;
L_00000225f73979b0 .concat [ 10 14 0 0], L_00000225f7397370, L_00000225f72e7858;
L_00000225f7396a10 .reduce/nor L_00000225f73c6900;
L_00000225f7396650 .functor MUXZ 24, L_00000225f72e78e8, L_00000225f72e78a0, L_00000225f73c74d0, C4<>;
L_00000225f7396dd0 .arith/sum 24, L_00000225f73979b0, L_00000225f7396650;
L_00000225f7397c30 .part L_00000225f7396dd0, 0, 23;
L_00000225f7397af0 .part L_00000225f7396dd0, 23, 1;
L_00000225f73975f0 .concat [ 1 7 0 0], L_00000225f7397af0, L_00000225f72e7930;
L_00000225f73956b0 .arith/sum 8, L_00000225f7393c70, L_00000225f73975f0;
S_00000225f72274b0 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_00000225f7215340;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f7218da0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f7218dd8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f7218e10 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f72557b0_0 .net "Debe", 8 0, L_00000225f7394d50;  1 drivers
v00000225f72567f0_0 .net "F", 7 0, L_00000225f7393bd0;  alias, 1 drivers
v00000225f7256890_0 .net "R", 7 0, L_00000225f7394f30;  alias, 1 drivers
v00000225f7255df0_0 .net "S", 7 0, L_00000225f738b070;  alias, 1 drivers
L_00000225f72e7780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7254270_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e7780;  1 drivers
L_00000225f7393f90 .part L_00000225f738b070, 0, 1;
L_00000225f7394fd0 .part L_00000225f7394f30, 0, 1;
L_00000225f73931d0 .part L_00000225f7394d50, 0, 1;
L_00000225f7394350 .part L_00000225f738b070, 1, 1;
L_00000225f7392f50 .part L_00000225f7394f30, 1, 1;
L_00000225f7393270 .part L_00000225f7394d50, 1, 1;
L_00000225f73938b0 .part L_00000225f738b070, 2, 1;
L_00000225f7393310 .part L_00000225f7394f30, 2, 1;
L_00000225f73933b0 .part L_00000225f7394d50, 2, 1;
L_00000225f7394b70 .part L_00000225f738b070, 3, 1;
L_00000225f7395070 .part L_00000225f7394f30, 3, 1;
L_00000225f7394670 .part L_00000225f7394d50, 3, 1;
L_00000225f7393450 .part L_00000225f738b070, 4, 1;
L_00000225f7393950 .part L_00000225f7394f30, 4, 1;
L_00000225f7394df0 .part L_00000225f7394d50, 4, 1;
L_00000225f7394c10 .part L_00000225f738b070, 5, 1;
L_00000225f7394490 .part L_00000225f7394f30, 5, 1;
L_00000225f73951b0 .part L_00000225f7394d50, 5, 1;
L_00000225f73939f0 .part L_00000225f738b070, 6, 1;
L_00000225f7393770 .part L_00000225f7394f30, 6, 1;
L_00000225f7393810 .part L_00000225f7394d50, 6, 1;
L_00000225f73945d0 .part L_00000225f738b070, 7, 1;
L_00000225f73943f0 .part L_00000225f7394f30, 7, 1;
L_00000225f7393a90 .part L_00000225f7394d50, 7, 1;
LS_00000225f7393bd0_0_0 .concat8 [ 1 1 1 1], L_00000225f73c56a0, L_00000225f73c4de0, L_00000225f73c4ec0, L_00000225f73c4520;
LS_00000225f7393bd0_0_4 .concat8 [ 1 1 1 1], L_00000225f73c72a0, L_00000225f73c73f0, L_00000225f73c5e10, L_00000225f73c5cc0;
L_00000225f7393bd0 .concat8 [ 4 4 0 0], LS_00000225f7393bd0_0_0, LS_00000225f7393bd0_0_4;
LS_00000225f7394d50_0_0 .concat8 [ 1 1 1 1], L_00000225f72e7780, L_00000225f73c58d0, L_00000225f73c5710, L_00000225f73c41a0;
LS_00000225f7394d50_0_4 .concat8 [ 1 1 1 1], L_00000225f73c4f30, L_00000225f73c4c20, L_00000225f73c71c0, L_00000225f73c6c80;
LS_00000225f7394d50_0_8 .concat8 [ 1 0 0 0], L_00000225f73c7460;
L_00000225f7394d50 .concat8 [ 4 4 1 0], LS_00000225f7394d50_0_0, LS_00000225f7394d50_0_4, LS_00000225f7394d50_0_8;
S_00000225f7225d40 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708edd0 .param/l "i" 0 5 28, +C4<00>;
S_00000225f7228a90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7225d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c5860 .functor NOT 1, L_00000225f7393f90, C4<0>, C4<0>, C4<0>;
L_00000225f73c4e50 .functor AND 1, L_00000225f73c5860, L_00000225f7394fd0, C4<1>, C4<1>;
L_00000225f73c51d0 .functor NOT 1, L_00000225f7393f90, C4<0>, C4<0>, C4<0>;
L_00000225f73c3e90 .functor AND 1, L_00000225f73c51d0, L_00000225f73931d0, C4<1>, C4<1>;
L_00000225f73c4210 .functor OR 1, L_00000225f73c4e50, L_00000225f73c3e90, C4<0>, C4<0>;
L_00000225f73c4910 .functor AND 1, L_00000225f7394fd0, L_00000225f73931d0, C4<1>, C4<1>;
L_00000225f73c58d0 .functor OR 1, L_00000225f73c4210, L_00000225f73c4910, C4<0>, C4<0>;
L_00000225f73c4bb0 .functor XOR 1, L_00000225f7393f90, L_00000225f7394fd0, C4<0>, C4<0>;
L_00000225f73c56a0 .functor XOR 1, L_00000225f73c4bb0, L_00000225f73931d0, C4<0>, C4<0>;
v00000225f724f4f0_0 .net "Debe", 0 0, L_00000225f73c58d0;  1 drivers
v00000225f7250670_0 .net "Din", 0 0, L_00000225f73931d0;  1 drivers
v00000225f724f1d0_0 .net "Dout", 0 0, L_00000225f73c56a0;  1 drivers
v00000225f7250710_0 .net "Ri", 0 0, L_00000225f7394fd0;  1 drivers
v00000225f72514d0_0 .net "Si", 0 0, L_00000225f7393f90;  1 drivers
v00000225f72516b0_0 .net *"_ivl_0", 0 0, L_00000225f73c5860;  1 drivers
v00000225f7251750_0 .net *"_ivl_10", 0 0, L_00000225f73c4910;  1 drivers
v00000225f724fa90_0 .net *"_ivl_14", 0 0, L_00000225f73c4bb0;  1 drivers
v00000225f724f270_0 .net *"_ivl_2", 0 0, L_00000225f73c4e50;  1 drivers
v00000225f724f590_0 .net *"_ivl_4", 0 0, L_00000225f73c51d0;  1 drivers
v00000225f7250030_0 .net *"_ivl_6", 0 0, L_00000225f73c3e90;  1 drivers
v00000225f724ff90_0 .net *"_ivl_8", 0 0, L_00000225f73c4210;  1 drivers
S_00000225f7226b50 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708ef10 .param/l "i" 0 5 28, +C4<01>;
S_00000225f72253e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7226b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c4280 .functor NOT 1, L_00000225f7394350, C4<0>, C4<0>, C4<0>;
L_00000225f73c3f70 .functor AND 1, L_00000225f73c4280, L_00000225f7392f50, C4<1>, C4<1>;
L_00000225f73c5390 .functor NOT 1, L_00000225f7394350, C4<0>, C4<0>, C4<0>;
L_00000225f73c5470 .functor AND 1, L_00000225f73c5390, L_00000225f7393270, C4<1>, C4<1>;
L_00000225f73c4d70 .functor OR 1, L_00000225f73c3f70, L_00000225f73c5470, C4<0>, C4<0>;
L_00000225f73c5940 .functor AND 1, L_00000225f7392f50, L_00000225f7393270, C4<1>, C4<1>;
L_00000225f73c5710 .functor OR 1, L_00000225f73c4d70, L_00000225f73c5940, C4<0>, C4<0>;
L_00000225f73c49f0 .functor XOR 1, L_00000225f7394350, L_00000225f7392f50, C4<0>, C4<0>;
L_00000225f73c4de0 .functor XOR 1, L_00000225f73c49f0, L_00000225f7393270, C4<0>, C4<0>;
v00000225f7250c10_0 .net "Debe", 0 0, L_00000225f73c5710;  1 drivers
v00000225f7250850_0 .net "Din", 0 0, L_00000225f7393270;  1 drivers
v00000225f724f630_0 .net "Dout", 0 0, L_00000225f73c4de0;  1 drivers
v00000225f724f6d0_0 .net "Ri", 0 0, L_00000225f7392f50;  1 drivers
v00000225f724f810_0 .net "Si", 0 0, L_00000225f7394350;  1 drivers
v00000225f7250cb0_0 .net *"_ivl_0", 0 0, L_00000225f73c4280;  1 drivers
v00000225f724f9f0_0 .net *"_ivl_10", 0 0, L_00000225f73c5940;  1 drivers
v00000225f7250210_0 .net *"_ivl_14", 0 0, L_00000225f73c49f0;  1 drivers
v00000225f7250a30_0 .net *"_ivl_2", 0 0, L_00000225f73c3f70;  1 drivers
v00000225f7250e90_0 .net *"_ivl_4", 0 0, L_00000225f73c5390;  1 drivers
v00000225f724fb30_0 .net *"_ivl_6", 0 0, L_00000225f73c5470;  1 drivers
v00000225f72502b0_0 .net *"_ivl_8", 0 0, L_00000225f73c4d70;  1 drivers
S_00000225f7226830 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708f1d0 .param/l "i" 0 5 28, +C4<010>;
S_00000225f72277d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7226830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c3fe0 .functor NOT 1, L_00000225f73938b0, C4<0>, C4<0>, C4<0>;
L_00000225f73c40c0 .functor AND 1, L_00000225f73c3fe0, L_00000225f7393310, C4<1>, C4<1>;
L_00000225f73c4130 .functor NOT 1, L_00000225f73938b0, C4<0>, C4<0>, C4<0>;
L_00000225f73c4830 .functor AND 1, L_00000225f73c4130, L_00000225f73933b0, C4<1>, C4<1>;
L_00000225f73c4a60 .functor OR 1, L_00000225f73c40c0, L_00000225f73c4830, C4<0>, C4<0>;
L_00000225f73c43d0 .functor AND 1, L_00000225f7393310, L_00000225f73933b0, C4<1>, C4<1>;
L_00000225f73c41a0 .functor OR 1, L_00000225f73c4a60, L_00000225f73c43d0, C4<0>, C4<0>;
L_00000225f73c42f0 .functor XOR 1, L_00000225f73938b0, L_00000225f7393310, C4<0>, C4<0>;
L_00000225f73c4ec0 .functor XOR 1, L_00000225f73c42f0, L_00000225f73933b0, C4<0>, C4<0>;
v00000225f7250f30_0 .net "Debe", 0 0, L_00000225f73c41a0;  1 drivers
v00000225f72500d0_0 .net "Din", 0 0, L_00000225f73933b0;  1 drivers
v00000225f7250170_0 .net "Dout", 0 0, L_00000225f73c4ec0;  1 drivers
v00000225f7250350_0 .net "Ri", 0 0, L_00000225f7393310;  1 drivers
v00000225f72503f0_0 .net "Si", 0 0, L_00000225f73938b0;  1 drivers
v00000225f7250490_0 .net *"_ivl_0", 0 0, L_00000225f73c3fe0;  1 drivers
v00000225f7251070_0 .net *"_ivl_10", 0 0, L_00000225f73c43d0;  1 drivers
v00000225f7253f50_0 .net *"_ivl_14", 0 0, L_00000225f73c42f0;  1 drivers
v00000225f7252c90_0 .net *"_ivl_2", 0 0, L_00000225f73c40c0;  1 drivers
v00000225f7252a10_0 .net *"_ivl_4", 0 0, L_00000225f73c4130;  1 drivers
v00000225f7253910_0 .net *"_ivl_6", 0 0, L_00000225f73c4830;  1 drivers
v00000225f7252470_0 .net *"_ivl_8", 0 0, L_00000225f73c4a60;  1 drivers
S_00000225f7225570 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708ec50 .param/l "i" 0 5 28, +C4<011>;
S_00000225f7227640 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7225570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c4ad0 .functor NOT 1, L_00000225f7394b70, C4<0>, C4<0>, C4<0>;
L_00000225f73c4440 .functor AND 1, L_00000225f73c4ad0, L_00000225f7395070, C4<1>, C4<1>;
L_00000225f73c5080 .functor NOT 1, L_00000225f7394b70, C4<0>, C4<0>, C4<0>;
L_00000225f73c4360 .functor AND 1, L_00000225f73c5080, L_00000225f7394670, C4<1>, C4<1>;
L_00000225f73c5160 .functor OR 1, L_00000225f73c4440, L_00000225f73c4360, C4<0>, C4<0>;
L_00000225f73c44b0 .functor AND 1, L_00000225f7395070, L_00000225f7394670, C4<1>, C4<1>;
L_00000225f73c4f30 .functor OR 1, L_00000225f73c5160, L_00000225f73c44b0, C4<0>, C4<0>;
L_00000225f73c5010 .functor XOR 1, L_00000225f7394b70, L_00000225f7395070, C4<0>, C4<0>;
L_00000225f73c4520 .functor XOR 1, L_00000225f73c5010, L_00000225f7394670, C4<0>, C4<0>;
v00000225f7253cd0_0 .net "Debe", 0 0, L_00000225f73c4f30;  1 drivers
v00000225f7252970_0 .net "Din", 0 0, L_00000225f7394670;  1 drivers
v00000225f7253370_0 .net "Dout", 0 0, L_00000225f73c4520;  1 drivers
v00000225f72539b0_0 .net "Ri", 0 0, L_00000225f7395070;  1 drivers
v00000225f7253b90_0 .net "Si", 0 0, L_00000225f7394b70;  1 drivers
v00000225f7253410_0 .net *"_ivl_0", 0 0, L_00000225f73c4ad0;  1 drivers
v00000225f7253a50_0 .net *"_ivl_10", 0 0, L_00000225f73c44b0;  1 drivers
v00000225f7251bb0_0 .net *"_ivl_14", 0 0, L_00000225f73c5010;  1 drivers
v00000225f7251a70_0 .net *"_ivl_2", 0 0, L_00000225f73c4440;  1 drivers
v00000225f72520b0_0 .net *"_ivl_4", 0 0, L_00000225f73c5080;  1 drivers
v00000225f7251b10_0 .net *"_ivl_6", 0 0, L_00000225f73c4360;  1 drivers
v00000225f7253af0_0 .net *"_ivl_8", 0 0, L_00000225f73c5160;  1 drivers
S_00000225f7225ed0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708e7d0 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f7228900 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7225ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c4590 .functor NOT 1, L_00000225f7393450, C4<0>, C4<0>, C4<0>;
L_00000225f73c5400 .functor AND 1, L_00000225f73c4590, L_00000225f7393950, C4<1>, C4<1>;
L_00000225f73c48a0 .functor NOT 1, L_00000225f7393450, C4<0>, C4<0>, C4<0>;
L_00000225f73c4670 .functor AND 1, L_00000225f73c48a0, L_00000225f7394df0, C4<1>, C4<1>;
L_00000225f73c46e0 .functor OR 1, L_00000225f73c5400, L_00000225f73c4670, C4<0>, C4<0>;
L_00000225f73c47c0 .functor AND 1, L_00000225f7393950, L_00000225f7394df0, C4<1>, C4<1>;
L_00000225f73c4c20 .functor OR 1, L_00000225f73c46e0, L_00000225f73c47c0, C4<0>, C4<0>;
L_00000225f73c65f0 .functor XOR 1, L_00000225f7393450, L_00000225f7393950, C4<0>, C4<0>;
L_00000225f73c72a0 .functor XOR 1, L_00000225f73c65f0, L_00000225f7394df0, C4<0>, C4<0>;
v00000225f7253c30_0 .net "Debe", 0 0, L_00000225f73c4c20;  1 drivers
v00000225f7253ff0_0 .net "Din", 0 0, L_00000225f7394df0;  1 drivers
v00000225f7252010_0 .net "Dout", 0 0, L_00000225f73c72a0;  1 drivers
v00000225f7252f10_0 .net "Ri", 0 0, L_00000225f7393950;  1 drivers
v00000225f7253d70_0 .net "Si", 0 0, L_00000225f7393450;  1 drivers
v00000225f7253e10_0 .net *"_ivl_0", 0 0, L_00000225f73c4590;  1 drivers
v00000225f7253eb0_0 .net *"_ivl_10", 0 0, L_00000225f73c47c0;  1 drivers
v00000225f72526f0_0 .net *"_ivl_14", 0 0, L_00000225f73c65f0;  1 drivers
v00000225f72537d0_0 .net *"_ivl_2", 0 0, L_00000225f73c5400;  1 drivers
v00000225f7252790_0 .net *"_ivl_4", 0 0, L_00000225f73c48a0;  1 drivers
v00000225f7254090_0 .net *"_ivl_6", 0 0, L_00000225f73c4670;  1 drivers
v00000225f7253050_0 .net *"_ivl_8", 0 0, L_00000225f73c46e0;  1 drivers
S_00000225f72266a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708ecd0 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f7227960 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f72266a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c5ef0 .functor NOT 1, L_00000225f7394c10, C4<0>, C4<0>, C4<0>;
L_00000225f73c5be0 .functor AND 1, L_00000225f73c5ef0, L_00000225f7394490, C4<1>, C4<1>;
L_00000225f73c6890 .functor NOT 1, L_00000225f7394c10, C4<0>, C4<0>, C4<0>;
L_00000225f73c6b30 .functor AND 1, L_00000225f73c6890, L_00000225f73951b0, C4<1>, C4<1>;
L_00000225f73c6c10 .functor OR 1, L_00000225f73c5be0, L_00000225f73c6b30, C4<0>, C4<0>;
L_00000225f73c5d30 .functor AND 1, L_00000225f7394490, L_00000225f73951b0, C4<1>, C4<1>;
L_00000225f73c71c0 .functor OR 1, L_00000225f73c6c10, L_00000225f73c5d30, C4<0>, C4<0>;
L_00000225f73c6ac0 .functor XOR 1, L_00000225f7394c10, L_00000225f7394490, C4<0>, C4<0>;
L_00000225f73c73f0 .functor XOR 1, L_00000225f73c6ac0, L_00000225f73951b0, C4<0>, C4<0>;
v00000225f7252fb0_0 .net "Debe", 0 0, L_00000225f73c71c0;  1 drivers
v00000225f7251e30_0 .net "Din", 0 0, L_00000225f73951b0;  1 drivers
v00000225f72535f0_0 .net "Dout", 0 0, L_00000225f73c73f0;  1 drivers
v00000225f72519d0_0 .net "Ri", 0 0, L_00000225f7394490;  1 drivers
v00000225f7252650_0 .net "Si", 0 0, L_00000225f7394c10;  1 drivers
v00000225f7253730_0 .net *"_ivl_0", 0 0, L_00000225f73c5ef0;  1 drivers
v00000225f7251930_0 .net *"_ivl_10", 0 0, L_00000225f73c5d30;  1 drivers
v00000225f7251c50_0 .net *"_ivl_14", 0 0, L_00000225f73c6ac0;  1 drivers
v00000225f7251cf0_0 .net *"_ivl_2", 0 0, L_00000225f73c5be0;  1 drivers
v00000225f7251d90_0 .net *"_ivl_4", 0 0, L_00000225f73c6890;  1 drivers
v00000225f72530f0_0 .net *"_ivl_6", 0 0, L_00000225f73c6b30;  1 drivers
v00000225f7252ab0_0 .net *"_ivl_8", 0 0, L_00000225f73c6c10;  1 drivers
S_00000225f7225890 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f708fa50 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f7227190 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7225890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c5b70 .functor NOT 1, L_00000225f73939f0, C4<0>, C4<0>, C4<0>;
L_00000225f73c7000 .functor AND 1, L_00000225f73c5b70, L_00000225f7393770, C4<1>, C4<1>;
L_00000225f73c5da0 .functor NOT 1, L_00000225f73939f0, C4<0>, C4<0>, C4<0>;
L_00000225f73c7310 .functor AND 1, L_00000225f73c5da0, L_00000225f7393810, C4<1>, C4<1>;
L_00000225f73c6510 .functor OR 1, L_00000225f73c7000, L_00000225f73c7310, C4<0>, C4<0>;
L_00000225f73c6660 .functor AND 1, L_00000225f7393770, L_00000225f7393810, C4<1>, C4<1>;
L_00000225f73c6c80 .functor OR 1, L_00000225f73c6510, L_00000225f73c6660, C4<0>, C4<0>;
L_00000225f73c6ba0 .functor XOR 1, L_00000225f73939f0, L_00000225f7393770, C4<0>, C4<0>;
L_00000225f73c5e10 .functor XOR 1, L_00000225f73c6ba0, L_00000225f7393810, C4<0>, C4<0>;
v00000225f7251ed0_0 .net "Debe", 0 0, L_00000225f73c6c80;  1 drivers
v00000225f7252330_0 .net "Din", 0 0, L_00000225f7393810;  1 drivers
v00000225f7251f70_0 .net "Dout", 0 0, L_00000225f73c5e10;  1 drivers
v00000225f7252b50_0 .net "Ri", 0 0, L_00000225f7393770;  1 drivers
v00000225f7252150_0 .net "Si", 0 0, L_00000225f73939f0;  1 drivers
v00000225f7253550_0 .net *"_ivl_0", 0 0, L_00000225f73c5b70;  1 drivers
v00000225f72521f0_0 .net *"_ivl_10", 0 0, L_00000225f73c6660;  1 drivers
v00000225f72534b0_0 .net *"_ivl_14", 0 0, L_00000225f73c6ba0;  1 drivers
v00000225f7252290_0 .net *"_ivl_2", 0 0, L_00000225f73c7000;  1 drivers
v00000225f7252830_0 .net *"_ivl_4", 0 0, L_00000225f73c5da0;  1 drivers
v00000225f7252510_0 .net *"_ivl_6", 0 0, L_00000225f73c7310;  1 drivers
v00000225f72523d0_0 .net *"_ivl_8", 0 0, L_00000225f73c6510;  1 drivers
S_00000225f7227000 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f72274b0;
 .timescale -9 -12;
P_00000225f7090490 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f7227af0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7227000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73c5c50 .functor NOT 1, L_00000225f73945d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c6d60 .functor AND 1, L_00000225f73c5c50, L_00000225f73943f0, C4<1>, C4<1>;
L_00000225f73c7380 .functor NOT 1, L_00000225f73945d0, C4<0>, C4<0>, C4<0>;
L_00000225f73c5e80 .functor AND 1, L_00000225f73c7380, L_00000225f7393a90, C4<1>, C4<1>;
L_00000225f73c6040 .functor OR 1, L_00000225f73c6d60, L_00000225f73c5e80, C4<0>, C4<0>;
L_00000225f73c7620 .functor AND 1, L_00000225f73943f0, L_00000225f7393a90, C4<1>, C4<1>;
L_00000225f73c7460 .functor OR 1, L_00000225f73c6040, L_00000225f73c7620, C4<0>, C4<0>;
L_00000225f73c5f60 .functor XOR 1, L_00000225f73945d0, L_00000225f73943f0, C4<0>, C4<0>;
L_00000225f73c5cc0 .functor XOR 1, L_00000225f73c5f60, L_00000225f7393a90, C4<0>, C4<0>;
v00000225f72525b0_0 .net "Debe", 0 0, L_00000225f73c7460;  1 drivers
v00000225f72528d0_0 .net "Din", 0 0, L_00000225f7393a90;  1 drivers
v00000225f7252bf0_0 .net "Dout", 0 0, L_00000225f73c5cc0;  1 drivers
v00000225f7252d30_0 .net "Ri", 0 0, L_00000225f73943f0;  1 drivers
v00000225f7252dd0_0 .net "Si", 0 0, L_00000225f73945d0;  1 drivers
v00000225f7253190_0 .net *"_ivl_0", 0 0, L_00000225f73c5c50;  1 drivers
v00000225f7253230_0 .net *"_ivl_10", 0 0, L_00000225f73c7620;  1 drivers
v00000225f7252e70_0 .net *"_ivl_14", 0 0, L_00000225f73c5f60;  1 drivers
v00000225f72532d0_0 .net *"_ivl_2", 0 0, L_00000225f73c6d60;  1 drivers
v00000225f7253690_0 .net *"_ivl_4", 0 0, L_00000225f73c7380;  1 drivers
v00000225f7253870_0 .net *"_ivl_6", 0 0, L_00000225f73c5e80;  1 drivers
v00000225f7256430_0 .net *"_ivl_8", 0 0, L_00000225f73c6040;  1 drivers
S_00000225f7227c80 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_00000225f7218f00 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_00000225f7218f38 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_00000225f7218f70 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_00000225f73a8f60 .functor BUFZ 23, L_00000225f7390430, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_00000225f73a8080 .functor BUFZ 8, L_00000225f738e090, C4<00000000>, C4<00000000>, C4<00000000>;
v00000225f7240ef0_0 .net "A", 24 0, L_00000225f738d870;  1 drivers
v00000225f72417b0_0 .net "B", 24 0, L_00000225f738ba70;  1 drivers
v00000225f72427f0_0 .net "C", 25 0, L_00000225f738cb50;  1 drivers
v00000225f72401d0_0 .net "ExpIn", 7 0, L_00000225f738b070;  alias, 1 drivers
v00000225f72415d0_0 .net "ExpOut", 7 0, L_00000225f73a8080;  alias, 1 drivers
v00000225f7240270_0 .net "F", 22 0, L_00000225f73a8f60;  alias, 1 drivers
v00000225f7240590_0 .net "R", 23 0, L_00000225f738a990;  alias, 1 drivers
v00000225f7241e90_0 .net "S", 23 0, L_00000225f7388f50;  alias, 1 drivers
L_00000225f72e7420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7240f90_0 .net/2u *"_ivl_183", 0 0, L_00000225f72e7420;  1 drivers
v00000225f7242070_0 .net *"_ivl_188", 22 0, L_00000225f738d9b0;  1 drivers
v00000225f7240630_0 .net *"_ivl_190", 0 0, L_00000225f738da50;  1 drivers
v00000225f7241350_0 .net *"_ivl_192", 0 0, L_00000225f738bbb0;  1 drivers
L_00000225f72e7468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225f7241fd0_0 .net/2u *"_ivl_193", 1 0, L_00000225f72e7468;  1 drivers
v00000225f7241ad0_0 .net *"_ivl_195", 27 0, L_00000225f738c3d0;  1 drivers
v00000225f7240d10_0 .net *"_ivl_197", 30 0, L_00000225f738daf0;  1 drivers
L_00000225f72e74b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f7242750_0 .net *"_ivl_200", 2 0, L_00000225f72e74b0;  1 drivers
v00000225f7240310_0 .net *"_ivl_202", 22 0, L_00000225f738db90;  1 drivers
v00000225f72413f0_0 .net *"_ivl_204", 0 0, L_00000225f738bd90;  1 drivers
L_00000225f72e74f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f7240450_0 .net/2u *"_ivl_205", 2 0, L_00000225f72e74f8;  1 drivers
v00000225f72403b0_0 .net *"_ivl_207", 27 0, L_00000225f738be30;  1 drivers
v00000225f7241c10_0 .net *"_ivl_209", 30 0, L_00000225f738c6f0;  1 drivers
L_00000225f72e7540 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000225f7241f30_0 .net *"_ivl_212", 2 0, L_00000225f72e7540;  1 drivers
L_00000225f72e7588 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000225f72406d0_0 .net/2u *"_ivl_215", 7 0, L_00000225f72e7588;  1 drivers
v00000225f7241cb0_0 .net *"_ivl_217", 7 0, L_00000225f738c010;  1 drivers
v00000225f7242430_0 .net "carry", 0 0, L_00000225f738d910;  1 drivers
v00000225f7240770_0 .net "exp_for_round", 7 0, L_00000225f738bed0;  1 drivers
v00000225f7241030_0 .net "exp_rounded", 7 0, L_00000225f738e090;  1 drivers
v00000225f7240810_0 .net "frac_rounded", 22 0, L_00000225f7390430;  1 drivers
v00000225f7241850_0 .net "guard_R", 0 0, L_00000225f73893b0;  alias, 1 drivers
v00000225f7242570_0 .net "guard_S", 0 0, L_00000225f738b430;  alias, 1 drivers
v00000225f7241490_0 .net "ms_for_round", 30 0, L_00000225f738cab0;  1 drivers
v00000225f7241990_0 .net "sticky_for_round", 0 0, L_00000225f73a3770;  alias, 1 drivers
v00000225f72410d0_0 .net "sum_bits", 24 0, L_00000225f738d730;  1 drivers
L_00000225f73899f0 .part L_00000225f738d870, 0, 1;
L_00000225f738b570 .part L_00000225f738ba70, 0, 1;
L_00000225f7388e10 .part L_00000225f738cb50, 0, 1;
L_00000225f738a030 .part L_00000225f738d870, 1, 1;
L_00000225f738a210 .part L_00000225f738ba70, 1, 1;
L_00000225f738a2b0 .part L_00000225f738cb50, 1, 1;
L_00000225f7389770 .part L_00000225f738d870, 2, 1;
L_00000225f7388eb0 .part L_00000225f738ba70, 2, 1;
L_00000225f738a710 .part L_00000225f738cb50, 2, 1;
L_00000225f7389810 .part L_00000225f738d870, 3, 1;
L_00000225f738a8f0 .part L_00000225f738ba70, 3, 1;
L_00000225f73898b0 .part L_00000225f738cb50, 3, 1;
L_00000225f7388ff0 .part L_00000225f738d870, 4, 1;
L_00000225f7389130 .part L_00000225f738ba70, 4, 1;
L_00000225f73891d0 .part L_00000225f738cb50, 4, 1;
L_00000225f7389950 .part L_00000225f738d870, 5, 1;
L_00000225f7389270 .part L_00000225f738ba70, 5, 1;
L_00000225f738aad0 .part L_00000225f738cb50, 5, 1;
L_00000225f7389310 .part L_00000225f738d870, 6, 1;
L_00000225f7389a90 .part L_00000225f738ba70, 6, 1;
L_00000225f738a0d0 .part L_00000225f738cb50, 6, 1;
L_00000225f7389b30 .part L_00000225f738d870, 7, 1;
L_00000225f738a5d0 .part L_00000225f738ba70, 7, 1;
L_00000225f7389bd0 .part L_00000225f738cb50, 7, 1;
L_00000225f7389c70 .part L_00000225f738d870, 8, 1;
L_00000225f7389d10 .part L_00000225f738ba70, 8, 1;
L_00000225f738a7b0 .part L_00000225f738cb50, 8, 1;
L_00000225f738a850 .part L_00000225f738d870, 9, 1;
L_00000225f738ab70 .part L_00000225f738ba70, 9, 1;
L_00000225f738ac10 .part L_00000225f738cb50, 9, 1;
L_00000225f738acb0 .part L_00000225f738d870, 10, 1;
L_00000225f738ad50 .part L_00000225f738ba70, 10, 1;
L_00000225f738ae90 .part L_00000225f738cb50, 10, 1;
L_00000225f738c830 .part L_00000225f738d870, 11, 1;
L_00000225f738dd70 .part L_00000225f738ba70, 11, 1;
L_00000225f738b6b0 .part L_00000225f738cb50, 11, 1;
L_00000225f738ca10 .part L_00000225f738d870, 12, 1;
L_00000225f738cf10 .part L_00000225f738ba70, 12, 1;
L_00000225f738bcf0 .part L_00000225f738cb50, 12, 1;
L_00000225f738cc90 .part L_00000225f738d870, 13, 1;
L_00000225f738b610 .part L_00000225f738ba70, 13, 1;
L_00000225f738bc50 .part L_00000225f738cb50, 13, 1;
L_00000225f738c5b0 .part L_00000225f738d870, 14, 1;
L_00000225f738d7d0 .part L_00000225f738ba70, 14, 1;
L_00000225f738dcd0 .part L_00000225f738cb50, 14, 1;
L_00000225f738d230 .part L_00000225f738d870, 15, 1;
L_00000225f738b9d0 .part L_00000225f738ba70, 15, 1;
L_00000225f738c650 .part L_00000225f738cb50, 15, 1;
L_00000225f738c790 .part L_00000225f738d870, 16, 1;
L_00000225f738dc30 .part L_00000225f738ba70, 16, 1;
L_00000225f738cd30 .part L_00000225f738cb50, 16, 1;
L_00000225f738c8d0 .part L_00000225f738d870, 17, 1;
L_00000225f738b750 .part L_00000225f738ba70, 17, 1;
L_00000225f738cbf0 .part L_00000225f738cb50, 17, 1;
L_00000225f738c1f0 .part L_00000225f738d870, 18, 1;
L_00000225f738cdd0 .part L_00000225f738ba70, 18, 1;
L_00000225f738d190 .part L_00000225f738cb50, 18, 1;
L_00000225f738ce70 .part L_00000225f738d870, 19, 1;
L_00000225f738d2d0 .part L_00000225f738ba70, 19, 1;
L_00000225f738d5f0 .part L_00000225f738cb50, 19, 1;
L_00000225f738b7f0 .part L_00000225f738d870, 20, 1;
L_00000225f738c0b0 .part L_00000225f738ba70, 20, 1;
L_00000225f738cfb0 .part L_00000225f738cb50, 20, 1;
L_00000225f738b890 .part L_00000225f738d870, 21, 1;
L_00000225f738d050 .part L_00000225f738ba70, 21, 1;
L_00000225f738bb10 .part L_00000225f738cb50, 21, 1;
L_00000225f738d690 .part L_00000225f738d870, 22, 1;
L_00000225f738d0f0 .part L_00000225f738ba70, 22, 1;
L_00000225f738c150 .part L_00000225f738cb50, 22, 1;
L_00000225f738d370 .part L_00000225f738d870, 23, 1;
L_00000225f738d410 .part L_00000225f738ba70, 23, 1;
L_00000225f738d4b0 .part L_00000225f738cb50, 23, 1;
L_00000225f738b930 .part L_00000225f738d870, 24, 1;
L_00000225f738c330 .part L_00000225f738ba70, 24, 1;
L_00000225f738d550 .part L_00000225f738cb50, 24, 1;
LS_00000225f738d730_0_0 .concat8 [ 1 1 1 1], L_00000225f73a4ab0, L_00000225f73a5450, L_00000225f73a6170, L_00000225f73a5df0;
LS_00000225f738d730_0_4 .concat8 [ 1 1 1 1], L_00000225f73a5290, L_00000225f73a5bc0, L_00000225f73a5c30, L_00000225f73a5140;
LS_00000225f738d730_0_8 .concat8 [ 1 1 1 1], L_00000225f73a4e30, L_00000225f73a7bb0, L_00000225f73a6640, L_00000225f73a7440;
LS_00000225f738d730_0_12 .concat8 [ 1 1 1 1], L_00000225f73a72f0, L_00000225f73a7de0, L_00000225f73a7f30, L_00000225f73a73d0;
LS_00000225f738d730_0_16 .concat8 [ 1 1 1 1], L_00000225f73a7ad0, L_00000225f73a78a0, L_00000225f73a8320, L_00000225f73a9350;
LS_00000225f738d730_0_20 .concat8 [ 1 1 1 1], L_00000225f73a8240, L_00000225f73a9040, L_00000225f73a9660, L_00000225f73a8be0;
LS_00000225f738d730_0_24 .concat8 [ 1 0 0 0], L_00000225f73a8a90;
LS_00000225f738d730_1_0 .concat8 [ 4 4 4 4], LS_00000225f738d730_0_0, LS_00000225f738d730_0_4, LS_00000225f738d730_0_8, LS_00000225f738d730_0_12;
LS_00000225f738d730_1_4 .concat8 [ 4 4 1 0], LS_00000225f738d730_0_16, LS_00000225f738d730_0_20, LS_00000225f738d730_0_24;
L_00000225f738d730 .concat8 [ 16 9 0 0], LS_00000225f738d730_1_0, LS_00000225f738d730_1_4;
L_00000225f738d870 .concat [ 1 24 0 0], L_00000225f738b430, L_00000225f7388f50;
L_00000225f738ba70 .concat [ 1 24 0 0], L_00000225f73893b0, L_00000225f738a990;
LS_00000225f738cb50_0_0 .concat8 [ 1 1 1 1], L_00000225f72e7420, L_00000225f73a5990, L_00000225f73a5ed0, L_00000225f73a5a00;
LS_00000225f738cb50_0_4 .concat8 [ 1 1 1 1], L_00000225f73a4d50, L_00000225f73a5f40, L_00000225f73a4ff0, L_00000225f73a4dc0;
LS_00000225f738cb50_0_8 .concat8 [ 1 1 1 1], L_00000225f73a5ca0, L_00000225f73a51b0, L_00000225f73a7b40, L_00000225f73a7e50;
LS_00000225f738cb50_0_12 .concat8 [ 1 1 1 1], L_00000225f73a7520, L_00000225f73a64f0, L_00000225f73a6aa0, L_00000225f73a6410;
LS_00000225f738cb50_0_16 .concat8 [ 1 1 1 1], L_00000225f73a6db0, L_00000225f73a6fe0, L_00000225f73a74b0, L_00000225f73a84e0;
LS_00000225f738cb50_0_20 .concat8 [ 1 1 1 1], L_00000225f73a8710, L_00000225f73a8fd0, L_00000225f73a90b0, L_00000225f73a86a0;
LS_00000225f738cb50_0_24 .concat8 [ 1 1 0 0], L_00000225f73a8940, L_00000225f73a8cc0;
LS_00000225f738cb50_1_0 .concat8 [ 4 4 4 4], LS_00000225f738cb50_0_0, LS_00000225f738cb50_0_4, LS_00000225f738cb50_0_8, LS_00000225f738cb50_0_12;
LS_00000225f738cb50_1_4 .concat8 [ 4 4 2 0], LS_00000225f738cb50_0_16, LS_00000225f738cb50_0_20, LS_00000225f738cb50_0_24;
L_00000225f738cb50 .concat8 [ 16 10 0 0], LS_00000225f738cb50_1_0, LS_00000225f738cb50_1_4;
L_00000225f738d910 .part L_00000225f738cb50, 25, 1;
L_00000225f738d9b0 .part L_00000225f738d730, 2, 23;
L_00000225f738da50 .part L_00000225f738d730, 1, 1;
L_00000225f738bbb0 .part L_00000225f738d730, 0, 1;
LS_00000225f738c3d0_0_0 .concat [ 1 2 1 1], L_00000225f73a3770, L_00000225f72e7468, L_00000225f738bbb0, L_00000225f738da50;
LS_00000225f738c3d0_0_4 .concat [ 23 0 0 0], L_00000225f738d9b0;
L_00000225f738c3d0 .concat [ 5 23 0 0], LS_00000225f738c3d0_0_0, LS_00000225f738c3d0_0_4;
L_00000225f738daf0 .concat [ 28 3 0 0], L_00000225f738c3d0, L_00000225f72e74b0;
L_00000225f738db90 .part L_00000225f738d730, 1, 23;
L_00000225f738bd90 .part L_00000225f738d730, 0, 1;
L_00000225f738be30 .concat [ 1 3 1 23], L_00000225f73a3770, L_00000225f72e74f8, L_00000225f738bd90, L_00000225f738db90;
L_00000225f738c6f0 .concat [ 28 3 0 0], L_00000225f738be30, L_00000225f72e7540;
L_00000225f738cab0 .functor MUXZ 31, L_00000225f738c6f0, L_00000225f738daf0, L_00000225f738d910, C4<>;
L_00000225f738c010 .arith/sum 8, L_00000225f738b070, L_00000225f72e7588;
L_00000225f738bed0 .functor MUXZ 8, L_00000225f738b070, L_00000225f738c010, L_00000225f738d910, C4<>;
L_00000225f738f5d0 .part L_00000225f738cab0, 0, 28;
S_00000225f7225a20 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708ba90 .param/l "i" 0 5 102, +C4<00>;
S_00000225f72269c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7225a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a6330 .functor AND 1, L_00000225f73899f0, L_00000225f738b570, C4<1>, C4<1>;
L_00000225f73a5b50 .functor AND 1, L_00000225f738b570, L_00000225f7388e10, C4<1>, C4<1>;
L_00000225f73a5220 .functor OR 1, L_00000225f73a6330, L_00000225f73a5b50, C4<0>, C4<0>;
L_00000225f73a5370 .functor AND 1, L_00000225f73899f0, L_00000225f7388e10, C4<1>, C4<1>;
L_00000225f73a5990 .functor OR 1, L_00000225f73a5220, L_00000225f73a5370, C4<0>, C4<0>;
L_00000225f73a58b0 .functor XOR 1, L_00000225f73899f0, L_00000225f738b570, C4<0>, C4<0>;
L_00000225f73a4ab0 .functor XOR 1, L_00000225f73a58b0, L_00000225f7388e10, C4<0>, C4<0>;
v00000225f72549f0_0 .net "Debe", 0 0, L_00000225f73a5990;  1 drivers
v00000225f7254a90_0 .net "Din", 0 0, L_00000225f7388e10;  1 drivers
v00000225f7254b30_0 .net "Dout", 0 0, L_00000225f73a4ab0;  1 drivers
v00000225f7254bd0_0 .net "Ri", 0 0, L_00000225f738b570;  1 drivers
v00000225f7256610_0 .net "Si", 0 0, L_00000225f73899f0;  1 drivers
v00000225f7254d10_0 .net *"_ivl_0", 0 0, L_00000225f73a6330;  1 drivers
v00000225f7254e50_0 .net *"_ivl_10", 0 0, L_00000225f73a58b0;  1 drivers
v00000225f72541d0_0 .net *"_ivl_2", 0 0, L_00000225f73a5b50;  1 drivers
v00000225f7255350_0 .net *"_ivl_4", 0 0, L_00000225f73a5220;  1 drivers
v00000225f72553f0_0 .net *"_ivl_6", 0 0, L_00000225f73a5370;  1 drivers
S_00000225f72261f0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708f690 .param/l "i" 0 5 102, +C4<01>;
S_00000225f7226510 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f72261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a48f0 .functor AND 1, L_00000225f738a030, L_00000225f738a210, C4<1>, C4<1>;
L_00000225f73a56f0 .functor AND 1, L_00000225f738a210, L_00000225f738a2b0, C4<1>, C4<1>;
L_00000225f73a4c00 .functor OR 1, L_00000225f73a48f0, L_00000225f73a56f0, C4<0>, C4<0>;
L_00000225f73a4c70 .functor AND 1, L_00000225f738a030, L_00000225f738a2b0, C4<1>, C4<1>;
L_00000225f73a5ed0 .functor OR 1, L_00000225f73a4c00, L_00000225f73a4c70, C4<0>, C4<0>;
L_00000225f73a57d0 .functor XOR 1, L_00000225f738a030, L_00000225f738a210, C4<0>, C4<0>;
L_00000225f73a5450 .functor XOR 1, L_00000225f73a57d0, L_00000225f738a2b0, C4<0>, C4<0>;
v00000225f7255490_0 .net "Debe", 0 0, L_00000225f73a5ed0;  1 drivers
v00000225f7255530_0 .net "Din", 0 0, L_00000225f738a2b0;  1 drivers
v00000225f7255670_0 .net "Dout", 0 0, L_00000225f73a5450;  1 drivers
v00000225f7257bf0_0 .net "Ri", 0 0, L_00000225f738a210;  1 drivers
v00000225f7256b10_0 .net "Si", 0 0, L_00000225f738a030;  1 drivers
v00000225f7258ff0_0 .net *"_ivl_0", 0 0, L_00000225f73a48f0;  1 drivers
v00000225f72589b0_0 .net *"_ivl_10", 0 0, L_00000225f73a57d0;  1 drivers
v00000225f7257470_0 .net *"_ivl_2", 0 0, L_00000225f73a56f0;  1 drivers
v00000225f72573d0_0 .net *"_ivl_4", 0 0, L_00000225f73a4c00;  1 drivers
v00000225f7259090_0 .net *"_ivl_6", 0 0, L_00000225f73a4c70;  1 drivers
S_00000225f7226ce0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708ff10 .param/l "i" 0 5 102, +C4<010>;
S_00000225f7228770 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7226ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a4b90 .functor AND 1, L_00000225f7389770, L_00000225f7388eb0, C4<1>, C4<1>;
L_00000225f73a47a0 .functor AND 1, L_00000225f7388eb0, L_00000225f738a710, C4<1>, C4<1>;
L_00000225f73a6100 .functor OR 1, L_00000225f73a4b90, L_00000225f73a47a0, C4<0>, C4<0>;
L_00000225f73a5060 .functor AND 1, L_00000225f7389770, L_00000225f738a710, C4<1>, C4<1>;
L_00000225f73a5a00 .functor OR 1, L_00000225f73a6100, L_00000225f73a5060, C4<0>, C4<0>;
L_00000225f73a5760 .functor XOR 1, L_00000225f7389770, L_00000225f7388eb0, C4<0>, C4<0>;
L_00000225f73a6170 .functor XOR 1, L_00000225f73a5760, L_00000225f738a710, C4<0>, C4<0>;
v00000225f7257650_0 .net "Debe", 0 0, L_00000225f73a5a00;  1 drivers
v00000225f72587d0_0 .net "Din", 0 0, L_00000225f738a710;  1 drivers
v00000225f7256c50_0 .net "Dout", 0 0, L_00000225f73a6170;  1 drivers
v00000225f7257d30_0 .net "Ri", 0 0, L_00000225f7388eb0;  1 drivers
v00000225f7257510_0 .net "Si", 0 0, L_00000225f7389770;  1 drivers
v00000225f7258af0_0 .net *"_ivl_0", 0 0, L_00000225f73a4b90;  1 drivers
v00000225f7258a50_0 .net *"_ivl_10", 0 0, L_00000225f73a5760;  1 drivers
v00000225f7258b90_0 .net *"_ivl_2", 0 0, L_00000225f73a47a0;  1 drivers
v00000225f7258c30_0 .net *"_ivl_4", 0 0, L_00000225f73a6100;  1 drivers
v00000225f7258550_0 .net *"_ivl_6", 0 0, L_00000225f73a5060;  1 drivers
S_00000225f7228c20 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708f650 .param/l "i" 0 5 102, +C4<011>;
S_00000225f7228db0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7228c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a55a0 .functor AND 1, L_00000225f7389810, L_00000225f738a8f0, C4<1>, C4<1>;
L_00000225f73a5e60 .functor AND 1, L_00000225f738a8f0, L_00000225f73898b0, C4<1>, C4<1>;
L_00000225f73a54c0 .functor OR 1, L_00000225f73a55a0, L_00000225f73a5e60, C4<0>, C4<0>;
L_00000225f73a5a70 .functor AND 1, L_00000225f7389810, L_00000225f73898b0, C4<1>, C4<1>;
L_00000225f73a4d50 .functor OR 1, L_00000225f73a54c0, L_00000225f73a5a70, C4<0>, C4<0>;
L_00000225f73a5ae0 .functor XOR 1, L_00000225f7389810, L_00000225f738a8f0, C4<0>, C4<0>;
L_00000225f73a5df0 .functor XOR 1, L_00000225f73a5ae0, L_00000225f73898b0, C4<0>, C4<0>;
v00000225f7258cd0_0 .net "Debe", 0 0, L_00000225f73a4d50;  1 drivers
v00000225f7258d70_0 .net "Din", 0 0, L_00000225f73898b0;  1 drivers
v00000225f7257a10_0 .net "Dout", 0 0, L_00000225f73a5df0;  1 drivers
v00000225f72575b0_0 .net "Ri", 0 0, L_00000225f738a8f0;  1 drivers
v00000225f72582d0_0 .net "Si", 0 0, L_00000225f7389810;  1 drivers
v00000225f7257fb0_0 .net *"_ivl_0", 0 0, L_00000225f73a55a0;  1 drivers
v00000225f7258eb0_0 .net *"_ivl_10", 0 0, L_00000225f73a5ae0;  1 drivers
v00000225f7257dd0_0 .net *"_ivl_2", 0 0, L_00000225f73a5e60;  1 drivers
v00000225f72576f0_0 .net *"_ivl_4", 0 0, L_00000225f73a54c0;  1 drivers
v00000225f7258050_0 .net *"_ivl_6", 0 0, L_00000225f73a5a70;  1 drivers
S_00000225f7227e10 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708fc10 .param/l "i" 0 5 102, +C4<0100>;
S_00000225f7226e70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7227e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a5920 .functor AND 1, L_00000225f7388ff0, L_00000225f7389130, C4<1>, C4<1>;
L_00000225f73a5610 .functor AND 1, L_00000225f7389130, L_00000225f73891d0, C4<1>, C4<1>;
L_00000225f73a62c0 .functor OR 1, L_00000225f73a5920, L_00000225f73a5610, C4<0>, C4<0>;
L_00000225f73a4f80 .functor AND 1, L_00000225f7388ff0, L_00000225f73891d0, C4<1>, C4<1>;
L_00000225f73a5f40 .functor OR 1, L_00000225f73a62c0, L_00000225f73a4f80, C4<0>, C4<0>;
L_00000225f73a53e0 .functor XOR 1, L_00000225f7388ff0, L_00000225f7389130, C4<0>, C4<0>;
L_00000225f73a5290 .functor XOR 1, L_00000225f73a53e0, L_00000225f73891d0, C4<0>, C4<0>;
v00000225f7257290_0 .net "Debe", 0 0, L_00000225f73a5f40;  1 drivers
v00000225f7258e10_0 .net "Din", 0 0, L_00000225f73891d0;  1 drivers
v00000225f7258870_0 .net "Dout", 0 0, L_00000225f73a5290;  1 drivers
v00000225f7256d90_0 .net "Ri", 0 0, L_00000225f7389130;  1 drivers
v00000225f7256bb0_0 .net "Si", 0 0, L_00000225f7388ff0;  1 drivers
v00000225f7258370_0 .net *"_ivl_0", 0 0, L_00000225f73a5920;  1 drivers
v00000225f7258690_0 .net *"_ivl_10", 0 0, L_00000225f73a53e0;  1 drivers
v00000225f7258f50_0 .net *"_ivl_2", 0 0, L_00000225f73a5610;  1 drivers
v00000225f72578d0_0 .net *"_ivl_4", 0 0, L_00000225f73a62c0;  1 drivers
v00000225f7256930_0 .net *"_ivl_6", 0 0, L_00000225f73a4f80;  1 drivers
S_00000225f7225bb0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708fcd0 .param/l "i" 0 5 102, +C4<0101>;
S_00000225f7227fa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7225bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a61e0 .functor AND 1, L_00000225f7389950, L_00000225f7389270, C4<1>, C4<1>;
L_00000225f73a5300 .functor AND 1, L_00000225f7389270, L_00000225f738aad0, C4<1>, C4<1>;
L_00000225f73a6090 .functor OR 1, L_00000225f73a61e0, L_00000225f73a5300, C4<0>, C4<0>;
L_00000225f73a5680 .functor AND 1, L_00000225f7389950, L_00000225f738aad0, C4<1>, C4<1>;
L_00000225f73a4ff0 .functor OR 1, L_00000225f73a6090, L_00000225f73a5680, C4<0>, C4<0>;
L_00000225f73a4ea0 .functor XOR 1, L_00000225f7389950, L_00000225f7389270, C4<0>, C4<0>;
L_00000225f73a5bc0 .functor XOR 1, L_00000225f73a4ea0, L_00000225f738aad0, C4<0>, C4<0>;
v00000225f7258910_0 .net "Debe", 0 0, L_00000225f73a4ff0;  1 drivers
v00000225f7256f70_0 .net "Din", 0 0, L_00000225f738aad0;  1 drivers
v00000225f7256ed0_0 .net "Dout", 0 0, L_00000225f73a5bc0;  1 drivers
v00000225f7257790_0 .net "Ri", 0 0, L_00000225f7389270;  1 drivers
v00000225f7257830_0 .net "Si", 0 0, L_00000225f7389950;  1 drivers
v00000225f7258230_0 .net *"_ivl_0", 0 0, L_00000225f73a61e0;  1 drivers
v00000225f72569d0_0 .net *"_ivl_10", 0 0, L_00000225f73a4ea0;  1 drivers
v00000225f7257ab0_0 .net *"_ivl_2", 0 0, L_00000225f73a5300;  1 drivers
v00000225f7256e30_0 .net *"_ivl_4", 0 0, L_00000225f73a6090;  1 drivers
v00000225f7258410_0 .net *"_ivl_6", 0 0, L_00000225f73a5680;  1 drivers
S_00000225f7227320 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f708fd90 .param/l "i" 0 5 102, +C4<0110>;
S_00000225f7228130 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7227320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a5fb0 .functor AND 1, L_00000225f7389310, L_00000225f7389a90, C4<1>, C4<1>;
L_00000225f73a50d0 .functor AND 1, L_00000225f7389a90, L_00000225f738a0d0, C4<1>, C4<1>;
L_00000225f73a6250 .functor OR 1, L_00000225f73a5fb0, L_00000225f73a50d0, C4<0>, C4<0>;
L_00000225f73a4960 .functor AND 1, L_00000225f7389310, L_00000225f738a0d0, C4<1>, C4<1>;
L_00000225f73a4dc0 .functor OR 1, L_00000225f73a6250, L_00000225f73a4960, C4<0>, C4<0>;
L_00000225f73a5530 .functor XOR 1, L_00000225f7389310, L_00000225f7389a90, C4<0>, C4<0>;
L_00000225f73a5c30 .functor XOR 1, L_00000225f73a5530, L_00000225f738a0d0, C4<0>, C4<0>;
v00000225f7256a70_0 .net "Debe", 0 0, L_00000225f73a4dc0;  1 drivers
v00000225f7257970_0 .net "Din", 0 0, L_00000225f738a0d0;  1 drivers
v00000225f7257b50_0 .net "Dout", 0 0, L_00000225f73a5c30;  1 drivers
v00000225f72580f0_0 .net "Ri", 0 0, L_00000225f7389a90;  1 drivers
v00000225f7256cf0_0 .net "Si", 0 0, L_00000225f7389310;  1 drivers
v00000225f7257010_0 .net *"_ivl_0", 0 0, L_00000225f73a5fb0;  1 drivers
v00000225f7257c90_0 .net *"_ivl_10", 0 0, L_00000225f73a5530;  1 drivers
v00000225f72570b0_0 .net *"_ivl_2", 0 0, L_00000225f73a50d0;  1 drivers
v00000225f7257150_0 .net *"_ivl_4", 0 0, L_00000225f73a6250;  1 drivers
v00000225f7257e70_0 .net *"_ivl_6", 0 0, L_00000225f73a4960;  1 drivers
S_00000225f7225700 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090850 .param/l "i" 0 5 102, +C4<0111>;
S_00000225f72282c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7225700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a5840 .functor AND 1, L_00000225f7389b30, L_00000225f738a5d0, C4<1>, C4<1>;
L_00000225f73a4810 .functor AND 1, L_00000225f738a5d0, L_00000225f7389bd0, C4<1>, C4<1>;
L_00000225f73a6020 .functor OR 1, L_00000225f73a5840, L_00000225f73a4810, C4<0>, C4<0>;
L_00000225f73a49d0 .functor AND 1, L_00000225f7389b30, L_00000225f7389bd0, C4<1>, C4<1>;
L_00000225f73a5ca0 .functor OR 1, L_00000225f73a6020, L_00000225f73a49d0, C4<0>, C4<0>;
L_00000225f73a5d10 .functor XOR 1, L_00000225f7389b30, L_00000225f738a5d0, C4<0>, C4<0>;
L_00000225f73a5140 .functor XOR 1, L_00000225f73a5d10, L_00000225f7389bd0, C4<0>, C4<0>;
v00000225f72571f0_0 .net "Debe", 0 0, L_00000225f73a5ca0;  1 drivers
v00000225f7257f10_0 .net "Din", 0 0, L_00000225f7389bd0;  1 drivers
v00000225f72584b0_0 .net "Dout", 0 0, L_00000225f73a5140;  1 drivers
v00000225f7257330_0 .net "Ri", 0 0, L_00000225f738a5d0;  1 drivers
v00000225f7258190_0 .net "Si", 0 0, L_00000225f7389b30;  1 drivers
v00000225f72585f0_0 .net *"_ivl_0", 0 0, L_00000225f73a5840;  1 drivers
v00000225f7258730_0 .net *"_ivl_10", 0 0, L_00000225f73a5d10;  1 drivers
v00000225f72593b0_0 .net *"_ivl_2", 0 0, L_00000225f73a4810;  1 drivers
v00000225f7259270_0 .net *"_ivl_4", 0 0, L_00000225f73a6020;  1 drivers
v00000225f72598b0_0 .net *"_ivl_6", 0 0, L_00000225f73a49d0;  1 drivers
S_00000225f7228450 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090ed0 .param/l "i" 0 5 102, +C4<01000>;
S_00000225f72285e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7228450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a4880 .functor AND 1, L_00000225f7389c70, L_00000225f7389d10, C4<1>, C4<1>;
L_00000225f73a4a40 .functor AND 1, L_00000225f7389d10, L_00000225f738a7b0, C4<1>, C4<1>;
L_00000225f73a4b20 .functor OR 1, L_00000225f73a4880, L_00000225f73a4a40, C4<0>, C4<0>;
L_00000225f73a5d80 .functor AND 1, L_00000225f7389c70, L_00000225f738a7b0, C4<1>, C4<1>;
L_00000225f73a51b0 .functor OR 1, L_00000225f73a4b20, L_00000225f73a5d80, C4<0>, C4<0>;
L_00000225f73a4ce0 .functor XOR 1, L_00000225f7389c70, L_00000225f7389d10, C4<0>, C4<0>;
L_00000225f73a4e30 .functor XOR 1, L_00000225f73a4ce0, L_00000225f738a7b0, C4<0>, C4<0>;
v00000225f725aad0_0 .net "Debe", 0 0, L_00000225f73a51b0;  1 drivers
v00000225f7259db0_0 .net "Din", 0 0, L_00000225f738a7b0;  1 drivers
v00000225f7259950_0 .net "Dout", 0 0, L_00000225f73a4e30;  1 drivers
v00000225f725adf0_0 .net "Ri", 0 0, L_00000225f7389d10;  1 drivers
v00000225f725a710_0 .net "Si", 0 0, L_00000225f7389c70;  1 drivers
v00000225f725a850_0 .net *"_ivl_0", 0 0, L_00000225f73a4880;  1 drivers
v00000225f725a3f0_0 .net *"_ivl_10", 0 0, L_00000225f73a4ce0;  1 drivers
v00000225f7259810_0 .net *"_ivl_2", 0 0, L_00000225f73a4a40;  1 drivers
v00000225f725a210_0 .net *"_ivl_4", 0 0, L_00000225f73a4b20;  1 drivers
v00000225f725ae90_0 .net *"_ivl_6", 0 0, L_00000225f73a5d80;  1 drivers
S_00000225f72250c0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091250 .param/l "i" 0 5 102, +C4<01001>;
S_00000225f7225250 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f72250c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a4f10 .functor AND 1, L_00000225f738a850, L_00000225f738ab70, C4<1>, C4<1>;
L_00000225f73a6790 .functor AND 1, L_00000225f738ab70, L_00000225f738ac10, C4<1>, C4<1>;
L_00000225f73a6b10 .functor OR 1, L_00000225f73a4f10, L_00000225f73a6790, C4<0>, C4<0>;
L_00000225f73a6f00 .functor AND 1, L_00000225f738a850, L_00000225f738ac10, C4<1>, C4<1>;
L_00000225f73a7b40 .functor OR 1, L_00000225f73a6b10, L_00000225f73a6f00, C4<0>, C4<0>;
L_00000225f73a6bf0 .functor XOR 1, L_00000225f738a850, L_00000225f738ab70, C4<0>, C4<0>;
L_00000225f73a7bb0 .functor XOR 1, L_00000225f73a6bf0, L_00000225f738ac10, C4<0>, C4<0>;
v00000225f725a7b0_0 .net "Debe", 0 0, L_00000225f73a7b40;  1 drivers
v00000225f725b6b0_0 .net "Din", 0 0, L_00000225f738ac10;  1 drivers
v00000225f725a530_0 .net "Dout", 0 0, L_00000225f73a7bb0;  1 drivers
v00000225f7259e50_0 .net "Ri", 0 0, L_00000225f738ab70;  1 drivers
v00000225f725a990_0 .net "Si", 0 0, L_00000225f738a850;  1 drivers
v00000225f725af30_0 .net *"_ivl_0", 0 0, L_00000225f73a4f10;  1 drivers
v00000225f725b7f0_0 .net *"_ivl_10", 0 0, L_00000225f73a6bf0;  1 drivers
v00000225f7259c70_0 .net *"_ivl_2", 0 0, L_00000225f73a6790;  1 drivers
v00000225f725b2f0_0 .net *"_ivl_4", 0 0, L_00000225f73a6b10;  1 drivers
v00000225f7259ef0_0 .net *"_ivl_6", 0 0, L_00000225f73a6f00;  1 drivers
S_00000225f722a390 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091390 .param/l "i" 0 5 102, +C4<01010>;
S_00000225f7229710 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722a390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a6870 .functor AND 1, L_00000225f738acb0, L_00000225f738ad50, C4<1>, C4<1>;
L_00000225f73a6800 .functor AND 1, L_00000225f738ad50, L_00000225f738ae90, C4<1>, C4<1>;
L_00000225f73a7980 .functor OR 1, L_00000225f73a6870, L_00000225f73a6800, C4<0>, C4<0>;
L_00000225f73a7050 .functor AND 1, L_00000225f738acb0, L_00000225f738ae90, C4<1>, C4<1>;
L_00000225f73a7e50 .functor OR 1, L_00000225f73a7980, L_00000225f73a7050, C4<0>, C4<0>;
L_00000225f73a7c20 .functor XOR 1, L_00000225f738acb0, L_00000225f738ad50, C4<0>, C4<0>;
L_00000225f73a6640 .functor XOR 1, L_00000225f73a7c20, L_00000225f738ae90, C4<0>, C4<0>;
v00000225f725ab70_0 .net "Debe", 0 0, L_00000225f73a7e50;  1 drivers
v00000225f725afd0_0 .net "Din", 0 0, L_00000225f738ae90;  1 drivers
v00000225f725b750_0 .net "Dout", 0 0, L_00000225f73a6640;  1 drivers
v00000225f725a0d0_0 .net "Ri", 0 0, L_00000225f738ad50;  1 drivers
v00000225f725b390_0 .net "Si", 0 0, L_00000225f738acb0;  1 drivers
v00000225f7259450_0 .net *"_ivl_0", 0 0, L_00000225f73a6870;  1 drivers
v00000225f725a350_0 .net *"_ivl_10", 0 0, L_00000225f73a7c20;  1 drivers
v00000225f72594f0_0 .net *"_ivl_2", 0 0, L_00000225f73a6800;  1 drivers
v00000225f725b890_0 .net *"_ivl_4", 0 0, L_00000225f73a7980;  1 drivers
v00000225f725b430_0 .net *"_ivl_6", 0 0, L_00000225f73a7050;  1 drivers
S_00000225f722a6b0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f70912d0 .param/l "i" 0 5 102, +C4<01011>;
S_00000225f722a840 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722a6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a68e0 .functor AND 1, L_00000225f738c830, L_00000225f738dd70, C4<1>, C4<1>;
L_00000225f73a7c90 .functor AND 1, L_00000225f738dd70, L_00000225f738b6b0, C4<1>, C4<1>;
L_00000225f73a6950 .functor OR 1, L_00000225f73a68e0, L_00000225f73a7c90, C4<0>, C4<0>;
L_00000225f73a69c0 .functor AND 1, L_00000225f738c830, L_00000225f738b6b0, C4<1>, C4<1>;
L_00000225f73a7520 .functor OR 1, L_00000225f73a6950, L_00000225f73a69c0, C4<0>, C4<0>;
L_00000225f73a7d00 .functor XOR 1, L_00000225f738c830, L_00000225f738dd70, C4<0>, C4<0>;
L_00000225f73a7440 .functor XOR 1, L_00000225f73a7d00, L_00000225f738b6b0, C4<0>, C4<0>;
v00000225f725aa30_0 .net "Debe", 0 0, L_00000225f73a7520;  1 drivers
v00000225f725b250_0 .net "Din", 0 0, L_00000225f738b6b0;  1 drivers
v00000225f725a2b0_0 .net "Dout", 0 0, L_00000225f73a7440;  1 drivers
v00000225f7259590_0 .net "Ri", 0 0, L_00000225f738dd70;  1 drivers
v00000225f72599f0_0 .net "Si", 0 0, L_00000225f738c830;  1 drivers
v00000225f725a5d0_0 .net *"_ivl_0", 0 0, L_00000225f73a68e0;  1 drivers
v00000225f725a8f0_0 .net *"_ivl_10", 0 0, L_00000225f73a7d00;  1 drivers
v00000225f7259d10_0 .net *"_ivl_2", 0 0, L_00000225f73a7c90;  1 drivers
v00000225f725ac10_0 .net *"_ivl_4", 0 0, L_00000225f73a6950;  1 drivers
v00000225f7259130_0 .net *"_ivl_6", 0 0, L_00000225f73a69c0;  1 drivers
S_00000225f722bfb0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f70906d0 .param/l "i" 0 5 102, +C4<01100>;
S_00000225f722b4c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722bfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a7600 .functor AND 1, L_00000225f738ca10, L_00000225f738cf10, C4<1>, C4<1>;
L_00000225f73a6a30 .functor AND 1, L_00000225f738cf10, L_00000225f738bcf0, C4<1>, C4<1>;
L_00000225f73a7590 .functor OR 1, L_00000225f73a7600, L_00000225f73a6a30, C4<0>, C4<0>;
L_00000225f73a6b80 .functor AND 1, L_00000225f738ca10, L_00000225f738bcf0, C4<1>, C4<1>;
L_00000225f73a64f0 .functor OR 1, L_00000225f73a7590, L_00000225f73a6b80, C4<0>, C4<0>;
L_00000225f73a71a0 .functor XOR 1, L_00000225f738ca10, L_00000225f738cf10, C4<0>, C4<0>;
L_00000225f73a72f0 .functor XOR 1, L_00000225f73a71a0, L_00000225f738bcf0, C4<0>, C4<0>;
v00000225f72591d0_0 .net "Debe", 0 0, L_00000225f73a64f0;  1 drivers
v00000225f725a490_0 .net "Din", 0 0, L_00000225f738bcf0;  1 drivers
v00000225f725b1b0_0 .net "Dout", 0 0, L_00000225f73a72f0;  1 drivers
v00000225f72596d0_0 .net "Ri", 0 0, L_00000225f738cf10;  1 drivers
v00000225f7259630_0 .net "Si", 0 0, L_00000225f738ca10;  1 drivers
v00000225f7259f90_0 .net *"_ivl_0", 0 0, L_00000225f73a7600;  1 drivers
v00000225f725a030_0 .net *"_ivl_10", 0 0, L_00000225f73a71a0;  1 drivers
v00000225f7259a90_0 .net *"_ivl_2", 0 0, L_00000225f73a6a30;  1 drivers
v00000225f725a670_0 .net *"_ivl_4", 0 0, L_00000225f73a7590;  1 drivers
v00000225f725a170_0 .net *"_ivl_6", 0 0, L_00000225f73a6b80;  1 drivers
S_00000225f722a200 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f70909d0 .param/l "i" 0 5 102, +C4<01101>;
S_00000225f722c2d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a7ec0 .functor AND 1, L_00000225f738cc90, L_00000225f738b610, C4<1>, C4<1>;
L_00000225f73a6c60 .functor AND 1, L_00000225f738b610, L_00000225f738bc50, C4<1>, C4<1>;
L_00000225f73a7a60 .functor OR 1, L_00000225f73a7ec0, L_00000225f73a6c60, C4<0>, C4<0>;
L_00000225f73a6f70 .functor AND 1, L_00000225f738cc90, L_00000225f738bc50, C4<1>, C4<1>;
L_00000225f73a6aa0 .functor OR 1, L_00000225f73a7a60, L_00000225f73a6f70, C4<0>, C4<0>;
L_00000225f73a7d70 .functor XOR 1, L_00000225f738cc90, L_00000225f738b610, C4<0>, C4<0>;
L_00000225f73a7de0 .functor XOR 1, L_00000225f73a7d70, L_00000225f738bc50, C4<0>, C4<0>;
v00000225f725acb0_0 .net "Debe", 0 0, L_00000225f73a6aa0;  1 drivers
v00000225f725b110_0 .net "Din", 0 0, L_00000225f738bc50;  1 drivers
v00000225f7259770_0 .net "Dout", 0 0, L_00000225f73a7de0;  1 drivers
v00000225f7259310_0 .net "Ri", 0 0, L_00000225f738b610;  1 drivers
v00000225f725b070_0 .net "Si", 0 0, L_00000225f738cc90;  1 drivers
v00000225f7259b30_0 .net *"_ivl_0", 0 0, L_00000225f73a7ec0;  1 drivers
v00000225f7259bd0_0 .net *"_ivl_10", 0 0, L_00000225f73a7d70;  1 drivers
v00000225f725b4d0_0 .net *"_ivl_2", 0 0, L_00000225f73a6c60;  1 drivers
v00000225f725ad50_0 .net *"_ivl_4", 0 0, L_00000225f73a7a60;  1 drivers
v00000225f725b570_0 .net *"_ivl_6", 0 0, L_00000225f73a6f70;  1 drivers
S_00000225f722c140 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091090 .param/l "i" 0 5 102, +C4<01110>;
S_00000225f722ab60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722c140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a76e0 .functor AND 1, L_00000225f738c5b0, L_00000225f738d7d0, C4<1>, C4<1>;
L_00000225f73a6cd0 .functor AND 1, L_00000225f738d7d0, L_00000225f738dcd0, C4<1>, C4<1>;
L_00000225f73a66b0 .functor OR 1, L_00000225f73a76e0, L_00000225f73a6cd0, C4<0>, C4<0>;
L_00000225f73a6d40 .functor AND 1, L_00000225f738c5b0, L_00000225f738dcd0, C4<1>, C4<1>;
L_00000225f73a6410 .functor OR 1, L_00000225f73a66b0, L_00000225f73a6d40, C4<0>, C4<0>;
L_00000225f73a6e90 .functor XOR 1, L_00000225f738c5b0, L_00000225f738d7d0, C4<0>, C4<0>;
L_00000225f73a7f30 .functor XOR 1, L_00000225f73a6e90, L_00000225f738dcd0, C4<0>, C4<0>;
v00000225f725b610_0 .net "Debe", 0 0, L_00000225f73a6410;  1 drivers
v00000225f725bb10_0 .net "Din", 0 0, L_00000225f738dcd0;  1 drivers
v00000225f725bbb0_0 .net "Dout", 0 0, L_00000225f73a7f30;  1 drivers
v00000225f725c010_0 .net "Ri", 0 0, L_00000225f738d7d0;  1 drivers
v00000225f725cd30_0 .net "Si", 0 0, L_00000225f738c5b0;  1 drivers
v00000225f725dc30_0 .net *"_ivl_0", 0 0, L_00000225f73a76e0;  1 drivers
v00000225f725da50_0 .net *"_ivl_10", 0 0, L_00000225f73a6e90;  1 drivers
v00000225f725dcd0_0 .net *"_ivl_2", 0 0, L_00000225f73a6cd0;  1 drivers
v00000225f725c6f0_0 .net *"_ivl_4", 0 0, L_00000225f73a66b0;  1 drivers
v00000225f725bed0_0 .net *"_ivl_6", 0 0, L_00000225f73a6d40;  1 drivers
S_00000225f722b650 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091450 .param/l "i" 0 5 102, +C4<01111>;
S_00000225f722b7e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722b650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a63a0 .functor AND 1, L_00000225f738d230, L_00000225f738b9d0, C4<1>, C4<1>;
L_00000225f73a7670 .functor AND 1, L_00000225f738b9d0, L_00000225f738c650, C4<1>, C4<1>;
L_00000225f73a6480 .functor OR 1, L_00000225f73a63a0, L_00000225f73a7670, C4<0>, C4<0>;
L_00000225f73a6560 .functor AND 1, L_00000225f738d230, L_00000225f738c650, C4<1>, C4<1>;
L_00000225f73a6db0 .functor OR 1, L_00000225f73a6480, L_00000225f73a6560, C4<0>, C4<0>;
L_00000225f73a65d0 .functor XOR 1, L_00000225f738d230, L_00000225f738b9d0, C4<0>, C4<0>;
L_00000225f73a73d0 .functor XOR 1, L_00000225f73a65d0, L_00000225f738c650, C4<0>, C4<0>;
v00000225f725d410_0 .net "Debe", 0 0, L_00000225f73a6db0;  1 drivers
v00000225f725c830_0 .net "Din", 0 0, L_00000225f738c650;  1 drivers
v00000225f725cdd0_0 .net "Dout", 0 0, L_00000225f73a73d0;  1 drivers
v00000225f725cf10_0 .net "Ri", 0 0, L_00000225f738b9d0;  1 drivers
v00000225f725d230_0 .net "Si", 0 0, L_00000225f738d230;  1 drivers
v00000225f725deb0_0 .net *"_ivl_0", 0 0, L_00000225f73a63a0;  1 drivers
v00000225f725d2d0_0 .net *"_ivl_10", 0 0, L_00000225f73a65d0;  1 drivers
v00000225f725c650_0 .net *"_ivl_2", 0 0, L_00000225f73a7670;  1 drivers
v00000225f725d730_0 .net *"_ivl_4", 0 0, L_00000225f73a6480;  1 drivers
v00000225f725c510_0 .net *"_ivl_6", 0 0, L_00000225f73a6560;  1 drivers
S_00000225f722c780 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090bd0 .param/l "i" 0 5 102, +C4<010000>;
S_00000225f72298a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722c780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a6720 .functor AND 1, L_00000225f738c790, L_00000225f738dc30, C4<1>, C4<1>;
L_00000225f73a7210 .functor AND 1, L_00000225f738dc30, L_00000225f738cd30, C4<1>, C4<1>;
L_00000225f73a6e20 .functor OR 1, L_00000225f73a6720, L_00000225f73a7210, C4<0>, C4<0>;
L_00000225f73a7750 .functor AND 1, L_00000225f738c790, L_00000225f738cd30, C4<1>, C4<1>;
L_00000225f73a6fe0 .functor OR 1, L_00000225f73a6e20, L_00000225f73a7750, C4<0>, C4<0>;
L_00000225f73a70c0 .functor XOR 1, L_00000225f738c790, L_00000225f738dc30, C4<0>, C4<0>;
L_00000225f73a7ad0 .functor XOR 1, L_00000225f73a70c0, L_00000225f738cd30, C4<0>, C4<0>;
v00000225f725c5b0_0 .net "Debe", 0 0, L_00000225f73a6fe0;  1 drivers
v00000225f725c790_0 .net "Din", 0 0, L_00000225f738cd30;  1 drivers
v00000225f725c0b0_0 .net "Dout", 0 0, L_00000225f73a7ad0;  1 drivers
v00000225f725ce70_0 .net "Ri", 0 0, L_00000225f738dc30;  1 drivers
v00000225f725c150_0 .net "Si", 0 0, L_00000225f738c790;  1 drivers
v00000225f725be30_0 .net *"_ivl_0", 0 0, L_00000225f73a6720;  1 drivers
v00000225f725c330_0 .net *"_ivl_10", 0 0, L_00000225f73a70c0;  1 drivers
v00000225f725dd70_0 .net *"_ivl_2", 0 0, L_00000225f73a7210;  1 drivers
v00000225f725c970_0 .net *"_ivl_4", 0 0, L_00000225f73a6e20;  1 drivers
v00000225f725ca10_0 .net *"_ivl_6", 0 0, L_00000225f73a7750;  1 drivers
S_00000225f722cdc0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090c10 .param/l "i" 0 5 102, +C4<010001>;
S_00000225f7229260 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a7130 .functor AND 1, L_00000225f738c8d0, L_00000225f738b750, C4<1>, C4<1>;
L_00000225f73a7280 .functor AND 1, L_00000225f738b750, L_00000225f738cbf0, C4<1>, C4<1>;
L_00000225f73a77c0 .functor OR 1, L_00000225f73a7130, L_00000225f73a7280, C4<0>, C4<0>;
L_00000225f73a7360 .functor AND 1, L_00000225f738c8d0, L_00000225f738cbf0, C4<1>, C4<1>;
L_00000225f73a74b0 .functor OR 1, L_00000225f73a77c0, L_00000225f73a7360, C4<0>, C4<0>;
L_00000225f73a7830 .functor XOR 1, L_00000225f738c8d0, L_00000225f738b750, C4<0>, C4<0>;
L_00000225f73a78a0 .functor XOR 1, L_00000225f73a7830, L_00000225f738cbf0, C4<0>, C4<0>;
v00000225f725bc50_0 .net "Debe", 0 0, L_00000225f73a74b0;  1 drivers
v00000225f725d4b0_0 .net "Din", 0 0, L_00000225f738cbf0;  1 drivers
v00000225f725cab0_0 .net "Dout", 0 0, L_00000225f73a78a0;  1 drivers
v00000225f725b930_0 .net "Ri", 0 0, L_00000225f738b750;  1 drivers
v00000225f725d370_0 .net "Si", 0 0, L_00000225f738c8d0;  1 drivers
v00000225f725c1f0_0 .net *"_ivl_0", 0 0, L_00000225f73a7130;  1 drivers
v00000225f725cfb0_0 .net *"_ivl_10", 0 0, L_00000225f73a7830;  1 drivers
v00000225f725bcf0_0 .net *"_ivl_2", 0 0, L_00000225f73a7280;  1 drivers
v00000225f725dff0_0 .net *"_ivl_4", 0 0, L_00000225f73a77c0;  1 drivers
v00000225f725de10_0 .net *"_ivl_6", 0 0, L_00000225f73a7360;  1 drivers
S_00000225f72290d0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091490 .param/l "i" 0 5 102, +C4<010010>;
S_00000225f7229a30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f72290d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a7910 .functor AND 1, L_00000225f738c1f0, L_00000225f738cdd0, C4<1>, C4<1>;
L_00000225f73a79f0 .functor AND 1, L_00000225f738cdd0, L_00000225f738d190, C4<1>, C4<1>;
L_00000225f73a9a50 .functor OR 1, L_00000225f73a7910, L_00000225f73a79f0, C4<0>, C4<0>;
L_00000225f73a9890 .functor AND 1, L_00000225f738c1f0, L_00000225f738d190, C4<1>, C4<1>;
L_00000225f73a84e0 .functor OR 1, L_00000225f73a9a50, L_00000225f73a9890, C4<0>, C4<0>;
L_00000225f73a9270 .functor XOR 1, L_00000225f738c1f0, L_00000225f738cdd0, C4<0>, C4<0>;
L_00000225f73a8320 .functor XOR 1, L_00000225f73a9270, L_00000225f738d190, C4<0>, C4<0>;
v00000225f725d050_0 .net "Debe", 0 0, L_00000225f73a84e0;  1 drivers
v00000225f725c290_0 .net "Din", 0 0, L_00000225f738d190;  1 drivers
v00000225f725c8d0_0 .net "Dout", 0 0, L_00000225f73a8320;  1 drivers
v00000225f725df50_0 .net "Ri", 0 0, L_00000225f738cdd0;  1 drivers
v00000225f725e090_0 .net "Si", 0 0, L_00000225f738c1f0;  1 drivers
v00000225f725d0f0_0 .net *"_ivl_0", 0 0, L_00000225f73a7910;  1 drivers
v00000225f725b9d0_0 .net *"_ivl_10", 0 0, L_00000225f73a9270;  1 drivers
v00000225f725cbf0_0 .net *"_ivl_2", 0 0, L_00000225f73a79f0;  1 drivers
v00000225f725d690_0 .net *"_ivl_4", 0 0, L_00000225f73a9a50;  1 drivers
v00000225f725ba70_0 .net *"_ivl_6", 0 0, L_00000225f73a9890;  1 drivers
S_00000225f722a520 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090c50 .param/l "i" 0 5 102, +C4<010011>;
S_00000225f722a9d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a9900 .functor AND 1, L_00000225f738ce70, L_00000225f738d2d0, C4<1>, C4<1>;
L_00000225f73a8160 .functor AND 1, L_00000225f738d2d0, L_00000225f738d5f0, C4<1>, C4<1>;
L_00000225f73a8550 .functor OR 1, L_00000225f73a9900, L_00000225f73a8160, C4<0>, C4<0>;
L_00000225f73a8b70 .functor AND 1, L_00000225f738ce70, L_00000225f738d5f0, C4<1>, C4<1>;
L_00000225f73a8710 .functor OR 1, L_00000225f73a8550, L_00000225f73a8b70, C4<0>, C4<0>;
L_00000225f73a8010 .functor XOR 1, L_00000225f738ce70, L_00000225f738d2d0, C4<0>, C4<0>;
L_00000225f73a9350 .functor XOR 1, L_00000225f73a8010, L_00000225f738d5f0, C4<0>, C4<0>;
v00000225f725d9b0_0 .net "Debe", 0 0, L_00000225f73a8710;  1 drivers
v00000225f725cb50_0 .net "Din", 0 0, L_00000225f738d5f0;  1 drivers
v00000225f725c470_0 .net "Dout", 0 0, L_00000225f73a9350;  1 drivers
v00000225f725bd90_0 .net "Ri", 0 0, L_00000225f738d2d0;  1 drivers
v00000225f725d550_0 .net "Si", 0 0, L_00000225f738ce70;  1 drivers
v00000225f725cc90_0 .net *"_ivl_0", 0 0, L_00000225f73a9900;  1 drivers
v00000225f725bf70_0 .net *"_ivl_10", 0 0, L_00000225f73a8010;  1 drivers
v00000225f725c3d0_0 .net *"_ivl_2", 0 0, L_00000225f73a8160;  1 drivers
v00000225f725d190_0 .net *"_ivl_4", 0 0, L_00000225f73a8550;  1 drivers
v00000225f725d5f0_0 .net *"_ivl_6", 0 0, L_00000225f73a8b70;  1 drivers
S_00000225f722c460 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090cd0 .param/l "i" 0 5 102, +C4<010100>;
S_00000225f722acf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722c460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a8780 .functor AND 1, L_00000225f738b7f0, L_00000225f738c0b0, C4<1>, C4<1>;
L_00000225f73a8400 .functor AND 1, L_00000225f738c0b0, L_00000225f738cfb0, C4<1>, C4<1>;
L_00000225f73a92e0 .functor OR 1, L_00000225f73a8780, L_00000225f73a8400, C4<0>, C4<0>;
L_00000225f73a7fa0 .functor AND 1, L_00000225f738b7f0, L_00000225f738cfb0, C4<1>, C4<1>;
L_00000225f73a8fd0 .functor OR 1, L_00000225f73a92e0, L_00000225f73a7fa0, C4<0>, C4<0>;
L_00000225f73a8470 .functor XOR 1, L_00000225f738b7f0, L_00000225f738c0b0, C4<0>, C4<0>;
L_00000225f73a8240 .functor XOR 1, L_00000225f73a8470, L_00000225f738cfb0, C4<0>, C4<0>;
v00000225f725d7d0_0 .net "Debe", 0 0, L_00000225f73a8fd0;  1 drivers
v00000225f725d870_0 .net "Din", 0 0, L_00000225f738cfb0;  1 drivers
v00000225f725d910_0 .net "Dout", 0 0, L_00000225f73a8240;  1 drivers
v00000225f725daf0_0 .net "Ri", 0 0, L_00000225f738c0b0;  1 drivers
v00000225f725db90_0 .net "Si", 0 0, L_00000225f738b7f0;  1 drivers
v00000225f725f490_0 .net *"_ivl_0", 0 0, L_00000225f73a8780;  1 drivers
v00000225f725ebd0_0 .net *"_ivl_10", 0 0, L_00000225f73a8470;  1 drivers
v00000225f725f670_0 .net *"_ivl_2", 0 0, L_00000225f73a8400;  1 drivers
v00000225f725ed10_0 .net *"_ivl_4", 0 0, L_00000225f73a92e0;  1 drivers
v00000225f725ea90_0 .net *"_ivl_6", 0 0, L_00000225f73a7fa0;  1 drivers
S_00000225f722ae80 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7091150 .param/l "i" 0 5 102, +C4<010101>;
S_00000225f722c5f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a9b30 .functor AND 1, L_00000225f738b890, L_00000225f738d050, C4<1>, C4<1>;
L_00000225f73a95f0 .functor AND 1, L_00000225f738d050, L_00000225f738bb10, C4<1>, C4<1>;
L_00000225f73a8e10 .functor OR 1, L_00000225f73a9b30, L_00000225f73a95f0, C4<0>, C4<0>;
L_00000225f73a88d0 .functor AND 1, L_00000225f738b890, L_00000225f738bb10, C4<1>, C4<1>;
L_00000225f73a90b0 .functor OR 1, L_00000225f73a8e10, L_00000225f73a88d0, C4<0>, C4<0>;
L_00000225f73a85c0 .functor XOR 1, L_00000225f738b890, L_00000225f738d050, C4<0>, C4<0>;
L_00000225f73a9040 .functor XOR 1, L_00000225f73a85c0, L_00000225f738bb10, C4<0>, C4<0>;
v00000225f725ffd0_0 .net "Debe", 0 0, L_00000225f73a90b0;  1 drivers
v00000225f725f710_0 .net "Din", 0 0, L_00000225f738bb10;  1 drivers
v00000225f725ec70_0 .net "Dout", 0 0, L_00000225f73a9040;  1 drivers
v00000225f725eb30_0 .net "Ri", 0 0, L_00000225f738d050;  1 drivers
v00000225f725f210_0 .net "Si", 0 0, L_00000225f738b890;  1 drivers
v00000225f725ee50_0 .net *"_ivl_0", 0 0, L_00000225f73a9b30;  1 drivers
v00000225f725fa30_0 .net *"_ivl_10", 0 0, L_00000225f73a85c0;  1 drivers
v00000225f725e9f0_0 .net *"_ivl_2", 0 0, L_00000225f73a95f0;  1 drivers
v00000225f725e590_0 .net *"_ivl_4", 0 0, L_00000225f73a8e10;  1 drivers
v00000225f725e6d0_0 .net *"_ivl_6", 0 0, L_00000225f73a88d0;  1 drivers
S_00000225f722b010 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090d90 .param/l "i" 0 5 102, +C4<010110>;
S_00000225f722b1a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a8390 .functor AND 1, L_00000225f738d690, L_00000225f738d0f0, C4<1>, C4<1>;
L_00000225f73a87f0 .functor AND 1, L_00000225f738d0f0, L_00000225f738c150, C4<1>, C4<1>;
L_00000225f73a9970 .functor OR 1, L_00000225f73a8390, L_00000225f73a87f0, C4<0>, C4<0>;
L_00000225f73a8630 .functor AND 1, L_00000225f738d690, L_00000225f738c150, C4<1>, C4<1>;
L_00000225f73a86a0 .functor OR 1, L_00000225f73a9970, L_00000225f73a8630, C4<0>, C4<0>;
L_00000225f73a9120 .functor XOR 1, L_00000225f738d690, L_00000225f738d0f0, C4<0>, C4<0>;
L_00000225f73a9660 .functor XOR 1, L_00000225f73a9120, L_00000225f738c150, C4<0>, C4<0>;
v00000225f725f7b0_0 .net "Debe", 0 0, L_00000225f73a86a0;  1 drivers
v00000225f725fb70_0 .net "Din", 0 0, L_00000225f738c150;  1 drivers
v00000225f725f5d0_0 .net "Dout", 0 0, L_00000225f73a9660;  1 drivers
v00000225f725fad0_0 .net "Ri", 0 0, L_00000225f738d0f0;  1 drivers
v00000225f725e950_0 .net "Si", 0 0, L_00000225f738d690;  1 drivers
v00000225f725fc10_0 .net *"_ivl_0", 0 0, L_00000225f73a8390;  1 drivers
v00000225f725e630_0 .net *"_ivl_10", 0 0, L_00000225f73a9120;  1 drivers
v00000225f725e310_0 .net *"_ivl_2", 0 0, L_00000225f73a87f0;  1 drivers
v00000225f725f850_0 .net *"_ivl_4", 0 0, L_00000225f73a9970;  1 drivers
v00000225f725e770_0 .net *"_ivl_6", 0 0, L_00000225f73a8630;  1 drivers
S_00000225f722b330 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7090f50 .param/l "i" 0 5 102, +C4<010111>;
S_00000225f72293f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f722b330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a8c50 .functor AND 1, L_00000225f738d370, L_00000225f738d410, C4<1>, C4<1>;
L_00000225f73a9200 .functor AND 1, L_00000225f738d410, L_00000225f738d4b0, C4<1>, C4<1>;
L_00000225f73a8860 .functor OR 1, L_00000225f73a8c50, L_00000225f73a9200, C4<0>, C4<0>;
L_00000225f73a9190 .functor AND 1, L_00000225f738d370, L_00000225f738d4b0, C4<1>, C4<1>;
L_00000225f73a8940 .functor OR 1, L_00000225f73a8860, L_00000225f73a9190, C4<0>, C4<0>;
L_00000225f73a80f0 .functor XOR 1, L_00000225f738d370, L_00000225f738d410, C4<0>, C4<0>;
L_00000225f73a8be0 .functor XOR 1, L_00000225f73a80f0, L_00000225f738d4b0, C4<0>, C4<0>;
v00000225f725f8f0_0 .net "Debe", 0 0, L_00000225f73a8940;  1 drivers
v00000225f725fcb0_0 .net "Din", 0 0, L_00000225f738d4b0;  1 drivers
v00000225f725f530_0 .net "Dout", 0 0, L_00000225f73a8be0;  1 drivers
v00000225f725f2b0_0 .net "Ri", 0 0, L_00000225f738d410;  1 drivers
v00000225f725fd50_0 .net "Si", 0 0, L_00000225f738d370;  1 drivers
v00000225f725fdf0_0 .net *"_ivl_0", 0 0, L_00000225f73a8c50;  1 drivers
v00000225f725edb0_0 .net *"_ivl_10", 0 0, L_00000225f73a80f0;  1 drivers
v00000225f725f170_0 .net *"_ivl_2", 0 0, L_00000225f73a9200;  1 drivers
v00000225f725e810_0 .net *"_ivl_4", 0 0, L_00000225f73a8860;  1 drivers
v00000225f725f0d0_0 .net *"_ivl_6", 0 0, L_00000225f73a9190;  1 drivers
S_00000225f7229bc0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_00000225f7227c80;
 .timescale -9 -12;
P_00000225f7093e10 .param/l "i" 0 5 102, +C4<011000>;
S_00000225f722b970 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_00000225f7229bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a8da0 .functor AND 1, L_00000225f738b930, L_00000225f738c330, C4<1>, C4<1>;
L_00000225f73a9ac0 .functor AND 1, L_00000225f738c330, L_00000225f738d550, C4<1>, C4<1>;
L_00000225f73a89b0 .functor OR 1, L_00000225f73a8da0, L_00000225f73a9ac0, C4<0>, C4<0>;
L_00000225f73a96d0 .functor AND 1, L_00000225f738b930, L_00000225f738d550, C4<1>, C4<1>;
L_00000225f73a8cc0 .functor OR 1, L_00000225f73a89b0, L_00000225f73a96d0, C4<0>, C4<0>;
L_00000225f73a8a20 .functor XOR 1, L_00000225f738b930, L_00000225f738c330, C4<0>, C4<0>;
L_00000225f73a8a90 .functor XOR 1, L_00000225f73a8a20, L_00000225f738d550, C4<0>, C4<0>;
v00000225f725fe90_0 .net "Debe", 0 0, L_00000225f73a8cc0;  1 drivers
v00000225f725ff30_0 .net "Din", 0 0, L_00000225f738d550;  1 drivers
v00000225f725f030_0 .net "Dout", 0 0, L_00000225f73a8a90;  1 drivers
v00000225f725e130_0 .net "Ri", 0 0, L_00000225f738c330;  1 drivers
v00000225f725f3f0_0 .net "Si", 0 0, L_00000225f738b930;  1 drivers
v00000225f725e8b0_0 .net *"_ivl_0", 0 0, L_00000225f73a8da0;  1 drivers
v00000225f725eef0_0 .net *"_ivl_10", 0 0, L_00000225f73a8a20;  1 drivers
v00000225f725ef90_0 .net *"_ivl_2", 0 0, L_00000225f73a9ac0;  1 drivers
v00000225f725f350_0 .net *"_ivl_4", 0 0, L_00000225f73a89b0;  1 drivers
v00000225f725e270_0 .net *"_ivl_6", 0 0, L_00000225f73a96d0;  1 drivers
S_00000225f722c910 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_00000225f7227c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_00000225f6b52720 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_00000225f6b52758 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_00000225f6b52790 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_00000225f6b527c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_00000225f73a8d30 .functor NOT 1, L_00000225f738c510, C4<0>, C4<0>, C4<0>;
L_00000225f73a81d0 .functor OR 1, L_00000225f738c470, L_00000225f738ffd0, C4<0>, C4<0>;
L_00000225f73a8ef0 .functor AND 1, L_00000225f738bf70, L_00000225f73a81d0, C4<1>, C4<1>;
v00000225f725f990_0 .net *"_ivl_11", 22 0, L_00000225f738c970;  1 drivers
v00000225f725e1d0_0 .net *"_ivl_12", 23 0, L_00000225f738ef90;  1 drivers
L_00000225f72e75d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f725e450_0 .net *"_ivl_15", 0 0, L_00000225f72e75d0;  1 drivers
v00000225f725e3b0_0 .net *"_ivl_17", 0 0, L_00000225f738ffd0;  1 drivers
v00000225f725e4f0_0 .net *"_ivl_19", 0 0, L_00000225f73a81d0;  1 drivers
v00000225f7240db0_0 .net *"_ivl_21", 0 0, L_00000225f73a8ef0;  1 drivers
L_00000225f72e7618 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225f7241210_0 .net/2u *"_ivl_22", 23 0, L_00000225f72e7618;  1 drivers
L_00000225f72e7660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7240130_0 .net/2u *"_ivl_24", 23 0, L_00000225f72e7660;  1 drivers
v00000225f7241710_0 .net *"_ivl_26", 23 0, L_00000225f73901b0;  1 drivers
v00000225f7240e50_0 .net *"_ivl_3", 3 0, L_00000225f738c290;  1 drivers
v00000225f7241a30_0 .net *"_ivl_33", 0 0, L_00000225f73902f0;  1 drivers
v00000225f72424d0_0 .net *"_ivl_34", 7 0, L_00000225f738f0d0;  1 drivers
L_00000225f72e76a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000225f72404f0_0 .net *"_ivl_37", 6 0, L_00000225f72e76a8;  1 drivers
v00000225f7241df0_0 .net *"_ivl_7", 0 0, L_00000225f738c510;  1 drivers
v00000225f7242250_0 .net "boolean", 0 0, L_00000225f738c470;  1 drivers
v00000225f72421b0_0 .net "exp", 7 0, L_00000225f738bed0;  alias, 1 drivers
v00000225f7242890_0 .net "exp_round", 7 0, L_00000225f738e090;  alias, 1 drivers
v00000225f7242110_0 .net "guard", 0 0, L_00000225f738bf70;  1 drivers
v00000225f72422f0_0 .net "is_even", 0 0, L_00000225f73a8d30;  1 drivers
v00000225f7240c70_0 .net "ms", 27 0, L_00000225f738f5d0;  1 drivers
v00000225f7240a90_0 .net "ms_round", 22 0, L_00000225f7390430;  alias, 1 drivers
v00000225f7242390_0 .net "temp", 23 0, L_00000225f738f030;  1 drivers
L_00000225f738bf70 .part L_00000225f738f5d0, 4, 1;
L_00000225f738c290 .part L_00000225f738f5d0, 0, 4;
L_00000225f738c470 .reduce/or L_00000225f738c290;
L_00000225f738c510 .part L_00000225f738f5d0, 5, 1;
L_00000225f738c970 .part L_00000225f738f5d0, 5, 23;
L_00000225f738ef90 .concat [ 23 1 0 0], L_00000225f738c970, L_00000225f72e75d0;
L_00000225f738ffd0 .reduce/nor L_00000225f73a8d30;
L_00000225f73901b0 .functor MUXZ 24, L_00000225f72e7660, L_00000225f72e7618, L_00000225f73a8ef0, C4<>;
L_00000225f738f030 .arith/sum 24, L_00000225f738ef90, L_00000225f73901b0;
L_00000225f7390430 .part L_00000225f738f030, 0, 23;
L_00000225f73902f0 .part L_00000225f738f030, 23, 1;
L_00000225f738f0d0 .concat [ 1 7 0 0], L_00000225f73902f0, L_00000225f72e76a8;
L_00000225f738e090 .arith/sum 8, L_00000225f738bed0, L_00000225f738f0d0;
S_00000225f722bb00 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f72182a0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f72182d8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f7218310 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f727c2a0_0 .net "Debe", 8 0, L_00000225f73878d0;  1 drivers
v00000225f727c980_0 .net "F", 7 0, L_00000225f73870b0;  alias, 1 drivers
v00000225f727d100_0 .net "R", 7 0, L_00000225f7385d50;  alias, 1 drivers
v00000225f727db00_0 .net "S", 7 0, L_00000225f7385490;  alias, 1 drivers
L_00000225f72e7150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f727c200_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e7150;  1 drivers
L_00000225f7386250 .part L_00000225f7385490, 0, 1;
L_00000225f73862f0 .part L_00000225f7385d50, 0, 1;
L_00000225f7388910 .part L_00000225f73878d0, 0, 1;
L_00000225f7386a70 .part L_00000225f7385490, 1, 1;
L_00000225f73882d0 .part L_00000225f7385d50, 1, 1;
L_00000225f7387290 .part L_00000225f73878d0, 1, 1;
L_00000225f7387510 .part L_00000225f7385490, 2, 1;
L_00000225f7387470 .part L_00000225f7385d50, 2, 1;
L_00000225f7386890 .part L_00000225f73878d0, 2, 1;
L_00000225f7388690 .part L_00000225f7385490, 3, 1;
L_00000225f7388b90 .part L_00000225f7385d50, 3, 1;
L_00000225f73875b0 .part L_00000225f73878d0, 3, 1;
L_00000225f7387a10 .part L_00000225f7385490, 4, 1;
L_00000225f7387ab0 .part L_00000225f7385d50, 4, 1;
L_00000225f7386bb0 .part L_00000225f73878d0, 4, 1;
L_00000225f73876f0 .part L_00000225f7385490, 5, 1;
L_00000225f7387dd0 .part L_00000225f7385d50, 5, 1;
L_00000225f7388370 .part L_00000225f73878d0, 5, 1;
L_00000225f7388a50 .part L_00000225f7385490, 6, 1;
L_00000225f73869d0 .part L_00000225f7385d50, 6, 1;
L_00000225f7388410 .part L_00000225f73878d0, 6, 1;
L_00000225f7386b10 .part L_00000225f7385490, 7, 1;
L_00000225f7388d70 .part L_00000225f7385d50, 7, 1;
L_00000225f7387790 .part L_00000225f73878d0, 7, 1;
LS_00000225f73870b0_0_0 .concat8 [ 1 1 1 1], L_00000225f737b9b0, L_00000225f737bd30, L_00000225f737d2a0, L_00000225f737db60;
LS_00000225f73870b0_0_4 .concat8 [ 1 1 1 1], L_00000225f737d850, L_00000225f737d690, L_00000225f737d7e0, L_00000225f737e3b0;
L_00000225f73870b0 .concat8 [ 4 4 0 0], LS_00000225f73870b0_0_0, LS_00000225f73870b0_0_4;
LS_00000225f73878d0_0_0 .concat8 [ 1 1 1 1], L_00000225f72e7150, L_00000225f737b940, L_00000225f737ba90, L_00000225f737dbd0;
LS_00000225f73878d0_0_4 .concat8 [ 1 1 1 1], L_00000225f737de00, L_00000225f737cac0, L_00000225f737ce40, L_00000225f737cf20;
LS_00000225f73878d0_0_8 .concat8 [ 1 0 0 0], L_00000225f737cdd0;
L_00000225f73878d0 .concat8 [ 4 4 1 0], LS_00000225f73878d0_0_0, LS_00000225f73878d0_0_4, LS_00000225f73878d0_0_8;
S_00000225f7229d50 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7093bd0 .param/l "i" 0 5 28, +C4<00>;
S_00000225f7229ee0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7229d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737c200 .functor NOT 1, L_00000225f7386250, C4<0>, C4<0>, C4<0>;
L_00000225f737b8d0 .functor AND 1, L_00000225f737c200, L_00000225f73862f0, C4<1>, C4<1>;
L_00000225f737c660 .functor NOT 1, L_00000225f7386250, C4<0>, C4<0>, C4<0>;
L_00000225f737bfd0 .functor AND 1, L_00000225f737c660, L_00000225f7388910, C4<1>, C4<1>;
L_00000225f737b010 .functor OR 1, L_00000225f737b8d0, L_00000225f737bfd0, C4<0>, C4<0>;
L_00000225f737b780 .functor AND 1, L_00000225f73862f0, L_00000225f7388910, C4<1>, C4<1>;
L_00000225f737b940 .functor OR 1, L_00000225f737b010, L_00000225f737b780, C4<0>, C4<0>;
L_00000225f737c270 .functor XOR 1, L_00000225f7386250, L_00000225f73862f0, C4<0>, C4<0>;
L_00000225f737b9b0 .functor XOR 1, L_00000225f737c270, L_00000225f7388910, C4<0>, C4<0>;
v00000225f7241170_0 .net "Debe", 0 0, L_00000225f737b940;  1 drivers
v00000225f7241b70_0 .net "Din", 0 0, L_00000225f7388910;  1 drivers
v00000225f7242610_0 .net "Dout", 0 0, L_00000225f737b9b0;  1 drivers
v00000225f72412b0_0 .net "Ri", 0 0, L_00000225f73862f0;  1 drivers
v00000225f7241d50_0 .net "Si", 0 0, L_00000225f7386250;  1 drivers
v00000225f72408b0_0 .net *"_ivl_0", 0 0, L_00000225f737c200;  1 drivers
v00000225f7241530_0 .net *"_ivl_10", 0 0, L_00000225f737b780;  1 drivers
v00000225f72418f0_0 .net *"_ivl_14", 0 0, L_00000225f737c270;  1 drivers
v00000225f7241670_0 .net *"_ivl_2", 0 0, L_00000225f737b8d0;  1 drivers
v00000225f72426b0_0 .net *"_ivl_4", 0 0, L_00000225f737c660;  1 drivers
v00000225f7240950_0 .net *"_ivl_6", 0 0, L_00000225f737bfd0;  1 drivers
v00000225f72409f0_0 .net *"_ivl_8", 0 0, L_00000225f737b010;  1 drivers
S_00000225f7229580 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7093f50 .param/l "i" 0 5 28, +C4<01>;
S_00000225f722bc90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7229580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737c740 .functor NOT 1, L_00000225f7386a70, C4<0>, C4<0>, C4<0>;
L_00000225f737ade0 .functor AND 1, L_00000225f737c740, L_00000225f73882d0, C4<1>, C4<1>;
L_00000225f737c350 .functor NOT 1, L_00000225f7386a70, C4<0>, C4<0>, C4<0>;
L_00000225f737ba20 .functor AND 1, L_00000225f737c350, L_00000225f7387290, C4<1>, C4<1>;
L_00000225f737b0f0 .functor OR 1, L_00000225f737ade0, L_00000225f737ba20, C4<0>, C4<0>;
L_00000225f737b240 .functor AND 1, L_00000225f73882d0, L_00000225f7387290, C4<1>, C4<1>;
L_00000225f737ba90 .functor OR 1, L_00000225f737b0f0, L_00000225f737b240, C4<0>, C4<0>;
L_00000225f737bbe0 .functor XOR 1, L_00000225f7386a70, L_00000225f73882d0, C4<0>, C4<0>;
L_00000225f737bd30 .functor XOR 1, L_00000225f737bbe0, L_00000225f7387290, C4<0>, C4<0>;
v00000225f7240b30_0 .net "Debe", 0 0, L_00000225f737ba90;  1 drivers
v00000225f7240bd0_0 .net "Din", 0 0, L_00000225f7387290;  1 drivers
v00000225f727a5e0_0 .net "Dout", 0 0, L_00000225f737bd30;  1 drivers
v00000225f727a540_0 .net "Ri", 0 0, L_00000225f73882d0;  1 drivers
v00000225f7279e60_0 .net "Si", 0 0, L_00000225f7386a70;  1 drivers
v00000225f727a040_0 .net *"_ivl_0", 0 0, L_00000225f737c740;  1 drivers
v00000225f727acc0_0 .net *"_ivl_10", 0 0, L_00000225f737b240;  1 drivers
v00000225f727bb20_0 .net *"_ivl_14", 0 0, L_00000225f737bbe0;  1 drivers
v00000225f727b940_0 .net *"_ivl_2", 0 0, L_00000225f737ade0;  1 drivers
v00000225f727b620_0 .net *"_ivl_4", 0 0, L_00000225f737c350;  1 drivers
v00000225f7279aa0_0 .net *"_ivl_6", 0 0, L_00000225f737ba20;  1 drivers
v00000225f7279960_0 .net *"_ivl_8", 0 0, L_00000225f737b0f0;  1 drivers
S_00000225f722caa0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7094350 .param/l "i" 0 5 28, +C4<010>;
S_00000225f722be20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722caa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737c040 .functor NOT 1, L_00000225f7387510, C4<0>, C4<0>, C4<0>;
L_00000225f737be10 .functor AND 1, L_00000225f737c040, L_00000225f7387470, C4<1>, C4<1>;
L_00000225f737c0b0 .functor NOT 1, L_00000225f7387510, C4<0>, C4<0>, C4<0>;
L_00000225f737c2e0 .functor AND 1, L_00000225f737c0b0, L_00000225f7386890, C4<1>, C4<1>;
L_00000225f737cb30 .functor OR 1, L_00000225f737be10, L_00000225f737c2e0, C4<0>, C4<0>;
L_00000225f737cba0 .functor AND 1, L_00000225f7387470, L_00000225f7386890, C4<1>, C4<1>;
L_00000225f737dbd0 .functor OR 1, L_00000225f737cb30, L_00000225f737cba0, C4<0>, C4<0>;
L_00000225f737cc80 .functor XOR 1, L_00000225f7387510, L_00000225f7387470, C4<0>, C4<0>;
L_00000225f737d2a0 .functor XOR 1, L_00000225f737cc80, L_00000225f7386890, C4<0>, C4<0>;
v00000225f727a220_0 .net "Debe", 0 0, L_00000225f737dbd0;  1 drivers
v00000225f727b260_0 .net "Din", 0 0, L_00000225f7386890;  1 drivers
v00000225f727a680_0 .net "Dout", 0 0, L_00000225f737d2a0;  1 drivers
v00000225f727a0e0_0 .net "Ri", 0 0, L_00000225f7387470;  1 drivers
v00000225f72798c0_0 .net "Si", 0 0, L_00000225f7387510;  1 drivers
v00000225f727aea0_0 .net *"_ivl_0", 0 0, L_00000225f737c040;  1 drivers
v00000225f727afe0_0 .net *"_ivl_10", 0 0, L_00000225f737cba0;  1 drivers
v00000225f727ab80_0 .net *"_ivl_14", 0 0, L_00000225f737cc80;  1 drivers
v00000225f7279fa0_0 .net *"_ivl_2", 0 0, L_00000225f737be10;  1 drivers
v00000225f7279c80_0 .net *"_ivl_4", 0 0, L_00000225f737c0b0;  1 drivers
v00000225f727b580_0 .net *"_ivl_6", 0 0, L_00000225f737c2e0;  1 drivers
v00000225f727b9e0_0 .net *"_ivl_8", 0 0, L_00000225f737cb30;  1 drivers
S_00000225f722a070 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f70938d0 .param/l "i" 0 5 28, +C4<011>;
S_00000225f722cc30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722a070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737e2d0 .functor NOT 1, L_00000225f7388690, C4<0>, C4<0>, C4<0>;
L_00000225f737c9e0 .functor AND 1, L_00000225f737e2d0, L_00000225f7388b90, C4<1>, C4<1>;
L_00000225f737d4d0 .functor NOT 1, L_00000225f7388690, C4<0>, C4<0>, C4<0>;
L_00000225f737d700 .functor AND 1, L_00000225f737d4d0, L_00000225f73875b0, C4<1>, C4<1>;
L_00000225f737d150 .functor OR 1, L_00000225f737c9e0, L_00000225f737d700, C4<0>, C4<0>;
L_00000225f737da80 .functor AND 1, L_00000225f7388b90, L_00000225f73875b0, C4<1>, C4<1>;
L_00000225f737de00 .functor OR 1, L_00000225f737d150, L_00000225f737da80, C4<0>, C4<0>;
L_00000225f737e030 .functor XOR 1, L_00000225f7388690, L_00000225f7388b90, C4<0>, C4<0>;
L_00000225f737db60 .functor XOR 1, L_00000225f737e030, L_00000225f73875b0, C4<0>, C4<0>;
v00000225f727be40_0 .net "Debe", 0 0, L_00000225f737de00;  1 drivers
v00000225f727ad60_0 .net "Din", 0 0, L_00000225f73875b0;  1 drivers
v00000225f727a720_0 .net "Dout", 0 0, L_00000225f737db60;  1 drivers
v00000225f727b760_0 .net "Ri", 0 0, L_00000225f7388b90;  1 drivers
v00000225f727b6c0_0 .net "Si", 0 0, L_00000225f7388690;  1 drivers
v00000225f727bf80_0 .net *"_ivl_0", 0 0, L_00000225f737e2d0;  1 drivers
v00000225f727a400_0 .net *"_ivl_10", 0 0, L_00000225f737da80;  1 drivers
v00000225f727ba80_0 .net *"_ivl_14", 0 0, L_00000225f737e030;  1 drivers
v00000225f727bbc0_0 .net *"_ivl_2", 0 0, L_00000225f737c9e0;  1 drivers
v00000225f727a4a0_0 .net *"_ivl_4", 0 0, L_00000225f737d4d0;  1 drivers
v00000225f727c020_0 .net *"_ivl_6", 0 0, L_00000225f737d700;  1 drivers
v00000225f727a7c0_0 .net *"_ivl_8", 0 0, L_00000225f737d150;  1 drivers
S_00000225f722e850 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f70941d0 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f722f980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722e850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737e420 .functor NOT 1, L_00000225f7387a10, C4<0>, C4<0>, C4<0>;
L_00000225f737ccf0 .functor AND 1, L_00000225f737e420, L_00000225f7387ab0, C4<1>, C4<1>;
L_00000225f737d770 .functor NOT 1, L_00000225f7387a10, C4<0>, C4<0>, C4<0>;
L_00000225f737dd90 .functor AND 1, L_00000225f737d770, L_00000225f7386bb0, C4<1>, C4<1>;
L_00000225f737dc40 .functor OR 1, L_00000225f737ccf0, L_00000225f737dd90, C4<0>, C4<0>;
L_00000225f737d380 .functor AND 1, L_00000225f7387ab0, L_00000225f7386bb0, C4<1>, C4<1>;
L_00000225f737cac0 .functor OR 1, L_00000225f737dc40, L_00000225f737d380, C4<0>, C4<0>;
L_00000225f737d5b0 .functor XOR 1, L_00000225f7387a10, L_00000225f7387ab0, C4<0>, C4<0>;
L_00000225f737d850 .functor XOR 1, L_00000225f737d5b0, L_00000225f7386bb0, C4<0>, C4<0>;
v00000225f727bee0_0 .net "Debe", 0 0, L_00000225f737cac0;  1 drivers
v00000225f7279a00_0 .net "Din", 0 0, L_00000225f7386bb0;  1 drivers
v00000225f7279b40_0 .net "Dout", 0 0, L_00000225f737d850;  1 drivers
v00000225f7279be0_0 .net "Ri", 0 0, L_00000225f7387ab0;  1 drivers
v00000225f727b3a0_0 .net "Si", 0 0, L_00000225f7387a10;  1 drivers
v00000225f727ae00_0 .net *"_ivl_0", 0 0, L_00000225f737e420;  1 drivers
v00000225f727bc60_0 .net *"_ivl_10", 0 0, L_00000225f737d380;  1 drivers
v00000225f727bd00_0 .net *"_ivl_14", 0 0, L_00000225f737d5b0;  1 drivers
v00000225f727bda0_0 .net *"_ivl_2", 0 0, L_00000225f737ccf0;  1 drivers
v00000225f7279d20_0 .net *"_ivl_4", 0 0, L_00000225f737d770;  1 drivers
v00000225f727a860_0 .net *"_ivl_6", 0 0, L_00000225f737dd90;  1 drivers
v00000225f727a360_0 .net *"_ivl_8", 0 0, L_00000225f737dc40;  1 drivers
S_00000225f722eb70 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7093c10 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f722f1b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737cc10 .functor NOT 1, L_00000225f73876f0, C4<0>, C4<0>, C4<0>;
L_00000225f737daf0 .functor AND 1, L_00000225f737cc10, L_00000225f7387dd0, C4<1>, C4<1>;
L_00000225f737de70 .functor NOT 1, L_00000225f73876f0, C4<0>, C4<0>, C4<0>;
L_00000225f737dcb0 .functor AND 1, L_00000225f737de70, L_00000225f7388370, C4<1>, C4<1>;
L_00000225f737d310 .functor OR 1, L_00000225f737daf0, L_00000225f737dcb0, C4<0>, C4<0>;
L_00000225f737d3f0 .functor AND 1, L_00000225f7387dd0, L_00000225f7388370, C4<1>, C4<1>;
L_00000225f737ce40 .functor OR 1, L_00000225f737d310, L_00000225f737d3f0, C4<0>, C4<0>;
L_00000225f737e110 .functor XOR 1, L_00000225f73876f0, L_00000225f7387dd0, C4<0>, C4<0>;
L_00000225f737d690 .functor XOR 1, L_00000225f737e110, L_00000225f7388370, C4<0>, C4<0>;
v00000225f7279dc0_0 .net "Debe", 0 0, L_00000225f737ce40;  1 drivers
v00000225f7279f00_0 .net "Din", 0 0, L_00000225f7388370;  1 drivers
v00000225f727a180_0 .net "Dout", 0 0, L_00000225f737d690;  1 drivers
v00000225f727af40_0 .net "Ri", 0 0, L_00000225f7387dd0;  1 drivers
v00000225f727a2c0_0 .net "Si", 0 0, L_00000225f73876f0;  1 drivers
v00000225f727b080_0 .net *"_ivl_0", 0 0, L_00000225f737cc10;  1 drivers
v00000225f727a900_0 .net *"_ivl_10", 0 0, L_00000225f737d3f0;  1 drivers
v00000225f727b120_0 .net *"_ivl_14", 0 0, L_00000225f737e110;  1 drivers
v00000225f727a9a0_0 .net *"_ivl_2", 0 0, L_00000225f737daf0;  1 drivers
v00000225f727aa40_0 .net *"_ivl_4", 0 0, L_00000225f737de70;  1 drivers
v00000225f727b800_0 .net *"_ivl_6", 0 0, L_00000225f737dcb0;  1 drivers
v00000225f727aae0_0 .net *"_ivl_8", 0 0, L_00000225f737d310;  1 drivers
S_00000225f722e9e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7094050 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f722fb10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722e9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737ca50 .functor NOT 1, L_00000225f7388a50, C4<0>, C4<0>, C4<0>;
L_00000225f737dd20 .functor AND 1, L_00000225f737ca50, L_00000225f73869d0, C4<1>, C4<1>;
L_00000225f737ceb0 .functor NOT 1, L_00000225f7388a50, C4<0>, C4<0>, C4<0>;
L_00000225f737df50 .functor AND 1, L_00000225f737ceb0, L_00000225f7388410, C4<1>, C4<1>;
L_00000225f737cd60 .functor OR 1, L_00000225f737dd20, L_00000225f737df50, C4<0>, C4<0>;
L_00000225f737dee0 .functor AND 1, L_00000225f73869d0, L_00000225f7388410, C4<1>, C4<1>;
L_00000225f737cf20 .functor OR 1, L_00000225f737cd60, L_00000225f737dee0, C4<0>, C4<0>;
L_00000225f737d9a0 .functor XOR 1, L_00000225f7388a50, L_00000225f73869d0, C4<0>, C4<0>;
L_00000225f737d7e0 .functor XOR 1, L_00000225f737d9a0, L_00000225f7388410, C4<0>, C4<0>;
v00000225f727ac20_0 .net "Debe", 0 0, L_00000225f737cf20;  1 drivers
v00000225f727b1c0_0 .net "Din", 0 0, L_00000225f7388410;  1 drivers
v00000225f727b300_0 .net "Dout", 0 0, L_00000225f737d7e0;  1 drivers
v00000225f727b440_0 .net "Ri", 0 0, L_00000225f73869d0;  1 drivers
v00000225f727b4e0_0 .net "Si", 0 0, L_00000225f7388a50;  1 drivers
v00000225f727b8a0_0 .net *"_ivl_0", 0 0, L_00000225f737ca50;  1 drivers
v00000225f727dba0_0 .net *"_ivl_10", 0 0, L_00000225f737dee0;  1 drivers
v00000225f727de20_0 .net *"_ivl_14", 0 0, L_00000225f737d9a0;  1 drivers
v00000225f727c5c0_0 .net *"_ivl_2", 0 0, L_00000225f737dd20;  1 drivers
v00000225f727ce80_0 .net *"_ivl_4", 0 0, L_00000225f737ceb0;  1 drivers
v00000225f727df60_0 .net *"_ivl_6", 0 0, L_00000225f737df50;  1 drivers
v00000225f727cf20_0 .net *"_ivl_8", 0 0, L_00000225f737cd60;  1 drivers
S_00000225f7230790 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f722bb00;
 .timescale -9 -12;
P_00000225f7093cd0 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f722e6c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f7230790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737e0a0 .functor NOT 1, L_00000225f7386b10, C4<0>, C4<0>, C4<0>;
L_00000225f737e490 .functor AND 1, L_00000225f737e0a0, L_00000225f7388d70, C4<1>, C4<1>;
L_00000225f737dfc0 .functor NOT 1, L_00000225f7386b10, C4<0>, C4<0>, C4<0>;
L_00000225f737cf90 .functor AND 1, L_00000225f737dfc0, L_00000225f7387790, C4<1>, C4<1>;
L_00000225f737e180 .functor OR 1, L_00000225f737e490, L_00000225f737cf90, C4<0>, C4<0>;
L_00000225f737e340 .functor AND 1, L_00000225f7388d70, L_00000225f7387790, C4<1>, C4<1>;
L_00000225f737cdd0 .functor OR 1, L_00000225f737e180, L_00000225f737e340, C4<0>, C4<0>;
L_00000225f737e1f0 .functor XOR 1, L_00000225f7386b10, L_00000225f7388d70, C4<0>, C4<0>;
L_00000225f737e3b0 .functor XOR 1, L_00000225f737e1f0, L_00000225f7387790, C4<0>, C4<0>;
v00000225f727cfc0_0 .net "Debe", 0 0, L_00000225f737cdd0;  1 drivers
v00000225f727d4c0_0 .net "Din", 0 0, L_00000225f7387790;  1 drivers
v00000225f727c7a0_0 .net "Dout", 0 0, L_00000225f737e3b0;  1 drivers
v00000225f727d9c0_0 .net "Ri", 0 0, L_00000225f7388d70;  1 drivers
v00000225f727e5a0_0 .net "Si", 0 0, L_00000225f7386b10;  1 drivers
v00000225f727d060_0 .net *"_ivl_0", 0 0, L_00000225f737e0a0;  1 drivers
v00000225f727da60_0 .net *"_ivl_10", 0 0, L_00000225f737e340;  1 drivers
v00000225f727c840_0 .net *"_ivl_14", 0 0, L_00000225f737e1f0;  1 drivers
v00000225f727c660_0 .net *"_ivl_2", 0 0, L_00000225f737e490;  1 drivers
v00000225f727e280_0 .net *"_ivl_4", 0 0, L_00000225f737dfc0;  1 drivers
v00000225f727e3c0_0 .net *"_ivl_6", 0 0, L_00000225f737cf90;  1 drivers
v00000225f727e6e0_0 .net *"_ivl_8", 0 0, L_00000225f737e180;  1 drivers
S_00000225f7230150 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_00000225f7216790;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_00000225f7218090 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_00000225f72180c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_00000225f7218100 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v00000225f727f9a0_0 .net "Debe", 8 0, L_00000225f7387830;  1 drivers
v00000225f7280080_0 .net "F", 7 0, L_00000225f7388cd0;  alias, 1 drivers
v00000225f727f2c0_0 .net "R", 7 0, L_00000225f7385490;  alias, 1 drivers
v00000225f72808a0_0 .net "S", 7 0, L_00000225f7385d50;  alias, 1 drivers
L_00000225f72e7198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7280a80_0 .net/2u *"_ivl_60", 0 0, L_00000225f72e7198;  1 drivers
L_00000225f7388190 .part L_00000225f7385d50, 0, 1;
L_00000225f7388af0 .part L_00000225f7385490, 0, 1;
L_00000225f7387650 .part L_00000225f7387830, 0, 1;
L_00000225f7388050 .part L_00000225f7385d50, 1, 1;
L_00000225f73889b0 .part L_00000225f7385490, 1, 1;
L_00000225f7387bf0 .part L_00000225f7387830, 1, 1;
L_00000225f7387150 .part L_00000225f7385d50, 2, 1;
L_00000225f7386d90 .part L_00000225f7385490, 2, 1;
L_00000225f73867f0 .part L_00000225f7387830, 2, 1;
L_00000225f7387330 .part L_00000225f7385d50, 3, 1;
L_00000225f7388c30 .part L_00000225f7385490, 3, 1;
L_00000225f7387e70 .part L_00000225f7387830, 3, 1;
L_00000225f7388730 .part L_00000225f7385d50, 4, 1;
L_00000225f7388230 .part L_00000225f7385490, 4, 1;
L_00000225f7387c90 .part L_00000225f7387830, 4, 1;
L_00000225f7386c50 .part L_00000225f7385d50, 5, 1;
L_00000225f7386610 .part L_00000225f7385490, 5, 1;
L_00000225f7387f10 .part L_00000225f7387830, 5, 1;
L_00000225f73866b0 .part L_00000225f7385d50, 6, 1;
L_00000225f7387d30 .part L_00000225f7385490, 6, 1;
L_00000225f7387fb0 .part L_00000225f7387830, 6, 1;
L_00000225f73873d0 .part L_00000225f7385d50, 7, 1;
L_00000225f73880f0 .part L_00000225f7385490, 7, 1;
L_00000225f7388870 .part L_00000225f7387830, 7, 1;
LS_00000225f7388cd0_0_0 .concat8 [ 1 1 1 1], L_00000225f737c970, L_00000225f737e7a0, L_00000225f73a3310, L_00000225f73a3b60;
LS_00000225f7388cd0_0_4 .concat8 [ 1 1 1 1], L_00000225f73a46c0, L_00000225f73a2c80, L_00000225f73a35b0, L_00000225f73a3d20;
L_00000225f7388cd0 .concat8 [ 4 4 0 0], LS_00000225f7388cd0_0_0, LS_00000225f7388cd0_0_4;
LS_00000225f7387830_0_0 .concat8 [ 1 1 1 1], L_00000225f72e7198, L_00000225f737d1c0, L_00000225f737e570, L_00000225f73a4260;
LS_00000225f7387830_0_4 .concat8 [ 1 1 1 1], L_00000225f73a4500, L_00000225f73a3540, L_00000225f73a3e00, L_00000225f73a41f0;
LS_00000225f7387830_0_8 .concat8 [ 1 0 0 0], L_00000225f73a31c0;
L_00000225f7387830 .concat8 [ 4 4 1 0], LS_00000225f7387830_0_0, LS_00000225f7387830_0_4, LS_00000225f7387830_0_8;
S_00000225f722dd60 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7094510 .param/l "i" 0 5 28, +C4<00>;
S_00000225f722d400 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737d540 .functor NOT 1, L_00000225f7388190, C4<0>, C4<0>, C4<0>;
L_00000225f737e260 .functor AND 1, L_00000225f737d540, L_00000225f7388af0, C4<1>, C4<1>;
L_00000225f737d000 .functor NOT 1, L_00000225f7388190, C4<0>, C4<0>, C4<0>;
L_00000225f737d070 .functor AND 1, L_00000225f737d000, L_00000225f7387650, C4<1>, C4<1>;
L_00000225f737d620 .functor OR 1, L_00000225f737e260, L_00000225f737d070, C4<0>, C4<0>;
L_00000225f737d0e0 .functor AND 1, L_00000225f7388af0, L_00000225f7387650, C4<1>, C4<1>;
L_00000225f737d1c0 .functor OR 1, L_00000225f737d620, L_00000225f737d0e0, C4<0>, C4<0>;
L_00000225f737c900 .functor XOR 1, L_00000225f7388190, L_00000225f7388af0, C4<0>, C4<0>;
L_00000225f737c970 .functor XOR 1, L_00000225f737c900, L_00000225f7387650, C4<0>, C4<0>;
v00000225f727c700_0 .net "Debe", 0 0, L_00000225f737d1c0;  1 drivers
v00000225f727c340_0 .net "Din", 0 0, L_00000225f7387650;  1 drivers
v00000225f727dc40_0 .net "Dout", 0 0, L_00000225f737c970;  1 drivers
v00000225f727d1a0_0 .net "Ri", 0 0, L_00000225f7388af0;  1 drivers
v00000225f727d560_0 .net "Si", 0 0, L_00000225f7388190;  1 drivers
v00000225f727dce0_0 .net *"_ivl_0", 0 0, L_00000225f737d540;  1 drivers
v00000225f727c8e0_0 .net *"_ivl_10", 0 0, L_00000225f737d0e0;  1 drivers
v00000225f727d600_0 .net *"_ivl_14", 0 0, L_00000225f737c900;  1 drivers
v00000225f727c3e0_0 .net *"_ivl_2", 0 0, L_00000225f737e260;  1 drivers
v00000225f727dec0_0 .net *"_ivl_4", 0 0, L_00000225f737d000;  1 drivers
v00000225f727e780_0 .net *"_ivl_6", 0 0, L_00000225f737d070;  1 drivers
v00000225f727e320_0 .net *"_ivl_8", 0 0, L_00000225f737d620;  1 drivers
S_00000225f722f020 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7093d10 .param/l "i" 0 5 28, +C4<01>;
S_00000225f722ed00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737d230 .functor NOT 1, L_00000225f7388050, C4<0>, C4<0>, C4<0>;
L_00000225f737d460 .functor AND 1, L_00000225f737d230, L_00000225f73889b0, C4<1>, C4<1>;
L_00000225f737d8c0 .functor NOT 1, L_00000225f7388050, C4<0>, C4<0>, C4<0>;
L_00000225f737d930 .functor AND 1, L_00000225f737d8c0, L_00000225f7387bf0, C4<1>, C4<1>;
L_00000225f737da10 .functor OR 1, L_00000225f737d460, L_00000225f737d930, C4<0>, C4<0>;
L_00000225f737e500 .functor AND 1, L_00000225f73889b0, L_00000225f7387bf0, C4<1>, C4<1>;
L_00000225f737e570 .functor OR 1, L_00000225f737da10, L_00000225f737e500, C4<0>, C4<0>;
L_00000225f737e6c0 .functor XOR 1, L_00000225f7388050, L_00000225f73889b0, C4<0>, C4<0>;
L_00000225f737e7a0 .functor XOR 1, L_00000225f737e6c0, L_00000225f7387bf0, C4<0>, C4<0>;
v00000225f727ca20_0 .net "Debe", 0 0, L_00000225f737e570;  1 drivers
v00000225f727cac0_0 .net "Din", 0 0, L_00000225f7387bf0;  1 drivers
v00000225f727d6a0_0 .net "Dout", 0 0, L_00000225f737e7a0;  1 drivers
v00000225f727e460_0 .net "Ri", 0 0, L_00000225f73889b0;  1 drivers
v00000225f727d740_0 .net "Si", 0 0, L_00000225f7388050;  1 drivers
v00000225f727cca0_0 .net *"_ivl_0", 0 0, L_00000225f737d230;  1 drivers
v00000225f727dd80_0 .net *"_ivl_10", 0 0, L_00000225f737e500;  1 drivers
v00000225f727cc00_0 .net *"_ivl_14", 0 0, L_00000225f737e6c0;  1 drivers
v00000225f727c480_0 .net *"_ivl_2", 0 0, L_00000225f737d460;  1 drivers
v00000225f727e140_0 .net *"_ivl_4", 0 0, L_00000225f737d8c0;  1 drivers
v00000225f727cb60_0 .net *"_ivl_6", 0 0, L_00000225f737d930;  1 drivers
v00000225f727e000_0 .net *"_ivl_8", 0 0, L_00000225f737da10;  1 drivers
S_00000225f722e210 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7093910 .param/l "i" 0 5 28, +C4<010>;
S_00000225f722e530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f737e5e0 .functor NOT 1, L_00000225f7387150, C4<0>, C4<0>, C4<0>;
L_00000225f737e730 .functor AND 1, L_00000225f737e5e0, L_00000225f7386d90, C4<1>, C4<1>;
L_00000225f737e650 .functor NOT 1, L_00000225f7387150, C4<0>, C4<0>, C4<0>;
L_00000225f7379250 .functor AND 1, L_00000225f737e650, L_00000225f73867f0, C4<1>, C4<1>;
L_00000225f73a3070 .functor OR 1, L_00000225f737e730, L_00000225f7379250, C4<0>, C4<0>;
L_00000225f73a43b0 .functor AND 1, L_00000225f7386d90, L_00000225f73867f0, C4<1>, C4<1>;
L_00000225f73a4260 .functor OR 1, L_00000225f73a3070, L_00000225f73a43b0, C4<0>, C4<0>;
L_00000225f73a3fc0 .functor XOR 1, L_00000225f7387150, L_00000225f7386d90, C4<0>, C4<0>;
L_00000225f73a3310 .functor XOR 1, L_00000225f73a3fc0, L_00000225f73867f0, C4<0>, C4<0>;
v00000225f727c0c0_0 .net "Debe", 0 0, L_00000225f73a4260;  1 drivers
v00000225f727d7e0_0 .net "Din", 0 0, L_00000225f73867f0;  1 drivers
v00000225f727d880_0 .net "Dout", 0 0, L_00000225f73a3310;  1 drivers
v00000225f727d380_0 .net "Ri", 0 0, L_00000225f7386d90;  1 drivers
v00000225f727c520_0 .net "Si", 0 0, L_00000225f7387150;  1 drivers
v00000225f727e820_0 .net *"_ivl_0", 0 0, L_00000225f737e5e0;  1 drivers
v00000225f727e1e0_0 .net *"_ivl_10", 0 0, L_00000225f73a43b0;  1 drivers
v00000225f727cd40_0 .net *"_ivl_14", 0 0, L_00000225f73a3fc0;  1 drivers
v00000225f727cde0_0 .net *"_ivl_2", 0 0, L_00000225f737e730;  1 drivers
v00000225f727c160_0 .net *"_ivl_4", 0 0, L_00000225f737e650;  1 drivers
v00000225f727e500_0 .net *"_ivl_6", 0 0, L_00000225f7379250;  1 drivers
v00000225f727e0a0_0 .net *"_ivl_8", 0 0, L_00000225f73a3070;  1 drivers
S_00000225f722def0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7093d50 .param/l "i" 0 5 28, +C4<011>;
S_00000225f722ee90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722def0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a42d0 .functor NOT 1, L_00000225f7387330, C4<0>, C4<0>, C4<0>;
L_00000225f73a4030 .functor AND 1, L_00000225f73a42d0, L_00000225f7388c30, C4<1>, C4<1>;
L_00000225f73a3460 .functor NOT 1, L_00000225f7387330, C4<0>, C4<0>, C4<0>;
L_00000225f73a30e0 .functor AND 1, L_00000225f73a3460, L_00000225f7387e70, C4<1>, C4<1>;
L_00000225f73a4420 .functor OR 1, L_00000225f73a4030, L_00000225f73a30e0, C4<0>, C4<0>;
L_00000225f73a4340 .functor AND 1, L_00000225f7388c30, L_00000225f7387e70, C4<1>, C4<1>;
L_00000225f73a4500 .functor OR 1, L_00000225f73a4420, L_00000225f73a4340, C4<0>, C4<0>;
L_00000225f73a3690 .functor XOR 1, L_00000225f7387330, L_00000225f7388c30, C4<0>, C4<0>;
L_00000225f73a3b60 .functor XOR 1, L_00000225f73a3690, L_00000225f7387e70, C4<0>, C4<0>;
v00000225f727e640_0 .net "Debe", 0 0, L_00000225f73a4500;  1 drivers
v00000225f727d240_0 .net "Din", 0 0, L_00000225f7387e70;  1 drivers
v00000225f727d2e0_0 .net "Dout", 0 0, L_00000225f73a3b60;  1 drivers
v00000225f727d420_0 .net "Ri", 0 0, L_00000225f7388c30;  1 drivers
v00000225f727d920_0 .net "Si", 0 0, L_00000225f7387330;  1 drivers
v00000225f727ea00_0 .net *"_ivl_0", 0 0, L_00000225f73a42d0;  1 drivers
v00000225f727ed20_0 .net *"_ivl_10", 0 0, L_00000225f73a4340;  1 drivers
v00000225f7280580_0 .net *"_ivl_14", 0 0, L_00000225f73a3690;  1 drivers
v00000225f727f540_0 .net *"_ivl_2", 0 0, L_00000225f73a4030;  1 drivers
v00000225f727f040_0 .net *"_ivl_4", 0 0, L_00000225f73a3460;  1 drivers
v00000225f72801c0_0 .net *"_ivl_6", 0 0, L_00000225f73a30e0;  1 drivers
v00000225f727fae0_0 .net *"_ivl_8", 0 0, L_00000225f73a4420;  1 drivers
S_00000225f722e3a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7094450 .param/l "i" 0 5 28, +C4<0100>;
S_00000225f7230920 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a2d60 .functor NOT 1, L_00000225f7388730, C4<0>, C4<0>, C4<0>;
L_00000225f73a4490 .functor AND 1, L_00000225f73a2d60, L_00000225f7388230, C4<1>, C4<1>;
L_00000225f73a4650 .functor NOT 1, L_00000225f7388730, C4<0>, C4<0>, C4<0>;
L_00000225f73a2f90 .functor AND 1, L_00000225f73a4650, L_00000225f7387c90, C4<1>, C4<1>;
L_00000225f73a39a0 .functor OR 1, L_00000225f73a4490, L_00000225f73a2f90, C4<0>, C4<0>;
L_00000225f73a4570 .functor AND 1, L_00000225f7388230, L_00000225f7387c90, C4<1>, C4<1>;
L_00000225f73a3540 .functor OR 1, L_00000225f73a39a0, L_00000225f73a4570, C4<0>, C4<0>;
L_00000225f73a45e0 .functor XOR 1, L_00000225f7388730, L_00000225f7388230, C4<0>, C4<0>;
L_00000225f73a46c0 .functor XOR 1, L_00000225f73a45e0, L_00000225f7387c90, C4<0>, C4<0>;
v00000225f727ebe0_0 .net "Debe", 0 0, L_00000225f73a3540;  1 drivers
v00000225f7281020_0 .net "Din", 0 0, L_00000225f7387c90;  1 drivers
v00000225f72803a0_0 .net "Dout", 0 0, L_00000225f73a46c0;  1 drivers
v00000225f7280620_0 .net "Ri", 0 0, L_00000225f7388230;  1 drivers
v00000225f727ef00_0 .net "Si", 0 0, L_00000225f7388730;  1 drivers
v00000225f7280800_0 .net *"_ivl_0", 0 0, L_00000225f73a2d60;  1 drivers
v00000225f727efa0_0 .net *"_ivl_10", 0 0, L_00000225f73a4570;  1 drivers
v00000225f727ee60_0 .net *"_ivl_14", 0 0, L_00000225f73a45e0;  1 drivers
v00000225f727f680_0 .net *"_ivl_2", 0 0, L_00000225f73a4490;  1 drivers
v00000225f727eb40_0 .net *"_ivl_4", 0 0, L_00000225f73a4650;  1 drivers
v00000225f7280da0_0 .net *"_ivl_6", 0 0, L_00000225f73a2f90;  1 drivers
v00000225f727fb80_0 .net *"_ivl_8", 0 0, L_00000225f73a39a0;  1 drivers
S_00000225f722f340 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7094090 .param/l "i" 0 5 28, +C4<0101>;
S_00000225f722dbd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722f340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a2dd0 .functor NOT 1, L_00000225f7386c50, C4<0>, C4<0>, C4<0>;
L_00000225f73a3c40 .functor AND 1, L_00000225f73a2dd0, L_00000225f7386610, C4<1>, C4<1>;
L_00000225f73a4730 .functor NOT 1, L_00000225f7386c50, C4<0>, C4<0>, C4<0>;
L_00000225f73a2ba0 .functor AND 1, L_00000225f73a4730, L_00000225f7387f10, C4<1>, C4<1>;
L_00000225f73a2c10 .functor OR 1, L_00000225f73a3c40, L_00000225f73a2ba0, C4<0>, C4<0>;
L_00000225f73a34d0 .functor AND 1, L_00000225f7386610, L_00000225f7387f10, C4<1>, C4<1>;
L_00000225f73a3e00 .functor OR 1, L_00000225f73a2c10, L_00000225f73a34d0, C4<0>, C4<0>;
L_00000225f73a3af0 .functor XOR 1, L_00000225f7386c50, L_00000225f7386610, C4<0>, C4<0>;
L_00000225f73a2c80 .functor XOR 1, L_00000225f73a3af0, L_00000225f7387f10, C4<0>, C4<0>;
v00000225f7280e40_0 .net "Debe", 0 0, L_00000225f73a3e00;  1 drivers
v00000225f727f720_0 .net "Din", 0 0, L_00000225f7387f10;  1 drivers
v00000225f7280260_0 .net "Dout", 0 0, L_00000225f73a2c80;  1 drivers
v00000225f727f0e0_0 .net "Ri", 0 0, L_00000225f7386610;  1 drivers
v00000225f7280b20_0 .net "Si", 0 0, L_00000225f7386c50;  1 drivers
v00000225f727f7c0_0 .net *"_ivl_0", 0 0, L_00000225f73a2dd0;  1 drivers
v00000225f7280300_0 .net *"_ivl_10", 0 0, L_00000225f73a34d0;  1 drivers
v00000225f72806c0_0 .net *"_ivl_14", 0 0, L_00000225f73a3af0;  1 drivers
v00000225f7280ee0_0 .net *"_ivl_2", 0 0, L_00000225f73a3c40;  1 drivers
v00000225f7280f80_0 .net *"_ivl_4", 0 0, L_00000225f73a4730;  1 drivers
v00000225f727e8c0_0 .net *"_ivl_6", 0 0, L_00000225f73a2ba0;  1 drivers
v00000225f727eaa0_0 .net *"_ivl_8", 0 0, L_00000225f73a2c10;  1 drivers
S_00000225f722f4d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7093950 .param/l "i" 0 5 28, +C4<0110>;
S_00000225f722d8b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722f4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a3a10 .functor NOT 1, L_00000225f73866b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a3bd0 .functor AND 1, L_00000225f73a3a10, L_00000225f7387d30, C4<1>, C4<1>;
L_00000225f73a2f20 .functor NOT 1, L_00000225f73866b0, C4<0>, C4<0>, C4<0>;
L_00000225f73a2cf0 .functor AND 1, L_00000225f73a2f20, L_00000225f7387fb0, C4<1>, C4<1>;
L_00000225f73a3700 .functor OR 1, L_00000225f73a3bd0, L_00000225f73a2cf0, C4<0>, C4<0>;
L_00000225f73a2e40 .functor AND 1, L_00000225f7387d30, L_00000225f7387fb0, C4<1>, C4<1>;
L_00000225f73a41f0 .functor OR 1, L_00000225f73a3700, L_00000225f73a2e40, C4<0>, C4<0>;
L_00000225f73a2eb0 .functor XOR 1, L_00000225f73866b0, L_00000225f7387d30, C4<0>, C4<0>;
L_00000225f73a35b0 .functor XOR 1, L_00000225f73a2eb0, L_00000225f7387fb0, C4<0>, C4<0>;
v00000225f727f180_0 .net "Debe", 0 0, L_00000225f73a41f0;  1 drivers
v00000225f727f220_0 .net "Din", 0 0, L_00000225f7387fb0;  1 drivers
v00000225f727f860_0 .net "Dout", 0 0, L_00000225f73a35b0;  1 drivers
v00000225f727e960_0 .net "Ri", 0 0, L_00000225f7387d30;  1 drivers
v00000225f7280440_0 .net "Si", 0 0, L_00000225f73866b0;  1 drivers
v00000225f72809e0_0 .net *"_ivl_0", 0 0, L_00000225f73a3a10;  1 drivers
v00000225f727fa40_0 .net *"_ivl_10", 0 0, L_00000225f73a2e40;  1 drivers
v00000225f727edc0_0 .net *"_ivl_14", 0 0, L_00000225f73a2eb0;  1 drivers
v00000225f72804e0_0 .net *"_ivl_2", 0 0, L_00000225f73a3bd0;  1 drivers
v00000225f727f900_0 .net *"_ivl_4", 0 0, L_00000225f73a2f20;  1 drivers
v00000225f727fd60_0 .net *"_ivl_6", 0 0, L_00000225f73a2cf0;  1 drivers
v00000225f727fea0_0 .net *"_ivl_8", 0 0, L_00000225f73a3700;  1 drivers
S_00000225f722d0e0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_00000225f7230150;
 .timescale -9 -12;
P_00000225f7094490 .param/l "i" 0 5 28, +C4<0111>;
S_00000225f722e080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_00000225f722d0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_00000225f73a38c0 .functor NOT 1, L_00000225f73873d0, C4<0>, C4<0>, C4<0>;
L_00000225f73a3000 .functor AND 1, L_00000225f73a38c0, L_00000225f73880f0, C4<1>, C4<1>;
L_00000225f73a3380 .functor NOT 1, L_00000225f73873d0, C4<0>, C4<0>, C4<0>;
L_00000225f73a3cb0 .functor AND 1, L_00000225f73a3380, L_00000225f7388870, C4<1>, C4<1>;
L_00000225f73a3150 .functor OR 1, L_00000225f73a3000, L_00000225f73a3cb0, C4<0>, C4<0>;
L_00000225f73a3d90 .functor AND 1, L_00000225f73880f0, L_00000225f7388870, C4<1>, C4<1>;
L_00000225f73a31c0 .functor OR 1, L_00000225f73a3150, L_00000225f73a3d90, C4<0>, C4<0>;
L_00000225f73a3620 .functor XOR 1, L_00000225f73873d0, L_00000225f73880f0, C4<0>, C4<0>;
L_00000225f73a3d20 .functor XOR 1, L_00000225f73a3620, L_00000225f7388870, C4<0>, C4<0>;
v00000225f727ffe0_0 .net "Debe", 0 0, L_00000225f73a31c0;  1 drivers
v00000225f7280760_0 .net "Din", 0 0, L_00000225f7388870;  1 drivers
v00000225f7280c60_0 .net "Dout", 0 0, L_00000225f73a3d20;  1 drivers
v00000225f727ff40_0 .net "Ri", 0 0, L_00000225f73880f0;  1 drivers
v00000225f727fe00_0 .net "Si", 0 0, L_00000225f73873d0;  1 drivers
v00000225f727ec80_0 .net *"_ivl_0", 0 0, L_00000225f73a38c0;  1 drivers
v00000225f727fc20_0 .net *"_ivl_10", 0 0, L_00000225f73a3d90;  1 drivers
v00000225f727f5e0_0 .net *"_ivl_14", 0 0, L_00000225f73a3620;  1 drivers
v00000225f7280d00_0 .net *"_ivl_2", 0 0, L_00000225f73a3000;  1 drivers
v00000225f727fcc0_0 .net *"_ivl_4", 0 0, L_00000225f73a3380;  1 drivers
v00000225f7280bc0_0 .net *"_ivl_6", 0 0, L_00000225f73a3cb0;  1 drivers
v00000225f7280940_0 .net *"_ivl_8", 0 0, L_00000225f73a3150;  1 drivers
S_00000225f722d590 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_00000225f7218350 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_00000225f7218388 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_00000225f72183c0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_00000225f73c7e00 .functor NOT 1, L_00000225f739db30, C4<0>, C4<0>, C4<0>;
L_00000225f73c87a0 .functor AND 1, L_00000225f73c7e00, L_00000225f739cf50, C4<1>, C4<1>;
L_00000225f73c82d0 .functor AND 1, L_00000225f73c87a0, L_00000225f739d1d0, C4<1>, C4<1>;
L_00000225f73c8340 .functor AND 1, L_00000225f739db30, L_00000225f739d6d0, C4<1>, C4<1>;
L_00000225f73c86c0 .functor AND 1, L_00000225f73c8340, L_00000225f739d810, C4<1>, C4<1>;
v00000225f7285800_0 .net "Exp", 7 0, L_00000225f739d3b0;  1 drivers
v00000225f7285a80_0 .net "Man", 22 0, L_00000225f739dd10;  1 drivers
v00000225f7284720_0 .net *"_ivl_10", 0 0, L_00000225f73c87a0;  1 drivers
v00000225f7285f80_0 .net *"_ivl_13", 0 0, L_00000225f739d1d0;  1 drivers
v00000225f7285260_0 .net *"_ivl_17", 0 0, L_00000225f739d6d0;  1 drivers
v00000225f72859e0_0 .net *"_ivl_18", 0 0, L_00000225f73c8340;  1 drivers
v00000225f7284cc0_0 .net *"_ivl_21", 0 0, L_00000225f739d810;  1 drivers
v00000225f7285120_0 .net *"_ivl_6", 0 0, L_00000225f73c7e00;  1 drivers
v00000225f72840e0_0 .net *"_ivl_9", 0 0, L_00000225f739cf50;  1 drivers
v00000225f7284e00_0 .net "is_negInf", 0 0, L_00000225f73c86c0;  alias, 1 drivers
v00000225f7284860_0 .net "is_posInf", 0 0, L_00000225f73c82d0;  alias, 1 drivers
v00000225f7284ea0_0 .net "sign", 0 0, L_00000225f739db30;  1 drivers
v00000225f72844a0_0 .net "value", 31 0, v00000225f728bd40_0;  alias, 1 drivers
L_00000225f739db30 .part v00000225f728bd40_0, 31, 1;
L_00000225f739d3b0 .part v00000225f728bd40_0, 23, 8;
L_00000225f739dd10 .part v00000225f728bd40_0, 0, 23;
L_00000225f739cf50 .reduce/and L_00000225f739d3b0;
L_00000225f739d1d0 .reduce/nor L_00000225f739dd10;
L_00000225f739d6d0 .reduce/and L_00000225f739d3b0;
L_00000225f739d810 .reduce/nor L_00000225f739dd10;
S_00000225f7230f60 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_00000225f7218b90 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_00000225f7218bc8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_00000225f7218c00 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_00000225f73c7690 .functor NOT 1, L_00000225f739eb70, C4<0>, C4<0>, C4<0>;
L_00000225f73c8b20 .functor AND 1, L_00000225f73c7690, L_00000225f739ceb0, C4<1>, C4<1>;
L_00000225f73c8650 .functor AND 1, L_00000225f73c8b20, L_00000225f739d590, C4<1>, C4<1>;
L_00000225f73c77e0 .functor AND 1, L_00000225f739eb70, L_00000225f739e710, C4<1>, C4<1>;
L_00000225f73c8ff0 .functor AND 1, L_00000225f73c77e0, L_00000225f739d630, C4<1>, C4<1>;
v00000225f72845e0_0 .net "Exp", 7 0, L_00000225f739ecb0;  1 drivers
v00000225f72854e0_0 .net "Man", 22 0, L_00000225f739ec10;  1 drivers
v00000225f72838c0_0 .net *"_ivl_10", 0 0, L_00000225f73c8b20;  1 drivers
v00000225f7284f40_0 .net *"_ivl_13", 0 0, L_00000225f739d590;  1 drivers
v00000225f7284fe0_0 .net *"_ivl_17", 0 0, L_00000225f739e710;  1 drivers
v00000225f7283aa0_0 .net *"_ivl_18", 0 0, L_00000225f73c77e0;  1 drivers
v00000225f7285080_0 .net *"_ivl_21", 0 0, L_00000225f739d630;  1 drivers
v00000225f7284680_0 .net *"_ivl_6", 0 0, L_00000225f73c7690;  1 drivers
v00000225f7284900_0 .net *"_ivl_9", 0 0, L_00000225f739ceb0;  1 drivers
v00000225f7284180_0 .net "is_negInf", 0 0, L_00000225f73c8ff0;  alias, 1 drivers
v00000225f72853a0_0 .net "is_posInf", 0 0, L_00000225f73c8650;  alias, 1 drivers
v00000225f7283a00_0 .net "sign", 0 0, L_00000225f739eb70;  1 drivers
v00000225f72849a0_0 .net "value", 31 0, v00000225f728c100_0;  alias, 1 drivers
L_00000225f739eb70 .part v00000225f728c100_0, 31, 1;
L_00000225f739ecb0 .part v00000225f728c100_0, 23, 8;
L_00000225f739ec10 .part v00000225f728c100_0, 0, 23;
L_00000225f739ceb0 .reduce/and L_00000225f739ecb0;
L_00000225f739d590 .reduce/nor L_00000225f739ec10;
L_00000225f739e710 .reduce/and L_00000225f739ecb0;
L_00000225f739d630 .reduce/nor L_00000225f739ec10;
S_00000225f722ffc0 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_00000225f72181f0 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_00000225f7218228 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_00000225f7218260 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_00000225f73c7f50 .functor AND 1, L_00000225f739d950, L_00000225f739dbd0, C4<1>, C4<1>;
v00000225f7285440_0 .net "Exp", 7 0, L_00000225f739d450;  1 drivers
v00000225f7285580_0 .net "InvalidVal", 0 0, L_00000225f73c7f50;  alias, 1 drivers
v00000225f7285620_0 .net "Man", 22 0, L_00000225f739d270;  1 drivers
v00000225f72856c0_0 .net *"_ivl_7", 0 0, L_00000225f739d950;  1 drivers
v00000225f7285940_0 .net *"_ivl_9", 0 0, L_00000225f739dbd0;  1 drivers
v00000225f7285760_0 .net "sign", 0 0, L_00000225f739d8b0;  1 drivers
v00000225f7285b20_0 .net "value", 31 0, v00000225f728c100_0;  alias, 1 drivers
L_00000225f739d8b0 .part v00000225f728c100_0, 31, 1;
L_00000225f739d450 .part v00000225f728c100_0, 23, 8;
L_00000225f739d270 .part v00000225f728c100_0, 0, 23;
L_00000225f739d950 .reduce/and L_00000225f739d450;
L_00000225f739dbd0 .reduce/or L_00000225f739d270;
S_00000225f72302e0 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_00000225f7218400 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_00000225f7218438 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_00000225f7218470 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_00000225f73c9060 .functor AND 1, L_00000225f7380f30, L_00000225f7380e90, C4<1>, C4<1>;
v00000225f72858a0_0 .net "Exp", 7 0, L_00000225f739e5d0;  1 drivers
v00000225f7285bc0_0 .net "InvalidVal", 0 0, L_00000225f73c9060;  alias, 1 drivers
v00000225f7283b40_0 .net "Man", 22 0, L_00000225f739e670;  1 drivers
v00000225f7285c60_0 .net *"_ivl_7", 0 0, L_00000225f7380f30;  1 drivers
v00000225f7284220_0 .net *"_ivl_9", 0 0, L_00000225f7380e90;  1 drivers
v00000225f7285d00_0 .net "sign", 0 0, L_00000225f739def0;  1 drivers
v00000225f7285da0_0 .net "value", 31 0, v00000225f728bd40_0;  alias, 1 drivers
L_00000225f739def0 .part v00000225f728bd40_0, 31, 1;
L_00000225f739e5d0 .part v00000225f728bd40_0, 23, 8;
L_00000225f739e670 .part v00000225f728bd40_0, 0, 23;
L_00000225f7380f30 .reduce/and L_00000225f739e5d0;
L_00000225f7380e90 .reduce/or L_00000225f739e670;
S_00000225f722d270 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_00000225f7144df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_00000225f7218a30 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_00000225f7218a68 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_00000225f7218aa0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_00000225f70b8800 .functor XOR 1, L_00000225f728d820, L_00000225f728bc00, C4<0>, C4<0>;
L_00000225f70b8bf0 .functor BUFZ 1, v00000225f7289860_0, C4<0>, C4<0>, C4<0>;
L_00000225f70b1b10 .functor BUFZ 1, v00000225f728a1c0_0, C4<0>, C4<0>, C4<0>;
L_00000225f70b2600 .functor BUFZ 1, v00000225f7288be0_0, C4<0>, C4<0>, C4<0>;
v00000225f728aee0_0 .net "a", 31 0, v00000225f728c100_0;  alias, 1 drivers
v00000225f7289b80_0 .net "a_denorm", 0 0, L_00000225f70b8090;  1 drivers
v00000225f728a620_0 .net "a_inf", 0 0, L_00000225f70b8170;  1 drivers
v00000225f728a580_0 .net "a_nan", 0 0, L_00000225f70b86b0;  1 drivers
v00000225f7289540_0 .net "a_normal", 0 0, L_00000225f70b85d0;  1 drivers
v00000225f7289400_0 .net "a_sign", 0 0, L_00000225f728d820;  1 drivers
v00000225f7288e60_0 .net "a_zero", 0 0, L_00000225f70b8790;  1 drivers
v00000225f728a6c0_0 .net "b", 31 0, v00000225f728bd40_0;  alias, 1 drivers
v00000225f72897c0_0 .net "b_denorm", 0 0, L_00000225f70b8250;  1 drivers
v00000225f7288a00_0 .net "b_inf", 0 0, L_00000225f70b8480;  1 drivers
v00000225f728a260_0 .net "b_nan", 0 0, L_00000225f70b7d10;  1 drivers
v00000225f7288960_0 .net "b_normal", 0 0, L_00000225f70b8560;  1 drivers
v00000225f7289e00_0 .net "b_sign", 0 0, L_00000225f728bc00;  1 drivers
v00000225f7289ae0_0 .net "b_zero", 0 0, L_00000225f70b81e0;  1 drivers
v00000225f728a300_0 .net "div_by_zero", 0 0, L_00000225f70b2600;  alias, 1 drivers
v00000225f7288be0_0 .var "div_zero", 0 0;
v00000225f728a1c0_0 .var "invalid", 0 0;
v00000225f72894a0_0 .net "invalid_op", 0 0, L_00000225f70b1b10;  alias, 1 drivers
v00000225f7289860_0 .var "is_special", 0 0;
v00000225f728aa80_0 .net "is_special_case", 0 0, L_00000225f70b8bf0;  alias, 1 drivers
v00000225f728af80_0 .net "neg_inf", 31 0, L_00000225f73c7850;  1 drivers
v00000225f7288aa0_0 .net "neg_zero", 31 0, L_00000225f73c8c70;  1 drivers
v00000225f7288b40_0 .net "op", 1 0, v00000225f728b980_0;  alias, 1 drivers
v00000225f7288fa0_0 .net "pos_inf", 31 0, L_00000225f73c91b0;  1 drivers
v00000225f7289ea0_0 .net "pos_zero", 31 0, L_00000225f73c8c00;  1 drivers
v00000225f7288f00_0 .net "qnan", 31 0, L_00000225f73c8ce0;  1 drivers
v00000225f7289040_0 .var "result", 31 0;
v00000225f728a800_0 .net "result_sign", 0 0, L_00000225f70b8800;  1 drivers
v00000225f7289680_0 .net "signed_inf_a", 31 0, L_00000225f728f260;  1 drivers
v00000225f728a760_0 .net "signed_zero_a", 31 0, L_00000225f728df00;  1 drivers
v00000225f7289720_0 .net "snan", 31 0, L_00000225f73c7cb0;  1 drivers
v00000225f72895e0_0 .net "special_result", 31 0, v00000225f7289040_0;  alias, 1 drivers
E_00000225f7094150/0 .event anyedge, v00000225f7286ca0_0, v00000225f7287100_0, v00000225f7287880_0, v00000225f7288b40_0;
E_00000225f7094150/1 .event anyedge, v00000225f7287a60_0, v00000225f7286160_0, v00000225f72862a0_0, v00000225f7286480_0;
E_00000225f7094150/2 .event anyedge, v00000225f7286ac0_0, v00000225f71f8560_0, v00000225f71f8420_0, v00000225f7288320_0;
E_00000225f7094150/3 .event anyedge, v00000225f72863e0_0, v00000225f72868e0_0, v00000225f7286a20_0, v00000225f7287e20_0;
E_00000225f7094150/4 .event anyedge, v00000225f7286f20_0, v00000225f728a800_0, v00000225f72867a0_0, v00000225f7286980_0;
E_00000225f7094150 .event/or E_00000225f7094150/0, E_00000225f7094150/1, E_00000225f7094150/2, E_00000225f7094150/3, E_00000225f7094150/4;
S_00000225f72310f0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_00000225f722d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_00000225f7218140 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_00000225f7218178 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_00000225f72181b0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_00000225f70b8790 .functor AND 1, L_00000225f728cec0, L_00000225f728c380, C4<1>, C4<1>;
L_00000225f70b8090 .functor AND 1, L_00000225f728b0c0, L_00000225f728c420, C4<1>, C4<1>;
L_00000225f70b85d0 .functor AND 1, L_00000225f728b5c0, L_00000225f728cf60, C4<1>, C4<1>;
L_00000225f70b8170 .functor AND 1, L_00000225f728bac0, L_00000225f728bb60, C4<1>, C4<1>;
L_00000225f70b86b0 .functor AND 1, L_00000225f728d0a0, L_00000225f728d000, C4<1>, C4<1>;
L_00000225f72e6070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7283960_0 .net/2u *"_ivl_10", 22 0, L_00000225f72e6070;  1 drivers
v00000225f7283c80_0 .net *"_ivl_12", 0 0, L_00000225f728c380;  1 drivers
L_00000225f72e60b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7283d20_0 .net/2u *"_ivl_16", 7 0, L_00000225f72e60b8;  1 drivers
v00000225f7283dc0_0 .net *"_ivl_18", 0 0, L_00000225f728b0c0;  1 drivers
L_00000225f72e6100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7283e60_0 .net/2u *"_ivl_20", 22 0, L_00000225f72e6100;  1 drivers
v00000225f7283f00_0 .net *"_ivl_22", 0 0, L_00000225f728c420;  1 drivers
L_00000225f72e6148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7283fa0_0 .net/2u *"_ivl_26", 7 0, L_00000225f72e6148;  1 drivers
v00000225f72842c0_0 .net *"_ivl_28", 0 0, L_00000225f728b5c0;  1 drivers
L_00000225f72e6190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f7284360_0 .net/2u *"_ivl_30", 7 0, L_00000225f72e6190;  1 drivers
v00000225f7288820_0 .net *"_ivl_32", 0 0, L_00000225f728cf60;  1 drivers
L_00000225f72e61d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f7288280_0 .net/2u *"_ivl_36", 7 0, L_00000225f72e61d8;  1 drivers
v00000225f7288140_0 .net *"_ivl_38", 0 0, L_00000225f728bac0;  1 drivers
L_00000225f72e6220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7286200_0 .net/2u *"_ivl_40", 22 0, L_00000225f72e6220;  1 drivers
v00000225f7286520_0 .net *"_ivl_42", 0 0, L_00000225f728bb60;  1 drivers
L_00000225f72e6268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f72860c0_0 .net/2u *"_ivl_46", 7 0, L_00000225f72e6268;  1 drivers
v00000225f7286fc0_0 .net *"_ivl_48", 0 0, L_00000225f728d0a0;  1 drivers
L_00000225f72e62b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7286b60_0 .net/2u *"_ivl_50", 22 0, L_00000225f72e62b0;  1 drivers
v00000225f7286840_0 .net *"_ivl_52", 0 0, L_00000225f728d000;  1 drivers
L_00000225f72e6028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f72879c0_0 .net/2u *"_ivl_6", 7 0, L_00000225f72e6028;  1 drivers
v00000225f72872e0_0 .net *"_ivl_8", 0 0, L_00000225f728cec0;  1 drivers
v00000225f7287b00_0 .net "exp", 7 0, L_00000225f728ba20;  1 drivers
v00000225f7287e20_0 .net "is_denorm", 0 0, L_00000225f70b8090;  alias, 1 drivers
v00000225f7287a60_0 .net "is_inf", 0 0, L_00000225f70b8170;  alias, 1 drivers
v00000225f7286ca0_0 .net "is_nan", 0 0, L_00000225f70b86b0;  alias, 1 drivers
v00000225f7287060_0 .net "is_normal", 0 0, L_00000225f70b85d0;  alias, 1 drivers
v00000225f7288320_0 .net "is_zero", 0 0, L_00000225f70b8790;  alias, 1 drivers
v00000225f7288780_0 .net "man", 22 0, L_00000225f728ce20;  1 drivers
v00000225f72862a0_0 .net "sign", 0 0, L_00000225f728d820;  alias, 1 drivers
v00000225f7286660_0 .net "val", 31 0, v00000225f728c100_0;  alias, 1 drivers
L_00000225f728ba20 .part v00000225f728c100_0, 23, 8;
L_00000225f728ce20 .part v00000225f728c100_0, 0, 23;
L_00000225f728d820 .part v00000225f728c100_0, 31, 1;
L_00000225f728cec0 .cmp/eq 8, L_00000225f728ba20, L_00000225f72e6028;
L_00000225f728c380 .cmp/eq 23, L_00000225f728ce20, L_00000225f72e6070;
L_00000225f728b0c0 .cmp/eq 8, L_00000225f728ba20, L_00000225f72e60b8;
L_00000225f728c420 .cmp/ne 23, L_00000225f728ce20, L_00000225f72e6100;
L_00000225f728b5c0 .cmp/ne 8, L_00000225f728ba20, L_00000225f72e6148;
L_00000225f728cf60 .cmp/ne 8, L_00000225f728ba20, L_00000225f72e6190;
L_00000225f728bac0 .cmp/eq 8, L_00000225f728ba20, L_00000225f72e61d8;
L_00000225f728bb60 .cmp/eq 23, L_00000225f728ce20, L_00000225f72e6220;
L_00000225f728d0a0 .cmp/eq 8, L_00000225f728ba20, L_00000225f72e6268;
L_00000225f728d000 .cmp/ne 23, L_00000225f728ce20, L_00000225f72e62b0;
S_00000225f7230dd0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_00000225f722d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_00000225f7218c40 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_00000225f7218c78 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_00000225f7218cb0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_00000225f70b81e0 .functor AND 1, L_00000225f728fee0, L_00000225f728f620, C4<1>, C4<1>;
L_00000225f70b8250 .functor AND 1, L_00000225f728fda0, L_00000225f728d960, C4<1>, C4<1>;
L_00000225f70b8560 .functor AND 1, L_00000225f728fa80, L_00000225f728ff80, C4<1>, C4<1>;
L_00000225f70b8480 .functor AND 1, L_00000225f728ec20, L_00000225f728e720, C4<1>, C4<1>;
L_00000225f70b7d10 .functor AND 1, L_00000225f728f080, L_00000225f728fc60, C4<1>, C4<1>;
L_00000225f72e6340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7286340_0 .net/2u *"_ivl_10", 22 0, L_00000225f72e6340;  1 drivers
v00000225f72871a0_0 .net *"_ivl_12", 0 0, L_00000225f728f620;  1 drivers
L_00000225f72e6388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f72883c0_0 .net/2u *"_ivl_16", 7 0, L_00000225f72e6388;  1 drivers
v00000225f72881e0_0 .net *"_ivl_18", 0 0, L_00000225f728fda0;  1 drivers
L_00000225f72e63d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f7288460_0 .net/2u *"_ivl_20", 22 0, L_00000225f72e63d0;  1 drivers
v00000225f72877e0_0 .net *"_ivl_22", 0 0, L_00000225f728d960;  1 drivers
L_00000225f72e6418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7288500_0 .net/2u *"_ivl_26", 7 0, L_00000225f72e6418;  1 drivers
v00000225f72880a0_0 .net *"_ivl_28", 0 0, L_00000225f728fa80;  1 drivers
L_00000225f72e6460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f7286c00_0 .net/2u *"_ivl_30", 7 0, L_00000225f72e6460;  1 drivers
v00000225f7287560_0 .net *"_ivl_32", 0 0, L_00000225f728ff80;  1 drivers
L_00000225f72e64a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f72885a0_0 .net/2u *"_ivl_36", 7 0, L_00000225f72e64a8;  1 drivers
v00000225f7288640_0 .net *"_ivl_38", 0 0, L_00000225f728ec20;  1 drivers
L_00000225f72e64f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72874c0_0 .net/2u *"_ivl_40", 22 0, L_00000225f72e64f0;  1 drivers
v00000225f7286de0_0 .net *"_ivl_42", 0 0, L_00000225f728e720;  1 drivers
L_00000225f72e6538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000225f7287920_0 .net/2u *"_ivl_46", 7 0, L_00000225f72e6538;  1 drivers
v00000225f7287d80_0 .net *"_ivl_48", 0 0, L_00000225f728f080;  1 drivers
L_00000225f72e6580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225f72886e0_0 .net/2u *"_ivl_50", 22 0, L_00000225f72e6580;  1 drivers
v00000225f7286d40_0 .net *"_ivl_52", 0 0, L_00000225f728fc60;  1 drivers
L_00000225f72e62f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000225f7287ec0_0 .net/2u *"_ivl_6", 7 0, L_00000225f72e62f8;  1 drivers
v00000225f7287f60_0 .net *"_ivl_8", 0 0, L_00000225f728fee0;  1 drivers
v00000225f7286e80_0 .net "exp", 7 0, L_00000225f728d140;  1 drivers
v00000225f7286f20_0 .net "is_denorm", 0 0, L_00000225f70b8250;  alias, 1 drivers
v00000225f7286160_0 .net "is_inf", 0 0, L_00000225f70b8480;  alias, 1 drivers
v00000225f7287100_0 .net "is_nan", 0 0, L_00000225f70b7d10;  alias, 1 drivers
v00000225f7288000_0 .net "is_normal", 0 0, L_00000225f70b8560;  alias, 1 drivers
v00000225f72863e0_0 .net "is_zero", 0 0, L_00000225f70b81e0;  alias, 1 drivers
v00000225f7287240_0 .net "man", 22 0, L_00000225f728bde0;  1 drivers
v00000225f7286480_0 .net "sign", 0 0, L_00000225f728bc00;  alias, 1 drivers
v00000225f7287380_0 .net "val", 31 0, v00000225f728bd40_0;  alias, 1 drivers
L_00000225f728d140 .part v00000225f728bd40_0, 23, 8;
L_00000225f728bde0 .part v00000225f728bd40_0, 0, 23;
L_00000225f728bc00 .part v00000225f728bd40_0, 31, 1;
L_00000225f728fee0 .cmp/eq 8, L_00000225f728d140, L_00000225f72e62f8;
L_00000225f728f620 .cmp/eq 23, L_00000225f728bde0, L_00000225f72e6340;
L_00000225f728fda0 .cmp/eq 8, L_00000225f728d140, L_00000225f72e6388;
L_00000225f728d960 .cmp/ne 23, L_00000225f728bde0, L_00000225f72e63d0;
L_00000225f728fa80 .cmp/ne 8, L_00000225f728d140, L_00000225f72e6418;
L_00000225f728ff80 .cmp/ne 8, L_00000225f728d140, L_00000225f72e6460;
L_00000225f728ec20 .cmp/eq 8, L_00000225f728d140, L_00000225f72e64a8;
L_00000225f728e720 .cmp/eq 23, L_00000225f728bde0, L_00000225f72e64f0;
L_00000225f728f080 .cmp/eq 8, L_00000225f728d140, L_00000225f72e6538;
L_00000225f728fc60 .cmp/ne 23, L_00000225f728bde0, L_00000225f72e6580;
S_00000225f7230ab0 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_00000225f722d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_00000225f7218610 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_00000225f7218648 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_00000225f7218680 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_00000225f72e6610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000225f73c8c00 .functor BUFT 32, L_00000225f72e6610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225f72e6658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000225f73c8c70 .functor BUFT 32, L_00000225f72e6658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225f72e66a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000225f73c91b0 .functor BUFT 32, L_00000225f72e66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225f72e66e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000225f73c7850 .functor BUFT 32, L_00000225f72e66e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225f72e6730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000225f73c8ce0 .functor BUFT 32, L_00000225f72e6730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225f72e6778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_00000225f73c7cb0 .functor BUFT 32, L_00000225f72e6778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000225f7287420_0 .net/2u *"_ivl_10", 31 0, L_00000225f72e6658;  1 drivers
v00000225f7287600_0 .net/2u *"_ivl_16", 31 0, L_00000225f72e66a0;  1 drivers
v00000225f72876a0_0 .net/2u *"_ivl_22", 31 0, L_00000225f72e66e8;  1 drivers
v00000225f7287740_0 .net/2u *"_ivl_28", 31 0, L_00000225f72e6730;  1 drivers
v00000225f7287c40_0 .net/2u *"_ivl_34", 31 0, L_00000225f72e6778;  1 drivers
v00000225f72865c0_0 .net/2u *"_ivl_4", 31 0, L_00000225f72e6610;  1 drivers
L_00000225f72e65c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000225f7286700_0 .net "is_half", 0 0, L_00000225f72e65c8;  1 drivers
v00000225f72867a0_0 .net "neg_inf", 31 0, L_00000225f73c7850;  alias, 1 drivers
v00000225f72868e0_0 .net "neg_zero", 31 0, L_00000225f73c8c70;  alias, 1 drivers
v00000225f7286980_0 .net "pos_inf", 31 0, L_00000225f73c91b0;  alias, 1 drivers
v00000225f7286a20_0 .net "pos_zero", 31 0, L_00000225f73c8c00;  alias, 1 drivers
v00000225f7287880_0 .net "qnan", 31 0, L_00000225f73c8ce0;  alias, 1 drivers
v00000225f7287ce0_0 .net "sign_in", 0 0, L_00000225f728d820;  alias, 1 drivers
v00000225f7286ac0_0 .net "signed_inf", 31 0, L_00000225f728f260;  alias, 1 drivers
v00000225f7289f40_0 .net "signed_zero", 31 0, L_00000225f728df00;  alias, 1 drivers
v00000225f728ae40_0 .net "snan", 31 0, L_00000225f73c7cb0;  alias, 1 drivers
L_00000225f728f260 .functor MUXZ 32, L_00000225f73c91b0, L_00000225f73c7850, L_00000225f728d820, C4<>;
L_00000225f728df00 .functor MUXZ 32, L_00000225f73c8c00, L_00000225f73c8c70, L_00000225f728d820, C4<>;
    .scope S_00000225f722d270;
T_4 ;
    %wait E_00000225f7094150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f7288be0_0, 0, 1;
    %load/vec4 v00000225f728a580_0;
    %flag_set/vec4 8;
    %load/vec4 v00000225f728a260_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288f00_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000225f728a620_0;
    %load/vec4 v00000225f7288a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288b40_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f7289400_0;
    %load/vec4 v00000225f7289e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000225f7288b40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f7289400_0;
    %load/vec4 v00000225f7289e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v00000225f7289680_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000225f7288f00_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000225f728a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728aee0_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000225f7288a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v00000225f728a6c0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v00000225f728a6c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000225f728a6c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000225f7288e60_0;
    %load/vec4 v00000225f7289ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7289400_0;
    %load/vec4 v00000225f7289e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v00000225f7288aa0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v00000225f7289ea0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v00000225f7289b80_0;
    %load/vec4 v00000225f7289ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728aee0_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v00000225f7288e60_0;
    %load/vec4 v00000225f72897c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v00000225f728a6c0_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v00000225f728a6c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000225f728a6c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v00000225f7289040_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v00000225f728a620_0;
    %load/vec4 v00000225f7289ae0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000225f7288e60_0;
    %load/vec4 v00000225f7288a00_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288f00_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v00000225f728a620_0;
    %flag_set/vec4 8;
    %load/vec4 v00000225f7288a00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v00000225f728af80_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v00000225f7288fa0_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v00000225f7288e60_0;
    %flag_set/vec4 8;
    %load/vec4 v00000225f7289ae0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v00000225f7288aa0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v00000225f7289ea0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v00000225f7289040_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v00000225f7288b40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v00000225f7288e60_0;
    %load/vec4 v00000225f7289ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288f00_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v00000225f728a620_0;
    %load/vec4 v00000225f7288a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f7288f00_0;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f728a1c0_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v00000225f7289ae0_0;
    %load/vec4 v00000225f7288e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v00000225f728af80_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v00000225f7288fa0_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7288be0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v00000225f728a620_0;
    %load/vec4 v00000225f7288a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v00000225f728af80_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v00000225f7288fa0_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v00000225f7288a00_0;
    %load/vec4 v00000225f728a620_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v00000225f7288aa0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v00000225f7289ea0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v00000225f7289040_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v00000225f7288e60_0;
    %load/vec4 v00000225f7289ae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225f7289860_0, 0, 1;
    %load/vec4 v00000225f728a800_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v00000225f7288aa0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v00000225f7289ea0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v00000225f7289040_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000225f7144df0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_00000225f7144df0;
T_6 ;
    %wait E_00000225f7085c90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225f728cd80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000225f7288c80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225f728b200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728bf20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000225f728d1e0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000225f728d460_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728be80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728d320_0, 0, 1;
    %load/vec4 v00000225f728abc0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000225f728b020_0, 0, 8;
    %load/vec4 v00000225f728abc0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000225f7289cc0_0, 0, 23;
    %load/vec4 v00000225f72890e0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000225f72888c0_0, 0, 8;
    %load/vec4 v00000225f72890e0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000225f728a3a0_0, 0, 23;
    %load/vec4 v00000225f728b020_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f7289cc0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000225f7289d60_0, 0, 1;
    %load/vec4 v00000225f72888c0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f728a3a0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000225f7289180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728ac60_0, 0, 1;
    %load/vec4 v00000225f728b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000225f728c060_0;
    %store/vec4 v00000225f728cd80_0, 0, 32;
    %load/vec4 v00000225f728d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000225f728d3c0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000225f7288c80_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000225f728d3c0_0;
    %load/vec4 v00000225f7289220_0;
    %load/vec4 v00000225f72892c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000225f7288c80_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000225f728b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000225f7288c80_0, 0, 5;
    %load/vec4 v00000225f728a080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000225f7288c80_0, 4, 1;
    %load/vec4 v00000225f728a120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000225f7288c80_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000225f728cce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000225f7288c80_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000225f728d280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v00000225f728a940_0;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %load/vec4 v00000225f728b3e0_0;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %load/vec4 v00000225f728b660_0;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %load/vec4 v00000225f728bfc0_0;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v00000225f728c1a0_0;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %load/vec4 v00000225f728d6e0_0;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %load/vec4 v00000225f728cba0_0;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %load/vec4 v00000225f728cc40_0;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v00000225f728c740_0;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %load/vec4 v00000225f728d640_0;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %load/vec4 v00000225f728c2e0_0;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %load/vec4 v00000225f728b7a0_0;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %load/vec4 v00000225f728bca0_0;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v00000225f728a440_0;
    %store/vec4 v00000225f728d500_0, 0, 32;
    %load/vec4 v00000225f728c9c0_0;
    %store/vec4 v00000225f728c240_0, 0, 1;
    %load/vec4 v00000225f728c600_0;
    %store/vec4 v00000225f728cb00_0, 0, 1;
    %load/vec4 v00000225f728b480_0;
    %store/vec4 v00000225f728c4c0_0, 0, 1;
    %load/vec4 v00000225f728c560_0;
    %store/vec4 v00000225f728c6a0_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v00000225f728d280_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v00000225f728d280_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v00000225f728abc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000225f72890e0_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v00000225f728d500_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v00000225f728bf20_0, 0, 1;
    %load/vec4 v00000225f728d500_0;
    %store/vec4 v00000225f728b200_0, 0, 32;
    %load/vec4 v00000225f728c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v00000225f728bf20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v00000225f728b200_0, 0, 32;
T_6.18 ;
    %load/vec4 v00000225f728b200_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000225f728d1e0_0, 0, 8;
    %load/vec4 v00000225f728b200_0;
    %parti/s 23, 0, 2;
    %store/vec4 v00000225f728d460_0, 0, 23;
    %load/vec4 v00000225f728d1e0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f728d460_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000225f728be80_0, 0, 1;
    %load/vec4 v00000225f728d1e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f728d460_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000225f728b840_0, 0, 1;
    %load/vec4 v00000225f728d1e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f728d460_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000225f728d320_0, 0, 1;
    %load/vec4 v00000225f728be80_0;
    %load/vec4 v00000225f728c4c0_0;
    %or;
    %store/vec4 v00000225f728b700_0, 0, 1;
    %load/vec4 v00000225f728d320_0;
    %load/vec4 v00000225f728c6a0_0;
    %or;
    %load/vec4 v00000225f728d280_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000225f728b840_0;
    %and;
    %load/vec4 v00000225f7289d60_0;
    %nor/r;
    %and;
    %load/vec4 v00000225f7289180_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v00000225f728d780_0, 0, 1;
    %load/vec4 v00000225f728c240_0;
    %load/vec4 v00000225f728b700_0;
    %or;
    %load/vec4 v00000225f728d780_0;
    %or;
    %store/vec4 v00000225f728ac60_0, 0, 1;
    %load/vec4 v00000225f728b200_0;
    %store/vec4 v00000225f728cd80_0, 0, 32;
    %load/vec4 v00000225f728cb00_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v00000225f728b700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000225f728d780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000225f728ac60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000225f7288c80_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000225f7144030;
T_7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000225f728b980_0, 0, 2;
    %pushi/vec4 1096941568, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 1094965002, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 1072777136, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: 14.125 + 12.24 = 1.8828 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: 14.125 + 12.24 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 41 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 43 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 1091895099, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 925353388, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 1091895089, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 9.3123123 - 1e-05 = 9.3125 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 9.3123123 + 1e-05 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 62 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 64 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %pushi/vec4 3187463914, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 3212629738, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 1063074829, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK: -0.123456789 - (-0.987654321) = -1.111328125 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: -0.123456789 + -0.987654321 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 83 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 85 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.11 ;
    %delay 10000, 0;
    %pushi/vec4 1065525182, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 1149796352, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 3297271640, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK: 1.0205 - 1.092e+03 = -1091.0 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 1.0205 - 1.092e+03 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.13 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 104 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 106 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.15 ;
    %delay 10000, 0;
    %pushi/vec4 3278248346, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 983678507, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 3278248427, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK: -230.1 - 0.001234 = -230.125 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: -230.1 - 0.001234 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.17 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 125 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call/w 3 127 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.19 ;
    %delay 10000, 0;
    %pushi/vec4 1066435346, 0, 32;
    %store/vec4 v00000225f728c100_0, 0, 32;
    %pushi/vec4 1065338452, 0, 32;
    %store/vec4 v00000225f728bd40_0, 0, 32;
    %pushi/vec4 1040514880, 0, 32;
    %store/vec4 v00000225f728c880_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000225f728b2a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v00000225f728b8e0_0;
    %load/vec4 v00000225f728c880_0;
    %cmp/e;
    %jmp/0xz  T_7.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK: 1.129 - 0.999 = 0.12988 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: 1.129 - 0.999 => %b (esperado %b)", v00000225f728b8e0_0, v00000225f728c880_0 {0 0 0};
T_7.21 ;
    %delay 1000, 0;
    %load/vec4 v00000225f728c7e0_0;
    %load/vec4 v00000225f728b2a0_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %vpi_call/w 3 146 "$display", "   \342\234\205 Flags OK: %b\012", v00000225f728c7e0_0 {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 3 148 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v00000225f728c7e0_0, v00000225f728b2a0_0 {0 0 0};
T_7.23 ;
    %delay 10000, 0;
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_sub_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
