[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D:Reg_2D",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_1",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_1:Reg_2D",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_2",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_2:Reg_2D",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_3",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_3:Reg_2D",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_4",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_4:Reg_2D",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_5",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_5:Reg_2D",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_6",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_6:Reg_2D",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Regfile_2D|Reg_2D_7",
    "duplicate":"~Regfile_2D|Regfile_2D/Reg_2D_7:Reg_2D",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./genVerilog/Regfile_2D"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Regfile_2D|Regfile_2D>io_out_valid",
    "sources":[
      "~Regfile_2D|Regfile_2D>io_rd_addr",
      "~Regfile_2D|Regfile_2D>io_rd_ren",
      "~Regfile_2D|Regfile_2D>io_wr_1_addr",
      "~Regfile_2D|Regfile_2D>io_wr_1_wen",
      "~Regfile_2D|Regfile_2D>io_wr_0_addr",
      "~Regfile_2D|Regfile_2D>io_wr_0_wen"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Regfile_2D|Regfile_2D>io_out_bits_data",
    "sources":[
      "~Regfile_2D|Regfile_2D>io_rd_addr",
      "~Regfile_2D|Regfile_2D>io_rd_offset"
    ]
  }
]