$date
	Fri Jan 30 17:48:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 1 ! ovalid $end
$var wire 8 " out [7:0] $end
$var reg 1 # clock $end
$var reg 3 $ funct [2:0] $end
$var reg 8 % lhs [7:0] $end
$var reg 8 & rhs [7:0] $end
$var reg 1 ' valid $end
$scope module DUT $end
$var wire 1 # in_clock $end
$var wire 3 ( in_function [2:0] $end
$var wire 8 ) in_lhs [7:0] $end
$var wire 8 * in_rhs [7:0] $end
$var wire 1 ' in_valid $end
$var wire 8 + out_result [7:0] $end
$var reg 1 ! out_valid $end
$var reg 8 , temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b111 *
b10011 )
b0 (
1'
b111 &
b10011 %
b0 $
0#
b0 "
0!
$end
#5
1!
b11010 "
b11010 +
b11010 ,
1#
#6
b1 $
b1 (
#10
0#
#15
b1100 "
b1100 +
b1100 ,
1!
1#
#16
b10 $
b10 (
#20
0#
#25
b11 "
b11 +
b11 ,
1!
1#
#26
b11 $
b11 (
#30
0#
#35
b10111 "
b10111 +
b10111 ,
1!
1#
#36
b100 $
b100 (
#40
0#
#45
b10100 "
b10100 +
b10100 ,
1!
1#
#46
b101 $
b101 (
#50
0#
#55
b10000000 "
b10000000 +
b10000000 ,
1!
1#
#56
b110 $
b110 (
#60
0#
#65
b0 "
b0 +
b0 ,
1!
1#
#66
