module lfsr_5bit (input clk, 
				      output [4:0] lfsr_out);
	initial lfsr_out = 1;
	always @(posedge clk)
		lfsr_out <= {(lfsr_out[2]^lfsr_out[0]), lfsr_out[4],lfsr_out[3],lfsr_out[2],lfsr_out[1]};
endmodule