#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Dec  2 14:01:52 2021
# Process ID: 13808
# Current directory: D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Darsi/FPGA/HW/S2/HW2/HW2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  2 14:01:57 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.855 ; gain = 10.465
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  2 14:01:58 2021...
