--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2114 paths analyzed, 267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.185ns.
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd2 (SLICE_X1Y61.B1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_15 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.380 - 0.356)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_15 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<15>
                                                       dbounce/debouncer3/q_reg_15
    SLICE_X17Y46.D3      net (fanout=2)        1.358   dbounce/debouncer3/q_reg<15>
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A4      net (fanout=1)        0.440   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (1.248ns logic, 3.926ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.380 - 0.353)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer3/q_reg<7>
                                                       dbounce/debouncer3/q_reg_4
    SLICE_X17Y43.D1      net (fanout=4)        0.646   dbounce/debouncer3/q_reg<4>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.248ns logic, 3.415ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_3 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.380 - 0.351)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_3 to dbounce/debouncer3/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<3>
                                                       dbounce/debouncer3/q_reg_3
    SLICE_X17Y43.D2      net (fanout=4)        0.611   dbounce/debouncer3/q_reg<3>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.248ns logic, 3.380ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X1Y61.B1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_15 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.380 - 0.356)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_15 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<15>
                                                       dbounce/debouncer3/q_reg_15
    SLICE_X17Y46.D3      net (fanout=2)        1.358   dbounce/debouncer3/q_reg<15>
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A4      net (fanout=1)        0.440   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.227   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (1.153ns logic, 3.926ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.380 - 0.353)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer3/q_reg<7>
                                                       dbounce/debouncer3/q_reg_4
    SLICE_X17Y43.D1      net (fanout=4)        0.646   dbounce/debouncer3/q_reg<4>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.227   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.153ns logic, 3.415ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_3 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.380 - 0.351)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_3 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<3>
                                                       dbounce/debouncer3/q_reg_3
    SLICE_X17Y43.D2      net (fanout=4)        0.611   dbounce/debouncer3/q_reg<3>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.B1       net (fanout=10)       2.128   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.227   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.153ns logic, 3.380ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd1 (SLICE_X1Y61.A6), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_15 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.380 - 0.356)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_15 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<15>
                                                       dbounce/debouncer3/q_reg_15
    SLICE_X17Y46.D3      net (fanout=2)        1.358   dbounce/debouncer3/q_reg<15>
    SLICE_X17Y46.D       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>11
    SLICE_X17Y46.A4      net (fanout=1)        0.440   dbounce/debouncer0/m_tick<18>1
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.A6       net (fanout=10)       1.826   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (1.248ns logic, 3.624ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_4 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.380 - 0.353)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_4 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.408   dbounce/debouncer3/q_reg<7>
                                                       dbounce/debouncer3/q_reg_4
    SLICE_X17Y43.D1      net (fanout=4)        0.646   dbounce/debouncer3/q_reg<4>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.A6       net (fanout=10)       1.826   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (1.248ns logic, 3.113ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer3/q_reg_3 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.380 - 0.351)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer3/q_reg_3 to dbounce/debouncer3/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.408   dbounce/debouncer3/q_reg<3>
                                                       dbounce/debouncer3/q_reg_3
    SLICE_X17Y43.D2      net (fanout=4)        0.611   dbounce/debouncer3/q_reg<3>
    SLICE_X17Y43.D       Tilo                  0.259   dbounce/debouncer0/m_tick<18>12
                                                       dbounce/debouncer0/m_tick<18>13
    SLICE_X17Y46.A3      net (fanout=1)        0.641   dbounce/debouncer0/m_tick<18>12
    SLICE_X17Y46.A       Tilo                  0.259   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer0/m_tick<18>14
    SLICE_X1Y61.A6       net (fanout=10)       1.826   dbounce/debouncer0/m_tick
    SLICE_X1Y61.CLK      Tas                   0.322   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd1-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.248ns logic, 3.078ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer4/state_reg_FSM_FFd3 (SLICE_X17Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer4/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer4/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer4/state_reg_FSM_FFd2 to dbounce/debouncer4/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.198   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y46.C5      net (fanout=2)        0.057   dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y46.CLK     Tah         (-Th)    -0.155   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer4/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X1Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd2 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.198   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X1Y61.B5       net (fanout=2)        0.073   dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X1Y61.CLK      Tah         (-Th)    -0.155   dbounce/debouncer3/state_reg_FSM_FFd2
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer2/state_reg_FSM_FFd3 (SLICE_X15Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer2/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer2/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer2/state_reg_FSM_FFd2 to dbounce/debouncer2/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.198   dbounce/debouncer2/state_reg_FSM_FFd2
                                                       dbounce/debouncer2/state_reg_FSM_FFd2
    SLICE_X15Y51.B5      net (fanout=2)        0.073   dbounce/debouncer2/state_reg_FSM_FFd2
    SLICE_X15Y51.CLK     Tah         (-Th)    -0.155   dbounce/debouncer2/state_reg_FSM_FFd2
                                                       dbounce/debouncer2/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer2/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgap/font_unit/Mram_data/CLKA
  Logical resource: vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dbounce/debouncer3/q_reg<3>/CLK
  Logical resource: clk/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    5.185|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2114 paths, 0 nets, and 326 connections

Design statistics:
   Minimum period:   5.185ns{1}   (Maximum frequency: 192.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 11 13:10:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



