Analysis & Synthesis report for projetoFinal
Tue Dec 06 22:48:06 2016
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 06 22:48:06 2016         ;
; Quartus II 32-bit Version   ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name               ; projetoFinal                                  ;
; Top-level Entity Name       ; projetofinal                                  ;
; Family                      ; MAX3000A                                      ;
; Total macrocells            ; 57                                            ;
; Total pins                  ; 20                                            ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Top-level entity name                                                      ; projetoFinal    ; projetoFinal  ;
; Family name                                                                ; MAX3000A        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+
; projetofinal.vhd                 ; yes             ; User VHDL File  ; C:/Users/Carol/Desktop/Projeto Final/projetofinal.vhd                     ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; aglobal111.inc                   ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc          ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; look_add.tdf                     ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/look_add.tdf            ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 57                   ;
; Total registers      ; 28                   ;
; I/O pins             ; 20                   ;
; Shareable expanders  ; 17                   ;
; Parallel expanders   ; 9                    ;
; Maximum fan-out node ; clk                  ;
; Maximum fan-out      ; 28                   ;
; Total fan-out        ; 586                  ;
; Average fan-out      ; 6.23                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                             ;
+----------------------------+------------+------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name                             ; Library Name ;
+----------------------------+------------+------+-------------------------------------------------+--------------+
; |projetofinal              ; 57         ; 20   ; |projetofinal                                   ; work         ;
;    |lpm_add_sub:Add0|      ; 4          ; 0    ; |projetofinal|lpm_add_sub:Add0                  ; work         ;
;       |addcore:adder[0]|   ; 4          ; 0    ; |projetofinal|lpm_add_sub:Add0|addcore:adder[0] ; work         ;
+----------------------------+------------+------+-------------------------------------------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; valor[5..7]                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 8           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX3000A    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_hjh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 06 22:48:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoFinal -c projetoFinal
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file projetofinal.vhd
    Info (12022): Found design unit 1: projetofinal-project_architecture
    Info (12023): Found entity 1: projetofinal
Info (12127): Elaborating entity "projetoFinal" for the top level hierarchy
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add0"
Info (12130): Elaborated megafunction instantiation "lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (13014): Ignored 8 buffer(s)
    Info (13019): Ignored 8 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "sum5" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "sum10" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "sum25" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "sum50" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "sum100" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "refri1" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "refri2" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "refri3" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "refri4" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "sum5" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "sum10" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "sum25" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "sum50" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "sum100" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "refri1" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "refri2" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "refri3" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "refri4" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "sum5~synth"
    Warning (13010): Node "sum10~synth"
    Warning (13010): Node "sum25~synth"
    Warning (13010): Node "sum50~synth"
    Warning (13010): Node "sum100~synth"
    Warning (13010): Node "refri1~synth"
    Warning (13010): Node "refri2~synth"
    Warning (13010): Node "refri3~synth"
    Warning (13010): Node "refri4~synth"
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280014): Promoted clock signal driven by pin "clk" to global clock signal
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280014): Promoted clock signal driven by pin "clk" to global clock signal
Info (21057): Implemented 94 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21063): Implemented 57 macrocells
    Info (21073): Implemented 17 shareable expanders
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Tue Dec 06 22:48:06 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


