# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/synth_1/design_1_wrapper.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param xicom.use_bs_reader 1
set_param bd.open.in_stealth_mode 1
set_msg_config -id {HDL-1065} -limit 10000
set_msg_config  -id {17-179}  -suppress 
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.cache/wt [current_project]
set_property parent.project_path /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
add_files /home/elysia/Software/Xilinx/Project/11-6V3/Design/Coe/lpf_psk.coe
add_files /home/elysia/Software/Xilinx/Project/11-6V3/Design/Coe/lpf_fsk.coe
read_verilog -library xil_defaultlib /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/bd/design_1/design_1.bd
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/design_1_PSK_DM_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/design_1_FSK_DM_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_IQ_DDC_0_0/design_1_IQ_DDC_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ASK_DM_0_2/design_1_ASK_DM_0_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/bd_6f02_arinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/bd_6f02_rinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/bd_6f02_awinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/bd_6f02_winsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/bd_6f02_binsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/bd_6f02_aroutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/bd_6f02_routsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/bd_6f02_awoutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/bd_6f02_woutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/bd_6f02_boutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/bd_6f02_arni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/bd_6f02_rni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/bd_6f02_awni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/bd_6f02_wni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/bd_6f02_bni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/bd_6f02_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/bd_6f02_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/bd_6f02_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/bd_6f02_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/bd_6f02_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/bd_6f02_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/bd_6f02_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/bd_6f02_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/bd_6f02_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/bd_6f02_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/bd_6f02_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/bd_6f02_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/bd_6f02_m01s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/bd_6f02_m01arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/bd_6f02_m01rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/bd_6f02_m01awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/bd_6f02_m01wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/bd_6f02_m01bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_40/bd_6f02_m02s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_41/bd_6f02_m02arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_42/bd_6f02_m02rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_43/bd_6f02_m02awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_44/bd_6f02_m02wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_45/bd_6f02_m02bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_47/bd_6f02_m03s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_48/bd_6f02_m03arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_49/bd_6f02_m03rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_50/bd_6f02_m03awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_51/bd_6f02_m03wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_52/bd_6f02_m03bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_54/bd_6f02_m04s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_55/bd_6f02_m04arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_56/bd_6f02_m04rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_57/bd_6f02_m04awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_58/bd_6f02_m04wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_59/bd_6f02_m04bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_61/bd_6f02_m05s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_62/bd_6f02_m05arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_63/bd_6f02_m05rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_64/bd_6f02_m05awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_65/bd_6f02_m05wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_66/bd_6f02_m05bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_68/bd_6f02_m06s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_69/bd_6f02_m06arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_70/bd_6f02_m06rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_71/bd_6f02_m06awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_72/bd_6f02_m06wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_73/bd_6f02_m06bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc]
set_property used_in_synthesis false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/design_1_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/cordic_atan4/cordic_atan4.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cordic_atan4/cordic_atan4_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/cordic_ask/cordic_ask.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cordic_ask/cordic_ask_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/cic_compiler_iq/cic_compiler_iq.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cic_compiler_iq/cic_compiler_iq_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/fir_lpf_psk/fir_lpf_psk.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/mult_gen_psk/mult_gen_psk.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/mult_gen_psk/mult_gen_psk_ooc.xdc]

read_ip -quiet /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/ip/fir_lpf_fsk/fir_lpf_fsk.xci
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/constraints/fir_compiler_v7_2.xdc]
set_property used_in_implementation false [get_files -all /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/fir_lpf_fsk_ooc.xdc]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/constrs_1/new/PIN.xdc
set_property used_in_implementation false [get_files /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/constrs_1/new/PIN.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1

read_checkpoint -auto_incremental -incremental /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top design_1_wrapper -part xc7z020clg484-1
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef design_1_wrapper.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
generate_parallel_reports -reports { "report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb"  } 
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
