Nb_FPGA,Module,REG%,REG,LUT%,LUT,RAMLUT%,RAMLUT,LUT6%,LUT6,MUXCY%,MUXCY,BRAM%,BRAM,URAM%,URAM,DSP%,DSP,IOs,Path
1,U0_M0_F1, 3%,179578, 7%,256671, 1%,99, 2%,61916, 1%,8, 2%,30,31%,98, 0%,0,40,U0_M0_F1
1,U0_M0_F1_core, 3%,177385, 7%,252794, 1%,3, 2%,60638, 1%,8, 2%,30,31%,98, 0%,0,2535,U0_M0_F1.U0_M0_F1_core
1,core_sys, 2%,156122, 6%,218683, 1%,3, 2%,52088, 1%,8, 2%,30,31%,98, 0%,0,10564,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys
1,core_chip, 2%,156124, 6%,218683, 1%,3, 2%,52088, 1%,8, 2%,30,31%,98, 0%,0,10564,U0_M0_F1.U0_M0_F1_core.core_chip_dut
1,archipelago, 1%,75071, 4%,124437, 0%,0, 1%,24787, 1%,5, 1%,1,31%,98, 0%,0,1483,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago
1,rl_srams, 1%,57057, 2%,62241, 0%,0, 1%,1440, 1%,5, 1%,1,31%,98, 0%,0,969,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams
