<!doctype html>
<head>
<meta charset="utf-8">
<title>generic_pcie_switch_port</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="rm-class-generic_pcie_switch.html">generic_pcie_switch</a>
<a href="rm-class-generic_spi_flash.html">generic_spi_flash</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div>
<h1 id="generic_pcie_switch_port"><a href="#generic_pcie_switch_port">generic_pcie_switch_port</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description">
<a href="#description">Description</a>
</h3>
The generic_pcie_switch_port class implements a generic PCIe switch port.
<p>
The port is hotpluggable, handles I/O, memory and prefetchable transactions and has configurable vendor and device IDs. It does not implement any memory or I/O BARs. It exposes PCI Express 2.0 and MSI-64 capabilities.
</p><h3 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h3>conf_object, log_object, bridge, io_memory, pci_bridge, pci_device, pci_express, pci_express_hotplug, pci_upstream
<h3 id="port-objects">
<a href="#port-objects">Port Objects</a>
</h3>
<dl>
<dt id="dt:bank-pci_config">bank.pci_config</dt>
<dd>
<a href="rm-class-generic_pcie_switch_port.html#pci_config">generic_pcie_switch_port.pci_config</a>
 – The PCI configuration space.</dd>
</dl>
<h3 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h3>
<ul>
<li>
<a href="rm-cmd-generic_pcie_switch_port.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-generic_pcie_switch_port.print-pci-config-regs.html">print-pci-config-regs</a>
 – <i>deprecated</i> print PCI configuration registers</li>
<li>
<a href="rm-cmd-generic_pcie_switch_port.status.html">status</a>
 – print status of the object</li>
</ul>
<h3 id="attributes">
<a href="#attributes">Attributes</a>
</h3>
<dl>
<dt id="dt:config_registers">
<i>config_registers</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:expansion_rom_size">
<i>expansion_rom_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="dt:is_upstream">
<i>is_upstream</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to true for upstream port object</dd>
<dt id="dt:mapping_setup">
<i>mapping_setup</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{15}]</code>
<br>Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>, <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd>
<dt id="dt:pci_bus">
<i>pci_bus</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="dt:port_num">
<i>port_num</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Port number</dd>
<dt id="dt:secondary_bus">
<i>secondary_bus</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Secondary bus
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_downstream</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h3 id="provided-by">
<a href="#provided-by">Provided By</a>
</h3>
<a href="mod.generic-pcie-switch-port.html">generic-pcie-switch-port</a>
</section>
<h2 id="pci_config"><a href="#pci_config">generic_pcie_switch_port.pci_config</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description-2">
<a href="#description-2">Description</a>
</h3>
The PCI configuration space.
<h3 id="interfaces-implemented-2">
<a href="#interfaces-implemented-2">Interfaces Implemented</a>
</h3>conf_object, log_object, bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view
<h3 id="commands-for-interface-bank_instrumentation_subscribe">
<a href="#commands-for-interface-bank_instrumentation_subscribe">Commands for interface bank_instrumentation_subscribe</a>
</h3>
<ul>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-break-bank.html">bp-break-bank</a>
 – set device access break</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-run-until-bank.html">bp-run-until-bank</a>
 – run until specified device access occurs</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-trace-bank.html">bp-trace-bank</a>
 – enable tracing of device accesses</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-wait-for-bank.html">bp-wait-for-bank</a>
 – wait for specified device access</li>
</ul>
<h3 id="commands-for-interface-instrumentation_order">
<a href="#commands-for-interface-instrumentation_order">Commands for interface instrumentation_order</a>
</h3>
<ul>
<li>
<a href="rm-cmd-instrumentation-move.html">instrumentation-move</a>
 – reorder instrumentation connections</li>
<li>
<a href="rm-cmd-instrumentation-order.html">instrumentation-order</a>
 – list instrumentation order for object</li>
</ul>
<h3 id="attributes-2">
<a href="#attributes-2">Attributes</a>
</h3>
<dl>
<dt id="dt:bist">
<i>bist</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Build-in Self Test</dd>
<dt id="dt:bridge_control">
<i>bridge_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Bridge Control</dd>
<dt id="dt:cache_line_size">
<i>cache_line_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CacheLine Size</dd>
<dt id="dt:capabilities_ptr">
<i>capabilities_ptr</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capabilities Pointer</dd>
<dt id="dt:class_code">
<i>class_code</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Class Code</dd>
<dt id="dt:command">
<i>command</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Command Register</dd>
<dt id="dt:device_id">
<i>device_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device ID</dd>
<dt id="dt:exp_capabilities">
<i>exp_capabilities</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PCI Express Capabilities Register</dd>
<dt id="dt:exp_capability_header">
<i>exp_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PCI Express Capability List Register</dd>
<dt id="dt:exp_dev_cap">
<i>exp_dev_cap</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device Capabilities Register</dd>
<dt id="dt:exp_dev_cap2">
<i>exp_dev_cap2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device Capabilities 2 Register</dd>
<dt id="dt:exp_dev_control">
<i>exp_dev_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device Control Register</dd>
<dt id="dt:exp_dev_control2">
<i>exp_dev_control2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device control 2 Register</dd>
<dt id="dt:exp_dev_status">
<i>exp_dev_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device Status Register</dd>
<dt id="dt:exp_dev_status2">
<i>exp_dev_status2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device status 2 Register</dd>
<dt id="dt:exp_link_cap">
<i>exp_link_cap</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Capabilities Register</dd>
<dt id="dt:exp_link_cap2">
<i>exp_link_cap2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Capabilities 2 Register</dd>
<dt id="dt:exp_link_control">
<i>exp_link_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Control Register</dd>
<dt id="dt:exp_link_control2">
<i>exp_link_control2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Control 2 Register</dd>
<dt id="dt:exp_link_status">
<i>exp_link_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Status Register</dd>
<dt id="dt:exp_link_status2">
<i>exp_link_status2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Link Status 2 Register</dd>
<dt id="dt:exp_root_control">
<i>exp_root_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Root Control Register</dd>
<dt id="dt:exp_root_status">
<i>exp_root_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Root Status</dd>
<dt id="dt:exp_slot_cap">
<i>exp_slot_cap</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Capabilities Register</dd>
<dt id="dt:exp_slot_cap2">
<i>exp_slot_cap2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Capabilities 2 Register</dd>
<dt id="dt:exp_slot_control">
<i>exp_slot_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Control Register</dd>
<dt id="dt:exp_slot_control2">
<i>exp_slot_control2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Control 2 Register</dd>
<dt id="dt:exp_slot_status">
<i>exp_slot_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Status Register</dd>
<dt id="dt:exp_slot_status2">
<i>exp_slot_status2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Slot Status 2 Register</dd>
<dt id="dt:header_type">
<i>header_type</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Type</dd>
<dt id="dt:interrupt_line">
<i>interrupt_line</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Line</dd>
<dt id="dt:interrupt_pin">
<i>interrupt_pin</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Pin</dd>
<dt id="dt:interrupts">
<i>interrupts</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Raised _internal_ interrupts</dd>
<dt id="dt:io_base">
<i>io_base</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>I/O Base</dd>
<dt id="dt:io_base_upper">
<i>io_base_upper</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>I/O Base Upper 16 Bits</dd>
<dt id="dt:io_limit">
<i>io_limit</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>I/O Limit</dd>
<dt id="dt:io_limit_upper">
<i>io_limit_upper</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>I/O Limit Upper 16 Bits</dd>
<dt id="dt:irq_pin_count">
<i>irq_pin_count</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>Forwarded interrupt count for bridges</dd>
<dt id="dt:latency_timer">
<i>latency_timer</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Latency Timer</dd>
<dt id="dt:memory_base">
<i>memory_base</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Memory Base</dd>
<dt id="dt:memory_limit">
<i>memory_limit</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Memory Limit</dd>
<dt id="dt:msi_address">
<i>msi_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Address</dd>
<dt id="dt:msi_capability_header">
<i>msi_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Header</dd>
<dt id="dt:msi_control">
<i>msi_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Control</dd>
<dt id="dt:msi_data">
<i>msi_data</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Data</dd>
<dt id="dt:msi_upper_address">
<i>msi_upper_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Upper Address</dd>
<dt id="dt:prefetchable_base">
<i>prefetchable_base</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Prefetchable Memory Base</dd>
<dt id="dt:prefetchable_base_upper">
<i>prefetchable_base_upper</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Prefetchable Memory Base Upper 32 Bits</dd>
<dt id="dt:prefetchable_limit">
<i>prefetchable_limit</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Prefetchable Memory Limit</dd>
<dt id="dt:prefetchable_limit_upper">
<i>prefetchable_limit_upper</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Prefetchable Memory Limit Upper 32 Bits</dd>
<dt id="dt:primary_bus_number">
<i>primary_bus_number</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Primary Bus Number</dd>
<dt id="dt:revision_id">
<i>revision_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Revision ID</dd>
<dt id="dt:secondary_bus_number">
<i>secondary_bus_number</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Secondary Bus Number</dd>
<dt id="dt:secondary_latency_timer">
<i>secondary_latency_timer</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Secondary Latency Timer</dd>
<dt id="dt:secondary_status">
<i>secondary_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Secondary Status</dd>
<dt id="dt:status">
<i>status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status Register</dd>
<dt id="dt:subordinate_bus_number">
<i>subordinate_bus_number</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Subordinate Bus Number</dd>
<dt id="dt:vendor_id">
<i>vendor_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Vendor ID</dd>
</dl>
</section>
<div class="chain">
<a href="rm-class-generic_pcie_switch.html">generic_pcie_switch</a>
<a href="rm-class-generic_spi_flash.html">generic_spi_flash</a>
</div>