// Seed: 1326151758
module module_0 ();
  assign module_1.type_4 = 0;
  wire id_1;
  wire id_2;
  wire id_3 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5
    , id_26,
    input supply0 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wor id_15,
    input wor id_16,
    output uwire id_17
    , id_27,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21,
    input wire id_22,
    input wand id_23,
    input tri id_24
);
  always @(posedge 1);
  module_0 modCall_1 ();
endmodule
