

================================================================
== Synthesis Summary Report of 'mem_bottleneck'
================================================================
+ General Information: 
    * Date:           Mon Nov 21 03:35:12 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        1115mem
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ mem_bottleneck  |     -|  1.34|      255|  2.550e+03|         -|      256|     -|        no|     -|   -|  157 (~0%)|  254 (~0%)|    -|
    | o SUM_LOOP       |    II|  7.30|      253|  2.530e+03|         4|        2|   126|       yes|     -|   -|          -|          -|    -|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| mem_address0 | 7        |
| mem_address1 | 7        |
| mem_q0       | 32       |
| mem_q1       | 32       |
+--------------+----------+

* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| mem      | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| mem      | mem_address0 | port    | offset   |
| mem      | mem_ce0      | port    |          |
| mem      | mem_q0       | port    |          |
| mem      | mem_address1 | port    | offset   |
| mem      | mem_ce1      | port    |          |
| mem      | mem_q1       | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + mem_bottleneck       | 0   |        |            |     |        |         |
|   add_ln12_fu_129_p2   | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln12_1_fu_150_p2 | -   |        | add_ln12_1 | add | fabric | 0       |
|   add_ln12_2_fu_180_p2 | -   |        | add_ln12_2 | add | fabric | 0       |
|   add_ln9_fu_170_p2    | -   |        | add_ln9    | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------------------+
| Type     | Options | Location                                                |
+----------+---------+---------------------------------------------------------+
| pipeline |         | ../mem_bottleneck/mem_bottleneck.c:11 in mem_bottleneck |
+----------+---------+---------------------------------------------------------+


