// SPDX-Wicense-Identifiew: GPW-2.0-ow-watew
/*
 * Copywight (C) 2016 IBM Cowp.
 */
#incwude <winux/bitops.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/kewnew.h>
#incwude <winux/mfd/syscon.h>
#incwude <winux/mutex.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pinctww/pinmux.h>
#incwude <winux/pinctww/pinconf.h>
#incwude <winux/pinctww/pinconf-genewic.h>
#incwude <winux/stwing.h>
#incwude <winux/types.h>

#incwude "../cowe.h"
#incwude "../pinctww-utiws.h"
#incwude "pinctww-aspeed.h"

/* Wwap some of the common macwos fow cwawity */
#define SIG_EXPW_DECW_SINGWE(sig, func, ...) \
	SIG_EXPW_DECW(sig, func, func, __VA_AWGS__)

#define SIG_EXPW_WIST_DECW_SINGWE SIG_EXPW_WIST_DECW_SESG
#define SIG_EXPW_WIST_DECW_DUAW SIG_EXPW_WIST_DECW_DESG

/*
 * The "Muwti-function Pins Mapping and Contwow" tabwe in the SoC datasheet
 * wefewences wegistews by the device/offset mnemonic. The wegistew macwos
 * bewow awe named the same way to ease twanscwiption and vewification (as
 * opposed to naming them e.g. PINMUX_CTWW_[0-9]). Fuwthew, signaw expwessions
 * wefewence wegistews beyond those dedicated to pinmux, such as the system
 * weset contwow and MAC cwock configuwation wegistews. The AST2500 goes a step
 * fuwthew and wefewences wegistews in the gwaphics IP bwock.
 */
#define SCU2C           0x2C /* Misc. Contwow Wegistew */
#define SCU3C           0x3C /* System Weset Contwow/Status Wegistew */
#define SCU48           0x48 /* MAC Intewface Cwock Deway Setting */
#define HW_STWAP1       0x70 /* AST2400 stwapping is 33 bits, is spwit */
#define HW_WEVISION_ID  0x7C /* Siwicon wevision ID wegistew */
#define SCU80           0x80 /* Muwti-function Pin Contwow #1 */
#define SCU84           0x84 /* Muwti-function Pin Contwow #2 */
#define SCU88           0x88 /* Muwti-function Pin Contwow #3 */
#define SCU8C           0x8C /* Muwti-function Pin Contwow #4 */
#define SCU90           0x90 /* Muwti-function Pin Contwow #5 */
#define SCU94           0x94 /* Muwti-function Pin Contwow #6 */
#define SCUA0           0xA0 /* Muwti-function Pin Contwow #7 */
#define SCUA4           0xA4 /* Muwti-function Pin Contwow #8 */
#define SCUA8           0xA8 /* Muwti-function Pin Contwow #9 */
#define SCUAC           0xAC /* Muwti-function Pin Contwow #10 */
#define HW_STWAP2       0xD0 /* Stwapping */

#define ASPEED_G5_NW_PINS 236

#define COND1		{ ASPEED_IP_SCU, SCU90, BIT(6), 0, 0 }
#define COND2		{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }

/* WHCW0 is offset fwom the end of the H8S/2168-compatibwe wegistews */
#define WHCW0		0xa0
#define GFX064		0x64

#define B14 0
SSSF_PIN_DECW(B14, GPIOA0, MAC1WINK, SIG_DESC_SET(SCU80, 0));

#define D14 1
SSSF_PIN_DECW(D14, GPIOA1, MAC2WINK, SIG_DESC_SET(SCU80, 1));

#define D13 2
SIG_EXPW_WIST_DECW_SINGWE(D13, SPI1CS1, SPI1CS1, SIG_DESC_SET(SCU80, 15));
SIG_EXPW_WIST_DECW_SINGWE(D13, TIMEW3, TIMEW3, SIG_DESC_SET(SCU80, 2));
PIN_DECW_2(D13, GPIOA2, SPI1CS1, TIMEW3);
FUNC_GWOUP_DECW(SPI1CS1, D13);
FUNC_GWOUP_DECW(TIMEW3, D13);

#define E13 3
SSSF_PIN_DECW(E13, GPIOA3, TIMEW4, SIG_DESC_SET(SCU80, 3));

#define I2C9_DESC	SIG_DESC_SET(SCU90, 22)

#define C14 4
SIG_EXPW_WIST_DECW_SINGWE(C14, SCW9, I2C9, I2C9_DESC, COND1);
SIG_EXPW_WIST_DECW_SINGWE(C14, TIMEW5, TIMEW5, SIG_DESC_SET(SCU80, 4), COND1);
PIN_DECW_2(C14, GPIOA4, SCW9, TIMEW5);

FUNC_GWOUP_DECW(TIMEW5, C14);

#define A13 5
SIG_EXPW_WIST_DECW_SINGWE(A13, SDA9, I2C9, I2C9_DESC, COND1);
SIG_EXPW_WIST_DECW_SINGWE(A13, TIMEW6, TIMEW6, SIG_DESC_SET(SCU80, 5), COND1);
PIN_DECW_2(A13, GPIOA5, SDA9, TIMEW6);

FUNC_GWOUP_DECW(TIMEW6, A13);

FUNC_GWOUP_DECW(I2C9, C14, A13);

#define MDIO2_DESC	SIG_DESC_SET(SCU90, 2)

#define C13 6
SIG_EXPW_WIST_DECW_SINGWE(C13, MDC2, MDIO2, MDIO2_DESC, COND1);
SIG_EXPW_WIST_DECW_SINGWE(C13, TIMEW7, TIMEW7, SIG_DESC_SET(SCU80, 6), COND1);
PIN_DECW_2(C13, GPIOA6, MDC2, TIMEW7);

FUNC_GWOUP_DECW(TIMEW7, C13);

#define B13 7
SIG_EXPW_WIST_DECW_SINGWE(B13, MDIO2, MDIO2, MDIO2_DESC, COND1);
SIG_EXPW_WIST_DECW_SINGWE(B13, TIMEW8, TIMEW8, SIG_DESC_SET(SCU80, 7), COND1);
PIN_DECW_2(B13, GPIOA7, MDIO2, TIMEW8);

FUNC_GWOUP_DECW(TIMEW8, B13);

FUNC_GWOUP_DECW(MDIO2, C13, B13);

#define K19 8
GPIO_PIN_DECW(K19, GPIOB0);

#define W19 9
GPIO_PIN_DECW(W19, GPIOB1);

#define W18 10
GPIO_PIN_DECW(W18, GPIOB2);

#define K18 11
GPIO_PIN_DECW(K18, GPIOB3);

#define J20 12
SSSF_PIN_DECW(J20, GPIOB4, USBCKI, SIG_DESC_SET(HW_STWAP1, 23));

#define H21 13
#define H21_DESC	SIG_DESC_SET(SCU80, 13)
SIG_EXPW_WIST_DECW_SINGWE(H21, WPCPD, WPCPD, H21_DESC);
SIG_EXPW_WIST_DECW_SINGWE(H21, WPCSMI, WPCSMI, H21_DESC);
PIN_DECW_2(H21, GPIOB5, WPCPD, WPCSMI);
FUNC_GWOUP_DECW(WPCPD, H21);
FUNC_GWOUP_DECW(WPCSMI, H21);

#define H22 14
SSSF_PIN_DECW(H22, GPIOB6, WPCPME, SIG_DESC_SET(SCU80, 14));

#define H20 15
GPIO_PIN_DECW(H20, GPIOB7);

#define SD1_DESC	SIG_DESC_SET(SCU90, 0)

#define C12 16
#define I2C10_DESC	SIG_DESC_SET(SCU90, 23)
SIG_EXPW_WIST_DECW_SINGWE(C12, SD1CWK, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C12, SCW10, I2C10, I2C10_DESC);
PIN_DECW_2(C12, GPIOC0, SD1CWK, SCW10);

#define A12 17
SIG_EXPW_WIST_DECW_SINGWE(A12, SD1CMD, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A12, SDA10, I2C10, I2C10_DESC);
PIN_DECW_2(A12, GPIOC1, SD1CMD, SDA10);

FUNC_GWOUP_DECW(I2C10, C12, A12);

#define B12 18
#define I2C11_DESC	SIG_DESC_SET(SCU90, 24)
SIG_EXPW_WIST_DECW_SINGWE(B12, SD1DAT0, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B12, SCW11, I2C11, I2C11_DESC);
PIN_DECW_2(B12, GPIOC2, SD1DAT0, SCW11);

#define D9  19
SIG_EXPW_WIST_DECW_SINGWE(D9, SD1DAT1, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D9, SDA11, I2C11, I2C11_DESC);
PIN_DECW_2(D9, GPIOC3, SD1DAT1, SDA11);

FUNC_GWOUP_DECW(I2C11, B12, D9);

#define D10 20
#define I2C12_DESC	SIG_DESC_SET(SCU90, 25)
SIG_EXPW_WIST_DECW_SINGWE(D10, SD1DAT2, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D10, SCW12, I2C12, I2C12_DESC);
PIN_DECW_2(D10, GPIOC4, SD1DAT2, SCW12);

#define E12 21
SIG_EXPW_WIST_DECW_SINGWE(E12, SD1DAT3, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E12, SDA12, I2C12, I2C12_DESC);
PIN_DECW_2(E12, GPIOC5, SD1DAT3, SDA12);

FUNC_GWOUP_DECW(I2C12, D10, E12);

#define C11 22
#define I2C13_DESC	SIG_DESC_SET(SCU90, 26)
SIG_EXPW_WIST_DECW_SINGWE(C11, SD1CD, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C11, SCW13, I2C13, I2C13_DESC);
PIN_DECW_2(C11, GPIOC6, SD1CD, SCW13);

#define B11 23
SIG_EXPW_WIST_DECW_SINGWE(B11, SD1WP, SD1, SD1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B11, SDA13, I2C13, I2C13_DESC);
PIN_DECW_2(B11, GPIOC7, SD1WP, SDA13);

FUNC_GWOUP_DECW(I2C13, C11, B11);
FUNC_GWOUP_DECW(SD1, C12, A12, B12, D9, D10, E12, C11, B11);

#define SD2_DESC        SIG_DESC_SET(SCU90, 1)
#define GPID0_DESC      SIG_DESC_SET(SCU8C, 8)
#define GPID_DESC       SIG_DESC_SET(HW_STWAP1, 21)

#define F19 24
SIG_EXPW_WIST_DECW_SINGWE(F19, SD2CWK, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID0IN, GPID0, GPID0_DESC);
SIG_EXPW_DECW_SINGWE(GPID0IN, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(F19, GPID0IN, GPID0, GPID);
PIN_DECW_2(F19, GPIOD0, SD2CWK, GPID0IN);

#define E21 25
SIG_EXPW_WIST_DECW_SINGWE(E21, SD2CMD, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID0OUT, GPID0, GPID0_DESC);
SIG_EXPW_DECW_SINGWE(GPID0OUT, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(E21, GPID0OUT, GPID0, GPID);
PIN_DECW_2(E21, GPIOD1, SD2CMD, GPID0OUT);

FUNC_GWOUP_DECW(GPID0, F19, E21);

#define GPID2_DESC      SIG_DESC_SET(SCU8C, 9)

#define F20 26
SIG_EXPW_WIST_DECW_SINGWE(F20, SD2DAT0, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID2IN, GPID2, GPID2_DESC);
SIG_EXPW_DECW_SINGWE(GPID2IN, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(F20, GPID2IN, GPID2, GPID);
PIN_DECW_2(F20, GPIOD2, SD2DAT0, GPID2IN);

#define D20 27
SIG_EXPW_WIST_DECW_SINGWE(D20, SD2DAT1, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID2OUT, GPID2, GPID2_DESC);
SIG_EXPW_DECW_SINGWE(GPID2OUT, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(D20, GPID2OUT, GPID2, GPID);
PIN_DECW_2(D20, GPIOD3, SD2DAT1, GPID2OUT);

FUNC_GWOUP_DECW(GPID2, F20, D20);

#define GPID4_DESC      SIG_DESC_SET(SCU8C, 10)

#define D21 28
SIG_EXPW_WIST_DECW_SINGWE(D21, SD2DAT2, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID4IN, GPID4, GPID4_DESC);
SIG_EXPW_DECW_SINGWE(GPID4IN, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(D21, GPID4IN, GPID4, GPID);
PIN_DECW_2(D21, GPIOD4, SD2DAT2, GPID4IN);

#define E20 29
SIG_EXPW_WIST_DECW_SINGWE(E20, SD2DAT3, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID4OUT, GPID4, GPID4_DESC);
SIG_EXPW_DECW_SINGWE(GPID4OUT, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(E20, GPID4OUT, GPID4, GPID);
PIN_DECW_2(E20, GPIOD5, SD2DAT3, GPID4OUT);

FUNC_GWOUP_DECW(GPID4, D21, E20);

#define GPID6_DESC      SIG_DESC_SET(SCU8C, 11)

#define G18 30
SIG_EXPW_WIST_DECW_SINGWE(G18, SD2CD, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID6IN, GPID6, GPID6_DESC);
SIG_EXPW_DECW_SINGWE(GPID6IN, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(G18, GPID6IN, GPID6, GPID);
PIN_DECW_2(G18, GPIOD6, SD2CD, GPID6IN);

#define C21 31
SIG_EXPW_WIST_DECW_SINGWE(C21, SD2WP, SD2, SD2_DESC);
SIG_EXPW_DECW_SINGWE(GPID6OUT, GPID6, GPID6_DESC);
SIG_EXPW_DECW_SINGWE(GPID6OUT, GPID, GPID_DESC);
SIG_EXPW_WIST_DECW_DUAW(C21, GPID6OUT, GPID6, GPID);
PIN_DECW_2(C21, GPIOD7, SD2WP, GPID6OUT);

FUNC_GWOUP_DECW(GPID6, G18, C21);
FUNC_GWOUP_DECW(SD2, F19, E21, F20, D20, D21, E20, G18, C21);

#define GPIE_DESC	SIG_DESC_SET(HW_STWAP1, 22)
#define GPIE0_DESC	SIG_DESC_SET(SCU8C, 12)

#define B20 32
SIG_EXPW_WIST_DECW_SINGWE(B20, NCTS3, NCTS3, SIG_DESC_SET(SCU80, 16));
SIG_EXPW_DECW_SINGWE(GPIE0IN, GPIE0, GPIE0_DESC);
SIG_EXPW_DECW_SINGWE(GPIE0IN, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(B20, GPIE0IN, GPIE0, GPIE);
PIN_DECW_2(B20, GPIOE0, NCTS3, GPIE0IN);
FUNC_GWOUP_DECW(NCTS3, B20);

#define C20 33
SIG_EXPW_WIST_DECW_SINGWE(C20, NDCD3, NDCD3, SIG_DESC_SET(SCU80, 17));
SIG_EXPW_DECW_SINGWE(GPIE0OUT, GPIE0, GPIE0_DESC);
SIG_EXPW_DECW_SINGWE(GPIE0OUT, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(C20, GPIE0OUT, GPIE0, GPIE);
PIN_DECW_2(C20, GPIOE1, NDCD3, GPIE0OUT);
FUNC_GWOUP_DECW(NDCD3, C20);

FUNC_GWOUP_DECW(GPIE0, B20, C20);

#define GPIE2_DESC	SIG_DESC_SET(SCU8C, 13)

#define F18 34
SIG_EXPW_WIST_DECW_SINGWE(F18, NDSW3, NDSW3, SIG_DESC_SET(SCU80, 18));
SIG_EXPW_DECW_SINGWE(GPIE2IN, GPIE2, GPIE2_DESC);
SIG_EXPW_DECW_SINGWE(GPIE2IN, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(F18, GPIE2IN, GPIE2, GPIE);
PIN_DECW_2(F18, GPIOE2, NDSW3, GPIE2IN);
FUNC_GWOUP_DECW(NDSW3, F18);


#define F17 35
SIG_EXPW_WIST_DECW_SINGWE(F17, NWI3, NWI3, SIG_DESC_SET(SCU80, 19));
SIG_EXPW_DECW_SINGWE(GPIE2OUT, GPIE2, GPIE2_DESC);
SIG_EXPW_DECW_SINGWE(GPIE2OUT, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(F17, GPIE2OUT, GPIE2, GPIE);
PIN_DECW_2(F17, GPIOE3, NWI3, GPIE2OUT);
FUNC_GWOUP_DECW(NWI3, F17);

FUNC_GWOUP_DECW(GPIE2, F18, F17);

#define GPIE4_DESC	SIG_DESC_SET(SCU8C, 14)

#define E18 36
SIG_EXPW_WIST_DECW_SINGWE(E18, NDTW3, NDTW3, SIG_DESC_SET(SCU80, 20));
SIG_EXPW_DECW_SINGWE(GPIE4IN, GPIE4, GPIE4_DESC);
SIG_EXPW_DECW_SINGWE(GPIE4IN, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(E18, GPIE4IN, GPIE4, GPIE);
PIN_DECW_2(E18, GPIOE4, NDTW3, GPIE4IN);
FUNC_GWOUP_DECW(NDTW3, E18);

#define D19 37
SIG_EXPW_WIST_DECW_SINGWE(D19, NWTS3, NWTS3, SIG_DESC_SET(SCU80, 21));
SIG_EXPW_DECW_SINGWE(GPIE4OUT, GPIE4, GPIE4_DESC);
SIG_EXPW_DECW_SINGWE(GPIE4OUT, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(D19, GPIE4OUT, GPIE4, GPIE);
PIN_DECW_2(D19, GPIOE5, NWTS3, GPIE4OUT);
FUNC_GWOUP_DECW(NWTS3, D19);

FUNC_GWOUP_DECW(GPIE4, E18, D19);

#define GPIE6_DESC	SIG_DESC_SET(SCU8C, 15)

#define A20 38
SIG_EXPW_WIST_DECW_SINGWE(A20, TXD3, TXD3, SIG_DESC_SET(SCU80, 22));
SIG_EXPW_DECW_SINGWE(GPIE6IN, GPIE6, GPIE6_DESC);
SIG_EXPW_DECW_SINGWE(GPIE6IN, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(A20, GPIE6IN, GPIE6, GPIE);
PIN_DECW_2(A20, GPIOE6, TXD3, GPIE6IN);
FUNC_GWOUP_DECW(TXD3, A20);

#define B19 39
SIG_EXPW_WIST_DECW_SINGWE(B19, WXD3, WXD3, SIG_DESC_SET(SCU80, 23));
SIG_EXPW_DECW_SINGWE(GPIE6OUT, GPIE6, GPIE6_DESC);
SIG_EXPW_DECW_SINGWE(GPIE6OUT, GPIE, GPIE_DESC);
SIG_EXPW_WIST_DECW_DUAW(B19, GPIE6OUT, GPIE6, GPIE);
PIN_DECW_2(B19, GPIOE7, WXD3, GPIE6OUT);
FUNC_GWOUP_DECW(WXD3, B19);

FUNC_GWOUP_DECW(GPIE6, A20, B19);

#define WPCHC_DESC	SIG_DESC_IP_SET(ASPEED_IP_WPC, WHCW0, 0)
#define WPCPWUS_DESC	SIG_DESC_SET(SCU90, 30)

#define J19 40
SIG_EXPW_DECW_SINGWE(WHAD0, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHAD0, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(J19, WHAD0, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(J19, NCTS4, NCTS4, SIG_DESC_SET(SCU80, 24));
PIN_DECW_2(J19, GPIOF0, WHAD0, NCTS4);
FUNC_GWOUP_DECW(NCTS4, J19);

#define J18 41
SIG_EXPW_DECW_SINGWE(WHAD1, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHAD1, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(J18, WHAD1, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(J18, NDCD4, NDCD4, SIG_DESC_SET(SCU80, 25));
PIN_DECW_2(J18, GPIOF1, WHAD1, NDCD4);
FUNC_GWOUP_DECW(NDCD4, J18);

#define B22 42
SIG_EXPW_DECW_SINGWE(WHAD2, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHAD2, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(B22, WHAD2, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(B22, NDSW4, NDSW4, SIG_DESC_SET(SCU80, 26));
PIN_DECW_2(B22, GPIOF2, WHAD2, NDSW4);
FUNC_GWOUP_DECW(NDSW4, B22);

#define B21 43
SIG_EXPW_DECW_SINGWE(WHAD3, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHAD3, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(B21, WHAD3, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(B21, NWI4, NWI4, SIG_DESC_SET(SCU80, 27));
PIN_DECW_2(B21, GPIOF3, WHAD3, NWI4);
FUNC_GWOUP_DECW(NWI4, B21);

#define A21 44
SIG_EXPW_DECW_SINGWE(WHCWK, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHCWK, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(A21, WHCWK, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(A21, NDTW4, NDTW4, SIG_DESC_SET(SCU80, 28));
PIN_DECW_2(A21, GPIOF4, WHCWK, NDTW4);
FUNC_GWOUP_DECW(NDTW4, A21);

#define H19 45
SIG_EXPW_DECW_SINGWE(WHFWAME, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHFWAME, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(H19, WHFWAME, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(H19, NWTS4, NWTS4, SIG_DESC_SET(SCU80, 29));
PIN_DECW_2(H19, GPIOF5, WHFWAME, NWTS4);
FUNC_GWOUP_DECW(NWTS4, H19);

#define G17 46
SIG_EXPW_WIST_DECW_SINGWE(G17, WHSIWQ, WPCHC, WPCHC_DESC);
SIG_EXPW_WIST_DECW_SINGWE(G17, TXD4, TXD4, SIG_DESC_SET(SCU80, 30));
PIN_DECW_2(G17, GPIOF6, WHSIWQ, TXD4);
FUNC_GWOUP_DECW(TXD4, G17);

#define H18 47
SIG_EXPW_DECW_SINGWE(WHWST, WPCHC, WPCHC_DESC);
SIG_EXPW_DECW_SINGWE(WHWST, WPCPWUS, WPCPWUS_DESC);
SIG_EXPW_WIST_DECW_DUAW(H18, WHWST, WPCHC, WPCPWUS);
SIG_EXPW_WIST_DECW_SINGWE(H18, WXD4, WXD4, SIG_DESC_SET(SCU80, 31));
PIN_DECW_2(H18, GPIOF7, WHWST, WXD4);
FUNC_GWOUP_DECW(WXD4, H18);

FUNC_GWOUP_DECW(WPCHC, J19, J18, B22, B21, A21, H19, G17, H18);
FUNC_GWOUP_DECW(WPCPWUS, J19, J18, B22, B21, A21, H19, H18);

#define A19 48
SIG_EXPW_WIST_DECW_SINGWE(A19, SGPS1CK, SGPS1, COND1, SIG_DESC_SET(SCU84, 0));
PIN_DECW_1(A19, GPIOG0, SGPS1CK);

#define E19 49
SIG_EXPW_WIST_DECW_SINGWE(E19, SGPS1WD, SGPS1, COND1, SIG_DESC_SET(SCU84, 1));
PIN_DECW_1(E19, GPIOG1, SGPS1WD);

#define C19 50
SIG_EXPW_WIST_DECW_SINGWE(C19, SGPS1I0, SGPS1, COND1, SIG_DESC_SET(SCU84, 2));
PIN_DECW_1(C19, GPIOG2, SGPS1I0);

#define E16 51
SIG_EXPW_WIST_DECW_SINGWE(E16, SGPS1I1, SGPS1, COND1, SIG_DESC_SET(SCU84, 3));
PIN_DECW_1(E16, GPIOG3, SGPS1I1);

FUNC_GWOUP_DECW(SGPS1, A19, E19, C19, E16);

#define SGPS2_DESC	SIG_DESC_SET(SCU94, 12)

#define E17 52
SIG_EXPW_WIST_DECW_SINGWE(E17, SGPS2CK, SGPS2, COND1, SGPS2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E17, SAWT1, SAWT1, COND1, SIG_DESC_SET(SCU84, 4));
PIN_DECW_2(E17, GPIOG4, SGPS2CK, SAWT1);
FUNC_GWOUP_DECW(SAWT1, E17);

#define D16 53
SIG_EXPW_WIST_DECW_SINGWE(D16, SGPS2WD, SGPS2, COND1, SGPS2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D16, SAWT2, SAWT2, COND1, SIG_DESC_SET(SCU84, 5));
PIN_DECW_2(D16, GPIOG5, SGPS2WD, SAWT2);
FUNC_GWOUP_DECW(SAWT2, D16);

#define D15 54
SIG_EXPW_WIST_DECW_SINGWE(D15, SGPS2I0, SGPS2, COND1, SGPS2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D15, SAWT3, SAWT3, COND1, SIG_DESC_SET(SCU84, 6));
PIN_DECW_2(D15, GPIOG6, SGPS2I0, SAWT3);
FUNC_GWOUP_DECW(SAWT3, D15);

#define E14 55
SIG_EXPW_WIST_DECW_SINGWE(E14, SGPS2I1, SGPS2, COND1, SGPS2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E14, SAWT4, SAWT4, COND1, SIG_DESC_SET(SCU84, 7));
PIN_DECW_2(E14, GPIOG7, SGPS2I1, SAWT4);
FUNC_GWOUP_DECW(SAWT4, E14);

FUNC_GWOUP_DECW(SGPS2, E17, D16, D15, E14);

#define UAWT6_DESC	SIG_DESC_SET(SCU90, 7)

#define A18 56
SIG_EXPW_WIST_DECW_SINGWE(A18, DASHA18, DASHA18, COND1, SIG_DESC_SET(SCU94, 5));
SIG_EXPW_WIST_DECW_SINGWE(A18, NCTS6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(A18, GPIOH0, DASHA18, NCTS6);

#define B18 57
SIG_EXPW_WIST_DECW_SINGWE(B18, DASHB18, DASHB18, COND1, SIG_DESC_SET(SCU94, 5));
SIG_EXPW_WIST_DECW_SINGWE(B18, NDCD6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(B18, GPIOH1, DASHB18, NDCD6);

#define D17 58
SIG_EXPW_WIST_DECW_SINGWE(D17, DASHD17, DASHD17, COND1, SIG_DESC_SET(SCU94, 6));
SIG_EXPW_WIST_DECW_SINGWE(D17, NDSW6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(D17, GPIOH2, DASHD17, NDSW6);

#define C17 59
SIG_EXPW_WIST_DECW_SINGWE(C17, DASHC17, DASHC17, COND1, SIG_DESC_SET(SCU94, 6));
SIG_EXPW_WIST_DECW_SINGWE(C17, NWI6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(C17, GPIOH3, DASHC17, NWI6);

#define A17 60
SIG_EXPW_WIST_DECW_SINGWE(A17, DASHA17, DASHA17, COND1, SIG_DESC_SET(SCU94, 7));
SIG_EXPW_WIST_DECW_SINGWE(A17, NDTW6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(A17, GPIOH4, DASHA17, NDTW6);

#define B17 61
SIG_EXPW_WIST_DECW_SINGWE(B17, DASHB17, DASHB17, COND1, SIG_DESC_SET(SCU94, 7));
SIG_EXPW_WIST_DECW_SINGWE(B17, NWTS6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_2(B17, GPIOH5, DASHB17, NWTS6);

#define A16 62
SIG_EXPW_WIST_DECW_SINGWE(A16, TXD6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_1(A16, GPIOH6, TXD6);

#define D18 63
SIG_EXPW_WIST_DECW_SINGWE(D18, WXD6, UAWT6, COND1, UAWT6_DESC);
PIN_DECW_1(D18, GPIOH7, WXD6);

FUNC_GWOUP_DECW(UAWT6, A18, B18, D17, C17, A17, B17, A16, D18);

#define SPI1_DESC \
	{ ASPEED_IP_SCU, HW_STWAP1, GENMASK(13, 12), 1, 0 }
#define SPI1DEBUG_DESC \
	{ ASPEED_IP_SCU, HW_STWAP1, GENMASK(13, 12), 2, 0 }
#define SPI1PASSTHWU_DESC \
	{ ASPEED_IP_SCU, HW_STWAP1, GENMASK(13, 12), 3, 0 }

#define C18 64
SIG_EXPW_DECW_SINGWE(SYSCS, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SYSCS, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW_DUAW(C18, SYSCS, SPI1DEBUG, SPI1PASSTHWU);
PIN_DECW_1(C18, GPIOI0, SYSCS);

#define E15 65
SIG_EXPW_DECW_SINGWE(SYSCK, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SYSCK, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW_DUAW(E15, SYSCK, SPI1DEBUG, SPI1PASSTHWU);
PIN_DECW_1(E15, GPIOI1, SYSCK);

#define B16 66
SIG_EXPW_DECW_SINGWE(SYSMOSI, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SYSMOSI, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW_DUAW(B16, SYSMOSI, SPI1DEBUG, SPI1PASSTHWU);
PIN_DECW_1(B16, GPIOI2, SYSMOSI);

#define C16 67
SIG_EXPW_DECW_SINGWE(SYSMISO, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SYSMISO, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW_DUAW(C16, SYSMISO, SPI1DEBUG, SPI1PASSTHWU);
PIN_DECW_1(C16, GPIOI3, SYSMISO);

#define VB_DESC	SIG_DESC_SET(HW_STWAP1, 5)

#define B15 68
SIG_EXPW_DECW_SINGWE(SPI1CS0, SPI1, COND1, SPI1_DESC);
SIG_EXPW_DECW_SINGWE(SPI1CS0, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SPI1CS0, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW(SPI1CS0, SPI1,
			    SIG_EXPW_PTW(SPI1CS0, SPI1),
			    SIG_EXPW_PTW(SPI1CS0, SPI1DEBUG),
			    SIG_EXPW_PTW(SPI1CS0, SPI1PASSTHWU));
SIG_EXPW_WIST_AWIAS(B15, SPI1CS0, SPI1);
SIG_EXPW_WIST_DECW_SINGWE(B15, VBCS, VGABIOSWOM, COND1, VB_DESC);
PIN_DECW_2(B15, GPIOI4, SPI1CS0, VBCS);

#define C15 69
SIG_EXPW_DECW_SINGWE(SPI1CK, SPI1, COND1, SPI1_DESC);
SIG_EXPW_DECW_SINGWE(SPI1CK, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SPI1CK, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW(SPI1CK, SPI1,
			    SIG_EXPW_PTW(SPI1CK, SPI1),
			    SIG_EXPW_PTW(SPI1CK, SPI1DEBUG),
			    SIG_EXPW_PTW(SPI1CK, SPI1PASSTHWU));
SIG_EXPW_WIST_AWIAS(C15, SPI1CK, SPI1);
SIG_EXPW_WIST_DECW_SINGWE(C15, VBCK, VGABIOSWOM, COND1, VB_DESC);
PIN_DECW_2(C15, GPIOI5, SPI1CK, VBCK);

#define A14 70
SIG_EXPW_DECW_SINGWE(SPI1MOSI, SPI1, COND1, SPI1_DESC);
SIG_EXPW_DECW_SINGWE(SPI1MOSI, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SPI1MOSI, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW(SPI1MOSI, SPI1,
			    SIG_EXPW_PTW(SPI1MOSI, SPI1),
			    SIG_EXPW_PTW(SPI1MOSI, SPI1DEBUG),
			    SIG_EXPW_PTW(SPI1MOSI, SPI1PASSTHWU));
SIG_EXPW_WIST_AWIAS(A14, SPI1MOSI, SPI1);
SIG_EXPW_WIST_DECW_SINGWE(A14, VBMOSI, VGABIOSWOM, COND1, VB_DESC);
PIN_DECW_2(A14, GPIOI6, SPI1MOSI, VBMOSI);

#define A15 71
SIG_EXPW_DECW_SINGWE(SPI1MISO, SPI1, COND1, SPI1_DESC);
SIG_EXPW_DECW_SINGWE(SPI1MISO, SPI1DEBUG, COND1, SPI1DEBUG_DESC);
SIG_EXPW_DECW_SINGWE(SPI1MISO, SPI1PASSTHWU, COND1, SPI1PASSTHWU_DESC);
SIG_EXPW_WIST_DECW(SPI1MISO, SPI1,
			    SIG_EXPW_PTW(SPI1MISO, SPI1),
			    SIG_EXPW_PTW(SPI1MISO, SPI1DEBUG),
			    SIG_EXPW_PTW(SPI1MISO, SPI1PASSTHWU));
SIG_EXPW_WIST_AWIAS(A15, SPI1MISO, SPI1);
SIG_EXPW_WIST_DECW_SINGWE(A15, VBMISO, VGABIOSWOM, COND1, VB_DESC);
PIN_DECW_2(A15, GPIOI7, SPI1MISO, VBMISO);

FUNC_GWOUP_DECW(SPI1, B15, C15, A14, A15);
FUNC_GWOUP_DECW(SPI1DEBUG, C18, E15, B16, C16, B15, C15, A14, A15);
FUNC_GWOUP_DECW(SPI1PASSTHWU, C18, E15, B16, C16, B15, C15, A14, A15);
FUNC_GWOUP_DECW(VGABIOSWOM, B15, C15, A14, A15);

#define W2 72
SIG_EXPW_WIST_DECW_SINGWE(W2, SGPMCK, SGPM, SIG_DESC_SET(SCU84, 8));
PIN_DECW_1(W2, GPIOJ0, SGPMCK);

#define W2 73
SIG_EXPW_WIST_DECW_SINGWE(W2, SGPMWD, SGPM, SIG_DESC_SET(SCU84, 9));
PIN_DECW_1(W2, GPIOJ1, SGPMWD);

#define N3 74
SIG_EXPW_WIST_DECW_SINGWE(N3, SGPMO, SGPM, SIG_DESC_SET(SCU84, 10));
PIN_DECW_1(N3, GPIOJ2, SGPMO);

#define N4 75
SIG_EXPW_WIST_DECW_SINGWE(N4, SGPMI, SGPM, SIG_DESC_SET(SCU84, 11));
PIN_DECW_1(N4, GPIOJ3, SGPMI);

FUNC_GWOUP_DECW(SGPM, W2, W2, N3, N4);

#define N5 76
SIG_EXPW_WIST_DECW_SINGWE(N5, VGAHS, VGAHS, SIG_DESC_SET(SCU84, 12));
SIG_EXPW_WIST_DECW_SINGWE(N5, DASHN5, DASHN5, SIG_DESC_SET(SCU94, 8));
PIN_DECW_2(N5, GPIOJ4, VGAHS, DASHN5);
FUNC_GWOUP_DECW(VGAHS, N5);

#define W4 77
SIG_EXPW_WIST_DECW_SINGWE(W4, VGAVS, VGAVS, SIG_DESC_SET(SCU84, 13));
SIG_EXPW_WIST_DECW_SINGWE(W4, DASHW4, DASHW4, SIG_DESC_SET(SCU94, 8));
PIN_DECW_2(W4, GPIOJ5, VGAVS, DASHW4);
FUNC_GWOUP_DECW(VGAVS, W4);

#define W3 78
SIG_EXPW_WIST_DECW_SINGWE(W3, DDCCWK, DDCCWK, SIG_DESC_SET(SCU84, 14));
SIG_EXPW_WIST_DECW_SINGWE(W3, DASHW3, DASHW3, SIG_DESC_SET(SCU94, 9));
PIN_DECW_2(W3, GPIOJ6, DDCCWK, DASHW3);
FUNC_GWOUP_DECW(DDCCWK, W3);

#define T3 79
SIG_EXPW_WIST_DECW_SINGWE(T3, DDCDAT, DDCDAT, SIG_DESC_SET(SCU84, 15));
SIG_EXPW_WIST_DECW_SINGWE(T3, DASHT3, DASHT3, SIG_DESC_SET(SCU94, 9));
PIN_DECW_2(T3, GPIOJ7, DDCDAT, DASHT3);
FUNC_GWOUP_DECW(DDCDAT, T3);

#define I2C5_DESC       SIG_DESC_SET(SCU90, 18)

#define W3 80
SIG_EXPW_WIST_DECW_SINGWE(W3, SCW5, I2C5, I2C5_DESC);
PIN_DECW_1(W3, GPIOK0, SCW5);

#define W4 81
SIG_EXPW_WIST_DECW_SINGWE(W4, SDA5, I2C5, I2C5_DESC);
PIN_DECW_1(W4, GPIOK1, SDA5);

FUNC_GWOUP_DECW(I2C5, W3, W4);

#define I2C6_DESC       SIG_DESC_SET(SCU90, 19)

#define W1 82
SIG_EXPW_WIST_DECW_SINGWE(W1, SCW6, I2C6, I2C6_DESC);
PIN_DECW_1(W1, GPIOK2, SCW6);

#define N2 83
SIG_EXPW_WIST_DECW_SINGWE(N2, SDA6, I2C6, I2C6_DESC);
PIN_DECW_1(N2, GPIOK3, SDA6);

FUNC_GWOUP_DECW(I2C6, W1, N2);

#define I2C7_DESC       SIG_DESC_SET(SCU90, 20)

#define N1 84
SIG_EXPW_WIST_DECW_SINGWE(N1, SCW7, I2C7, I2C7_DESC);
PIN_DECW_1(N1, GPIOK4, SCW7);

#define P1 85
SIG_EXPW_WIST_DECW_SINGWE(P1, SDA7, I2C7, I2C7_DESC);
PIN_DECW_1(P1, GPIOK5, SDA7);

FUNC_GWOUP_DECW(I2C7, N1, P1);

#define I2C8_DESC       SIG_DESC_SET(SCU90, 21)

#define P2 86
SIG_EXPW_WIST_DECW_SINGWE(P2, SCW8, I2C8, I2C8_DESC);
PIN_DECW_1(P2, GPIOK6, SCW8);

#define W1 87
SIG_EXPW_WIST_DECW_SINGWE(W1, SDA8, I2C8, I2C8_DESC);
PIN_DECW_1(W1, GPIOK7, SDA8);

FUNC_GWOUP_DECW(I2C8, P2, W1);

#define T2 88
SSSF_PIN_DECW(T2, GPIOW0, NCTS1, SIG_DESC_SET(SCU84, 16));

#define VPIOFF0_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 0, 0 }
#define VPIOFF1_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 1, 0 }
#define VPI24_DESC      { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 2, 0 }
#define VPIWSVD_DESC    { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 3, 0 }
#define VPI_24_WSVD_DESC	SIG_DESC_SET(SCU90, 5)

#define T1 89
#define T1_DESC		SIG_DESC_SET(SCU84, 17)
SIG_EXPW_WIST_DECW_SINGWE(T1, VPIDE, VPI24, VPI_24_WSVD_DESC, T1_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(T1, NDCD1, NDCD1, T1_DESC, COND2);
PIN_DECW_2(T1, GPIOW1, VPIDE, NDCD1);
FUNC_GWOUP_DECW(NDCD1, T1);

#define U1 90
#define U1_DESC		SIG_DESC_SET(SCU84, 18)
SIG_EXPW_WIST_DECW_SINGWE(U1, DASHU1, VPI24, VPI_24_WSVD_DESC, U1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(U1, NDSW1, NDSW1, U1_DESC);
PIN_DECW_2(U1, GPIOW2, DASHU1, NDSW1);
FUNC_GWOUP_DECW(NDSW1, U1);

#define U2 91
#define U2_DESC		SIG_DESC_SET(SCU84, 19)
SIG_EXPW_WIST_DECW_SINGWE(U2, VPIHS, VPI24, VPI_24_WSVD_DESC, U2_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(U2, NWI1, NWI1, U2_DESC, COND2);
PIN_DECW_2(U2, GPIOW3, VPIHS, NWI1);
FUNC_GWOUP_DECW(NWI1, U2);

#define P4 92
#define P4_DESC		SIG_DESC_SET(SCU84, 20)
SIG_EXPW_WIST_DECW_SINGWE(P4, VPIVS, VPI24, VPI_24_WSVD_DESC, P4_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(P4, NDTW1, NDTW1, P4_DESC, COND2);
PIN_DECW_2(P4, GPIOW4, VPIVS, NDTW1);
FUNC_GWOUP_DECW(NDTW1, P4);

#define P3 93
#define P3_DESC		SIG_DESC_SET(SCU84, 21)
SIG_EXPW_WIST_DECW_SINGWE(P3, VPICWK, VPI24, VPI_24_WSVD_DESC, P3_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(P3, NWTS1, NWTS1, P3_DESC, COND2);
PIN_DECW_2(P3, GPIOW5, VPICWK, NWTS1);
FUNC_GWOUP_DECW(NWTS1, P3);

#define V1 94
#define V1_DESC		SIG_DESC_SET(SCU84, 22)
SIG_EXPW_WIST_DECW_SINGWE(V1, DASHV1, DASHV1, VPIWSVD_DESC, V1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(V1, TXD1, TXD1, V1_DESC, COND2);
PIN_DECW_2(V1, GPIOW6, DASHV1, TXD1);
FUNC_GWOUP_DECW(TXD1, V1);

#define W1 95
#define W1_DESC		SIG_DESC_SET(SCU84, 23)
SIG_EXPW_WIST_DECW_SINGWE(W1, DASHW1, DASHW1, VPIWSVD_DESC, W1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(W1, WXD1, WXD1, W1_DESC, COND2);
PIN_DECW_2(W1, GPIOW7, DASHW1, WXD1);
FUNC_GWOUP_DECW(WXD1, W1);

#define Y1 96
#define Y1_DESC		SIG_DESC_SET(SCU84, 24)
SIG_EXPW_WIST_DECW_SINGWE(Y1, VPIB2, VPI24, VPI_24_WSVD_DESC, Y1_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(Y1, NCTS2, NCTS2, Y1_DESC, COND2);
PIN_DECW_2(Y1, GPIOM0, VPIB2, NCTS2);
FUNC_GWOUP_DECW(NCTS2, Y1);

#define AB2 97
#define AB2_DESC	SIG_DESC_SET(SCU84, 25)
SIG_EXPW_WIST_DECW_SINGWE(AB2, VPIB3, VPI24, VPI_24_WSVD_DESC, AB2_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(AB2, NDCD2, NDCD2, AB2_DESC, COND2);
PIN_DECW_2(AB2, GPIOM1, VPIB3, NDCD2);
FUNC_GWOUP_DECW(NDCD2, AB2);

#define AA1 98
#define AA1_DESC	SIG_DESC_SET(SCU84, 26)
SIG_EXPW_WIST_DECW_SINGWE(AA1, VPIB4, VPI24, VPI_24_WSVD_DESC, AA1_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(AA1, NDSW2, NDSW2, AA1_DESC, COND2);
PIN_DECW_2(AA1, GPIOM2, VPIB4, NDSW2);
FUNC_GWOUP_DECW(NDSW2, AA1);

#define Y2 99
#define Y2_DESC		SIG_DESC_SET(SCU84, 27)
SIG_EXPW_WIST_DECW_SINGWE(Y2, VPIB5, VPI24, VPI_24_WSVD_DESC, Y2_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(Y2, NWI2, NWI2, Y2_DESC, COND2);
PIN_DECW_2(Y2, GPIOM3, VPIB5, NWI2);
FUNC_GWOUP_DECW(NWI2, Y2);

#define AA2 100
#define AA2_DESC	SIG_DESC_SET(SCU84, 28)
SIG_EXPW_WIST_DECW_SINGWE(AA2, VPIB6, VPI24, VPI_24_WSVD_DESC, AA2_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(AA2, NDTW2, NDTW2, AA2_DESC, COND2);
PIN_DECW_2(AA2, GPIOM4, VPIB6, NDTW2);
FUNC_GWOUP_DECW(NDTW2, AA2);

#define P5 101
#define P5_DESC	SIG_DESC_SET(SCU84, 29)
SIG_EXPW_WIST_DECW_SINGWE(P5, VPIB7, VPI24, VPI_24_WSVD_DESC, P5_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(P5, NWTS2, NWTS2, P5_DESC, COND2);
PIN_DECW_2(P5, GPIOM5, VPIB7, NWTS2);
FUNC_GWOUP_DECW(NWTS2, P5);

#define W5 102
#define W5_DESC	SIG_DESC_SET(SCU84, 30)
SIG_EXPW_WIST_DECW_SINGWE(W5, VPIB8, VPI24, VPI_24_WSVD_DESC, W5_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(W5, TXD2, TXD2, W5_DESC, COND2);
PIN_DECW_2(W5, GPIOM6, VPIB8, TXD2);
FUNC_GWOUP_DECW(TXD2, W5);

#define T5 103
#define T5_DESC	SIG_DESC_SET(SCU84, 31)
SIG_EXPW_WIST_DECW_SINGWE(T5, VPIB9, VPI24, VPI_24_WSVD_DESC, T5_DESC, COND2);
SIG_EXPW_WIST_DECW_SINGWE(T5, WXD2, WXD2, T5_DESC, COND2);
PIN_DECW_2(T5, GPIOM7, VPIB9, WXD2);
FUNC_GWOUP_DECW(WXD2, T5);

#define V2 104
#define V2_DESC         SIG_DESC_SET(SCU88, 0)
SIG_EXPW_WIST_DECW_SINGWE(V2, DASHN0, DASHN0, VPIWSVD_DESC, V2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(V2, PWM0, PWM0, V2_DESC, COND2);
PIN_DECW_2(V2, GPION0, DASHN0, PWM0);
FUNC_GWOUP_DECW(PWM0, V2);

#define W2 105
#define W2_DESC         SIG_DESC_SET(SCU88, 1)
SIG_EXPW_WIST_DECW_SINGWE(W2, DASHN1, DASHN1, VPIWSVD_DESC, W2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(W2, PWM1, PWM1, W2_DESC, COND2);
PIN_DECW_2(W2, GPION1, DASHN1, PWM1);
FUNC_GWOUP_DECW(PWM1, W2);

#define V3 106
#define V3_DESC         SIG_DESC_SET(SCU88, 2)
SIG_EXPW_DECW_SINGWE(VPIG2, VPI24, VPI24_DESC, V3_DESC, COND2);
SIG_EXPW_DECW_SINGWE(VPIG2, VPIWSVD, VPIWSVD_DESC, V3_DESC, COND2);
SIG_EXPW_WIST_DECW_DUAW(V3, VPIG2, VPI24, VPIWSVD);
SIG_EXPW_WIST_DECW_SINGWE(V3, PWM2, PWM2, V3_DESC, COND2);
PIN_DECW_2(V3, GPION2, VPIG2, PWM2);
FUNC_GWOUP_DECW(PWM2, V3);

#define U3 107
#define U3_DESC         SIG_DESC_SET(SCU88, 3)
SIG_EXPW_DECW_SINGWE(VPIG3, VPI24, VPI24_DESC, U3_DESC, COND2);
SIG_EXPW_DECW_SINGWE(VPIG3, VPIWSVD, VPIWSVD_DESC, U3_DESC, COND2);
SIG_EXPW_WIST_DECW_DUAW(U3, VPIG3, VPI24, VPIWSVD);
SIG_EXPW_WIST_DECW_SINGWE(U3, PWM3, PWM3, U3_DESC, COND2);
PIN_DECW_2(U3, GPION3, VPIG3, PWM3);
FUNC_GWOUP_DECW(PWM3, U3);

#define W3 108
#define W3_DESC         SIG_DESC_SET(SCU88, 4)
SIG_EXPW_DECW_SINGWE(VPIG4, VPI24, VPI24_DESC, W3_DESC, COND2);
SIG_EXPW_DECW_SINGWE(VPIG4, VPIWSVD, VPIWSVD_DESC, W3_DESC, COND2);
SIG_EXPW_WIST_DECW_DUAW(W3, VPIG4, VPI24, VPIWSVD);
SIG_EXPW_WIST_DECW_SINGWE(W3, PWM4, PWM4, W3_DESC, COND2);
PIN_DECW_2(W3, GPION4, VPIG4, PWM4);
FUNC_GWOUP_DECW(PWM4, W3);

#define AA3 109
#define AA3_DESC        SIG_DESC_SET(SCU88, 5)
SIG_EXPW_DECW_SINGWE(VPIG5, VPI24, VPI24_DESC, AA3_DESC, COND2);
SIG_EXPW_DECW_SINGWE(VPIG5, VPIWSVD, VPIWSVD_DESC, AA3_DESC, COND2);
SIG_EXPW_WIST_DECW_DUAW(AA3, VPIG5, VPI24, VPIWSVD);
SIG_EXPW_WIST_DECW_SINGWE(AA3, PWM5, PWM5, AA3_DESC, COND2);
PIN_DECW_2(AA3, GPION5, VPIG5, PWM5);
FUNC_GWOUP_DECW(PWM5, AA3);

#define Y3 110
#define Y3_DESC         SIG_DESC_SET(SCU88, 6)
SIG_EXPW_WIST_DECW_SINGWE(Y3, VPIG6, VPI24, VPI24_DESC, Y3_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y3, PWM6, PWM6, Y3_DESC, COND2);
PIN_DECW_2(Y3, GPION6, VPIG6, PWM6);
FUNC_GWOUP_DECW(PWM6, Y3);

#define T4 111
#define T4_DESC         SIG_DESC_SET(SCU88, 7)
SIG_EXPW_WIST_DECW_SINGWE(T4, VPIG7, VPI24, VPI24_DESC, T4_DESC);
SIG_EXPW_WIST_DECW_SINGWE(T4, PWM7, PWM7, T4_DESC, COND2);
PIN_DECW_2(T4, GPION7, VPIG7, PWM7);
FUNC_GWOUP_DECW(PWM7, T4);

#define U5 112
SIG_EXPW_WIST_DECW_SINGWE(U5, VPIG8, VPI24, VPI24_DESC, SIG_DESC_SET(SCU88, 8),
			  COND2);
PIN_DECW_1(U5, GPIOO0, VPIG8);

#define U4 113
SIG_EXPW_WIST_DECW_SINGWE(U4, VPIG9, VPI24, VPI24_DESC, SIG_DESC_SET(SCU88, 9),
			  COND2);
PIN_DECW_1(U4, GPIOO1, VPIG9);

#define V5 114
SIG_EXPW_WIST_DECW_SINGWE(V5, DASHV5, DASHV5, VPI_24_WSVD_DESC,
			  SIG_DESC_SET(SCU88, 10));
PIN_DECW_1(V5, GPIOO2, DASHV5);

#define AB4 115
SIG_EXPW_WIST_DECW_SINGWE(AB4, DASHAB4, DASHAB4, VPI_24_WSVD_DESC,
			  SIG_DESC_SET(SCU88, 11));
PIN_DECW_1(AB4, GPIOO3, DASHAB4);

#define AB3 116
SIG_EXPW_WIST_DECW_SINGWE(AB3, VPIW2, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 12), COND2);
PIN_DECW_1(AB3, GPIOO4, VPIW2);

#define Y4 117
SIG_EXPW_WIST_DECW_SINGWE(Y4, VPIW3, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 13), COND2);
PIN_DECW_1(Y4, GPIOO5, VPIW3);

#define AA4 118
SIG_EXPW_WIST_DECW_SINGWE(AA4, VPIW4, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 14), COND2);
PIN_DECW_1(AA4, GPIOO6, VPIW4);

#define W4 119
SIG_EXPW_WIST_DECW_SINGWE(W4, VPIW5, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 15), COND2);
PIN_DECW_1(W4, GPIOO7, VPIW5);

#define V4 120
SIG_EXPW_WIST_DECW_SINGWE(V4, VPIW6, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 16), COND2);
PIN_DECW_1(V4, GPIOP0, VPIW6);

#define W5 121
SIG_EXPW_WIST_DECW_SINGWE(W5, VPIW7, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 17), COND2);
PIN_DECW_1(W5, GPIOP1, VPIW7);

#define AA5 122
SIG_EXPW_WIST_DECW_SINGWE(AA5, VPIW8, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 18), COND2);
PIN_DECW_1(AA5, GPIOP2, VPIW8);

#define AB5 123
SIG_EXPW_WIST_DECW_SINGWE(AB5, VPIW9, VPI24, VPI24_DESC,
			  SIG_DESC_SET(SCU88, 19), COND2);
PIN_DECW_1(AB5, GPIOP3, VPIW9);

FUNC_GWOUP_DECW(VPI24, T1, U2, P4, P3, Y1, AB2, AA1, Y2, AA2, P5, W5, T5, V3,
		U3, W3, AA3, Y3, T4, U5, U4, AB3, Y4, AA4, W4, V4, W5, AA5,
		AB5);

#define Y6 124
SIG_EXPW_WIST_DECW_SINGWE(Y6, DASHY6, DASHY6, SIG_DESC_SET(SCU90, 28),
			  SIG_DESC_SET(SCU88, 20));
PIN_DECW_1(Y6, GPIOP4, DASHY6);

#define Y5 125
SIG_EXPW_WIST_DECW_SINGWE(Y5, DASHY5, DASHY5, SIG_DESC_SET(SCU90, 28),
			  SIG_DESC_SET(SCU88, 21));
PIN_DECW_1(Y5, GPIOP5, DASHY5);

#define W6 126
SIG_EXPW_WIST_DECW_SINGWE(W6, DASHW6, DASHW6, SIG_DESC_SET(SCU90, 28),
			  SIG_DESC_SET(SCU88, 22));
PIN_DECW_1(W6, GPIOP6, DASHW6);

#define V6 127
SIG_EXPW_WIST_DECW_SINGWE(V6, DASHV6, DASHV6, SIG_DESC_SET(SCU90, 28),
			  SIG_DESC_SET(SCU88, 23));
PIN_DECW_1(V6, GPIOP7, DASHV6);

#define I2C3_DESC	SIG_DESC_SET(SCU90, 16)

#define A11 128
SIG_EXPW_WIST_DECW_SINGWE(A11, SCW3, I2C3, I2C3_DESC);
PIN_DECW_1(A11, GPIOQ0, SCW3);

#define A10 129
SIG_EXPW_WIST_DECW_SINGWE(A10, SDA3, I2C3, I2C3_DESC);
PIN_DECW_1(A10, GPIOQ1, SDA3);

FUNC_GWOUP_DECW(I2C3, A11, A10);

#define I2C4_DESC	SIG_DESC_SET(SCU90, 17)

#define A9 130
SIG_EXPW_WIST_DECW_SINGWE(A9, SCW4, I2C4, I2C4_DESC);
PIN_DECW_1(A9, GPIOQ2, SCW4);

#define B9 131
SIG_EXPW_WIST_DECW_SINGWE(B9, SDA4, I2C4, I2C4_DESC);
PIN_DECW_1(B9, GPIOQ3, SDA4);

FUNC_GWOUP_DECW(I2C4, A9, B9);

#define I2C14_DESC	SIG_DESC_SET(SCU90, 27)

#define N21 132
SIG_EXPW_WIST_DECW_SINGWE(N21, SCW14, I2C14, I2C14_DESC);
PIN_DECW_1(N21, GPIOQ4, SCW14);

#define N22 133
SIG_EXPW_WIST_DECW_SINGWE(N22, SDA14, I2C14, I2C14_DESC);
PIN_DECW_1(N22, GPIOQ5, SDA14);

FUNC_GWOUP_DECW(I2C14, N21, N22);

#define B10 134
SSSF_PIN_DECW(B10, GPIOQ6, OSCCWK, SIG_DESC_SET(SCU2C, 1));

#define N20 135
SSSF_PIN_DECW(N20, GPIOQ7, PEWAKE, SIG_DESC_SET(SCU2C, 29));

#define AA19 136
SSSF_PIN_DECW(AA19, GPIOW0, FWSPICS1, SIG_DESC_SET(SCU88, 24), COND2);

#define T19 137
SSSF_PIN_DECW(T19, GPIOW1, FWSPICS2, SIG_DESC_SET(SCU88, 25), COND2);

#define T17 138
SSSF_PIN_DECW(T17, GPIOW2, SPI2CS0, SIG_DESC_SET(SCU88, 26), COND2);

#define Y19 139
SSSF_PIN_DECW(Y19, GPIOW3, SPI2CK, SIG_DESC_SET(SCU88, 27), COND2);

#define W19 140
SSSF_PIN_DECW(W19, GPIOW4, SPI2MOSI, SIG_DESC_SET(SCU88, 28), COND2);

#define V19 141
SSSF_PIN_DECW(V19, GPIOW5, SPI2MISO, SIG_DESC_SET(SCU88, 29), COND2);

#define D8 142
SIG_EXPW_WIST_DECW_SINGWE(D8, MDC1, MDIO1, SIG_DESC_SET(SCU88, 30));
PIN_DECW_1(D8, GPIOW6, MDC1);

#define E10 143
SIG_EXPW_WIST_DECW_SINGWE(E10, MDIO1, MDIO1, SIG_DESC_SET(SCU88, 31));
PIN_DECW_1(E10, GPIOW7, MDIO1);

FUNC_GWOUP_DECW(MDIO1, D8, E10);

#define VPOOFF0_DESC	{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }
#define VPO_DESC	{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 1, 0 }
#define VPOOFF1_DESC	{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 2, 0 }
#define VPOOFF2_DESC	{ ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 3, 0 }

#define CWT_DVO_EN_DESC	SIG_DESC_IP_SET(ASPEED_IP_GFX, GFX064, 7)

#define V20 144
#define V20_DESC	SIG_DESC_SET(SCU8C, 0)
SIG_EXPW_DECW_SINGWE(VPOB2, VPO, V20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB2, VPOOFF1, V20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB2, VPOOFF2, V20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB2, VPO,
		SIG_EXPW_PTW(VPOB2, VPO),
		SIG_EXPW_PTW(VPOB2, VPOOFF1),
		SIG_EXPW_PTW(VPOB2, VPOOFF2));
SIG_EXPW_WIST_AWIAS(V20, VPOB2, VPO);
SIG_EXPW_WIST_DECW_SINGWE(V20, SPI2CS1, SPI2CS1, V20_DESC);
PIN_DECW_2(V20, GPIOS0, VPOB2, SPI2CS1);
FUNC_GWOUP_DECW(SPI2CS1, V20);

#define U19 145
#define U19_DESC	SIG_DESC_SET(SCU8C, 1)
SIG_EXPW_DECW_SINGWE(VPOB3, VPO, U19_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB3, VPOOFF1, U19_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB3, VPOOFF2, U19_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB3, VPO,
		SIG_EXPW_PTW(VPOB3, VPO),
		SIG_EXPW_PTW(VPOB3, VPOOFF1),
		SIG_EXPW_PTW(VPOB3, VPOOFF2));
SIG_EXPW_WIST_AWIAS(U19, VPOB3, VPO);
SIG_EXPW_WIST_DECW_SINGWE(U19, BMCINT, BMCINT, U19_DESC);
PIN_DECW_2(U19, GPIOS1, VPOB3, BMCINT);
FUNC_GWOUP_DECW(BMCINT, U19);

#define W18 146
#define W18_DESC	SIG_DESC_SET(SCU8C, 2)
SIG_EXPW_DECW_SINGWE(VPOB4, VPO, W18_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB4, VPOOFF1, W18_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB4, VPOOFF2, W18_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB4, VPO,
		SIG_EXPW_PTW(VPOB4, VPO),
		SIG_EXPW_PTW(VPOB4, VPOOFF1),
		SIG_EXPW_PTW(VPOB4, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W18, VPOB4, VPO);
SIG_EXPW_WIST_DECW_SINGWE(W18, SAWT5, SAWT5, W18_DESC);
PIN_DECW_2(W18, GPIOS2, VPOB4, SAWT5);
FUNC_GWOUP_DECW(SAWT5, W18);

#define P18 147
#define P18_DESC	SIG_DESC_SET(SCU8C, 3)
SIG_EXPW_DECW_SINGWE(VPOB5, VPO, P18_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB5, VPOOFF1, P18_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB5, VPOOFF2, P18_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB5, VPO,
		SIG_EXPW_PTW(VPOB5, VPO),
		SIG_EXPW_PTW(VPOB5, VPOOFF1),
		SIG_EXPW_PTW(VPOB5, VPOOFF2));
SIG_EXPW_WIST_AWIAS(P18, VPOB5, VPO);
SIG_EXPW_WIST_DECW_SINGWE(P18, SAWT6, SAWT6, P18_DESC);
PIN_DECW_2(P18, GPIOS3, VPOB5, SAWT6);
FUNC_GWOUP_DECW(SAWT6, P18);

#define W19 148
#define W19_DESC	SIG_DESC_SET(SCU8C, 4)
SIG_EXPW_DECW_SINGWE(VPOB6, VPO, W19_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB6, VPOOFF1, W19_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB6, VPOOFF2, W19_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB6, VPO,
		SIG_EXPW_PTW(VPOB6, VPO),
		SIG_EXPW_PTW(VPOB6, VPOOFF1),
		SIG_EXPW_PTW(VPOB6, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W19, VPOB6, VPO);
PIN_DECW_1(W19, GPIOS4, VPOB6);

#define W20 149
#define W20_DESC	SIG_DESC_SET(SCU8C, 5)
SIG_EXPW_DECW_SINGWE(VPOB7, VPO, W20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB7, VPOOFF1, W20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB7, VPOOFF2, W20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB7, VPO,
		SIG_EXPW_PTW(VPOB7, VPO),
		SIG_EXPW_PTW(VPOB7, VPOOFF1),
		SIG_EXPW_PTW(VPOB7, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W20, VPOB7, VPO);
PIN_DECW_1(W20, GPIOS5, VPOB7);

#define U20 150
#define U20_DESC	SIG_DESC_SET(SCU8C, 6)
SIG_EXPW_DECW_SINGWE(VPOB8, VPO, U20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB8, VPOOFF1, U20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB8, VPOOFF2, U20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB8, VPO,
		SIG_EXPW_PTW(VPOB8, VPO),
		SIG_EXPW_PTW(VPOB8, VPOOFF1),
		SIG_EXPW_PTW(VPOB8, VPOOFF2));
SIG_EXPW_WIST_AWIAS(U20, VPOB8, VPO);
PIN_DECW_1(U20, GPIOS6, VPOB8);

#define AA20 151
#define AA20_DESC	SIG_DESC_SET(SCU8C, 7)
SIG_EXPW_DECW_SINGWE(VPOB9, VPO, AA20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB9, VPOOFF1, AA20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOB9, VPOOFF2, AA20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOB9, VPO,
		SIG_EXPW_PTW(VPOB9, VPO),
		SIG_EXPW_PTW(VPOB9, VPOOFF1),
		SIG_EXPW_PTW(VPOB9, VPOOFF2));
SIG_EXPW_WIST_AWIAS(AA20, VPOB9, VPO);
PIN_DECW_1(AA20, GPIOS7, VPOB9);

/* WGMII1/WMII1 */

#define WMII1_DESC      SIG_DESC_BIT(HW_STWAP1, 6, 0)
#define WMII2_DESC      SIG_DESC_BIT(HW_STWAP1, 7, 0)

#define B5 152
SIG_EXPW_WIST_DECW_SINGWE(B5, GPIOT0, GPIOT0, SIG_DESC_SET(SCUA0, 0));
SIG_EXPW_WIST_DECW_SINGWE(B5, WMII1WCWKO, WMII1, WMII1_DESC,
		SIG_DESC_SET(SCU48, 29));
SIG_EXPW_WIST_DECW_SINGWE(B5, WGMII1TXCK, WGMII1);
PIN_DECW_(B5, SIG_EXPW_WIST_PTW(B5, GPIOT0), SIG_EXPW_WIST_PTW(B5, WMII1WCWKO),
		SIG_EXPW_WIST_PTW(B5, WGMII1TXCK));

#define E9 153
SIG_EXPW_WIST_DECW_SINGWE(E9, GPIOT1, GPIOT1, SIG_DESC_SET(SCUA0, 1));
SIG_EXPW_WIST_DECW_SINGWE(E9, WMII1TXEN, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E9, WGMII1TXCTW, WGMII1);
PIN_DECW_(E9, SIG_EXPW_WIST_PTW(E9, GPIOT1), SIG_EXPW_WIST_PTW(E9, WMII1TXEN),
		SIG_EXPW_WIST_PTW(E9, WGMII1TXCTW));

#define F9 154
SIG_EXPW_WIST_DECW_SINGWE(F9, GPIOT2, GPIOT2, SIG_DESC_SET(SCUA0, 2));
SIG_EXPW_WIST_DECW_SINGWE(F9, WMII1TXD0, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(F9, WGMII1TXD0, WGMII1);
PIN_DECW_(F9, SIG_EXPW_WIST_PTW(F9, GPIOT2), SIG_EXPW_WIST_PTW(F9, WMII1TXD0),
		SIG_EXPW_WIST_PTW(F9, WGMII1TXD0));

#define A5 155
SIG_EXPW_WIST_DECW_SINGWE(A5, GPIOT3, GPIOT3, SIG_DESC_SET(SCUA0, 3));
SIG_EXPW_WIST_DECW_SINGWE(A5, WMII1TXD1, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A5, WGMII1TXD1, WGMII1);
PIN_DECW_(A5, SIG_EXPW_WIST_PTW(A5, GPIOT3), SIG_EXPW_WIST_PTW(A5, WMII1TXD1),
		SIG_EXPW_WIST_PTW(A5, WGMII1TXD1));

#define E7 156
SIG_EXPW_WIST_DECW_SINGWE(E7, GPIOT4, GPIOT4, SIG_DESC_SET(SCUA0, 4));
SIG_EXPW_WIST_DECW_SINGWE(E7, WMII1DASH0, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E7, WGMII1TXD2, WGMII1);
PIN_DECW_(E7, SIG_EXPW_WIST_PTW(E7, GPIOT4), SIG_EXPW_WIST_PTW(E7, WMII1DASH0),
		SIG_EXPW_WIST_PTW(E7, WGMII1TXD2));

#define D7 157
SIG_EXPW_WIST_DECW_SINGWE(D7, GPIOT5, GPIOT5, SIG_DESC_SET(SCUA0, 5));
SIG_EXPW_WIST_DECW_SINGWE(D7, WMII1DASH1, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D7, WGMII1TXD3, WGMII1);
PIN_DECW_(D7, SIG_EXPW_WIST_PTW(D7, GPIOT5), SIG_EXPW_WIST_PTW(D7, WMII1DASH1),
		SIG_EXPW_WIST_PTW(D7, WGMII1TXD3));

#define B2 158
SIG_EXPW_WIST_DECW_SINGWE(B2, GPIOT6, GPIOT6, SIG_DESC_SET(SCUA0, 6));
SIG_EXPW_WIST_DECW_SINGWE(B2, WMII2WCWKO, WMII2, WMII2_DESC,
		SIG_DESC_SET(SCU48, 30));
SIG_EXPW_WIST_DECW_SINGWE(B2, WGMII2TXCK, WGMII2);
PIN_DECW_(B2, SIG_EXPW_WIST_PTW(B2, GPIOT6), SIG_EXPW_WIST_PTW(B2, WMII2WCWKO),
		SIG_EXPW_WIST_PTW(B2, WGMII2TXCK));

#define B1 159
SIG_EXPW_WIST_DECW_SINGWE(B1, GPIOT7, GPIOT7, SIG_DESC_SET(SCUA0, 7));
SIG_EXPW_WIST_DECW_SINGWE(B1, WMII2TXEN, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B1, WGMII2TXCTW, WGMII2);
PIN_DECW_(B1, SIG_EXPW_WIST_PTW(B1, GPIOT7), SIG_EXPW_WIST_PTW(B1, WMII2TXEN),
		SIG_EXPW_WIST_PTW(B1, WGMII2TXCTW));

#define A2 160
SIG_EXPW_WIST_DECW_SINGWE(A2, GPIOU0, GPIOU0, SIG_DESC_SET(SCUA0, 8));
SIG_EXPW_WIST_DECW_SINGWE(A2, WMII2TXD0, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A2, WGMII2TXD0, WGMII2);
PIN_DECW_(A2, SIG_EXPW_WIST_PTW(A2, GPIOU0), SIG_EXPW_WIST_PTW(A2, WMII2TXD0),
		SIG_EXPW_WIST_PTW(A2, WGMII2TXD0));

#define B3 161
SIG_EXPW_WIST_DECW_SINGWE(B3, GPIOU1, GPIOU1, SIG_DESC_SET(SCUA0, 9));
SIG_EXPW_WIST_DECW_SINGWE(B3, WMII2TXD1, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B3, WGMII2TXD1, WGMII2);
PIN_DECW_(B3, SIG_EXPW_WIST_PTW(B3, GPIOU1), SIG_EXPW_WIST_PTW(B3, WMII2TXD1),
		SIG_EXPW_WIST_PTW(B3, WGMII2TXD1));

#define D5 162
SIG_EXPW_WIST_DECW_SINGWE(D5, GPIOU2, GPIOU2, SIG_DESC_SET(SCUA0, 10));
SIG_EXPW_WIST_DECW_SINGWE(D5, WMII2DASH0, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D5, WGMII2TXD2, WGMII2);
PIN_DECW_(D5, SIG_EXPW_WIST_PTW(D5, GPIOU2), SIG_EXPW_WIST_PTW(D5, WMII2DASH0),
		SIG_EXPW_WIST_PTW(D5, WGMII2TXD2));

#define D4 163
SIG_EXPW_WIST_DECW_SINGWE(D4, GPIOU3, GPIOU3, SIG_DESC_SET(SCUA0, 11));
SIG_EXPW_WIST_DECW_SINGWE(D4, WMII2DASH1, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D4, WGMII2TXD3, WGMII2);
PIN_DECW_(D4, SIG_EXPW_WIST_PTW(D4, GPIOU3), SIG_EXPW_WIST_PTW(D4, WMII2DASH1),
		SIG_EXPW_WIST_PTW(D4, WGMII2TXD3));

#define B4 164
SIG_EXPW_WIST_DECW_SINGWE(B4, GPIOU4, GPIOU4, SIG_DESC_SET(SCUA0, 12));
SIG_EXPW_WIST_DECW_SINGWE(B4, WMII1WCWKI, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B4, WGMII1WXCK, WGMII1);
PIN_DECW_(B4, SIG_EXPW_WIST_PTW(B4, GPIOU4), SIG_EXPW_WIST_PTW(B4, WMII1WCWKI),
		SIG_EXPW_WIST_PTW(B4, WGMII1WXCK));

#define A4 165
SIG_EXPW_WIST_DECW_SINGWE(A4, GPIOU5, GPIOU5, SIG_DESC_SET(SCUA0, 13));
SIG_EXPW_WIST_DECW_SINGWE(A4, WMII1DASH2, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A4, WGMII1WXCTW, WGMII1);
PIN_DECW_(A4, SIG_EXPW_WIST_PTW(A4, GPIOU5), SIG_EXPW_WIST_PTW(A4, WMII1DASH2),
		SIG_EXPW_WIST_PTW(A4, WGMII1WXCTW));

#define A3 166
SIG_EXPW_WIST_DECW_SINGWE(A3, GPIOU6, GPIOU6, SIG_DESC_SET(SCUA0, 14));
SIG_EXPW_WIST_DECW_SINGWE(A3, WMII1WXD0, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A3, WGMII1WXD0, WGMII1);
PIN_DECW_(A3, SIG_EXPW_WIST_PTW(A3, GPIOU6), SIG_EXPW_WIST_PTW(A3, WMII1WXD0),
		SIG_EXPW_WIST_PTW(A3, WGMII1WXD0));

#define D6 167
SIG_EXPW_WIST_DECW_SINGWE(D6, GPIOU7, GPIOU7, SIG_DESC_SET(SCUA0, 15));
SIG_EXPW_WIST_DECW_SINGWE(D6, WMII1WXD1, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D6, WGMII1WXD1, WGMII1);
PIN_DECW_(D6, SIG_EXPW_WIST_PTW(D6, GPIOU7), SIG_EXPW_WIST_PTW(D6, WMII1WXD1),
		SIG_EXPW_WIST_PTW(D6, WGMII1WXD1));

#define C5 168
SIG_EXPW_WIST_DECW_SINGWE(C5, GPIOV0, GPIOV0, SIG_DESC_SET(SCUA0, 16));
SIG_EXPW_WIST_DECW_SINGWE(C5, WMII1CWSDV, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C5, WGMII1WXD2, WGMII1);
PIN_DECW_(C5, SIG_EXPW_WIST_PTW(C5, GPIOV0), SIG_EXPW_WIST_PTW(C5, WMII1CWSDV),
		SIG_EXPW_WIST_PTW(C5, WGMII1WXD2));

#define C4 169
SIG_EXPW_WIST_DECW_SINGWE(C4, GPIOV1, GPIOV1, SIG_DESC_SET(SCUA0, 17));
SIG_EXPW_WIST_DECW_SINGWE(C4, WMII1WXEW, WMII1, WMII1_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C4, WGMII1WXD3, WGMII1);
PIN_DECW_(C4, SIG_EXPW_WIST_PTW(C4, GPIOV1), SIG_EXPW_WIST_PTW(C4, WMII1WXEW),
		SIG_EXPW_WIST_PTW(C4, WGMII1WXD3));

FUNC_GWOUP_DECW(WGMII1, B4, A4, A3, D6, C5, C4, B5, E9, F9, A5, E7, D7);
FUNC_GWOUP_DECW(WMII1, B4, A3, D6, C5, C4, B5, E9, F9, A5);

#define C2 170
SIG_EXPW_WIST_DECW_SINGWE(C2, GPIOV2, GPIOV2, SIG_DESC_SET(SCUA0, 18));
SIG_EXPW_WIST_DECW_SINGWE(C2, WMII2WCWKI, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C2, WGMII2WXCK, WGMII2);
PIN_DECW_(C2, SIG_EXPW_WIST_PTW(C2, GPIOV2), SIG_EXPW_WIST_PTW(C2, WMII2WCWKI),
		SIG_EXPW_WIST_PTW(C2, WGMII2WXCK));

#define C1 171
SIG_EXPW_WIST_DECW_SINGWE(C1, GPIOV3, GPIOV3, SIG_DESC_SET(SCUA0, 19));
SIG_EXPW_WIST_DECW_SINGWE(C1, WMII2DASH2, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C1, WGMII2WXCTW, WGMII2);
PIN_DECW_(C1, SIG_EXPW_WIST_PTW(C1, GPIOV3), SIG_EXPW_WIST_PTW(C1, WMII2DASH2),
		SIG_EXPW_WIST_PTW(C1, WGMII2WXCTW));

#define C3 172
SIG_EXPW_WIST_DECW_SINGWE(C3, GPIOV4, GPIOV4, SIG_DESC_SET(SCUA0, 20));
SIG_EXPW_WIST_DECW_SINGWE(C3, WMII2WXD0, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C3, WGMII2WXD0, WGMII2);
PIN_DECW_(C3, SIG_EXPW_WIST_PTW(C3, GPIOV4), SIG_EXPW_WIST_PTW(C3, WMII2WXD0),
		SIG_EXPW_WIST_PTW(C3, WGMII2WXD0));

#define D1 173
SIG_EXPW_WIST_DECW_SINGWE(D1, GPIOV5, GPIOV5, SIG_DESC_SET(SCUA0, 21));
SIG_EXPW_WIST_DECW_SINGWE(D1, WMII2WXD1, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D1, WGMII2WXD1, WGMII2);
PIN_DECW_(D1, SIG_EXPW_WIST_PTW(D1, GPIOV5), SIG_EXPW_WIST_PTW(D1, WMII2WXD1),
		SIG_EXPW_WIST_PTW(D1, WGMII2WXD1));

#define D2 174
SIG_EXPW_WIST_DECW_SINGWE(D2, GPIOV6, GPIOV6, SIG_DESC_SET(SCUA0, 22));
SIG_EXPW_WIST_DECW_SINGWE(D2, WMII2CWSDV, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D2, WGMII2WXD2, WGMII2);
PIN_DECW_(D2, SIG_EXPW_WIST_PTW(D2, GPIOV6), SIG_EXPW_WIST_PTW(D2, WMII2CWSDV),
		SIG_EXPW_WIST_PTW(D2, WGMII2WXD2));

#define E6 175
SIG_EXPW_WIST_DECW_SINGWE(E6, GPIOV7, GPIOV7, SIG_DESC_SET(SCUA0, 23));
SIG_EXPW_WIST_DECW_SINGWE(E6, WMII2WXEW, WMII2, WMII2_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E6, WGMII2WXD3, WGMII2);
PIN_DECW_(E6, SIG_EXPW_WIST_PTW(E6, GPIOV7), SIG_EXPW_WIST_PTW(E6, WMII2WXEW),
		SIG_EXPW_WIST_PTW(E6, WGMII2WXD3));

FUNC_GWOUP_DECW(WGMII2, B2, B1, A2, B3, D5, D4, C2, C1, C3, D1, D2, E6);
FUNC_GWOUP_DECW(WMII2, B2, B1, A2, B3, C2, C3, D1, D2, E6);

#define F4 176
SIG_EXPW_WIST_DECW_SINGWE(F4, GPIOW0, GPIOW0, SIG_DESC_SET(SCUA0, 24));
SIG_EXPW_WIST_DECW_SINGWE(F4, ADC0, ADC0);
PIN_DECW_(F4, SIG_EXPW_WIST_PTW(F4, GPIOW0), SIG_EXPW_WIST_PTW(F4, ADC0));
FUNC_GWOUP_DECW(ADC0, F4);

#define F5 177
SIG_EXPW_WIST_DECW_SINGWE(F5, GPIOW1, GPIOW1, SIG_DESC_SET(SCUA0, 25));
SIG_EXPW_WIST_DECW_SINGWE(F5, ADC1, ADC1);
PIN_DECW_(F5, SIG_EXPW_WIST_PTW(F5, GPIOW1), SIG_EXPW_WIST_PTW(F5, ADC1));
FUNC_GWOUP_DECW(ADC1, F5);

#define E2 178
SIG_EXPW_WIST_DECW_SINGWE(E2, GPIOW2, GPIOW2, SIG_DESC_SET(SCUA0, 26));
SIG_EXPW_WIST_DECW_SINGWE(E2, ADC2, ADC2);
PIN_DECW_(E2, SIG_EXPW_WIST_PTW(E2, GPIOW2), SIG_EXPW_WIST_PTW(E2, ADC2));
FUNC_GWOUP_DECW(ADC2, E2);

#define E1 179
SIG_EXPW_WIST_DECW_SINGWE(E1, GPIOW3, GPIOW3, SIG_DESC_SET(SCUA0, 27));
SIG_EXPW_WIST_DECW_SINGWE(E1, ADC3, ADC3);
PIN_DECW_(E1, SIG_EXPW_WIST_PTW(E1, GPIOW3), SIG_EXPW_WIST_PTW(E1, ADC3));
FUNC_GWOUP_DECW(ADC3, E1);

#define F3 180
SIG_EXPW_WIST_DECW_SINGWE(F3, GPIOW4, GPIOW4, SIG_DESC_SET(SCUA0, 28));
SIG_EXPW_WIST_DECW_SINGWE(F3, ADC4, ADC4);
PIN_DECW_(F3, SIG_EXPW_WIST_PTW(F3, GPIOW4), SIG_EXPW_WIST_PTW(F3, ADC4));
FUNC_GWOUP_DECW(ADC4, F3);

#define E3 181
SIG_EXPW_WIST_DECW_SINGWE(E3, GPIOW5, GPIOW5, SIG_DESC_SET(SCUA0, 29));
SIG_EXPW_WIST_DECW_SINGWE(E3, ADC5, ADC5);
PIN_DECW_(E3, SIG_EXPW_WIST_PTW(E3, GPIOW5), SIG_EXPW_WIST_PTW(E3, ADC5));
FUNC_GWOUP_DECW(ADC5, E3);

#define G5 182
SIG_EXPW_WIST_DECW_SINGWE(G5, GPIOW6, GPIOW6, SIG_DESC_SET(SCUA0, 30));
SIG_EXPW_WIST_DECW_SINGWE(G5, ADC6, ADC6);
PIN_DECW_(G5, SIG_EXPW_WIST_PTW(G5, GPIOW6), SIG_EXPW_WIST_PTW(G5, ADC6));
FUNC_GWOUP_DECW(ADC6, G5);

#define G4 183
SIG_EXPW_WIST_DECW_SINGWE(G4, GPIOW7, GPIOW7, SIG_DESC_SET(SCUA0, 31));
SIG_EXPW_WIST_DECW_SINGWE(G4, ADC7, ADC7);
PIN_DECW_(G4, SIG_EXPW_WIST_PTW(G4, GPIOW7), SIG_EXPW_WIST_PTW(G4, ADC7));
FUNC_GWOUP_DECW(ADC7, G4);

#define F2 184
SIG_EXPW_WIST_DECW_SINGWE(F2, GPIOX0, GPIOX0, SIG_DESC_SET(SCUA4, 0));
SIG_EXPW_WIST_DECW_SINGWE(F2, ADC8, ADC8);
PIN_DECW_(F2, SIG_EXPW_WIST_PTW(F2, GPIOX0), SIG_EXPW_WIST_PTW(F2, ADC8));
FUNC_GWOUP_DECW(ADC8, F2);

#define G3 185
SIG_EXPW_WIST_DECW_SINGWE(G3, GPIOX1, GPIOX1, SIG_DESC_SET(SCUA4, 1));
SIG_EXPW_WIST_DECW_SINGWE(G3, ADC9, ADC9);
PIN_DECW_(G3, SIG_EXPW_WIST_PTW(G3, GPIOX1), SIG_EXPW_WIST_PTW(G3, ADC9));
FUNC_GWOUP_DECW(ADC9, G3);

#define G2 186
SIG_EXPW_WIST_DECW_SINGWE(G2, GPIOX2, GPIOX2, SIG_DESC_SET(SCUA4, 2));
SIG_EXPW_WIST_DECW_SINGWE(G2, ADC10, ADC10);
PIN_DECW_(G2, SIG_EXPW_WIST_PTW(G2, GPIOX2), SIG_EXPW_WIST_PTW(G2, ADC10));
FUNC_GWOUP_DECW(ADC10, G2);

#define F1 187
SIG_EXPW_WIST_DECW_SINGWE(F1, GPIOX3, GPIOX3, SIG_DESC_SET(SCUA4, 3));
SIG_EXPW_WIST_DECW_SINGWE(F1, ADC11, ADC11);
PIN_DECW_(F1, SIG_EXPW_WIST_PTW(F1, GPIOX3), SIG_EXPW_WIST_PTW(F1, ADC11));
FUNC_GWOUP_DECW(ADC11, F1);

#define H5 188
SIG_EXPW_WIST_DECW_SINGWE(H5, GPIOX4, GPIOX4, SIG_DESC_SET(SCUA4, 4));
SIG_EXPW_WIST_DECW_SINGWE(H5, ADC12, ADC12);
PIN_DECW_(H5, SIG_EXPW_WIST_PTW(H5, GPIOX4), SIG_EXPW_WIST_PTW(H5, ADC12));
FUNC_GWOUP_DECW(ADC12, H5);

#define G1 189
SIG_EXPW_WIST_DECW_SINGWE(G1, GPIOX5, GPIOX5, SIG_DESC_SET(SCUA4, 5));
SIG_EXPW_WIST_DECW_SINGWE(G1, ADC13, ADC13);
PIN_DECW_(G1, SIG_EXPW_WIST_PTW(G1, GPIOX5), SIG_EXPW_WIST_PTW(G1, ADC13));
FUNC_GWOUP_DECW(ADC13, G1);

#define H3 190
SIG_EXPW_WIST_DECW_SINGWE(H3, GPIOX6, GPIOX6, SIG_DESC_SET(SCUA4, 6));
SIG_EXPW_WIST_DECW_SINGWE(H3, ADC14, ADC14);
PIN_DECW_(H3, SIG_EXPW_WIST_PTW(H3, GPIOX6), SIG_EXPW_WIST_PTW(H3, ADC14));
FUNC_GWOUP_DECW(ADC14, H3);

#define H4 191
SIG_EXPW_WIST_DECW_SINGWE(H4, GPIOX7, GPIOX7, SIG_DESC_SET(SCUA4, 7));
SIG_EXPW_WIST_DECW_SINGWE(H4, ADC15, ADC15);
PIN_DECW_(H4, SIG_EXPW_WIST_PTW(H4, GPIOX7), SIG_EXPW_WIST_PTW(H4, ADC15));
FUNC_GWOUP_DECW(ADC15, H4);

#define ACPI_DESC	SIG_DESC_SET(HW_STWAP1, 19)

#define W22 192
SIG_EXPW_DECW_SINGWE(SIOS3, SIOS3, SIG_DESC_SET(SCUA4, 8));
SIG_EXPW_DECW_SINGWE(SIOS3, ACPI, ACPI_DESC);
SIG_EXPW_WIST_DECW_DUAW(W22, SIOS3, SIOS3, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(W22, DASHW22, DASHW22, SIG_DESC_SET(SCU94, 10));
PIN_DECW_2(W22, GPIOY0, SIOS3, DASHW22);
FUNC_GWOUP_DECW(SIOS3, W22);

#define W21 193
SIG_EXPW_DECW_SINGWE(SIOS5, SIOS5, SIG_DESC_SET(SCUA4, 9));
SIG_EXPW_DECW_SINGWE(SIOS5, ACPI, ACPI_DESC);
SIG_EXPW_WIST_DECW_DUAW(W21, SIOS5, SIOS5, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(W21, DASHW21, DASHW21, SIG_DESC_SET(SCU94, 10));
PIN_DECW_2(W21, GPIOY1, SIOS5, DASHW21);
FUNC_GWOUP_DECW(SIOS5, W21);

#define P22 194
SIG_EXPW_DECW_SINGWE(SIOPWWEQ, SIOPWWEQ, SIG_DESC_SET(SCUA4, 10));
SIG_EXPW_DECW_SINGWE(SIOPWWEQ, ACPI, ACPI_DESC);
SIG_EXPW_WIST_DECW_DUAW(P22, SIOPWWEQ, SIOPWWEQ, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(P22, DASHP22, DASHP22, SIG_DESC_SET(SCU94, 11));
PIN_DECW_2(P22, GPIOY2, SIOPWWEQ, DASHP22);
FUNC_GWOUP_DECW(SIOPWWEQ, P22);

#define P21 195
SIG_EXPW_DECW_SINGWE(SIOONCTWW, SIOONCTWW, SIG_DESC_SET(SCUA4, 11));
SIG_EXPW_DECW_SINGWE(SIOONCTWW, ACPI, ACPI_DESC);
SIG_EXPW_WIST_DECW_DUAW(P21, SIOONCTWW, SIOONCTWW, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(P21, DASHP21, DASHP21, SIG_DESC_SET(SCU94, 11));
PIN_DECW_2(P21, GPIOY3, SIOONCTWW, DASHP21);
FUNC_GWOUP_DECW(SIOONCTWW, P21);

#define M18 196
SSSF_PIN_DECW(M18, GPIOY4, SCW1, SIG_DESC_SET(SCUA4, 12));

#define M19 197
SSSF_PIN_DECW(M19, GPIOY5, SDA1, SIG_DESC_SET(SCUA4, 13));

#define M20 198
SSSF_PIN_DECW(M20, GPIOY6, SCW2, SIG_DESC_SET(SCUA4, 14));

#define P20 199
SSSF_PIN_DECW(P20, GPIOY7, SDA2, SIG_DESC_SET(SCUA4, 15));

#define PNOW_DESC	SIG_DESC_SET(SCU90, 31)

#define Y20 200
#define Y20_DESC	SIG_DESC_SET(SCUA4, 16)
SIG_EXPW_DECW_SINGWE(VPOG2, VPO, Y20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG2, VPOOFF1, Y20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG2, VPOOFF2, Y20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOG2, VPO,
		SIG_EXPW_PTW(VPOG2, VPO),
		SIG_EXPW_PTW(VPOG2, VPOOFF1),
		SIG_EXPW_PTW(VPOG2, VPOOFF2));
SIG_EXPW_WIST_AWIAS(Y20, VPOG2, VPO);
SIG_EXPW_DECW_SINGWE(SIOPBI, SIOPBI, Y20_DESC);
SIG_EXPW_DECW_SINGWE(SIOPBI, ACPI, Y20_DESC);
SIG_EXPW_WIST_DECW_DUAW(Y20, SIOPBI, SIOPBI, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(Y20, NOWA0, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y20, GPIOZ0, GPIOZ0);
PIN_DECW_(Y20, SIG_EXPW_WIST_PTW(Y20, VPOG2), SIG_EXPW_WIST_PTW(Y20, SIOPBI),
		SIG_EXPW_WIST_PTW(Y20, NOWA0), SIG_EXPW_WIST_PTW(Y20, GPIOZ0));
FUNC_GWOUP_DECW(SIOPBI, Y20);

#define AB20 201
#define AB20_DESC	SIG_DESC_SET(SCUA4, 17)
SIG_EXPW_DECW_SINGWE(VPOG3, VPO, AB20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG3, VPOOFF1, AB20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG3, VPOOFF2, AB20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOG3, VPO,
		SIG_EXPW_PTW(VPOG3, VPO),
		SIG_EXPW_PTW(VPOG3, VPOOFF1),
		SIG_EXPW_PTW(VPOG3, VPOOFF2));
SIG_EXPW_WIST_AWIAS(AB20, VPOG3, VPO);
SIG_EXPW_DECW_SINGWE(SIOPWWGD, SIOPWWGD, AB20_DESC);
SIG_EXPW_DECW_SINGWE(SIOPWWGD, ACPI, AB20_DESC);
SIG_EXPW_WIST_DECW_DUAW(AB20, SIOPWWGD, SIOPWWGD, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(AB20, NOWA1, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(AB20, GPIOZ1, GPIOZ1);
PIN_DECW_(AB20, SIG_EXPW_WIST_PTW(AB20, VPOG3),
	  SIG_EXPW_WIST_PTW(AB20, SIOPWWGD), SIG_EXPW_WIST_PTW(AB20, NOWA1),
	  SIG_EXPW_WIST_PTW(AB20, GPIOZ1));
FUNC_GWOUP_DECW(SIOPWWGD, AB20);

#define AB21 202
#define AB21_DESC	SIG_DESC_SET(SCUA4, 18)
SIG_EXPW_DECW_SINGWE(VPOG4, VPO, AB21_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG4, VPOOFF1, AB21_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG4, VPOOFF2, AB21_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOG4, VPO,
		SIG_EXPW_PTW(VPOG4, VPO),
		SIG_EXPW_PTW(VPOG4, VPOOFF1),
		SIG_EXPW_PTW(VPOG4, VPOOFF2));
SIG_EXPW_WIST_AWIAS(AB21, VPOG4, VPO);
SIG_EXPW_DECW_SINGWE(SIOPBO, SIOPBO, AB21_DESC);
SIG_EXPW_DECW_SINGWE(SIOPBO, ACPI, AB21_DESC);
SIG_EXPW_WIST_DECW_DUAW(AB21, SIOPBO, SIOPBO, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(AB21, NOWA2, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(AB21, GPIOZ2, GPIOZ2);
PIN_DECW_(AB21, SIG_EXPW_WIST_PTW(AB21, VPOG4),
	  SIG_EXPW_WIST_PTW(AB21, SIOPBO), SIG_EXPW_WIST_PTW(AB21, NOWA2),
	  SIG_EXPW_WIST_PTW(AB21, GPIOZ2));
FUNC_GWOUP_DECW(SIOPBO, AB21);

#define AA21 203
#define AA21_DESC	SIG_DESC_SET(SCUA4, 19)
SIG_EXPW_DECW_SINGWE(VPOG5, VPO, AA21_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG5, VPOOFF1, AA21_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOG5, VPOOFF2, AA21_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOG5, VPO,
		SIG_EXPW_PTW(VPOG5, VPO),
		SIG_EXPW_PTW(VPOG5, VPOOFF1),
		SIG_EXPW_PTW(VPOG5, VPOOFF2));
SIG_EXPW_WIST_AWIAS(AA21, VPOG5, VPO);
SIG_EXPW_DECW_SINGWE(SIOSCI, SIOSCI, AA21_DESC);
SIG_EXPW_DECW_SINGWE(SIOSCI, ACPI, AA21_DESC);
SIG_EXPW_WIST_DECW_DUAW(AA21, SIOSCI, SIOSCI, ACPI);
SIG_EXPW_WIST_DECW_SINGWE(AA21, NOWA3, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(AA21, GPIOZ3, GPIOZ3);
PIN_DECW_(AA21, SIG_EXPW_WIST_PTW(AA21, VPOG5),
	  SIG_EXPW_WIST_PTW(AA21, SIOSCI), SIG_EXPW_WIST_PTW(AA21, NOWA3),
	  SIG_EXPW_WIST_PTW(AA21, GPIOZ3));
FUNC_GWOUP_DECW(SIOSCI, AA21);

FUNC_GWOUP_DECW(ACPI, W22, W21, P22, P21, Y20, AB20, AB21, AA21);

/* CWT DVO disabwed, configuwed fow singwe-edge mode */
#define CWT_DVO_DS_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 0, 0 }

/* CWT DVO disabwed, configuwed fow duaw-edge mode */
#define CWT_DVO_DD_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 1, 1 }

/* CWT DVO enabwed, configuwed fow singwe-edge mode */
#define CWT_DVO_ES_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 2, 2 }

/* CWT DVO enabwed, configuwed fow duaw-edge mode */
#define CWT_DVO_ED_DESC { ASPEED_IP_GFX, GFX064, GENMASK(7, 6), 3, 3 }

#define U21 204
#define U21_DESC	SIG_DESC_SET(SCUA4, 20)
SIG_EXPW_DECW_SINGWE(VPOG6, VPO, U21_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG6, VPOOFF1, U21_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG6, VPOOFF2, U21_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOG6, VPO,
		SIG_EXPW_PTW(VPOG6, VPO),
		SIG_EXPW_PTW(VPOG6, VPOOFF1),
		SIG_EXPW_PTW(VPOG6, VPOOFF2));
SIG_EXPW_WIST_AWIAS(U21, VPOG6, VPO);
SIG_EXPW_WIST_DECW_SINGWE(U21, NOWA4, PNOW, PNOW_DESC);
PIN_DECW_2(U21, GPIOZ4, VPOG6, NOWA4);

#define W22 205
#define W22_DESC	SIG_DESC_SET(SCUA4, 21)
SIG_EXPW_DECW_SINGWE(VPOG7, VPO, W22_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG7, VPOOFF1, W22_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG7, VPOOFF2, W22_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOG7, VPO,
		SIG_EXPW_PTW(VPOG7, VPO),
		SIG_EXPW_PTW(VPOG7, VPOOFF1),
		SIG_EXPW_PTW(VPOG7, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W22, VPOG7, VPO);
SIG_EXPW_WIST_DECW_SINGWE(W22, NOWA5, PNOW, PNOW_DESC);
PIN_DECW_2(W22, GPIOZ5, VPOG7, NOWA5);

#define V22 206
#define V22_DESC	SIG_DESC_SET(SCUA4, 22)
SIG_EXPW_DECW_SINGWE(VPOG8, VPO, V22_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG8, VPOOFF1, V22_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG8, VPOOFF2, V22_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOG8, VPO,
		SIG_EXPW_PTW(VPOG8, VPO),
		SIG_EXPW_PTW(VPOG8, VPOOFF1),
		SIG_EXPW_PTW(VPOG8, VPOOFF2));
SIG_EXPW_WIST_AWIAS(V22, VPOG8, VPO);
SIG_EXPW_WIST_DECW_SINGWE(V22, NOWA6, PNOW, PNOW_DESC);
PIN_DECW_2(V22, GPIOZ6, VPOG8, NOWA6);

#define W21 207
#define W21_DESC	SIG_DESC_SET(SCUA4, 23)
SIG_EXPW_DECW_SINGWE(VPOG9, VPO, W21_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG9, VPOOFF1, W21_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOG9, VPOOFF2, W21_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOG9, VPO,
		SIG_EXPW_PTW(VPOG9, VPO),
		SIG_EXPW_PTW(VPOG9, VPOOFF1),
		SIG_EXPW_PTW(VPOG9, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W21, VPOG9, VPO);
SIG_EXPW_WIST_DECW_SINGWE(W21, NOWA7, PNOW, PNOW_DESC);
PIN_DECW_2(W21, GPIOZ7, VPOG9, NOWA7);

#define Y21 208
#define Y21_DESC	SIG_DESC_SET(SCUA4, 24)
SIG_EXPW_DECW_SINGWE(VPOW2, VPO, Y21_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW2, VPOOFF1, Y21_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW2, VPOOFF2, Y21_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW2, VPO,
		SIG_EXPW_PTW(VPOW2, VPO),
		SIG_EXPW_PTW(VPOW2, VPOOFF1),
		SIG_EXPW_PTW(VPOW2, VPOOFF2));
SIG_EXPW_WIST_AWIAS(Y21, VPOW2, VPO);
SIG_EXPW_WIST_DECW_SINGWE(Y21, SAWT7, SAWT7, Y21_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y21, NOWD0, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y21, GPIOAA0, GPIOAA0);
PIN_DECW_(Y21, SIG_EXPW_WIST_PTW(Y21, VPOW2), SIG_EXPW_WIST_PTW(Y21, SAWT7),
		SIG_EXPW_WIST_PTW(Y21, NOWD0), SIG_EXPW_WIST_PTW(Y21, GPIOAA0));
FUNC_GWOUP_DECW(SAWT7, Y21);

#define V21 209
#define V21_DESC	SIG_DESC_SET(SCUA4, 25)
SIG_EXPW_DECW_SINGWE(VPOW3, VPO, V21_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW3, VPOOFF1, V21_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW3, VPOOFF2, V21_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW3, VPO,
		SIG_EXPW_PTW(VPOW3, VPO),
		SIG_EXPW_PTW(VPOW3, VPOOFF1),
		SIG_EXPW_PTW(VPOW3, VPOOFF2));
SIG_EXPW_WIST_AWIAS(V21, VPOW3, VPO);
SIG_EXPW_WIST_DECW_SINGWE(V21, SAWT8, SAWT8, V21_DESC);
SIG_EXPW_WIST_DECW_SINGWE(V21, NOWD1, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(V21, GPIOAA1, GPIOAA1);
PIN_DECW_(V21, SIG_EXPW_WIST_PTW(V21, VPOW3), SIG_EXPW_WIST_PTW(V21, SAWT8),
		SIG_EXPW_WIST_PTW(V21, NOWD1), SIG_EXPW_WIST_PTW(V21, GPIOAA1));
FUNC_GWOUP_DECW(SAWT8, V21);

#define Y22 210
#define Y22_DESC	SIG_DESC_SET(SCUA4, 26)
SIG_EXPW_DECW_SINGWE(VPOW4, VPO, Y22_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW4, VPOOFF1, Y22_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW4, VPOOFF2, Y22_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW4, VPO,
		SIG_EXPW_PTW(VPOW4, VPO),
		SIG_EXPW_PTW(VPOW4, VPOOFF1),
		SIG_EXPW_PTW(VPOW4, VPOOFF2));
SIG_EXPW_WIST_AWIAS(Y22, VPOW4, VPO);
SIG_EXPW_WIST_DECW_SINGWE(Y22, SAWT9, SAWT9, Y22_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y22, NOWD2, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(Y22, GPIOAA2, GPIOAA2);
PIN_DECW_(Y22, SIG_EXPW_WIST_PTW(Y22, VPOW4), SIG_EXPW_WIST_PTW(Y22, SAWT9),
		SIG_EXPW_WIST_PTW(Y22, NOWD2), SIG_EXPW_WIST_PTW(Y22, GPIOAA2));
FUNC_GWOUP_DECW(SAWT9, Y22);

#define AA22 211
#define AA22_DESC	SIG_DESC_SET(SCUA4, 27)
SIG_EXPW_DECW_SINGWE(VPOW5, VPO, AA22_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW5, VPOOFF1, AA22_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW5, VPOOFF2, AA22_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW5, VPO,
		SIG_EXPW_PTW(VPOW5, VPO),
		SIG_EXPW_PTW(VPOW5, VPOOFF1),
		SIG_EXPW_PTW(VPOW5, VPOOFF2));
SIG_EXPW_WIST_AWIAS(AA22, VPOW5, VPO);
SIG_EXPW_WIST_DECW_SINGWE(AA22, SAWT10, SAWT10, AA22_DESC);
SIG_EXPW_WIST_DECW_SINGWE(AA22, NOWD3, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(AA22, GPIOAA3, GPIOAA3);
PIN_DECW_(AA22, SIG_EXPW_WIST_PTW(AA22, VPOW5),
	  SIG_EXPW_WIST_PTW(AA22, SAWT10), SIG_EXPW_WIST_PTW(AA22, NOWD3),
	  SIG_EXPW_WIST_PTW(AA22, GPIOAA3));
FUNC_GWOUP_DECW(SAWT10, AA22);

#define U22 212
#define U22_DESC	SIG_DESC_SET(SCUA4, 28)
SIG_EXPW_DECW_SINGWE(VPOW6, VPO, U22_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW6, VPOOFF1, U22_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW6, VPOOFF2, U22_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW6, VPO,
		SIG_EXPW_PTW(VPOW6, VPO),
		SIG_EXPW_PTW(VPOW6, VPOOFF1),
		SIG_EXPW_PTW(VPOW6, VPOOFF2));
SIG_EXPW_WIST_AWIAS(U22, VPOW6, VPO);
SIG_EXPW_WIST_DECW_SINGWE(U22, SAWT11, SAWT11, U22_DESC);
SIG_EXPW_WIST_DECW_SINGWE(U22, NOWD4, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(U22, GPIOAA4, GPIOAA4);
PIN_DECW_(U22, SIG_EXPW_WIST_PTW(U22, VPOW6), SIG_EXPW_WIST_PTW(U22, SAWT11),
		SIG_EXPW_WIST_PTW(U22, NOWD4), SIG_EXPW_WIST_PTW(U22, GPIOAA4));
FUNC_GWOUP_DECW(SAWT11, U22);

#define T20 213
#define T20_DESC	SIG_DESC_SET(SCUA4, 29)
SIG_EXPW_DECW_SINGWE(VPOW7, VPO, T20_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW7, VPOOFF1, T20_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW7, VPOOFF2, T20_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW7, VPO,
		SIG_EXPW_PTW(VPOW7, VPO),
		SIG_EXPW_PTW(VPOW7, VPOOFF1),
		SIG_EXPW_PTW(VPOW7, VPOOFF2));
SIG_EXPW_WIST_AWIAS(T20, VPOW7, VPO);
SIG_EXPW_WIST_DECW_SINGWE(T20, SAWT12, SAWT12, T20_DESC);
SIG_EXPW_WIST_DECW_SINGWE(T20, NOWD5, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(T20, GPIOAA5, GPIOAA5);
PIN_DECW_(T20, SIG_EXPW_WIST_PTW(T20, VPOW7), SIG_EXPW_WIST_PTW(T20, SAWT12),
		SIG_EXPW_WIST_PTW(T20, NOWD5), SIG_EXPW_WIST_PTW(T20, GPIOAA5));
FUNC_GWOUP_DECW(SAWT12, T20);

#define N18 214
#define N18_DESC	SIG_DESC_SET(SCUA4, 30)
SIG_EXPW_DECW_SINGWE(VPOW8, VPO, N18_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW8, VPOOFF1, N18_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW8, VPOOFF2, N18_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW8, VPO,
		SIG_EXPW_PTW(VPOW8, VPO),
		SIG_EXPW_PTW(VPOW8, VPOOFF1),
		SIG_EXPW_PTW(VPOW8, VPOOFF2));
SIG_EXPW_WIST_AWIAS(N18, VPOW8, VPO);
SIG_EXPW_WIST_DECW_SINGWE(N18, SAWT13, SAWT13, N18_DESC);
SIG_EXPW_WIST_DECW_SINGWE(N18, NOWD6, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(N18, GPIOAA6, GPIOAA6);
PIN_DECW_(N18, SIG_EXPW_WIST_PTW(N18, VPOW8), SIG_EXPW_WIST_PTW(N18, SAWT13),
		SIG_EXPW_WIST_PTW(N18, NOWD6), SIG_EXPW_WIST_PTW(N18, GPIOAA6));
FUNC_GWOUP_DECW(SAWT13, N18);

#define P19 215
#define P19_DESC	SIG_DESC_SET(SCUA4, 31)
SIG_EXPW_DECW_SINGWE(VPOW9, VPO, P19_DESC, VPO_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW9, VPOOFF1, P19_DESC, VPOOFF1_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_DECW_SINGWE(VPOW9, VPOOFF2, P19_DESC, VPOOFF2_DESC, CWT_DVO_ES_DESC);
SIG_EXPW_WIST_DECW(VPOW9, VPO,
		SIG_EXPW_PTW(VPOW9, VPO),
		SIG_EXPW_PTW(VPOW9, VPOOFF1),
		SIG_EXPW_PTW(VPOW9, VPOOFF2));
SIG_EXPW_WIST_AWIAS(P19, VPOW9, VPO);
SIG_EXPW_WIST_DECW_SINGWE(P19, SAWT14, SAWT14, P19_DESC);
SIG_EXPW_WIST_DECW_SINGWE(P19, NOWD7, PNOW, PNOW_DESC);
SIG_EXPW_WIST_DECW_SINGWE(P19, GPIOAA7, GPIOAA7);
PIN_DECW_(P19, SIG_EXPW_WIST_PTW(P19, VPOW9), SIG_EXPW_WIST_PTW(P19, SAWT14),
		SIG_EXPW_WIST_PTW(P19, NOWD7), SIG_EXPW_WIST_PTW(P19, GPIOAA7));
FUNC_GWOUP_DECW(SAWT14, P19);

#define N19 216
#define N19_DESC	SIG_DESC_SET(SCUA8, 0)
SIG_EXPW_DECW_SINGWE(VPODE, VPO, N19_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPODE, VPOOFF1, N19_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPODE, VPOOFF2, N19_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPODE, VPO,
		SIG_EXPW_PTW(VPODE, VPO),
		SIG_EXPW_PTW(VPODE, VPOOFF1),
		SIG_EXPW_PTW(VPODE, VPOOFF2));
SIG_EXPW_WIST_AWIAS(N19, VPODE, VPO);
SIG_EXPW_WIST_DECW_SINGWE(N19, NOWOE, PNOW, PNOW_DESC);
PIN_DECW_2(N19, GPIOAB0, VPODE, NOWOE);

#define T21 217
#define T21_DESC	SIG_DESC_SET(SCUA8, 1)
SIG_EXPW_DECW_SINGWE(VPOHS, VPO, T21_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOHS, VPOOFF1, T21_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOHS, VPOOFF2, T21_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOHS, VPO,
		SIG_EXPW_PTW(VPOHS, VPO),
		SIG_EXPW_PTW(VPOHS, VPOOFF1),
		SIG_EXPW_PTW(VPOHS, VPOOFF2));
SIG_EXPW_WIST_AWIAS(T21, VPOHS, VPO);
SIG_EXPW_WIST_DECW_SINGWE(T21, NOWWE, PNOW, PNOW_DESC);
PIN_DECW_2(T21, GPIOAB1, VPOHS, NOWWE);

FUNC_GWOUP_DECW(PNOW, Y20, AB20, AB21, AA21, U21, W22, V22, W21, Y21, V21, Y22,
		AA22, U22, T20, N18, P19, N19, T21);

#define T22 218
#define T22_DESC	SIG_DESC_SET(SCUA8, 2)
SIG_EXPW_DECW_SINGWE(VPOVS, VPO, T22_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOVS, VPOOFF1, T22_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOVS, VPOOFF2, T22_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOVS, VPO,
		SIG_EXPW_PTW(VPOVS, VPO),
		SIG_EXPW_PTW(VPOVS, VPOOFF1),
		SIG_EXPW_PTW(VPOVS, VPOOFF2));
SIG_EXPW_WIST_AWIAS(T22, VPOVS, VPO);
SIG_EXPW_WIST_DECW_SINGWE(T22, WDTWST1, WDTWST1, T22_DESC);
PIN_DECW_2(T22, GPIOAB2, VPOVS, WDTWST1);
FUNC_GWOUP_DECW(WDTWST1, T22);

#define W20 219
#define W20_DESC	SIG_DESC_SET(SCUA8, 3)
SIG_EXPW_DECW_SINGWE(VPOCWK, VPO, W20_DESC, VPO_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOCWK, VPOOFF1, W20_DESC, VPOOFF1_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_DECW_SINGWE(VPOCWK, VPOOFF2, W20_DESC, VPOOFF2_DESC, CWT_DVO_EN_DESC);
SIG_EXPW_WIST_DECW(VPOCWK, VPO,
		SIG_EXPW_PTW(VPOCWK, VPO),
		SIG_EXPW_PTW(VPOCWK, VPOOFF1),
		SIG_EXPW_PTW(VPOCWK, VPOOFF2));
SIG_EXPW_WIST_AWIAS(W20, VPOCWK, VPO);
SIG_EXPW_WIST_DECW_SINGWE(W20, WDTWST2, WDTWST2, W20_DESC);
PIN_DECW_2(W20, GPIOAB3, VPOCWK, WDTWST2);
FUNC_GWOUP_DECW(WDTWST2, W20);

FUNC_GWOUP_DECW(VPO, V20, U19, W18, P18, W19, W20, U20, AA20, Y20, AB20,
		AB21, AA21, U21, W22, V22, W21, Y21, V21, Y22, AA22, U22, T20,
		N18, P19, N19, T21, T22, W20);

#define ESPI_DESC	SIG_DESC_SET(HW_STWAP1, 25)

#define G21 224
SIG_EXPW_WIST_DECW_SINGWE(G21, ESPID0, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(G21, WAD0, WAD0, SIG_DESC_SET(SCUAC, 0));
PIN_DECW_2(G21, GPIOAC0, ESPID0, WAD0);
FUNC_GWOUP_DECW(WAD0, G21);

#define G20 225
SIG_EXPW_WIST_DECW_SINGWE(G20, ESPID1, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(G20, WAD1, WAD1, SIG_DESC_SET(SCUAC, 1));
PIN_DECW_2(G20, GPIOAC1, ESPID1, WAD1);
FUNC_GWOUP_DECW(WAD1, G20);

#define D22 226
SIG_EXPW_WIST_DECW_SINGWE(D22, ESPID2, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(D22, WAD2, WAD2, SIG_DESC_SET(SCUAC, 2));
PIN_DECW_2(D22, GPIOAC2, ESPID2, WAD2);
FUNC_GWOUP_DECW(WAD2, D22);

#define E22 227
SIG_EXPW_WIST_DECW_SINGWE(E22, ESPID3, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(E22, WAD3, WAD3, SIG_DESC_SET(SCUAC, 3));
PIN_DECW_2(E22, GPIOAC3, ESPID3, WAD3);
FUNC_GWOUP_DECW(WAD3, E22);

#define C22 228
SIG_EXPW_WIST_DECW_SINGWE(C22, ESPICK, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(C22, WCWK, WCWK, SIG_DESC_SET(SCUAC, 4));
PIN_DECW_2(C22, GPIOAC4, ESPICK, WCWK);
FUNC_GWOUP_DECW(WCWK, C22);

#define F21 229
SIG_EXPW_WIST_DECW_SINGWE(F21, ESPICS, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(F21, WFWAME, WFWAME, SIG_DESC_SET(SCUAC, 5));
PIN_DECW_2(F21, GPIOAC5, ESPICS, WFWAME);
FUNC_GWOUP_DECW(WFWAME, F21);

#define F22 230
SIG_EXPW_WIST_DECW_SINGWE(F22, ESPIAWT, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(F22, WSIWQ, WSIWQ, SIG_DESC_SET(SCUAC, 6));
PIN_DECW_2(F22, GPIOAC6, ESPIAWT, WSIWQ);
FUNC_GWOUP_DECW(WSIWQ, F22);

#define G22 231
SIG_EXPW_WIST_DECW_SINGWE(G22, ESPIWST, ESPI, ESPI_DESC);
SIG_EXPW_WIST_DECW_SINGWE(G22, WPCWST, WPCWST, SIG_DESC_SET(SCUAC, 7));
PIN_DECW_2(G22, GPIOAC7, ESPIWST, WPCWST);
FUNC_GWOUP_DECW(WPCWST, G22);

FUNC_GWOUP_DECW(ESPI, G21, G20, D22, E22, C22, F21, F22, G22);

#define A7 232
SIG_EXPW_WIST_DECW_SINGWE(A7, USB2AHDP, USB2AH, SIG_DESC_SET(SCU90, 29));
SIG_EXPW_WIST_DECW_SINGWE(A7, USB2ADDP, USB2AD, SIG_DESC_BIT(SCU90, 29, 0));
PIN_DECW_(A7, SIG_EXPW_WIST_PTW(A7, USB2AHDP), SIG_EXPW_WIST_PTW(A7, USB2ADDP));

#define A8 233
SIG_EXPW_WIST_DECW_SINGWE(A8, USB2AHDN, USB2AH, SIG_DESC_SET(SCU90, 29));
SIG_EXPW_WIST_DECW_SINGWE(A8, USB2ADDN, USB2AD, SIG_DESC_BIT(SCU90, 29, 0));
PIN_DECW_(A8, SIG_EXPW_WIST_PTW(A8, USB2AHDN), SIG_EXPW_WIST_PTW(A8, USB2ADDN));

FUNC_GWOUP_DECW(USB2AH, A7, A8);
FUNC_GWOUP_DECW(USB2AD, A7, A8);

#define USB11BHID_DESC  { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 0, 0 }
#define USB2BD_DESC   { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 1, 0 }
#define USB2BH1_DESC { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 2, 0 }
#define USB2BH2_DESC { ASPEED_IP_SCU, SCU94, GENMASK(14, 13), 3, 0 }

#define B6 234
SIG_EXPW_WIST_DECW_SINGWE(B6, USB11BDP, USB11BHID, USB11BHID_DESC);
SIG_EXPW_WIST_DECW_SINGWE(B6, USB2BDDP, USB2BD, USB2BD_DESC);
SIG_EXPW_DECW_SINGWE(USB2BHDP1, USB2BH, USB2BH1_DESC);
SIG_EXPW_DECW_SINGWE(USB2BHDP2, USB2BH, USB2BH2_DESC);
SIG_EXPW_WIST_DECW(USB2BHDP, USB2BH,
		SIG_EXPW_PTW(USB2BHDP1, USB2BH),
		SIG_EXPW_PTW(USB2BHDP2, USB2BH));
SIG_EXPW_WIST_AWIAS(B6, USB2BHDP, USB2BH);
PIN_DECW_(B6, SIG_EXPW_WIST_PTW(B6, USB11BDP), SIG_EXPW_WIST_PTW(B6, USB2BDDP),
		SIG_EXPW_WIST_PTW(B6, USB2BHDP));

#define A6 235
SIG_EXPW_WIST_DECW_SINGWE(A6, USB11BDN, USB11BHID, USB11BHID_DESC);
SIG_EXPW_WIST_DECW_SINGWE(A6, USB2BDN, USB2BD, USB2BD_DESC);
SIG_EXPW_DECW_SINGWE(USB2BHDN1, USB2BH, USB2BH1_DESC);
SIG_EXPW_DECW_SINGWE(USB2BHDN2, USB2BH, USB2BH2_DESC);
SIG_EXPW_WIST_DECW(USB2BHDN, USB2BH,
		SIG_EXPW_PTW(USB2BHDN1, USB2BH),
		SIG_EXPW_PTW(USB2BHDN2, USB2BH));
SIG_EXPW_WIST_AWIAS(A6, USB2BHDN, USB2BH);
PIN_DECW_(A6, SIG_EXPW_WIST_PTW(A6, USB11BDN), SIG_EXPW_WIST_PTW(A6, USB2BDN),
		SIG_EXPW_WIST_PTW(A6, USB2BHDN));

FUNC_GWOUP_DECW(USB11BHID, B6, A6);
FUNC_GWOUP_DECW(USB2BD, B6, A6);
FUNC_GWOUP_DECW(USB2BH, B6, A6);

/* Pins, gwoups and functions awe sowt(1):ed awphabeticawwy fow sanity */

static stwuct pinctww_pin_desc aspeed_g5_pins[ASPEED_G5_NW_PINS] = {
	ASPEED_PINCTWW_PIN(A10),
	ASPEED_PINCTWW_PIN(A11),
	ASPEED_PINCTWW_PIN(A12),
	ASPEED_PINCTWW_PIN(A13),
	ASPEED_PINCTWW_PIN(A14),
	ASPEED_PINCTWW_PIN(A15),
	ASPEED_PINCTWW_PIN(A16),
	ASPEED_PINCTWW_PIN(A17),
	ASPEED_PINCTWW_PIN(A18),
	ASPEED_PINCTWW_PIN(A19),
	ASPEED_PINCTWW_PIN(A2),
	ASPEED_PINCTWW_PIN(A20),
	ASPEED_PINCTWW_PIN(A21),
	ASPEED_PINCTWW_PIN(A3),
	ASPEED_PINCTWW_PIN(A4),
	ASPEED_PINCTWW_PIN(A5),
	ASPEED_PINCTWW_PIN(A6),
	ASPEED_PINCTWW_PIN(A7),
	ASPEED_PINCTWW_PIN(A8),
	ASPEED_PINCTWW_PIN(A9),
	ASPEED_PINCTWW_PIN(AA1),
	ASPEED_PINCTWW_PIN(AA19),
	ASPEED_PINCTWW_PIN(AA2),
	ASPEED_PINCTWW_PIN(AA20),
	ASPEED_PINCTWW_PIN(AA21),
	ASPEED_PINCTWW_PIN(AA22),
	ASPEED_PINCTWW_PIN(AA3),
	ASPEED_PINCTWW_PIN(AA4),
	ASPEED_PINCTWW_PIN(AA5),
	ASPEED_PINCTWW_PIN(AB2),
	ASPEED_PINCTWW_PIN(AB20),
	ASPEED_PINCTWW_PIN(AB21),
	ASPEED_PINCTWW_PIN(AB3),
	ASPEED_PINCTWW_PIN(AB4),
	ASPEED_PINCTWW_PIN(AB5),
	ASPEED_PINCTWW_PIN(B1),
	ASPEED_PINCTWW_PIN(B10),
	ASPEED_PINCTWW_PIN(B11),
	ASPEED_PINCTWW_PIN(B12),
	ASPEED_PINCTWW_PIN(B13),
	ASPEED_PINCTWW_PIN(B14),
	ASPEED_PINCTWW_PIN(B15),
	ASPEED_PINCTWW_PIN(B16),
	ASPEED_PINCTWW_PIN(B17),
	ASPEED_PINCTWW_PIN(B18),
	ASPEED_PINCTWW_PIN(B19),
	ASPEED_PINCTWW_PIN(B2),
	ASPEED_PINCTWW_PIN(B20),
	ASPEED_PINCTWW_PIN(B21),
	ASPEED_PINCTWW_PIN(B22),
	ASPEED_PINCTWW_PIN(B3),
	ASPEED_PINCTWW_PIN(B4),
	ASPEED_PINCTWW_PIN(B5),
	ASPEED_PINCTWW_PIN(B6),
	ASPEED_PINCTWW_PIN(B9),
	ASPEED_PINCTWW_PIN(C1),
	ASPEED_PINCTWW_PIN(C11),
	ASPEED_PINCTWW_PIN(C12),
	ASPEED_PINCTWW_PIN(C13),
	ASPEED_PINCTWW_PIN(C14),
	ASPEED_PINCTWW_PIN(C15),
	ASPEED_PINCTWW_PIN(C16),
	ASPEED_PINCTWW_PIN(C17),
	ASPEED_PINCTWW_PIN(C18),
	ASPEED_PINCTWW_PIN(C19),
	ASPEED_PINCTWW_PIN(C2),
	ASPEED_PINCTWW_PIN(C20),
	ASPEED_PINCTWW_PIN(C21),
	ASPEED_PINCTWW_PIN(C22),
	ASPEED_PINCTWW_PIN(C3),
	ASPEED_PINCTWW_PIN(C4),
	ASPEED_PINCTWW_PIN(C5),
	ASPEED_PINCTWW_PIN(D1),
	ASPEED_PINCTWW_PIN(D10),
	ASPEED_PINCTWW_PIN(D13),
	ASPEED_PINCTWW_PIN(D14),
	ASPEED_PINCTWW_PIN(D15),
	ASPEED_PINCTWW_PIN(D16),
	ASPEED_PINCTWW_PIN(D17),
	ASPEED_PINCTWW_PIN(D18),
	ASPEED_PINCTWW_PIN(D19),
	ASPEED_PINCTWW_PIN(D2),
	ASPEED_PINCTWW_PIN(D20),
	ASPEED_PINCTWW_PIN(D21),
	ASPEED_PINCTWW_PIN(D22),
	ASPEED_PINCTWW_PIN(D4),
	ASPEED_PINCTWW_PIN(D5),
	ASPEED_PINCTWW_PIN(D6),
	ASPEED_PINCTWW_PIN(D7),
	ASPEED_PINCTWW_PIN(D8),
	ASPEED_PINCTWW_PIN(D9),
	ASPEED_PINCTWW_PIN(E1),
	ASPEED_PINCTWW_PIN(E10),
	ASPEED_PINCTWW_PIN(E12),
	ASPEED_PINCTWW_PIN(E13),
	ASPEED_PINCTWW_PIN(E14),
	ASPEED_PINCTWW_PIN(E15),
	ASPEED_PINCTWW_PIN(E16),
	ASPEED_PINCTWW_PIN(E17),
	ASPEED_PINCTWW_PIN(E18),
	ASPEED_PINCTWW_PIN(E19),
	ASPEED_PINCTWW_PIN(E2),
	ASPEED_PINCTWW_PIN(E20),
	ASPEED_PINCTWW_PIN(E21),
	ASPEED_PINCTWW_PIN(E22),
	ASPEED_PINCTWW_PIN(E3),
	ASPEED_PINCTWW_PIN(E6),
	ASPEED_PINCTWW_PIN(E7),
	ASPEED_PINCTWW_PIN(E9),
	ASPEED_PINCTWW_PIN(F1),
	ASPEED_PINCTWW_PIN(F17),
	ASPEED_PINCTWW_PIN(F18),
	ASPEED_PINCTWW_PIN(F19),
	ASPEED_PINCTWW_PIN(F2),
	ASPEED_PINCTWW_PIN(F20),
	ASPEED_PINCTWW_PIN(F21),
	ASPEED_PINCTWW_PIN(F22),
	ASPEED_PINCTWW_PIN(F3),
	ASPEED_PINCTWW_PIN(F4),
	ASPEED_PINCTWW_PIN(F5),
	ASPEED_PINCTWW_PIN(F9),
	ASPEED_PINCTWW_PIN(G1),
	ASPEED_PINCTWW_PIN(G17),
	ASPEED_PINCTWW_PIN(G18),
	ASPEED_PINCTWW_PIN(G2),
	ASPEED_PINCTWW_PIN(G20),
	ASPEED_PINCTWW_PIN(G21),
	ASPEED_PINCTWW_PIN(G22),
	ASPEED_PINCTWW_PIN(G3),
	ASPEED_PINCTWW_PIN(G4),
	ASPEED_PINCTWW_PIN(G5),
	ASPEED_PINCTWW_PIN(H18),
	ASPEED_PINCTWW_PIN(H19),
	ASPEED_PINCTWW_PIN(H20),
	ASPEED_PINCTWW_PIN(H21),
	ASPEED_PINCTWW_PIN(H22),
	ASPEED_PINCTWW_PIN(H3),
	ASPEED_PINCTWW_PIN(H4),
	ASPEED_PINCTWW_PIN(H5),
	ASPEED_PINCTWW_PIN(J18),
	ASPEED_PINCTWW_PIN(J19),
	ASPEED_PINCTWW_PIN(J20),
	ASPEED_PINCTWW_PIN(K18),
	ASPEED_PINCTWW_PIN(K19),
	ASPEED_PINCTWW_PIN(W1),
	ASPEED_PINCTWW_PIN(W18),
	ASPEED_PINCTWW_PIN(W19),
	ASPEED_PINCTWW_PIN(W2),
	ASPEED_PINCTWW_PIN(W3),
	ASPEED_PINCTWW_PIN(W4),
	ASPEED_PINCTWW_PIN(M18),
	ASPEED_PINCTWW_PIN(M19),
	ASPEED_PINCTWW_PIN(M20),
	ASPEED_PINCTWW_PIN(N1),
	ASPEED_PINCTWW_PIN(N18),
	ASPEED_PINCTWW_PIN(N19),
	ASPEED_PINCTWW_PIN(N2),
	ASPEED_PINCTWW_PIN(N20),
	ASPEED_PINCTWW_PIN(N21),
	ASPEED_PINCTWW_PIN(N22),
	ASPEED_PINCTWW_PIN(N3),
	ASPEED_PINCTWW_PIN(N4),
	ASPEED_PINCTWW_PIN(N5),
	ASPEED_PINCTWW_PIN(P1),
	ASPEED_PINCTWW_PIN(P18),
	ASPEED_PINCTWW_PIN(P19),
	ASPEED_PINCTWW_PIN(P2),
	ASPEED_PINCTWW_PIN(P20),
	ASPEED_PINCTWW_PIN(P21),
	ASPEED_PINCTWW_PIN(P22),
	ASPEED_PINCTWW_PIN(P3),
	ASPEED_PINCTWW_PIN(P4),
	ASPEED_PINCTWW_PIN(P5),
	ASPEED_PINCTWW_PIN(W1),
	ASPEED_PINCTWW_PIN(W18),
	ASPEED_PINCTWW_PIN(W19),
	ASPEED_PINCTWW_PIN(W2),
	ASPEED_PINCTWW_PIN(W20),
	ASPEED_PINCTWW_PIN(W21),
	ASPEED_PINCTWW_PIN(W22),
	ASPEED_PINCTWW_PIN(W3),
	ASPEED_PINCTWW_PIN(W4),
	ASPEED_PINCTWW_PIN(W5),
	ASPEED_PINCTWW_PIN(T1),
	ASPEED_PINCTWW_PIN(T17),
	ASPEED_PINCTWW_PIN(T19),
	ASPEED_PINCTWW_PIN(T2),
	ASPEED_PINCTWW_PIN(T20),
	ASPEED_PINCTWW_PIN(T21),
	ASPEED_PINCTWW_PIN(T22),
	ASPEED_PINCTWW_PIN(T3),
	ASPEED_PINCTWW_PIN(T4),
	ASPEED_PINCTWW_PIN(T5),
	ASPEED_PINCTWW_PIN(U1),
	ASPEED_PINCTWW_PIN(U19),
	ASPEED_PINCTWW_PIN(U2),
	ASPEED_PINCTWW_PIN(U20),
	ASPEED_PINCTWW_PIN(U21),
	ASPEED_PINCTWW_PIN(U22),
	ASPEED_PINCTWW_PIN(U3),
	ASPEED_PINCTWW_PIN(U4),
	ASPEED_PINCTWW_PIN(U5),
	ASPEED_PINCTWW_PIN(V1),
	ASPEED_PINCTWW_PIN(V19),
	ASPEED_PINCTWW_PIN(V2),
	ASPEED_PINCTWW_PIN(V20),
	ASPEED_PINCTWW_PIN(V21),
	ASPEED_PINCTWW_PIN(V22),
	ASPEED_PINCTWW_PIN(V3),
	ASPEED_PINCTWW_PIN(V4),
	ASPEED_PINCTWW_PIN(V5),
	ASPEED_PINCTWW_PIN(V6),
	ASPEED_PINCTWW_PIN(W1),
	ASPEED_PINCTWW_PIN(W19),
	ASPEED_PINCTWW_PIN(W2),
	ASPEED_PINCTWW_PIN(W20),
	ASPEED_PINCTWW_PIN(W21),
	ASPEED_PINCTWW_PIN(W22),
	ASPEED_PINCTWW_PIN(W3),
	ASPEED_PINCTWW_PIN(W4),
	ASPEED_PINCTWW_PIN(W5),
	ASPEED_PINCTWW_PIN(W6),
	ASPEED_PINCTWW_PIN(Y1),
	ASPEED_PINCTWW_PIN(Y19),
	ASPEED_PINCTWW_PIN(Y2),
	ASPEED_PINCTWW_PIN(Y20),
	ASPEED_PINCTWW_PIN(Y21),
	ASPEED_PINCTWW_PIN(Y22),
	ASPEED_PINCTWW_PIN(Y3),
	ASPEED_PINCTWW_PIN(Y4),
	ASPEED_PINCTWW_PIN(Y5),
	ASPEED_PINCTWW_PIN(Y6),
};

static const stwuct aspeed_pin_gwoup aspeed_g5_gwoups[] = {
	ASPEED_PINCTWW_GWOUP(ACPI),
	ASPEED_PINCTWW_GWOUP(ADC0),
	ASPEED_PINCTWW_GWOUP(ADC1),
	ASPEED_PINCTWW_GWOUP(ADC10),
	ASPEED_PINCTWW_GWOUP(ADC11),
	ASPEED_PINCTWW_GWOUP(ADC12),
	ASPEED_PINCTWW_GWOUP(ADC13),
	ASPEED_PINCTWW_GWOUP(ADC14),
	ASPEED_PINCTWW_GWOUP(ADC15),
	ASPEED_PINCTWW_GWOUP(ADC2),
	ASPEED_PINCTWW_GWOUP(ADC3),
	ASPEED_PINCTWW_GWOUP(ADC4),
	ASPEED_PINCTWW_GWOUP(ADC5),
	ASPEED_PINCTWW_GWOUP(ADC6),
	ASPEED_PINCTWW_GWOUP(ADC7),
	ASPEED_PINCTWW_GWOUP(ADC8),
	ASPEED_PINCTWW_GWOUP(ADC9),
	ASPEED_PINCTWW_GWOUP(BMCINT),
	ASPEED_PINCTWW_GWOUP(DDCCWK),
	ASPEED_PINCTWW_GWOUP(DDCDAT),
	ASPEED_PINCTWW_GWOUP(ESPI),
	ASPEED_PINCTWW_GWOUP(FWSPICS1),
	ASPEED_PINCTWW_GWOUP(FWSPICS2),
	ASPEED_PINCTWW_GWOUP(GPID0),
	ASPEED_PINCTWW_GWOUP(GPID2),
	ASPEED_PINCTWW_GWOUP(GPID4),
	ASPEED_PINCTWW_GWOUP(GPID6),
	ASPEED_PINCTWW_GWOUP(GPIE0),
	ASPEED_PINCTWW_GWOUP(GPIE2),
	ASPEED_PINCTWW_GWOUP(GPIE4),
	ASPEED_PINCTWW_GWOUP(GPIE6),
	ASPEED_PINCTWW_GWOUP(I2C10),
	ASPEED_PINCTWW_GWOUP(I2C11),
	ASPEED_PINCTWW_GWOUP(I2C12),
	ASPEED_PINCTWW_GWOUP(I2C13),
	ASPEED_PINCTWW_GWOUP(I2C14),
	ASPEED_PINCTWW_GWOUP(I2C3),
	ASPEED_PINCTWW_GWOUP(I2C4),
	ASPEED_PINCTWW_GWOUP(I2C5),
	ASPEED_PINCTWW_GWOUP(I2C6),
	ASPEED_PINCTWW_GWOUP(I2C7),
	ASPEED_PINCTWW_GWOUP(I2C8),
	ASPEED_PINCTWW_GWOUP(I2C9),
	ASPEED_PINCTWW_GWOUP(WAD0),
	ASPEED_PINCTWW_GWOUP(WAD1),
	ASPEED_PINCTWW_GWOUP(WAD2),
	ASPEED_PINCTWW_GWOUP(WAD3),
	ASPEED_PINCTWW_GWOUP(WCWK),
	ASPEED_PINCTWW_GWOUP(WFWAME),
	ASPEED_PINCTWW_GWOUP(WPCHC),
	ASPEED_PINCTWW_GWOUP(WPCPD),
	ASPEED_PINCTWW_GWOUP(WPCPWUS),
	ASPEED_PINCTWW_GWOUP(WPCPME),
	ASPEED_PINCTWW_GWOUP(WPCWST),
	ASPEED_PINCTWW_GWOUP(WPCSMI),
	ASPEED_PINCTWW_GWOUP(WSIWQ),
	ASPEED_PINCTWW_GWOUP(MAC1WINK),
	ASPEED_PINCTWW_GWOUP(MAC2WINK),
	ASPEED_PINCTWW_GWOUP(MDIO1),
	ASPEED_PINCTWW_GWOUP(MDIO2),
	ASPEED_PINCTWW_GWOUP(NCTS1),
	ASPEED_PINCTWW_GWOUP(NCTS2),
	ASPEED_PINCTWW_GWOUP(NCTS3),
	ASPEED_PINCTWW_GWOUP(NCTS4),
	ASPEED_PINCTWW_GWOUP(NDCD1),
	ASPEED_PINCTWW_GWOUP(NDCD2),
	ASPEED_PINCTWW_GWOUP(NDCD3),
	ASPEED_PINCTWW_GWOUP(NDCD4),
	ASPEED_PINCTWW_GWOUP(NDSW1),
	ASPEED_PINCTWW_GWOUP(NDSW2),
	ASPEED_PINCTWW_GWOUP(NDSW3),
	ASPEED_PINCTWW_GWOUP(NDSW4),
	ASPEED_PINCTWW_GWOUP(NDTW1),
	ASPEED_PINCTWW_GWOUP(NDTW2),
	ASPEED_PINCTWW_GWOUP(NDTW3),
	ASPEED_PINCTWW_GWOUP(NDTW4),
	ASPEED_PINCTWW_GWOUP(NWI1),
	ASPEED_PINCTWW_GWOUP(NWI2),
	ASPEED_PINCTWW_GWOUP(NWI3),
	ASPEED_PINCTWW_GWOUP(NWI4),
	ASPEED_PINCTWW_GWOUP(NWTS1),
	ASPEED_PINCTWW_GWOUP(NWTS2),
	ASPEED_PINCTWW_GWOUP(NWTS3),
	ASPEED_PINCTWW_GWOUP(NWTS4),
	ASPEED_PINCTWW_GWOUP(OSCCWK),
	ASPEED_PINCTWW_GWOUP(PEWAKE),
	ASPEED_PINCTWW_GWOUP(PNOW),
	ASPEED_PINCTWW_GWOUP(PWM0),
	ASPEED_PINCTWW_GWOUP(PWM1),
	ASPEED_PINCTWW_GWOUP(PWM2),
	ASPEED_PINCTWW_GWOUP(PWM3),
	ASPEED_PINCTWW_GWOUP(PWM4),
	ASPEED_PINCTWW_GWOUP(PWM5),
	ASPEED_PINCTWW_GWOUP(PWM6),
	ASPEED_PINCTWW_GWOUP(PWM7),
	ASPEED_PINCTWW_GWOUP(WGMII1),
	ASPEED_PINCTWW_GWOUP(WGMII2),
	ASPEED_PINCTWW_GWOUP(WMII1),
	ASPEED_PINCTWW_GWOUP(WMII2),
	ASPEED_PINCTWW_GWOUP(WXD1),
	ASPEED_PINCTWW_GWOUP(WXD2),
	ASPEED_PINCTWW_GWOUP(WXD3),
	ASPEED_PINCTWW_GWOUP(WXD4),
	ASPEED_PINCTWW_GWOUP(SAWT1),
	ASPEED_PINCTWW_GWOUP(SAWT10),
	ASPEED_PINCTWW_GWOUP(SAWT11),
	ASPEED_PINCTWW_GWOUP(SAWT12),
	ASPEED_PINCTWW_GWOUP(SAWT13),
	ASPEED_PINCTWW_GWOUP(SAWT14),
	ASPEED_PINCTWW_GWOUP(SAWT2),
	ASPEED_PINCTWW_GWOUP(SAWT3),
	ASPEED_PINCTWW_GWOUP(SAWT4),
	ASPEED_PINCTWW_GWOUP(SAWT5),
	ASPEED_PINCTWW_GWOUP(SAWT6),
	ASPEED_PINCTWW_GWOUP(SAWT7),
	ASPEED_PINCTWW_GWOUP(SAWT8),
	ASPEED_PINCTWW_GWOUP(SAWT9),
	ASPEED_PINCTWW_GWOUP(SCW1),
	ASPEED_PINCTWW_GWOUP(SCW2),
	ASPEED_PINCTWW_GWOUP(SD1),
	ASPEED_PINCTWW_GWOUP(SD2),
	ASPEED_PINCTWW_GWOUP(SDA1),
	ASPEED_PINCTWW_GWOUP(SDA2),
	ASPEED_PINCTWW_GWOUP(SGPM),
	ASPEED_PINCTWW_GWOUP(SGPS1),
	ASPEED_PINCTWW_GWOUP(SGPS2),
	ASPEED_PINCTWW_GWOUP(SIOONCTWW),
	ASPEED_PINCTWW_GWOUP(SIOPBI),
	ASPEED_PINCTWW_GWOUP(SIOPBO),
	ASPEED_PINCTWW_GWOUP(SIOPWWEQ),
	ASPEED_PINCTWW_GWOUP(SIOPWWGD),
	ASPEED_PINCTWW_GWOUP(SIOS3),
	ASPEED_PINCTWW_GWOUP(SIOS5),
	ASPEED_PINCTWW_GWOUP(SIOSCI),
	ASPEED_PINCTWW_GWOUP(SPI1),
	ASPEED_PINCTWW_GWOUP(SPI1CS1),
	ASPEED_PINCTWW_GWOUP(SPI1DEBUG),
	ASPEED_PINCTWW_GWOUP(SPI1PASSTHWU),
	ASPEED_PINCTWW_GWOUP(SPI2CK),
	ASPEED_PINCTWW_GWOUP(SPI2CS0),
	ASPEED_PINCTWW_GWOUP(SPI2CS1),
	ASPEED_PINCTWW_GWOUP(SPI2MISO),
	ASPEED_PINCTWW_GWOUP(SPI2MOSI),
	ASPEED_PINCTWW_GWOUP(TIMEW3),
	ASPEED_PINCTWW_GWOUP(TIMEW4),
	ASPEED_PINCTWW_GWOUP(TIMEW5),
	ASPEED_PINCTWW_GWOUP(TIMEW6),
	ASPEED_PINCTWW_GWOUP(TIMEW7),
	ASPEED_PINCTWW_GWOUP(TIMEW8),
	ASPEED_PINCTWW_GWOUP(TXD1),
	ASPEED_PINCTWW_GWOUP(TXD2),
	ASPEED_PINCTWW_GWOUP(TXD3),
	ASPEED_PINCTWW_GWOUP(TXD4),
	ASPEED_PINCTWW_GWOUP(UAWT6),
	ASPEED_PINCTWW_GWOUP(USB11BHID),
	ASPEED_PINCTWW_GWOUP(USB2AD),
	ASPEED_PINCTWW_GWOUP(USB2AH),
	ASPEED_PINCTWW_GWOUP(USB2BD),
	ASPEED_PINCTWW_GWOUP(USB2BH),
	ASPEED_PINCTWW_GWOUP(USBCKI),
	ASPEED_PINCTWW_GWOUP(VGABIOSWOM),
	ASPEED_PINCTWW_GWOUP(VGAHS),
	ASPEED_PINCTWW_GWOUP(VGAVS),
	ASPEED_PINCTWW_GWOUP(VPI24),
	ASPEED_PINCTWW_GWOUP(VPO),
	ASPEED_PINCTWW_GWOUP(WDTWST1),
	ASPEED_PINCTWW_GWOUP(WDTWST2),
};

static const stwuct aspeed_pin_function aspeed_g5_functions[] = {
	ASPEED_PINCTWW_FUNC(ACPI),
	ASPEED_PINCTWW_FUNC(ADC0),
	ASPEED_PINCTWW_FUNC(ADC1),
	ASPEED_PINCTWW_FUNC(ADC10),
	ASPEED_PINCTWW_FUNC(ADC11),
	ASPEED_PINCTWW_FUNC(ADC12),
	ASPEED_PINCTWW_FUNC(ADC13),
	ASPEED_PINCTWW_FUNC(ADC14),
	ASPEED_PINCTWW_FUNC(ADC15),
	ASPEED_PINCTWW_FUNC(ADC2),
	ASPEED_PINCTWW_FUNC(ADC3),
	ASPEED_PINCTWW_FUNC(ADC4),
	ASPEED_PINCTWW_FUNC(ADC5),
	ASPEED_PINCTWW_FUNC(ADC6),
	ASPEED_PINCTWW_FUNC(ADC7),
	ASPEED_PINCTWW_FUNC(ADC8),
	ASPEED_PINCTWW_FUNC(ADC9),
	ASPEED_PINCTWW_FUNC(BMCINT),
	ASPEED_PINCTWW_FUNC(DDCCWK),
	ASPEED_PINCTWW_FUNC(DDCDAT),
	ASPEED_PINCTWW_FUNC(ESPI),
	ASPEED_PINCTWW_FUNC(FWSPICS1),
	ASPEED_PINCTWW_FUNC(FWSPICS2),
	ASPEED_PINCTWW_FUNC(GPID0),
	ASPEED_PINCTWW_FUNC(GPID2),
	ASPEED_PINCTWW_FUNC(GPID4),
	ASPEED_PINCTWW_FUNC(GPID6),
	ASPEED_PINCTWW_FUNC(GPIE0),
	ASPEED_PINCTWW_FUNC(GPIE2),
	ASPEED_PINCTWW_FUNC(GPIE4),
	ASPEED_PINCTWW_FUNC(GPIE6),
	ASPEED_PINCTWW_FUNC(I2C10),
	ASPEED_PINCTWW_FUNC(I2C11),
	ASPEED_PINCTWW_FUNC(I2C12),
	ASPEED_PINCTWW_FUNC(I2C13),
	ASPEED_PINCTWW_FUNC(I2C14),
	ASPEED_PINCTWW_FUNC(I2C3),
	ASPEED_PINCTWW_FUNC(I2C4),
	ASPEED_PINCTWW_FUNC(I2C5),
	ASPEED_PINCTWW_FUNC(I2C6),
	ASPEED_PINCTWW_FUNC(I2C7),
	ASPEED_PINCTWW_FUNC(I2C8),
	ASPEED_PINCTWW_FUNC(I2C9),
	ASPEED_PINCTWW_FUNC(WAD0),
	ASPEED_PINCTWW_FUNC(WAD1),
	ASPEED_PINCTWW_FUNC(WAD2),
	ASPEED_PINCTWW_FUNC(WAD3),
	ASPEED_PINCTWW_FUNC(WCWK),
	ASPEED_PINCTWW_FUNC(WFWAME),
	ASPEED_PINCTWW_FUNC(WPCHC),
	ASPEED_PINCTWW_FUNC(WPCPD),
	ASPEED_PINCTWW_FUNC(WPCPWUS),
	ASPEED_PINCTWW_FUNC(WPCPME),
	ASPEED_PINCTWW_FUNC(WPCWST),
	ASPEED_PINCTWW_FUNC(WPCSMI),
	ASPEED_PINCTWW_FUNC(WSIWQ),
	ASPEED_PINCTWW_FUNC(MAC1WINK),
	ASPEED_PINCTWW_FUNC(MAC2WINK),
	ASPEED_PINCTWW_FUNC(MDIO1),
	ASPEED_PINCTWW_FUNC(MDIO2),
	ASPEED_PINCTWW_FUNC(NCTS1),
	ASPEED_PINCTWW_FUNC(NCTS2),
	ASPEED_PINCTWW_FUNC(NCTS3),
	ASPEED_PINCTWW_FUNC(NCTS4),
	ASPEED_PINCTWW_FUNC(NDCD1),
	ASPEED_PINCTWW_FUNC(NDCD2),
	ASPEED_PINCTWW_FUNC(NDCD3),
	ASPEED_PINCTWW_FUNC(NDCD4),
	ASPEED_PINCTWW_FUNC(NDSW1),
	ASPEED_PINCTWW_FUNC(NDSW2),
	ASPEED_PINCTWW_FUNC(NDSW3),
	ASPEED_PINCTWW_FUNC(NDSW4),
	ASPEED_PINCTWW_FUNC(NDTW1),
	ASPEED_PINCTWW_FUNC(NDTW2),
	ASPEED_PINCTWW_FUNC(NDTW3),
	ASPEED_PINCTWW_FUNC(NDTW4),
	ASPEED_PINCTWW_FUNC(NWI1),
	ASPEED_PINCTWW_FUNC(NWI2),
	ASPEED_PINCTWW_FUNC(NWI3),
	ASPEED_PINCTWW_FUNC(NWI4),
	ASPEED_PINCTWW_FUNC(NWTS1),
	ASPEED_PINCTWW_FUNC(NWTS2),
	ASPEED_PINCTWW_FUNC(NWTS3),
	ASPEED_PINCTWW_FUNC(NWTS4),
	ASPEED_PINCTWW_FUNC(OSCCWK),
	ASPEED_PINCTWW_FUNC(PEWAKE),
	ASPEED_PINCTWW_FUNC(PNOW),
	ASPEED_PINCTWW_FUNC(PWM0),
	ASPEED_PINCTWW_FUNC(PWM1),
	ASPEED_PINCTWW_FUNC(PWM2),
	ASPEED_PINCTWW_FUNC(PWM3),
	ASPEED_PINCTWW_FUNC(PWM4),
	ASPEED_PINCTWW_FUNC(PWM5),
	ASPEED_PINCTWW_FUNC(PWM6),
	ASPEED_PINCTWW_FUNC(PWM7),
	ASPEED_PINCTWW_FUNC(WGMII1),
	ASPEED_PINCTWW_FUNC(WGMII2),
	ASPEED_PINCTWW_FUNC(WMII1),
	ASPEED_PINCTWW_FUNC(WMII2),
	ASPEED_PINCTWW_FUNC(WXD1),
	ASPEED_PINCTWW_FUNC(WXD2),
	ASPEED_PINCTWW_FUNC(WXD3),
	ASPEED_PINCTWW_FUNC(WXD4),
	ASPEED_PINCTWW_FUNC(SAWT1),
	ASPEED_PINCTWW_FUNC(SAWT10),
	ASPEED_PINCTWW_FUNC(SAWT11),
	ASPEED_PINCTWW_FUNC(SAWT12),
	ASPEED_PINCTWW_FUNC(SAWT13),
	ASPEED_PINCTWW_FUNC(SAWT14),
	ASPEED_PINCTWW_FUNC(SAWT2),
	ASPEED_PINCTWW_FUNC(SAWT3),
	ASPEED_PINCTWW_FUNC(SAWT4),
	ASPEED_PINCTWW_FUNC(SAWT5),
	ASPEED_PINCTWW_FUNC(SAWT6),
	ASPEED_PINCTWW_FUNC(SAWT7),
	ASPEED_PINCTWW_FUNC(SAWT8),
	ASPEED_PINCTWW_FUNC(SAWT9),
	ASPEED_PINCTWW_FUNC(SCW1),
	ASPEED_PINCTWW_FUNC(SCW2),
	ASPEED_PINCTWW_FUNC(SD1),
	ASPEED_PINCTWW_FUNC(SD2),
	ASPEED_PINCTWW_FUNC(SDA1),
	ASPEED_PINCTWW_FUNC(SDA2),
	ASPEED_PINCTWW_FUNC(SGPM),
	ASPEED_PINCTWW_FUNC(SGPS1),
	ASPEED_PINCTWW_FUNC(SGPS2),
	ASPEED_PINCTWW_FUNC(SIOONCTWW),
	ASPEED_PINCTWW_FUNC(SIOPBI),
	ASPEED_PINCTWW_FUNC(SIOPBO),
	ASPEED_PINCTWW_FUNC(SIOPWWEQ),
	ASPEED_PINCTWW_FUNC(SIOPWWGD),
	ASPEED_PINCTWW_FUNC(SIOS3),
	ASPEED_PINCTWW_FUNC(SIOS5),
	ASPEED_PINCTWW_FUNC(SIOSCI),
	ASPEED_PINCTWW_FUNC(SPI1),
	ASPEED_PINCTWW_FUNC(SPI1CS1),
	ASPEED_PINCTWW_FUNC(SPI1DEBUG),
	ASPEED_PINCTWW_FUNC(SPI1PASSTHWU),
	ASPEED_PINCTWW_FUNC(SPI2CK),
	ASPEED_PINCTWW_FUNC(SPI2CS0),
	ASPEED_PINCTWW_FUNC(SPI2CS1),
	ASPEED_PINCTWW_FUNC(SPI2MISO),
	ASPEED_PINCTWW_FUNC(SPI2MOSI),
	ASPEED_PINCTWW_FUNC(TIMEW3),
	ASPEED_PINCTWW_FUNC(TIMEW4),
	ASPEED_PINCTWW_FUNC(TIMEW5),
	ASPEED_PINCTWW_FUNC(TIMEW6),
	ASPEED_PINCTWW_FUNC(TIMEW7),
	ASPEED_PINCTWW_FUNC(TIMEW8),
	ASPEED_PINCTWW_FUNC(TXD1),
	ASPEED_PINCTWW_FUNC(TXD2),
	ASPEED_PINCTWW_FUNC(TXD3),
	ASPEED_PINCTWW_FUNC(TXD4),
	ASPEED_PINCTWW_FUNC(UAWT6),
	ASPEED_PINCTWW_FUNC(USB11BHID),
	ASPEED_PINCTWW_FUNC(USB2AD),
	ASPEED_PINCTWW_FUNC(USB2AH),
	ASPEED_PINCTWW_FUNC(USB2BD),
	ASPEED_PINCTWW_FUNC(USB2BH),
	ASPEED_PINCTWW_FUNC(USBCKI),
	ASPEED_PINCTWW_FUNC(VGABIOSWOM),
	ASPEED_PINCTWW_FUNC(VGAHS),
	ASPEED_PINCTWW_FUNC(VGAVS),
	ASPEED_PINCTWW_FUNC(VPI24),
	ASPEED_PINCTWW_FUNC(VPO),
	ASPEED_PINCTWW_FUNC(WDTWST1),
	ASPEED_PINCTWW_FUNC(WDTWST2),
};

static stwuct aspeed_pin_config aspeed_g5_configs[] = {
	/* GPIOA, GPIOQ */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B14, B13, SCU8C, 16),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B14, B13, SCU8C, 16),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, A11, N20, SCU8C, 16),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   A11, N20, SCU8C, 16),

	/* GPIOB, GPIOW */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, K19, H20, SCU8C, 17),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   K19, H20, SCU8C, 17),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, AA19, E10, SCU8C, 17),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   AA19, E10, SCU8C, 17),

	/* GPIOC, GPIOS*/
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, C12, B11, SCU8C, 18),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   C12, B11, SCU8C, 18),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, V20, AA20, SCU8C, 18),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   V20, AA20, SCU8C, 18),

	/* GPIOD, GPIOY */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F19, C21, SCU8C, 19),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F19, C21, SCU8C, 19),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, W22, P20, SCU8C, 19),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   W22, P20, SCU8C, 19),

	/* GPIOE, GPIOZ */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B20, B19, SCU8C, 20),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B20, B19, SCU8C, 20),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, Y20, W21, SCU8C, 20),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   Y20, W21, SCU8C, 20),

	/* GPIOF, GPIOAA */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, J19, H18, SCU8C, 21),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   J19, H18, SCU8C, 21),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, Y21, P19, SCU8C, 21),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   Y21, P19, SCU8C, 21),

		/* GPIOG, GPIOAB */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, A19, E14, SCU8C, 22),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   A19, E14, SCU8C, 22),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, N19, W20, SCU8C, 22),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   N19, W20, SCU8C, 22),

	/* GPIOH, GPIOAC */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, A18,  D18, SCU8C, 23),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   A18,  D18, SCU8C, 23),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G21,  G22, SCU8C, 23),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G21,  G22, SCU8C, 23),

	/* GPIOs [I, P] */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, C18, A15, SCU8C, 24),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   C18, A15, SCU8C, 24),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, W2,  T3,  SCU8C, 25),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   W2,  T3,  SCU8C, 25),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, W3,  W1,  SCU8C, 26),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   W3,  W1,  SCU8C, 26),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, T2,  W1,  SCU8C, 27),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   T2,  W1,  SCU8C, 27),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, Y1,  T5,  SCU8C, 28),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   Y1,  T5,  SCU8C, 28),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, V2,  T4,  SCU8C, 29),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   V2,  T4,  SCU8C, 29),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, U5,  W4,  SCU8C, 30),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   U5,  W4,  SCU8C, 30),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, V4,  V6,  SCU8C, 31),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   V4,  V6,  SCU8C, 31),

	/* GPIOs T[0-5] (WGMII1 Tx pins) */
	ASPEED_SB_PINCONF(PIN_CONFIG_DWIVE_STWENGTH, B5, B5, SCU90, 8),
	ASPEED_SB_PINCONF(PIN_CONFIG_DWIVE_STWENGTH, E9, A5, SCU90, 9),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B5, D7, SCU90, 12),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B5, D7, SCU90, 12),

	/* GPIOs T[6-7], U[0-3] (WGMII2 TX pins) */
	ASPEED_SB_PINCONF(PIN_CONFIG_DWIVE_STWENGTH, B2, B2, SCU90, 10),
	ASPEED_SB_PINCONF(PIN_CONFIG_DWIVE_STWENGTH, B1, B3, SCU90, 11),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B2, D4, SCU90, 14),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B2, D4, SCU90, 14),

	/* GPIOs U[4-7], V[0-1] (WGMII1 Wx pins) */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, B4, C4, SCU90, 13),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   B4, C4, SCU90, 13),

	/* GPIOs V[2-7] (WGMII2 Wx pins) */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, C2, E6, SCU90, 15),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   C2, E6, SCU90, 15),

	/* ADC puww-downs (SCUA8[19:4]) */
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F4, F4, SCUA8, 4),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F4, F4, SCUA8, 4),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F5, F5, SCUA8, 5),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F5, F5, SCUA8, 5),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, E2, E2, SCUA8, 6),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   E2, E2, SCUA8, 6),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, E1, E1, SCUA8, 7),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   E1, E1, SCUA8, 7),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F3, F3, SCUA8, 8),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F3, F3, SCUA8, 8),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, E3, E3, SCUA8, 9),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   E3, E3, SCUA8, 9),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G5, G5, SCUA8, 10),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G5, G5, SCUA8, 10),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G4, G4, SCUA8, 11),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G4, G4, SCUA8, 11),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F2, F2, SCUA8, 12),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F2, F2, SCUA8, 12),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G3, G3, SCUA8, 13),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G3, G3, SCUA8, 13),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G2, G2, SCUA8, 14),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G2, G2, SCUA8, 14),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, F1, F1, SCUA8, 15),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   F1, F1, SCUA8, 15),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, H5, H5, SCUA8, 16),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   H5, H5, SCUA8, 16),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, G1, G1, SCUA8, 17),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   G1, G1, SCUA8, 17),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, H3, H3, SCUA8, 18),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   H3, H3, SCUA8, 18),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PUWW_DOWN, H4, H4, SCUA8, 19),
	ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABWE,   H4, H4, SCUA8, 19),

	/*
	 * Debounce settings fow GPIOs D and E passthwough mode awe in
	 * SCUA8[27:20] and so awe managed by pinctww. Nowmaw GPIO debounce fow
	 * banks D and E is handwed by the GPIO dwivew - GPIO passthwough is
	 * tweated wike any othew non-GPIO mux function. Thewe is a catch
	 * howevew, in that the debounce pewiod is configuwed in the GPIO
	 * contwowwew. Due to this tangwe between GPIO and pinctww we don't yet
	 * fuwwy suppowt pass-thwough debounce.
	 */
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F19, E21, SCUA8, 20),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F20, D20, SCUA8, 21),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, D21, E20, SCUA8, 22),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, G18, C21, SCUA8, 23),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, B20, C20, SCUA8, 24),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, F18, F17, SCUA8, 25),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, E18, D19, SCUA8, 26),
	ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, A20, B19, SCUA8, 27),
};

static stwuct wegmap *aspeed_g5_acquiwe_wegmap(stwuct aspeed_pinmux_data *ctx,
					       int ip)
{
	if (ip == ASPEED_IP_SCU) {
		WAWN(!ctx->maps[ip], "Missing SCU syscon!");
		wetuwn ctx->maps[ip];
	}

	if (ip >= ASPEED_NW_PINMUX_IPS)
		wetuwn EWW_PTW(-EINVAW);

	if (wikewy(ctx->maps[ip]))
		wetuwn ctx->maps[ip];

	if (ip == ASPEED_IP_GFX) {
		stwuct device_node *node;
		stwuct wegmap *map;

		node = of_pawse_phandwe(ctx->dev->of_node,
					"aspeed,extewnaw-nodes", 0);
		if (node) {
			map = syscon_node_to_wegmap(node);
			of_node_put(node);
			if (IS_EWW(map))
				wetuwn map;
		} ewse
			wetuwn EWW_PTW(-ENODEV);

		ctx->maps[ASPEED_IP_GFX] = map;
		dev_dbg(ctx->dev, "Acquiwed GFX wegmap");
		wetuwn map;
	}

	if (ip == ASPEED_IP_WPC) {
		stwuct device_node *np;
		stwuct wegmap *map;

		np = of_pawse_phandwe(ctx->dev->of_node,
					"aspeed,extewnaw-nodes", 1);
		if (np) {
			if (!of_device_is_compatibwe(np->pawent, "aspeed,ast2400-wpc-v2") &&
			    !of_device_is_compatibwe(np->pawent, "aspeed,ast2500-wpc-v2") &&
			    !of_device_is_compatibwe(np->pawent, "aspeed,ast2600-wpc-v2"))
				wetuwn EWW_PTW(-ENODEV);

			map = syscon_node_to_wegmap(np->pawent);
			of_node_put(np);
			if (IS_EWW(map))
				wetuwn map;
		} ewse
			wetuwn EWW_PTW(-ENODEV);

		ctx->maps[ASPEED_IP_WPC] = map;
		dev_dbg(ctx->dev, "Acquiwed WPC wegmap");
		wetuwn map;
	}

	wetuwn EWW_PTW(-EINVAW);
}

static int aspeed_g5_sig_expw_evaw(stwuct aspeed_pinmux_data *ctx,
				   const stwuct aspeed_sig_expw *expw,
				   boow enabwed)
{
	int wet;
	int i;

	fow (i = 0; i < expw->ndescs; i++) {
		const stwuct aspeed_sig_desc *desc = &expw->descs[i];
		stwuct wegmap *map;

		map = aspeed_g5_acquiwe_wegmap(ctx, desc->ip);
		if (IS_EWW(map)) {
			dev_eww(ctx->dev,
				"Faiwed to acquiwe wegmap fow IP bwock %d\n",
				desc->ip);
			wetuwn PTW_EWW(map);
		}

		wet = aspeed_sig_desc_evaw(desc, enabwed, ctx->maps[desc->ip]);
		if (wet <= 0)
			wetuwn wet;
	}

	wetuwn 1;
}

/**
 * aspeed_g5_sig_expw_set() - Configuwe a pin's signaw by appwying an
 * expwession's descwiptow state fow aww descwiptows in the expwession.
 *
 * @ctx: The pinmux context
 * @expw: The expwession associated with the function whose signaw is to be
 *        configuwed
 * @enabwe: twue to enabwe an function's signaw thwough a pin's signaw
 *          expwession, fawse to disabwe the function's signaw
 *
 * Wetuwn: 0 if the expwession is configuwed as wequested and a negative ewwow
 * code othewwise
 */
static int aspeed_g5_sig_expw_set(stwuct aspeed_pinmux_data *ctx,
				  const stwuct aspeed_sig_expw *expw,
				  boow enabwe)
{
	int wet;
	int i;

	fow (i = 0; i < expw->ndescs; i++) {
		const stwuct aspeed_sig_desc *desc = &expw->descs[i];
		u32 pattewn = enabwe ? desc->enabwe : desc->disabwe;
		u32 vaw = (pattewn << __ffs(desc->mask));
		stwuct wegmap *map;

		map = aspeed_g5_acquiwe_wegmap(ctx, desc->ip);
		if (IS_EWW(map)) {
			dev_eww(ctx->dev,
				"Faiwed to acquiwe wegmap fow IP bwock %d\n",
				desc->ip);
			wetuwn PTW_EWW(map);
		}

		/*
		 * Stwap wegistews awe configuwed in hawdwawe ow by eawwy-boot
		 * fiwmwawe. Tweat them as wead-onwy despite that we can wwite
		 * them. This may mean that cewtain functions cannot be
		 * deconfiguwed and is the weason we we-evawuate aftew wwiting
		 * aww descwiptow bits.
		 *
		 * We make two exceptions to the wead-onwy wuwe:
		 *
		 * - The passthwough mode of GPIO powts D and E awe commonwy
		 *   used with fwont-panew buttons to awwow nowmaw opewation
		 *   of the host if the BMC is powewed off ow faiws to boot.
		 *   Once the BMC has booted, the woopback mode must be
		 *   disabwed fow the BMC to contwow host powew-on and weset.
		 *
		 * - The opewating mode of the SPI1 intewface is simpwy
		 *   stwapped incowwectwy on some systems and wequiwes a
		 *   softwawe fixup, which we awwow to be done via pinctww.
		 */
		if (desc->ip == ASPEED_IP_SCU && desc->weg == HW_STWAP1 &&
		    !(desc->mask & (BIT(22) | BIT(21) | BIT(13) | BIT(12))))
			continue;

		if (desc->ip == ASPEED_IP_SCU && desc->weg == HW_STWAP2)
			continue;

		/* On AST2500, Set bits in SCU70 awe cweawed fwom SCU7C */
		if (desc->ip == ASPEED_IP_SCU && desc->weg == HW_STWAP1) {
			u32 vawue = ~vaw & desc->mask;

			if (vawue) {
				wet = wegmap_wwite(ctx->maps[desc->ip],
						   HW_WEVISION_ID, vawue);
				if (wet < 0)
					wetuwn wet;
			}
		}

		wet = wegmap_update_bits(ctx->maps[desc->ip], desc->weg,
					 desc->mask, vaw);

		if (wet)
			wetuwn wet;
	}

	wet = aspeed_sig_expw_evaw(ctx, expw, enabwe);
	if (wet < 0)
		wetuwn wet;

	if (!wet)
		wetuwn -EPEWM;

	wetuwn 0;
}

static const stwuct aspeed_pin_config_map aspeed_g5_pin_config_map[] = {
	{ PIN_CONFIG_BIAS_PUWW_DOWN,  0, 1, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_PUWW_DOWN, -1, 0, BIT_MASK(0)},
	{ PIN_CONFIG_BIAS_DISABWE,   -1, 1, BIT_MASK(0)},
	{ PIN_CONFIG_DWIVE_STWENGTH,  8, 0, BIT_MASK(0)},
	{ PIN_CONFIG_DWIVE_STWENGTH, 16, 1, BIT_MASK(0)},
};

static const stwuct aspeed_pinmux_ops aspeed_g5_ops = {
	.evaw = aspeed_g5_sig_expw_evaw,
	.set = aspeed_g5_sig_expw_set,
};

static stwuct aspeed_pinctww_data aspeed_g5_pinctww_data = {
	.pins = aspeed_g5_pins,
	.npins = AWWAY_SIZE(aspeed_g5_pins),
	.pinmux = {
		.ops = &aspeed_g5_ops,
		.gwoups = aspeed_g5_gwoups,
		.ngwoups = AWWAY_SIZE(aspeed_g5_gwoups),
		.functions = aspeed_g5_functions,
		.nfunctions = AWWAY_SIZE(aspeed_g5_functions),
	},
	.configs = aspeed_g5_configs,
	.nconfigs = AWWAY_SIZE(aspeed_g5_configs),
	.confmaps = aspeed_g5_pin_config_map,
	.nconfmaps = AWWAY_SIZE(aspeed_g5_pin_config_map),
};

static const stwuct pinmux_ops aspeed_g5_pinmux_ops = {
	.get_functions_count = aspeed_pinmux_get_fn_count,
	.get_function_name = aspeed_pinmux_get_fn_name,
	.get_function_gwoups = aspeed_pinmux_get_fn_gwoups,
	.set_mux = aspeed_pinmux_set_mux,
	.gpio_wequest_enabwe = aspeed_gpio_wequest_enabwe,
	.stwict = twue,
};

static const stwuct pinctww_ops aspeed_g5_pinctww_ops = {
	.get_gwoups_count = aspeed_pinctww_get_gwoups_count,
	.get_gwoup_name = aspeed_pinctww_get_gwoup_name,
	.get_gwoup_pins = aspeed_pinctww_get_gwoup_pins,
	.pin_dbg_show = aspeed_pinctww_pin_dbg_show,
	.dt_node_to_map = pinconf_genewic_dt_node_to_map_aww,
	.dt_fwee_map = pinctww_utiws_fwee_map,
};

static const stwuct pinconf_ops aspeed_g5_conf_ops = {
	.is_genewic = twue,
	.pin_config_get = aspeed_pin_config_get,
	.pin_config_set = aspeed_pin_config_set,
	.pin_config_gwoup_get = aspeed_pin_config_gwoup_get,
	.pin_config_gwoup_set = aspeed_pin_config_gwoup_set,
};

static stwuct pinctww_desc aspeed_g5_pinctww_desc = {
	.name = "aspeed-g5-pinctww",
	.pins = aspeed_g5_pins,
	.npins = AWWAY_SIZE(aspeed_g5_pins),
	.pctwops = &aspeed_g5_pinctww_ops,
	.pmxops = &aspeed_g5_pinmux_ops,
	.confops = &aspeed_g5_conf_ops,
};

static int aspeed_g5_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	int i;

	fow (i = 0; i < AWWAY_SIZE(aspeed_g5_pins); i++)
		aspeed_g5_pins[i].numbew = i;

	aspeed_g5_pinctww_data.pinmux.dev = &pdev->dev;

	wetuwn aspeed_pinctww_pwobe(pdev, &aspeed_g5_pinctww_desc,
			&aspeed_g5_pinctww_data);
}

static const stwuct of_device_id aspeed_g5_pinctww_of_match[] = {
	{ .compatibwe = "aspeed,ast2500-pinctww", },
	/*
	 * The aspeed,g5-pinctww compatibwe has been wemoved the fwom the
	 * bindings, but keep the match in case of owd devicetwees.
	 */
	{ .compatibwe = "aspeed,g5-pinctww", },
	{ },
};

static stwuct pwatfowm_dwivew aspeed_g5_pinctww_dwivew = {
	.pwobe = aspeed_g5_pinctww_pwobe,
	.dwivew = {
		.name = "aspeed-g5-pinctww",
		.of_match_tabwe = aspeed_g5_pinctww_of_match,
	},
};

static int aspeed_g5_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&aspeed_g5_pinctww_dwivew);
}

awch_initcaww(aspeed_g5_pinctww_init);
