<?xml version="1.0" encoding="UTF-8"?>
<module id="MibSpi" HW_revision="" XML_version="1" description="Multibuffered Serial Peripheral Interface">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename:Hercules_MIBSPIP_spec_3.0.1.xml                  -->
<!-- Version:1.0                                           -->

  <register id="GlbCtrl0" acronym="GlbCtrl0" offset="0x00" width="32" description="Global control register 0"></register>
  <register id="GlbCtrl1" acronym="GlbCtrl1" offset="0x04" width="32" description="Global control register 1"></register>
  <register id="Int0" acronym="Int0" offset="0x08" width="32" description="Interrupt Register"></register>
  <register id="IntLvl" acronym="IntLvl" offset="0x0C" width="32" description="Interrupt Level Register"></register>
  <register id="IntFlg" acronym="IntFlg" offset="0x10" width="32" description="Flag Register"></register>
  <register id="Fun" acronym="Fun" offset="0x14" width="32" description="Pin Control 0"></register>
  <register id="Dir" acronym="Dir" offset="0x18" width="32" description="Pin Control 1"></register>
  <register id="DIn" acronym="DIn" offset="0x1C" width="32" description="Pin Control 2"></register>
  <register id="DOut" acronym="DOut" offset="0x20" width="32" description="Pin Control 3"></register>
  <register id="DSet" acronym="DSet" offset="0x24" width="32" description="Pin Control 4"></register>
  <register id="DClr" acronym="DClr" offset="0x28" width="32" description="Pin Control 5"></register>
  <register id="PDr" acronym="PDr" offset="0x2C" width="32" description="Pin Control 6"></register>
  <register id="PDis" acronym="PDis" offset="0x30" width="32" description="Pin Control 7"></register>
  <register id="PSel" acronym="PSel" offset="0x34" width="32" description="Pin Control 8"></register>
  <register id="TxDat0" acronym="TxDat0" offset="0x38" width="32" description="Transmit Data Register 0"></register>
  <register id="TxDat1" acronym="TxDat1" offset="0x3C" width="32" description="Transmit Data Register 1"></register>
  <register id="RxBuf" acronym="RxBuf" offset="0x40" width="32" description="Receive Buffer Register"></register>
  <register id="Emu" acronym="Emu" offset="0x44" width="32" description="Emulation Register"></register>
  <register id="Delay" acronym="Delay" offset="0x48" width="32" description="Delay Register"></register>
  <register id="DefCs" acronym="DefCs" offset="0x4C" width="32" description="Default Chip select Register"></register>
  <register id="DatFmt0" acronym="DatFmt0" offset="0x50" width="32" description="Data Format Register 0"></register>
  <register id="DatFmt1" acronym="DatFmt1" offset="0x54" width="32" description="Data Format Register 1"></register>
  <register id="DatFmt2" acronym="DatFmt2" offset="0x58" width="32" description="Data Format Register 2"></register>
  <register id="DatFmt3" acronym="DatFmt3" offset="0x5C" width="32" description="Data Format Register 3"></register>
  <register id="TgIntVec0" acronym="TgIntVec0" offset="0x60" width="32" description="Transfer Group Interrupt Vector Register 0"></register>
  <register id="TgIntVec1" acronym="TgIntVec1" offset="0x64" width="32" description="Transfer Group Interrupt Vector Register 1"></register>
  <register id="SrSel" acronym="SrSel" offset="0x68" width="32" description="Pin Control Register 9"></register>
  <register id="PmCtrl" acronym="PmCtrl" offset="0x6C" width="32" description="Parallel/Modulo Mode Control Register"></register>
  <register id="MibSpiEna" acronym="MibSpiEna" offset="0x70" width="32" description="MibSPI Enable Register"></register>
  <register id="TgIntEnaSet" acronym="TgIntEnaSet" offset="0x74" width="32" description="MibSPI Transfer Group Interrupt Enable Set Register"></register>
  <register id="TgIntEnaClr" acronym="TgIntEnaClr" offset="0x78" width="32" description="MibSPI Transfer Group Interrupt Enable Clear Register"></register>
  <register id="TgIntLvlSet" acronym="TgIntLvlSet" offset="0x7C" width="32" description="MibSPI Transfer Group Interrupt Level Set Register"></register>
  <register id="TgIntLvlClr" acronym="TgIntLvlClr" offset="0x80" width="32" description="MibSPI Transfer Group Interrupt Level Clear Register"></register>
  <register id="TgIntFlg" acronym="TgIntFlg" offset="0x84" width="32" description="Transfer Group Interrupt Flag Register"></register>
  <register id="TickCnt" acronym="TickCnt" offset="0x90" width="32" description="Tick Cnt Register"></register>
  <register id="LTgPend" acronym="LTgPend" offset="0x94" width="32" description="Last Transfer Group End Pointer"></register>
  <register id="Tg0Ctrl" acronym="Tg0Ctrl" offset="0x98" width="32" description="MibSPI Transfer Group Control Register 0"></register>
  <register id="Tg1Ctrl" acronym="Tg1Ctrl" offset="0x9C" width="32" description="MibSPI Transfer Group Control Register 1"></register>
  <register id="Tg2Ctrl" acronym="Tg2Ctrl" offset="0xA0" width="32" description="MibSPI Transfer Group Control Register 2"></register>
  <register id="Tg3Ctrl" acronym="Tg3Ctrl" offset="0xA4" width="32" description="MibSPI Transfer Group Control Register 3"></register>
  <register id="Tg4Ctrl" acronym="Tg4Ctrl" offset="0xA8" width="32" description="MibSPI Transfer Group Control Register 4"></register>
  <register id="Tg5Ctrl" acronym="Tg5Ctrl" offset="0xAC" width="32" description="MibSPI Transfer Group Control Register 5"></register>
  <register id="Tg6Ctrl" acronym="Tg6Ctrl" offset="0xB0" width="32" description="MibSPI Transfer Group Control Register 6"></register>
  <register id="Tg7Ctrl" acronym="Tg7Ctrl" offset="0xB4" width="32" description="MibSPI Transfer Group Control Register 7"></register>
  <register id="Tg8Ctrl" acronym="Tg8Ctrl" offset="0xB8" width="32" description="MibSPI Transfer Group Control Register 8"></register>
  <register id="Tg9Ctrl" acronym="Tg9Ctrl" offset="0xBC" width="32" description="MibSPI Transfer Group Control Register 9"></register>
  <register id="Tg10Ctrl" acronym="Tg10Ctrl" offset="0xC0" width="32" description="MibSPI Transfer Group Control Register 10"></register>
  <register id="Tg11Ctrl" acronym="Tg11Ctrl" offset="0xC4" width="32" description="MibSPI Transfer Group Control Register 11"></register>
  <register id="Tg12Ctrl" acronym="Tg12Ctrl" offset="0xC8" width="32" description="MibSPI Transfer Group Control Register 12"></register>
  <register id="Tg13Ctrl" acronym="Tg13Ctrl" offset="0xCC" width="32" description="MibSPI Transfer Group Control Register 13"></register>
  <register id="Tg14Ctrl" acronym="Tg14Ctrl" offset="0xD0" width="32" description="MibSPI Transfer Group Control Register 14"></register>
  <register id="Tg15Ctrl" acronym="Tg15Ctrl" offset="0xD4" width="32" description="MibSPI Transfer Group Control Register 15"></register>
  <register id="UErrCtrl" acronym="UErrCtrl" offset="0x120" width="32" description="Uncorrectable Parity Error Control Register"></register>
  <register id="UErrStat" acronym="UErrStat" offset="0x124" width="32" description="Uncorrectable Parity Error Status Register"></register>
  <register id="UErrAddr1" acronym="UErrAddr1" offset="0x128" width="32" description="Uncorrectable Parity Error Address Register"></register>
  <register id="UErrAddr0" acronym="UErrAddr0" offset="0x12C" width="32" description="Uncorrectable Parity Error Address Register"></register>
  <register id="RxOvrNBufAddr" acronym="RxOvrNBufAddr" offset="0x130" width="32" description="Receive RAM Overrun Buffer Address Register"></register>
  <register id="IoLpbkTstCtrl" acronym="IoLpbkTstCtrl" offset="0x134" width="32" description="IO Loopback Test Control Register"></register>
</module>
