Above are all associated files (testbenches marked with 'tb') for a final project with the goal of designing a countdown timer. The code is entirely Verilog and involved uploading the counter program onto an FPGA board.
