Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02/Downloads/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx/vhdl_tutorial_xilinx.srcs/sim_1/imports/Tutorial/tutorial_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tutorial_tb
