\hypertarget{reg__common_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/reg\+\_\+common.h 文件参考}
\label{reg__common_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_common.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_common.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}\newline
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__common_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~(0x0500U)
\begin{DoxyCompactList}\small\item\em Time out for HSE start up. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~(8000000U)
\begin{DoxyCompactList}\small\item\em Value of the External oscillator in Hz. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aee9d6c09484289993593170c29f4d425}{HSI\+\_\+\+VALUE\+\_\+\+PLL\+\_\+\+ON}}~(8000000U)
\begin{DoxyCompactList}\small\item\em Value of the Internal oscillator in Hz. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a11788afd3ef20a7ef342384bcb6001c3}{HSI\+\_\+\+DIV6}}~(8000000U)
\begin{DoxyCompactList}\small\item\em Value of the Internal oscillator in Hz. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4872023e65449c0506aac3ea6bec99e9}{LSI\+\_\+\+VALUE}}~(40000U)
\begin{DoxyCompactList}\small\item\em Value of the Internal oscillator in Hz. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~(8000000U)
\begin{DoxyCompactList}\small\item\em Value of the Internal oscillator in Hz. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~(0)
\begin{DoxyCompactList}\small\item\em Cortex-\/\+M3 does not provide a MPU present or not \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~(4)
\begin{DoxyCompactList}\small\item\em Cortex-\/\+M3 uses 4 Bits for the Priority Levels \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~(0)
\begin{DoxyCompactList}\small\item\em Set to 1 if different Sys\+Tick Config is used \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em Peripheral base address in the alias region \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab20a23a9da3e8c63231551419dce1138}{EEPROM\+\_\+\+BASE}}~(0x08100000U)
\begin{DoxyCompactList}\small\item\em EEPROM base address in the alias region \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad47b1739ff278b664d8705b8dfea6b4a}{SRAM\+\_\+\+BITBAND\+\_\+\+BASE}}~(0x22000000U)
\begin{DoxyCompactList}\small\item\em Peripheral base address in the bit-\/band region \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af0e75becbf98b9ff54219ae5c744b1ac}{PERIPH\+\_\+\+BITBAND\+\_\+\+BASE}}~(0x42000000U)
\begin{DoxyCompactList}\small\item\em SRAM base address in the bit-\/band region \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00000000)
\item 
\#define \mbox{\hyperlink{reg__common_8h_a25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)
\item 
\#define \mbox{\hyperlink{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)
\item 
\#define \mbox{\hyperlink{reg__common_8h_aeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{reg__common_8h_aa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x20000000)
\item 
\#define \mbox{\hyperlink{reg__common_8h_a664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFFF7\+E0U)
\begin{DoxyCompactList}\small\item\em UID type pointer Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a524d6bb507267b757f54a89b89a8b7b2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em Nested Vectored Interrupt Controller \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4682204947d21842495025382e45a8fb}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+0}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3f31ee863432615256b137741793a77a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+1}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a95058dbce83ff1339536029665d216e8}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+2}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8bb1cf3d86f49f6785d125fa18352039}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+3}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a131d008c6bc5bc26b989913d18d01204}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+4}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6cc5a554385260be8ebda6433b691fb2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+5}}~(0x00000020U)
\begin{DoxyCompactList}\small\item\em bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af7851457a3c800072677e5cae54cc6cc}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+6}}~(0x00000040U)
\begin{DoxyCompactList}\small\item\em bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a84068d07c3276a8c03b13aecf67a8ca1}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+7}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a259f4752dc739afb8aaf1e4146019ec9}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+8}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a371e8d82dd1bcc44c2ea8e90a66c5ae5}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+9}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa9a05a01f82e832e6da3452d39a7a6e2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+10}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3b78aa3c425d86301dc148de43115b48}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+11}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a447fc01ce241d2ae3cdb631498587efd}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+12}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a320d26a7e0e94b3f459bec4c90a3559a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+13}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3dcc230344b6e3401962a260e9ad7d45}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+14}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4c792f54013ef2bf46392c813a9f966e}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+15}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a574e2c400afa40e90866dec2746b6e3a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+16}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em bit 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5e6e7ac573075a189cafae29dee4af3e}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+17}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em bit 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a79519b08aa1fbf9449d754f03eaa49d6}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+18}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em bit 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af92a4a2157b8a53c07d0f13f6acc9d6b}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+19}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em bit 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a765aebd3b4d179659c11212754d495d4}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+20}}~(0x00100000U)
\begin{DoxyCompactList}\small\item\em bit 20 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8b78a46bbcf70086a2cd26973f7420cd}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+21}}~(0x00200000U)
\begin{DoxyCompactList}\small\item\em bit 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2166c96acab924d0cc6e84c019046a78}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+22}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em bit 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a37a1543e4b66f8662a130e44811d63e8}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+23}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em bit 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acbac420cda087473b34c86e110b5de0a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+24}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em bit 24 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af75bfd414772f29ac8d7eb20000cbe94}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+25}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em bit 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9bda2dc8c0afc0b29f8b5ad13ec6fa43}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+26}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em bit 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5ed656de3e29c9870541b3c47041f0e2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+27}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em bit 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a565ddf52fd22e6d5aa9d606da5bfbb96}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+28}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em bit 28 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afd010353bce4fed442e08ea918a6642a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+29}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em bit 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad1134b329f5284ae7b3e429cb905fa4f}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+30}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em bit 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab197009ecc0031bc0a8b62bcdbaff37b}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+31}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em bit 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_abb8048ac27c64c34aef747eb3845f07d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+ICER Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad7c0e8d7ead740fbbc6efe1b44336c4d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+0}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a701dd2c4365790c5a9506ecc41f9fe3c}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+1}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ace5cb2478698a64c214d63d79aeeed75}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+2}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aff9f3ef9ac99c1b266ab1d8963b36560}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+3}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a892fafa00274551ee17971c5f419138b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+4}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_adfd48066d81ddc85be2cb4dd71ddcb60}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+5}}~(0x00000020U)
\begin{DoxyCompactList}\small\item\em bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6a92307738d1730bd21d55c6c065b526}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+6}}~(0x00000040U)
\begin{DoxyCompactList}\small\item\em bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad7132ff32947d90bf2f537591e77823c}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+7}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a08b4758eebf43cc2bfc8183a3517c8c0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+8}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5f11ecc81c128ad3ef27899cd2a048dd}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+9}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad9b17e9837b0b1ccf28f7309afba8aa7}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+10}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae1e4b35a58a123c2e8fa4edb7e81aaeb}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+11}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a521ef47669c32ba4b6fb34cdee181115}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+12}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6f787e52461b5e3f777290ac4b8ff6fc}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+13}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac937ce62879648e947d70a4db16727f0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+14}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa6a88004a2ac9b270d73ab1ff53300bb}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+15}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a73de40429d453b0a63ea4ed788e949f0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+16}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em bit 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a393cfbe5e1ce46220aa5ebd9a1891d97}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+17}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em bit 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7fa2d0859938af8374b0ee52c7acb04b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+18}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em bit 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a02572a777aeac75a01c94f56e23ff07b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+19}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em bit 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8df2313e7432cabddba0b974b8f4f020}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+20}}~(0x00100000U)
\begin{DoxyCompactList}\small\item\em bit 20 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a16c4599364e72b2d88ac386144a3fe7e}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+21}}~(0x00200000U)
\begin{DoxyCompactList}\small\item\em bit 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a16b9bade4bebc1c058325e1aafc3fd8f}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+22}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em bit 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa92531bd55ca6aa771993210d485c0f7}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+23}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em bit 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab41766a9f4345819d8eea33b8753b9f6}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+24}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em bit 24 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac1bb79682735090f6c1bbf2b298f6c5b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+25}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em bit 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0e63dfa3c37961071f48a76fd34e92e9}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+26}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em bit 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ada1793fa80d1a517c94dc975dc1270bc}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+27}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em bit 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9b389b9803af7187df08ab3031be9509}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+28}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em bit 28 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acac7e634d9726387b9026c9504e52582}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+29}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em bit 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a11d39e1daa7b9c636fe16951745b011d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+30}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em bit 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afb10af18569712590c4db5476292cf6f}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+31}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em bit 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a706ae5af63e84b9d9a901c030d39b2de}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+ISPR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4ea480702ab09562864852893b9005c2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+0}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3b5d1b15a80c029c9aa985bb23a7ffb2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+1}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa2de13af9ff315637a1cd651847f022d}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+2}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a76361988bf57c412fe73ffb799afd797}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+3}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa8e69812ce2bb6458c0c6214b1307c5e}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+4}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a95c03293d177e1bfe43be1d5eefbf5f8}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+5}}~(0x00000020U)
\begin{DoxyCompactList}\small\item\em bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aeee79d95614db51d2e0ff530d09673e9}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+6}}~(0x00000040U)
\begin{DoxyCompactList}\small\item\em bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a809b3f1ab6def76d15fa0b457445d244}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+7}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3fae06b9e22eaeb3ee19bd19105b1ae2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+8}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac5459e94b315765d3f4e9ab9c6e00aae}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+9}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a05ef4ef84df65432e2e75448d851b789}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+10}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acbd66dd5953c24688917964115ae796f}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+11}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3cdcc8da708ddeee71a593050dfade50}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+12}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae51ee8367ba000f48692a84505b2b620}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+13}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6588454e29509bb1eae0c96a25bf7ed9}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+14}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4f6fee7fe7c8ee64ddb5cd2a419ac88e}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+15}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a33d421797a1718a74cf4ff4b58d4f4fd}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+16}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em bit 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aae2b82da99561dd033e74b0b3a3aad0b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+17}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em bit 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae5a078aafa6253af4b17ca28cdbc3699}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+18}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em bit 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a07d2e9109ecccd36be4e6230d95cd648}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+19}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em bit 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3cf4ff376f8afcc661184028c713c5c0}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+20}}~(0x00100000U)
\begin{DoxyCompactList}\small\item\em bit 20 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a76ddcc81d3c5e498ab99f23183bf4a5b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+21}}~(0x00200000U)
\begin{DoxyCompactList}\small\item\em bit 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0db2d31426967beb45500dd82816e6e5}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+22}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em bit 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aec0b7e1a693eb4a090622b18f79a2b6d}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+23}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em bit 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac91b78240ce32417e0916fce399c5035}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+24}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em bit 24 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acf6576e0ed8e79909372b9f29b36ea05}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+25}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em bit 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1bc96581240b52ea223b8512e5fe404f}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+26}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em bit 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acef6dcabdd3b151cf81f65f27f160c8b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+27}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em bit 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acaaae73e711685955c9bbd810a8750b2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+28}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em bit 28 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_adc01bacfbd4e6533b8114ad67766f50a}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+29}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em bit 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae7973887dda1478e3941782ec6cc33a6}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+30}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em bit 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a569e37431b777e42c39bd6a708150081}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+31}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em bit 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae3c6a7e54654b4873816afad7984fbb0}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+ICPR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afecd77abe8ff78b4679c965b11e31ac3}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+0}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad1a68ba7be8374cbedfe18c15a852100}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+1}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3ad0271ce6eb2fd787881a526acc9ecf}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+2}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a601ded5d1439ded3a734b80ae3d9ac42}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+3}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8fa186cf67d658dae40dd70cd0b55456}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+4}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0560ad9cc66e9a4d3b6d918745752350}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+5}}~(0x00000020U)
\begin{DoxyCompactList}\small\item\em bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a81743f1b0f020b023cd627dc6b46eed0}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+6}}~(0x00000040U)
\begin{DoxyCompactList}\small\item\em bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a167cc46ce9628e5cbc971f9248fadbc9}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+7}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a19da2023fbcc3856feb1c5e8143d3126}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+8}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8047a8411c6e505edab25c0c7db179df}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+9}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae9631ca376fd2fb30ca9fba782dbcebc}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+10}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a65a8a83be00f68acd6d3a6d8dcd81c73}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+11}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac1535690e1151004707902cc49f280d2}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+12}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a704f098169cbfd48746e6fdb647cb139}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+13}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a764a5bb88ee730049cdaa9823238e4eb}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+14}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a641b9f2fc8a75d9a0f08ee9e764ae67e}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+15}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9563b3bc48251e3048bba95dcd8ce2ed}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+16}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em bit 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acafd4aa7dbd587713c5f8460021ffbbf}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+17}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em bit 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acb158cb09839a27399daaec82596bdae}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+18}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em bit 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4fa77e3164f76f55c8b65716f7e78b3c}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+19}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em bit 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a913321e79e4566f2589d0cf0cbc69951}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+20}}~(0x00100000U)
\begin{DoxyCompactList}\small\item\em bit 20 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a82b95b5d83cfed1dc8e93252f350738f}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+21}}~(0x00200000U)
\begin{DoxyCompactList}\small\item\em bit 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa48498de37ce0e3630539a40e9748ac8}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+22}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em bit 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7976e3ca5e53e365b2d5fe622f738800}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+23}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em bit 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2a5aa740ee8b8ddcc9e28cad9cc2e287}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+24}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em bit 24 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae71fd6b864214fc20cda783f983a3b99}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+25}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em bit 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae5d5368aef48a813695090fd367ec4a6}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+26}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em bit 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8092ee7e81ecfa33294e8dc972e736a1}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+27}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em bit 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0e05fe155495b02aa07f086600d362af}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+28}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em bit 28 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acd72eea853122e43a77db5d11cf189b2}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+29}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em bit 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3482d26f4a66f2e345f5877e5b7d4f59}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+30}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em bit 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_abfb29b21f8ac81d048b70b6ae17518ee}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+31}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em bit 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a00015005adbb6e281ac05f29b862772b}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+IABR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af96b2c2bf18a5845f65c23761f35c20c}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+0}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a29b032782f6ee599b3e6c67a915f2a77}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+1}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a87128e17a9e614347d5b27f2e53c92cc}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+2}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0b70628725abd184e4f3258f25552ad4}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+3}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em bit 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad31486ae04d73eace12011a850855ffc}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+4}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em bit 4 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aabdfde449fc6a3c5c6bf5236ebbd14e5}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+5}}~(0x00000020U)
\begin{DoxyCompactList}\small\item\em bit 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9888c42aada7bd962b44a207954f7209}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+6}}~(0x00000040U)
\begin{DoxyCompactList}\small\item\em bit 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9028f6886fca410cb526352999f4911a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+7}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em bit 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a101fc66c184d311ee995db2c8c82ef95}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+8}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em bit 8 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aed6521600ff1bccc832e252b1b5676dd}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+9}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em bit 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1c29cb59542e009f5908814bc73f699a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+10}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em bit 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aae3ac5a2c4b87dc781facd9f0ab2faa9}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+11}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em bit 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af67765093e4ee4b2911e5f29b011e1a1}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+12}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em bit 12 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a29b52deba459b2a9a6d2379c9b0b0c26}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+13}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em bit 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a393379d79019d81602dbc4311edc21fe}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+14}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em bit 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab9abe638115ec30e599c34c839515dd4}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+15}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em bit 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_adac87de01e114b011a900bca17e7b729}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+16}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em bit 16 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac7a870327f07feef53199fe4befb2464}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+17}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em bit 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a16bd00a6c07b193fa07761bc4c68cf1a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+18}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em bit 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5368786bfb44b9d31c62c180cf089b77}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+19}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em bit 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aad1a8c8e757e6d7a30c4dc2073693724}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+20}}~(0x00100000U)
\begin{DoxyCompactList}\small\item\em bit 20 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a89fc27cdcb3a0291dcb03b8d2537b566}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+21}}~(0x00200000U)
\begin{DoxyCompactList}\small\item\em bit 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1a1e16e90060fae9442e54a02aade2c3}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+22}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em bit 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a423a9b1f0e4d06137bceaea3d482d7f9}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+23}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em bit 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2a7cb5ecc8420bde213d4e25d698bad0}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+24}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em bit 24 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3be82eac5db87b085ced6424940e36d7}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+25}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em bit 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5b17346a5573c34ca0d8fc3e8ebee702}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+26}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em bit 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2a42e366c56ce09eb944c8f20c520004}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+27}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em bit 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad2736661ca2d3411bede3dfdbe51edbb}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+28}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em bit 28 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9e2b52a462248fe00401170951e51e10}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+29}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em bit 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a41ab2699910a3c837f177b81e5c40d33}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+30}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em bit 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7816041fba7d83cd8b3dd1ba10f80c4a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+31}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em bit 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7a3b08d85a1acb7ceb1e099323dcccab}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+0}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI0 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a23faf79e734bfdb5799fac5916ff10cb}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+1}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a80ea52e5abb18a63bd4c7578e47a1446}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+2}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9104db3d83a6c566e8bfd2a4b33a7145}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+3}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 3 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1282075e5142524bb85e3d2df0102501}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+4}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI1 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa63b4e9a76d033470c30e0858306ddb2}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+5}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 5 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8b2966818c404ea29e2db4667a3a6f41}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+6}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 6 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a96c1da5dac82bf4644b0a11c3a39cb2d}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+7}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 7 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad02b1193affeeae87f9b1e8af4feded1}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+8}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI2 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a98647b92f40858b03174d73fa9aa50e2}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+9}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 9 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad2498ad6390c001f5520f17600935041}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+10}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 10 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a33f3bb417d3518b39303b9523c1461c1}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+11}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 11 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1a5871dc95a2ca809773a1dde818c63c}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+12}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI3 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ada03b8dae40bf704e4bf523d1aa22496}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+13}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 13 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a966d733853ca1b07d12b7c66bfe7eb3c}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+14}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 14 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9bd3de39c1d0c6c9efbb9fab3b62d094}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+15}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 15 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_acbc57da3ac7ef9d6de3b0a1ad84a35c3}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+16}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI4 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8fbcf647ec5f3b88447c40d82cbba784}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+17}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 17 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5980ea116aae6400b74fcbb7ab69db05}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+18}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 18 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5d53e0b085d3151bead07fae93f507b8}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+19}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 19 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa03b60b41f202d008226bc4a9596a833}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+20}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI5 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac98a9cb7398fba35957f0d9a39451506}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+21}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 21 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab8b37a77e86e910e5f16fec4c1bac200}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+22}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 22 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_abc2bc84f21dc418ebca068a7a74fbf13}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+23}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 23 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac35639332d0dd2169659dacb334be746}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+24}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI6 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a31813e988f709143c47b376411b63be3}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+25}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 25 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae874a405758adfc16a21ab2492cc01aa}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+26}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 26 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6cc988dabd555381a1e8546e8b0d4152}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+27}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 27 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8c01a412ea1d6b0659e53f23edaa42b9}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+28}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI7 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab867187fcd218881e0309938fe902674}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+29}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 29 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_abe7e7058f4cf233a7b220bfeb1048443}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+30}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 30 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8df57e06dd24110f7a228efa85131bbe}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+31}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 31 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa25f2cd328b163656d8a47f4e4699959}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+32}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI8 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae7ca32d2aa7f88cbba458cdc9a3b1250}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+33}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 33 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7a865a5ea278e2bef5c95a8a77cbf47b}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+34}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 34 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aaf4ef2714cb69b0ebeef8f5ae5dea371}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+35}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 35 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1ef96fcd2dc87c0ff166beb2b3fb80a4}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+36}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI9 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae62de5e009f1bd5b088d84091bf59dd4}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+37}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 37 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8844dff8f94d700a7ebc6a71fc6cf716}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+38}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 38 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6af9577ebdf9a466551813ee8b8e8236}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+39}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 39 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a29dc74490447a4226ee7358180a47f69}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+40}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI10 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a25357ddc0131e3b9d7f07427c5e7b377}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+41}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 41 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8f2736908bac05ed5cf7a446c09871b6}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+42}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 42 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a91a6b1b66d95e5fde6e1a0ac5ea4fecf}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+43}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 43 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a981afa5bdbd5d11817cfe0370fa4c342}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+44}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em NVIC\+\_\+\+PRI11 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a283ed7fa2e738b19ac1239546b7c682d}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+45}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 45 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a15ea4e14f08ebfa93cb144a3c9cb947b}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+46}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 46 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aefa7e27d7a2a1a7262783d67d0cfef6d}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+47}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of interrupt 47 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8d41122756e2a2a01f07f5863312a0b3}{SCB\+\_\+\+CPUID\+\_\+\+REVISION}}~(0x0000000\+FU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+CPUID Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a550badbbe87c076419c0cc1c914b6d3c}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO}}~(0x0000\+FFF0U)
\begin{DoxyCompactList}\small\item\em Number of processor within family \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a601f7f9ef2f371fc3316931cacddd914}{SCB\+\_\+\+CPUID\+\_\+\+Constant}}~(0x000\+F0000U)
\begin{DoxyCompactList}\small\item\em Reads as 0x0F \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2918ac8b94d21ece6e60d8e57466b3ac}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT}}~(0x00\+F00000U)
\begin{DoxyCompactList}\small\item\em Implementation defined variant number \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a07d13461f7ac56baf2bc2005f49b08c9}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Implementer code. ARM is 0x41 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa03823cedb24b4d4c95812f121a2f493}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE}}~(0x000001\+FFU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+ICSR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a842275c9ea59be843c92d28bda1e554c}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em All active exceptions minus the IPSR\+\_\+current\+\_\+exception yields the empty set \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a91ba96d4d975d2ad3cd43c091b1e65af}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING}}~(0x003\+FF000U)
\begin{DoxyCompactList}\small\item\em Pending ISR number field \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_addc9f4da4f73fd9aaeee3a8c97dac8c2}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING}}~(0x00400000U)
\begin{DoxyCompactList}\small\item\em Interrupt pending flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a699279156aae0333110fe24a5e4e3d21}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT}}~(0x00800000U)
\begin{DoxyCompactList}\small\item\em It indicates that a pending interrupt becomes active in the next running cycle \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a739c687961a5555b6a3903b617461892}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em Clear pending Sys\+Tick bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1208f2e1fba16f8ce1fd533f48228898}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET}}~(0x04000000U)
\begin{DoxyCompactList}\small\item\em Set pending Sys\+Tick bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a84b3c1eebacbbc3d33ecf875e2e298a1}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR}}~(0x08000000U)
\begin{DoxyCompactList}\small\item\em Clear pending pend\+SV bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4d08b3c1bd96c4c12dddd25aea063e35}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET}}~(0x10000000U)
\begin{DoxyCompactList}\small\item\em Set pending pend\+SV bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0a7d69b63652f05f4ff9b72d110dec7a}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em Set pending NMI bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1a53fe56449df9763635b9ef14ec4eef}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF}}~(0x1\+FFFFF80U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+VTOR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_adfbd687e656472904d65b6e76e60d32c}{SCB\+\_\+\+VTOR\+\_\+\+TBLBASE}}~(0x20000000U)
\begin{DoxyCompactList}\small\item\em Table base in code(0) or RAM(1) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aec31f9ed3b476e1ec623b0d89df51280}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+AIRCR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae3d9b3c94c860a0b0b038285ca817fd3}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em Clear active vector bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a86c65d10100e2fb5fdcf826b2573b5d8}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ}}~(0x00000004U)
\begin{DoxyCompactList}\small\item\em Requests chip control logic to generate a reset \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a562fa27a50d34fb3e182eb90d1de7457}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP}}~(0x00000700U)
\begin{DoxyCompactList}\small\item\em PRIGROUP\mbox{[}2\+:0\mbox{]} bits (Priority group) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a73ed5772b7584aa9100568c39883e2e2}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+0}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em Bit 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae71495c63cf23ccc57ef1d00ce05bccd}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+1}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em Bit 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a355be0b34a767b11718c8e3640e8de7e}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+2}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em Bit 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a10749836707315bc2ede47d13478bf1d}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP0}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em Priority group=0 (7 bits of pre-\/emption priority, 1 bit of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a372eac3d95632115359a016557cc9692}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP1}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em Priority group=1 (6 bits of pre-\/emption priority, 2 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa75877ae3cc09849e0c4ccf2711d4780}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP2}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em Priority group=2 (5 bits of pre-\/emption priority, 3 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_adf8f6a9d617d3fed71ee7379243560d1}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP3}}~(0x00000300U)
\begin{DoxyCompactList}\small\item\em Priority group=3 (4 bits of pre-\/emption priority, 4 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9dfd544733beb12e6097d3c58cfccee5}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP4}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em Priority group=4 (3 bits of pre-\/emption priority, 5 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a0fb910c0ebae3006b6f6892794627268}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP5}}~(0x00000500U)
\begin{DoxyCompactList}\small\item\em Priority group=5 (2 bits of pre-\/emption priority, 6 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_abe7aa631763933a39471da41af3cfb54}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP6}}~(0x00000600U)
\begin{DoxyCompactList}\small\item\em Priority group=6 (1 bit of pre-\/emption priority, 7 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2decaa6e4210f1432b59b6939808c61c}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP7}}~(0x00000700U)
\begin{DoxyCompactList}\small\item\em Priority group=7 (no pre-\/emption priority, 8 bits of subpriority) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ade5876f1c12d6322a188b09efe77f69d}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em Data endianness bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae9c09346491834693c481c5d5a20886d}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY}}~(0x\+FFFF0000U)
\begin{DoxyCompactList}\small\item\em Register key (VECTKEY) -\/ Reads as 0x\+FA05 (VECTKEYSTAT) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aef484612839a04567ebaeeb57ca0b015}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT}}~(0x02U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+SCR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac4f4f02bfc91aef800b88fa58329cb92}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP}}~(0x04U)
\begin{DoxyCompactList}\small\item\em Sleep deep bit \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afe02e0bb7621be2b7c53f4acd9e8f8c5}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND}}~(0x10U)
\begin{DoxyCompactList}\small\item\em Wake up from WFE \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a737bd09d6c94b325cfe96733585ee307}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA}}~(0x0001U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+CCR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a7f3eb65ed64479d1c4223b69be60a786}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND}}~(0x0002U)
\begin{DoxyCompactList}\small\item\em Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a6a075d1f9722f6972ed1a98305e24cf9}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP}}~(0x0008U)
\begin{DoxyCompactList}\small\item\em Trap for unaligned access \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9a1ca0625d0b4b5be3c4332258c28ec4}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP}}~(0x0010U)
\begin{DoxyCompactList}\small\item\em Trap on Divide by 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a985f7560606f6e257a8b2bc2671ed33d}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN}}~(0x0100U)
\begin{DoxyCompactList}\small\item\em Handlers running at priority -\/1 and -\/2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8c71d4e534d7d822ce32c3dec82bebd9}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN}}~(0x0200U)
\begin{DoxyCompactList}\small\item\em On exception entry, the SP used prior to the exception is adjusted to be 8-\/byte aligned \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a60573307b1130b04328515e7763d46ae}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+N}}~(0x000000\+FFU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+SHPR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a983c00520a6b78a9460ae3111dfa30e8}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N1}}~(0x0000\+FF00U)
\begin{DoxyCompactList}\small\item\em Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab95e7b7b52dfa7c7a36f58aa0647b7fc}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N2}}~(0x00\+FF0000U)
\begin{DoxyCompactList}\small\item\em Priority of system handler 6,10, and 14. Usage Fault, reserved and Pend\+SV \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1ddf910806ca32e520bffc56c4cbca4a}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N3}}~(0x\+FF000000U)
\begin{DoxyCompactList}\small\item\em Priority of system handler 7,11, and 15. Reserved, SVCall and Sys\+Tick \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af7e9f142e8f310010b8314e41d21bef1}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+SHCSR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a22a35f7e2e94c192befb04bab6976598}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em Bus\+Fault is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab6121f12dfa519ab80357d2389830990}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em Usage\+Fault is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a395ad78789946e84ddbb0a91a575331d}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em SVCall is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9d926840743a22c4ff50db650b2a0d75}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em Monitor is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ae5ce384582328f1a9d38466239e03017}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em Pend\+SV is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2f474b85e95da35c9ee1f59d3e3ffbdb}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em Sys\+Tick is active \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5d4a7079ca06fdca02ebe45cd6432cd0}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em Usage Fault is pended \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afac0c649448a364c53b212ba515e433d}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED}}~(0x00002000U)
\begin{DoxyCompactList}\small\item\em Mem\+Manage is pended \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5c2813665d25281e4777600f0cbdc99c}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED}}~(0x00004000U)
\begin{DoxyCompactList}\small\item\em Bus Fault is pended \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a1300357a6f3ff42e08be39ed6dbfea73}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em SVCall is pended \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac2465518e8ed884599f6b882f27ee6f0}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em Mem\+Manage enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a213b425d7d1da3cbaf977d90dc29297d}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em Bus Fault enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5cc5ea368212d871d8fce47fee90527a}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em Usage\+Fault enable \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afc88b5969d2dbb51bf897110d3cc0242}{SCB\+\_\+\+CFSR\+\_\+\+IACCVIOL}}~(0x00000001U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+CFSR Register Bit Definition ///////////////////////////////////////////////////////////////////////////// MFSR \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a9f410df03c7f484fabaa4119abd9746d}{SCB\+\_\+\+CFSR\+\_\+\+DACCVIOL}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em Data access violation \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5332dd0529939aff8423098fa15ad0dc}{SCB\+\_\+\+CFSR\+\_\+\+MUNSTKERR}}~(0x00000008U)
\begin{DoxyCompactList}\small\item\em Unstacking error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4b1e442beded4c10598ed3004e8189cb}{SCB\+\_\+\+CFSR\+\_\+\+MSTKERR}}~(0x00000010U)
\begin{DoxyCompactList}\small\item\em Stacking error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aa36c9f483ec60455b3b1c26ea982e214}{SCB\+\_\+\+CFSR\+\_\+\+MMARVALID}}~(0x00000080U)
\begin{DoxyCompactList}\small\item\em BFSR \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a378bbf2518753b08a0c179c2e268dc50}{SCB\+\_\+\+CFSR\+\_\+\+IBUSERR}}~(0x00000100U)
\begin{DoxyCompactList}\small\item\em Instruction bus error flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5eaebb9d9bc21b989cd725c6e6f15803}{SCB\+\_\+\+CFSR\+\_\+\+PRECISERR}}~(0x00000200U)
\begin{DoxyCompactList}\small\item\em Precise data bus error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad2464f89eaba18baa6249586cc5b79b3}{SCB\+\_\+\+CFSR\+\_\+\+IMPRECISERR}}~(0x00000400U)
\begin{DoxyCompactList}\small\item\em Imprecise data bus error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac0d8bc67ad889cf6e7ae4f2f25add5fe}{SCB\+\_\+\+CFSR\+\_\+\+UNSTKERR}}~(0x00000800U)
\begin{DoxyCompactList}\small\item\em Unstacking error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a923371d7146ba7049580ade8ade972b7}{SCB\+\_\+\+CFSR\+\_\+\+STKERR}}~(0x00001000U)
\begin{DoxyCompactList}\small\item\em Stacking error \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab98e5207b4666912c14d8d025fd945e9}{SCB\+\_\+\+CFSR\+\_\+\+BFARVALID}}~(0x00008000U)
\begin{DoxyCompactList}\small\item\em UFSR \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afb585bfb9849d490ca5a9c5309e15d92}{SCB\+\_\+\+CFSR\+\_\+\+UNDEFINSTR}}~(0x00010000U)
\begin{DoxyCompactList}\small\item\em The processor attempt to excecute an undefined instruction \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a93d1d5e9fda7e579adf017c6e1fd391c}{SCB\+\_\+\+CFSR\+\_\+\+INVSTATE}}~(0x00020000U)
\begin{DoxyCompactList}\small\item\em Invalid combination of EPSR and instruction \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aced0c08c35b56d5b9b2c2c2bed7b869b}{SCB\+\_\+\+CFSR\+\_\+\+INVPC}}~(0x00040000U)
\begin{DoxyCompactList}\small\item\em Attempt to load EXC\+\_\+\+RETURN into pc illegally \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_afc890a270e6baf8bb6c76ca81d70236d}{SCB\+\_\+\+CFSR\+\_\+\+NOCP}}~(0x00080000U)
\begin{DoxyCompactList}\small\item\em Attempt to use a coprocessor instruction \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_af8f4e8e6fa2c0a706df0dd0d167cfe10}{SCB\+\_\+\+CFSR\+\_\+\+UNALIGNED}}~(0x01000000U)
\begin{DoxyCompactList}\small\item\em Fault occurs when there is an attempt to make an unaligned memory access \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ab9ae7e5d5a7432cfd436d2e09a3dab84}{SCB\+\_\+\+CFSR\+\_\+\+DIVBYZERO}}~(0x02000000U)
\begin{DoxyCompactList}\small\item\em Fault occurs when SDIV or DIV instruction is used with a divisor of 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a3027c1edb7f5348120c336517b1c5981}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL}}~(0x00000002U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+HFSR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ac83ebdcd8f8eb57b964e6f7d28836a93}{SCB\+\_\+\+HFSR\+\_\+\+FORCED}}~(0x40000000U)
\begin{DoxyCompactList}\small\item\em Hard Fault activated when a configurable Fault was received and cannot activate \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a5bc4429b8cd51f602af4c81510d0d156}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT}}~(0x80000000U)
\begin{DoxyCompactList}\small\item\em Fault related to debug \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_ad1a7fe275734a0e3c6fc8fc61f32153f}{SCB\+\_\+\+DFSR\+\_\+\+HALTED}}~(0x01U)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+DFSR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a8e74763573130dd268a2723c4ef8ff16}{SCB\+\_\+\+DFSR\+\_\+\+BKPT}}~(0x02U)
\begin{DoxyCompactList}\small\item\em BKPT flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a57b2711bf71bcd58516b0fe600e7efb1}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP}}~(0x04U)
\begin{DoxyCompactList}\small\item\em Data Watchpoint and Trace (DWT) flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_aca3d7db2d008e5b0bb5e0ae8a4dc266a}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH}}~(0x08U)
\begin{DoxyCompactList}\small\item\em Vector catch flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a823718971909cfa0883c39bc86b97197}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL}}~(0x10U)
\begin{DoxyCompactList}\small\item\em External debug request flag \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a4e67a3513cfb4a2989f2bcd3e680f3a6}{SCB\+\_\+\+MMFAR\+\_\+\+ADDRESS}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+MMFAR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a2fa557e7e79fafad57070e8a9fbafd1b}{SCB\+\_\+\+BFAR\+\_\+\+ADDRESS}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+BFAR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__common_8h_a46cd60d29b6615de7c70a9d4bfc6297d}{SCB\+\_\+\+AFSR\+\_\+\+IMPDEF}}~(0x\+FFFFFFFFU)
\begin{DoxyCompactList}\small\item\em SCB\+\_\+\+AFSR Register Bit Definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{类型定义}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em MM32 MCU Interrupt Handle \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{枚举}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \{ \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3bdfa1baf5cdad552a451ec7dc3e4d4e}{WWDG\+\_\+\+IWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a112217f6b94af93192099fb66f896608}{RCC\+\_\+\+CRS\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a90b4d6470f24e46e747fd3b47f39ee41}{ADC2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9db78939cf82fe0b3af30af01ef25ee5}{Flash\+Cache\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9d9acb1f10a3e655ce5c3dcff4b80068}{CAN1\+\_\+\+RX\+\_\+\+IRQn}} = 21
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb}{CAN\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0a1103954456a856e7c09104bc57ed68}{IM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}{I2\+C2\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{UART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{UART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{UART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a657f8d70d4aaa199064e6b1017d3ab54}{RTCAlarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ad7282ce4fa810a975c915db5d3ed8aab}{USB\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac2465727aec26e840077f8df9b7af33a}{TIM8\+\_\+\+BRK\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a01458aa0285988970fb26ba382d62bcb}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4b3afb58a3946845b89512d6cac87072}{ETHERNET\+\_\+\+MAC\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4a081ffac2ab5dcd5698e290f033fe2}{COMP1\+\_\+2\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab5d48830813aeb60b951ae42a8de8f25}{USB\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a7626324b57f574962c18876dedd13332}{UART6\+\_\+\+IRQn}} = 71
, \newline
\mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a29e1de1059d7d0cd8ee82cc170aa8755}{UART7\+\_\+\+IRQn}} = 82
, \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a553bd88827ddd4e0e71216a836a736d2}{UART8\+\_\+\+IRQn}} = 83
 \}
\begin{DoxyCompactList}\small\item\em MM32 MCU Interrupt Handle \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{reg__common_8h_a4127d1b31aaf336fab3d7329d117f448}\label{reg__common_8h_a4127d1b31aaf336fab3d7329d117f448}} 
\index{reg\_common.h@{reg\_common.h}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~(0)}



Cortex-\/\+M3 does not provide a MPU present or not 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00073}{73}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}\label{reg__common_8h_ae3fe3587d5100c787e02102ce3944460}} 
\index{reg\_common.h@{reg\_common.h}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~(4)}



Cortex-\/\+M3 uses 4 Bits for the Priority Levels 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00075}{75}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab58771b4ec03f9bdddc84770f7c95c68}\label{reg__common_8h_ab58771b4ec03f9bdddc84770f7c95c68}} 
\index{reg\_common.h@{reg\_common.h}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~(0)}



Set to 1 if different Sys\+Tick Config is used 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00079}{79}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aeedaa71d22a1948492365e2cd26cfd46}\label{reg__common_8h_aeedaa71d22a1948492365e2cd26cfd46}} 
\index{reg\_common.h@{reg\_common.h}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00181}{181}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa27ad599cc2a027bb88877fec324bbf4}\label{reg__common_8h_aa27ad599cc2a027bb88877fec324bbf4}} 
\index{reg\_common.h@{reg\_common.h}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x20000000)}



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00182}{182}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}\label{reg__common_8h_a92eb5d49730765d2abd0f5b09548f9f5}} 
\index{reg\_common.h@{reg\_common.h}!AHBPERIPH\_BASE@{AHBPERIPH\_BASE}}
\index{AHBPERIPH\_BASE@{AHBPERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{AHBPERIPH\_BASE}{AHBPERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHBPERIPH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)}



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00180}{180}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}\label{reg__common_8h_a45666d911f39addd4c8c0a0ac3388cfb}} 
\index{reg\_common.h@{reg\_common.h}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{APB1PERIPH\_BASE}{APB1PERIPH\_BASE}}
{\footnotesize\ttfamily \#define APB1\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00000000)}



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00178}{178}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a25b99d6065f1c8f751e78f43ade652cb}\label{reg__common_8h_a25b99d6065f1c8f751e78f43ade652cb}} 
\index{reg\_common.h@{reg\_common.h}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{APB2PERIPH\_BASE}{APB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define APB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)}



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00179}{179}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab20a23a9da3e8c63231551419dce1138}\label{reg__common_8h_ab20a23a9da3e8c63231551419dce1138}} 
\index{reg\_common.h@{reg\_common.h}!EEPROM\_BASE@{EEPROM\_BASE}}
\index{EEPROM\_BASE@{EEPROM\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{EEPROM\_BASE}{EEPROM\_BASE}}
{\footnotesize\ttfamily \#define EEPROM\+\_\+\+BASE~(0x08100000U)}



EEPROM base address in the alias region 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00172}{172}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{reg__common_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{reg\_common.h@{reg\_common.h}!HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}}
\index{HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{HSE\_STARTUP\_TIMEOUT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~(0x0500U)}



Time out for HSE start up. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00035}{35}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{reg__common_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{reg\_common.h@{reg\_common.h}!HSE\_VALUE@{HSE\_VALUE}}
\index{HSE\_VALUE@{HSE\_VALUE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{HSE\_VALUE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+VALUE~(8000000U)}



Value of the External oscillator in Hz. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00043}{43}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a11788afd3ef20a7ef342384bcb6001c3}\label{reg__common_8h_a11788afd3ef20a7ef342384bcb6001c3}} 
\index{reg\_common.h@{reg\_common.h}!HSI\_DIV6@{HSI\_DIV6}}
\index{HSI\_DIV6@{HSI\_DIV6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{HSI\_DIV6}{HSI\_DIV6}}
{\footnotesize\ttfamily \#define HSI\+\_\+\+DIV6~(8000000U)}



Value of the Internal oscillator in Hz. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00050}{50}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{reg__common_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{reg\_common.h@{reg\_common.h}!HSI\_VALUE@{HSI\_VALUE}}
\index{HSI\_VALUE@{HSI\_VALUE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define HSI\+\_\+\+VALUE~(8000000U)}



Value of the Internal oscillator in Hz. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aee9d6c09484289993593170c29f4d425}\label{reg__common_8h_aee9d6c09484289993593170c29f4d425}} 
\index{reg\_common.h@{reg\_common.h}!HSI\_VALUE\_PLL\_ON@{HSI\_VALUE\_PLL\_ON}}
\index{HSI\_VALUE\_PLL\_ON@{HSI\_VALUE\_PLL\_ON}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE\_PLL\_ON}{HSI\_VALUE\_PLL\_ON}}
{\footnotesize\ttfamily \#define HSI\+\_\+\+VALUE\+\_\+\+PLL\+\_\+\+ON~(8000000U)}



Value of the Internal oscillator in Hz. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00049}{49}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4872023e65449c0506aac3ea6bec99e9}\label{reg__common_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{reg\_common.h@{reg\_common.h}!LSI\_VALUE@{LSI\_VALUE}}
\index{LSI\_VALUE@{LSI\_VALUE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{LSI\_VALUE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define LSI\+\_\+\+VALUE~(40000U)}



Value of the Internal oscillator in Hz. 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00054}{54}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a00015005adbb6e281ac05f29b862772b}\label{reg__common_8h_a00015005adbb6e281ac05f29b862772b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE@{NVIC\_IABR\_ACTIVE}}
\index{NVIC\_IABR\_ACTIVE@{NVIC\_IABR\_ACTIVE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE}{NVIC\_IABR\_ACTIVE}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE~(0x\+FFFFFFFFU)}



NVIC\+\_\+\+IABR Register Bit Definition 

Interrupt active flags 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00352}{352}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af96b2c2bf18a5845f65c23761f35c20c}\label{reg__common_8h_af96b2c2bf18a5845f65c23761f35c20c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_0@{NVIC\_IABR\_ACTIVE\_0}}
\index{NVIC\_IABR\_ACTIVE\_0@{NVIC\_IABR\_ACTIVE\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_0}{NVIC\_IABR\_ACTIVE\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+0~(0x00000001U)}



bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00353}{353}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a29b032782f6ee599b3e6c67a915f2a77}\label{reg__common_8h_a29b032782f6ee599b3e6c67a915f2a77}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_1@{NVIC\_IABR\_ACTIVE\_1}}
\index{NVIC\_IABR\_ACTIVE\_1@{NVIC\_IABR\_ACTIVE\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_1}{NVIC\_IABR\_ACTIVE\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+1~(0x00000002U)}



bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00354}{354}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1c29cb59542e009f5908814bc73f699a}\label{reg__common_8h_a1c29cb59542e009f5908814bc73f699a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_10@{NVIC\_IABR\_ACTIVE\_10}}
\index{NVIC\_IABR\_ACTIVE\_10@{NVIC\_IABR\_ACTIVE\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_10}{NVIC\_IABR\_ACTIVE\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+10~(0x00000400U)}



bit 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00363}{363}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aae3ac5a2c4b87dc781facd9f0ab2faa9}\label{reg__common_8h_aae3ac5a2c4b87dc781facd9f0ab2faa9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_11@{NVIC\_IABR\_ACTIVE\_11}}
\index{NVIC\_IABR\_ACTIVE\_11@{NVIC\_IABR\_ACTIVE\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_11}{NVIC\_IABR\_ACTIVE\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+11~(0x00000800U)}



bit 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00364}{364}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af67765093e4ee4b2911e5f29b011e1a1}\label{reg__common_8h_af67765093e4ee4b2911e5f29b011e1a1}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_12@{NVIC\_IABR\_ACTIVE\_12}}
\index{NVIC\_IABR\_ACTIVE\_12@{NVIC\_IABR\_ACTIVE\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_12}{NVIC\_IABR\_ACTIVE\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+12~(0x00001000U)}



bit 12 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00365}{365}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a29b52deba459b2a9a6d2379c9b0b0c26}\label{reg__common_8h_a29b52deba459b2a9a6d2379c9b0b0c26}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_13@{NVIC\_IABR\_ACTIVE\_13}}
\index{NVIC\_IABR\_ACTIVE\_13@{NVIC\_IABR\_ACTIVE\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_13}{NVIC\_IABR\_ACTIVE\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+13~(0x00002000U)}



bit 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00366}{366}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a393379d79019d81602dbc4311edc21fe}\label{reg__common_8h_a393379d79019d81602dbc4311edc21fe}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_14@{NVIC\_IABR\_ACTIVE\_14}}
\index{NVIC\_IABR\_ACTIVE\_14@{NVIC\_IABR\_ACTIVE\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_14}{NVIC\_IABR\_ACTIVE\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+14~(0x00004000U)}



bit 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00367}{367}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab9abe638115ec30e599c34c839515dd4}\label{reg__common_8h_ab9abe638115ec30e599c34c839515dd4}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_15@{NVIC\_IABR\_ACTIVE\_15}}
\index{NVIC\_IABR\_ACTIVE\_15@{NVIC\_IABR\_ACTIVE\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_15}{NVIC\_IABR\_ACTIVE\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+15~(0x00008000U)}



bit 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00368}{368}} 行定义.

\mbox{\Hypertarget{reg__common_8h_adac87de01e114b011a900bca17e7b729}\label{reg__common_8h_adac87de01e114b011a900bca17e7b729}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_16@{NVIC\_IABR\_ACTIVE\_16}}
\index{NVIC\_IABR\_ACTIVE\_16@{NVIC\_IABR\_ACTIVE\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_16}{NVIC\_IABR\_ACTIVE\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+16~(0x00010000U)}



bit 16 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00369}{369}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac7a870327f07feef53199fe4befb2464}\label{reg__common_8h_ac7a870327f07feef53199fe4befb2464}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_17@{NVIC\_IABR\_ACTIVE\_17}}
\index{NVIC\_IABR\_ACTIVE\_17@{NVIC\_IABR\_ACTIVE\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_17}{NVIC\_IABR\_ACTIVE\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+17~(0x00020000U)}



bit 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00370}{370}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a16bd00a6c07b193fa07761bc4c68cf1a}\label{reg__common_8h_a16bd00a6c07b193fa07761bc4c68cf1a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_18@{NVIC\_IABR\_ACTIVE\_18}}
\index{NVIC\_IABR\_ACTIVE\_18@{NVIC\_IABR\_ACTIVE\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_18}{NVIC\_IABR\_ACTIVE\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+18~(0x00040000U)}



bit 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00371}{371}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5368786bfb44b9d31c62c180cf089b77}\label{reg__common_8h_a5368786bfb44b9d31c62c180cf089b77}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_19@{NVIC\_IABR\_ACTIVE\_19}}
\index{NVIC\_IABR\_ACTIVE\_19@{NVIC\_IABR\_ACTIVE\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_19}{NVIC\_IABR\_ACTIVE\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+19~(0x00080000U)}



bit 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00372}{372}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a87128e17a9e614347d5b27f2e53c92cc}\label{reg__common_8h_a87128e17a9e614347d5b27f2e53c92cc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_2@{NVIC\_IABR\_ACTIVE\_2}}
\index{NVIC\_IABR\_ACTIVE\_2@{NVIC\_IABR\_ACTIVE\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_2}{NVIC\_IABR\_ACTIVE\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+2~(0x00000004U)}



bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00355}{355}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aad1a8c8e757e6d7a30c4dc2073693724}\label{reg__common_8h_aad1a8c8e757e6d7a30c4dc2073693724}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_20@{NVIC\_IABR\_ACTIVE\_20}}
\index{NVIC\_IABR\_ACTIVE\_20@{NVIC\_IABR\_ACTIVE\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_20}{NVIC\_IABR\_ACTIVE\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+20~(0x00100000U)}



bit 20 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00373}{373}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a89fc27cdcb3a0291dcb03b8d2537b566}\label{reg__common_8h_a89fc27cdcb3a0291dcb03b8d2537b566}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_21@{NVIC\_IABR\_ACTIVE\_21}}
\index{NVIC\_IABR\_ACTIVE\_21@{NVIC\_IABR\_ACTIVE\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_21}{NVIC\_IABR\_ACTIVE\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+21~(0x00200000U)}



bit 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00374}{374}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1a1e16e90060fae9442e54a02aade2c3}\label{reg__common_8h_a1a1e16e90060fae9442e54a02aade2c3}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_22@{NVIC\_IABR\_ACTIVE\_22}}
\index{NVIC\_IABR\_ACTIVE\_22@{NVIC\_IABR\_ACTIVE\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_22}{NVIC\_IABR\_ACTIVE\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+22~(0x00400000U)}



bit 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00375}{375}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a423a9b1f0e4d06137bceaea3d482d7f9}\label{reg__common_8h_a423a9b1f0e4d06137bceaea3d482d7f9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_23@{NVIC\_IABR\_ACTIVE\_23}}
\index{NVIC\_IABR\_ACTIVE\_23@{NVIC\_IABR\_ACTIVE\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_23}{NVIC\_IABR\_ACTIVE\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+23~(0x00800000U)}



bit 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00376}{376}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2a7cb5ecc8420bde213d4e25d698bad0}\label{reg__common_8h_a2a7cb5ecc8420bde213d4e25d698bad0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_24@{NVIC\_IABR\_ACTIVE\_24}}
\index{NVIC\_IABR\_ACTIVE\_24@{NVIC\_IABR\_ACTIVE\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_24}{NVIC\_IABR\_ACTIVE\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+24~(0x01000000U)}



bit 24 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00377}{377}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3be82eac5db87b085ced6424940e36d7}\label{reg__common_8h_a3be82eac5db87b085ced6424940e36d7}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_25@{NVIC\_IABR\_ACTIVE\_25}}
\index{NVIC\_IABR\_ACTIVE\_25@{NVIC\_IABR\_ACTIVE\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_25}{NVIC\_IABR\_ACTIVE\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+25~(0x02000000U)}



bit 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00378}{378}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5b17346a5573c34ca0d8fc3e8ebee702}\label{reg__common_8h_a5b17346a5573c34ca0d8fc3e8ebee702}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_26@{NVIC\_IABR\_ACTIVE\_26}}
\index{NVIC\_IABR\_ACTIVE\_26@{NVIC\_IABR\_ACTIVE\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_26}{NVIC\_IABR\_ACTIVE\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+26~(0x04000000U)}



bit 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00379}{379}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2a42e366c56ce09eb944c8f20c520004}\label{reg__common_8h_a2a42e366c56ce09eb944c8f20c520004}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_27@{NVIC\_IABR\_ACTIVE\_27}}
\index{NVIC\_IABR\_ACTIVE\_27@{NVIC\_IABR\_ACTIVE\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_27}{NVIC\_IABR\_ACTIVE\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+27~(0x08000000U)}



bit 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00380}{380}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad2736661ca2d3411bede3dfdbe51edbb}\label{reg__common_8h_ad2736661ca2d3411bede3dfdbe51edbb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_28@{NVIC\_IABR\_ACTIVE\_28}}
\index{NVIC\_IABR\_ACTIVE\_28@{NVIC\_IABR\_ACTIVE\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_28}{NVIC\_IABR\_ACTIVE\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+28~(0x10000000U)}



bit 28 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00381}{381}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9e2b52a462248fe00401170951e51e10}\label{reg__common_8h_a9e2b52a462248fe00401170951e51e10}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_29@{NVIC\_IABR\_ACTIVE\_29}}
\index{NVIC\_IABR\_ACTIVE\_29@{NVIC\_IABR\_ACTIVE\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_29}{NVIC\_IABR\_ACTIVE\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+29~(0x20000000U)}



bit 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00382}{382}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0b70628725abd184e4f3258f25552ad4}\label{reg__common_8h_a0b70628725abd184e4f3258f25552ad4}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_3@{NVIC\_IABR\_ACTIVE\_3}}
\index{NVIC\_IABR\_ACTIVE\_3@{NVIC\_IABR\_ACTIVE\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_3}{NVIC\_IABR\_ACTIVE\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+3~(0x00000008U)}



bit 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00356}{356}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a41ab2699910a3c837f177b81e5c40d33}\label{reg__common_8h_a41ab2699910a3c837f177b81e5c40d33}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_30@{NVIC\_IABR\_ACTIVE\_30}}
\index{NVIC\_IABR\_ACTIVE\_30@{NVIC\_IABR\_ACTIVE\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_30}{NVIC\_IABR\_ACTIVE\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+30~(0x40000000U)}



bit 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00383}{383}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7816041fba7d83cd8b3dd1ba10f80c4a}\label{reg__common_8h_a7816041fba7d83cd8b3dd1ba10f80c4a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_31@{NVIC\_IABR\_ACTIVE\_31}}
\index{NVIC\_IABR\_ACTIVE\_31@{NVIC\_IABR\_ACTIVE\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_31}{NVIC\_IABR\_ACTIVE\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+31~(0x80000000U)}



bit 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00384}{384}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad31486ae04d73eace12011a850855ffc}\label{reg__common_8h_ad31486ae04d73eace12011a850855ffc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_4@{NVIC\_IABR\_ACTIVE\_4}}
\index{NVIC\_IABR\_ACTIVE\_4@{NVIC\_IABR\_ACTIVE\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_4}{NVIC\_IABR\_ACTIVE\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+4~(0x00000010U)}



bit 4 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00357}{357}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aabdfde449fc6a3c5c6bf5236ebbd14e5}\label{reg__common_8h_aabdfde449fc6a3c5c6bf5236ebbd14e5}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_5@{NVIC\_IABR\_ACTIVE\_5}}
\index{NVIC\_IABR\_ACTIVE\_5@{NVIC\_IABR\_ACTIVE\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_5}{NVIC\_IABR\_ACTIVE\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+5~(0x00000020U)}



bit 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00358}{358}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9888c42aada7bd962b44a207954f7209}\label{reg__common_8h_a9888c42aada7bd962b44a207954f7209}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_6@{NVIC\_IABR\_ACTIVE\_6}}
\index{NVIC\_IABR\_ACTIVE\_6@{NVIC\_IABR\_ACTIVE\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_6}{NVIC\_IABR\_ACTIVE\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+6~(0x00000040U)}



bit 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00359}{359}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9028f6886fca410cb526352999f4911a}\label{reg__common_8h_a9028f6886fca410cb526352999f4911a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_7@{NVIC\_IABR\_ACTIVE\_7}}
\index{NVIC\_IABR\_ACTIVE\_7@{NVIC\_IABR\_ACTIVE\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_7}{NVIC\_IABR\_ACTIVE\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+7~(0x00000080U)}



bit 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00360}{360}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a101fc66c184d311ee995db2c8c82ef95}\label{reg__common_8h_a101fc66c184d311ee995db2c8c82ef95}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_8@{NVIC\_IABR\_ACTIVE\_8}}
\index{NVIC\_IABR\_ACTIVE\_8@{NVIC\_IABR\_ACTIVE\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_8}{NVIC\_IABR\_ACTIVE\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+8~(0x00000100U)}



bit 8 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00361}{361}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aed6521600ff1bccc832e252b1b5676dd}\label{reg__common_8h_aed6521600ff1bccc832e252b1b5676dd}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IABR\_ACTIVE\_9@{NVIC\_IABR\_ACTIVE\_9}}
\index{NVIC\_IABR\_ACTIVE\_9@{NVIC\_IABR\_ACTIVE\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_9}{NVIC\_IABR\_ACTIVE\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+9~(0x00000200U)}



bit 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00362}{362}} 行定义.

\mbox{\Hypertarget{reg__common_8h_abb8048ac27c64c34aef747eb3845f07d}\label{reg__common_8h_abb8048ac27c64c34aef747eb3845f07d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA@{NVIC\_ICER\_CLRENA}}
\index{NVIC\_ICER\_CLRENA@{NVIC\_ICER\_CLRENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA}{NVIC\_ICER\_CLRENA}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA~(0x\+FFFFFFFFU)}



NVIC\+\_\+\+ICER Register Bit Definition 

Interrupt clear-\/enable bits 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00241}{241}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad7c0e8d7ead740fbbc6efe1b44336c4d}\label{reg__common_8h_ad7c0e8d7ead740fbbc6efe1b44336c4d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_0@{NVIC\_ICER\_CLRENA\_0}}
\index{NVIC\_ICER\_CLRENA\_0@{NVIC\_ICER\_CLRENA\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_0}{NVIC\_ICER\_CLRENA\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+0~(0x00000001U)}



bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00242}{242}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a701dd2c4365790c5a9506ecc41f9fe3c}\label{reg__common_8h_a701dd2c4365790c5a9506ecc41f9fe3c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_1@{NVIC\_ICER\_CLRENA\_1}}
\index{NVIC\_ICER\_CLRENA\_1@{NVIC\_ICER\_CLRENA\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_1}{NVIC\_ICER\_CLRENA\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+1~(0x00000002U)}



bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00243}{243}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad9b17e9837b0b1ccf28f7309afba8aa7}\label{reg__common_8h_ad9b17e9837b0b1ccf28f7309afba8aa7}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_10@{NVIC\_ICER\_CLRENA\_10}}
\index{NVIC\_ICER\_CLRENA\_10@{NVIC\_ICER\_CLRENA\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_10}{NVIC\_ICER\_CLRENA\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+10~(0x00000400U)}



bit 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00252}{252}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae1e4b35a58a123c2e8fa4edb7e81aaeb}\label{reg__common_8h_ae1e4b35a58a123c2e8fa4edb7e81aaeb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_11@{NVIC\_ICER\_CLRENA\_11}}
\index{NVIC\_ICER\_CLRENA\_11@{NVIC\_ICER\_CLRENA\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_11}{NVIC\_ICER\_CLRENA\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+11~(0x00000800U)}



bit 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00253}{253}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a521ef47669c32ba4b6fb34cdee181115}\label{reg__common_8h_a521ef47669c32ba4b6fb34cdee181115}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_12@{NVIC\_ICER\_CLRENA\_12}}
\index{NVIC\_ICER\_CLRENA\_12@{NVIC\_ICER\_CLRENA\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_12}{NVIC\_ICER\_CLRENA\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+12~(0x00001000U)}



bit 12 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00254}{254}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6f787e52461b5e3f777290ac4b8ff6fc}\label{reg__common_8h_a6f787e52461b5e3f777290ac4b8ff6fc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_13@{NVIC\_ICER\_CLRENA\_13}}
\index{NVIC\_ICER\_CLRENA\_13@{NVIC\_ICER\_CLRENA\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_13}{NVIC\_ICER\_CLRENA\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+13~(0x00002000U)}



bit 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00255}{255}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac937ce62879648e947d70a4db16727f0}\label{reg__common_8h_ac937ce62879648e947d70a4db16727f0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_14@{NVIC\_ICER\_CLRENA\_14}}
\index{NVIC\_ICER\_CLRENA\_14@{NVIC\_ICER\_CLRENA\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_14}{NVIC\_ICER\_CLRENA\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+14~(0x00004000U)}



bit 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00256}{256}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa6a88004a2ac9b270d73ab1ff53300bb}\label{reg__common_8h_aa6a88004a2ac9b270d73ab1ff53300bb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_15@{NVIC\_ICER\_CLRENA\_15}}
\index{NVIC\_ICER\_CLRENA\_15@{NVIC\_ICER\_CLRENA\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_15}{NVIC\_ICER\_CLRENA\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+15~(0x00008000U)}



bit 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00257}{257}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a73de40429d453b0a63ea4ed788e949f0}\label{reg__common_8h_a73de40429d453b0a63ea4ed788e949f0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_16@{NVIC\_ICER\_CLRENA\_16}}
\index{NVIC\_ICER\_CLRENA\_16@{NVIC\_ICER\_CLRENA\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_16}{NVIC\_ICER\_CLRENA\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+16~(0x00010000U)}



bit 16 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00258}{258}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a393cfbe5e1ce46220aa5ebd9a1891d97}\label{reg__common_8h_a393cfbe5e1ce46220aa5ebd9a1891d97}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_17@{NVIC\_ICER\_CLRENA\_17}}
\index{NVIC\_ICER\_CLRENA\_17@{NVIC\_ICER\_CLRENA\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_17}{NVIC\_ICER\_CLRENA\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+17~(0x00020000U)}



bit 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00259}{259}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7fa2d0859938af8374b0ee52c7acb04b}\label{reg__common_8h_a7fa2d0859938af8374b0ee52c7acb04b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_18@{NVIC\_ICER\_CLRENA\_18}}
\index{NVIC\_ICER\_CLRENA\_18@{NVIC\_ICER\_CLRENA\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_18}{NVIC\_ICER\_CLRENA\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+18~(0x00040000U)}



bit 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00260}{260}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a02572a777aeac75a01c94f56e23ff07b}\label{reg__common_8h_a02572a777aeac75a01c94f56e23ff07b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_19@{NVIC\_ICER\_CLRENA\_19}}
\index{NVIC\_ICER\_CLRENA\_19@{NVIC\_ICER\_CLRENA\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_19}{NVIC\_ICER\_CLRENA\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+19~(0x00080000U)}



bit 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00261}{261}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ace5cb2478698a64c214d63d79aeeed75}\label{reg__common_8h_ace5cb2478698a64c214d63d79aeeed75}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_2@{NVIC\_ICER\_CLRENA\_2}}
\index{NVIC\_ICER\_CLRENA\_2@{NVIC\_ICER\_CLRENA\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_2}{NVIC\_ICER\_CLRENA\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+2~(0x00000004U)}



bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00244}{244}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8df2313e7432cabddba0b974b8f4f020}\label{reg__common_8h_a8df2313e7432cabddba0b974b8f4f020}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_20@{NVIC\_ICER\_CLRENA\_20}}
\index{NVIC\_ICER\_CLRENA\_20@{NVIC\_ICER\_CLRENA\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_20}{NVIC\_ICER\_CLRENA\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+20~(0x00100000U)}



bit 20 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00262}{262}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a16c4599364e72b2d88ac386144a3fe7e}\label{reg__common_8h_a16c4599364e72b2d88ac386144a3fe7e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_21@{NVIC\_ICER\_CLRENA\_21}}
\index{NVIC\_ICER\_CLRENA\_21@{NVIC\_ICER\_CLRENA\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_21}{NVIC\_ICER\_CLRENA\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+21~(0x00200000U)}



bit 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00263}{263}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a16b9bade4bebc1c058325e1aafc3fd8f}\label{reg__common_8h_a16b9bade4bebc1c058325e1aafc3fd8f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_22@{NVIC\_ICER\_CLRENA\_22}}
\index{NVIC\_ICER\_CLRENA\_22@{NVIC\_ICER\_CLRENA\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_22}{NVIC\_ICER\_CLRENA\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+22~(0x00400000U)}



bit 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00264}{264}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa92531bd55ca6aa771993210d485c0f7}\label{reg__common_8h_aa92531bd55ca6aa771993210d485c0f7}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_23@{NVIC\_ICER\_CLRENA\_23}}
\index{NVIC\_ICER\_CLRENA\_23@{NVIC\_ICER\_CLRENA\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_23}{NVIC\_ICER\_CLRENA\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+23~(0x00800000U)}



bit 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00265}{265}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab41766a9f4345819d8eea33b8753b9f6}\label{reg__common_8h_ab41766a9f4345819d8eea33b8753b9f6}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_24@{NVIC\_ICER\_CLRENA\_24}}
\index{NVIC\_ICER\_CLRENA\_24@{NVIC\_ICER\_CLRENA\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_24}{NVIC\_ICER\_CLRENA\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+24~(0x01000000U)}



bit 24 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00266}{266}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac1bb79682735090f6c1bbf2b298f6c5b}\label{reg__common_8h_ac1bb79682735090f6c1bbf2b298f6c5b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_25@{NVIC\_ICER\_CLRENA\_25}}
\index{NVIC\_ICER\_CLRENA\_25@{NVIC\_ICER\_CLRENA\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_25}{NVIC\_ICER\_CLRENA\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+25~(0x02000000U)}



bit 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00267}{267}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0e63dfa3c37961071f48a76fd34e92e9}\label{reg__common_8h_a0e63dfa3c37961071f48a76fd34e92e9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_26@{NVIC\_ICER\_CLRENA\_26}}
\index{NVIC\_ICER\_CLRENA\_26@{NVIC\_ICER\_CLRENA\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_26}{NVIC\_ICER\_CLRENA\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+26~(0x04000000U)}



bit 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00268}{268}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ada1793fa80d1a517c94dc975dc1270bc}\label{reg__common_8h_ada1793fa80d1a517c94dc975dc1270bc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_27@{NVIC\_ICER\_CLRENA\_27}}
\index{NVIC\_ICER\_CLRENA\_27@{NVIC\_ICER\_CLRENA\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_27}{NVIC\_ICER\_CLRENA\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+27~(0x08000000U)}



bit 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00269}{269}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9b389b9803af7187df08ab3031be9509}\label{reg__common_8h_a9b389b9803af7187df08ab3031be9509}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_28@{NVIC\_ICER\_CLRENA\_28}}
\index{NVIC\_ICER\_CLRENA\_28@{NVIC\_ICER\_CLRENA\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_28}{NVIC\_ICER\_CLRENA\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+28~(0x10000000U)}



bit 28 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00270}{270}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acac7e634d9726387b9026c9504e52582}\label{reg__common_8h_acac7e634d9726387b9026c9504e52582}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_29@{NVIC\_ICER\_CLRENA\_29}}
\index{NVIC\_ICER\_CLRENA\_29@{NVIC\_ICER\_CLRENA\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_29}{NVIC\_ICER\_CLRENA\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+29~(0x20000000U)}



bit 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00271}{271}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aff9f3ef9ac99c1b266ab1d8963b36560}\label{reg__common_8h_aff9f3ef9ac99c1b266ab1d8963b36560}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_3@{NVIC\_ICER\_CLRENA\_3}}
\index{NVIC\_ICER\_CLRENA\_3@{NVIC\_ICER\_CLRENA\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_3}{NVIC\_ICER\_CLRENA\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+3~(0x00000008U)}



bit 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00245}{245}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a11d39e1daa7b9c636fe16951745b011d}\label{reg__common_8h_a11d39e1daa7b9c636fe16951745b011d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_30@{NVIC\_ICER\_CLRENA\_30}}
\index{NVIC\_ICER\_CLRENA\_30@{NVIC\_ICER\_CLRENA\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_30}{NVIC\_ICER\_CLRENA\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+30~(0x40000000U)}



bit 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00272}{272}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afb10af18569712590c4db5476292cf6f}\label{reg__common_8h_afb10af18569712590c4db5476292cf6f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_31@{NVIC\_ICER\_CLRENA\_31}}
\index{NVIC\_ICER\_CLRENA\_31@{NVIC\_ICER\_CLRENA\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_31}{NVIC\_ICER\_CLRENA\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+31~(0x80000000U)}



bit 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00273}{273}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a892fafa00274551ee17971c5f419138b}\label{reg__common_8h_a892fafa00274551ee17971c5f419138b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_4@{NVIC\_ICER\_CLRENA\_4}}
\index{NVIC\_ICER\_CLRENA\_4@{NVIC\_ICER\_CLRENA\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_4}{NVIC\_ICER\_CLRENA\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+4~(0x00000010U)}



bit 4 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00246}{246}} 行定义.

\mbox{\Hypertarget{reg__common_8h_adfd48066d81ddc85be2cb4dd71ddcb60}\label{reg__common_8h_adfd48066d81ddc85be2cb4dd71ddcb60}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_5@{NVIC\_ICER\_CLRENA\_5}}
\index{NVIC\_ICER\_CLRENA\_5@{NVIC\_ICER\_CLRENA\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_5}{NVIC\_ICER\_CLRENA\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+5~(0x00000020U)}



bit 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00247}{247}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6a92307738d1730bd21d55c6c065b526}\label{reg__common_8h_a6a92307738d1730bd21d55c6c065b526}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_6@{NVIC\_ICER\_CLRENA\_6}}
\index{NVIC\_ICER\_CLRENA\_6@{NVIC\_ICER\_CLRENA\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_6}{NVIC\_ICER\_CLRENA\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+6~(0x00000040U)}



bit 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00248}{248}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad7132ff32947d90bf2f537591e77823c}\label{reg__common_8h_ad7132ff32947d90bf2f537591e77823c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_7@{NVIC\_ICER\_CLRENA\_7}}
\index{NVIC\_ICER\_CLRENA\_7@{NVIC\_ICER\_CLRENA\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_7}{NVIC\_ICER\_CLRENA\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+7~(0x00000080U)}



bit 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00249}{249}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a08b4758eebf43cc2bfc8183a3517c8c0}\label{reg__common_8h_a08b4758eebf43cc2bfc8183a3517c8c0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_8@{NVIC\_ICER\_CLRENA\_8}}
\index{NVIC\_ICER\_CLRENA\_8@{NVIC\_ICER\_CLRENA\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_8}{NVIC\_ICER\_CLRENA\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+8~(0x00000100U)}



bit 8 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00250}{250}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5f11ecc81c128ad3ef27899cd2a048dd}\label{reg__common_8h_a5f11ecc81c128ad3ef27899cd2a048dd}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICER\_CLRENA\_9@{NVIC\_ICER\_CLRENA\_9}}
\index{NVIC\_ICER\_CLRENA\_9@{NVIC\_ICER\_CLRENA\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_9}{NVIC\_ICER\_CLRENA\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+9~(0x00000200U)}



bit 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00251}{251}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae3c6a7e54654b4873816afad7984fbb0}\label{reg__common_8h_ae3c6a7e54654b4873816afad7984fbb0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND@{NVIC\_ICPR\_CLRPEND}}
\index{NVIC\_ICPR\_CLRPEND@{NVIC\_ICPR\_CLRPEND}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND}{NVIC\_ICPR\_CLRPEND}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND~(0x\+FFFFFFFFU)}



NVIC\+\_\+\+ICPR Register Bit Definition 

Interrupt clear-\/pending bits 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00315}{315}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afecd77abe8ff78b4679c965b11e31ac3}\label{reg__common_8h_afecd77abe8ff78b4679c965b11e31ac3}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_0@{NVIC\_ICPR\_CLRPEND\_0}}
\index{NVIC\_ICPR\_CLRPEND\_0@{NVIC\_ICPR\_CLRPEND\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_0}{NVIC\_ICPR\_CLRPEND\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+0~(0x00000001U)}



bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00316}{316}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad1a68ba7be8374cbedfe18c15a852100}\label{reg__common_8h_ad1a68ba7be8374cbedfe18c15a852100}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_1@{NVIC\_ICPR\_CLRPEND\_1}}
\index{NVIC\_ICPR\_CLRPEND\_1@{NVIC\_ICPR\_CLRPEND\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_1}{NVIC\_ICPR\_CLRPEND\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+1~(0x00000002U)}



bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00317}{317}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae9631ca376fd2fb30ca9fba782dbcebc}\label{reg__common_8h_ae9631ca376fd2fb30ca9fba782dbcebc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_10@{NVIC\_ICPR\_CLRPEND\_10}}
\index{NVIC\_ICPR\_CLRPEND\_10@{NVIC\_ICPR\_CLRPEND\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_10}{NVIC\_ICPR\_CLRPEND\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+10~(0x00000400U)}



bit 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00326}{326}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a65a8a83be00f68acd6d3a6d8dcd81c73}\label{reg__common_8h_a65a8a83be00f68acd6d3a6d8dcd81c73}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_11@{NVIC\_ICPR\_CLRPEND\_11}}
\index{NVIC\_ICPR\_CLRPEND\_11@{NVIC\_ICPR\_CLRPEND\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_11}{NVIC\_ICPR\_CLRPEND\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+11~(0x00000800U)}



bit 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00327}{327}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac1535690e1151004707902cc49f280d2}\label{reg__common_8h_ac1535690e1151004707902cc49f280d2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_12@{NVIC\_ICPR\_CLRPEND\_12}}
\index{NVIC\_ICPR\_CLRPEND\_12@{NVIC\_ICPR\_CLRPEND\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_12}{NVIC\_ICPR\_CLRPEND\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+12~(0x00001000U)}



bit 12 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00328}{328}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a704f098169cbfd48746e6fdb647cb139}\label{reg__common_8h_a704f098169cbfd48746e6fdb647cb139}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_13@{NVIC\_ICPR\_CLRPEND\_13}}
\index{NVIC\_ICPR\_CLRPEND\_13@{NVIC\_ICPR\_CLRPEND\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_13}{NVIC\_ICPR\_CLRPEND\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+13~(0x00002000U)}



bit 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00329}{329}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a764a5bb88ee730049cdaa9823238e4eb}\label{reg__common_8h_a764a5bb88ee730049cdaa9823238e4eb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_14@{NVIC\_ICPR\_CLRPEND\_14}}
\index{NVIC\_ICPR\_CLRPEND\_14@{NVIC\_ICPR\_CLRPEND\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_14}{NVIC\_ICPR\_CLRPEND\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+14~(0x00004000U)}



bit 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00330}{330}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a641b9f2fc8a75d9a0f08ee9e764ae67e}\label{reg__common_8h_a641b9f2fc8a75d9a0f08ee9e764ae67e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_15@{NVIC\_ICPR\_CLRPEND\_15}}
\index{NVIC\_ICPR\_CLRPEND\_15@{NVIC\_ICPR\_CLRPEND\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_15}{NVIC\_ICPR\_CLRPEND\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+15~(0x00008000U)}



bit 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00331}{331}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9563b3bc48251e3048bba95dcd8ce2ed}\label{reg__common_8h_a9563b3bc48251e3048bba95dcd8ce2ed}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_16@{NVIC\_ICPR\_CLRPEND\_16}}
\index{NVIC\_ICPR\_CLRPEND\_16@{NVIC\_ICPR\_CLRPEND\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_16}{NVIC\_ICPR\_CLRPEND\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+16~(0x00010000U)}



bit 16 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00332}{332}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acafd4aa7dbd587713c5f8460021ffbbf}\label{reg__common_8h_acafd4aa7dbd587713c5f8460021ffbbf}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_17@{NVIC\_ICPR\_CLRPEND\_17}}
\index{NVIC\_ICPR\_CLRPEND\_17@{NVIC\_ICPR\_CLRPEND\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_17}{NVIC\_ICPR\_CLRPEND\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+17~(0x00020000U)}



bit 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00333}{333}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acb158cb09839a27399daaec82596bdae}\label{reg__common_8h_acb158cb09839a27399daaec82596bdae}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_18@{NVIC\_ICPR\_CLRPEND\_18}}
\index{NVIC\_ICPR\_CLRPEND\_18@{NVIC\_ICPR\_CLRPEND\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_18}{NVIC\_ICPR\_CLRPEND\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+18~(0x00040000U)}



bit 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00334}{334}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4fa77e3164f76f55c8b65716f7e78b3c}\label{reg__common_8h_a4fa77e3164f76f55c8b65716f7e78b3c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_19@{NVIC\_ICPR\_CLRPEND\_19}}
\index{NVIC\_ICPR\_CLRPEND\_19@{NVIC\_ICPR\_CLRPEND\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_19}{NVIC\_ICPR\_CLRPEND\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+19~(0x00080000U)}



bit 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00335}{335}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3ad0271ce6eb2fd787881a526acc9ecf}\label{reg__common_8h_a3ad0271ce6eb2fd787881a526acc9ecf}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_2@{NVIC\_ICPR\_CLRPEND\_2}}
\index{NVIC\_ICPR\_CLRPEND\_2@{NVIC\_ICPR\_CLRPEND\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_2}{NVIC\_ICPR\_CLRPEND\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+2~(0x00000004U)}



bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00318}{318}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a913321e79e4566f2589d0cf0cbc69951}\label{reg__common_8h_a913321e79e4566f2589d0cf0cbc69951}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_20@{NVIC\_ICPR\_CLRPEND\_20}}
\index{NVIC\_ICPR\_CLRPEND\_20@{NVIC\_ICPR\_CLRPEND\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_20}{NVIC\_ICPR\_CLRPEND\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+20~(0x00100000U)}



bit 20 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00336}{336}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a82b95b5d83cfed1dc8e93252f350738f}\label{reg__common_8h_a82b95b5d83cfed1dc8e93252f350738f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_21@{NVIC\_ICPR\_CLRPEND\_21}}
\index{NVIC\_ICPR\_CLRPEND\_21@{NVIC\_ICPR\_CLRPEND\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_21}{NVIC\_ICPR\_CLRPEND\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+21~(0x00200000U)}



bit 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00337}{337}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa48498de37ce0e3630539a40e9748ac8}\label{reg__common_8h_aa48498de37ce0e3630539a40e9748ac8}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_22@{NVIC\_ICPR\_CLRPEND\_22}}
\index{NVIC\_ICPR\_CLRPEND\_22@{NVIC\_ICPR\_CLRPEND\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_22}{NVIC\_ICPR\_CLRPEND\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+22~(0x00400000U)}



bit 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00338}{338}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7976e3ca5e53e365b2d5fe622f738800}\label{reg__common_8h_a7976e3ca5e53e365b2d5fe622f738800}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_23@{NVIC\_ICPR\_CLRPEND\_23}}
\index{NVIC\_ICPR\_CLRPEND\_23@{NVIC\_ICPR\_CLRPEND\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_23}{NVIC\_ICPR\_CLRPEND\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+23~(0x00800000U)}



bit 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00339}{339}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2a5aa740ee8b8ddcc9e28cad9cc2e287}\label{reg__common_8h_a2a5aa740ee8b8ddcc9e28cad9cc2e287}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_24@{NVIC\_ICPR\_CLRPEND\_24}}
\index{NVIC\_ICPR\_CLRPEND\_24@{NVIC\_ICPR\_CLRPEND\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_24}{NVIC\_ICPR\_CLRPEND\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+24~(0x01000000U)}



bit 24 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00340}{340}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae71fd6b864214fc20cda783f983a3b99}\label{reg__common_8h_ae71fd6b864214fc20cda783f983a3b99}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_25@{NVIC\_ICPR\_CLRPEND\_25}}
\index{NVIC\_ICPR\_CLRPEND\_25@{NVIC\_ICPR\_CLRPEND\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_25}{NVIC\_ICPR\_CLRPEND\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+25~(0x02000000U)}



bit 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00341}{341}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae5d5368aef48a813695090fd367ec4a6}\label{reg__common_8h_ae5d5368aef48a813695090fd367ec4a6}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_26@{NVIC\_ICPR\_CLRPEND\_26}}
\index{NVIC\_ICPR\_CLRPEND\_26@{NVIC\_ICPR\_CLRPEND\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_26}{NVIC\_ICPR\_CLRPEND\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+26~(0x04000000U)}



bit 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00342}{342}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8092ee7e81ecfa33294e8dc972e736a1}\label{reg__common_8h_a8092ee7e81ecfa33294e8dc972e736a1}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_27@{NVIC\_ICPR\_CLRPEND\_27}}
\index{NVIC\_ICPR\_CLRPEND\_27@{NVIC\_ICPR\_CLRPEND\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_27}{NVIC\_ICPR\_CLRPEND\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+27~(0x08000000U)}



bit 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00343}{343}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0e05fe155495b02aa07f086600d362af}\label{reg__common_8h_a0e05fe155495b02aa07f086600d362af}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_28@{NVIC\_ICPR\_CLRPEND\_28}}
\index{NVIC\_ICPR\_CLRPEND\_28@{NVIC\_ICPR\_CLRPEND\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_28}{NVIC\_ICPR\_CLRPEND\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+28~(0x10000000U)}



bit 28 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00344}{344}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acd72eea853122e43a77db5d11cf189b2}\label{reg__common_8h_acd72eea853122e43a77db5d11cf189b2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_29@{NVIC\_ICPR\_CLRPEND\_29}}
\index{NVIC\_ICPR\_CLRPEND\_29@{NVIC\_ICPR\_CLRPEND\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_29}{NVIC\_ICPR\_CLRPEND\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+29~(0x20000000U)}



bit 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00345}{345}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a601ded5d1439ded3a734b80ae3d9ac42}\label{reg__common_8h_a601ded5d1439ded3a734b80ae3d9ac42}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_3@{NVIC\_ICPR\_CLRPEND\_3}}
\index{NVIC\_ICPR\_CLRPEND\_3@{NVIC\_ICPR\_CLRPEND\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_3}{NVIC\_ICPR\_CLRPEND\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+3~(0x00000008U)}



bit 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00319}{319}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3482d26f4a66f2e345f5877e5b7d4f59}\label{reg__common_8h_a3482d26f4a66f2e345f5877e5b7d4f59}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_30@{NVIC\_ICPR\_CLRPEND\_30}}
\index{NVIC\_ICPR\_CLRPEND\_30@{NVIC\_ICPR\_CLRPEND\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_30}{NVIC\_ICPR\_CLRPEND\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+30~(0x40000000U)}



bit 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00346}{346}} 行定义.

\mbox{\Hypertarget{reg__common_8h_abfb29b21f8ac81d048b70b6ae17518ee}\label{reg__common_8h_abfb29b21f8ac81d048b70b6ae17518ee}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_31@{NVIC\_ICPR\_CLRPEND\_31}}
\index{NVIC\_ICPR\_CLRPEND\_31@{NVIC\_ICPR\_CLRPEND\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_31}{NVIC\_ICPR\_CLRPEND\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+31~(0x80000000U)}



bit 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00347}{347}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8fa186cf67d658dae40dd70cd0b55456}\label{reg__common_8h_a8fa186cf67d658dae40dd70cd0b55456}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_4@{NVIC\_ICPR\_CLRPEND\_4}}
\index{NVIC\_ICPR\_CLRPEND\_4@{NVIC\_ICPR\_CLRPEND\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_4}{NVIC\_ICPR\_CLRPEND\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+4~(0x00000010U)}



bit 4 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00320}{320}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0560ad9cc66e9a4d3b6d918745752350}\label{reg__common_8h_a0560ad9cc66e9a4d3b6d918745752350}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_5@{NVIC\_ICPR\_CLRPEND\_5}}
\index{NVIC\_ICPR\_CLRPEND\_5@{NVIC\_ICPR\_CLRPEND\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_5}{NVIC\_ICPR\_CLRPEND\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+5~(0x00000020U)}



bit 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00321}{321}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a81743f1b0f020b023cd627dc6b46eed0}\label{reg__common_8h_a81743f1b0f020b023cd627dc6b46eed0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_6@{NVIC\_ICPR\_CLRPEND\_6}}
\index{NVIC\_ICPR\_CLRPEND\_6@{NVIC\_ICPR\_CLRPEND\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_6}{NVIC\_ICPR\_CLRPEND\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+6~(0x00000040U)}



bit 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00322}{322}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a167cc46ce9628e5cbc971f9248fadbc9}\label{reg__common_8h_a167cc46ce9628e5cbc971f9248fadbc9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_7@{NVIC\_ICPR\_CLRPEND\_7}}
\index{NVIC\_ICPR\_CLRPEND\_7@{NVIC\_ICPR\_CLRPEND\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_7}{NVIC\_ICPR\_CLRPEND\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+7~(0x00000080U)}



bit 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00323}{323}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a19da2023fbcc3856feb1c5e8143d3126}\label{reg__common_8h_a19da2023fbcc3856feb1c5e8143d3126}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_8@{NVIC\_ICPR\_CLRPEND\_8}}
\index{NVIC\_ICPR\_CLRPEND\_8@{NVIC\_ICPR\_CLRPEND\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_8}{NVIC\_ICPR\_CLRPEND\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+8~(0x00000100U)}



bit 8 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00324}{324}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8047a8411c6e505edab25c0c7db179df}\label{reg__common_8h_a8047a8411c6e505edab25c0c7db179df}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ICPR\_CLRPEND\_9@{NVIC\_ICPR\_CLRPEND\_9}}
\index{NVIC\_ICPR\_CLRPEND\_9@{NVIC\_ICPR\_CLRPEND\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_9}{NVIC\_ICPR\_CLRPEND\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+9~(0x00000200U)}



bit 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00325}{325}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7a3b08d85a1acb7ceb1e099323dcccab}\label{reg__common_8h_a7a3b08d85a1acb7ceb1e099323dcccab}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR0\_PRI\_0@{NVIC\_IPR0\_PRI\_0}}
\index{NVIC\_IPR0\_PRI\_0@{NVIC\_IPR0\_PRI\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_0}{NVIC\_IPR0\_PRI\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+0~(0x000000\+FFU)}



NVIC\+\_\+\+PRI0 Register Bit Definition 

Priority of interrupt 0 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00389}{389}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a23faf79e734bfdb5799fac5916ff10cb}\label{reg__common_8h_a23faf79e734bfdb5799fac5916ff10cb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR0\_PRI\_1@{NVIC\_IPR0\_PRI\_1}}
\index{NVIC\_IPR0\_PRI\_1@{NVIC\_IPR0\_PRI\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_1}{NVIC\_IPR0\_PRI\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+1~(0x0000\+FF00U)}



Priority of interrupt 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00390}{390}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a80ea52e5abb18a63bd4c7578e47a1446}\label{reg__common_8h_a80ea52e5abb18a63bd4c7578e47a1446}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR0\_PRI\_2@{NVIC\_IPR0\_PRI\_2}}
\index{NVIC\_IPR0\_PRI\_2@{NVIC\_IPR0\_PRI\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_2}{NVIC\_IPR0\_PRI\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+2~(0x00\+FF0000U)}



Priority of interrupt 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00391}{391}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9104db3d83a6c566e8bfd2a4b33a7145}\label{reg__common_8h_a9104db3d83a6c566e8bfd2a4b33a7145}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR0\_PRI\_3@{NVIC\_IPR0\_PRI\_3}}
\index{NVIC\_IPR0\_PRI\_3@{NVIC\_IPR0\_PRI\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_3}{NVIC\_IPR0\_PRI\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+3~(0x\+FF000000U)}



Priority of interrupt 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00392}{392}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1282075e5142524bb85e3d2df0102501}\label{reg__common_8h_a1282075e5142524bb85e3d2df0102501}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR1\_PRI\_4@{NVIC\_IPR1\_PRI\_4}}
\index{NVIC\_IPR1\_PRI\_4@{NVIC\_IPR1\_PRI\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_4}{NVIC\_IPR1\_PRI\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+4~(0x000000\+FFU)}



NVIC\+\_\+\+PRI1 Register Bit Definition 

Priority of interrupt 4 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00397}{397}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa63b4e9a76d033470c30e0858306ddb2}\label{reg__common_8h_aa63b4e9a76d033470c30e0858306ddb2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR1\_PRI\_5@{NVIC\_IPR1\_PRI\_5}}
\index{NVIC\_IPR1\_PRI\_5@{NVIC\_IPR1\_PRI\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_5}{NVIC\_IPR1\_PRI\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+5~(0x0000\+FF00U)}



Priority of interrupt 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00398}{398}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8b2966818c404ea29e2db4667a3a6f41}\label{reg__common_8h_a8b2966818c404ea29e2db4667a3a6f41}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR1\_PRI\_6@{NVIC\_IPR1\_PRI\_6}}
\index{NVIC\_IPR1\_PRI\_6@{NVIC\_IPR1\_PRI\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_6}{NVIC\_IPR1\_PRI\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+6~(0x00\+FF0000U)}



Priority of interrupt 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00399}{399}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a96c1da5dac82bf4644b0a11c3a39cb2d}\label{reg__common_8h_a96c1da5dac82bf4644b0a11c3a39cb2d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR1\_PRI\_7@{NVIC\_IPR1\_PRI\_7}}
\index{NVIC\_IPR1\_PRI\_7@{NVIC\_IPR1\_PRI\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_7}{NVIC\_IPR1\_PRI\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+7~(0x\+FF000000U)}



Priority of interrupt 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00400}{400}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad2498ad6390c001f5520f17600935041}\label{reg__common_8h_ad2498ad6390c001f5520f17600935041}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR2\_PRI\_10@{NVIC\_IPR2\_PRI\_10}}
\index{NVIC\_IPR2\_PRI\_10@{NVIC\_IPR2\_PRI\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_10}{NVIC\_IPR2\_PRI\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+10~(0x00\+FF0000U)}



Priority of interrupt 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00407}{407}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a33f3bb417d3518b39303b9523c1461c1}\label{reg__common_8h_a33f3bb417d3518b39303b9523c1461c1}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR2\_PRI\_11@{NVIC\_IPR2\_PRI\_11}}
\index{NVIC\_IPR2\_PRI\_11@{NVIC\_IPR2\_PRI\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_11}{NVIC\_IPR2\_PRI\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+11~(0x\+FF000000U)}



Priority of interrupt 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00408}{408}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad02b1193affeeae87f9b1e8af4feded1}\label{reg__common_8h_ad02b1193affeeae87f9b1e8af4feded1}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR2\_PRI\_8@{NVIC\_IPR2\_PRI\_8}}
\index{NVIC\_IPR2\_PRI\_8@{NVIC\_IPR2\_PRI\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_8}{NVIC\_IPR2\_PRI\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+8~(0x000000\+FFU)}



NVIC\+\_\+\+PRI2 Register Bit Definition 

Priority of interrupt 8 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00405}{405}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a98647b92f40858b03174d73fa9aa50e2}\label{reg__common_8h_a98647b92f40858b03174d73fa9aa50e2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR2\_PRI\_9@{NVIC\_IPR2\_PRI\_9}}
\index{NVIC\_IPR2\_PRI\_9@{NVIC\_IPR2\_PRI\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_9}{NVIC\_IPR2\_PRI\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+9~(0x0000\+FF00U)}



Priority of interrupt 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00406}{406}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1a5871dc95a2ca809773a1dde818c63c}\label{reg__common_8h_a1a5871dc95a2ca809773a1dde818c63c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR3\_PRI\_12@{NVIC\_IPR3\_PRI\_12}}
\index{NVIC\_IPR3\_PRI\_12@{NVIC\_IPR3\_PRI\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_12}{NVIC\_IPR3\_PRI\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+12~(0x000000\+FFU)}



NVIC\+\_\+\+PRI3 Register Bit Definition 

Priority of interrupt 12 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00413}{413}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ada03b8dae40bf704e4bf523d1aa22496}\label{reg__common_8h_ada03b8dae40bf704e4bf523d1aa22496}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR3\_PRI\_13@{NVIC\_IPR3\_PRI\_13}}
\index{NVIC\_IPR3\_PRI\_13@{NVIC\_IPR3\_PRI\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_13}{NVIC\_IPR3\_PRI\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+13~(0x0000\+FF00U)}



Priority of interrupt 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00414}{414}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a966d733853ca1b07d12b7c66bfe7eb3c}\label{reg__common_8h_a966d733853ca1b07d12b7c66bfe7eb3c}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR3\_PRI\_14@{NVIC\_IPR3\_PRI\_14}}
\index{NVIC\_IPR3\_PRI\_14@{NVIC\_IPR3\_PRI\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_14}{NVIC\_IPR3\_PRI\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+14~(0x00\+FF0000U)}



Priority of interrupt 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00415}{415}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9bd3de39c1d0c6c9efbb9fab3b62d094}\label{reg__common_8h_a9bd3de39c1d0c6c9efbb9fab3b62d094}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR3\_PRI\_15@{NVIC\_IPR3\_PRI\_15}}
\index{NVIC\_IPR3\_PRI\_15@{NVIC\_IPR3\_PRI\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_15}{NVIC\_IPR3\_PRI\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+15~(0x\+FF000000U)}



Priority of interrupt 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00416}{416}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acbc57da3ac7ef9d6de3b0a1ad84a35c3}\label{reg__common_8h_acbc57da3ac7ef9d6de3b0a1ad84a35c3}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR4\_PRI\_16@{NVIC\_IPR4\_PRI\_16}}
\index{NVIC\_IPR4\_PRI\_16@{NVIC\_IPR4\_PRI\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_16}{NVIC\_IPR4\_PRI\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+16~(0x000000\+FFU)}



NVIC\+\_\+\+PRI4 Register Bit Definition 

Priority of interrupt 16 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00421}{421}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8fbcf647ec5f3b88447c40d82cbba784}\label{reg__common_8h_a8fbcf647ec5f3b88447c40d82cbba784}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR4\_PRI\_17@{NVIC\_IPR4\_PRI\_17}}
\index{NVIC\_IPR4\_PRI\_17@{NVIC\_IPR4\_PRI\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_17}{NVIC\_IPR4\_PRI\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+17~(0x0000\+FF00U)}



Priority of interrupt 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00422}{422}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5980ea116aae6400b74fcbb7ab69db05}\label{reg__common_8h_a5980ea116aae6400b74fcbb7ab69db05}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR4\_PRI\_18@{NVIC\_IPR4\_PRI\_18}}
\index{NVIC\_IPR4\_PRI\_18@{NVIC\_IPR4\_PRI\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_18}{NVIC\_IPR4\_PRI\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+18~(0x00\+FF0000U)}



Priority of interrupt 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00423}{423}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5d53e0b085d3151bead07fae93f507b8}\label{reg__common_8h_a5d53e0b085d3151bead07fae93f507b8}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR4\_PRI\_19@{NVIC\_IPR4\_PRI\_19}}
\index{NVIC\_IPR4\_PRI\_19@{NVIC\_IPR4\_PRI\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_19}{NVIC\_IPR4\_PRI\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+19~(0x\+FF000000U)}



Priority of interrupt 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00424}{424}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa03b60b41f202d008226bc4a9596a833}\label{reg__common_8h_aa03b60b41f202d008226bc4a9596a833}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR5\_PRI\_20@{NVIC\_IPR5\_PRI\_20}}
\index{NVIC\_IPR5\_PRI\_20@{NVIC\_IPR5\_PRI\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_20}{NVIC\_IPR5\_PRI\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+20~(0x000000\+FFU)}



NVIC\+\_\+\+PRI5 Register Bit Definition 

Priority of interrupt 20 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00429}{429}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac98a9cb7398fba35957f0d9a39451506}\label{reg__common_8h_ac98a9cb7398fba35957f0d9a39451506}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR5\_PRI\_21@{NVIC\_IPR5\_PRI\_21}}
\index{NVIC\_IPR5\_PRI\_21@{NVIC\_IPR5\_PRI\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_21}{NVIC\_IPR5\_PRI\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+21~(0x0000\+FF00U)}



Priority of interrupt 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00430}{430}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab8b37a77e86e910e5f16fec4c1bac200}\label{reg__common_8h_ab8b37a77e86e910e5f16fec4c1bac200}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR5\_PRI\_22@{NVIC\_IPR5\_PRI\_22}}
\index{NVIC\_IPR5\_PRI\_22@{NVIC\_IPR5\_PRI\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_22}{NVIC\_IPR5\_PRI\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+22~(0x00\+FF0000U)}



Priority of interrupt 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00431}{431}} 行定义.

\mbox{\Hypertarget{reg__common_8h_abc2bc84f21dc418ebca068a7a74fbf13}\label{reg__common_8h_abc2bc84f21dc418ebca068a7a74fbf13}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR5\_PRI\_23@{NVIC\_IPR5\_PRI\_23}}
\index{NVIC\_IPR5\_PRI\_23@{NVIC\_IPR5\_PRI\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_23}{NVIC\_IPR5\_PRI\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+23~(0x\+FF000000U)}



Priority of interrupt 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00432}{432}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac35639332d0dd2169659dacb334be746}\label{reg__common_8h_ac35639332d0dd2169659dacb334be746}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR6\_PRI\_24@{NVIC\_IPR6\_PRI\_24}}
\index{NVIC\_IPR6\_PRI\_24@{NVIC\_IPR6\_PRI\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_24}{NVIC\_IPR6\_PRI\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+24~(0x000000\+FFU)}



NVIC\+\_\+\+PRI6 Register Bit Definition 

Priority of interrupt 24 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00437}{437}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a31813e988f709143c47b376411b63be3}\label{reg__common_8h_a31813e988f709143c47b376411b63be3}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR6\_PRI\_25@{NVIC\_IPR6\_PRI\_25}}
\index{NVIC\_IPR6\_PRI\_25@{NVIC\_IPR6\_PRI\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_25}{NVIC\_IPR6\_PRI\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+25~(0x0000\+FF00U)}



Priority of interrupt 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00438}{438}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae874a405758adfc16a21ab2492cc01aa}\label{reg__common_8h_ae874a405758adfc16a21ab2492cc01aa}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR6\_PRI\_26@{NVIC\_IPR6\_PRI\_26}}
\index{NVIC\_IPR6\_PRI\_26@{NVIC\_IPR6\_PRI\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_26}{NVIC\_IPR6\_PRI\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+26~(0x00\+FF0000U)}



Priority of interrupt 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00439}{439}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6cc988dabd555381a1e8546e8b0d4152}\label{reg__common_8h_a6cc988dabd555381a1e8546e8b0d4152}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR6\_PRI\_27@{NVIC\_IPR6\_PRI\_27}}
\index{NVIC\_IPR6\_PRI\_27@{NVIC\_IPR6\_PRI\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_27}{NVIC\_IPR6\_PRI\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+27~(0x\+FF000000U)}



Priority of interrupt 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00440}{440}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8c01a412ea1d6b0659e53f23edaa42b9}\label{reg__common_8h_a8c01a412ea1d6b0659e53f23edaa42b9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_28@{NVIC\_IPR7\_PRI\_28}}
\index{NVIC\_IPR7\_PRI\_28@{NVIC\_IPR7\_PRI\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_28}{NVIC\_IPR7\_PRI\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+28~(0x000000\+FFU)}



NVIC\+\_\+\+PRI7 Register Bit Definition 

Priority of interrupt 28 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00445}{445}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab867187fcd218881e0309938fe902674}\label{reg__common_8h_ab867187fcd218881e0309938fe902674}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_29@{NVIC\_IPR7\_PRI\_29}}
\index{NVIC\_IPR7\_PRI\_29@{NVIC\_IPR7\_PRI\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_29}{NVIC\_IPR7\_PRI\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+29~(0x0000\+FF00U)}



Priority of interrupt 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00446}{446}} 行定义.

\mbox{\Hypertarget{reg__common_8h_abe7e7058f4cf233a7b220bfeb1048443}\label{reg__common_8h_abe7e7058f4cf233a7b220bfeb1048443}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_30@{NVIC\_IPR7\_PRI\_30}}
\index{NVIC\_IPR7\_PRI\_30@{NVIC\_IPR7\_PRI\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_30}{NVIC\_IPR7\_PRI\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+30~(0x00\+FF0000U)}



Priority of interrupt 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00447}{447}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8df57e06dd24110f7a228efa85131bbe}\label{reg__common_8h_a8df57e06dd24110f7a228efa85131bbe}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_31@{NVIC\_IPR7\_PRI\_31}}
\index{NVIC\_IPR7\_PRI\_31@{NVIC\_IPR7\_PRI\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_31}{NVIC\_IPR7\_PRI\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+31~(0x\+FF000000U)}



Priority of interrupt 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00448}{448}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa25f2cd328b163656d8a47f4e4699959}\label{reg__common_8h_aa25f2cd328b163656d8a47f4e4699959}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_32@{NVIC\_IPR7\_PRI\_32}}
\index{NVIC\_IPR7\_PRI\_32@{NVIC\_IPR7\_PRI\_32}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_32}{NVIC\_IPR7\_PRI\_32}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+32~(0x000000\+FFU)}



NVIC\+\_\+\+PRI8 Register Bit Definition 

Priority of interrupt 32 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00453}{453}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae7ca32d2aa7f88cbba458cdc9a3b1250}\label{reg__common_8h_ae7ca32d2aa7f88cbba458cdc9a3b1250}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_33@{NVIC\_IPR7\_PRI\_33}}
\index{NVIC\_IPR7\_PRI\_33@{NVIC\_IPR7\_PRI\_33}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_33}{NVIC\_IPR7\_PRI\_33}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+33~(0x0000\+FF00U)}



Priority of interrupt 33 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00454}{454}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7a865a5ea278e2bef5c95a8a77cbf47b}\label{reg__common_8h_a7a865a5ea278e2bef5c95a8a77cbf47b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_34@{NVIC\_IPR7\_PRI\_34}}
\index{NVIC\_IPR7\_PRI\_34@{NVIC\_IPR7\_PRI\_34}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_34}{NVIC\_IPR7\_PRI\_34}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+34~(0x00\+FF0000U)}



Priority of interrupt 34 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00455}{455}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aaf4ef2714cb69b0ebeef8f5ae5dea371}\label{reg__common_8h_aaf4ef2714cb69b0ebeef8f5ae5dea371}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_35@{NVIC\_IPR7\_PRI\_35}}
\index{NVIC\_IPR7\_PRI\_35@{NVIC\_IPR7\_PRI\_35}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_35}{NVIC\_IPR7\_PRI\_35}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+35~(0x\+FF000000U)}



Priority of interrupt 35 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00456}{456}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1ef96fcd2dc87c0ff166beb2b3fb80a4}\label{reg__common_8h_a1ef96fcd2dc87c0ff166beb2b3fb80a4}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_36@{NVIC\_IPR7\_PRI\_36}}
\index{NVIC\_IPR7\_PRI\_36@{NVIC\_IPR7\_PRI\_36}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_36}{NVIC\_IPR7\_PRI\_36}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+36~(0x000000\+FFU)}



NVIC\+\_\+\+PRI9 Register Bit Definition 

Priority of interrupt 36 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00461}{461}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae62de5e009f1bd5b088d84091bf59dd4}\label{reg__common_8h_ae62de5e009f1bd5b088d84091bf59dd4}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_37@{NVIC\_IPR7\_PRI\_37}}
\index{NVIC\_IPR7\_PRI\_37@{NVIC\_IPR7\_PRI\_37}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_37}{NVIC\_IPR7\_PRI\_37}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+37~(0x0000\+FF00U)}



Priority of interrupt 37 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00462}{462}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8844dff8f94d700a7ebc6a71fc6cf716}\label{reg__common_8h_a8844dff8f94d700a7ebc6a71fc6cf716}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_38@{NVIC\_IPR7\_PRI\_38}}
\index{NVIC\_IPR7\_PRI\_38@{NVIC\_IPR7\_PRI\_38}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_38}{NVIC\_IPR7\_PRI\_38}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+38~(0x00\+FF0000U)}



Priority of interrupt 38 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00463}{463}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6af9577ebdf9a466551813ee8b8e8236}\label{reg__common_8h_a6af9577ebdf9a466551813ee8b8e8236}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_39@{NVIC\_IPR7\_PRI\_39}}
\index{NVIC\_IPR7\_PRI\_39@{NVIC\_IPR7\_PRI\_39}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_39}{NVIC\_IPR7\_PRI\_39}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+39~(0x\+FF000000U)}



Priority of interrupt 39 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00464}{464}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a29dc74490447a4226ee7358180a47f69}\label{reg__common_8h_a29dc74490447a4226ee7358180a47f69}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_40@{NVIC\_IPR7\_PRI\_40}}
\index{NVIC\_IPR7\_PRI\_40@{NVIC\_IPR7\_PRI\_40}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_40}{NVIC\_IPR7\_PRI\_40}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+40~(0x000000\+FFU)}



NVIC\+\_\+\+PRI10 Register Bit Definition 

Priority of interrupt 40 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00469}{469}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a25357ddc0131e3b9d7f07427c5e7b377}\label{reg__common_8h_a25357ddc0131e3b9d7f07427c5e7b377}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_41@{NVIC\_IPR7\_PRI\_41}}
\index{NVIC\_IPR7\_PRI\_41@{NVIC\_IPR7\_PRI\_41}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_41}{NVIC\_IPR7\_PRI\_41}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+41~(0x0000\+FF00U)}



Priority of interrupt 41 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00470}{470}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8f2736908bac05ed5cf7a446c09871b6}\label{reg__common_8h_a8f2736908bac05ed5cf7a446c09871b6}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_42@{NVIC\_IPR7\_PRI\_42}}
\index{NVIC\_IPR7\_PRI\_42@{NVIC\_IPR7\_PRI\_42}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_42}{NVIC\_IPR7\_PRI\_42}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+42~(0x00\+FF0000U)}



Priority of interrupt 42 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00471}{471}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a91a6b1b66d95e5fde6e1a0ac5ea4fecf}\label{reg__common_8h_a91a6b1b66d95e5fde6e1a0ac5ea4fecf}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_43@{NVIC\_IPR7\_PRI\_43}}
\index{NVIC\_IPR7\_PRI\_43@{NVIC\_IPR7\_PRI\_43}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_43}{NVIC\_IPR7\_PRI\_43}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+43~(0x\+FF000000U)}



Priority of interrupt 43 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00472}{472}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a981afa5bdbd5d11817cfe0370fa4c342}\label{reg__common_8h_a981afa5bdbd5d11817cfe0370fa4c342}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_44@{NVIC\_IPR7\_PRI\_44}}
\index{NVIC\_IPR7\_PRI\_44@{NVIC\_IPR7\_PRI\_44}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_44}{NVIC\_IPR7\_PRI\_44}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+44~(0x000000\+FFU)}



NVIC\+\_\+\+PRI11 Register Bit Definition 

Priority of interrupt 44 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00477}{477}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a283ed7fa2e738b19ac1239546b7c682d}\label{reg__common_8h_a283ed7fa2e738b19ac1239546b7c682d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_45@{NVIC\_IPR7\_PRI\_45}}
\index{NVIC\_IPR7\_PRI\_45@{NVIC\_IPR7\_PRI\_45}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_45}{NVIC\_IPR7\_PRI\_45}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+45~(0x0000\+FF00U)}



Priority of interrupt 45 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00478}{478}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a15ea4e14f08ebfa93cb144a3c9cb947b}\label{reg__common_8h_a15ea4e14f08ebfa93cb144a3c9cb947b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_46@{NVIC\_IPR7\_PRI\_46}}
\index{NVIC\_IPR7\_PRI\_46@{NVIC\_IPR7\_PRI\_46}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_46}{NVIC\_IPR7\_PRI\_46}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+46~(0x00\+FF0000U)}



Priority of interrupt 46 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00479}{479}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aefa7e27d7a2a1a7262783d67d0cfef6d}\label{reg__common_8h_aefa7e27d7a2a1a7262783d67d0cfef6d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_IPR7\_PRI\_47@{NVIC\_IPR7\_PRI\_47}}
\index{NVIC\_IPR7\_PRI\_47@{NVIC\_IPR7\_PRI\_47}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_47}{NVIC\_IPR7\_PRI\_47}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+47~(0x\+FF000000U)}



Priority of interrupt 47 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00480}{480}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a524d6bb507267b757f54a89b89a8b7b2}\label{reg__common_8h_a524d6bb507267b757f54a89b89a8b7b2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA@{NVIC\_ISER\_SETENA}}
\index{NVIC\_ISER\_SETENA@{NVIC\_ISER\_SETENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA}{NVIC\_ISER\_SETENA}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA~(0x\+FFFFFFFFU)}



Nested Vectored Interrupt Controller 

NVIC\+\_\+\+ISER Register Bit Definition Interrupt set enable bits 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00204}{204}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4682204947d21842495025382e45a8fb}\label{reg__common_8h_a4682204947d21842495025382e45a8fb}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_0@{NVIC\_ISER\_SETENA\_0}}
\index{NVIC\_ISER\_SETENA\_0@{NVIC\_ISER\_SETENA\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_0}{NVIC\_ISER\_SETENA\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+0~(0x00000001U)}



bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00205}{205}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3f31ee863432615256b137741793a77a}\label{reg__common_8h_a3f31ee863432615256b137741793a77a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_1@{NVIC\_ISER\_SETENA\_1}}
\index{NVIC\_ISER\_SETENA\_1@{NVIC\_ISER\_SETENA\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_1}{NVIC\_ISER\_SETENA\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+1~(0x00000002U)}



bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00206}{206}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa9a05a01f82e832e6da3452d39a7a6e2}\label{reg__common_8h_aa9a05a01f82e832e6da3452d39a7a6e2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_10@{NVIC\_ISER\_SETENA\_10}}
\index{NVIC\_ISER\_SETENA\_10@{NVIC\_ISER\_SETENA\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_10}{NVIC\_ISER\_SETENA\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+10~(0x00000400U)}



bit 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00215}{215}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3b78aa3c425d86301dc148de43115b48}\label{reg__common_8h_a3b78aa3c425d86301dc148de43115b48}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_11@{NVIC\_ISER\_SETENA\_11}}
\index{NVIC\_ISER\_SETENA\_11@{NVIC\_ISER\_SETENA\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_11}{NVIC\_ISER\_SETENA\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+11~(0x00000800U)}



bit 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00216}{216}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a447fc01ce241d2ae3cdb631498587efd}\label{reg__common_8h_a447fc01ce241d2ae3cdb631498587efd}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_12@{NVIC\_ISER\_SETENA\_12}}
\index{NVIC\_ISER\_SETENA\_12@{NVIC\_ISER\_SETENA\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_12}{NVIC\_ISER\_SETENA\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+12~(0x00001000U)}



bit 12 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00217}{217}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a320d26a7e0e94b3f459bec4c90a3559a}\label{reg__common_8h_a320d26a7e0e94b3f459bec4c90a3559a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_13@{NVIC\_ISER\_SETENA\_13}}
\index{NVIC\_ISER\_SETENA\_13@{NVIC\_ISER\_SETENA\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_13}{NVIC\_ISER\_SETENA\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+13~(0x00002000U)}



bit 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00218}{218}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3dcc230344b6e3401962a260e9ad7d45}\label{reg__common_8h_a3dcc230344b6e3401962a260e9ad7d45}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_14@{NVIC\_ISER\_SETENA\_14}}
\index{NVIC\_ISER\_SETENA\_14@{NVIC\_ISER\_SETENA\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_14}{NVIC\_ISER\_SETENA\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+14~(0x00004000U)}



bit 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00219}{219}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4c792f54013ef2bf46392c813a9f966e}\label{reg__common_8h_a4c792f54013ef2bf46392c813a9f966e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_15@{NVIC\_ISER\_SETENA\_15}}
\index{NVIC\_ISER\_SETENA\_15@{NVIC\_ISER\_SETENA\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_15}{NVIC\_ISER\_SETENA\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+15~(0x00008000U)}



bit 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00220}{220}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a574e2c400afa40e90866dec2746b6e3a}\label{reg__common_8h_a574e2c400afa40e90866dec2746b6e3a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_16@{NVIC\_ISER\_SETENA\_16}}
\index{NVIC\_ISER\_SETENA\_16@{NVIC\_ISER\_SETENA\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_16}{NVIC\_ISER\_SETENA\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+16~(0x00010000U)}



bit 16 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00221}{221}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5e6e7ac573075a189cafae29dee4af3e}\label{reg__common_8h_a5e6e7ac573075a189cafae29dee4af3e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_17@{NVIC\_ISER\_SETENA\_17}}
\index{NVIC\_ISER\_SETENA\_17@{NVIC\_ISER\_SETENA\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_17}{NVIC\_ISER\_SETENA\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+17~(0x00020000U)}



bit 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00222}{222}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a79519b08aa1fbf9449d754f03eaa49d6}\label{reg__common_8h_a79519b08aa1fbf9449d754f03eaa49d6}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_18@{NVIC\_ISER\_SETENA\_18}}
\index{NVIC\_ISER\_SETENA\_18@{NVIC\_ISER\_SETENA\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_18}{NVIC\_ISER\_SETENA\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+18~(0x00040000U)}



bit 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00223}{223}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af92a4a2157b8a53c07d0f13f6acc9d6b}\label{reg__common_8h_af92a4a2157b8a53c07d0f13f6acc9d6b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_19@{NVIC\_ISER\_SETENA\_19}}
\index{NVIC\_ISER\_SETENA\_19@{NVIC\_ISER\_SETENA\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_19}{NVIC\_ISER\_SETENA\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+19~(0x00080000U)}



bit 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00224}{224}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a95058dbce83ff1339536029665d216e8}\label{reg__common_8h_a95058dbce83ff1339536029665d216e8}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_2@{NVIC\_ISER\_SETENA\_2}}
\index{NVIC\_ISER\_SETENA\_2@{NVIC\_ISER\_SETENA\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_2}{NVIC\_ISER\_SETENA\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+2~(0x00000004U)}



bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00207}{207}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a765aebd3b4d179659c11212754d495d4}\label{reg__common_8h_a765aebd3b4d179659c11212754d495d4}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_20@{NVIC\_ISER\_SETENA\_20}}
\index{NVIC\_ISER\_SETENA\_20@{NVIC\_ISER\_SETENA\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_20}{NVIC\_ISER\_SETENA\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+20~(0x00100000U)}



bit 20 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00225}{225}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8b78a46bbcf70086a2cd26973f7420cd}\label{reg__common_8h_a8b78a46bbcf70086a2cd26973f7420cd}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_21@{NVIC\_ISER\_SETENA\_21}}
\index{NVIC\_ISER\_SETENA\_21@{NVIC\_ISER\_SETENA\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_21}{NVIC\_ISER\_SETENA\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+21~(0x00200000U)}



bit 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00226}{226}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2166c96acab924d0cc6e84c019046a78}\label{reg__common_8h_a2166c96acab924d0cc6e84c019046a78}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_22@{NVIC\_ISER\_SETENA\_22}}
\index{NVIC\_ISER\_SETENA\_22@{NVIC\_ISER\_SETENA\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_22}{NVIC\_ISER\_SETENA\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+22~(0x00400000U)}



bit 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00227}{227}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a37a1543e4b66f8662a130e44811d63e8}\label{reg__common_8h_a37a1543e4b66f8662a130e44811d63e8}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_23@{NVIC\_ISER\_SETENA\_23}}
\index{NVIC\_ISER\_SETENA\_23@{NVIC\_ISER\_SETENA\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_23}{NVIC\_ISER\_SETENA\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+23~(0x00800000U)}



bit 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00228}{228}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acbac420cda087473b34c86e110b5de0a}\label{reg__common_8h_acbac420cda087473b34c86e110b5de0a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_24@{NVIC\_ISER\_SETENA\_24}}
\index{NVIC\_ISER\_SETENA\_24@{NVIC\_ISER\_SETENA\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_24}{NVIC\_ISER\_SETENA\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+24~(0x01000000U)}



bit 24 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00229}{229}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af75bfd414772f29ac8d7eb20000cbe94}\label{reg__common_8h_af75bfd414772f29ac8d7eb20000cbe94}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_25@{NVIC\_ISER\_SETENA\_25}}
\index{NVIC\_ISER\_SETENA\_25@{NVIC\_ISER\_SETENA\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_25}{NVIC\_ISER\_SETENA\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+25~(0x02000000U)}



bit 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00230}{230}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9bda2dc8c0afc0b29f8b5ad13ec6fa43}\label{reg__common_8h_a9bda2dc8c0afc0b29f8b5ad13ec6fa43}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_26@{NVIC\_ISER\_SETENA\_26}}
\index{NVIC\_ISER\_SETENA\_26@{NVIC\_ISER\_SETENA\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_26}{NVIC\_ISER\_SETENA\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+26~(0x04000000U)}



bit 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00231}{231}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5ed656de3e29c9870541b3c47041f0e2}\label{reg__common_8h_a5ed656de3e29c9870541b3c47041f0e2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_27@{NVIC\_ISER\_SETENA\_27}}
\index{NVIC\_ISER\_SETENA\_27@{NVIC\_ISER\_SETENA\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_27}{NVIC\_ISER\_SETENA\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+27~(0x08000000U)}



bit 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00232}{232}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a565ddf52fd22e6d5aa9d606da5bfbb96}\label{reg__common_8h_a565ddf52fd22e6d5aa9d606da5bfbb96}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_28@{NVIC\_ISER\_SETENA\_28}}
\index{NVIC\_ISER\_SETENA\_28@{NVIC\_ISER\_SETENA\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_28}{NVIC\_ISER\_SETENA\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+28~(0x10000000U)}



bit 28 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00233}{233}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afd010353bce4fed442e08ea918a6642a}\label{reg__common_8h_afd010353bce4fed442e08ea918a6642a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_29@{NVIC\_ISER\_SETENA\_29}}
\index{NVIC\_ISER\_SETENA\_29@{NVIC\_ISER\_SETENA\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_29}{NVIC\_ISER\_SETENA\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+29~(0x20000000U)}



bit 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00234}{234}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8bb1cf3d86f49f6785d125fa18352039}\label{reg__common_8h_a8bb1cf3d86f49f6785d125fa18352039}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_3@{NVIC\_ISER\_SETENA\_3}}
\index{NVIC\_ISER\_SETENA\_3@{NVIC\_ISER\_SETENA\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_3}{NVIC\_ISER\_SETENA\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+3~(0x00000008U)}



bit 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00208}{208}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad1134b329f5284ae7b3e429cb905fa4f}\label{reg__common_8h_ad1134b329f5284ae7b3e429cb905fa4f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_30@{NVIC\_ISER\_SETENA\_30}}
\index{NVIC\_ISER\_SETENA\_30@{NVIC\_ISER\_SETENA\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_30}{NVIC\_ISER\_SETENA\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+30~(0x40000000U)}



bit 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00235}{235}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab197009ecc0031bc0a8b62bcdbaff37b}\label{reg__common_8h_ab197009ecc0031bc0a8b62bcdbaff37b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_31@{NVIC\_ISER\_SETENA\_31}}
\index{NVIC\_ISER\_SETENA\_31@{NVIC\_ISER\_SETENA\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_31}{NVIC\_ISER\_SETENA\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+31~(0x80000000U)}



bit 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00236}{236}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a131d008c6bc5bc26b989913d18d01204}\label{reg__common_8h_a131d008c6bc5bc26b989913d18d01204}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_4@{NVIC\_ISER\_SETENA\_4}}
\index{NVIC\_ISER\_SETENA\_4@{NVIC\_ISER\_SETENA\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_4}{NVIC\_ISER\_SETENA\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+4~(0x00000010U)}



bit 4 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00209}{209}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6cc5a554385260be8ebda6433b691fb2}\label{reg__common_8h_a6cc5a554385260be8ebda6433b691fb2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_5@{NVIC\_ISER\_SETENA\_5}}
\index{NVIC\_ISER\_SETENA\_5@{NVIC\_ISER\_SETENA\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_5}{NVIC\_ISER\_SETENA\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+5~(0x00000020U)}



bit 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00210}{210}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af7851457a3c800072677e5cae54cc6cc}\label{reg__common_8h_af7851457a3c800072677e5cae54cc6cc}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_6@{NVIC\_ISER\_SETENA\_6}}
\index{NVIC\_ISER\_SETENA\_6@{NVIC\_ISER\_SETENA\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_6}{NVIC\_ISER\_SETENA\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+6~(0x00000040U)}



bit 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00211}{211}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a84068d07c3276a8c03b13aecf67a8ca1}\label{reg__common_8h_a84068d07c3276a8c03b13aecf67a8ca1}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_7@{NVIC\_ISER\_SETENA\_7}}
\index{NVIC\_ISER\_SETENA\_7@{NVIC\_ISER\_SETENA\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_7}{NVIC\_ISER\_SETENA\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+7~(0x00000080U)}



bit 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00212}{212}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a259f4752dc739afb8aaf1e4146019ec9}\label{reg__common_8h_a259f4752dc739afb8aaf1e4146019ec9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_8@{NVIC\_ISER\_SETENA\_8}}
\index{NVIC\_ISER\_SETENA\_8@{NVIC\_ISER\_SETENA\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_8}{NVIC\_ISER\_SETENA\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+8~(0x00000100U)}



bit 8 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00213}{213}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a371e8d82dd1bcc44c2ea8e90a66c5ae5}\label{reg__common_8h_a371e8d82dd1bcc44c2ea8e90a66c5ae5}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISER\_SETENA\_9@{NVIC\_ISER\_SETENA\_9}}
\index{NVIC\_ISER\_SETENA\_9@{NVIC\_ISER\_SETENA\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_9}{NVIC\_ISER\_SETENA\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+9~(0x00000200U)}



bit 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00214}{214}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a706ae5af63e84b9d9a901c030d39b2de}\label{reg__common_8h_a706ae5af63e84b9d9a901c030d39b2de}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND@{NVIC\_ISPR\_SETPEND}}
\index{NVIC\_ISPR\_SETPEND@{NVIC\_ISPR\_SETPEND}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND}{NVIC\_ISPR\_SETPEND}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND~(0x\+FFFFFFFFU)}



NVIC\+\_\+\+ISPR Register Bit Definition 

Interrupt set-\/pending bits 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00278}{278}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4ea480702ab09562864852893b9005c2}\label{reg__common_8h_a4ea480702ab09562864852893b9005c2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_0@{NVIC\_ISPR\_SETPEND\_0}}
\index{NVIC\_ISPR\_SETPEND\_0@{NVIC\_ISPR\_SETPEND\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_0}{NVIC\_ISPR\_SETPEND\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+0~(0x00000001U)}



bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00279}{279}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3b5d1b15a80c029c9aa985bb23a7ffb2}\label{reg__common_8h_a3b5d1b15a80c029c9aa985bb23a7ffb2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_1@{NVIC\_ISPR\_SETPEND\_1}}
\index{NVIC\_ISPR\_SETPEND\_1@{NVIC\_ISPR\_SETPEND\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_1}{NVIC\_ISPR\_SETPEND\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+1~(0x00000002U)}



bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00280}{280}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a05ef4ef84df65432e2e75448d851b789}\label{reg__common_8h_a05ef4ef84df65432e2e75448d851b789}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_10@{NVIC\_ISPR\_SETPEND\_10}}
\index{NVIC\_ISPR\_SETPEND\_10@{NVIC\_ISPR\_SETPEND\_10}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_10}{NVIC\_ISPR\_SETPEND\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+10~(0x00000400U)}



bit 10 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00289}{289}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acbd66dd5953c24688917964115ae796f}\label{reg__common_8h_acbd66dd5953c24688917964115ae796f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_11@{NVIC\_ISPR\_SETPEND\_11}}
\index{NVIC\_ISPR\_SETPEND\_11@{NVIC\_ISPR\_SETPEND\_11}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_11}{NVIC\_ISPR\_SETPEND\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+11~(0x00000800U)}



bit 11 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00290}{290}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3cdcc8da708ddeee71a593050dfade50}\label{reg__common_8h_a3cdcc8da708ddeee71a593050dfade50}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_12@{NVIC\_ISPR\_SETPEND\_12}}
\index{NVIC\_ISPR\_SETPEND\_12@{NVIC\_ISPR\_SETPEND\_12}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_12}{NVIC\_ISPR\_SETPEND\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+12~(0x00001000U)}



bit 12 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00291}{291}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae51ee8367ba000f48692a84505b2b620}\label{reg__common_8h_ae51ee8367ba000f48692a84505b2b620}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_13@{NVIC\_ISPR\_SETPEND\_13}}
\index{NVIC\_ISPR\_SETPEND\_13@{NVIC\_ISPR\_SETPEND\_13}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_13}{NVIC\_ISPR\_SETPEND\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+13~(0x00002000U)}



bit 13 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00292}{292}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6588454e29509bb1eae0c96a25bf7ed9}\label{reg__common_8h_a6588454e29509bb1eae0c96a25bf7ed9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_14@{NVIC\_ISPR\_SETPEND\_14}}
\index{NVIC\_ISPR\_SETPEND\_14@{NVIC\_ISPR\_SETPEND\_14}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_14}{NVIC\_ISPR\_SETPEND\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+14~(0x00004000U)}



bit 14 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00293}{293}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4f6fee7fe7c8ee64ddb5cd2a419ac88e}\label{reg__common_8h_a4f6fee7fe7c8ee64ddb5cd2a419ac88e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_15@{NVIC\_ISPR\_SETPEND\_15}}
\index{NVIC\_ISPR\_SETPEND\_15@{NVIC\_ISPR\_SETPEND\_15}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_15}{NVIC\_ISPR\_SETPEND\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+15~(0x00008000U)}



bit 15 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00294}{294}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a33d421797a1718a74cf4ff4b58d4f4fd}\label{reg__common_8h_a33d421797a1718a74cf4ff4b58d4f4fd}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_16@{NVIC\_ISPR\_SETPEND\_16}}
\index{NVIC\_ISPR\_SETPEND\_16@{NVIC\_ISPR\_SETPEND\_16}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_16}{NVIC\_ISPR\_SETPEND\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+16~(0x00010000U)}



bit 16 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00295}{295}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aae2b82da99561dd033e74b0b3a3aad0b}\label{reg__common_8h_aae2b82da99561dd033e74b0b3a3aad0b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_17@{NVIC\_ISPR\_SETPEND\_17}}
\index{NVIC\_ISPR\_SETPEND\_17@{NVIC\_ISPR\_SETPEND\_17}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_17}{NVIC\_ISPR\_SETPEND\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+17~(0x00020000U)}



bit 17 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00296}{296}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae5a078aafa6253af4b17ca28cdbc3699}\label{reg__common_8h_ae5a078aafa6253af4b17ca28cdbc3699}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_18@{NVIC\_ISPR\_SETPEND\_18}}
\index{NVIC\_ISPR\_SETPEND\_18@{NVIC\_ISPR\_SETPEND\_18}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_18}{NVIC\_ISPR\_SETPEND\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+18~(0x00040000U)}



bit 18 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00297}{297}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a07d2e9109ecccd36be4e6230d95cd648}\label{reg__common_8h_a07d2e9109ecccd36be4e6230d95cd648}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_19@{NVIC\_ISPR\_SETPEND\_19}}
\index{NVIC\_ISPR\_SETPEND\_19@{NVIC\_ISPR\_SETPEND\_19}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_19}{NVIC\_ISPR\_SETPEND\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+19~(0x00080000U)}



bit 19 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00298}{298}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa2de13af9ff315637a1cd651847f022d}\label{reg__common_8h_aa2de13af9ff315637a1cd651847f022d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_2@{NVIC\_ISPR\_SETPEND\_2}}
\index{NVIC\_ISPR\_SETPEND\_2@{NVIC\_ISPR\_SETPEND\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_2}{NVIC\_ISPR\_SETPEND\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+2~(0x00000004U)}



bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00281}{281}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3cf4ff376f8afcc661184028c713c5c0}\label{reg__common_8h_a3cf4ff376f8afcc661184028c713c5c0}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_20@{NVIC\_ISPR\_SETPEND\_20}}
\index{NVIC\_ISPR\_SETPEND\_20@{NVIC\_ISPR\_SETPEND\_20}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_20}{NVIC\_ISPR\_SETPEND\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+20~(0x00100000U)}



bit 20 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00299}{299}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a76ddcc81d3c5e498ab99f23183bf4a5b}\label{reg__common_8h_a76ddcc81d3c5e498ab99f23183bf4a5b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_21@{NVIC\_ISPR\_SETPEND\_21}}
\index{NVIC\_ISPR\_SETPEND\_21@{NVIC\_ISPR\_SETPEND\_21}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_21}{NVIC\_ISPR\_SETPEND\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+21~(0x00200000U)}



bit 21 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00300}{300}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0db2d31426967beb45500dd82816e6e5}\label{reg__common_8h_a0db2d31426967beb45500dd82816e6e5}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_22@{NVIC\_ISPR\_SETPEND\_22}}
\index{NVIC\_ISPR\_SETPEND\_22@{NVIC\_ISPR\_SETPEND\_22}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_22}{NVIC\_ISPR\_SETPEND\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+22~(0x00400000U)}



bit 22 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00301}{301}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aec0b7e1a693eb4a090622b18f79a2b6d}\label{reg__common_8h_aec0b7e1a693eb4a090622b18f79a2b6d}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_23@{NVIC\_ISPR\_SETPEND\_23}}
\index{NVIC\_ISPR\_SETPEND\_23@{NVIC\_ISPR\_SETPEND\_23}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_23}{NVIC\_ISPR\_SETPEND\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+23~(0x00800000U)}



bit 23 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00302}{302}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac91b78240ce32417e0916fce399c5035}\label{reg__common_8h_ac91b78240ce32417e0916fce399c5035}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_24@{NVIC\_ISPR\_SETPEND\_24}}
\index{NVIC\_ISPR\_SETPEND\_24@{NVIC\_ISPR\_SETPEND\_24}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_24}{NVIC\_ISPR\_SETPEND\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+24~(0x01000000U)}



bit 24 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00303}{303}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acf6576e0ed8e79909372b9f29b36ea05}\label{reg__common_8h_acf6576e0ed8e79909372b9f29b36ea05}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_25@{NVIC\_ISPR\_SETPEND\_25}}
\index{NVIC\_ISPR\_SETPEND\_25@{NVIC\_ISPR\_SETPEND\_25}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_25}{NVIC\_ISPR\_SETPEND\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+25~(0x02000000U)}



bit 25 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00304}{304}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1bc96581240b52ea223b8512e5fe404f}\label{reg__common_8h_a1bc96581240b52ea223b8512e5fe404f}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_26@{NVIC\_ISPR\_SETPEND\_26}}
\index{NVIC\_ISPR\_SETPEND\_26@{NVIC\_ISPR\_SETPEND\_26}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_26}{NVIC\_ISPR\_SETPEND\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+26~(0x04000000U)}



bit 26 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00305}{305}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acef6dcabdd3b151cf81f65f27f160c8b}\label{reg__common_8h_acef6dcabdd3b151cf81f65f27f160c8b}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_27@{NVIC\_ISPR\_SETPEND\_27}}
\index{NVIC\_ISPR\_SETPEND\_27@{NVIC\_ISPR\_SETPEND\_27}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_27}{NVIC\_ISPR\_SETPEND\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+27~(0x08000000U)}



bit 27 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00306}{306}} 行定义.

\mbox{\Hypertarget{reg__common_8h_acaaae73e711685955c9bbd810a8750b2}\label{reg__common_8h_acaaae73e711685955c9bbd810a8750b2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_28@{NVIC\_ISPR\_SETPEND\_28}}
\index{NVIC\_ISPR\_SETPEND\_28@{NVIC\_ISPR\_SETPEND\_28}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_28}{NVIC\_ISPR\_SETPEND\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+28~(0x10000000U)}



bit 28 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00307}{307}} 行定义.

\mbox{\Hypertarget{reg__common_8h_adc01bacfbd4e6533b8114ad67766f50a}\label{reg__common_8h_adc01bacfbd4e6533b8114ad67766f50a}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_29@{NVIC\_ISPR\_SETPEND\_29}}
\index{NVIC\_ISPR\_SETPEND\_29@{NVIC\_ISPR\_SETPEND\_29}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_29}{NVIC\_ISPR\_SETPEND\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+29~(0x20000000U)}



bit 29 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00308}{308}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a76361988bf57c412fe73ffb799afd797}\label{reg__common_8h_a76361988bf57c412fe73ffb799afd797}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_3@{NVIC\_ISPR\_SETPEND\_3}}
\index{NVIC\_ISPR\_SETPEND\_3@{NVIC\_ISPR\_SETPEND\_3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_3}{NVIC\_ISPR\_SETPEND\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+3~(0x00000008U)}



bit 3 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00282}{282}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae7973887dda1478e3941782ec6cc33a6}\label{reg__common_8h_ae7973887dda1478e3941782ec6cc33a6}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_30@{NVIC\_ISPR\_SETPEND\_30}}
\index{NVIC\_ISPR\_SETPEND\_30@{NVIC\_ISPR\_SETPEND\_30}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_30}{NVIC\_ISPR\_SETPEND\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+30~(0x40000000U)}



bit 30 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00309}{309}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a569e37431b777e42c39bd6a708150081}\label{reg__common_8h_a569e37431b777e42c39bd6a708150081}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_31@{NVIC\_ISPR\_SETPEND\_31}}
\index{NVIC\_ISPR\_SETPEND\_31@{NVIC\_ISPR\_SETPEND\_31}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_31}{NVIC\_ISPR\_SETPEND\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+31~(0x80000000U)}



bit 31 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00310}{310}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa8e69812ce2bb6458c0c6214b1307c5e}\label{reg__common_8h_aa8e69812ce2bb6458c0c6214b1307c5e}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_4@{NVIC\_ISPR\_SETPEND\_4}}
\index{NVIC\_ISPR\_SETPEND\_4@{NVIC\_ISPR\_SETPEND\_4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_4}{NVIC\_ISPR\_SETPEND\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+4~(0x00000010U)}



bit 4 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00283}{283}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a95c03293d177e1bfe43be1d5eefbf5f8}\label{reg__common_8h_a95c03293d177e1bfe43be1d5eefbf5f8}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_5@{NVIC\_ISPR\_SETPEND\_5}}
\index{NVIC\_ISPR\_SETPEND\_5@{NVIC\_ISPR\_SETPEND\_5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_5}{NVIC\_ISPR\_SETPEND\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+5~(0x00000020U)}



bit 5 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00284}{284}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aeee79d95614db51d2e0ff530d09673e9}\label{reg__common_8h_aeee79d95614db51d2e0ff530d09673e9}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_6@{NVIC\_ISPR\_SETPEND\_6}}
\index{NVIC\_ISPR\_SETPEND\_6@{NVIC\_ISPR\_SETPEND\_6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_6}{NVIC\_ISPR\_SETPEND\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+6~(0x00000040U)}



bit 6 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00285}{285}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a809b3f1ab6def76d15fa0b457445d244}\label{reg__common_8h_a809b3f1ab6def76d15fa0b457445d244}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_7@{NVIC\_ISPR\_SETPEND\_7}}
\index{NVIC\_ISPR\_SETPEND\_7@{NVIC\_ISPR\_SETPEND\_7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_7}{NVIC\_ISPR\_SETPEND\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+7~(0x00000080U)}



bit 7 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00286}{286}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3fae06b9e22eaeb3ee19bd19105b1ae2}\label{reg__common_8h_a3fae06b9e22eaeb3ee19bd19105b1ae2}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_8@{NVIC\_ISPR\_SETPEND\_8}}
\index{NVIC\_ISPR\_SETPEND\_8@{NVIC\_ISPR\_SETPEND\_8}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_8}{NVIC\_ISPR\_SETPEND\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+8~(0x00000100U)}



bit 8 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00287}{287}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac5459e94b315765d3f4e9ab9c6e00aae}\label{reg__common_8h_ac5459e94b315765d3f4e9ab9c6e00aae}} 
\index{reg\_common.h@{reg\_common.h}!NVIC\_ISPR\_SETPEND\_9@{NVIC\_ISPR\_SETPEND\_9}}
\index{NVIC\_ISPR\_SETPEND\_9@{NVIC\_ISPR\_SETPEND\_9}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_9}{NVIC\_ISPR\_SETPEND\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+9~(0x00000200U)}



bit 9 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00288}{288}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}\label{reg__common_8h_a9171f49478fa86d932f89e78e73b88b0}} 
\index{reg\_common.h@{reg\_common.h}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~(0x40000000U)}



Peripheral base address in the alias region 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00170}{170}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af0e75becbf98b9ff54219ae5c744b1ac}\label{reg__common_8h_af0e75becbf98b9ff54219ae5c744b1ac}} 
\index{reg\_common.h@{reg\_common.h}!PERIPH\_BITBAND\_BASE@{PERIPH\_BITBAND\_BASE}}
\index{PERIPH\_BITBAND\_BASE@{PERIPH\_BITBAND\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BITBAND\_BASE}{PERIPH\_BITBAND\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BITBAND\+\_\+\+BASE~(0x42000000U)}



SRAM base address in the bit-\/band region 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00176}{176}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a46cd60d29b6615de7c70a9d4bfc6297d}\label{reg__common_8h_a46cd60d29b6615de7c70a9d4bfc6297d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AFSR\_IMPDEF@{SCB\_AFSR\_IMPDEF}}
\index{SCB\_AFSR\_IMPDEF@{SCB\_AFSR\_IMPDEF}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AFSR\_IMPDEF}{SCB\_AFSR\_IMPDEF}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AFSR\+\_\+\+IMPDEF~(0x\+FFFFFFFFU)}



SCB\+\_\+\+AFSR Register Bit Definition 

Implementation defined 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00630}{630}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ade5876f1c12d6322a188b09efe77f69d}\label{reg__common_8h_ade5876f1c12d6322a188b09efe77f69d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_ENDIANESS@{SCB\_AIRCR\_ENDIANESS}}
\index{SCB\_AIRCR\_ENDIANESS@{SCB\_AIRCR\_ENDIANESS}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_ENDIANESS}{SCB\_AIRCR\_ENDIANESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS~(0x00008000U)}



Data endianness bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00531}{531}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a562fa27a50d34fb3e182eb90d1de7457}\label{reg__common_8h_a562fa27a50d34fb3e182eb90d1de7457}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP@{SCB\_AIRCR\_PRIGROUP}}
\index{SCB\_AIRCR\_PRIGROUP@{SCB\_AIRCR\_PRIGROUP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP}{SCB\_AIRCR\_PRIGROUP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP~(0x00000700U)}



PRIGROUP\mbox{[}2\+:0\mbox{]} bits (Priority group) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00517}{517}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a10749836707315bc2ede47d13478bf1d}\label{reg__common_8h_a10749836707315bc2ede47d13478bf1d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP0@{SCB\_AIRCR\_PRIGROUP0}}
\index{SCB\_AIRCR\_PRIGROUP0@{SCB\_AIRCR\_PRIGROUP0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP0}{SCB\_AIRCR\_PRIGROUP0}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP0~(0x00000000U)}



Priority group=0 (7 bits of pre-\/emption priority, 1 bit of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00522}{522}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a372eac3d95632115359a016557cc9692}\label{reg__common_8h_a372eac3d95632115359a016557cc9692}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP1@{SCB\_AIRCR\_PRIGROUP1}}
\index{SCB\_AIRCR\_PRIGROUP1@{SCB\_AIRCR\_PRIGROUP1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP1}{SCB\_AIRCR\_PRIGROUP1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP1~(0x00000100U)}



Priority group=1 (6 bits of pre-\/emption priority, 2 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00523}{523}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa75877ae3cc09849e0c4ccf2711d4780}\label{reg__common_8h_aa75877ae3cc09849e0c4ccf2711d4780}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP2@{SCB\_AIRCR\_PRIGROUP2}}
\index{SCB\_AIRCR\_PRIGROUP2@{SCB\_AIRCR\_PRIGROUP2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP2}{SCB\_AIRCR\_PRIGROUP2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP2~(0x00000200U)}



Priority group=2 (5 bits of pre-\/emption priority, 3 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00524}{524}} 行定义.

\mbox{\Hypertarget{reg__common_8h_adf8f6a9d617d3fed71ee7379243560d1}\label{reg__common_8h_adf8f6a9d617d3fed71ee7379243560d1}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP3@{SCB\_AIRCR\_PRIGROUP3}}
\index{SCB\_AIRCR\_PRIGROUP3@{SCB\_AIRCR\_PRIGROUP3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP3}{SCB\_AIRCR\_PRIGROUP3}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP3~(0x00000300U)}



Priority group=3 (4 bits of pre-\/emption priority, 4 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00525}{525}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9dfd544733beb12e6097d3c58cfccee5}\label{reg__common_8h_a9dfd544733beb12e6097d3c58cfccee5}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP4@{SCB\_AIRCR\_PRIGROUP4}}
\index{SCB\_AIRCR\_PRIGROUP4@{SCB\_AIRCR\_PRIGROUP4}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP4}{SCB\_AIRCR\_PRIGROUP4}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP4~(0x00000400U)}



Priority group=4 (3 bits of pre-\/emption priority, 5 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00526}{526}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0fb910c0ebae3006b6f6892794627268}\label{reg__common_8h_a0fb910c0ebae3006b6f6892794627268}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP5@{SCB\_AIRCR\_PRIGROUP5}}
\index{SCB\_AIRCR\_PRIGROUP5@{SCB\_AIRCR\_PRIGROUP5}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP5}{SCB\_AIRCR\_PRIGROUP5}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP5~(0x00000500U)}



Priority group=5 (2 bits of pre-\/emption priority, 6 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00527}{527}} 行定义.

\mbox{\Hypertarget{reg__common_8h_abe7aa631763933a39471da41af3cfb54}\label{reg__common_8h_abe7aa631763933a39471da41af3cfb54}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP6@{SCB\_AIRCR\_PRIGROUP6}}
\index{SCB\_AIRCR\_PRIGROUP6@{SCB\_AIRCR\_PRIGROUP6}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP6}{SCB\_AIRCR\_PRIGROUP6}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP6~(0x00000600U)}



Priority group=6 (1 bit of pre-\/emption priority, 7 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00528}{528}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2decaa6e4210f1432b59b6939808c61c}\label{reg__common_8h_a2decaa6e4210f1432b59b6939808c61c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP7@{SCB\_AIRCR\_PRIGROUP7}}
\index{SCB\_AIRCR\_PRIGROUP7@{SCB\_AIRCR\_PRIGROUP7}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP7}{SCB\_AIRCR\_PRIGROUP7}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP7~(0x00000700U)}



Priority group=7 (no pre-\/emption priority, 8 bits of subpriority) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00529}{529}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a73ed5772b7584aa9100568c39883e2e2}\label{reg__common_8h_a73ed5772b7584aa9100568c39883e2e2}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP\_0@{SCB\_AIRCR\_PRIGROUP\_0}}
\index{SCB\_AIRCR\_PRIGROUP\_0@{SCB\_AIRCR\_PRIGROUP\_0}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_0}{SCB\_AIRCR\_PRIGROUP\_0}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+0~(0x00000100U)}



Bit 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00518}{518}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae71495c63cf23ccc57ef1d00ce05bccd}\label{reg__common_8h_ae71495c63cf23ccc57ef1d00ce05bccd}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP\_1@{SCB\_AIRCR\_PRIGROUP\_1}}
\index{SCB\_AIRCR\_PRIGROUP\_1@{SCB\_AIRCR\_PRIGROUP\_1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_1}{SCB\_AIRCR\_PRIGROUP\_1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+1~(0x00000200U)}



Bit 1 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00519}{519}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a355be0b34a767b11718c8e3640e8de7e}\label{reg__common_8h_a355be0b34a767b11718c8e3640e8de7e}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_PRIGROUP\_2@{SCB\_AIRCR\_PRIGROUP\_2}}
\index{SCB\_AIRCR\_PRIGROUP\_2@{SCB\_AIRCR\_PRIGROUP\_2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_2}{SCB\_AIRCR\_PRIGROUP\_2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+2~(0x00000400U)}



Bit 2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00520}{520}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a86c65d10100e2fb5fdcf826b2573b5d8}\label{reg__common_8h_a86c65d10100e2fb5fdcf826b2573b5d8}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_SYSRESETREQ@{SCB\_AIRCR\_SYSRESETREQ}}
\index{SCB\_AIRCR\_SYSRESETREQ@{SCB\_AIRCR\_SYSRESETREQ}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_SYSRESETREQ}{SCB\_AIRCR\_SYSRESETREQ}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ~(0x00000004U)}



Requests chip control logic to generate a reset 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00516}{516}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae3d9b3c94c860a0b0b038285ca817fd3}\label{reg__common_8h_ae3d9b3c94c860a0b0b038285ca817fd3}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_VECTCLRACTIVE@{SCB\_AIRCR\_VECTCLRACTIVE}}
\index{SCB\_AIRCR\_VECTCLRACTIVE@{SCB\_AIRCR\_VECTCLRACTIVE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTCLRACTIVE}{SCB\_AIRCR\_VECTCLRACTIVE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE~(0x00000002U)}



Clear active vector bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00515}{515}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae9c09346491834693c481c5d5a20886d}\label{reg__common_8h_ae9c09346491834693c481c5d5a20886d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_VECTKEY@{SCB\_AIRCR\_VECTKEY}}
\index{SCB\_AIRCR\_VECTKEY@{SCB\_AIRCR\_VECTKEY}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEY}{SCB\_AIRCR\_VECTKEY}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY~(0x\+FFFF0000U)}



Register key (VECTKEY) -\/ Reads as 0x\+FA05 (VECTKEYSTAT) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00532}{532}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aec31f9ed3b476e1ec623b0d89df51280}\label{reg__common_8h_aec31f9ed3b476e1ec623b0d89df51280}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_AIRCR\_VECTRESET@{SCB\_AIRCR\_VECTRESET}}
\index{SCB\_AIRCR\_VECTRESET@{SCB\_AIRCR\_VECTRESET}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTRESET}{SCB\_AIRCR\_VECTRESET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET~(0x00000001U)}



SCB\+\_\+\+AIRCR Register Bit Definition 

System Reset bit 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00514}{514}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2fa557e7e79fafad57070e8a9fbafd1b}\label{reg__common_8h_a2fa557e7e79fafad57070e8a9fbafd1b}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_BFAR\_ADDRESS@{SCB\_BFAR\_ADDRESS}}
\index{SCB\_BFAR\_ADDRESS@{SCB\_BFAR\_ADDRESS}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_BFAR\_ADDRESS}{SCB\_BFAR\_ADDRESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BFAR\+\_\+\+ADDRESS~(0x\+FFFFFFFFU)}



SCB\+\_\+\+BFAR Register Bit Definition 

Bus fault address field 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00625}{625}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a985f7560606f6e257a8b2bc2671ed33d}\label{reg__common_8h_a985f7560606f6e257a8b2bc2671ed33d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_BFHFNMIGN@{SCB\_CCR\_BFHFNMIGN}}
\index{SCB\_CCR\_BFHFNMIGN@{SCB\_CCR\_BFHFNMIGN}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_BFHFNMIGN}{SCB\_CCR\_BFHFNMIGN}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN~(0x0100U)}



Handlers running at priority -\/1 and -\/2 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00548}{548}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9a1ca0625d0b4b5be3c4332258c28ec4}\label{reg__common_8h_a9a1ca0625d0b4b5be3c4332258c28ec4}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_DIV\_0\_TRP@{SCB\_CCR\_DIV\_0\_TRP}}
\index{SCB\_CCR\_DIV\_0\_TRP@{SCB\_CCR\_DIV\_0\_TRP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_DIV\_0\_TRP}{SCB\_CCR\_DIV\_0\_TRP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP~(0x0010U)}



Trap on Divide by 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00547}{547}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a737bd09d6c94b325cfe96733585ee307}\label{reg__common_8h_a737bd09d6c94b325cfe96733585ee307}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_NONBASETHRDENA@{SCB\_CCR\_NONBASETHRDENA}}
\index{SCB\_CCR\_NONBASETHRDENA@{SCB\_CCR\_NONBASETHRDENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_NONBASETHRDENA}{SCB\_CCR\_NONBASETHRDENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA~(0x0001U)}



SCB\+\_\+\+CCR Register Bit Definition 

Thread mode can be entered from any level in Handler mode by controlled return value 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00544}{544}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8c71d4e534d7d822ce32c3dec82bebd9}\label{reg__common_8h_a8c71d4e534d7d822ce32c3dec82bebd9}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_STKALIGN@{SCB\_CCR\_STKALIGN}}
\index{SCB\_CCR\_STKALIGN@{SCB\_CCR\_STKALIGN}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_STKALIGN}{SCB\_CCR\_STKALIGN}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN~(0x0200U)}



On exception entry, the SP used prior to the exception is adjusted to be 8-\/byte aligned 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00549}{549}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a6a075d1f9722f6972ed1a98305e24cf9}\label{reg__common_8h_a6a075d1f9722f6972ed1a98305e24cf9}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_UNALIGN\_TRP@{SCB\_CCR\_UNALIGN\_TRP}}
\index{SCB\_CCR\_UNALIGN\_TRP@{SCB\_CCR\_UNALIGN\_TRP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_UNALIGN\_TRP}{SCB\_CCR\_UNALIGN\_TRP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP~(0x0008U)}



Trap for unaligned access 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00546}{546}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a7f3eb65ed64479d1c4223b69be60a786}\label{reg__common_8h_a7f3eb65ed64479d1c4223b69be60a786}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CCR\_USERSETMPEND@{SCB\_CCR\_USERSETMPEND}}
\index{SCB\_CCR\_USERSETMPEND@{SCB\_CCR\_USERSETMPEND}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CCR\_USERSETMPEND}{SCB\_CCR\_USERSETMPEND}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND~(0x0002U)}



Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00545}{545}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab98e5207b4666912c14d8d025fd945e9}\label{reg__common_8h_ab98e5207b4666912c14d8d025fd945e9}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_BFARVALID@{SCB\_CFSR\_BFARVALID}}
\index{SCB\_CFSR\_BFARVALID@{SCB\_CFSR\_BFARVALID}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_BFARVALID}{SCB\_CFSR\_BFARVALID}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BFARVALID~(0x00008000U)}



UFSR 

Bus Fault Address Register address valid flag 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00593}{593}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9f410df03c7f484fabaa4119abd9746d}\label{reg__common_8h_a9f410df03c7f484fabaa4119abd9746d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_DACCVIOL@{SCB\_CFSR\_DACCVIOL}}
\index{SCB\_CFSR\_DACCVIOL@{SCB\_CFSR\_DACCVIOL}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_DACCVIOL}{SCB\_CFSR\_DACCVIOL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+DACCVIOL~(0x00000002U)}



Data access violation 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00582}{582}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab9ae7e5d5a7432cfd436d2e09a3dab84}\label{reg__common_8h_ab9ae7e5d5a7432cfd436d2e09a3dab84}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_DIVBYZERO@{SCB\_CFSR\_DIVBYZERO}}
\index{SCB\_CFSR\_DIVBYZERO@{SCB\_CFSR\_DIVBYZERO}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_DIVBYZERO}{SCB\_CFSR\_DIVBYZERO}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+DIVBYZERO~(0x02000000U)}



Fault occurs when SDIV or DIV instruction is used with a divisor of 0 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00599}{599}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afc88b5969d2dbb51bf897110d3cc0242}\label{reg__common_8h_afc88b5969d2dbb51bf897110d3cc0242}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_IACCVIOL@{SCB\_CFSR\_IACCVIOL}}
\index{SCB\_CFSR\_IACCVIOL@{SCB\_CFSR\_IACCVIOL}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_IACCVIOL}{SCB\_CFSR\_IACCVIOL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IACCVIOL~(0x00000001U)}



SCB\+\_\+\+CFSR Register Bit Definition ///////////////////////////////////////////////////////////////////////////// MFSR 

Instruction access violation 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00581}{581}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a378bbf2518753b08a0c179c2e268dc50}\label{reg__common_8h_a378bbf2518753b08a0c179c2e268dc50}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_IBUSERR@{SCB\_CFSR\_IBUSERR}}
\index{SCB\_CFSR\_IBUSERR@{SCB\_CFSR\_IBUSERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_IBUSERR}{SCB\_CFSR\_IBUSERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IBUSERR~(0x00000100U)}



Instruction bus error flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00587}{587}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad2464f89eaba18baa6249586cc5b79b3}\label{reg__common_8h_ad2464f89eaba18baa6249586cc5b79b3}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_IMPRECISERR@{SCB\_CFSR\_IMPRECISERR}}
\index{SCB\_CFSR\_IMPRECISERR@{SCB\_CFSR\_IMPRECISERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_IMPRECISERR}{SCB\_CFSR\_IMPRECISERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IMPRECISERR~(0x00000400U)}



Imprecise data bus error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00589}{589}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aced0c08c35b56d5b9b2c2c2bed7b869b}\label{reg__common_8h_aced0c08c35b56d5b9b2c2c2bed7b869b}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_INVPC@{SCB\_CFSR\_INVPC}}
\index{SCB\_CFSR\_INVPC@{SCB\_CFSR\_INVPC}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_INVPC}{SCB\_CFSR\_INVPC}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+INVPC~(0x00040000U)}



Attempt to load EXC\+\_\+\+RETURN into pc illegally 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00596}{596}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a93d1d5e9fda7e579adf017c6e1fd391c}\label{reg__common_8h_a93d1d5e9fda7e579adf017c6e1fd391c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_INVSTATE@{SCB\_CFSR\_INVSTATE}}
\index{SCB\_CFSR\_INVSTATE@{SCB\_CFSR\_INVSTATE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_INVSTATE}{SCB\_CFSR\_INVSTATE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+INVSTATE~(0x00020000U)}



Invalid combination of EPSR and instruction 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00595}{595}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa36c9f483ec60455b3b1c26ea982e214}\label{reg__common_8h_aa36c9f483ec60455b3b1c26ea982e214}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_MMARVALID@{SCB\_CFSR\_MMARVALID}}
\index{SCB\_CFSR\_MMARVALID@{SCB\_CFSR\_MMARVALID}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_MMARVALID}{SCB\_CFSR\_MMARVALID}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MMARVALID~(0x00000080U)}



BFSR 

Memory Manage Address Register address valid flag 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00586}{586}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4b1e442beded4c10598ed3004e8189cb}\label{reg__common_8h_a4b1e442beded4c10598ed3004e8189cb}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_MSTKERR@{SCB\_CFSR\_MSTKERR}}
\index{SCB\_CFSR\_MSTKERR@{SCB\_CFSR\_MSTKERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_MSTKERR}{SCB\_CFSR\_MSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MSTKERR~(0x00000010U)}



Stacking error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00584}{584}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5332dd0529939aff8423098fa15ad0dc}\label{reg__common_8h_a5332dd0529939aff8423098fa15ad0dc}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_MUNSTKERR@{SCB\_CFSR\_MUNSTKERR}}
\index{SCB\_CFSR\_MUNSTKERR@{SCB\_CFSR\_MUNSTKERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_MUNSTKERR}{SCB\_CFSR\_MUNSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MUNSTKERR~(0x00000008U)}



Unstacking error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00583}{583}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afc890a270e6baf8bb6c76ca81d70236d}\label{reg__common_8h_afc890a270e6baf8bb6c76ca81d70236d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_NOCP@{SCB\_CFSR\_NOCP}}
\index{SCB\_CFSR\_NOCP@{SCB\_CFSR\_NOCP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_NOCP}{SCB\_CFSR\_NOCP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+NOCP~(0x00080000U)}



Attempt to use a coprocessor instruction 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00597}{597}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5eaebb9d9bc21b989cd725c6e6f15803}\label{reg__common_8h_a5eaebb9d9bc21b989cd725c6e6f15803}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_PRECISERR@{SCB\_CFSR\_PRECISERR}}
\index{SCB\_CFSR\_PRECISERR@{SCB\_CFSR\_PRECISERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_PRECISERR}{SCB\_CFSR\_PRECISERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+PRECISERR~(0x00000200U)}



Precise data bus error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00588}{588}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a923371d7146ba7049580ade8ade972b7}\label{reg__common_8h_a923371d7146ba7049580ade8ade972b7}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_STKERR@{SCB\_CFSR\_STKERR}}
\index{SCB\_CFSR\_STKERR@{SCB\_CFSR\_STKERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_STKERR}{SCB\_CFSR\_STKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+STKERR~(0x00001000U)}



Stacking error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00591}{591}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af8f4e8e6fa2c0a706df0dd0d167cfe10}\label{reg__common_8h_af8f4e8e6fa2c0a706df0dd0d167cfe10}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_UNALIGNED@{SCB\_CFSR\_UNALIGNED}}
\index{SCB\_CFSR\_UNALIGNED@{SCB\_CFSR\_UNALIGNED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_UNALIGNED}{SCB\_CFSR\_UNALIGNED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNALIGNED~(0x01000000U)}



Fault occurs when there is an attempt to make an unaligned memory access 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00598}{598}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afb585bfb9849d490ca5a9c5309e15d92}\label{reg__common_8h_afb585bfb9849d490ca5a9c5309e15d92}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_UNDEFINSTR@{SCB\_CFSR\_UNDEFINSTR}}
\index{SCB\_CFSR\_UNDEFINSTR@{SCB\_CFSR\_UNDEFINSTR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_UNDEFINSTR}{SCB\_CFSR\_UNDEFINSTR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNDEFINSTR~(0x00010000U)}



The processor attempt to excecute an undefined instruction 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00594}{594}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac0d8bc67ad889cf6e7ae4f2f25add5fe}\label{reg__common_8h_ac0d8bc67ad889cf6e7ae4f2f25add5fe}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CFSR\_UNSTKERR@{SCB\_CFSR\_UNSTKERR}}
\index{SCB\_CFSR\_UNSTKERR@{SCB\_CFSR\_UNSTKERR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CFSR\_UNSTKERR}{SCB\_CFSR\_UNSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNSTKERR~(0x00000800U)}



Unstacking error 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00590}{590}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a601f7f9ef2f371fc3316931cacddd914}\label{reg__common_8h_a601f7f9ef2f371fc3316931cacddd914}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CPUID\_Constant@{SCB\_CPUID\_Constant}}
\index{SCB\_CPUID\_Constant@{SCB\_CPUID\_Constant}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CPUID\_Constant}{SCB\_CPUID\_Constant}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+Constant~(0x000\+F0000U)}



Reads as 0x0F 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00487}{487}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a07d13461f7ac56baf2bc2005f49b08c9}\label{reg__common_8h_a07d13461f7ac56baf2bc2005f49b08c9}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CPUID\_IMPLEMENTER@{SCB\_CPUID\_IMPLEMENTER}}
\index{SCB\_CPUID\_IMPLEMENTER@{SCB\_CPUID\_IMPLEMENTER}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CPUID\_IMPLEMENTER}{SCB\_CPUID\_IMPLEMENTER}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER~(0x\+FF000000U)}



Implementer code. ARM is 0x41 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00489}{489}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a550badbbe87c076419c0cc1c914b6d3c}\label{reg__common_8h_a550badbbe87c076419c0cc1c914b6d3c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CPUID\_PARTNO@{SCB\_CPUID\_PARTNO}}
\index{SCB\_CPUID\_PARTNO@{SCB\_CPUID\_PARTNO}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CPUID\_PARTNO}{SCB\_CPUID\_PARTNO}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO~(0x0000\+FFF0U)}



Number of processor within family 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00486}{486}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8d41122756e2a2a01f07f5863312a0b3}\label{reg__common_8h_a8d41122756e2a2a01f07f5863312a0b3}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CPUID\_REVISION@{SCB\_CPUID\_REVISION}}
\index{SCB\_CPUID\_REVISION@{SCB\_CPUID\_REVISION}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CPUID\_REVISION}{SCB\_CPUID\_REVISION}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION~(0x0000000\+FU)}



SCB\+\_\+\+CPUID Register Bit Definition 

Implementation defined revision number 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00485}{485}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2918ac8b94d21ece6e60d8e57466b3ac}\label{reg__common_8h_a2918ac8b94d21ece6e60d8e57466b3ac}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_CPUID\_VARIANT@{SCB\_CPUID\_VARIANT}}
\index{SCB\_CPUID\_VARIANT@{SCB\_CPUID\_VARIANT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_CPUID\_VARIANT}{SCB\_CPUID\_VARIANT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT~(0x00\+F00000U)}



Implementation defined variant number 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00488}{488}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a8e74763573130dd268a2723c4ef8ff16}\label{reg__common_8h_a8e74763573130dd268a2723c4ef8ff16}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_DFSR\_BKPT@{SCB\_DFSR\_BKPT}}
\index{SCB\_DFSR\_BKPT@{SCB\_DFSR\_BKPT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_DFSR\_BKPT}{SCB\_DFSR\_BKPT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT~(0x02U)}



BKPT flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00612}{612}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a57b2711bf71bcd58516b0fe600e7efb1}\label{reg__common_8h_a57b2711bf71bcd58516b0fe600e7efb1}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_DFSR\_DWTTRAP@{SCB\_DFSR\_DWTTRAP}}
\index{SCB\_DFSR\_DWTTRAP@{SCB\_DFSR\_DWTTRAP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_DFSR\_DWTTRAP}{SCB\_DFSR\_DWTTRAP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP~(0x04U)}



Data Watchpoint and Trace (DWT) flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00613}{613}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a823718971909cfa0883c39bc86b97197}\label{reg__common_8h_a823718971909cfa0883c39bc86b97197}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_DFSR\_EXTERNAL@{SCB\_DFSR\_EXTERNAL}}
\index{SCB\_DFSR\_EXTERNAL@{SCB\_DFSR\_EXTERNAL}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_DFSR\_EXTERNAL}{SCB\_DFSR\_EXTERNAL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL~(0x10U)}



External debug request flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00615}{615}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad1a7fe275734a0e3c6fc8fc61f32153f}\label{reg__common_8h_ad1a7fe275734a0e3c6fc8fc61f32153f}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_DFSR\_HALTED@{SCB\_DFSR\_HALTED}}
\index{SCB\_DFSR\_HALTED@{SCB\_DFSR\_HALTED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_DFSR\_HALTED}{SCB\_DFSR\_HALTED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED~(0x01U)}



SCB\+\_\+\+DFSR Register Bit Definition 

Halt request flag 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00611}{611}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aca3d7db2d008e5b0bb5e0ae8a4dc266a}\label{reg__common_8h_aca3d7db2d008e5b0bb5e0ae8a4dc266a}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_DFSR\_VCATCH@{SCB\_DFSR\_VCATCH}}
\index{SCB\_DFSR\_VCATCH@{SCB\_DFSR\_VCATCH}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_DFSR\_VCATCH}{SCB\_DFSR\_VCATCH}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH~(0x08U)}



Vector catch flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00614}{614}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5bc4429b8cd51f602af4c81510d0d156}\label{reg__common_8h_a5bc4429b8cd51f602af4c81510d0d156}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_HFSR\_DEBUGEVT@{SCB\_HFSR\_DEBUGEVT}}
\index{SCB\_HFSR\_DEBUGEVT@{SCB\_HFSR\_DEBUGEVT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_HFSR\_DEBUGEVT}{SCB\_HFSR\_DEBUGEVT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT~(0x80000000U)}



Fault related to debug 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00606}{606}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac83ebdcd8f8eb57b964e6f7d28836a93}\label{reg__common_8h_ac83ebdcd8f8eb57b964e6f7d28836a93}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_HFSR\_FORCED@{SCB\_HFSR\_FORCED}}
\index{SCB\_HFSR\_FORCED@{SCB\_HFSR\_FORCED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_HFSR\_FORCED}{SCB\_HFSR\_FORCED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED~(0x40000000U)}



Hard Fault activated when a configurable Fault was received and cannot activate 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00605}{605}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a3027c1edb7f5348120c336517b1c5981}\label{reg__common_8h_a3027c1edb7f5348120c336517b1c5981}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_HFSR\_VECTTBL@{SCB\_HFSR\_VECTTBL}}
\index{SCB\_HFSR\_VECTTBL@{SCB\_HFSR\_VECTTBL}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_HFSR\_VECTTBL}{SCB\_HFSR\_VECTTBL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL~(0x00000002U)}



SCB\+\_\+\+HFSR Register Bit Definition 

Fault occures because of vector table read on exception processing 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00604}{604}} 行定义.

\mbox{\Hypertarget{reg__common_8h_addc9f4da4f73fd9aaeee3a8c97dac8c2}\label{reg__common_8h_addc9f4da4f73fd9aaeee3a8c97dac8c2}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_ISRPENDING@{SCB\_ICSR\_ISRPENDING}}
\index{SCB\_ICSR\_ISRPENDING@{SCB\_ICSR\_ISRPENDING}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPENDING}{SCB\_ICSR\_ISRPENDING}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING~(0x00400000U)}



Interrupt pending flag 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00497}{497}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a699279156aae0333110fe24a5e4e3d21}\label{reg__common_8h_a699279156aae0333110fe24a5e4e3d21}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_ISRPREEMPT@{SCB\_ICSR\_ISRPREEMPT}}
\index{SCB\_ICSR\_ISRPREEMPT@{SCB\_ICSR\_ISRPREEMPT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPREEMPT}{SCB\_ICSR\_ISRPREEMPT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT~(0x00800000U)}



It indicates that a pending interrupt becomes active in the next running cycle 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00498}{498}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a0a7d69b63652f05f4ff9b72d110dec7a}\label{reg__common_8h_a0a7d69b63652f05f4ff9b72d110dec7a}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_NMIPENDSET@{SCB\_ICSR\_NMIPENDSET}}
\index{SCB\_ICSR\_NMIPENDSET@{SCB\_ICSR\_NMIPENDSET}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_NMIPENDSET}{SCB\_ICSR\_NMIPENDSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET~(0x80000000U)}



Set pending NMI bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00503}{503}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a739c687961a5555b6a3903b617461892}\label{reg__common_8h_a739c687961a5555b6a3903b617461892}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_PENDSTCLR@{SCB\_ICSR\_PENDSTCLR}}
\index{SCB\_ICSR\_PENDSTCLR@{SCB\_ICSR\_PENDSTCLR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTCLR}{SCB\_ICSR\_PENDSTCLR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR~(0x02000000U)}



Clear pending Sys\+Tick bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00499}{499}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1208f2e1fba16f8ce1fd533f48228898}\label{reg__common_8h_a1208f2e1fba16f8ce1fd533f48228898}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_PENDSTSET@{SCB\_ICSR\_PENDSTSET}}
\index{SCB\_ICSR\_PENDSTSET@{SCB\_ICSR\_PENDSTSET}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTSET}{SCB\_ICSR\_PENDSTSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET~(0x04000000U)}



Set pending Sys\+Tick bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00500}{500}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a84b3c1eebacbbc3d33ecf875e2e298a1}\label{reg__common_8h_a84b3c1eebacbbc3d33ecf875e2e298a1}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_PENDSVCLR@{SCB\_ICSR\_PENDSVCLR}}
\index{SCB\_ICSR\_PENDSVCLR@{SCB\_ICSR\_PENDSVCLR}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVCLR}{SCB\_ICSR\_PENDSVCLR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR~(0x08000000U)}



Clear pending pend\+SV bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00501}{501}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4d08b3c1bd96c4c12dddd25aea063e35}\label{reg__common_8h_a4d08b3c1bd96c4c12dddd25aea063e35}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_PENDSVSET@{SCB\_ICSR\_PENDSVSET}}
\index{SCB\_ICSR\_PENDSVSET@{SCB\_ICSR\_PENDSVSET}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVSET}{SCB\_ICSR\_PENDSVSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET~(0x10000000U)}



Set pending pend\+SV bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00502}{502}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a842275c9ea59be843c92d28bda1e554c}\label{reg__common_8h_a842275c9ea59be843c92d28bda1e554c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_RETTOBASE@{SCB\_ICSR\_RETTOBASE}}
\index{SCB\_ICSR\_RETTOBASE@{SCB\_ICSR\_RETTOBASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_RETTOBASE}{SCB\_ICSR\_RETTOBASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE~(0x00000800U)}



All active exceptions minus the IPSR\+\_\+current\+\_\+exception yields the empty set 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00495}{495}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aa03823cedb24b4d4c95812f121a2f493}\label{reg__common_8h_aa03823cedb24b4d4c95812f121a2f493}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_VECTACTIVE@{SCB\_ICSR\_VECTACTIVE}}
\index{SCB\_ICSR\_VECTACTIVE@{SCB\_ICSR\_VECTACTIVE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_VECTACTIVE}{SCB\_ICSR\_VECTACTIVE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE~(0x000001\+FFU)}



SCB\+\_\+\+ICSR Register Bit Definition 

Active ISR number field 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00494}{494}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a91ba96d4d975d2ad3cd43c091b1e65af}\label{reg__common_8h_a91ba96d4d975d2ad3cd43c091b1e65af}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_ICSR\_VECTPENDING@{SCB\_ICSR\_VECTPENDING}}
\index{SCB\_ICSR\_VECTPENDING@{SCB\_ICSR\_VECTPENDING}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_ICSR\_VECTPENDING}{SCB\_ICSR\_VECTPENDING}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING~(0x003\+FF000U)}



Pending ISR number field 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00496}{496}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a4e67a3513cfb4a2989f2bcd3e680f3a6}\label{reg__common_8h_a4e67a3513cfb4a2989f2bcd3e680f3a6}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_MMFAR\_ADDRESS@{SCB\_MMFAR\_ADDRESS}}
\index{SCB\_MMFAR\_ADDRESS@{SCB\_MMFAR\_ADDRESS}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_MMFAR\_ADDRESS}{SCB\_MMFAR\_ADDRESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+MMFAR\+\_\+\+ADDRESS~(0x\+FFFFFFFFU)}



SCB\+\_\+\+MMFAR Register Bit Definition 

Mem Manage fault address field 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00620}{620}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afe02e0bb7621be2b7c53f4acd9e8f8c5}\label{reg__common_8h_afe02e0bb7621be2b7c53f4acd9e8f8c5}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SCR\_SEVONPEND@{SCB\_SCR\_SEVONPEND}}
\index{SCB\_SCR\_SEVONPEND@{SCB\_SCR\_SEVONPEND}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SCR\_SEVONPEND}{SCB\_SCR\_SEVONPEND}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND~(0x10U)}



Wake up from WFE 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00539}{539}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac4f4f02bfc91aef800b88fa58329cb92}\label{reg__common_8h_ac4f4f02bfc91aef800b88fa58329cb92}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SCR\_SLEEPDEEP@{SCB\_SCR\_SLEEPDEEP}}
\index{SCB\_SCR\_SLEEPDEEP@{SCB\_SCR\_SLEEPDEEP}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPDEEP}{SCB\_SCR\_SLEEPDEEP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP~(0x04U)}



Sleep deep bit 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00538}{538}} 行定义.

\mbox{\Hypertarget{reg__common_8h_aef484612839a04567ebaeeb57ca0b015}\label{reg__common_8h_aef484612839a04567ebaeeb57ca0b015}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SCR\_SLEEPONEXIT@{SCB\_SCR\_SLEEPONEXIT}}
\index{SCB\_SCR\_SLEEPONEXIT@{SCB\_SCR\_SLEEPONEXIT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPONEXIT}{SCB\_SCR\_SLEEPONEXIT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT~(0x02U)}



SCB\+\_\+\+SCR Register Bit Definition 

Sleep on exit bit 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00537}{537}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a22a35f7e2e94c192befb04bab6976598}\label{reg__common_8h_a22a35f7e2e94c192befb04bab6976598}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_BUSFAULTACT@{SCB\_SHCSR\_BUSFAULTACT}}
\index{SCB\_SHCSR\_BUSFAULTACT@{SCB\_SHCSR\_BUSFAULTACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTACT}{SCB\_SHCSR\_BUSFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT~(0x00000002U)}



Bus\+Fault is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00563}{563}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a213b425d7d1da3cbaf977d90dc29297d}\label{reg__common_8h_a213b425d7d1da3cbaf977d90dc29297d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_BUSFAULTENA@{SCB\_SHCSR\_BUSFAULTENA}}
\index{SCB\_SHCSR\_BUSFAULTENA@{SCB\_SHCSR\_BUSFAULTENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTENA}{SCB\_SHCSR\_BUSFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA~(0x00020000U)}



Bus Fault enable 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00574}{574}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5c2813665d25281e4777600f0cbdc99c}\label{reg__common_8h_a5c2813665d25281e4777600f0cbdc99c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_BUSFAULTPENDED@{SCB\_SHCSR\_BUSFAULTPENDED}}
\index{SCB\_SHCSR\_BUSFAULTPENDED@{SCB\_SHCSR\_BUSFAULTPENDED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTPENDED}{SCB\_SHCSR\_BUSFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED~(0x00004000U)}



Bus Fault is pended 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00571}{571}} 行定义.

\mbox{\Hypertarget{reg__common_8h_af7e9f142e8f310010b8314e41d21bef1}\label{reg__common_8h_af7e9f142e8f310010b8314e41d21bef1}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_MEMFAULTACT@{SCB\_SHCSR\_MEMFAULTACT}}
\index{SCB\_SHCSR\_MEMFAULTACT@{SCB\_SHCSR\_MEMFAULTACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTACT}{SCB\_SHCSR\_MEMFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT~(0x00000001U)}



SCB\+\_\+\+SHCSR Register Bit Definition 

Mem\+Manage is active 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00562}{562}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ac2465518e8ed884599f6b882f27ee6f0}\label{reg__common_8h_ac2465518e8ed884599f6b882f27ee6f0}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_MEMFAULTENA@{SCB\_SHCSR\_MEMFAULTENA}}
\index{SCB\_SHCSR\_MEMFAULTENA@{SCB\_SHCSR\_MEMFAULTENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTENA}{SCB\_SHCSR\_MEMFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA~(0x00010000U)}



Mem\+Manage enable 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00573}{573}} 行定义.

\mbox{\Hypertarget{reg__common_8h_afac0c649448a364c53b212ba515e433d}\label{reg__common_8h_afac0c649448a364c53b212ba515e433d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_MEMFAULTPENDED@{SCB\_SHCSR\_MEMFAULTPENDED}}
\index{SCB\_SHCSR\_MEMFAULTPENDED@{SCB\_SHCSR\_MEMFAULTPENDED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTPENDED}{SCB\_SHCSR\_MEMFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED~(0x00002000U)}



Mem\+Manage is pended 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00570}{570}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a9d926840743a22c4ff50db650b2a0d75}\label{reg__common_8h_a9d926840743a22c4ff50db650b2a0d75}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_MONITORACT@{SCB\_SHCSR\_MONITORACT}}
\index{SCB\_SHCSR\_MONITORACT@{SCB\_SHCSR\_MONITORACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_MONITORACT}{SCB\_SHCSR\_MONITORACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT~(0x00000100U)}



Monitor is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00566}{566}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ae5ce384582328f1a9d38466239e03017}\label{reg__common_8h_ae5ce384582328f1a9d38466239e03017}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_PENDSVACT@{SCB\_SHCSR\_PENDSVACT}}
\index{SCB\_SHCSR\_PENDSVACT@{SCB\_SHCSR\_PENDSVACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_PENDSVACT}{SCB\_SHCSR\_PENDSVACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT~(0x00000400U)}



Pend\+SV is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00567}{567}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a395ad78789946e84ddbb0a91a575331d}\label{reg__common_8h_a395ad78789946e84ddbb0a91a575331d}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_SVCALLACT@{SCB\_SHCSR\_SVCALLACT}}
\index{SCB\_SHCSR\_SVCALLACT@{SCB\_SHCSR\_SVCALLACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLACT}{SCB\_SHCSR\_SVCALLACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT~(0x00000080U)}



SVCall is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00565}{565}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1300357a6f3ff42e08be39ed6dbfea73}\label{reg__common_8h_a1300357a6f3ff42e08be39ed6dbfea73}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_SVCALLPENDED@{SCB\_SHCSR\_SVCALLPENDED}}
\index{SCB\_SHCSR\_SVCALLPENDED@{SCB\_SHCSR\_SVCALLPENDED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLPENDED}{SCB\_SHCSR\_SVCALLPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED~(0x00008000U)}



SVCall is pended 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00572}{572}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a2f474b85e95da35c9ee1f59d3e3ffbdb}\label{reg__common_8h_a2f474b85e95da35c9ee1f59d3e3ffbdb}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_SYSTICKACT@{SCB\_SHCSR\_SYSTICKACT}}
\index{SCB\_SHCSR\_SYSTICKACT@{SCB\_SHCSR\_SYSTICKACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_SYSTICKACT}{SCB\_SHCSR\_SYSTICKACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT~(0x00000800U)}



Sys\+Tick is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00568}{568}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab6121f12dfa519ab80357d2389830990}\label{reg__common_8h_ab6121f12dfa519ab80357d2389830990}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_USGFAULTACT@{SCB\_SHCSR\_USGFAULTACT}}
\index{SCB\_SHCSR\_USGFAULTACT@{SCB\_SHCSR\_USGFAULTACT}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTACT}{SCB\_SHCSR\_USGFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT~(0x00000008U)}



Usage\+Fault is active 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00564}{564}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5cc5ea368212d871d8fce47fee90527a}\label{reg__common_8h_a5cc5ea368212d871d8fce47fee90527a}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_USGFAULTENA@{SCB\_SHCSR\_USGFAULTENA}}
\index{SCB\_SHCSR\_USGFAULTENA@{SCB\_SHCSR\_USGFAULTENA}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTENA}{SCB\_SHCSR\_USGFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA~(0x00040000U)}



Usage\+Fault enable 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00575}{575}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a5d4a7079ca06fdca02ebe45cd6432cd0}\label{reg__common_8h_a5d4a7079ca06fdca02ebe45cd6432cd0}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHCSR\_USGFAULTPENDED@{SCB\_SHCSR\_USGFAULTPENDED}}
\index{SCB\_SHCSR\_USGFAULTPENDED@{SCB\_SHCSR\_USGFAULTPENDED}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTPENDED}{SCB\_SHCSR\_USGFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED~(0x00001000U)}



Usage Fault is pended 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00569}{569}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a60573307b1130b04328515e7763d46ae}\label{reg__common_8h_a60573307b1130b04328515e7763d46ae}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHPR\_PRI\_N@{SCB\_SHPR\_PRI\_N}}
\index{SCB\_SHPR\_PRI\_N@{SCB\_SHPR\_PRI\_N}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N}{SCB\_SHPR\_PRI\_N}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+N~(0x000000\+FFU)}



SCB\+\_\+\+SHPR Register Bit Definition 

Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00554}{554}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a983c00520a6b78a9460ae3111dfa30e8}\label{reg__common_8h_a983c00520a6b78a9460ae3111dfa30e8}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHPR\_PRI\_N1@{SCB\_SHPR\_PRI\_N1}}
\index{SCB\_SHPR\_PRI\_N1@{SCB\_SHPR\_PRI\_N1}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N1}{SCB\_SHPR\_PRI\_N1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N1~(0x0000\+FF00U)}



Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00555}{555}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ab95e7b7b52dfa7c7a36f58aa0647b7fc}\label{reg__common_8h_ab95e7b7b52dfa7c7a36f58aa0647b7fc}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHPR\_PRI\_N2@{SCB\_SHPR\_PRI\_N2}}
\index{SCB\_SHPR\_PRI\_N2@{SCB\_SHPR\_PRI\_N2}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N2}{SCB\_SHPR\_PRI\_N2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N2~(0x00\+FF0000U)}



Priority of system handler 6,10, and 14. Usage Fault, reserved and Pend\+SV 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00556}{556}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1ddf910806ca32e520bffc56c4cbca4a}\label{reg__common_8h_a1ddf910806ca32e520bffc56c4cbca4a}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_SHPR\_PRI\_N3@{SCB\_SHPR\_PRI\_N3}}
\index{SCB\_SHPR\_PRI\_N3@{SCB\_SHPR\_PRI\_N3}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N3}{SCB\_SHPR\_PRI\_N3}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N3~(0x\+FF000000U)}



Priority of system handler 7,11, and 15. Reserved, SVCall and Sys\+Tick 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00557}{557}} 行定义.

\mbox{\Hypertarget{reg__common_8h_adfbd687e656472904d65b6e76e60d32c}\label{reg__common_8h_adfbd687e656472904d65b6e76e60d32c}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_VTOR\_TBLBASE@{SCB\_VTOR\_TBLBASE}}
\index{SCB\_VTOR\_TBLBASE@{SCB\_VTOR\_TBLBASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_VTOR\_TBLBASE}{SCB\_VTOR\_TBLBASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE~(0x20000000U)}



Table base in code(0) or RAM(1) 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00509}{509}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a1a53fe56449df9763635b9ef14ec4eef}\label{reg__common_8h_a1a53fe56449df9763635b9ef14ec4eef}} 
\index{reg\_common.h@{reg\_common.h}!SCB\_VTOR\_TBLOFF@{SCB\_VTOR\_TBLOFF}}
\index{SCB\_VTOR\_TBLOFF@{SCB\_VTOR\_TBLOFF}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SCB\_VTOR\_TBLOFF}{SCB\_VTOR\_TBLOFF}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF~(0x1\+FFFFF80U)}



SCB\+\_\+\+VTOR Register Bit Definition 

Vector table base offset field 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00508}{508}} 行定义.

\mbox{\Hypertarget{reg__common_8h_ad47b1739ff278b664d8705b8dfea6b4a}\label{reg__common_8h_ad47b1739ff278b664d8705b8dfea6b4a}} 
\index{reg\_common.h@{reg\_common.h}!SRAM\_BITBAND\_BASE@{SRAM\_BITBAND\_BASE}}
\index{SRAM\_BITBAND\_BASE@{SRAM\_BITBAND\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{SRAM\_BITBAND\_BASE}{SRAM\_BITBAND\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BITBAND\+\_\+\+BASE~(0x22000000U)}



Peripheral base address in the bit-\/band region 



在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00175}{175}} 行定义.

\mbox{\Hypertarget{reg__common_8h_a664eda42b83c919b153b07b23348be67}\label{reg__common_8h_a664eda42b83c919b153b07b23348be67}} 
\index{reg\_common.h@{reg\_common.h}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE~(0x1\+FFFF7\+E0U)}



UID type pointer Definition 

Unique device ID register base address 

在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00189}{189}} 行定义.



\doxysubsection{类型定义说明}
\mbox{\Hypertarget{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}\label{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}} 
\index{reg\_common.h@{reg\_common.h}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{IRQn\_Type}{IRQn\_Type}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{reg__common_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}



MM32 MCU Interrupt Handle 



\doxysubsection{枚举类型说明}
\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}} 
\index{reg\_common.h@{reg\_common.h}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!reg\_common.h@{reg\_common.h}}
\doxysubsubsection{\texorpdfstring{IRQn}{IRQn}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{reg__common_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}}



MM32 MCU Interrupt Handle 

\begin{DoxyEnumFields}{枚举值}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+IRQn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+IRQn&4 Cortex-\/\+M3 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+IRQn&5 Cortex-\/\+M3 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+IRQn&6 Cortex-\/\+M3 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
SVCall\+\_\+\+IRQn&11 Cortex-\/\+M3 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+IRQn&12 Cortex-\/\+M3 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+SV\+\_\+\+IRQn&14 Cortex-\/\+M3 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+IRQn&15 Cortex-\/\+M3 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IWDG\_IRQn@{WWDG\_IWDG\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!WWDG\_IWDG\_IRQn@{WWDG\_IWDG\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3bdfa1baf5cdad552a451ec7dc3e4d4e}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3bdfa1baf5cdad552a451ec7dc3e4d4e}} 
WWDG\+\_\+\+IWDG\+\_\+\+IRQn&Watchdog interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!WWDG\_IRQn@{WWDG\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}} 
WWDG\+\_\+\+IRQn&Watchdog interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!PVD\_IRQn@{PVD\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}} 
PVD\+\_\+\+IRQn&(PVD) Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMPER\_IRQn@{TAMPER\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TAMPER\_IRQn@{TAMPER\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}} 
TAMPER\+\_\+\+IRQn&Intrusion detection interrupted \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
RTC\+\_\+\+IRQn&Real-\/time clock (RTC) global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!FLASH\_IRQn@{FLASH\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}} 
FLASH\+\_\+\+IRQn&Flash global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_CRS\_IRQn@{RCC\_CRS\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!RCC\_CRS\_IRQn@{RCC\_CRS\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a112217f6b94af93192099fb66f896608}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a112217f6b94af93192099fb66f896608}} 
RCC\+\_\+\+CRS\+\_\+\+IRQn&RCC and CRS global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}} 
EXTI0\+\_\+\+IRQn&EXTI line 0 interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}} 
EXTI1\+\_\+\+IRQn&EXTI line 1 interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}} 
EXTI2\+\_\+\+IRQn&EXTI line 2 interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}} 
EXTI3\+\_\+\+IRQn&EXTI line 3 interrupted \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}} 
EXTI4\+\_\+\+IRQn&EXTI line 4 interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}} 
DMA1\+\_\+\+Channel1\+\_\+\+IRQn&DMA1 channel 1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}} 
DMA1\+\_\+\+Channel2\+\_\+\+IRQn&DMA1 channel 2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}} 
DMA1\+\_\+\+Channel3\+\_\+\+IRQn&DMA1 channel 3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}} 
DMA1\+\_\+\+Channel4\+\_\+\+IRQn&DMA1 channel 4 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}} 
DMA1\+\_\+\+Channel5\+\_\+\+IRQn&DMA1 channel 5 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}} 
DMA1\+\_\+\+Channel6\+\_\+\+IRQn&DMA1 channel 6 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}} 
DMA1\+\_\+\+Channel7\+\_\+\+IRQn&DMA1 channel 7 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC1\_IRQn@{ADC1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!ADC1\_IRQn@{ADC1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb}} 
ADC1\+\_\+\+IRQn&ADC1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC1\_2\_IRQn@{ADC1\_2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!ADC1\_2\_IRQn@{ADC1\_2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a19cf421347f52d547d370887640c158a}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a19cf421347f52d547d370887640c158a}} 
ADC1\+\_\+2\+\_\+\+IRQn&ADC1\&ADC2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC2\_IRQn@{ADC2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!ADC2\_IRQn@{ADC2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a90b4d6470f24e46e747fd3b47f39ee41}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a90b4d6470f24e46e747fd3b47f39ee41}} 
ADC2\+\_\+\+IRQn&ADC2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FlashCache\_IRQn@{FlashCache\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!FlashCache\_IRQn@{FlashCache\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9db78939cf82fe0b3af30af01ef25ee5}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9db78939cf82fe0b3af30af01ef25ee5}} 
Flash\+Cache\+\_\+\+IRQn&Flash\+Cache outage \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_RX\_IRQn@{CAN1\_RX\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!CAN1\_RX\_IRQn@{CAN1\_RX\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9d9acb1f10a3e655ce5c3dcff4b80068}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9d9acb1f10a3e655ce5c3dcff4b80068}} 
CAN1\+\_\+\+RX\+\_\+\+IRQn&CAN1 receive interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN\_IRQn@{CAN\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!CAN\_IRQn@{CAN\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb}} 
CAN\+\_\+\+IRQn&CAN interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}} 
EXTI9\+\_\+5\+\_\+\+IRQn&EXTI line \mbox{[}9\+: 5\mbox{]} interrupted \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_BRK\_IRQn@{TIM1\_BRK\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM1\_BRK\_IRQn@{TIM1\_BRK\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53b88408ead2373e64f39fd0c79fa88f}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53b88408ead2373e64f39fd0c79fa88f}} 
TIM1\+\_\+\+BRK\+\_\+\+IRQn&TIM1 disconnect interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_UP\_IRQn@{TIM1\_UP\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM1\_UP\_IRQn@{TIM1\_UP\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a78ef1a20c5b8e93cb17bf90afc0c5bd9}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a78ef1a20c5b8e93cb17bf90afc0c5bd9}} 
TIM1\+\_\+\+UP\+\_\+\+IRQn&TIM1 update interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{IM1\_TRG\_COM\_IRQn@{IM1\_TRG\_COM\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!IM1\_TRG\_COM\_IRQn@{IM1\_TRG\_COM\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0a1103954456a856e7c09104bc57ed68}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0a1103954456a856e7c09104bc57ed68}} 
IM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn&TIM1 trigger and communication interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}} 
TIM1\+\_\+\+CC\+\_\+\+IRQn&TIM1 capture compare interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM2\_IRQn@{TIM2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM2\_IRQn@{TIM2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}} 
TIM2\+\_\+\+IRQn&TIM2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM3\_IRQn@{TIM3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM3\_IRQn@{TIM3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}} 
TIM3\+\_\+\+IRQn&TIM3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM4\_IRQn@{TIM4\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM4\_IRQn@{TIM4\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}} 
TIM4\+\_\+\+IRQn&TIM4 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C1\_IRQn@{I2C1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!I2C1\_IRQn@{I2C1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}} 
I2\+C1\+\_\+\+IRQn&I2\+C1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C2\_IRQn@{I2C2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!I2C2\_IRQn@{I2C2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d}} 
I2\+C2\+\_\+\+IRQn&I2\+C2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
SPI1\+\_\+\+IRQn&SPI1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI2\_IRQn@{SPI2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SPI2\_IRQn@{SPI2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}} 
SPI2\+\_\+\+IRQn&SPI2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
UART1\+\_\+\+IRQn&UART1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
UART2\+\_\+\+IRQn&UART2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
UART3\+\_\+\+IRQn&UART3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}} 
EXTI15\+\_\+10\+\_\+\+IRQn&EXTI line \mbox{[}15\+: 10\mbox{]} interrupted \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTCAlarm\_IRQn@{RTCAlarm\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!RTCAlarm\_IRQn@{RTCAlarm\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a657f8d70d4aaa199064e6b1017d3ab54}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a657f8d70d4aaa199064e6b1017d3ab54}} 
RTCAlarm\+\_\+\+IRQn&RTC alarm connected to EXTI interrupted \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USB\_WKUP\_IRQn@{USB\_WKUP\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!USB\_WKUP\_IRQn@{USB\_WKUP\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ad7282ce4fa810a975c915db5d3ed8aab}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ad7282ce4fa810a975c915db5d3ed8aab}} 
USB\+\_\+\+WKUP\+\_\+\+IRQn&Wake-\/up interrupt from USB connected to EXTI \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_BRK\_IRQn@{TIM8\_BRK\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM8\_BRK\_IRQn@{TIM8\_BRK\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac2465727aec26e840077f8df9b7af33a}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac2465727aec26e840077f8df9b7af33a}} 
TIM8\+\_\+\+BRK\+\_\+\+IRQn&TIM8 brake interruption \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_UP\_IRQn@{TIM8\_UP\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM8\_UP\_IRQn@{TIM8\_UP\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af20a30306a1b6d4fc8a2da095a2ca7e9}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083af20a30306a1b6d4fc8a2da095a2ca7e9}} 
TIM8\+\_\+\+UP\+\_\+\+IRQn&TIM8 update interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_TRG\_COM\_IRQn@{TIM8\_TRG\_COM\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM8\_TRG\_COM\_IRQn@{TIM8\_TRG\_COM\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a01458aa0285988970fb26ba382d62bcb}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a01458aa0285988970fb26ba382d62bcb}} 
TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn&TIM8 trigger, communication interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM8\_CC\_IRQn@{TIM8\_CC\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM8\_CC\_IRQn@{TIM8\_CC\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f}} 
TIM8\+\_\+\+CC\+\_\+\+IRQn&TIM8 capture compare interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC3\_IRQn@{ADC3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!ADC3\_IRQn@{ADC3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a5df6270d4d1ecf305aeeb70945c27d16}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a5df6270d4d1ecf305aeeb70945c27d16}} 
ADC3\+\_\+\+IRQn&ADC3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDIO\_IRQn@{SDIO\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SDIO\_IRQn@{SDIO\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3}} 
SDIO\+\_\+\+IRQn&SDIO global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM5\_IRQn@{TIM5\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM5\_IRQn@{TIM5\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}} 
TIM5\+\_\+\+IRQn&TIM5 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI3\_IRQn@{SPI3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!SPI3\_IRQn@{SPI3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}} 
SPI3\+\_\+\+IRQn&SPI3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
UART4\+\_\+\+IRQn&UART4 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART5\_IRQn@{UART5\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART5\_IRQn@{UART5\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}} 
UART5\+\_\+\+IRQn&UART5 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM6\_IRQn@{TIM6\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM6\_IRQn@{TIM6\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2}} 
TIM6\+\_\+\+IRQn&TIM6 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM7\_IRQn@{TIM7\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!TIM7\_IRQn@{TIM7\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}} 
TIM7\+\_\+\+IRQn&TIM7 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel1\_IRQn@{DMA2\_Channel1\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA2\_Channel1\_IRQn@{DMA2\_Channel1\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0}} 
DMA2\+\_\+\+Channel1\+\_\+\+IRQn&DMA2 channel 1 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel2\_IRQn@{DMA2\_Channel2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA2\_Channel2\_IRQn@{DMA2\_Channel2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490}} 
DMA2\+\_\+\+Channel2\+\_\+\+IRQn&DMA2 channel 2 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel3\_IRQn@{DMA2\_Channel3\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA2\_Channel3\_IRQn@{DMA2\_Channel3\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898}} 
DMA2\+\_\+\+Channel3\+\_\+\+IRQn&DMA2 channel 3 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel4\_IRQn@{DMA2\_Channel4\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA2\_Channel4\_IRQn@{DMA2\_Channel4\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0}} 
DMA2\+\_\+\+Channel4\+\_\+\+IRQn&DMA2 channel 4 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel5\_IRQn@{DMA2\_Channel5\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!DMA2\_Channel5\_IRQn@{DMA2\_Channel5\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a}} 
DMA2\+\_\+\+Channel5\+\_\+\+IRQn&DMA2 channel 5 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ETHERNET\_MAC\_IRQn@{ETHERNET\_MAC\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!ETHERNET\_MAC\_IRQn@{ETHERNET\_MAC\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4b3afb58a3946845b89512d6cac87072}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a4b3afb58a3946845b89512d6cac87072}} 
ETHERNET\+\_\+\+MAC\+\_\+\+IRQn&ETHERNET global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{COMP1\_2\_IRQn@{COMP1\_2\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!COMP1\_2\_IRQn@{COMP1\_2\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4a081ffac2ab5dcd5698e290f033fe2}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ae4a081ffac2ab5dcd5698e290f033fe2}} 
COMP1\+\_\+2\+\_\+\+IRQn&Comparator 1/2 interrupt connected to EXTI \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USB\_FS\_IRQn@{USB\_FS\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!USB\_FS\_IRQn@{USB\_FS\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab5d48830813aeb60b951ae42a8de8f25}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083ab5d48830813aeb60b951ae42a8de8f25}} 
USB\+\_\+\+FS\+\_\+\+IRQn&USB FS global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART6\_IRQn@{UART6\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART6\_IRQn@{UART6\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a7626324b57f574962c18876dedd13332}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a7626324b57f574962c18876dedd13332}} 
UART6\+\_\+\+IRQn&UART6 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART7\_IRQn@{UART7\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART7\_IRQn@{UART7\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a29e1de1059d7d0cd8ee82cc170aa8755}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a29e1de1059d7d0cd8ee82cc170aa8755}} 
UART7\+\_\+\+IRQn&UART7 global interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART8\_IRQn@{UART8\_IRQn}!reg\_common.h@{reg\_common.h}}\index{reg\_common.h@{reg\_common.h}!UART8\_IRQn@{UART8\_IRQn}}}\mbox{\Hypertarget{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a553bd88827ddd4e0e71216a836a736d2}\label{reg__common_8h_a666eb0caeb12ec0e281415592ae89083a553bd88827ddd4e0e71216a836a736d2}} 
UART8\+\_\+\+IRQn&UART8 global interrupt \\
\hline

\end{DoxyEnumFields}


在文件 \mbox{\hyperlink{reg__common_8h_source}{reg\+\_\+common.\+h}} 第 \mbox{\hyperlink{reg__common_8h_source_l00085}{85}} 行定义.

