--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml nbit_universal_shiftreg.twx nbit_universal_shiftreg.ncd -o
nbit_universal_shiftreg.twr nbit_universal_shiftreg.pcf -ucf
nbit_universal_shiftreg.ucf

Design file:              nbit_universal_shiftreg.ncd
Physical constraint file: nbit_universal_shiftreg.pcf
Device,package,speed:     xc3s500e,ft256,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
D_inputs<0>     |    2.978(R)|   -1.168(R)|CLK_BUFGP         |   0.000|
D_inputs<1>     |    2.598(R)|   -0.864(R)|CLK_BUFGP         |   0.000|
D_inputs<2>     |    1.549(R)|   -0.015(R)|CLK_BUFGP         |   0.000|
D_inputs<3>     |    1.529(R)|    0.002(R)|CLK_BUFGP         |   0.000|
D_inputs<4>     |    2.332(R)|   -0.651(R)|CLK_BUFGP         |   0.000|
F<0>            |    1.889(R)|    0.900(R)|CLK_BUFGP         |   0.000|
F<1>            |    2.162(R)|    0.596(R)|CLK_BUFGP         |   0.000|
Shift_in        |    2.179(R)|   -0.365(R)|CLK_BUFGP         |   0.000|
Shift_rotate_bar|    2.116(R)|   -0.366(R)|CLK_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q_outputs<0>|    8.123(R)|CLK_BUFGP         |   0.000|
Q_outputs<1>|    7.724(R)|CLK_BUFGP         |   0.000|
Q_outputs<2>|    8.451(R)|CLK_BUFGP         |   0.000|
Q_outputs<3>|    7.957(R)|CLK_BUFGP         |   0.000|
Q_outputs<4>|    7.817(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.092|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 02 11:03:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



