// Seed: 731246713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always $display(1);
  assign id_3 = -1 == -1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input logic id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri id_14,
    output wor id_15,
    input wire id_16,
    output tri id_17,
    input logic id_18,
    input uwire id_19,
    output wor id_20,
    input wor id_21,
    input tri1 id_22,
    output logic id_23,
    output tri1 id_24,
    input wand id_25,
    input uwire id_26,
    input supply0 id_27,
    input tri1 id_28,
    input tri1 id_29,
    output wand id_30,
    output uwire id_31
);
  logic id_33 = id_18;
  wire  id_34;
  final id_33 <= id_8;
  always id_23 <= -1 != -1;
  module_0 modCall_1 (
      id_34,
      id_34,
      id_34,
      id_34
  );
  wire id_35;
  genvar id_36;
endmodule
