\hypertarget{group__Clock__Enable__SPI__Clocks}{}\doxysection{Clock Enable SPI Clocks}
\label{group__Clock__Enable__SPI__Clocks}\index{Clock Enable SPI Clocks@{Clock Enable SPI Clocks}}


Macros for enabling clocks to SPI peripherals.  


Collaboration diagram for Clock Enable SPI Clocks\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__Clock__Enable__SPI__Clocks}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Clock__Enable__SPI__Clocks_gae72a543f0dff6747a7b65968b1dcbb28}\label{group__Clock__Enable__SPI__Clocks_gae72a543f0dff6747a7b65968b1dcbb28}} 
\#define {\bfseries SPI1\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$APB2\+ENR $\vert$= (1$<$$<$12) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__SPI__Clocks_ga76e0d058783c88190b860bfaecec1d87}\label{group__Clock__Enable__SPI__Clocks_ga76e0d058783c88190b860bfaecec1d87}} 
\#define {\bfseries SPI2\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$APB1\+ENR $\vert$= (1$<$$<$14) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__SPI__Clocks_gaf9dcb6773cab8a79434d8ce7cc900342}\label{group__Clock__Enable__SPI__Clocks_gaf9dcb6773cab8a79434d8ce7cc900342}} 
\#define {\bfseries SPI3\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$APB1\+ENR $\vert$= (1$<$$<$15) )
\item 
\mbox{\Hypertarget{group__Clock__Enable__SPI__Clocks_ga93b5644ae1f7ff01640d1a77c87ac973}\label{group__Clock__Enable__SPI__Clocks_ga93b5644ae1f7ff01640d1a77c87ac973}} 
\#define {\bfseries SPI4\+\_\+\+PCLK\+\_\+\+EN}()~( RCC-\/$>$APB2\+ENR $\vert$= (1$<$$<$13) )
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros for enabling clocks to SPI peripherals. 

