// Seed: 2620438361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_5 = id_5.id_1;
  assign id_5 = "" ~^ id_2 - 1'd0;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3;
  uwire id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  module_0(
      id_7, id_6, id_5, id_9
  );
  always @(posedge id_8 == 1 or posedge 1) begin
    $display(1, 1, id_6, 1, 1, (id_3 && id_2), id_7);
  end
endmodule
