Timing Analyzer report for VGASystem
Tue Nov  5 06:45:50 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 14. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 15. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 18. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 19. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 29. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 30. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 33. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 34. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 43. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 44. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'CLK'
 46. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 47. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 48. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; VGASystem                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Clock Name                                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; CLK                                                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                                                                       ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] } ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|Sequencer:inst2|inst }                                                     ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] }                                         ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 117.79 MHz  ; 117.79 MHz      ; CLK                                               ;                                                ;
; 233.15 MHz  ; 233.15 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.175 ; -1.175        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.662 ; -0.662        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 35.711 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.452 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.497 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.579 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.745 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.783  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.721 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.175 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.531      ; 4.468      ;
; -0.741 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.531      ; 4.534      ;
; 11.510 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 8.409      ;
; 11.610 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.310      ;
; 11.974 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.945      ;
; 12.071 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.848      ;
; 12.112 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.807      ;
; 12.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.804      ;
; 12.188 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.732      ;
; 12.237 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.682      ;
; 12.250 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.670      ;
; 12.296 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.623      ;
; 12.312 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.607      ;
; 12.313 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.606      ;
; 12.341 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.579      ;
; 12.381 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.538      ;
; 12.398 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.521      ;
; 12.428 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.492      ;
; 12.444 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.475      ;
; 12.448 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.472      ;
; 12.457 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.462      ;
; 12.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.454      ;
; 12.481 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.439      ;
; 12.542 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.377      ;
; 12.544 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.376      ;
; 12.552 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.367      ;
; 12.576 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.343      ;
; 12.599 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.321      ;
; 12.614 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.305      ;
; 12.635 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.284      ;
; 12.643 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.276      ;
; 12.662 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.257      ;
; 12.676 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.244      ;
; 12.690 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.229      ;
; 12.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.214      ;
; 12.752 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.167      ;
; 12.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.154      ;
; 12.791 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.129      ;
; 12.792 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.127      ;
; 12.795 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.125      ;
; 12.811 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.108      ;
; 12.822 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.097      ;
; 12.828 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.091      ;
; 12.843 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.076      ;
; 12.845 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.074      ;
; 12.889 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.030      ;
; 12.908 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.011      ;
; 12.930 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.989      ;
; 12.950 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.969      ;
; 12.953 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.966      ;
; 12.954 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.966      ;
; 12.963 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.956      ;
; 12.967 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.952      ;
; 12.968 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.951      ;
; 12.983 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.936      ;
; 12.997 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.922      ;
; 13.006 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.913      ;
; 13.040 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.879      ;
; 13.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.873      ;
; 13.101 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.818      ;
; 13.106 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.814      ;
; 13.119 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.800      ;
; 13.120 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.799      ;
; 13.130 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.789      ;
; 13.150 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.769      ;
; 13.155 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.764      ;
; 13.178 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.741      ;
; 13.178 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.741      ;
; 13.182 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.737      ;
; 13.194 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.725      ;
; 13.195 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.724      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.701      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.701      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.701      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.701      ;
; 13.219 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.701      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.693      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.693      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.693      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.693      ;
; 13.268 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.651      ;
; 13.269 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.650      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.649      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.649      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.649      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.649      ;
; 13.273 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.646      ;
; 13.293 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.626      ;
; 13.296 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.623      ;
; 13.296 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.623      ;
; 13.296 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.623      ;
; 13.296 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.623      ;
; 13.297 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.622      ;
; 13.318 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.601      ;
; 13.332 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.587      ;
; 13.339 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.580      ;
; 13.343 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.576      ;
; 13.343 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.576      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.662 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.975      ; 2.419      ;
; -0.141 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.975      ; 2.398      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.114 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 35.711 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.210      ;
; 36.260 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.661      ;
; 36.330 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.591      ;
; 36.342 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.579      ;
; 36.342 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.579      ;
; 36.342 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.579      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.415 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.505      ;
; 36.430 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.491      ;
; 36.430 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.491      ;
; 36.430 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.491      ;
; 36.474 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.447      ;
; 36.491 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.429      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.503 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.417      ;
; 36.515 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.406      ;
; 36.547 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.374      ;
; 36.548 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.373      ;
; 36.554 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.367      ;
; 36.554 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.367      ;
; 36.554 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.367      ;
; 36.572 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.349      ;
; 36.572 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.349      ;
; 36.572 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.349      ;
; 36.605 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.316      ;
; 36.621 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.299      ;
; 36.621 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.300      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.295      ;
; 36.636 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.285      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.275      ;
; 36.645 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.276      ;
; 36.690 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.231      ;
; 36.719 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.202      ;
; 36.719 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.202      ;
; 36.719 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.202      ;
; 36.726 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.195      ;
; 36.726 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.195      ;
; 36.726 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.195      ;
; 36.751 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.170      ;
; 36.757 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.164      ;
; 36.758 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.163      ;
; 36.758 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.163      ;
; 36.758 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.163      ;
; 36.767 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.153      ;
; 36.787 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.134      ;
; 36.787 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.134      ;
; 36.787 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.134      ;
; 36.788 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.133      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.792 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.128      ;
; 36.797 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.123      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.799 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.121      ;
; 36.827 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.094      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.831 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.089      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
; 36.860 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.060      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.539 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.832      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.759 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.785 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.079      ;
; 0.792 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.085      ;
; 0.947 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.240      ;
; 0.969 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.263      ;
; 1.048 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.628      ; 4.169      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.097 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.106 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.402      ;
; 1.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.420      ;
; 1.128 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.422      ;
; 1.132 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.429      ;
; 1.165 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.458      ;
; 1.181 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.474      ;
; 1.182 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.475      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.514      ;
; 1.221 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.515      ;
; 1.224 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.517      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.233 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.527      ;
; 1.237 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.532      ;
; 1.238 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.533      ;
; 1.246 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.540      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.497 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.049      ; 0.758      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.579 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.039      ; 2.091      ;
; 1.136 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.039      ; 2.148      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.745 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.749 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.753 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.764 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.769 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.915 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.207      ;
; 0.948 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 1.100 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.109 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.115 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.118 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.155 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.447      ;
; 1.231 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.240 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.249 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.258 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.264 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.309 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.602      ;
; 1.318 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.331 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.624      ;
; 1.350 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.642      ;
; 1.380 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.672      ;
; 1.382 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.674      ;
; 1.389 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.398 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.690      ;
; 1.402 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.694      ;
; 1.407 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.699      ;
; 1.442 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.734      ;
; 1.443 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.736      ;
; 1.449 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.742      ;
; 1.451 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.743      ;
; 1.458 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.751      ;
; 1.471 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.764      ;
; 1.477 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.770      ;
; 1.478 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.771      ;
; 1.481 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.774      ;
; 1.501 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.794      ;
; 1.511 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.803      ;
; 1.522 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.814      ;
; 1.529 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.821      ;
; 1.539 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.831      ;
; 1.560 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.852      ;
; 1.569 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.861      ;
; 1.572 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.573 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.866      ;
; 1.574 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.867      ;
; 1.576 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.869      ;
; 1.583 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.876      ;
; 1.591 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.883      ;
; 1.591 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.883      ;
; 1.611 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.904      ;
; 1.628 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.920      ;
; 1.630 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.922      ;
; 1.633 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.926      ;
; 1.634 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.927      ;
; 1.637 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.930      ;
; 1.662 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.954      ;
; 1.671 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.963      ;
; 1.675 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.967      ;
; 1.679 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.971      ;
; 1.689 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.981      ;
; 1.696 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.989      ;
; 1.696 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.988      ;
; 1.722 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.014      ;
; 1.730 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.023      ;
; 1.770 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.062      ;
; 1.772 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.064      ;
; 1.804 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.096      ;
; 1.819 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.111      ;
; 1.833 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.126      ;
; 1.834 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.127      ;
; 1.837 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.130      ;
; 1.851 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.144      ;
; 1.852 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.145      ;
; 1.855 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.148      ;
; 1.883 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.175      ;
; 1.886 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.178      ;
; 1.889 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.181      ;
; 1.930 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.223      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 124.75 MHz  ; 124.75 MHz      ; CLK                                               ;                                                ;
; 250.06 MHz  ; 250.06 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1265.82 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.075 ; -1.075        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.562 ; -0.562        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.210  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.001 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.401 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.447 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.531 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.694 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.772  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.718 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.075 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.331      ; 4.148      ;
; -0.778 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.331      ; 4.351      ;
; 11.984 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.944      ;
; 12.068 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.861      ;
; 12.432 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.496      ;
; 12.538 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.390      ;
; 12.553 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.375      ;
; 12.613 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.315      ;
; 12.693 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.235      ;
; 12.697 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.232      ;
; 12.701 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.228      ;
; 12.773 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.155      ;
; 12.777 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.152      ;
; 12.810 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.118      ;
; 12.820 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.108      ;
; 12.822 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.106      ;
; 12.850 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.078      ;
; 12.853 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.075      ;
; 12.857 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.072      ;
; 12.875 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 7.053      ;
; 12.894 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.035      ;
; 12.904 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.025      ;
; 12.906 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 7.023      ;
; 12.942 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.986      ;
; 12.959 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.970      ;
; 13.004 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.924      ;
; 13.026 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.903      ;
; 13.061 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.867      ;
; 13.065 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.863      ;
; 13.088 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.841      ;
; 13.097 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.831      ;
; 13.119 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.809      ;
; 13.129 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.799      ;
; 13.141 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.787      ;
; 13.167 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.761      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.757      ;
; 13.181 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.748      ;
; 13.210 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.719      ;
; 13.213 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.716      ;
; 13.221 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.707      ;
; 13.247 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.681      ;
; 13.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.670      ;
; 13.268 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.660      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.658      ;
; 13.274 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.654      ;
; 13.323 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.605      ;
; 13.327 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.601      ;
; 13.330 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.598      ;
; 13.358 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.571      ;
; 13.364 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.564      ;
; 13.374 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.554      ;
; 13.376 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.552      ;
; 13.380 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.548      ;
; 13.390 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.538      ;
; 13.414 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.514      ;
; 13.429 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.499      ;
; 13.443 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.485      ;
; 13.452 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.476      ;
; 13.479 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.449      ;
; 13.482 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.446      ;
; 13.486 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.442      ;
; 13.496 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.432      ;
; 13.498 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.431      ;
; 13.545 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.383      ;
; 13.546 ; vga_driver:inst|v_count[2]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.851      ; 8.227      ;
; 13.558 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.370      ;
; 13.559 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.369      ;
; 13.562 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.366      ;
; 13.574 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.354      ;
; 13.577 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.351      ;
; 13.600 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.329      ;
; 13.639 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.289      ;
; 13.642 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.286      ;
; 13.648 ; vga_driver:inst|v_count[9]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.851      ; 8.125      ;
; 13.651 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.277      ;
; 13.668 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.261      ;
; 13.668 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.261      ;
; 13.668 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.261      ;
; 13.668 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.261      ;
; 13.675 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.254      ;
; 13.675 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.254      ;
; 13.675 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.254      ;
; 13.675 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.254      ;
; 13.676 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.252      ;
; 13.679 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.249      ;
; 13.680 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.248      ;
; 13.683 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.245      ;
; 13.686 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.242      ;
; 13.687 ; vga_driver:inst|v_count[5]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.851      ; 8.086      ;
; 13.688 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.240      ;
; 13.689 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.239      ;
; 13.691 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.237      ;
; 13.692 ; vga_driver:inst|v_count[4]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.851      ; 8.081      ;
; 13.697 ; vga_driver:inst|v_count[6]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.851      ; 8.076      ;
; 13.709 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.220      ;
; 13.709 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.220      ;
; 13.709 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.220      ;
; 13.709 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.220      ;
; 13.722 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.206      ;
; 13.732 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.196      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.562 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.903      ; 2.227      ;
; -0.039 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.903      ; 2.204      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.210 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.042     ; 0.770      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.001 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.929      ;
; 36.537 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.393      ;
; 36.537 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.393      ;
; 36.537 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.393      ;
; 36.549 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.381      ;
; 36.551 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.379      ;
; 36.593 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.337      ;
; 36.593 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.337      ;
; 36.593 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.337      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.613 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.317      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.669 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.261      ;
; 36.738 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.192      ;
; 36.752 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.178      ;
; 36.752 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.178      ;
; 36.752 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.178      ;
; 36.799 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.131      ;
; 36.799 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.131      ;
; 36.799 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.131      ;
; 36.818 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.112      ;
; 36.827 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.103      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.828 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.102      ;
; 36.830 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.100      ;
; 36.836 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.094      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.875 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.055      ;
; 36.880 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.050      ;
; 36.883 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.047      ;
; 36.883 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.047      ;
; 36.883 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.047      ;
; 36.899 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.031      ;
; 36.899 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.031      ;
; 36.899 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.031      ;
; 36.901 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.029      ;
; 36.931 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.999      ;
; 36.950 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.980      ;
; 36.952 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.978      ;
; 36.952 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.978      ;
; 36.952 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.978      ;
; 36.957 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.973      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.959 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.971      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.975 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.955      ;
; 36.981 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.949      ;
; 36.981 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.949      ;
; 36.981 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.949      ;
; 36.985 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.945      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.028 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.902      ;
; 37.033 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.897      ;
; 37.039 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.891      ;
; 37.055 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.875      ;
; 37.056 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.874      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.057 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.873      ;
; 37.063 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.867      ;
; 37.075 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.855      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.496 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.764      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.951      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.951      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.952      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.953      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.954      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.954      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.956      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.957      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.957      ;
; 0.702 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.970      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 0.980      ;
; 0.733 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.001      ;
; 0.868 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.136      ;
; 0.882 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.150      ;
; 1.001 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.418      ; 3.874      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.273      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.274      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.274      ;
; 1.007 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.276      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.278      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.278      ;
; 1.018 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.287      ;
; 1.019 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.288      ;
; 1.020 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.289      ;
; 1.021 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.290      ;
; 1.021 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.290      ;
; 1.022 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.291      ;
; 1.026 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.309      ;
; 1.043 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.314      ;
; 1.080 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.348      ;
; 1.096 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.365      ;
; 1.096 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.365      ;
; 1.096 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.364      ;
; 1.101 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.370      ;
; 1.103 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.372      ;
; 1.103 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.372      ;
; 1.106 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.374      ;
; 1.120 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.394      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.395      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.395      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.395      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.074      ; 1.396      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.447 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.042      ; 0.684      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.531 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.961      ; 1.927      ;
; 1.078 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.961      ; 1.974      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.694 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.698 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.706 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.714 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.856 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.869 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 1.013 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.016 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.021 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.028 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.036 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.040 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.075 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.112 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.129 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.134 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.135 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.138 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.147 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.150 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.154 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.158 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.425      ;
; 1.173 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.209 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.233 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.248 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.515      ;
; 1.250 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.250 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.255 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.260 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.272 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.284 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.286 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.295 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.299 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.566      ;
; 1.342 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.609      ;
; 1.343 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.610      ;
; 1.345 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.612      ;
; 1.349 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.616      ;
; 1.355 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.622      ;
; 1.356 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.623      ;
; 1.370 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.637      ;
; 1.374 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.641      ;
; 1.379 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.646      ;
; 1.398 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.665      ;
; 1.400 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.667      ;
; 1.401 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.668      ;
; 1.403 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.406 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.673      ;
; 1.408 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.675      ;
; 1.421 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.688      ;
; 1.431 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.698      ;
; 1.433 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.700      ;
; 1.448 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.715      ;
; 1.453 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.720      ;
; 1.482 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.749      ;
; 1.483 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.750      ;
; 1.485 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.752      ;
; 1.492 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.759      ;
; 1.494 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.761      ;
; 1.515 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.782      ;
; 1.515 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.782      ;
; 1.520 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.787      ;
; 1.528 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.795      ;
; 1.537 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.804      ;
; 1.544 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.811      ;
; 1.553 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.820      ;
; 1.573 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.840      ;
; 1.575 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.842      ;
; 1.585 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.852      ;
; 1.596 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.863      ;
; 1.646 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.913      ;
; 1.675 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.942      ;
; 1.677 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.944      ;
; 1.678 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.945      ;
; 1.680 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.947      ;
; 1.681 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.948      ;
; 1.687 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.954      ;
; 1.689 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.956      ;
; 1.691 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.958      ;
; 1.692 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.959      ;
; 1.694 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.961      ;
; 1.761 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.028      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -0.248 ; -0.248        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.027  ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.624  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 38.023 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.186 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.206 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.231 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.298 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.000 ; -1.000        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.000 ; -1.000        ;
; CLK                                                                                       ; 9.435  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.798 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.248 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 1.153      ; 1.993      ;
; 0.329  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 1.153      ; 1.916      ;
; 16.293 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.657      ;
; 16.368 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.582      ;
; 16.533 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.417      ;
; 16.542 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.408      ;
; 16.558 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.392      ;
; 16.608 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.342      ;
; 16.612 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.338      ;
; 16.633 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.317      ;
; 16.647 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.303      ;
; 16.652 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.298      ;
; 16.654 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.296      ;
; 16.681 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.269      ;
; 16.684 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.266      ;
; 16.687 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.263      ;
; 16.692 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.258      ;
; 16.714 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.236      ;
; 16.722 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.228      ;
; 16.722 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.228      ;
; 16.727 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.223      ;
; 16.729 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.221      ;
; 16.754 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.196      ;
; 16.759 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.191      ;
; 16.770 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.180      ;
; 16.789 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.161      ;
; 16.794 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.156      ;
; 16.797 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.153      ;
; 16.798 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.152      ;
; 16.801 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.149      ;
; 16.806 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.144      ;
; 16.845 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.105      ;
; 16.846 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.104      ;
; 16.852 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.098      ;
; 16.869 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.081      ;
; 16.873 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.077      ;
; 16.876 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.074      ;
; 16.877 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.073      ;
; 16.881 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.069      ;
; 16.887 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.063      ;
; 16.892 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.058      ;
; 16.894 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.056      ;
; 16.903 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.047      ;
; 16.921 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.029      ;
; 16.924 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.026      ;
; 16.927 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.023      ;
; 16.943 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.007      ;
; 16.952 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.998      ;
; 16.952 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.998      ;
; 16.954 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.996      ;
; 16.957 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.993      ;
; 16.959 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.991      ;
; 16.962 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.988      ;
; 16.967 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.983      ;
; 16.969 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.981      ;
; 16.999 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.951      ;
; 17.010 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.940      ;
; 17.011 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.939      ;
; 17.019 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.931      ;
; 17.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.923      ;
; 17.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.921      ;
; 17.034 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.916      ;
; 17.037 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.913      ;
; 17.041 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.909      ;
; 17.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.904      ;
; 17.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.904      ;
; 17.051 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.899      ;
; 17.053 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.897      ;
; 17.067 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.883      ;
; 17.070 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.880      ;
; 17.073 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.877      ;
; 17.083 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.867      ;
; 17.085 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.865      ;
; 17.108 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.842      ;
; 17.109 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.841      ;
; 17.113 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.837      ;
; 17.113 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.837      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.835      ;
; 17.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.834      ;
; 17.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.833      ;
; 17.119 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.832      ;
; 17.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.829      ;
; 17.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.829      ;
; 17.130 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.820      ;
; 17.130 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.820      ;
; 17.145 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.805      ;
; 17.146 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.804      ;
; 17.151 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.799      ;
; 17.163 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.787      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.027 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.418      ; 1.003      ;
; 0.526 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.418      ; 1.004      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.624 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 38.023 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.927      ;
; 38.326 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.624      ;
; 38.390 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.560      ;
; 38.390 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.560      ;
; 38.390 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.560      ;
; 38.402 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.548      ;
; 38.414 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.536      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.422 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.528      ;
; 38.445 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.505      ;
; 38.456 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.458 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.492      ;
; 38.458 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.492      ;
; 38.458 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.492      ;
; 38.466 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.484      ;
; 38.466 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.484      ;
; 38.466 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.484      ;
; 38.481 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.469      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.490 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.460      ;
; 38.495 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.455      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.498 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.452      ;
; 38.500 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.450      ;
; 38.507 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.443      ;
; 38.509 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.441      ;
; 38.513 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.437      ;
; 38.527 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.423      ;
; 38.539 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.411      ;
; 38.553 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.555 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.395      ;
; 38.555 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.395      ;
; 38.555 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.395      ;
; 38.573 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.377      ;
; 38.575 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.375      ;
; 38.577 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.373      ;
; 38.581 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.369      ;
; 38.586 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.364      ;
; 38.586 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.364      ;
; 38.586 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.364      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.587 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.363      ;
; 38.591 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.359      ;
; 38.591 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.359      ;
; 38.591 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.359      ;
; 38.592 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.358      ;
; 38.603 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.347      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.617 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.333      ;
; 38.621 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.623 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.327      ;
; 38.638 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.312      ;
; 38.655 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.295      ;
; 38.658 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.292      ;
; 38.658 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.292      ;
; 38.658 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.292      ;
; 38.659 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.291      ;
; 38.659 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.291      ;
; 38.659 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.291      ;
; 38.677 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.273      ;
; 38.685 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.265      ;
; 38.687 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.263      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
; 38.690 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.260      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.222 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.343      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 1.198      ; 1.703      ;
; 0.299 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.317 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.395 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.516      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.479 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.600      ;
; 0.489 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.610      ;
; 0.491 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.612      ;
; 0.501 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.622      ;
; 0.502 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.631      ;
; 0.517 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.206 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.231 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.446      ; 0.866      ;
; 0.752 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.446      ; 0.887      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.367 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.367 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.447 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.510 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.517 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.535 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.541 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.548 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.553 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.673      ;
; 0.579 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.584 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.587 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.590 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.594 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.598 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.601 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.604 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.725      ;
; 0.607 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.728      ;
; 0.616 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.737      ;
; 0.617 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.738      ;
; 0.617 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.738      ;
; 0.617 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.738      ;
; 0.619 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.619 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.634 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.755      ;
; 0.635 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.756      ;
; 0.637 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.642 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.650 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.654 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.655 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.775      ;
; 0.658 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.779      ;
; 0.664 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.785      ;
; 0.667 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.670 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.670 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.673 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.676 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.679 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.799      ;
; 0.680 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.801      ;
; 0.683 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.804      ;
; 0.692 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.813      ;
; 0.692 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.813      ;
; 0.693 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.695 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.816      ;
; 0.697 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.725 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.846      ;
; 0.727 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.729 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.737 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.746 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
; 0.746 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
; 0.749 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.870      ;
; 0.759 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.764 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.885      ;
; 0.772 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.893      ;
; 0.773 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.894      ;
; 0.775 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.896      ;
; 0.775 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.896      ;
; 0.779 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; -1.175 ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                                                                       ; -1.175 ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.206 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.662 ; 0.231 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 35.711 ; 0.298 ; N/A      ; N/A     ; 19.718              ;
; Design-wide TNS                                                                            ; -1.837 ; 0.0   ; 0.0      ; 0.0     ; -2.974              ;
;  CLK                                                                                       ; -1.175 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.662 ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segB          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; VALUE[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2739     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2739     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                    ; Clock                                                                                     ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                                       ; CLK                                                                                       ; Base      ; Constrained ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; Constrained ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov  5 06:45:48 2024
Info: Command: quartus_sta VGASystem -c VGASystem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|Sequencer:inst2|inst FourDigitSSD:MUX|Sequencer:inst2|inst
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.175              -1.175 CLK 
    Info (332119):    -0.662              -0.662 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.114               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    35.711               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.497               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.579               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.745               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.783               0.000 CLK 
    Info (332119):    19.721               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.075              -1.075 CLK 
    Info (332119):    -0.562              -0.562 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.210               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.001               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.447               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.531               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.694               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.772               0.000 CLK 
    Info (332119):    19.718               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.248              -0.248 CLK 
    Info (332119):     0.027               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.624               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    38.023               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.206               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.231               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.298               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.435               0.000 CLK 
    Info (332119):    19.798               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Tue Nov  5 06:45:50 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


