Warning: Design 'vsdcaravel' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 16 11:00:19 2025
****************************************


  Timing Path Group 'hk_serial_clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.23
  Critical Path Slack:          48.14
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.45
  Total Hold Violation:        -94.69
  No. of Hold Violations:      408.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1451
  Hierarchical Port Count:      14150
  Leaf Cell Count:              31066
  Buf/Inv Cell Count:            6901
  Buf Cell Count:                3460
  Inv Cell Count:                3441
  CT Buf/Inv Cell Count:           82
  Combinational Cell Count:     24242
  Sequential Cell Count:         6824
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   410185.059817
  Noncombinational Area:
                        430876.419178
  Buf/Inv Area:          65939.709808
  Total Buffer Area:         43645.88
  Total Inverter Area:       22293.83
  Macro/Black Box Area:   1395.760063
  Net Area:              29901.157688
  -----------------------------------
  Cell Area:            842457.239058
  Design Area:          872358.396746


  Design Rules
  -----------------------------------
  Total Number of Nets:         35886
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: nanodc.iitgn.ac.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   10.85
  Logic Optimization:                 10.36
  Mapping Optimization:               12.29
  -----------------------------------------
  Overall Compile Time:               37.87
  Overall Compile Wall Clock Time:    38.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.45  TNS: 94.69  Number of Violating Paths: 408

  --------------------------------------------------------------------


1
