INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Tag_ram_1/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Tag_ram_1/sim/Tag_ram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Tag_ram_0/sim/Tag_ram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Data_ram_1/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Data_ram_1/sim/Data_ram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/ip/Data_ram_0/sim/Data_ram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab6/Cache/Cache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
