\doxysubsubsection{TIM Exported Constants }
\hypertarget{group___t_i_m___exported___constants}{}\label{group___t_i_m___exported___constants}\index{TIM Exported Constants@{TIM Exported Constants}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\item \contentsline{section}{TIM Clear Input Source }{\pageref{group___t_i_m___clear_input___source}}{}

\item 
\item \contentsline{section}{TIM DMA Base Address }{\pageref{group___t_i_m___d_m_a___base__address}}{}

\item 
\item \contentsline{section}{TIM Event Source }{\pageref{group___t_i_m___event___source}}{}

\item 
\item \contentsline{section}{TIM Input Channel polarity }{\pageref{group___t_i_m___input___channel___polarity}}{}

\item 
\item \contentsline{section}{TIM ETR Polarity }{\pageref{group___t_i_m___e_t_r___polarity}}{}

\item 
\item \contentsline{section}{TIM ETR Prescaler }{\pageref{group___t_i_m___e_t_r___prescaler}}{}

\item 
\item \contentsline{section}{TIM Counter Mode }{\pageref{group___t_i_m___counter___mode}}{}

\item 
\item \contentsline{section}{TIM Clock Division }{\pageref{group___t_i_m___clock_division}}{}

\item 
\item \contentsline{section}{TIM Output Compare State }{\pageref{group___t_i_m___output___compare___state}}{}

\item 
\item \contentsline{section}{TIM Auto-\/\+Reload Preload }{\pageref{group___t_i_m___auto_reload_preload}}{}

\item 
\item \contentsline{section}{TIM Output Fast State }{\pageref{group___t_i_m___output___fast___state}}{}

\item 
\item \contentsline{section}{TIM Complementary Output Compare State }{\pageref{group___t_i_m___output___compare___n___state}}{}

\item 
\item \contentsline{section}{TIM Output Compare Polarity }{\pageref{group___t_i_m___output___compare___polarity}}{}

\item 
\item \contentsline{section}{TIM Complementary Output Compare Polarity }{\pageref{group___t_i_m___output___compare___n___polarity}}{}

\item 
\item \contentsline{section}{TIM Output Compare Idle State }{\pageref{group___t_i_m___output___compare___idle___state}}{}

\item 
\item \contentsline{section}{TIM Complementary Output Compare Idle State }{\pageref{group___t_i_m___output___compare___n___idle___state}}{}

\item 
\item \contentsline{section}{TIM Input Capture Polarity }{\pageref{group___t_i_m___input___capture___polarity}}{}

\item 
\item \contentsline{section}{TIM Encoder Input Polarity }{\pageref{group___t_i_m___encoder___input___polarity}}{}

\item 
\item \contentsline{section}{TIM Input Capture Selection }{\pageref{group___t_i_m___input___capture___selection}}{}

\item 
\item \contentsline{section}{TIM Input Capture Prescaler }{\pageref{group___t_i_m___input___capture___prescaler}}{}

\item 
\item \contentsline{section}{TIM One Pulse Mode }{\pageref{group___t_i_m___one___pulse___mode}}{}

\item 
\item \contentsline{section}{TIM Encoder Mode }{\pageref{group___t_i_m___encoder___mode}}{}

\item 
\item \contentsline{section}{TIM interrupt Definition }{\pageref{group___t_i_m___interrupt__definition}}{}

\item 
\item \contentsline{section}{TIM Commutation Source }{\pageref{group___t_i_m___commutation___source}}{}

\item 
\item \contentsline{section}{TIM DMA Sources }{\pageref{group___t_i_m___d_m_a__sources}}{}

\item 
\item \contentsline{section}{CCx DMA request selection }{\pageref{group___t_i_m___c_c___d_m_a___request}}{}

\item 
\item \contentsline{section}{TIM Flag Definition }{\pageref{group___t_i_m___flag__definition}}{}

\item 
\item \contentsline{section}{TIM Channel }{\pageref{group___t_i_m___channel}}{}

\item 
\item \contentsline{section}{TIM Clock Source }{\pageref{group___t_i_m___clock___source}}{}

\item 
\item \contentsline{section}{TIM Clock Polarity }{\pageref{group___t_i_m___clock___polarity}}{}

\item 
\item \contentsline{section}{TIM Clock Prescaler }{\pageref{group___t_i_m___clock___prescaler}}{}

\item 
\item \contentsline{section}{TIM Clear Input Polarity }{\pageref{group___t_i_m___clear_input___polarity}}{}

\item 
\item \contentsline{section}{TIM Clear Input Prescaler }{\pageref{group___t_i_m___clear_input___prescaler}}{}

\item 
\item \contentsline{section}{TIM OSSR Off\+State Selection for Run mode state }{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}

\item 
\item \contentsline{section}{TIM OSSI Off\+State Selection for Idle mode state }{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}

\item 
\item \contentsline{section}{TIM Lock level }{\pageref{group___t_i_m___lock__level}}{}

\item 
\item \contentsline{section}{TIM Break Input Enable }{\pageref{group___t_i_m___break___input__enable__disable}}{}

\item 
\item \contentsline{section}{TIM Break Input Polarity }{\pageref{group___t_i_m___break___polarity}}{}

\item 
\item \contentsline{section}{TIM Automatic Output Enable }{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}

\item 
\item \contentsline{section}{TIM Master Mode Selection }{\pageref{group___t_i_m___master___mode___selection}}{}

\item 
\item \contentsline{section}{TIM Master/\+Slave Mode }{\pageref{group___t_i_m___master___slave___mode}}{}

\item 
\item \contentsline{section}{TIM Slave mode }{\pageref{group___t_i_m___slave___mode}}{}

\item 
\item \contentsline{section}{TIM Output Compare and PWM Modes }{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}

\item 
\item \contentsline{section}{TIM Trigger Selection }{\pageref{group___t_i_m___trigger___selection}}{}

\item 
\item \contentsline{section}{TIM Trigger Polarity }{\pageref{group___t_i_m___trigger___polarity}}{}

\item 
\item \contentsline{section}{TIM Trigger Prescaler }{\pageref{group___t_i_m___trigger___prescaler}}{}

\item 
\item \contentsline{section}{TIM TI1 Input Selection }{\pageref{group___t_i_m___t_i1___selection}}{}

\item 
\item \contentsline{section}{TIM DMA Burst Length }{\pageref{group___t_i_m___d_m_a___burst___length}}{}

\item 
\item \contentsline{section}{TIM DMA Handle Index }{\pageref{group___d_m_a___handle__index}}{}

\item 
\item \contentsline{section}{TIM Capture/\+Compare Channel State }{\pageref{group___channel___c_c___state}}{}

\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
\input{group___t_i_m___clear_input___source}
\input{group___t_i_m___d_m_a___base__address}
\input{group___t_i_m___event___source}
\input{group___t_i_m___input___channel___polarity}
\input{group___t_i_m___e_t_r___polarity}
\input{group___t_i_m___e_t_r___prescaler}
\input{group___t_i_m___counter___mode}
\input{group___t_i_m___clock_division}
\input{group___t_i_m___output___compare___state}
\input{group___t_i_m___auto_reload_preload}
\input{group___t_i_m___output___fast___state}
\input{group___t_i_m___output___compare___n___state}
\input{group___t_i_m___output___compare___polarity}
\input{group___t_i_m___output___compare___n___polarity}
\input{group___t_i_m___output___compare___idle___state}
\input{group___t_i_m___output___compare___n___idle___state}
\input{group___t_i_m___input___capture___polarity}
\input{group___t_i_m___encoder___input___polarity}
\input{group___t_i_m___input___capture___selection}
\input{group___t_i_m___input___capture___prescaler}
\input{group___t_i_m___one___pulse___mode}
\input{group___t_i_m___encoder___mode}
\input{group___t_i_m___interrupt__definition}
\input{group___t_i_m___commutation___source}
\input{group___t_i_m___d_m_a__sources}
\input{group___t_i_m___c_c___d_m_a___request}
\input{group___t_i_m___flag__definition}
\input{group___t_i_m___channel}
\input{group___t_i_m___clock___source}
\input{group___t_i_m___clock___polarity}
\input{group___t_i_m___clock___prescaler}
\input{group___t_i_m___clear_input___polarity}
\input{group___t_i_m___clear_input___prescaler}
\input{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}
\input{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}
\input{group___t_i_m___lock__level}
\input{group___t_i_m___break___input__enable__disable}
\input{group___t_i_m___break___polarity}
\input{group___t_i_m___a_o_e___bit___set___reset}
\input{group___t_i_m___master___mode___selection}
\input{group___t_i_m___master___slave___mode}
\input{group___t_i_m___slave___mode}
\input{group___t_i_m___output___compare__and___p_w_m__modes}
\input{group___t_i_m___trigger___selection}
\input{group___t_i_m___trigger___polarity}
\input{group___t_i_m___trigger___prescaler}
\input{group___t_i_m___t_i1___selection}
\input{group___t_i_m___d_m_a___burst___length}
\input{group___d_m_a___handle__index}
\input{group___channel___c_c___state}
