INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:52:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.158ns (33.879%)  route 4.212ns (66.121%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1807, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y189        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y189        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/Q
                         net (fo=18, routed)          0.528     1.252    lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q
    SLICE_X16Y189        LUT5 (Prop_lut5_I0_O)        0.043     1.295 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.295    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X16Y189        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.533 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X16Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.583 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.583    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X16Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.735 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[1]
                         net (fo=4, routed)           0.236     1.971    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_6
    SLICE_X18Y190        LUT3 (Prop_lut3_I0_O)        0.121     2.092 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.408     2.500    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X15Y190        LUT6 (Prop_lut6_I0_O)        0.043     2.543 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=2, routed)           0.487     3.030    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X15Y192        LUT6 (Prop_lut6_I2_O)        0.043     3.073 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=7, routed)           0.328     3.401    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X15Y193        LUT4 (Prop_lut4_I0_O)        0.043     3.444 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.184     3.628    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I0_O)        0.043     3.671 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.348     4.019    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X13Y192        LUT6 (Prop_lut6_I1_O)        0.043     4.062 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.279     4.341    addf0/operator/DI[1]
    SLICE_X13Y193        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.583 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.583    addf0/operator/ltOp_carry_n_0
    SLICE_X13Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.632 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.632    addf0/operator/ltOp_carry__0_n_0
    SLICE_X13Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.681 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.681    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.730 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.730    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.857 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.313     5.170    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X13Y198        LUT2 (Prop_lut2_I0_O)        0.139     5.309 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.309    addf0/operator/p_1_in[3]
    SLICE_X13Y198        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.158     5.467 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X13Y199        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.571 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.244     5.815    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X12Y199        LUT4 (Prop_lut4_I2_O)        0.120     5.935 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.258     6.193    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X12Y199        LUT5 (Prop_lut5_I0_O)        0.043     6.236 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.321     6.557    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X13Y201        LUT3 (Prop_lut3_I1_O)        0.043     6.600 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.278     6.878    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X13Y204        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1807, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y204        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X13Y204        FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 -2.025    




