Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:31:56 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2569 &   6.2092 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3115   1.0500            1.2191 &   7.4283 r
  mprj/o_q[161] (net)                                    2   0.0154 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3115   1.0500   0.0000   0.0007 &   7.4290 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5639   1.0500            1.1942 &   8.6233 r
  mprj/o_q_dly[161] (net)                                2   0.0300 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5640   1.0500   0.0000   0.0037 &   8.6270 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9677   1.0500            6.2675 &  14.8945 r
  mprj/io_oeb[24] (net)                                  1   0.6418 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.8945 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   14.1709  11.0253   1.0500   7.4010   8.2903 &  23.1849 r
  data arrival time                                                                                                 23.1849

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1040 

  slack (with derating applied) (VIOLATED)                                                              -15.2849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1808 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4752   1.0500   0.0000   3.3601 &   5.3124 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1982   1.0500            1.1461 &   6.4585 r
  mprj/o_q[53] (net)                                     1   0.0082 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1982   1.0500   0.0000   0.0004 &   6.4589 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5897   1.0500            1.1971 &   7.6560 r
  mprj/o_q_dly[53] (net)                                 2   0.0316 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1002   0.5898   1.0500   0.0402   0.0461 &   7.7021 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1012   1.0500            5.3127 &  13.0148 r
  mprj/la_data_out[21] (net)                             1   0.5349 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.0148 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              11.7370   9.1317   1.0500   6.4522   7.1057 &  20.1205 r
  data arrival time                                                                                                 20.1205

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9581 

  slack (with derating applied) (VIOLATED)                                                              -12.2205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2624 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5825   1.0500   0.0000   4.3897 &   6.3420 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3788   1.0500            1.2614 &   7.6034 r
  mprj/o_q[134] (net)                                    2   0.0196 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0666   0.3788   1.0500   0.0266   0.0287 &   7.6321 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0921   1.0500            1.5078 &   9.1399 r
  mprj/o_q_dly[134] (net)                                2   0.0620 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5914   1.0925   1.0500   0.2313   0.2535 &   9.3934 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.7873   1.0500            6.0516 &  15.4450 r
  mprj/io_out[35] (net)                                  1   0.6278 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4450 r
  io_out[35] (net) 
  io_out[35] (out)                                                    7.3541  10.8848   1.0500   2.9958   3.8821 &  19.3271 r
  data arrival time                                                                                                 19.3271

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9203 

  slack (with derating applied) (VIOLATED)                                                              -11.4271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5068 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5146 &   6.4669 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2634   1.0500            1.1890 &   7.6559 r
  mprj/o_q[169] (net)                                    2   0.0123 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0370   0.2634   1.0500   0.0148   0.0159 &   7.6718 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4915   1.0500            1.1485 &   8.8203 r
  mprj/o_q_dly[169] (net)                                2   0.0259 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0380   0.4915   1.0500   0.0146   0.0165 &   8.8367 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7394   1.0500            5.5058 &  14.3425 r
  mprj/io_oeb[32] (net)                                  1   0.5672 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.3425 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    8.2824   9.8163   1.0500   3.2764   4.0387 &  18.3812 r
  data arrival time                                                                                                 18.3812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8753 

  slack (with derating applied) (VIOLATED)                                                              -10.4812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6059 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5772   1.0500   0.0000   4.2198 &   6.1721 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3293   1.0500            1.2304 &   7.4025 r
  mprj/o_q[160] (net)                                    2   0.0165 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0785   0.3293   1.0500   0.0320   0.0343 &   7.4367 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5503   1.0500            1.1912 &   8.6279 r
  mprj/o_q_dly[160] (net)                                2   0.0295 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0571   0.5503   1.0500   0.0224   0.0247 &   8.6526 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.9440   1.0500            5.1500 &  13.8026 r
  mprj/io_oeb[23] (net)                                  1   0.5229 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.8026 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    8.9828   8.9912   1.0500   3.8025   4.4226 &  18.2252 r
  data arrival time                                                                                                 18.2252

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8679 

  slack (with derating applied) (VIOLATED)                                                              -10.3252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4573 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2587   1.0500   0.0000   1.0735 &   3.0258 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1486   1.0500            1.0790 &   4.1049 r
  mprj/o_q[139] (net)                                    1   0.0048 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1486   1.0500   0.0000   0.0001 &   4.1050 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6858   1.0500            1.2476 &   5.3526 r
  mprj/o_q_dly[139] (net)                                2   0.0375 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0824   0.6860   1.0500   0.0327   0.0406 &   5.3932 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5465   1.0500            6.4870 &  11.8802 r
  mprj/io_oeb[2] (net)                                   1   0.6733 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.8802 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    12.1326  11.6460   1.0500   5.1524   6.1529 &  18.0331 r
  data arrival time                                                                                                 18.0331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8587 

  slack (with derating applied) (VIOLATED)                                                              -10.1331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2744 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5834   1.0500   0.0000   4.4326 &   6.3848 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3115   1.0500            1.2192 &   7.6041 r
  mprj/o_q[133] (net)                                    2   0.0154 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0343   0.3115   1.0500   0.0138   0.0151 &   7.6192 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8898   1.0500            1.3866 &   9.0058 r
  mprj/o_q_dly[133] (net)                                2   0.0499 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1626   0.8899   1.0500   0.0618   0.0723 &   9.0781 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9284   1.0500            5.5883 &  14.6664 r
  mprj/io_out[34] (net)                                  1   0.5779 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.6664 r
  io_out[34] (net) 
  io_out[34] (out)                                                    5.5841  10.0242   1.0500   2.2803   3.0759 &  17.7423 r
  data arrival time                                                                                                 17.7423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8449 

  slack (with derating applied) (VIOLATED)                                                               -9.8423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9975 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5828   1.0500   0.0000   4.4012 &   6.3535 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2539   1.0500            1.1830 &   7.5365 r
  mprj/o_q[168] (net)                                    2   0.0117 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2539   1.0500   0.0000   0.0004 &   7.5369 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5003   1.0500            1.1527 &   8.6896 r
  mprj/o_q_dly[168] (net)                                2   0.0264 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5003   1.0500   0.0000   0.0010 &   8.6906 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3273   1.0500            5.2970 &  13.9876 r
  mprj/io_oeb[31] (net)                                  1   0.5437 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.9876 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    6.7043   9.3968   1.0500   2.6786   3.3647 &  17.3523 r
  data arrival time                                                                                                 17.3523

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8263 

  slack (with derating applied) (VIOLATED)                                                               -9.4523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6260 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2567 &   6.2090 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2931   1.0500            1.2076 &   7.4166 r
  mprj/o_q[123] (net)                                    2   0.0142 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0213   0.2931   1.0500   0.0085   0.0095 &   7.4261 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7399   1.0500            1.2956 &   8.7217 r
  mprj/o_q_dly[123] (net)                                2   0.0407 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2303   0.7401   1.0500   0.0920   0.1025 &   8.8242 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2570   1.0500            4.7541 &  13.5783 r
  mprj/io_out[24] (net)                                  1   0.4820 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.5783 r
  io_out[24] (net) 
  io_out[24] (out)                                                    7.1834   8.3084   1.0500   2.9530   3.5193 &  17.0976 r
  data arrival time                                                                                                 17.0976

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8142 

  slack (with derating applied) (VIOLATED)                                                               -9.1976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3834 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5146 &   6.4669 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3914   1.0500            1.2689 &   7.7357 r
  mprj/o_q[136] (net)                                    2   0.0204 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0547   0.3914   1.0500   0.0220   0.0239 &   7.7596 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0802   1.0500            1.5029 &   9.2625 r
  mprj/o_q_dly[136] (net)                                2   0.0614 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4417   1.0804   1.0500   0.1809   0.1992 &   9.4617 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6287   1.0500            5.3246 &  14.7863 r
  mprj/io_out[37] (net)                                  1   0.5553 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.7863 r
  io_out[37] (net) 
  io_out[37] (out)                                                    3.2081   9.7090   1.0500   1.2960   2.1397 &  16.9260 r
  data arrival time                                                                                                 16.9260

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.9260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.0260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8060 

  slack (with derating applied) (VIOLATED)                                                               -9.0260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2200 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5838   1.0500   0.0000   4.6124 &   6.5647 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4087   1.0500            1.2791 &   7.8438 r
  mprj/o_q[96] (net)                                     2   0.0215 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1563   0.4087   1.0500   0.0631   0.0671 &   7.9109 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3280   1.0500            1.0574 &   8.9683 r
  mprj/o_q_dly[96] (net)                                 2   0.0155 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3280   1.0500   0.0000   0.0005 &   8.9688 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7483   1.0500            4.4498 &  13.4186 r
  mprj/irq[0] (net)                                      1   0.4512 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  13.4186 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   6.5636   7.7936   1.0500   2.6961   3.2258 &  16.6443 r
  data arrival time                                                                                                 16.6443

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7926 

  slack (with derating applied) (VIOLATED)                                                               -8.7443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9517 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5764   1.0500   0.0000   4.2008 &   6.1531 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5357   1.0500            1.3514 &   7.5045 r
  mprj/o_q[59] (net)                                     2   0.0290 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3576   0.5357   1.0500   0.1442   0.1547 &   7.6592 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2664   1.0500            1.0219 &   8.6811 r
  mprj/o_q_dly[59] (net)                                 2   0.0115 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2664   1.0500   0.0000   0.0004 &   8.6815 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9936   1.0500            4.0851 &  12.7666 r
  mprj/la_data_out[27] (net)                             1   0.4093 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7666 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               7.6259   7.0198   1.0500   3.3799   3.8242 &  16.5908 r
  data arrival time                                                                                                 16.5908

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7900 

  slack (with derating applied) (VIOLATED)                                                               -8.6908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9008 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5836   1.0500   0.0000   4.6250 &   6.5773 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4994   1.0500            1.3326 &   7.9099 r
  mprj/o_q[93] (net)                                     2   0.0271 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0588   0.4994   1.0500   0.0222   0.0247 &   7.9347 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3218   1.0500            1.0564 &   8.9911 r
  mprj/o_q_dly[93] (net)                                 2   0.0151 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0685   0.3218   1.0500   0.0278   0.0297 &   9.0208 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7599   1.0500            4.4925 &  13.5132 r
  mprj/la_data_out[61] (net)                             1   0.4532 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.5132 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               5.8094   7.7952   1.0500   2.3638   2.8422 &  16.3554 r
  data arrival time                                                                                                 16.3554

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.3554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.4554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7788 

  slack (with derating applied) (VIOLATED)                                                               -8.4554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.6766 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5825   1.0500   0.0000   4.3909 &   6.3432 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2554   1.0500            1.1839 &   7.5271 r
  mprj/o_q[170] (net)                                    2   0.0118 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0304   0.2554   1.0500   0.0120   0.0131 &   7.5402 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6755   1.0500            1.2540 &   8.7941 r
  mprj/o_q_dly[170] (net)                                2   0.0369 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0710   0.6757   1.0500   0.0283   0.0353 &   8.8295 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0385   1.0500            5.1444 &  13.9739 r
  mprj/io_oeb[33] (net)                                  1   0.5271 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.9739 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    3.8578   9.1106   1.0500   1.5644   2.2136 &  16.1875 r
  data arrival time                                                                                                 16.1875

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7708 

  slack (with derating applied) (VIOLATED)                                                               -8.2875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5167 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.2877   1.0500   0.0000   2.9131 &   4.8654 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3336   1.0500            1.2287 &   6.0941 r
  mprj/o_q[37] (net)                                     2   0.0168 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0948   0.3336   1.0500   0.0385   0.0412 &   6.1353 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4706   1.0500            1.1434 &   7.2787 r
  mprj/o_q_dly[37] (net)                                 2   0.0245 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0652   0.4706   1.0500   0.0264   0.0287 &   7.3074 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5405   1.0500            4.3907 &  11.6980 r
  mprj/la_data_out[5] (net)                              1   0.4410 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  11.6980 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                8.5583   7.5737   1.0500   3.7838   4.2910 &  15.9890 r
  data arrival time                                                                                                 15.9890

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7614 

  slack (with derating applied) (VIOLATED)                                                               -8.0890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3277 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5779   1.0500   0.0000   4.2400 &   6.1923 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5321   1.0500            1.3490 &   7.5413 r
  mprj/o_q[66] (net)                                     2   0.0287 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1419   0.5322   1.0500   0.0538   0.0601 &   7.6014 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2348   1.0500            1.0014 &   8.6028 r
  mprj/o_q_dly[66] (net)                                 1   0.0094 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0519   0.2348   1.0500   0.0212   0.0226 &   8.6254 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9142   1.0500            4.0350 &  12.6604 r
  mprj/la_data_out[34] (net)                             1   0.4047 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6604 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               6.6591   6.9413   1.0500   2.8277   3.2480 &  15.9083 r
  data arrival time                                                                                                 15.9083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7575 

  slack (with derating applied) (VIOLATED)                                                               -8.0083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2508 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5764   1.0500   0.0000   4.2005 &   6.1528 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5875   1.0500            1.3813 &   7.5341 r
  mprj/o_q[65] (net)                                     2   0.0321 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5876   1.0500   0.0000   0.0039 &   7.5380 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1845   1.0500            0.9679 &   8.5059 r
  mprj/o_q_dly[65] (net)                                 1   0.0061 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0120   0.1845   1.0500   0.0048   0.0053 &   8.5112 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9288   1.0500            4.0391 &  12.5503 r
  mprj/la_data_out[33] (net)                             1   0.4058 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5503 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               6.6798   6.9563   1.0500   2.8375   3.2590 &  15.8093 r
  data arrival time                                                                                                 15.8093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7528 

  slack (with derating applied) (VIOLATED)                                                               -7.9093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1565 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.4655 &   6.4178 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2913   1.0500            1.2065 &   7.6243 r
  mprj/o_q[173] (net)                                    2   0.0141 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2913   1.0500   0.0000   0.0005 &   7.6248 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8007   1.0500            1.3312 &   8.9560 r
  mprj/o_q_dly[173] (net)                                2   0.0444 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0501   0.8009   1.0500   0.0195   0.0275 &   8.9836 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8767   1.0500            4.9235 &  13.9070 r
  mprj/io_oeb[36] (net)                                  1   0.5118 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.9070 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    2.7250   8.9549   1.0500   1.1040   1.8671 &  15.7742 r
  data arrival time                                                                                                 15.7742

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7512 

  slack (with derating applied) (VIOLATED)                                                               -7.8742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1230 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5667   1.0500   0.0000   4.0019 &   5.9541 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5142   1.0500            1.3383 &   7.2925 r
  mprj/o_q[58] (net)                                     2   0.0277 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1281   0.5143   1.0500   0.0523   0.0585 &   7.3510 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1920   1.0500            0.9707 &   8.3218 r
  mprj/o_q_dly[58] (net)                                 1   0.0066 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1920   1.0500   0.0000   0.0003 &   8.3220 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9415   1.0500            4.0355 &  12.3576 r
  mprj/la_data_out[26] (net)                             1   0.4061 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3576 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               6.6617   6.9714   1.0500   2.8247   3.2522 &  15.6098 r
  data arrival time                                                                                                 15.6098

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.6098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.7098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7433 

  slack (with derating applied) (VIOLATED)                                                               -7.7098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9664 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5842   1.0500   0.0000   4.5879 &   6.5401 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6452   1.0500            1.4162 &   7.9563 r
  mprj/o_q[89] (net)                                     2   0.0357 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6830   0.6452   1.0500   0.2980   0.3160 &   8.2724 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6417   1.0500            1.2568 &   9.5291 r
  mprj/o_q_dly[89] (net)                                 2   0.0353 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2069   0.6417   1.0500   0.0837   0.0892 &   9.6184 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6772   1.0500            3.9425 &  13.5609 r
  mprj/la_data_out[57] (net)                             1   0.3913 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  13.5609 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               3.9885   6.7042   1.0500   1.6273   1.9960 &  15.5568 r
  data arrival time                                                                                                 15.5568

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7408 

  slack (with derating applied) (VIOLATED)                                                               -7.6568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.9160 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5710   1.0500   0.0000   4.0769 &   6.0292 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4727   1.0500            1.3167 &   7.3459 r
  mprj/o_q[64] (net)                                     2   0.0254 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2548   0.4728   1.0500   0.1025   0.1089 &   7.4548 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2861   1.0500            1.0324 &   8.4873 r
  mprj/o_q_dly[64] (net)                                 1   0.0127 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1116   0.2861   1.0500   0.0450   0.0478 &   8.5350 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6958   1.0500            3.9075 &  12.4425 r
  mprj/la_data_out[32] (net)                             1   0.3912 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4425 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               6.2927   6.7235   1.0500   2.6501   3.0587 &  15.5012 r
  data arrival time                                                                                                 15.5012

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7382 

  slack (with derating applied) (VIOLATED)                                                               -7.6012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8630 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5704   1.0500   0.0000   4.0661 &   6.0184 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4455   1.0500            1.3006 &   7.3189 r
  mprj/o_q[63] (net)                                     2   0.0237 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2672   0.4455   1.0500   0.1064   0.1129 &   7.4318 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3586   1.0500            1.0784 &   8.5102 r
  mprj/o_q_dly[63] (net)                                 2   0.0175 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3586   1.0500   0.0000   0.0006 &   8.5108 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8935   1.0500            4.0021 &  12.5129 r
  mprj/la_data_out[31] (net)                             1   0.4019 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5129 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               6.0693   6.9291   1.0500   2.5054   2.9312 &  15.4441 r
  data arrival time                                                                                                 15.4441

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7354 

  slack (with derating applied) (VIOLATED)                                                               -7.5441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8086 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5825   1.0500   0.0000   4.3889 &   6.3412 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2996   1.0500            1.2117 &   7.5529 r
  mprj/o_q[167] (net)                                    2   0.0146 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2996   1.0500   0.0000   0.0003 &   7.5532 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5504   1.0500            1.1850 &   8.7382 r
  mprj/o_q_dly[167] (net)                                2   0.0292 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0291   0.5505   1.0500   0.0110   0.0151 &   8.7533 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7120   1.0500            4.4626 &  13.2158 r
  mprj/io_oeb[30] (net)                                  1   0.4504 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.2158 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    4.2468   7.7587   1.0500   1.7161   2.2121 &  15.4280 r
  data arrival time                                                                                                 15.4280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7347 

  slack (with derating applied) (VIOLATED)                                                               -7.5280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7933 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5840   1.0500   0.0000   4.4833 &   6.4356 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2399   1.0500            1.1742 &   7.6098 r
  mprj/o_q[132] (net)                                    2   0.0108 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0296   0.2399   1.0500   0.0120   0.0130 &   7.6228 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7573   1.0500            1.3001 &   8.9228 r
  mprj/o_q_dly[132] (net)                                2   0.0418 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1603   0.7574   1.0500   0.0642   0.0740 &   8.9968 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1589   1.0500            4.6017 &  13.5985 r
  mprj/io_out[33] (net)                                  1   0.4723 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.5985 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.8809   8.2109   1.0500   1.1615   1.7781 &  15.3766 r
  data arrival time                                                                                                 15.3766

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7322 

  slack (with derating applied) (VIOLATED)                                                               -7.4766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7444 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5825   1.0500   0.0000   4.3896 &   6.3419 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2885   1.0500            1.2048 &   7.5466 r
  mprj/o_q[172] (net)                                    2   0.0139 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2885   1.0500   0.0000   0.0005 &   7.5472 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0279   1.0500            1.4649 &   9.0121 r
  mprj/o_q_dly[172] (net)                                2   0.0582 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2016   1.0281   1.0500   0.0819   0.0946 &   9.1067 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3108   1.0500            4.6527 &  13.7594 r
  mprj/io_oeb[35] (net)                                  1   0.4800 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.7594 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    2.2311   8.3759   1.0500   0.9087   1.5777 &  15.3371 r
  data arrival time                                                                                                 15.3371

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7303 

  slack (with derating applied) (VIOLATED)                                                               -7.4371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7068 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4781   1.0500   0.0000   3.3741 &   5.3264 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1976   1.0500            1.1457 &   6.4721 r
  mprj/o_q[42] (net)                                     1   0.0081 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0572   0.1976   1.0500   0.0222   0.0235 &   6.4956 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4689   1.0500            1.1275 &   7.6231 r
  mprj/o_q_dly[42] (net)                                 2   0.0245 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1531   0.4689   1.0500   0.0614   0.0656 &   7.6886 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1032   1.0500            4.1494 &  11.8380 r
  mprj/la_data_out[10] (net)                             1   0.4153 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8380 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               7.0832   7.1339   1.0500   3.0458   3.4909 &  15.3289 r
  data arrival time                                                                                                 15.3289

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7299 

  slack (with derating applied) (VIOLATED)                                                               -7.4289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6989 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.4066   1.0500   0.0000   0.6273 &   2.5796 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4086   1.0500            1.2313 &   3.8109 r
  mprj/o_q[9] (net)                                      2   0.0215 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.4086   1.0500   0.0000   0.0009 &   3.8117 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5827   1.0500            1.2136 &   5.0254 r
  mprj/o_q_dly[9] (net)                                  2   0.0315 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.3234   0.5827   1.0500   0.1321   0.1399 &   5.1653 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.2278   1.0500            5.2977 &  10.4629 r
  mprj/wbs_dat_o[9] (net)                                1   0.5394 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.4629 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  9.5796   9.2845   1.0500   4.1748   4.8459 &  15.3088 r
  data arrival time                                                                                                 15.3088

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7290 

  slack (with derating applied) (VIOLATED)                                                               -7.4088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6798 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5533   1.0500   0.0000   3.8391 &   5.7914 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5249   1.0500            1.3445 &   7.1359 r
  mprj/o_q[61] (net)                                     2   0.0283 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0936   0.5249   1.0500   0.0359   0.0412 &   7.1771 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2414   1.0500            1.0054 &   8.1825 r
  mprj/o_q_dly[61] (net)                                 1   0.0098 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2414   1.0500   0.0000   0.0004 &   8.1829 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8212   1.0500            3.9579 &  12.1408 r
  mprj/la_data_out[29] (net)                             1   0.3982 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.1408 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               6.4296   6.8547   1.0500   2.7095   3.1370 &  15.2779 r
  data arrival time                                                                                                 15.2779

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7275 

  slack (with derating applied) (VIOLATED)                                                               -7.3779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6504 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4791   1.0500   0.0000   3.3811 &   5.3334 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2058   1.0500            1.1512 &   6.4846 r
  mprj/o_q[152] (net)                                    1   0.0087 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2058   1.0500   0.0000   0.0004 &   6.4849 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4899   1.0500            1.1410 &   7.6260 r
  mprj/o_q_dly[152] (net)                                2   0.0258 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4899   1.0500   0.0000   0.0010 &   7.6269 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9996   1.0500            4.0394 &  11.6664 r
  mprj/io_oeb[15] (net)                                  1   0.4076 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.6664 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    7.0808   7.0431   1.0500   3.0261   3.5113 &  15.1777 r
  data arrival time                                                                                                 15.1777

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7227 

  slack (with derating applied) (VIOLATED)                                                               -7.2777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5549 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5764   1.0500   0.0000   4.2008 &   6.1531 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3197   1.0500            1.2243 &   7.3774 r
  mprj/o_q[122] (net)                                    2   0.0159 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0697   0.3197   1.0500   0.0283   0.0303 &   7.4076 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5664   1.0500            1.1978 &   8.6055 r
  mprj/o_q_dly[122] (net)                                2   0.0302 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0584   0.5665   1.0500   0.0229   0.0268 &   8.6322 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9658   1.0500            4.0692 &  12.7014 r
  mprj/io_out[23] (net)                                  1   0.4071 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.7014 r
  io_out[23] (net) 
  io_out[23] (out)                                                    4.7885   7.0006   1.0500   1.8765   2.2959 &  14.9973 r
  data arrival time                                                                                                 14.9973

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.9973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.0973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7142 

  slack (with derating applied) (VIOLATED)                                                               -7.0973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3831 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4755   1.0500   0.0000   3.3613 &   5.3136 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1825   1.0500            1.1351 &   6.4486 r
  mprj/o_q[44] (net)                                     1   0.0071 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1825   1.0500   0.0000   0.0002 &   6.4488 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3877   1.0500            1.0766 &   7.5254 r
  mprj/o_q_dly[44] (net)                                 2   0.0194 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0574   0.3877   1.0500   0.0232   0.0250 &   7.5505 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9124   1.0500            4.0404 &  11.5908 r
  mprj/la_data_out[12] (net)                             1   0.4040 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5908 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               6.9040   6.9406   1.0500   2.9708   3.3980 &  14.9888 r
  data arrival time                                                                                                 14.9888

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.9888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.0888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7138 

  slack (with derating applied) (VIOLATED)                                                               -7.0888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.3751 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2446 &   6.1969 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2115   1.0500            1.1562 &   7.3531 r
  mprj/o_q[126] (net)                                    1   0.0090 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2115   1.0500   0.0000   0.0002 &   7.3534 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6098   1.0500            1.2106 &   8.5640 r
  mprj/o_q_dly[126] (net)                                2   0.0329 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0415   0.6099   1.0500   0.0164   0.0213 &   8.5853 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9154   1.0500            4.0802 &  12.6655 r
  mprj/io_out[27] (net)                                  1   0.4055 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.6655 r
  io_out[27] (net) 
  io_out[27] (out)                                                    4.4414   6.9403   1.0500   1.8104   2.1774 &  14.8429 r
  data arrival time                                                                                                 14.8429

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7068 

  slack (with derating applied) (VIOLATED)                                                               -6.9429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2361 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5146 &   6.4669 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3330   1.0500            1.2328 &   7.6997 r
  mprj/o_q[174] (net)                                    2   0.0167 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0728   0.3330   1.0500   0.0290   0.0311 &   7.7308 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9800   1.0500            1.4421 &   9.1728 r
  mprj/o_q_dly[174] (net)                                2   0.0554 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3618   0.9802   1.0500   0.1483   0.1636 &   9.3365 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3225   1.0500            4.5910 &  13.9275 r
  mprj/io_oeb[37] (net)                                  1   0.4783 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.9275 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   8.4086   1.0500   0.0000   0.7172 &  14.6446 r
  data arrival time                                                                                                 14.6446

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6974 

  slack (with derating applied) (VIOLATED)                                                               -6.7446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0473 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5820   1.0500   0.0000   4.3662 &   6.3185 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2903   1.0500            1.2059 &   7.5244 r
  mprj/o_q[128] (net)                                    2   0.0140 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2903   1.0500   0.0000   0.0005 &   7.5249 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5362   1.0500            1.1785 &   8.7034 r
  mprj/o_q_dly[128] (net)                                2   0.0287 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5363   1.0500   0.0000   0.0014 &   8.7048 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0998   1.0500            4.1560 &  12.8608 r
  mprj/io_out[29] (net)                                  1   0.4155 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.8608 r
  io_out[29] (net) 
  io_out[29] (out)                                                    3.3939   7.1319   1.0500   1.3849   1.7792 &  14.6401 r
  data arrival time                                                                                                 14.6401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6971 

  slack (with derating applied) (VIOLATED)                                                               -6.7401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0429 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5764   1.0500   0.0000   4.1998 &   6.1520 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5304   1.0500            1.3480 &   7.5000 r
  mprj/o_q[67] (net)                                     2   0.0286 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0856   0.5305   1.0500   0.0334   0.0385 &   7.5385 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1726   1.0500            0.9571 &   8.4956 r
  mprj/o_q_dly[67] (net)                                 1   0.0052 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1726   1.0500   0.0000   0.0002 &   8.4958 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4376   1.0500            3.7559 &  12.2518 r
  mprj/la_data_out[35] (net)                             1   0.3766 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2518 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               4.9102   6.4646   1.0500   2.0149   2.3846 &  14.6363 r
  data arrival time                                                                                                 14.6363

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.6363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6970 

  slack (with derating applied) (VIOLATED)                                                               -6.7363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0394 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5763   1.0500   0.0000   4.1970 &   6.1493 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5013   1.0500            1.3336 &   7.4829 r
  mprj/o_q[73] (net)                                     2   0.0272 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2995   0.5013   1.0500   0.1178   0.1251 &   7.6080 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3522   1.0500            1.0761 &   8.6841 r
  mprj/o_q_dly[73] (net)                                 2   0.0171 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0154   0.3522   1.0500   0.0062   0.0072 &   8.6912 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7430   1.0500            3.9280 &  12.6193 r
  mprj/la_data_out[41] (net)                             1   0.3934 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6193 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               3.9376   6.7740   1.0500   1.5941   1.9667 &  14.5860 r
  data arrival time                                                                                                 14.5860

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6946 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6946 

  slack (with derating applied) (VIOLATED)                                                               -6.6860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9914 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5147 &   6.4670 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2872   1.0500            1.2040 &   7.6709 r
  mprj/o_q[131] (net)                                    2   0.0138 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0832   0.2872   1.0500   0.0319   0.0340 &   7.7050 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5479   1.0500            1.1851 &   8.8901 r
  mprj/o_q_dly[131] (net)                                2   0.0294 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5479   1.0500   0.0000   0.0012 &   8.8913 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4397   1.0500            4.2397 &  13.1310 r
  mprj/io_out[32] (net)                                  1   0.4323 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.1310 r
  io_out[32] (net) 
  io_out[32] (out)                                                    2.1180   7.5089   1.0500   0.8606   1.3878 &  14.5188 r
  data arrival time                                                                                                 14.5188

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6914 

  slack (with derating applied) (VIOLATED)                                                               -6.6188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9274 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9018   1.0500   0.0000   1.5179 &   3.4701 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3344   1.0500            1.2085 &   4.6787 r
  mprj/o_q[49] (net)                                     2   0.0168 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0574   0.3344   1.0500   0.0232   0.0250 &   4.7037 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2148   1.0500            0.9811 &   5.6848 r
  mprj/o_q_dly[49] (net)                                 1   0.0081 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2148   1.0500   0.0000   0.0004 &   5.6852 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2183   1.0500            4.1900 &   9.8751 r
  mprj/la_data_out[17] (net)                             1   0.4222 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8751 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               8.8431   7.2500   1.0500   4.1024   4.6047 &  14.4799 r
  data arrival time                                                                                                 14.4799

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6895 

  slack (with derating applied) (VIOLATED)                                                               -6.5799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8903 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2450 &   6.1973 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1955   1.0500            1.1457 &   7.3430 r
  mprj/o_q[164] (net)                                    1   0.0080 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1955   1.0500   0.0000   0.0003 &   7.3433 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6522   1.0500            1.2341 &   8.5774 r
  mprj/o_q_dly[164] (net)                                2   0.0355 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0628   0.6523   1.0500   0.0245   0.0302 &   8.6076 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3905   1.0500            3.7853 &  12.3929 r
  mprj/io_oeb[27] (net)                                  1   0.3745 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.3929 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    4.0231   6.4149   1.0500   1.6063   1.9510 &  14.3439 r
  data arrival time                                                                                                 14.3439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6830 

  slack (with derating applied) (VIOLATED)                                                               -6.4439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7608 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5824   1.0500   0.0000   4.3929 &   6.3451 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5052   1.0500            1.3360 &   7.6812 r
  mprj/o_q[74] (net)                                     2   0.0274 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3684   0.5052   1.0500   0.1453   0.1539 &   7.8350 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3973   1.0500            1.1050 &   8.9400 r
  mprj/o_q_dly[74] (net)                                 2   0.0200 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1333   0.3973   1.0500   0.0525   0.0559 &   8.9960 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0069   1.0500            3.5372 &  12.5332 r
  mprj/la_data_out[42] (net)                             1   0.3508 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5332 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               3.5712   6.0322   1.0500   1.4571   1.7857 &  14.3188 r
  data arrival time                                                                                                 14.3188

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6818 

  slack (with derating applied) (VIOLATED)                                                               -6.4188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7370 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5836   1.0500   0.0000   4.6231 &   6.5754 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3939   1.0500            1.2704 &   7.8458 r
  mprj/o_q[92] (net)                                     2   0.0206 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0407   0.3939   1.0500   0.0164   0.0182 &   7.8640 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3652   1.0500            1.0809 &   8.9449 r
  mprj/o_q_dly[92] (net)                                 2   0.0179 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0839   0.3652   1.0500   0.0335   0.0358 &   8.9807 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4450   1.0500            3.7700 &  12.7507 r
  mprj/la_data_out[60] (net)                             1   0.3762 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7507 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               2.7722   6.4763   1.0500   1.1151   1.4718 &  14.2225 r
  data arrival time                                                                                                 14.2225

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6773 

  slack (with derating applied) (VIOLATED)                                                               -6.3225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6452 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5824   1.0500   0.0000   4.3929 &   6.3451 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5259   1.0500            1.3482 &   7.6934 r
  mprj/o_q[84] (net)                                     2   0.0287 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4962   0.5259   1.0500   0.2082   0.2200 &   7.9133 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5145   1.0500            1.1767 &   9.0901 r
  mprj/o_q_dly[84] (net)                                 2   0.0273 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5145   1.0500   0.0000   0.0012 &   9.0912 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0454   1.0500            3.5958 &  12.6871 r
  mprj/la_data_out[52] (net)                             1   0.3544 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6871 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.9447   6.0666   1.0500   1.2028   1.5046 &  14.1917 r
  data arrival time                                                                                                 14.1917

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6758 

  slack (with derating applied) (VIOLATED)                                                               -6.2917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6159 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5844   1.0500   0.0000   4.5566 &   6.5089 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4498   1.0500            1.3033 &   7.8122 r
  mprj/o_q[94] (net)                                     2   0.0240 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0437   0.4498   1.0500   0.0179   0.0198 &   7.8320 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3562   1.0500            1.0769 &   8.9090 r
  mprj/o_q_dly[94] (net)                                 2   0.0173 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0659   0.3562   1.0500   0.0255   0.0275 &   8.9365 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6295   1.0500            3.8444 &  12.7809 r
  mprj/la_data_out[62] (net)                             1   0.3861 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.7809 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               2.4003   6.6686   1.0500   0.9670   1.3507 &  14.1316 r
  data arrival time                                                                                                 14.1316

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6729 

  slack (with derating applied) (VIOLATED)                                                               -6.2316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5586 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5820   1.0500   0.0000   4.3662 &   6.3185 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3083   1.0500            1.2172 &   7.5356 r
  mprj/o_q[129] (net)                                    2   0.0152 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0180   0.3083   1.0500   0.0073   0.0082 &   7.5439 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5593   1.0500            1.1912 &   8.7351 r
  mprj/o_q_dly[129] (net)                                2   0.0297 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5593   1.0500   0.0000   0.0036 &   8.7387 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1628   1.0500            4.1513 &  12.8900 r
  mprj/io_out[30] (net)                                  1   0.4178 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.8900 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.9480   7.2090   1.0500   0.7929   1.2190 &  14.1090 r
  data arrival time                                                                                                 14.1090

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6719 

  slack (with derating applied) (VIOLATED)                                                               -6.2090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5371 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2581   1.0500   0.0000   1.0857 &   3.0379 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3501   1.0500            1.2087 &   4.2467 r
  mprj/o_q[105] (net)                                    2   0.0178 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0689   0.3501   1.0500   0.0279   0.0301 &   4.2767 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4984   1.0500            1.1607 &   5.4374 r
  mprj/o_q_dly[105] (net)                                2   0.0263 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0642   0.4984   1.0500   0.0255   0.0281 &   5.4655 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8683   1.0500            5.1221 &  10.5876 r
  mprj/io_out[6] (net)                                   1   0.5190 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.5876 r
  io_out[6] (net) 
  io_out[6] (out)                                                     7.1170   8.9107   1.0500   2.9220   3.4974 &  14.0850 r
  data arrival time                                                                                                 14.0850

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6707 

  slack (with derating applied) (VIOLATED)                                                               -6.1850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5142 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.1677   1.0500   0.0000   2.7124 &   4.6647 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3814   1.0500            1.2567 &   5.9214 r
  mprj/o_q[48] (net)                                     2   0.0198 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0519   0.3814   1.0500   0.0207   0.0226 &   5.9440 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1868   1.0500            0.9622 &   6.9062 r
  mprj/o_q_dly[48] (net)                                 1   0.0062 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0287   0.1869   1.0500   0.0115   0.0122 &   6.9184 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8249   1.0500            3.9608 &  10.8793 r
  mprj/la_data_out[16] (net)                             1   0.3989 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8793 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               6.5525   6.8571   1.0500   2.7783   3.2032 &  14.0824 r
  data arrival time                                                                                                 14.0824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6706 

  slack (with derating applied) (VIOLATED)                                                               -6.1824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5118 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5834   1.0500   0.0000   4.4324 &   6.3847 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2353   1.0500            1.1713 &   7.5560 r
  mprj/o_q[130] (net)                                    2   0.0105 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2353   1.0500   0.0000   0.0003 &   7.5563 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4925   1.0500            1.1459 &   8.7023 r
  mprj/o_q_dly[130] (net)                                2   0.0259 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4925   1.0500   0.0000   0.0010 &   8.7032 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1098   1.0500            4.0793 &  12.7825 r
  mprj/io_out[31] (net)                                  1   0.4136 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.7825 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.8975   7.1669   1.0500   0.7730   1.2426 &  14.0251 r
  data arrival time                                                                                                 14.0251

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6679 

  slack (with derating applied) (VIOLATED)                                                               -6.1251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4572 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5804   1.0500   0.0000   4.6937 &   6.6459 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5847   1.0500            1.3805 &   8.0264 r
  mprj/o_q[88] (net)                                     2   0.0320 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5451   0.5865   1.0500   0.2269   0.2411 &   8.2675 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5122   1.0500            1.1775 &   9.4450 r
  mprj/o_q_dly[88] (net)                                 2   0.0272 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0788   0.5122   1.0500   0.0301   0.0328 &   9.4778 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8955   1.0500            3.4614 &  12.9392 r
  mprj/la_data_out[56] (net)                             1   0.3437 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.9392 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.7423   5.9284   1.0500   0.7068   1.0260 &  13.9653 r
  data arrival time                                                                                                 13.9653

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6650 

  slack (with derating applied) (VIOLATED)                                                               -6.0652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4002 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2587   1.0500   0.0000   1.0741 &   3.0264 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1412   1.0500            1.0738 &   4.1002 r
  mprj/o_q[101] (net)                                    1   0.0042 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1412   1.0500   0.0000   0.0001 &   4.1003 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6762   1.0500            1.2416 &   5.3420 r
  mprj/o_q_dly[101] (net)                                2   0.0369 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0719   0.6763   1.0500   0.0285   0.0351 &   5.3770 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.5833   1.0500            5.4300 &  10.8071 r
  mprj/io_out[2] (net)                                   1   0.5587 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8071 r
  io_out[2] (net) 
  io_out[2] (out)                                                     5.8998   9.6630   1.0500   2.4063   3.1491 &  13.9562 r
  data arrival time                                                                                                 13.9562

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6646 

  slack (with derating applied) (VIOLATED)                                                               -6.0562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3916 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5126 &   6.4649 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3679   1.0500            1.2547 &   7.7196 r
  mprj/o_q[135] (net)                                    2   0.0190 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0132   0.3679   1.0500   0.0050   0.0061 &   7.7257 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7522   1.0500            1.3087 &   9.0344 r
  mprj/o_q_dly[135] (net)                                2   0.0415 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0679   0.7524   1.0500   0.0272   0.0354 &   9.0698 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6785   1.0500            4.2176 &  13.2874 r
  mprj/io_out[36] (net)                                  1   0.4398 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.2874 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   7.7673   1.0500   0.0000   0.6670 &  13.9544 r
  data arrival time                                                                                                 13.9544

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6645 

  slack (with derating applied) (VIOLATED)                                                               -6.0544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3900 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5788   1.0500   0.0000   4.2609 &   6.2132 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2809   1.0500            1.1999 &   7.4131 r
  mprj/o_q[165] (net)                                    2   0.0134 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0395   0.2809   1.0500   0.0158   0.0170 &   7.4301 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6382   1.0500            1.2350 &   8.6651 r
  mprj/o_q_dly[165] (net)                                2   0.0346 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0316   0.6383   1.0500   0.0129   0.0180 &   8.6831 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4256   1.0500            3.7593 &  12.4425 r
  mprj/io_oeb[28] (net)                                  1   0.3749 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.4425 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    2.5915   6.4630   1.0500   1.0476   1.4211 &  13.8635 r
  data arrival time                                                                                                 13.8635

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6602 

  slack (with derating applied) (VIOLATED)                                                               -5.9635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3034 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5764   1.0500   0.0000   4.1999 &   6.1522 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5852   1.0500            1.3801 &   7.5323 r
  mprj/o_q[68] (net)                                     2   0.0320 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2582   0.5853   1.0500   0.1012   0.1100 &   7.6422 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1734   1.0500            0.9596 &   8.6019 r
  mprj/o_q_dly[68] (net)                                 1   0.0053 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0289   0.1734   1.0500   0.0117   0.0126 &   8.6144 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8974   1.0500            3.4633 &  12.0778 r
  mprj/la_data_out[36] (net)                             1   0.3451 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0778 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               3.5727   5.9205   1.0500   1.4574   1.7725 &  13.8503 r
  data arrival time                                                                                                 13.8503

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6595 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6595 

  slack (with derating applied) (VIOLATED)                                                               -5.9503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2908 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5812   1.0500   0.0000   4.3333 &   6.2856 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3436   1.0500            1.2394 &   7.5250 r
  mprj/o_q[166] (net)                                    2   0.0174 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0811   0.3436   1.0500   0.0331   0.0354 &   7.5604 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5557   1.0500            1.1918 &   8.7522 r
  mprj/o_q_dly[166] (net)                                2   0.0295 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5577   1.0500   0.0000   0.0036 &   8.7558 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4569   1.0500            3.7446 &  12.5004 r
  mprj/io_oeb[29] (net)                                  1   0.3760 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.5004 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    2.1424   6.5011   1.0500   0.8656   1.2638 &  13.7642 r
  data arrival time                                                                                                 13.7642

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6554 

  slack (with derating applied) (VIOLATED)                                                               -5.8642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2087 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5825   1.0500   0.0000   4.3911 &   6.3434 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3647   1.0500            1.2527 &   7.5960 r
  mprj/o_q[82] (net)                                     2   0.0187 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0588   0.3647   1.0500   0.0237   0.0256 &   7.6217 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6150   1.0500            1.2294 &   8.8510 r
  mprj/o_q_dly[82] (net)                                 2   0.0332 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0926   0.6151   1.0500   0.0364   0.0414 &   8.8924 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8640   1.0500            3.5036 &  12.3960 r
  mprj/la_data_out[50] (net)                             1   0.3439 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3960 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               2.5424   5.8844   1.0500   1.0322   1.3169 &  13.7129 r
  data arrival time                                                                                                 13.7129

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6530 

  slack (with derating applied) (VIOLATED)                                                               -5.8129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1599 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5132 &   6.4655 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2962   1.0500            1.2096 &   7.6751 r
  mprj/o_q[171] (net)                                    2   0.0144 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0610   0.2962   1.0500   0.0236   0.0253 &   7.7004 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8337   1.0500            1.3519 &   9.0523 r
  mprj/o_q_dly[171] (net)                                2   0.0465 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0342   0.8339   1.0500   0.0137   0.0208 &   9.0731 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2729   1.0500            4.0532 &  13.1263 r
  mprj/io_oeb[34] (net)                                  1   0.4181 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  13.1263 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   7.3430   1.0500   0.0000   0.5797 &  13.7060 r
  data arrival time                                                                                                 13.7060

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6527 

  slack (with derating applied) (VIOLATED)                                                               -5.8060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1533 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5825   1.0500   0.0000   4.3922 &   6.3445 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4592   1.0500            1.3088 &   7.6533 r
  mprj/o_q[75] (net)                                     2   0.0246 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2683   0.4592   1.0500   0.1063   0.1128 &   7.7661 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3914   1.0500            1.0999 &   8.8660 r
  mprj/o_q_dly[75] (net)                                 2   0.0196 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0656   0.3914   1.0500   0.0255   0.0276 &   8.8936 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6899   1.0500            3.3591 &  12.2527 r
  mprj/la_data_out[43] (net)                             1   0.3321 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2527 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               2.7165   5.7150   1.0500   1.1084   1.4095 &  13.6622 r
  data arrival time                                                                                                 13.6622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6506 

  slack (with derating applied) (VIOLATED)                                                               -5.7622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1117 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5751   1.0500   0.0000   4.1689 &   6.1212 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6151   1.0500            1.3977 &   7.5189 r
  mprj/o_q[70] (net)                                     2   0.0338 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5668   0.6152   1.0500   0.2299   0.2451 &   7.7640 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1676   1.0500            0.9565 &   8.7205 r
  mprj/o_q_dly[70] (net)                                 1   0.0049 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1676   1.0500   0.0000   0.0001 &   8.7206 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7048   1.0500            3.3496 &  12.0702 r
  mprj/la_data_out[38] (net)                             1   0.3335 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0702 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               2.9289   5.7292   1.0500   1.1968   1.4979 &  13.5681 r
  data arrival time                                                                                                 13.5681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6461 

  slack (with derating applied) (VIOLATED)                                                               -5.6681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0220 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5836   1.0500   0.0000   4.6233 &   6.5756 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4662   1.0500            1.3130 &   7.8886 r
  mprj/o_q[91] (net)                                     2   0.0250 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1177   0.4663   1.0500   0.0478   0.0513 &   7.9399 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4198   1.0500            1.1173 &   9.0572 r
  mprj/o_q_dly[91] (net)                                 2   0.0214 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0458   0.4198   1.0500   0.0182   0.0200 &   9.0772 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9702   1.0500            3.4996 &  12.5768 r
  mprj/la_data_out[59] (net)                             1   0.3481 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5768 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.6393   6.0031   1.0500   0.6670   0.9895 &  13.5663 r
  data arrival time                                                                                                 13.5663

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6460 

  slack (with derating applied) (VIOLATED)                                                               -5.6663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0203 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5825   1.0500   0.0000   4.3920 &   6.3443 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5243   1.0500            1.3472 &   7.6915 r
  mprj/o_q[76] (net)                                     2   0.0286 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5177   0.5243   1.0500   0.2130   0.2250 &   7.9165 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4715   1.0500            1.1506 &   9.0671 r
  mprj/o_q_dly[76] (net)                                 2   0.0246 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2890   0.4715   1.0500   0.1090   0.1155 &   9.1826 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4905   1.0500            3.2616 &  12.4443 r
  mprj/la_data_out[44] (net)                             1   0.3208 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4443 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               2.0922   5.5135   1.0500   0.8429   1.1163 &  13.5606 r
  data arrival time                                                                                                 13.5606

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6457 

  slack (with derating applied) (VIOLATED)                                                               -5.6606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0148 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.0376   1.0500   0.0000   0.9404 &   2.8927 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1508   1.0500            1.0774 &   3.9700 r
  mprj/o_q[138] (net)                                    1   0.0049 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1508   1.0500   0.0000   0.0002 &   3.9702 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5546   1.0500            1.1708 &   5.1410 r
  mprj/o_q_dly[138] (net)                                2   0.0295 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1197   0.5547   1.0500   0.0487   0.0549 &   5.1959 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6410   1.0500            5.4501 &  10.6459 r
  mprj/io_oeb[1] (net)                                   1   0.5616 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6459 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     5.2314   9.7242   1.0500   2.1374   2.8823 &  13.5282 r
  data arrival time                                                                                                 13.5282

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6442 

  slack (with derating applied) (VIOLATED)                                                               -5.6282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9840 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5838   1.0500   0.0000   4.6129 &   6.5652 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3953   1.0500            1.2712 &   7.8364 r
  mprj/o_q[98] (net)                                     2   0.0207 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3953   1.0500   0.0000   0.0010 &   7.8374 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3982   1.0500            1.1018 &   8.9392 r
  mprj/o_q_dly[98] (net)                                 2   0.0200 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0819   0.3982   1.0500   0.0334   0.0360 &   8.9752 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0027   1.0500            3.4957 &  12.4709 r
  mprj/irq[2] (net)                                      1   0.3492 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  12.4709 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   1.7318   6.0427   1.0500   0.6937   1.0441 &  13.5150 r
  data arrival time                                                                                                 13.5150

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6436 

  slack (with derating applied) (VIOLATED)                                                               -5.6150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9714 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5825   1.0500   0.0000   4.3916 &   6.3439 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4752   1.0500            1.3184 &   7.6623 r
  mprj/o_q[83] (net)                                     2   0.0256 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2720   0.4752   1.0500   0.1110   0.1180 &   7.7803 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5533   1.0500            1.1984 &   8.9787 r
  mprj/o_q_dly[83] (net)                                 2   0.0297 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5533   1.0500   0.0000   0.0014 &   8.9801 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7066   1.0500            3.3855 &  12.3656 r
  mprj/la_data_out[51] (net)                             1   0.3336 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3656 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.1204   5.7319   1.0500   0.8535   1.1444 &  13.5100 r
  data arrival time                                                                                                 13.5100

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.5100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6433 

  slack (with derating applied) (VIOLATED)                                                               -5.6100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9667 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5838   1.0500   0.0000   4.6129 &   6.5651 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4352   1.0500            1.2947 &   7.8599 r
  mprj/o_q[97] (net)                                     2   0.0231 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1479   0.4352   1.0500   0.0603   0.0643 &   7.9242 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3519   1.0500            1.0737 &   8.9978 r
  mprj/o_q_dly[97] (net)                                 2   0.0170 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0257   0.3519   1.0500   0.0099   0.0109 &   9.0088 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9682   1.0500            3.4611 &  12.4698 r
  mprj/irq[1] (net)                                      1   0.3469 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  12.4698 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.3804   6.0093   1.0500   0.5624   0.9147 &  13.3846 r
  data arrival time                                                                                                 13.3846

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6374 

  slack (with derating applied) (VIOLATED)                                                               -5.4846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8472 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5805   1.0500   0.0000   4.6930 &   6.6453 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3707   1.0500            1.2564 &   7.9017 r
  mprj/o_q[77] (net)                                     2   0.0191 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1609   0.3707   1.0500   0.0654   0.0694 &   7.9711 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4734   1.0500            1.1464 &   9.1175 r
  mprj/o_q_dly[77] (net)                                 2   0.0247 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1414   0.4734   1.0500   0.0559   0.0598 &   9.1772 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4783   1.0500            3.2424 &  12.4196 r
  mprj/la_data_out[45] (net)                             1   0.3196 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4196 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               1.4896   5.5040   1.0500   0.6063   0.8768 &  13.2963 r
  data arrival time                                                                                                 13.2963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6332 

  slack (with derating applied) (VIOLATED)                                                               -5.3963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7632 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5763   1.0500   0.0000   4.1970 &   6.1492 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6393   1.0500            1.4123 &   7.5615 r
  mprj/o_q[72] (net)                                     2   0.0353 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5163   0.6393   1.0500   0.2120   0.2261 &   7.7876 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2705   1.0500            1.0269 &   8.8145 r
  mprj/o_q_dly[72] (net)                                 2   0.0117 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0559   0.2705   1.0500   0.0227   0.0241 &   8.8385 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4960   1.0500            3.2370 &  12.0755 r
  mprj/la_data_out[40] (net)                             1   0.3207 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0755 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               2.3018   5.5211   1.0500   0.9326   1.2181 &  13.2937 r
  data arrival time                                                                                                 13.2937

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6330 

  slack (with derating applied) (VIOLATED)                                                               -5.3937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7606 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5086 &   3.4609 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2205   1.0500            1.1374 &   4.5983 r
  mprj/o_q[141] (net)                                    1   0.0096 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0419   0.2205   1.0500   0.0170   0.0182 &   4.6165 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6493   1.0500            1.2361 &   5.8526 r
  mprj/o_q_dly[141] (net)                                2   0.0354 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0316   0.6494   1.0500   0.0119   0.0159 &   5.8685 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5620   1.0500            4.9237 &  10.7922 r
  mprj/io_oeb[4] (net)                                   1   0.5001 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.7922 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     4.4426   8.6186   1.0500   1.8163   2.3928 &  13.1850 r
  data arrival time                                                                                                 13.1850

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6279 

  slack (with derating applied) (VIOLATED)                                                               -5.2850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6572 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9018   1.0500   0.0000   1.5174 &   3.4697 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3891   1.0500            1.2423 &   4.7120 r
  mprj/o_q[51] (net)                                     2   0.0203 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0864   0.3891   1.0500   0.0352   0.0377 &   4.7497 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5162   1.0500            1.1728 &   5.9225 r
  mprj/o_q_dly[51] (net)                                 2   0.0274 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1093   0.5162   1.0500   0.0447   0.0482 &   5.9707 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7409   1.0500            3.9552 &   9.9259 r
  mprj/la_data_out[19] (net)                             1   0.3942 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9259 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               6.6090   6.7695   1.0500   2.8247   3.2357 &  13.1616 r
  data arrival time                                                                                                 13.1616

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6267 

  slack (with derating applied) (VIOLATED)                                                               -5.2616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6348 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6289   1.0500   0.0000   1.3045 &   3.2568 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1579   1.0500            1.0910 &   4.3477 r
  mprj/o_q[104] (net)                                    1   0.0054 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0354   0.1579   1.0500   0.0144   0.0152 &   4.3629 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5842   1.0500            1.1926 &   5.5556 r
  mprj/o_q_dly[104] (net)                                2   0.0317 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1616   0.5842   1.0500   0.0658   0.0703 &   5.6259 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5185   1.0500            4.9424 &  10.5683 r
  mprj/io_out[5] (net)                                   1   0.4990 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.5683 r
  io_out[5] (net) 
  io_out[5] (out)                                                     5.0142   8.5609   1.0500   2.0462   2.5752 &  13.1435 r
  data arrival time                                                                                                 13.1435

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6259 

  slack (with derating applied) (VIOLATED)                                                               -5.2435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6176 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9010   1.0500   0.0000   1.5020 &   3.4543 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2019   1.0500            1.1258 &   4.5801 r
  mprj/o_q[143] (net)                                    1   0.0084 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2019   1.0500   0.0000   0.0004 &   4.5804 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5981   1.0500            1.2035 &   5.7840 r
  mprj/o_q_dly[143] (net)                                2   0.0322 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3033   0.5997   1.0500   0.1241   0.1330 &   5.9170 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0797   1.0500            4.7208 &  10.6377 r
  mprj/io_oeb[6] (net)                                   1   0.4739 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6377 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     4.9444   8.1129   1.0500   2.0029   2.4667 &  13.1044 r
  data arrival time                                                                                                 13.1044

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6240 

  slack (with derating applied) (VIOLATED)                                                               -5.2044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5804 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5840   1.0500   0.0000   4.4837 &   6.4360 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3856   1.0500            1.2654 &   7.7014 r
  mprj/o_q[81] (net)                                     2   0.0201 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1293   0.3856   1.0500   0.0522   0.0557 &   7.7571 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5786   1.0500            1.2073 &   8.9644 r
  mprj/o_q_dly[81] (net)                                 2   0.0309 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0202   0.5806   1.0500   0.0077   0.0115 &   8.9759 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5697   1.0500            3.2871 &  12.2630 r
  mprj/la_data_out[49] (net)                             1   0.3247 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2630 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.3474   5.6012   1.0500   0.5497   0.8399 &  13.1029 r
  data arrival time                                                                                                 13.1029

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6239 

  slack (with derating applied) (VIOLATED)                                                               -5.2029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5789 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5844   1.0500   0.0000   4.5661 &   6.5184 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2871   1.0500            1.2039 &   7.7223 r
  mprj/o_q[79] (net)                                     2   0.0138 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0995   0.2871   1.0500   0.0401   0.0427 &   7.7649 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6133   1.0500            1.2218 &   8.9868 r
  mprj/o_q_dly[79] (net)                                 2   0.0331 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2722   0.6153   1.0500   0.1088   0.1173 &   9.1041 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2702   1.0500            3.1494 &  12.2535 r
  mprj/la_data_out[47] (net)                             1   0.3080 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.2535 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.4604   5.2929   1.0500   0.5939   0.8461 &  13.0997 r
  data arrival time                                                                                                 13.0997

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6238 

  slack (with derating applied) (VIOLATED)                                                               -5.1997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5759 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9846   1.0500   0.0000   1.5604 &   3.5127 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3091   1.0500            1.1940 &   4.7066 r
  mprj/o_q[144] (net)                                    2   0.0152 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3091   1.0500   0.0000   0.0006 &   4.7072 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5122   1.0500            1.1661 &   5.8734 r
  mprj/o_q_dly[144] (net)                                2   0.0272 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5122   1.0500   0.0000   0.0014 &   5.8748 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6860   1.0500            4.5062 &  10.3810 r
  mprj/io_oeb[7] (net)                                   1   0.4508 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3810 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     5.3183   7.7134   1.0500   2.1696   2.5990 &  12.9800 r
  data arrival time                                                                                                 12.9800

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6181 

  slack (with derating applied) (VIOLATED)                                                               -5.0800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4619 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5806   1.0500   0.0000   4.3145 &   6.2668 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3115   1.0500            1.2192 &   7.4860 r
  mprj/o_q[127] (net)                                    2   0.0154 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0205   0.3115   1.0500   0.0080   0.0090 &   7.4950 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5578   1.0500            1.1908 &   8.6859 r
  mprj/o_q_dly[127] (net)                                2   0.0296 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0390   0.5578   1.0500   0.0156   0.0202 &   8.7060 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5610   1.0500            3.2788 &  11.9848 r
  mprj/io_out[28] (net)                                  1   0.3241 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.9848 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.6790   5.5924   1.0500   0.6806   0.9818 &  12.9667 r
  data arrival time                                                                                                 12.9667

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6175 

  slack (with derating applied) (VIOLATED)                                                               -5.0667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4492 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5804   1.0500   0.0000   4.6934 &   6.6457 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5084   1.0500            1.3378 &   7.9835 r
  mprj/o_q[87] (net)                                     2   0.0276 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3804   0.5084   1.0500   0.1527   0.1617 &   8.1452 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5849   1.0500            1.2187 &   9.3639 r
  mprj/o_q_dly[87] (net)                                 2   0.0317 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2423   0.5849   1.0500   0.0973   0.1034 &   9.4673 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0338   1.0500            2.9640 &  12.4313 r
  mprj/la_data_out[55] (net)                             1   0.2925 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.4313 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.6151   5.0696   1.0500   0.2440   0.5241 &  12.9554 r
  data arrival time                                                                                                 12.9554

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6169 

  slack (with derating applied) (VIOLATED)                                                               -5.0554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4385 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6365   1.0500   0.0000   1.3096 &   3.2619 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1305   1.0500            1.0719 &   4.3338 r
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1305   1.0500   0.0000   0.0001 &   4.3339 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6077   1.0500            1.2002 &   5.5341 r
  mprj/o_q_dly[142] (net)                                2   0.0328 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2019   0.6099   1.0500   0.0816   0.0887 &   5.6228 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2199   1.0500            4.7475 &  10.3703 r
  mprj/io_oeb[5] (net)                                   1   0.4804 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3703 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     4.9465   8.2695   1.0500   2.0180   2.5564 &  12.9267 r
  data arrival time                                                                                                 12.9267

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9267
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6156 

  slack (with derating applied) (VIOLATED)                                                               -5.0267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4111 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.5593   1.0500   0.0000   2.0565 &   4.0087 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1376   1.0500            1.0902 &   5.0989 r
  mprj/o_q[30] (net)                                     1   0.0040 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1376   1.0500   0.0000   0.0001 &   5.0990 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6440   1.0500            1.2233 &   6.3224 r
  mprj/o_q_dly[30] (net)                                 2   0.0351 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5402   0.6441   1.0500   0.2219   0.2365 &   6.5589 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6731   1.0500            3.9407 &  10.4997 r
  mprj/wbs_dat_o[30] (net)                               1   0.3911 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4997 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 4.9518   6.6978   1.0500   2.0299   2.4044 &  12.9040 r
  data arrival time                                                                                                 12.9040

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6145 

  slack (with derating applied) (VIOLATED)                                                               -5.0040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3896 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5805   1.0500   0.0000   4.6930 &   6.6453 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4976   1.0500            1.3287 &   7.9740 r
  mprj/o_q[86] (net)                                     2   0.0266 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2391   0.4976   1.0500   0.0965   0.1046 &   8.0786 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5828   1.0500            1.2171 &   9.2957 r
  mprj/o_q_dly[86] (net)                                 2   0.0316 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1479   0.5829   1.0500   0.0576   0.0618 &   9.3574 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9741   1.0500            2.9527 &  12.3101 r
  mprj/la_data_out[54] (net)                             1   0.2895 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.3101 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.5921   5.0048   1.0500   0.2346   0.4877 &  12.7978 r
  data arrival time                                                                                                 12.7978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6094 

  slack (with derating applied) (VIOLATED)                                                               -4.8978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2884 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4245   1.0500   0.0000   1.1637 &   3.1160 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1511   1.0500            1.0832 &   4.1992 r
  mprj/o_q[102] (net)                                    1   0.0049 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1511   1.0500   0.0000   0.0001 &   4.1993 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6480   1.0500            1.2276 &   5.4269 r
  mprj/o_q_dly[102] (net)                                2   0.0353 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0412   0.6481   1.0500   0.0156   0.0200 &   5.4470 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5060   1.0500            4.8384 &  10.2854 r
  mprj/io_out[3] (net)                                   1   0.4954 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2854 r
  io_out[3] (net) 
  io_out[3] (out)                                                     4.4869   8.5802   1.0500   1.8340   2.4792 &  12.7646 r
  data arrival time                                                                                                 12.7646

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6078 

  slack (with derating applied) (VIOLATED)                                                               -4.8646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2568 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5843   1.0500   0.0000   4.5785 &   6.5308 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3281   1.0500            1.2297 &   7.7605 r
  mprj/o_q[95] (net)                                     2   0.0164 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0659   0.3281   1.0500   0.0260   0.0281 &   7.7886 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4361   1.0500            1.1224 &   8.9110 r
  mprj/o_q_dly[95] (net)                                 2   0.0224 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0936   0.4361   1.0500   0.0374   0.0402 &   8.9512 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5453   1.0500            3.2268 &  12.1780 r
  mprj/la_data_out[63] (net)                             1   0.3220 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.1780 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.6100   5.5876   1.0500   0.2423   0.5650 &  12.7430 r
  data arrival time                                                                                                 12.7430

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6068 

  slack (with derating applied) (VIOLATED)                                                               -4.8430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2362 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5804   1.0500   0.0000   4.6936 &   6.6458 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4434   1.0500            1.2995 &   7.9453 r
  mprj/o_q[78] (net)                                     2   0.0236 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3849   0.4434   1.0500   0.1559   0.1646 &   8.1099 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4416   1.0500            1.1297 &   9.2397 r
  mprj/o_q_dly[78] (net)                                 2   0.0227 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0182   0.4416   1.0500   0.0074   0.0088 &   9.2485 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9599   1.0500            2.9205 &  12.1690 r
  mprj/la_data_out[46] (net)                             1   0.2882 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.1690 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.5073   4.9918   1.0500   0.1990   0.4591 &  12.6281 r
  data arrival time                                                                                                 12.6281

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6013 

  slack (with derating applied) (VIOLATED)                                                               -4.7281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1267 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2498 &   6.2021 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1661   1.0500            1.1250 &   7.3270 r
  mprj/o_q[163] (net)                                    1   0.0059 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0270   0.1661   1.0500   0.0109   0.0115 &   7.3386 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7924   1.0500            1.3132 &   8.6518 r
  mprj/o_q_dly[163] (net)                                2   0.0440 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2288   0.7926   1.0500   0.0933   0.1040 &   8.7558 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1782   1.0500            3.0818 &  11.8377 r
  mprj/io_oeb[26] (net)                                  1   0.3019 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.8377 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    1.2238   5.2041   1.0500   0.4990   0.7524 &  12.5901 r
  data arrival time                                                                                                 12.5901

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5995 

  slack (with derating applied) (VIOLATED)                                                               -4.6901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0905 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4995   1.0500   0.0000   3.4744 &   5.4267 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2528   1.0500            1.1811 &   6.6078 r
  mprj/o_q[38] (net)                                     2   0.0117 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0340   0.2528   1.0500   0.0135   0.0146 &   6.6224 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4505   1.0500            1.1226 &   7.7450 r
  mprj/o_q_dly[38] (net)                                 2   0.0233 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4505   1.0500   0.0000   0.0009 &   7.7460 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2986   1.0500            3.1228 &  10.8688 r
  mprj/la_data_out[6] (net)                              1   0.3083 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.8688 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                3.2949   5.3283   1.0500   1.3332   1.6392 &  12.5080 r
  data arrival time                                                                                                 12.5080

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5956 

  slack (with derating applied) (VIOLATED)                                                               -4.6080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0123 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5838   1.0500   0.0000   4.6139 &   6.5662 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4329   1.0500            1.2934 &   7.8596 r
  mprj/o_q[90] (net)                                     2   0.0230 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0720   0.4329   1.0500   0.0285   0.0309 &   7.8905 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3057   1.0500            1.0438 &   8.9342 r
  mprj/o_q_dly[90] (net)                                 2   0.0140 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3057   1.0500   0.0000   0.0005 &   8.9347 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1418   1.0500            3.0024 &  11.9371 r
  mprj/la_data_out[58] (net)                             1   0.2985 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.9371 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.5688   5.1777   1.0500   0.2243   0.5092 &  12.4463 r
  data arrival time                                                                                                 12.4463

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5927 

  slack (with derating applied) (VIOLATED)                                                               -4.5463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9536 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5844   1.0500   0.0000   4.5451 &   6.4974 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2532   1.0500            1.1825 &   7.6799 r
  mprj/o_q[80] (net)                                     2   0.0117 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2532   1.0500   0.0000   0.0004 &   7.6804 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6483   1.0500            1.2389 &   8.9193 r
  mprj/o_q_dly[80] (net)                                 2   0.0352 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4569   0.6461   1.0500   0.1844   0.1960 &   9.1153 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7462   1.0500            2.8309 &  11.9462 r
  mprj/la_data_out[48] (net)                             1   0.2762 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.9462 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.5324   4.7747   1.0500   0.2101   0.4475 &  12.3937 r
  data arrival time                                                                                                 12.3937

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5902 

  slack (with derating applied) (VIOLATED)                                                               -4.4937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9035 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5824   1.0500   0.0000   4.3930 &   6.3452 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5634   1.0500            1.3681 &   7.7134 r
  mprj/o_q[85] (net)                                     2   0.0307 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4966   0.5634   1.0500   0.2035   0.2165 &   7.9299 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6699   1.0500            1.2699 &   9.1998 r
  mprj/o_q_dly[85] (net)                                 2   0.0367 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0348   0.6723   1.0500   0.0139   0.0176 &   9.2174 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7400   1.0500            2.8265 &  12.0440 r
  mprj/la_data_out[53] (net)                             1   0.2758 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0440 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.2892   4.7692   1.0500   0.1093   0.3415 &  12.3854 r
  data arrival time                                                                                                 12.3854

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5898 

  slack (with derating applied) (VIOLATED)                                                               -4.4854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8956 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   9.4772   1.0500   0.0000   1.9874 &   3.9397 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4593   1.0500            1.2923 &   5.2319 r
  mprj/o_q[106] (net)                                    2   0.0246 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1032   0.4593   1.0500   0.0420   0.0451 &   5.2770 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6867   1.0500            1.2759 &   6.5529 r
  mprj/o_q_dly[106] (net)                                2   0.0377 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3045   0.6867   1.0500   0.1352   0.1451 &   6.6980 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9878   1.0500            4.0854 &  10.7833 r
  mprj/io_out[7] (net)                                   1   0.4085 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.7833 r
  io_out[7] (net) 
  io_out[7] (out)                                                     2.8515   7.0246   1.0500   1.1535   1.5493 &  12.3326 r
  data arrival time                                                                                                 12.3326

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5873 

  slack (with derating applied) (VIOLATED)                                                               -4.4326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8453 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4899   1.0500   0.0000   3.4273 &   5.3796 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1719   1.0500            1.1278 &   6.5074 r
  mprj/o_q[40] (net)                                     1   0.0063 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1719   1.0500   0.0000   0.0002 &   6.5076 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5439   1.0500            1.1698 &   7.6774 r
  mprj/o_q_dly[40] (net)                                 2   0.0291 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2095   0.5439   1.0500   0.0845   0.0899 &   7.7673 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1170   1.0500            3.0411 &  10.8084 r
  mprj/la_data_out[8] (net)                              1   0.2982 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.8084 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                2.8920   5.1429   1.0500   1.1808   1.4588 &  12.2672 r
  data arrival time                                                                                                 12.2672

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5842 

  slack (with derating applied) (VIOLATED)                                                               -4.3672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7831 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5763   1.0500   0.0000   4.1968 &   6.1490 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7112   1.0500            1.4546 &   7.6037 r
  mprj/o_q[71] (net)                                     2   0.0397 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5857   0.7113   1.0500   0.2405   0.2571 &   7.8608 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1940   1.0500            0.9743 &   8.8351 r
  mprj/o_q_dly[71] (net)                                 1   0.0067 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0406   0.1941   1.0500   0.0165   0.0174 &   8.8525 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9365   1.0500            2.9061 &  11.7586 r
  mprj/la_data_out[39] (net)                             1   0.2875 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.7586 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.6728   4.9629   1.0500   0.2685   0.5063 &  12.2649 r
  data arrival time                                                                                                 12.2649

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5840 

  slack (with derating applied) (VIOLATED)                                                               -4.3649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7809 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5017   1.0500   0.0000   3.4857 &   5.4380 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2099   1.0500            1.1541 &   6.5921 r
  mprj/o_q[39] (net)                                     1   0.0089 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0682   0.2099   1.0500   0.0271   0.0287 &   6.6208 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5055   1.0500            1.1509 &   7.7717 r
  mprj/o_q_dly[39] (net)                                 2   0.0267 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0071   0.5055   1.0500   0.0027   0.0039 &   7.7756 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0083   1.0500            2.9689 &  10.7445 r
  mprj/la_data_out[7] (net)                              1   0.2915 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7445 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                2.9691   5.0356   1.0500   1.2015   1.4842 &  12.2287 r
  data arrival time                                                                                                 12.2287

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5823 

  slack (with derating applied) (VIOLATED)                                                               -4.3287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7463 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   9.0488   1.0500   0.0000   1.6064 &   3.5587 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3036   1.0500            1.1915 &   4.7502 r
  mprj/o_q[145] (net)                                    2   0.0149 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0465   0.3036   1.0500   0.0187   0.0201 &   4.7703 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5134   1.0500            1.1662 &   5.9365 r
  mprj/o_q_dly[145] (net)                                2   0.0272 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0584   0.5134   1.0500   0.0231   0.0253 &   5.9617 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2500   1.0500            4.2779 &  10.2397 r
  mprj/io_oeb[8] (net)                                   1   0.4257 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2397 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     3.8753   7.2721   1.0500   1.5835   1.9425 &  12.1821 r
  data arrival time                                                                                                 12.1821

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5801 

  slack (with derating applied) (VIOLATED)                                                               -4.2821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7020 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               12.4250                     6.6203 &  28.6203 r
  io_in[0] (net)                                         2   0.7192 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.6203 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 15.1466  12.5205   1.0500   6.8397   8.1020 &  36.7223 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3151   1.0500           -0.1996 &  36.5227 r
  mprj/buf_i[192] (net)                                  2   0.0411 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3154   1.0500   0.0000   0.0057 &  36.5284 r
  data arrival time                                                                                                 36.5284

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.9087 &  32.6517 r
  clock reconvergence pessimism                                                                           0.0000    32.6517
  clock uncertainty                                                                                      -0.1000    32.5517
  library setup time                                                                    1.0000           -0.1112    32.4404
  data required time                                                                                                32.4404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4404
  data arrival time                                                                                                -36.5284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.3966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5385 

  slack (with derating applied) (VIOLATED)                                                               -4.0879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5494 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2581   1.0500   0.0000   1.0862 &   3.0385 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1315   1.0500            1.0671 &   4.1055 r
  mprj/o_q[15] (net)                                     1   0.0036 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1315   1.0500   0.0000   0.0001 &   4.1056 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4328   1.0500            1.0972 &   5.2029 r
  mprj/o_q_dly[15] (net)                                 2   0.0222 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0551   0.4328   1.0500   0.0219   0.0239 &   5.2268 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8251   1.0500            3.9922 &   9.2189 r
  mprj/wbs_dat_o[15] (net)                               1   0.3989 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.2189 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 5.6008   6.8549   1.0500   2.2999   2.7154 &  11.9343 r
  data arrival time                                                                                                 11.9343

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5683 

  slack (with derating applied) (VIOLATED)                                                               -4.0343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4660 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7101   1.0500   0.0000   1.3560 &   3.3083 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1495   1.0500            1.0862 &   4.3945 r
  mprj/o_q[103] (net)                                    1   0.0048 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1495   1.0500   0.0000   0.0001 &   4.3946 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5811   1.0500            1.1875 &   5.5822 r
  mprj/o_q_dly[103] (net)                                2   0.0312 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0417   0.5811   1.0500   0.0159   0.0196 &   5.6018 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0941   1.0500            4.6209 &  10.2227 r
  mprj/io_out[4] (net)                                   1   0.4714 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2227 r
  io_out[4] (net) 
  io_out[4] (out)                                                     2.8584   8.1570   1.0500   1.1525   1.7019 &  11.9245 r
  data arrival time                                                                                                 11.9245

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5678 

  slack (with derating applied) (VIOLATED)                                                               -4.0245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4567 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2480 &   6.2003 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2885   1.0500            1.2046 &   7.4050 r
  mprj/o_q[159] (net)                                    2   0.0139 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0524   0.2885   1.0500   0.0214   0.0230 &   7.4279 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5928   1.0500            1.2124 &   8.6403 r
  mprj/o_q_dly[159] (net)                                2   0.0322 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1534   0.5928   1.0500   0.0618   0.0662 &   8.7064 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6755   1.0500            2.7897 &  11.4961 r
  mprj/io_oeb[22] (net)                                  1   0.2720 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4961 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.4611   4.7032   1.0500   0.1852   0.4176 &  11.9137 r
  data arrival time                                                                                                 11.9137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5673 

  slack (with derating applied) (VIOLATED)                                                               -4.0137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4464 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4872   1.0500   0.0000   3.4146 &   5.3669 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1498   1.0500            1.1123 &   6.4791 r
  mprj/o_q[41] (net)                                     1   0.0048 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1498   1.0500   0.0000   0.0002 &   6.4794 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4405   1.0500            1.1049 &   7.5842 r
  mprj/o_q_dly[41] (net)                                 2   0.0227 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0173   0.4405   1.0500   0.0069   0.0081 &   7.5924 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0733   1.0500            3.0140 &  10.6063 r
  mprj/la_data_out[9] (net)                              1   0.2957 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.6063 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                2.2881   5.0972   1.0500   0.9309   1.1901 &  11.7965 r
  data arrival time                                                                                                 11.7965

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5617 

  slack (with derating applied) (VIOLATED)                                                               -3.8965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3347 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2534 &   6.2057 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2048   1.0500            1.1520 &   7.3577 r
  mprj/o_q[124] (net)                                    1   0.0086 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2048   1.0500   0.0000   0.0004 &   7.3580 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7943   1.0500            1.3186 &   8.6766 r
  mprj/o_q_dly[124] (net)                                2   0.0441 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0364   0.7944   1.0500   0.0155   0.0217 &   8.6983 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8103   1.0500            2.8470 &  11.5453 r
  mprj/io_out[25] (net)                                  1   0.2794 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.5453 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   4.8430   1.0500   0.0000   0.2469 &  11.7922 r
  data arrival time                                                                                                 11.7922

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5615 

  slack (with derating applied) (VIOLATED)                                                               -3.8922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3307 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3614   1.0500   0.0000   1.1227 &   3.0750 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1815   1.0500            1.1036 &   4.1786 r
  mprj/o_q[100] (net)                                    1   0.0070 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1815   1.0500   0.0000   0.0003 &   4.1789 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6561   1.0500            1.2359 &   5.4148 r
  mprj/o_q_dly[100] (net)                                2   0.0358 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6561   1.0500   0.0000   0.0036 &   5.4184 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7330   1.0500            4.8837 &  10.3020 r
  mprj/io_out[1] (net)                                   1   0.5048 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3020 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.9474   8.7976   1.0500   0.7925   1.4723 &  11.7743 r
  data arrival time                                                                                                 11.7743

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5607 

  slack (with derating applied) (VIOLATED)                                                               -3.8743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3136 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2477 &   6.2000 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2007   1.0500            1.1493 &   7.3493 r
  mprj/o_q[125] (net)                                    1   0.0083 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0932   0.2007   1.0500   0.0380   0.0401 &   7.3894 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6573   1.0500            1.2388 &   8.6282 r
  mprj/o_q_dly[125] (net)                                2   0.0359 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6574   1.0500   0.0000   0.0038 &   8.6320 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5943   1.0500            2.7355 &  11.3675 r
  mprj/io_out[26] (net)                                  1   0.2670 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3675 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.1908   4.6233   1.0500   0.0721   0.3012 &  11.6687 r
  data arrival time                                                                                                 11.6687

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5557 

  slack (with derating applied) (VIOLATED)                                                               -3.7687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2131 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5764   1.0500   0.0000   4.2000 &   6.1522 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6846   1.0500            1.4386 &   7.5909 r
  mprj/o_q[69] (net)                                     2   0.0380 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6403   0.6847   1.0500   0.2713   0.2890 &   7.8798 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1480   1.0500            0.9412 &   8.8210 r
  mprj/o_q_dly[69] (net)                                 1   0.0036 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1480   1.0500   0.0000   0.0001 &   8.8211 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4554   1.0500            2.6228 &  11.4439 r
  mprj/la_data_out[37] (net)                             1   0.2589 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4439 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   4.4826   1.0500   0.0000   0.2105 &  11.6544 r
  data arrival time                                                                                                 11.6544

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5550 

  slack (with derating applied) (VIOLATED)                                                               -3.7544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1994 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.4777   1.0500   0.0000   1.9872 &   3.9394 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3204   1.0500            1.2084 &   5.1478 r
  mprj/o_q[19] (net)                                     2   0.0159 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3204   1.0500   0.0000   0.0007 &   5.1484 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3373   1.0500            1.0598 &   6.2082 r
  mprj/o_q_dly[19] (net)                                 2   0.0161 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0888   0.3373   1.0500   0.0362   0.0385 &   6.2467 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2056   1.0500            3.6694 &   9.9161 r
  mprj/wbs_dat_o[19] (net)                               1   0.3633 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9161 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 3.3092   6.2267   1.0500   1.3523   1.6666 &  11.5827 r
  data arrival time                                                                                                 11.5827

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5516 

  slack (with derating applied) (VIOLATED)                                                               -3.6827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1311 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2545 &   6.2068 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2353   1.0500            1.1712 &   7.3781 r
  mprj/o_q[162] (net)                                    2   0.0105 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0471   0.2354   1.0500   0.0191   0.0204 &   7.3985 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6219   1.0500            1.2206 &   8.6190 r
  mprj/o_q_dly[162] (net)                                2   0.0336 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0661   0.6220   1.0500   0.0260   0.0314 &   8.6504 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5153   1.0500            2.6894 &  11.3398 r
  mprj/io_oeb[25] (net)                                  1   0.2623 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3398 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   4.5444   1.0500   0.0000   0.2242 &  11.5640 r
  data arrival time                                                                                                 11.5640

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5507 

  slack (with derating applied) (VIOLATED)                                                               -3.6640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1134 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2388 &   6.1911 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3099   1.0500            1.2181 &   7.4092 r
  mprj/o_q[121] (net)                                    2   0.0153 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1003   0.3099   1.0500   0.0406   0.0431 &   7.4523 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6517   1.0500            1.2474 &   8.6998 r
  mprj/o_q_dly[121] (net)                                2   0.0355 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0532   0.6540   1.0500   0.0217   0.0261 &   8.7259 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3382   1.0500            2.5937 &  11.3196 r
  mprj/io_out[22] (net)                                  1   0.2519 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3196 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.0799   4.3646   1.0500   0.0302   0.2435 &  11.5630 r
  data arrival time                                                                                                 11.5630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5506 

  slack (with derating applied) (VIOLATED)                                                               -3.6630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1124 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                           10.3849                     5.7788 &  27.7788 r
  wbs_sel_i[2] (net)                                     2   0.6101 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.7788 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 13.4063  10.4291   1.0500   7.0797   7.9078 &  35.6866 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2255   1.0500           -0.1699 &  35.5167 r
  mprj/buf_i[232] (net)                                  2   0.0109 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.2255   1.0500   0.0046   0.0053 &  35.5220 r
  data arrival time                                                                                                 35.5220

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3113 &  32.0542 r
  clock reconvergence pessimism                                                                           0.0000    32.0542
  clock uncertainty                                                                                      -0.1000    31.9542
  library setup time                                                                    1.0000           -0.0902    31.8640
  data required time                                                                                                31.8640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8640
  data arrival time                                                                                                -35.5220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1105 
  total derate : arrival time                                                                            -0.3858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4962 

  slack (with derating applied) (VIOLATED)                                                               -3.6580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1618 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7122   1.0500   0.0000   2.2000 &   4.1523 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3262   1.0500            1.2155 &   5.3678 r
  mprj/o_q[27] (net)                                     2   0.0163 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0615   0.3262   1.0500   0.0249   0.0267 &   5.3945 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7029   1.0500            1.2788 &   6.6733 r
  mprj/o_q_dly[27] (net)                                 2   0.0385 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1922   0.7029   1.0500   0.0764   0.0848 &   6.7581 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0023   1.0500            3.5462 &  10.3043 r
  mprj/wbs_dat_o[27] (net)                               1   0.3507 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3043 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 2.3141   6.0305   1.0500   0.9329   1.2443 &  11.5486 r
  data arrival time                                                                                                 11.5486

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5499 

  slack (with derating applied) (VIOLATED)                                                               -3.6486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0986 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               12.7276                     6.8454 &  28.8454 r
  io_in[1] (net)                                         2   0.7391 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.8454 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 14.5145  12.8103   1.0500   6.3728   7.5617 &  36.4072 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3164   1.0500           -0.2142 &  36.1930 r
  mprj/buf_i[193] (net)                                  2   0.0399 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0314   0.3167   1.0500   0.0123   0.0184 &  36.2114 r
  data arrival time                                                                                                 36.2114

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.0393 &  32.7822 r
  clock reconvergence pessimism                                                                           0.0000    32.7822
  clock uncertainty                                                                                      -0.1000    32.6822
  library setup time                                                                    1.0000           -0.1139    32.5683
  data required time                                                                                                32.5683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5683
  data arrival time                                                                                                -36.2114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1488 
  total derate : arrival time                                                                            -0.3722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5210 

  slack (with derating applied) (VIOLATED)                                                               -3.6431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1221 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9015   1.0500   0.0000   1.5113 &   3.4636 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1865   1.0500            1.1150 &   4.5786 r
  mprj/o_q[34] (net)                                     1   0.0074 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0485   0.1865   1.0500   0.0195   0.0207 &   4.5994 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5784   1.0500            1.1897 &   5.7890 r
  mprj/o_q_dly[34] (net)                                 2   0.0310 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1857   0.5784   1.0500   0.0739   0.0809 &   5.8700 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1398   1.0500            3.6355 &   9.5055 r
  mprj/la_data_out[2] (net)                              1   0.3594 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.5055 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                4.0358   6.1636   1.0500   1.6446   1.9781 &  11.4836 r
  data arrival time                                                                                                 11.4836

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5468 

  slack (with derating applied) (VIOLATED)                                                               -3.5836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0367 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5667   1.0500   0.0000   4.0021 &   5.9544 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2128   1.0500            1.1569 &   7.1112 r
  mprj/o_q[56] (net)                                     2   0.0091 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2128   1.0500   0.0000   0.0003 &   7.1116 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5544   1.0500            1.1807 &   8.2923 r
  mprj/o_q_dly[56] (net)                                 2   0.0298 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4612   0.5544   1.0500   0.1919   0.2028 &   8.4951 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1440   1.0500            2.5071 &  11.0022 r
  mprj/la_data_out[24] (net)                             1   0.2412 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0022 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.7258   4.1631   1.0500   0.2929   0.4767 &  11.4789 r
  data arrival time                                                                                                 11.4789

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5466 

  slack (with derating applied) (VIOLATED)                                                               -3.5789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0323 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5087 &   3.4610 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2513   1.0500            1.1566 &   4.6176 r
  mprj/o_q[109] (net)                                    2   0.0116 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0899   0.2513   1.0500   0.0362   0.0384 &   4.6559 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5637   1.0500            1.1882 &   5.8442 r
  mprj/o_q_dly[109] (net)                                2   0.0300 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0483   0.5638   1.0500   0.0187   0.0230 &   5.8671 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2901   1.0500            3.7364 &   9.6035 r
  mprj/io_out[10] (net)                                  1   0.3688 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6035 r
  io_out[10] (net) 
  io_out[10] (out)                                                    3.7512   6.3103   1.0500   1.5305   1.8433 &  11.4469 r
  data arrival time                                                                                                 11.4469

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5451 

  slack (with derating applied) (VIOLATED)                                                               -3.5469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0018 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5623   1.0500   0.0000   3.9395 &   5.8918 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1625   1.0500            1.1223 &   7.0141 r
  mprj/o_q[57] (net)                                     1   0.0057 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1625   1.0500   0.0000   0.0003 &   7.0144 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6070   1.0500            1.2046 &   8.2190 r
  mprj/o_q_dly[57] (net)                                 2   0.0328 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4723   0.6090   1.0500   0.1938   0.2063 &   8.4253 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2122   1.0500            2.5565 &  10.9818 r
  mprj/la_data_out[25] (net)                             1   0.2455 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9818 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.6924   4.2301   1.0500   0.2787   0.4577 &  11.4395 r
  data arrival time                                                                                                 11.4395

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5447 

  slack (with derating applied) (VIOLATED)                                                               -3.5395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9948 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5582   1.0500   0.0000   3.8914 &   5.8437 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5843   1.0500            1.3796 &   7.2233 r
  mprj/o_q[60] (net)                                     2   0.0319 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4810   0.5844   1.0500   0.1928   0.2059 &   7.4291 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2070   1.0500            0.9842 &   8.4133 r
  mprj/o_q_dly[60] (net)                                 1   0.0076 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2070   1.0500   0.0000   0.0002 &   8.4135 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5460   1.0500            2.6895 &  11.1030 r
  mprj/la_data_out[28] (net)                             1   0.2645 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.1030 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.1353   4.5705   1.0500   0.0511   0.2577 &  11.3607 r
  data arrival time                                                                                                 11.3607

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5410 

  slack (with derating applied) (VIOLATED)                                                               -3.4607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9197 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   9.0310   1.0500   0.0000   1.5931 &   3.5454 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2991   1.0500            1.1884 &   4.7338 r
  mprj/o_q[107] (net)                                    2   0.0146 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0681   0.2991   1.0500   0.0277   0.0295 &   4.7633 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5331   1.0500            1.1776 &   5.9408 r
  mprj/o_q_dly[107] (net)                                2   0.0285 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0645   0.5331   1.0500   0.0256   0.0283 &   5.9691 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4421   1.0500            3.8208 &   9.7899 r
  mprj/io_out[8] (net)                                   1   0.3778 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.7899 r
  io_out[8] (net) 
  io_out[8] (out)                                                     3.0488   6.4637   1.0500   1.2435   1.5616 &  11.3515 r
  data arrival time                                                                                                 11.3515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5405 

  slack (with derating applied) (VIOLATED)                                                               -3.4515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9109 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2577 &   6.2100 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1468   1.0500            1.1114 &   7.3214 r
  mprj/o_q[114] (net)                                    1   0.0046 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1468   1.0500   0.0000   0.0001 &   7.3215 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6261   1.0500            1.2133 &   8.5348 r
  mprj/o_q_dly[114] (net)                                2   0.0339 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6262   1.0500   0.0000   0.0043 &   8.5390 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2957   1.0500            2.5696 &  11.1086 r
  mprj/io_out[15] (net)                                  1   0.2494 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1086 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   4.3233   1.0500   0.0000   0.2102 &  11.3188 r
  data arrival time                                                                                                 11.3188

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5390 

  slack (with derating applied) (VIOLATED)                                                               -3.4188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8798 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0834   1.0500   0.0000   2.5865 &   4.5388 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2688   1.0500            1.1850 &   5.7238 r
  mprj/o_q[35] (net)                                     2   0.0127 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0477   0.2688   1.0500   0.0190   0.0204 &   5.7442 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5428   1.0500            1.1800 &   6.9243 r
  mprj/o_q_dly[35] (net)                                 2   0.0291 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0704   0.5428   1.0500   0.0283   0.0310 &   6.9553 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1415   1.0500            3.0591 &  10.0143 r
  mprj/la_data_out[3] (net)                              1   0.2998 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.0143 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.4848   5.1662   1.0500   1.0048   1.2769 &  11.2913 r
  data arrival time                                                                                                 11.2913

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5377 

  slack (with derating applied) (VIOLATED)                                                               -3.3913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8536 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5582   1.0500   0.0000   3.8922 &   5.8445 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1658   1.0500            1.1245 &   6.9690 r
  mprj/o_q[55] (net)                                     1   0.0059 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1658   1.0500   0.0000   0.0003 &   6.9693 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4895   1.0500            1.1363 &   8.1056 r
  mprj/o_q_dly[55] (net)                                 2   0.0257 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0925   0.4895   1.0500   0.0373   0.0403 &   8.1459 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1893   1.0500            2.5300 &  10.6758 r
  mprj/la_data_out[23] (net)                             1   0.2439 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6758 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.8182   4.2082   1.0500   0.3322   0.5180 &  11.1938 r
  data arrival time                                                                                                 11.1938

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5330 

  slack (with derating applied) (VIOLATED)                                                               -3.2938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7608 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5575   1.0500   0.0000   3.8834 &   5.8357 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5264   1.0500            1.3455 &   7.1812 r
  mprj/o_q[62] (net)                                     2   0.0284 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0280   0.5282   1.0500   0.0108   0.0144 &   7.1956 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3721   1.0500            1.0899 &   8.2855 r
  mprj/o_q_dly[62] (net)                                 2   0.0184 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1718   0.3721   1.0500   0.0700   0.0741 &   8.3596 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2669   1.0500            2.5619 &  10.9215 r
  mprj/la_data_out[30] (net)                             1   0.2482 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9215 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.1943   4.2870   1.0500   0.0752   0.2573 &  11.1788 r
  data arrival time                                                                                                 11.1788

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5323 

  slack (with derating applied) (VIOLATED)                                                               -3.2788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7465 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.6589   1.0500   0.0000   2.1472 &   4.0995 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3101   1.0500            1.2046 &   5.3041 r
  mprj/o_q[28] (net)                                     2   0.0153 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0441   0.3101   1.0500   0.0177   0.0191 &   5.3232 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6312   1.0500            1.2359 &   6.5591 r
  mprj/o_q_dly[28] (net)                                 2   0.0343 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2587   0.6334   1.0500   0.1006   0.1082 &   6.6673 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5481   1.0500            3.3130 &   9.9803 r
  mprj/wbs_dat_o[28] (net)                               1   0.3247 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9803 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 2.1264   5.5699   1.0500   0.8570   1.1288 &  11.1091 r
  data arrival time                                                                                                 11.1091

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5290 

  slack (with derating applied) (VIOLATED)                                                               -3.2091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6801 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5582   1.0500   0.0000   3.8921 &   5.8444 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1326   1.0500            1.1011 &   6.9456 r
  mprj/o_q[54] (net)                                     1   0.0036 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1326   1.0500   0.0000   0.0001 &   6.9456 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3560   1.0500            1.0496 &   7.9953 r
  mprj/o_q_dly[54] (net)                                 2   0.0173 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3560   1.0500   0.0000   0.0007 &   7.9959 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1783   1.0500            2.5134 &  10.5094 r
  mprj/la_data_out[22] (net)                             1   0.2431 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5094 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.7691   4.1971   1.0500   0.3110   0.4952 &  11.0045 r
  data arrival time                                                                                                 11.0045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5240 

  slack (with derating applied) (VIOLATED)                                                               -3.1045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5805 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.2663   1.0500   0.0000   2.8746 &   4.8269 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3077   1.0500            1.2121 &   6.0390 r
  mprj/o_q[47] (net)                                     2   0.0151 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3077   1.0500   0.0000   0.0006 &   6.0396 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2347   1.0500            0.9919 &   7.0316 r
  mprj/o_q_dly[47] (net)                                 1   0.0094 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2347   1.0500   0.0000   0.0004 &   7.0320 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9426   1.0500            2.9116 &   9.9436 r
  mprj/la_data_out[15] (net)                             1   0.2877 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9436 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.9375   4.9691   1.0500   0.7744   1.0276 &  10.9712 r
  data arrival time                                                                                                 10.9712

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5224 

  slack (with derating applied) (VIOLATED)                                                               -3.0712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5488 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4790   1.0500   0.0000   3.3806 &   5.3329 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1621   1.0500            1.1208 &   6.4537 r
  mprj/o_q[115] (net)                                    1   0.0057 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1621   1.0500   0.0000   0.0001 &   6.4538 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5989   1.0500            1.2020 &   7.6558 r
  mprj/o_q_dly[115] (net)                                2   0.0326 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0709   0.5989   1.0500   0.0281   0.0309 &   7.6867 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5565   1.0500            2.7579 &  10.4447 r
  mprj/io_out[16] (net)                                  1   0.2662 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4447 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.6781   4.5729   1.0500   0.2718   0.4547 &  10.8994 r
  data arrival time                                                                                                 10.8994

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8994
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5190 

  slack (with derating applied) (VIOLATED)                                                               -2.9994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4804 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2581   1.0500   0.0000   1.0865 &   3.0388 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1730   1.0500            1.0961 &   4.1349 r
  mprj/o_q[16] (net)                                     1   0.0064 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1730   1.0500   0.0000   0.0003 &   4.1351 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4189   1.0500            1.0945 &   5.2296 r
  mprj/o_q_dly[16] (net)                                 2   0.0213 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4189   1.0500   0.0000   0.0009 &   5.2305 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4230   1.0500            3.7673 &   8.9979 r
  mprj/wbs_dat_o[16] (net)                               1   0.3752 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.9979 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 3.7187   6.4521   1.0500   1.5179   1.8823 &  10.8802 r
  data arrival time                                                                                                 10.8802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5181 

  slack (with derating applied) (VIOLATED)                                                               -2.9802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4621 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.2581   1.0500   0.0000   1.0856 &   3.0379 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1304   1.0500            1.0663 &   4.1043 r
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1304   1.0500   0.0000   0.0001 &   4.1043 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7563   1.0500            1.2881 &   5.3925 r
  mprj/o_q_dly[140] (net)                                2   0.0419 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2905   0.7563   1.0500   0.1172   0.1275 &   5.5200 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4450   1.0500            4.2459 &   9.7659 r
  mprj/io_oeb[3] (net)                                   1   0.4327 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.7659 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.2824   7.5168   1.0500   0.5226   1.0411 &  10.8069 r
  data arrival time                                                                                                 10.8069

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5146 

  slack (with derating applied) (VIOLATED)                                                               -2.9069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3923 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4907   1.0500   0.0000   3.4311 &   5.3833 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1833   1.0500            1.1359 &   6.5192 r
  mprj/o_q[45] (net)                                     1   0.0071 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1833   1.0500   0.0000   0.0002 &   6.5194 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4125   1.0500            1.0917 &   7.6111 r
  mprj/o_q_dly[45] (net)                                 2   0.0209 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1647   0.4125   1.0500   0.0667   0.0708 &   7.6820 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3635   1.0500            2.6071 &  10.2890 r
  mprj/la_data_out[13] (net)                             1   0.2535 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2890 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.7087   4.3871   1.0500   0.2888   0.4947 &  10.7838 r
  data arrival time                                                                                                 10.7838

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5135 

  slack (with derating applied) (VIOLATED)                                                               -2.8838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3703 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4776   1.0500   0.0000   3.3708 &   5.3231 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1717   1.0500            1.1275 &   6.4506 r
  mprj/o_q[43] (net)                                     1   0.0063 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1717   1.0500   0.0000   0.0002 &   6.4508 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4694   1.0500            1.1248 &   7.5756 r
  mprj/o_q_dly[43] (net)                                 2   0.0245 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1405   0.4694   1.0500   0.0568   0.0607 &   7.6363 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3511   1.0500            2.6097 &  10.2459 r
  mprj/la_data_out[11] (net)                             1   0.2531 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2459 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.6177   4.3732   1.0500   0.2470   0.4469 &  10.6928 r
  data arrival time                                                                                                 10.6928

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5092 

  slack (with derating applied) (VIOLATED)                                                               -2.7928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2836 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.1276   1.0500   0.0000   2.6487 &   4.6010 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2797   1.0500            1.1925 &   5.7935 r
  mprj/o_q[36] (net)                                     2   0.0134 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2797   1.0500   0.0000   0.0005 &   5.7940 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5478   1.0500            1.1843 &   6.9783 r
  mprj/o_q_dly[36] (net)                                 2   0.0294 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2158   0.5478   1.0500   0.0872   0.0930 &   7.0713 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8780   1.0500            2.9123 &   9.9836 r
  mprj/la_data_out[4] (net)                              1   0.2843 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.9836 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.1148   4.9019   1.0500   0.4540   0.6895 &  10.6732 r
  data arrival time                                                                                                 10.6732

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5082 

  slack (with derating applied) (VIOLATED)                                                               -2.7732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2649 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4785   1.0500   0.0000   3.3775 &   5.3298 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3045   1.0500            1.2133 &   6.5431 r
  mprj/o_q[116] (net)                                    2   0.0149 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3045   1.0500   0.0000   0.0005 &   6.5436 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5942   1.0500            1.2125 &   7.7561 r
  mprj/o_q_dly[116] (net)                                2   0.0319 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0548   0.5942   1.0500   0.0222   0.0264 &   7.7825 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9189   1.0500            2.4026 &  10.1851 r
  mprj/io_out[17] (net)                                  1   0.2285 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1851 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.7409   3.9311   1.0500   0.3022   0.4491 &  10.6342 r
  data arrival time                                                                                                 10.6342

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5064 

  slack (with derating applied) (VIOLATED)                                                               -2.7342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2279 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7095   1.0500   0.0000   2.2079 &   4.1601 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3362   1.0500            1.2217 &   5.3819 r
  mprj/o_q[26] (net)                                     2   0.0169 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3362   1.0500   0.0000   0.0007 &   5.3825 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5433   1.0500            1.1842 &   6.5667 r
  mprj/o_q_dly[26] (net)                                 2   0.0287 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5434   1.0500   0.0000   0.0038 &   6.5705 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2503   1.0500            3.1292 &   9.6996 r
  mprj/wbs_dat_o[26] (net)                               1   0.3066 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.6996 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.4636   5.2740   1.0500   0.5951   0.8524 &  10.5520 r
  data arrival time                                                                                                 10.5520

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5025 

  slack (with derating applied) (VIOLATED)                                                               -2.6520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1495 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4219   1.0500   0.0000   3.2252 &   5.1775 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2633   1.0500            1.1865 &   6.3640 r
  mprj/o_q[113] (net)                                    2   0.0123 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2633   1.0500   0.0000   0.0005 &   6.3645 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4880   1.0500            1.1464 &   7.5109 r
  mprj/o_q_dly[113] (net)                                2   0.0256 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4880   1.0500   0.0000   0.0012 &   7.5121 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5890   1.0500            2.7391 &  10.2511 r
  mprj/io_out[14] (net)                                  1   0.2669 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2511 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.2049   4.6140   1.0500   0.0778   0.2908 &  10.5419 r
  data arrival time                                                                                                 10.5419

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5020 

  slack (with derating applied) (VIOLATED)                                                               -2.6419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1399 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.3435   1.0500   0.0000   3.0257 &   4.9780 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3180   1.0500            1.2197 &   6.1977 r
  mprj/o_q[46] (net)                                     2   0.0158 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0350   0.3180   1.0500   0.0138   0.0151 &   6.2128 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1833   1.0500            0.9565 &   7.1694 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1833   1.0500   0.0000   0.0002 &   7.1696 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6023   1.0500            2.7119 &   9.8816 r
  mprj/la_data_out[14] (net)                             1   0.2676 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8816 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               1.0723   4.6290   1.0500   0.4181   0.6459 &  10.5274 r
  data arrival time                                                                                                 10.5274

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5013 

  slack (with derating applied) (VIOLATED)                                                               -2.6274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1261 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9018   1.0500   0.0000   1.5175 &   3.4698 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3403   1.0500            1.2123 &   4.6820 r
  mprj/o_q[50] (net)                                     2   0.0172 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3403   1.0500   0.0000   0.0007 &   4.6827 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3321   1.0500            1.0577 &   5.7404 r
  mprj/o_q_dly[50] (net)                                 2   0.0157 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0361   0.3321   1.0500   0.0142   0.0155 &   5.7559 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2682   1.0500            3.1289 &   8.8848 r
  mprj/la_data_out[18] (net)                             1   0.3075 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8848 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               3.3173   5.2887   1.0500   1.3524   1.6242 &  10.5091 r
  data arrival time                                                                                                 10.5091

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5004 

  slack (with derating applied) (VIOLATED)                                                               -2.6091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1086 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4790   1.0500   0.0000   3.3804 &   5.3327 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1856   1.0500            1.1373 &   6.4700 r
  mprj/o_q[153] (net)                                    1   0.0073 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1856   1.0500   0.0000   0.0003 &   6.4703 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6710   1.0500            1.2453 &   7.7156 r
  mprj/o_q_dly[153] (net)                                2   0.0367 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2232   0.6710   1.0500   0.0902   0.0983 &   7.8139 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8567   1.0500            2.3539 &  10.1677 r
  mprj/io_oeb[16] (net)                                  1   0.2243 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1677 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.2405   3.8733   1.0500   0.0909   0.2470 &  10.4147 r
  data arrival time                                                                                                 10.4147

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4959 

  slack (with derating applied) (VIOLATED)                                                               -2.5147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0188 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9016   1.0500   0.0000   1.5128 &   3.4650 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3348   1.0500            1.2088 &   4.6739 r
  mprj/o_q[151] (net)                                    2   0.0169 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3348   1.0500   0.0000   0.0007 &   4.6746 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4860   1.0500            1.1527 &   5.8273 r
  mprj/o_q_dly[151] (net)                                2   0.0255 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4860   1.0500   0.0000   0.0010 &   5.8282 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5615   1.0500            3.2660 &   9.0943 r
  mprj/io_oeb[14] (net)                                  1   0.3237 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0943 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    2.3047   5.5961   1.0500   0.9331   1.2470 &  10.3413 r
  data arrival time                                                                                                 10.3413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4924 

  slack (with derating applied) (VIOLATED)                                                               -2.4413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9488 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2585   1.0500   0.0000   1.0781 &   3.0304 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2564   1.0500            1.1503 &   4.1808 r
  mprj/o_q[1] (net)                                      2   0.0119 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2564   1.0500   0.0000   0.0004 &   4.1811 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3101   1.0500            1.0348 &   5.2159 r
  mprj/o_q_dly[1] (net)                                  2   0.0143 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0132   0.3101   1.0500   0.0053   0.0059 &   5.2219 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.5033   1.0500            3.7921 &   9.0140 r
  mprj/wbs_dat_o[1] (net)                                1   0.3795 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.0140 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  2.3041   6.5368   1.0500   0.9288   1.2880 &  10.3020 r
  data arrival time                                                                                                 10.3020

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4906 

  slack (with derating applied) (VIOLATED)                                                               -2.4020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9114 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.3517   1.0500   0.0000   1.8494 &   3.8017 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3755   1.0500            1.2410 &   5.0427 r
  mprj/o_q[20] (net)                                     2   0.0195 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0562   0.3755   1.0500   0.0225   0.0244 &   5.0671 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3748   1.0500            1.0865 &   6.1536 r
  mprj/o_q_dly[20] (net)                                 2   0.0185 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1492   0.3748   1.0500   0.0598   0.0634 &   6.2170 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3963   1.0500            3.1706 &   9.3876 r
  mprj/wbs_dat_o[20] (net)                               1   0.3140 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.3876 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.5358   5.4280   1.0500   0.6240   0.9097 &  10.2973 r
  data arrival time                                                                                                 10.2973

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4903 

  slack (with derating applied) (VIOLATED)                                                               -2.3973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9069 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4220   1.0500   0.0000   3.2243 &   5.1766 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2899   1.0500            1.2033 &   6.3798 r
  mprj/o_q[52] (net)                                     2   0.0140 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2899   1.0500   0.0000   0.0006 &   6.3804 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5449   1.0500            1.1802 &   7.5605 r
  mprj/o_q_dly[52] (net)                                 2   0.0288 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0445   0.5450   1.0500   0.0171   0.0220 &   7.5826 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0032   1.0500            2.4259 &  10.0085 r
  mprj/la_data_out[20] (net)                             1   0.2328 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0085 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.2799   4.0221   1.0500   0.1114   0.2801 &  10.2886 r
  data arrival time                                                                                                 10.2886

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4899 

  slack (with derating applied) (VIOLATED)                                                               -2.3886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8987 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4789   1.0500   0.0000   3.3799 &   5.3322 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2746   1.0500            1.1945 &   6.5267 r
  mprj/o_q[120] (net)                                    2   0.0130 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2746   1.0500   0.0000   0.0005 &   6.5272 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5843   1.0500            1.2057 &   7.7329 r
  mprj/o_q_dly[120] (net)                                2   0.0316 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1476   0.5843   1.0500   0.0603   0.0646 &   7.7974 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7861   1.0500            2.3007 &  10.0981 r
  mprj/io_out[21] (net)                                  1   0.2197 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0981 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   3.8054   1.0500   0.0000   0.1605 &  10.2585 r
  data arrival time                                                                                                 10.2585

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4885 

  slack (with derating applied) (VIOLATED)                                                               -2.3585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8700 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4220   1.0500   0.0000   3.2248 &   5.1770 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4891   1.0500            1.3212 &   6.4983 r
  mprj/o_q[158] (net)                                    2   0.0261 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0183   0.4892   1.0500   0.0070   0.0108 &   6.5090 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5690   1.0500            1.2052 &   7.7142 r
  mprj/o_q_dly[158] (net)                                2   0.0303 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5711   1.0500   0.0000   0.0036 &   7.7178 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9058   1.0500            2.3648 &  10.0826 r
  mprj/io_oeb[21] (net)                                  1   0.2267 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0826 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.9265   1.0500   0.0000   0.1683 &  10.2509 r
  data arrival time                                                                                                 10.2509

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4881 

  slack (with derating applied) (VIOLATED)                                                               -2.3509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8627 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.4772   1.0500   0.0000   1.9874 &   3.9396 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2990   1.0500            1.1949 &   5.1346 r
  mprj/o_q[17] (net)                                     2   0.0146 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1123   0.2990   1.0500   0.0452   0.0480 &   5.1826 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4631   1.0500            1.1354 &   6.3180 r
  mprj/o_q_dly[17] (net)                                 2   0.0241 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0848   0.4631   1.0500   0.0323   0.0349 &   6.3528 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5710   1.0500            3.2722 &   9.6250 r
  mprj/wbs_dat_o[17] (net)                               1   0.3243 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.6250 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.8220   5.6042   1.0500   0.3293   0.6148 &  10.2398 r
  data arrival time                                                                                                 10.2398

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4876 

  slack (with derating applied) (VIOLATED)                                                               -2.3398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8522 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8262   1.0500   0.0000   0.8263 &   2.7786 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2711   1.0500            1.1531 &   3.9317 r
  mprj/o_q[99] (net)                                     2   0.0128 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0491   0.2711   1.0500   0.0198   0.0211 &   3.9528 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4709   1.0500            1.1370 &   5.0898 r
  mprj/o_q_dly[99] (net)                                 2   0.0246 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4709   1.0500   0.0000   0.0012 &   5.0910 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0430   1.0500            4.3841 &   9.4751 r
  mprj/io_out[0] (net)                                   1   0.4600 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.4751 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   8.1379   1.0500   0.0000   0.7112 &  10.1863 r
  data arrival time                                                                                                 10.1863

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4851 

  slack (with derating applied) (VIOLATED)                                                               -2.2863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8012 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9012   1.0500   0.0000   1.5053 &   3.4576 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1957   1.0500            1.1214 &   4.5790 r
  mprj/o_q[147] (net)                                    1   0.0080 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1957   1.0500   0.0000   0.0003 &   4.5794 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5869   1.0500            1.1951 &   5.7745 r
  mprj/o_q_dly[147] (net)                                2   0.0314 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0875   0.5870   1.0500   0.0344   0.0399 &   5.8144 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2901   1.0500            3.1670 &   8.9814 r
  mprj/io_oeb[10] (net)                                  1   0.3094 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.9814 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    2.1291   5.3094   1.0500   0.8607   1.1071 &  10.0885 r
  data arrival time                                                                                                 10.0885

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4804 

  slack (with derating applied) (VIOLATED)                                                               -2.1885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7081 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.5495   1.0500   0.0000   2.0476 &   3.9999 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1604   1.0500            1.1061 &   5.1060 r
  mprj/o_q[24] (net)                                     1   0.0056 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0280   0.1604   1.0500   0.0113   0.0121 &   5.1180 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5359   1.0500            1.1637 &   6.2818 r
  mprj/o_q_dly[24] (net)                                 2   0.0287 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1118   0.5359   1.0500   0.0443   0.0476 &   6.3294 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9451   1.0500            2.9467 &   9.2761 r
  mprj/wbs_dat_o[24] (net)                               1   0.2882 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.2761 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.3730   4.9706   1.0500   0.5584   0.8104 &  10.0865 r
  data arrival time                                                                                                 10.0865

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4803 

  slack (with derating applied) (VIOLATED)                                                               -2.1865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7062 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7089   1.0500   0.0000   2.2094 &   4.1617 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3814   1.0500            1.2498 &   5.4115 r
  mprj/o_q[25] (net)                                     2   0.0198 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2513   0.3814   1.0500   0.1024   0.1082 &   5.5197 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6330   1.0500            1.2404 &   6.7602 r
  mprj/o_q_dly[25] (net)                                 2   0.0343 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0908   0.6330   1.0500   0.0370   0.0424 &   6.8026 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7394   1.0500            2.8342 &   9.6368 r
  mprj/wbs_dat_o[25] (net)                               1   0.2760 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.6368 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.5415   4.7654   1.0500   0.2140   0.4428 &  10.0796 r
  data arrival time                                                                                                 10.0796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4800 

  slack (with derating applied) (VIOLATED)                                                               -2.1796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6997 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.3522   1.0500   0.0000   1.8496 &   3.8019 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1697   1.0500            1.1098 &   4.9117 r
  mprj/o_q[32] (net)                                     1   0.0062 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1697   1.0500   0.0000   0.0003 &   4.9119 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4887   1.0500            1.1362 &   6.0482 r
  mprj/o_q_dly[32] (net)                                 2   0.0257 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0108   0.4887   1.0500   0.0041   0.0054 &   6.0536 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2204   1.0500            3.0968 &   9.1503 r
  mprj/la_data_out[0] (net)                              1   0.3043 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.1503 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.5745   5.2459   1.0500   0.6382   0.9045 &  10.0549 r
  data arrival time                                                                                                 10.0549

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4788 

  slack (with derating applied) (VIOLATED)                                                               -2.1549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6761 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2586   1.0500   0.0000   1.0760 &   3.0283 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2250   1.0500            1.1308 &   4.1591 r
  mprj/o_q[12] (net)                                     1   0.0099 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0633   0.2251   1.0500   0.0257   0.0274 &   4.1864 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4844   1.0500            1.1399 &   5.3263 r
  mprj/o_q_dly[12] (net)                                 2   0.0254 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0765   0.4844   1.0500   0.0307   0.0334 &   5.3597 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6807   1.0500            3.3169 &   8.6767 r
  mprj/wbs_dat_o[12] (net)                               1   0.3304 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.6767 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 2.5276   5.7175   1.0500   1.0274   1.3709 &  10.0475 r
  data arrival time                                                                                                 10.0475

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4785 

  slack (with derating applied) (VIOLATED)                                                               -2.1475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6691 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4219   1.0500   0.0000   3.2252 &   5.1775 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2754   1.0500            1.1941 &   6.3716 r
  mprj/o_q[117] (net)                                    2   0.0131 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2754   1.0500   0.0000   0.0005 &   6.3722 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8326   1.0500            1.3486 &   7.7208 r
  mprj/o_q_dly[117] (net)                                2   0.0464 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5221   0.8327   1.0500   0.2128   0.2299 &   7.9507 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0231   1.0500            1.9097 &   9.8604 r
  mprj/io_out[18] (net)                                  1   0.1758 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8604 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0396   3.0308   1.0500   0.0150   0.1030 &   9.9634 r
  data arrival time                                                                                                  9.9634

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4744 

  slack (with derating applied) (VIOLATED)                                                               -2.0634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5889 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5098 &   3.4621 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2750   1.0500            1.1714 &   4.6335 r
  mprj/o_q[110] (net)                                    2   0.0131 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0782   0.2750   1.0500   0.0314   0.0334 &   4.6668 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5809   1.0500            1.2002 &   5.8671 r
  mprj/o_q_dly[110] (net)                                2   0.0310 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5829   1.0500   0.0000   0.0038 &   5.8709 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8242   1.0500            2.9134 &   8.7843 r
  mprj/io_out[11] (net)                                  1   0.2822 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7843 r
  io_out[11] (net) 
  io_out[11] (out)                                                    2.3108   4.8396   1.0500   0.9431   1.1597 &   9.9440 r
  data arrival time                                                                                                  9.9440

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4735 

  slack (with derating applied) (VIOLATED)                                                               -2.0440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5705 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.3517   1.0500   0.0000   1.8494 &   3.8017 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2436   1.0500            1.1584 &   4.9601 r
  mprj/o_q[23] (net)                                     1   0.0111 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0016   0.2436   1.0500   0.0006   0.0011 &   4.9612 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5017   1.0500            1.1524 &   6.1136 r
  mprj/o_q_dly[23] (net)                                 2   0.0265 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2398   0.5017   1.0500   0.0979   0.1038 &   6.2174 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1286   1.0500            3.0420 &   9.2594 r
  mprj/wbs_dat_o[23] (net)                               1   0.2988 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.2594 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.9990   5.1557   1.0500   0.4048   0.6625 &   9.9219 r
  data arrival time                                                                                                  9.9219

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4725 

  slack (with derating applied) (VIOLATED)                                                               -2.0219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5494 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4787   1.0500   0.0000   3.3785 &   5.3307 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3507   1.0500            1.2423 &   6.5730 r
  mprj/o_q[154] (net)                                    2   0.0179 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3507   1.0500   0.0000   0.0006 &   6.5737 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4992   1.0500            1.1612 &   7.7349 r
  mprj/o_q_dly[154] (net)                                2   0.0263 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0624   0.4992   1.0500   0.0248   0.0272 &   7.7621 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1991   1.0500            1.9898 &   9.7520 r
  mprj/io_oeb[17] (net)                                  1   0.1859 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7520 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   3.2093   1.0500   0.0000   0.1038 &   9.8557 r
  data arrival time                                                                                                  9.8557

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4693 

  slack (with derating applied) (VIOLATED)                                                               -1.9557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4864 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7269   1.0500   0.0000   2.2123 &   4.1646 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1726   1.0500            1.1172 &   5.2818 r
  mprj/o_q[29] (net)                                     1   0.0064 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1726   1.0500   0.0000   0.0002 &   5.2820 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6076   1.0500            1.2067 &   6.4886 r
  mprj/o_q_dly[29] (net)                                 2   0.0328 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2976   0.6077   1.0500   0.1217   0.1303 &   6.6189 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6184   1.0500            2.7484 &   9.3674 r
  mprj/wbs_dat_o[29] (net)                               1   0.2684 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.3674 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.6055   4.6465   1.0500   0.2411   0.4785 &   9.8458 r
  data arrival time                                                                                                  9.8458

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4688 

  slack (with derating applied) (VIOLATED)                                                               -1.9458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4770 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.4066   1.0500   0.0000   0.6271 &   2.5794 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3782   1.0500            1.2134 &   3.7928 r
  mprj/o_q[8] (net)                                      2   0.0196 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3783   1.0500   0.0000   0.0008 &   3.7936 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5058   1.0500            1.1662 &   4.9598 r
  mprj/o_q_dly[8] (net)                                  2   0.0267 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1413   0.5058   1.0500   0.0561   0.0601 &   5.0198 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.1843   1.0500            3.6283 &   8.6481 r
  mprj/wbs_dat_o[8] (net)                                1   0.3609 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6481 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  2.0469   6.2174   1.0500   0.8270   1.1682 &   9.8163 r
  data arrival time                                                                                                  9.8163

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4674 

  slack (with derating applied) (VIOLATED)                                                               -1.9163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4489 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4784   1.0500   0.0000   3.3764 &   5.3287 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2918   1.0500            1.2053 &   6.5340 r
  mprj/o_q[155] (net)                                    2   0.0141 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2918   1.0500   0.0000   0.0005 &   6.5345 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7312   1.0500            1.2915 &   7.8260 r
  mprj/o_q_dly[155] (net)                                2   0.0403 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2139   0.7313   1.0500   0.0869   0.0963 &   7.9223 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8127   1.0500            1.8006 &   9.7229 r
  mprj/io_oeb[18] (net)                                  1   0.1625 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7229 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   2.8183   1.0500   0.0000   0.0716 &   9.7945 r
  data arrival time                                                                                                  9.7945

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4664 

  slack (with derating applied) (VIOLATED)                                                               -1.8945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4281 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.4246   1.0500   0.0000   0.6343 &   2.5865 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3089   1.0500            1.1707 &   3.7572 r
  mprj/o_q[137] (net)                                    2   0.0152 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0372   0.3089   1.0500   0.0147   0.0161 &   3.7733 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3846   1.0500            1.0891 &   4.8624 r
  mprj/o_q_dly[137] (net)                                2   0.0192 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3846   1.0500   0.0000   0.0008 &   4.8632 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4998   1.0500            4.1240 &   8.9871 r
  mprj/io_oeb[0] (net)                                   1   0.4296 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.9871 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.4335   7.5767   1.0500   0.1638   0.7900 &   9.7771 r
  data arrival time                                                                                                  9.7771

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4656 

  slack (with derating applied) (VIOLATED)                                                               -1.8771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4115 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5101 &   3.4623 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2722   1.0500            1.1697 &   4.6320 r
  mprj/o_q[148] (net)                                    2   0.0129 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2722   1.0500   0.0000   0.0004 &   4.6324 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5608   1.0500            1.1880 &   5.8204 r
  mprj/o_q_dly[148] (net)                                2   0.0298 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0486   0.5628   1.0500   0.0188   0.0234 &   5.8438 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0236   1.0500            3.0124 &   8.8562 r
  mprj/io_oeb[11] (net)                                  1   0.2935 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8562 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    1.6479   5.0427   1.0500   0.6660   0.8932 &   9.7494 r
  data arrival time                                                                                                  9.7494

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4643 

  slack (with derating applied) (VIOLATED)                                                               -1.8494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3852 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2586   1.0500   0.0000   1.0769 &   3.0292 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3089   1.0500            1.1831 &   4.2122 r
  mprj/o_q[4] (net)                                      2   0.0152 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0291   0.3089   1.0500   0.0113   0.0124 &   4.2246 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3600   1.0500            1.0731 &   5.2977 r
  mprj/o_q_dly[4] (net)                                  2   0.0176 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1102   0.3600   1.0500   0.0446   0.0474 &   5.3452 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.6549   1.0500            3.3048 &   8.6499 r
  mprj/wbs_dat_o[4] (net)                                1   0.3289 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6499 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  1.7362   5.6915   1.0500   0.7034   1.0312 &   9.6812 r
  data arrival time                                                                                                  9.6812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4610 

  slack (with derating applied) (VIOLATED)                                                               -1.7812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3202 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.2153   1.0500   0.0000   0.5501 &   2.5024 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2614   1.0500            1.1380 &   3.6404 r
  mprj/o_q[6] (net)                                      2   0.0122 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0153   0.2614   1.0500   0.0060   0.0067 &   3.6471 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5903   1.0500            1.2053 &   4.8524 r
  mprj/o_q_dly[6] (net)                                  2   0.0317 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2719   0.5924   1.0500   0.1084   0.1169 &   4.9693 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.1916   1.0500            3.6350 &   8.6043 r
  mprj/wbs_dat_o[6] (net)                                1   0.3614 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6043 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  1.7778   6.2274   1.0500   0.7220   1.0678 &   9.6721 r
  data arrival time                                                                                                  9.6721

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4606 

  slack (with derating applied) (VIOLATED)                                                               -1.7721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3115 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9008   1.0500   0.0000   1.4985 &   3.4508 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2180   1.0500            1.1358 &   4.5866 r
  mprj/o_q[108] (net)                                    1   0.0095 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0668   0.2180   1.0500   0.0270   0.0288 &   4.6154 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5699   1.0500            1.1882 &   5.8036 r
  mprj/o_q_dly[108] (net)                                2   0.0304 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0679   0.5700   1.0500   0.0269   0.0316 &   5.8352 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4682   1.0500            3.2548 &   9.0900 r
  mprj/io_out[9] (net)                                   1   0.3196 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.0900 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.7404   5.4916   1.0500   0.3014   0.5493 &   9.6393 r
  data arrival time                                                                                                  9.6393

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6393
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4590 

  slack (with derating applied) (VIOLATED)                                                               -1.7393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2803 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.5392   1.0500   0.0000   2.0388 &   3.9911 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2482   1.0500            1.1640 &   5.1551 r
  mprj/o_q[22] (net)                                     2   0.0114 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2482   1.0500   0.0000   0.0004 &   5.1556 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3629   1.0500            1.0681 &   6.2236 r
  mprj/o_q_dly[22] (net)                                 2   0.0178 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0532   0.3629   1.0500   0.0213   0.0231 &   6.2467 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7846   1.0500            2.8362 &   9.0829 r
  mprj/wbs_dat_o[22] (net)                               1   0.2782 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.0829 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.5169   4.8116   1.0500   0.2035   0.4377 &   9.5206 r
  data arrival time                                                                                                  9.5206

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4534 

  slack (with derating applied) (VIOLATED)                                                               -1.6206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1672 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.3523   1.0500   0.0000   1.8497 &   3.8020 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1474   1.0500            1.0940 &   4.8960 r
  mprj/o_q[31] (net)                                     1   0.0047 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1474   1.0500   0.0000   0.0001 &   4.8961 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4998   1.0500            1.1405 &   6.0366 r
  mprj/o_q_dly[31] (net)                                 2   0.0264 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4998   1.0500   0.0000   0.0012 &   6.0378 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7627   1.0500            2.8444 &   8.8821 r
  mprj/wbs_dat_o[31] (net)                               1   0.2775 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8821 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.9494   4.7867   1.0500   0.3850   0.6152 &   9.4973 r
  data arrival time                                                                                                  9.4973

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4523 

  slack (with derating applied) (VIOLATED)                                                               -1.5973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1451 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2585   1.0500   0.0000   1.0782 &   3.0305 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3101   1.0500            1.1838 &   4.2143 r
  mprj/o_q[11] (net)                                     2   0.0153 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0323   0.3101   1.0500   0.0127   0.0139 &   4.2282 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5439   1.0500            1.1853 &   5.4135 r
  mprj/o_q_dly[11] (net)                                 2   0.0291 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2408   0.5439   1.0500   0.0972   0.1035 &   5.5170 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6007   1.0500            3.2774 &   8.7943 r
  mprj/wbs_dat_o[11] (net)                               1   0.3259 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7943 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.8943   5.6391   1.0500   0.3595   0.6712 &   9.4655 r
  data arrival time                                                                                                  9.4655

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4507 

  slack (with derating applied) (VIOLATED)                                                               -1.5655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1148 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9018   1.0500   0.0000   1.5166 &   3.4689 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6813   1.0500            1.4102 &   4.8791 r
  mprj/o_q[119] (net)                                    2   0.0378 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.6814   1.0500   0.0000   0.0055 &   4.8846 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5279   1.0500            1.1851 &   6.0697 r
  mprj/o_q_dly[119] (net)                                2   0.0279 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5279   1.0500   0.0000   0.0025 &   6.0722 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3609   1.0500            2.6594 &   8.7316 r
  mprj/io_out[20] (net)                                  1   0.2551 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7316 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.9436   4.3718   1.0500   0.3811   0.5345 &   9.2661 r
  data arrival time                                                                                                  9.2661

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3661

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4412 

  slack (with derating applied) (VIOLATED)                                                               -1.3661 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9248 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.3554   1.0500   0.0000   1.8788 &   3.8311 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2549   1.0500            1.1655 &   4.9966 r
  mprj/o_q[21] (net)                                     2   0.0118 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2549   1.0500   0.0000   0.0005 &   4.9971 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3374   1.0500            1.0523 &   6.0494 r
  mprj/o_q_dly[21] (net)                                 2   0.0161 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0619   0.3374   1.0500   0.0250   0.0270 &   6.0764 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6419   1.0500            2.7294 &   8.8058 r
  mprj/wbs_dat_o[21] (net)                               1   0.2691 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8058 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3282   4.6738   1.0500   0.1276   0.3719 &   9.1778 r
  data arrival time                                                                                                  9.1778

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4370 

  slack (with derating applied) (VIOLATED)                                                               -1.2778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8407 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2585   1.0500   0.0000   1.0782 &   3.0305 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2704   1.0500            1.1591 &   4.1896 r
  mprj/o_q[2] (net)                                      2   0.0128 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0397   0.2704   1.0500   0.0159   0.0172 &   4.2067 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3874   1.0500            1.0864 &   5.2932 r
  mprj/o_q_dly[2] (net)                                  2   0.0193 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1278   0.3874   1.0500   0.0509   0.0541 &   5.3473 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.7333   1.0500            3.3348 &   8.6821 r
  mprj/wbs_dat_o[2] (net)                                1   0.3332 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6821 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.4293   5.7735   1.0500   0.1641   0.4846 &   9.1667 r
  data arrival time                                                                                                  9.1667

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (VIOLATED)                                                               -1.2667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8302 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2581   1.0500   0.0000   1.0865 &   3.0388 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3370   1.0500            1.2006 &   4.2394 r
  mprj/o_q[18] (net)                                     2   0.0170 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1048   0.3370   1.0500   0.0424   0.0452 &   4.2845 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4878   1.0500            1.1538 &   5.4384 r
  mprj/o_q_dly[18] (net)                                 2   0.0256 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1042   0.4878   1.0500   0.0401   0.0430 &   5.4814 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0573   1.0500            2.9946 &   8.4760 r
  mprj/wbs_dat_o[18] (net)                               1   0.2944 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4760 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.9382   5.0867   1.0500   0.3795   0.6402 &   9.1162 r
  data arrival time                                                                                                  9.1162

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4341 

  slack (with derating applied) (VIOLATED)                                                               -1.2162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7821 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9016   1.0500   0.0000   1.5120 &   3.4643 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3508   1.0500            1.2188 &   4.6831 r
  mprj/o_q[112] (net)                                    2   0.0179 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3508   1.0500   0.0000   0.0009 &   4.6839 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5039   1.0500            1.1641 &   5.8480 r
  mprj/o_q_dly[112] (net)                                2   0.0266 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5039   1.0500   0.0000   0.0014 &   5.8494 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5988   1.0500            2.7533 &   8.6027 r
  mprj/io_out[13] (net)                                  1   0.2678 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6027 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.6145   4.6213   1.0500   0.2476   0.4593 &   9.0619 r
  data arrival time                                                                                                  9.0619

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4315 

  slack (with derating applied) (VIOLATED)                                                               -1.1619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7304 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9015   1.0500   0.0000   1.5112 &   3.4635 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1306   1.0500            1.0758 &   4.5392 r
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1306   1.0500   0.0000   0.0001 &   4.5393 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5189   1.0500            1.1491 &   5.6884 r
  mprj/o_q_dly[33] (net)                                 2   0.0276 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1147   0.5189   1.0500   0.0446   0.0483 &   5.7367 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8367   1.0500            2.8817 &   8.6184 r
  mprj/la_data_out[1] (net)                              1   0.2817 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.6184 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.4950   4.8621   1.0500   0.1952   0.4215 &   9.0398 r
  data arrival time                                                                                                  9.0398

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4305 

  slack (with derating applied) (VIOLATED)                                                               -1.1398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7094 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.4067   1.0500   0.0000   0.6266 &   2.5789 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3025   1.0500            1.1664 &   3.7453 r
  mprj/o_q[7] (net)                                      2   0.0148 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0891   0.3025   1.0500   0.0332   0.0354 &   3.7806 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5584   1.0500            1.1932 &   4.9739 r
  mprj/o_q_dly[7] (net)                                  2   0.0300 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.3542   0.5584   1.0500   0.1341   0.1423 &   5.1161 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.4840   1.0500            3.1939 &   8.3100 r
  mprj/wbs_dat_o[7] (net)                                1   0.3183 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.3100 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.8564   5.5278   1.0500   0.3361   0.6601 &   8.9702 r
  data arrival time                                                                                                  8.9702

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4272 

  slack (with derating applied) (VIOLATED)                                                               -1.0702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6430 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2582   1.0500   0.0000   1.0853 &   3.0376 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1612   1.0500            1.0879 &   4.1254 r
  mprj/o_q[14] (net)                                     1   0.0056 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1612   1.0500   0.0000   0.0002 &   4.1257 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5086   1.0500            1.1473 &   5.2730 r
  mprj/o_q_dly[14] (net)                                 2   0.0269 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3883   0.5086   1.0500   0.1580   0.1670 &   5.4399 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0638   1.0500            2.9835 &   8.4235 r
  mprj/wbs_dat_o[14] (net)                               1   0.2944 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4235 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.6562   5.0968   1.0500   0.2617   0.5333 &   8.9568 r
  data arrival time                                                                                                  8.9568

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4265 

  slack (with derating applied) (VIOLATED)                                                               -1.0568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6303 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2586   1.0500   0.0000   1.0765 &   3.0288 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3312   1.0500            1.1970 &   4.2257 r
  mprj/o_q[3] (net)                                      2   0.0166 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1154   0.3312   1.0500   0.0460   0.0490 &   4.2748 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2955   1.0500            1.0337 &   5.3084 r
  mprj/o_q_dly[3] (net)                                  2   0.0133 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2955   1.0500   0.0000   0.0003 &   5.3087 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3168   1.0500            3.0864 &   8.3951 r
  mprj/wbs_dat_o[3] (net)                                1   0.3085 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.3951 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.5005   5.3581   1.0500   0.1951   0.5044 &   8.8995 r
  data arrival time                                                                                                  8.8995

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4238 

  slack (with derating applied) (VIOLATED)                                                               -0.9995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5757 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5097 &   3.4619 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2925   1.0500            1.1824 &   4.6443 r
  mprj/o_q[150] (net)                                    2   0.0142 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0822   0.2925   1.0500   0.0334   0.0356 &   4.6799 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6202   1.0500            1.2256 &   5.9055 r
  mprj/o_q_dly[150] (net)                                2   0.0335 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6203   1.0500   0.0000   0.0047 &   5.9102 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3208   1.0500            2.5801 &   8.4902 r
  mprj/io_oeb[13] (net)                                  1   0.2507 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4902 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   4.3483   1.0500   0.0000   0.2108 &   8.7010 r
  data arrival time                                                                                                  8.7010

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4143 

  slack (with derating applied) (VIOLATED)                                                               -0.8010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3867 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7948   1.0500   0.0000   1.4187 &   3.3710 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1785   1.0500            1.1078 &   4.4787 r
  mprj/o_q[146] (net)                                    1   0.0068 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0370   0.1785   1.0500   0.0150   0.0161 &   4.4948 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6199   1.0500            1.2128 &   5.7076 r
  mprj/o_q_dly[146] (net)                                2   0.0335 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2545   0.6200   1.0500   0.1042   0.1136 &   5.8211 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2475   1.0500            2.5629 &   8.3840 r
  mprj/io_oeb[9] (net)                                   1   0.2471 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.3840 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.3084   4.2701   1.0500   0.1189   0.3114 &   8.6955 r
  data arrival time                                                                                                  8.6955

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4141 

  slack (with derating applied) (VIOLATED)                                                               -0.7955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3814 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9010   1.0500   0.0000   1.5020 &   3.4543 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1740   1.0500            1.1062 &   4.5605 r
  mprj/o_q[149] (net)                                    1   0.0065 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0303   0.1740   1.0500   0.0119   0.0127 &   4.5732 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6093   1.0500            1.2060 &   5.7792 r
  mprj/o_q_dly[149] (net)                                2   0.0328 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6094   1.0500   0.0000   0.0043 &   5.7835 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2054   1.0500            2.5372 &   8.3207 r
  mprj/io_oeb[12] (net)                                  1   0.2445 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3207 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.2716   4.2277   1.0500   0.1039   0.2929 &   8.6136 r
  data arrival time                                                                                                  8.6136

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (VIOLATED)                                                               -0.7136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3035 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9014   1.0500   0.0000   1.5085 &   3.4607 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2126   1.0500            1.1324 &   4.5931 r
  mprj/o_q[111] (net)                                    1   0.0091 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0878   0.2126   1.0500   0.0355   0.0377 &   4.6308 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6279   1.0500            1.2212 &   5.8520 r
  mprj/o_q_dly[111] (net)                                2   0.0340 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6280   1.0500   0.0000   0.0046 &   5.8566 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2471   1.0500            2.5588 &   8.4154 r
  mprj/io_out[12] (net)                                  1   0.2469 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4154 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   4.2697   1.0500   0.0000   0.1852 &   8.6007 r
  data arrival time                                                                                                  8.6007

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4096 

  slack (with derating applied) (VIOLATED)                                                               -0.7007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2911 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2582   1.0500   0.0000   1.0845 &   3.0368 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1855   1.0500            1.1049 &   4.1417 r
  mprj/o_q[13] (net)                                     1   0.0073 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1855   1.0500   0.0000   0.0002 &   4.1419 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4091   1.0500            1.0899 &   5.2318 r
  mprj/o_q_dly[13] (net)                                 2   0.0207 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4091   1.0500   0.0000   0.0009 &   5.2327 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8971   1.0500            2.8988 &   8.1315 r
  mprj/wbs_dat_o[13] (net)                               1   0.2848 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.1315 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.4069   4.9265   1.0500   0.1571   0.4018 &   8.5334 r
  data arrival time                                                                                                  8.5334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4064 

  slack (with derating applied) (VIOLATED)                                                               -0.6334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2270 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3998   1.0500   0.0000   0.6232 &   2.5754 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4591   1.0500            1.2609 &   3.8364 r
  mprj/o_q[10] (net)                                     2   0.0246 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4591   1.0500   0.0000   0.0012 &   3.8375 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3999   1.0500            1.1051 &   4.9426 r
  mprj/o_q_dly[10] (net)                                 2   0.0201 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0601   0.3999   1.0500   0.0241   0.0262 &   4.9688 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1793   1.0500            3.0441 &   8.0129 r
  mprj/wbs_dat_o[10] (net)                               1   0.3010 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.0129 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.5748   5.2134   1.0500   0.2267   0.5014 &   8.5143 r
  data arrival time                                                                                                  8.5143

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4054 

  slack (with derating applied) (VIOLATED)                                                               -0.6143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2089 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9016   1.0500   0.0000   1.5136 &   3.4659 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5742   1.0500            1.3476 &   4.8135 r
  mprj/o_q[157] (net)                                    2   0.0313 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0200   0.5743   1.0500   0.0079   0.0128 &   4.8263 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5426   1.0500            1.1956 &   6.0219 r
  mprj/o_q_dly[157] (net)                                2   0.0291 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5426   1.0500   0.0000   0.0014 &   6.0233 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6785   1.0500            2.2580 &   8.2813 r
  mprj/io_oeb[20] (net)                                  1   0.2141 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2813 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.6918   1.0500   0.0000   0.1299 &   8.4111 r
  data arrival time                                                                                                  8.4111

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (VIOLATED)                                                               -0.5112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1106 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.2137   1.0500   0.0000   0.5494 &   2.5017 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3031   1.0500            1.1640 &   3.6656 r
  mprj/o_q[5] (net)                                      2   0.0149 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0457   0.3031   1.0500   0.0181   0.0197 &   3.6853 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4315   1.0500            1.1168 &   4.8021 r
  mprj/o_q_dly[5] (net)                                  2   0.0221 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0583   0.4315   1.0500   0.0227   0.0246 &   4.8268 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.2856   1.0500            3.0884 &   7.9151 r
  mprj/wbs_dat_o[5] (net)                                1   0.3070 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   7.9151 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.4041   5.3247   1.0500   0.1548   0.4538 &   8.3689 r
  data arrival time                                                                                                  8.3689

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (VIOLATED)                                                               -0.4689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0704 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   7.0826   1.0500   0.0000   0.4987 &   2.4510 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1920   1.0500            1.0923 &   3.5433 r
  mprj/o_q[0] (net)                                      1   0.0078 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1920   1.0500   0.0000   0.0003 &   3.5437 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4354   1.0500            1.1066 &   4.6502 r
  mprj/o_q_dly[0] (net)                                  2   0.0224 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.3316   0.4354   1.0500   0.1294   0.1366 &   4.7869 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.2101   1.0500            3.0291 &   7.8160 r
  mprj/wbs_dat_o[0] (net)                                1   0.3019 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   7.8160 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   5.2544   1.0500   0.0000   0.3032 &   8.1192 r
  data arrival time                                                                                                  8.1192

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3866 

  slack (with derating applied) (VIOLATED)                                                               -0.2192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1674 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9016   1.0500   0.0000   1.5134 &   3.4656 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4103   1.0500            1.2548 &   4.7204 r
  mprj/o_q[118] (net)                                    2   0.0216 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4103   1.0500   0.0000   0.0012 &   4.7216 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6269   1.0500            1.2367 &   5.9582 r
  mprj/o_q_dly[118] (net)                                2   0.0339 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6270   1.0500   0.0000   0.0046 &   5.9629 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1370   1.0500            1.9781 &   7.9409 r
  mprj/io_out[19] (net)                                  1   0.1812 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9409 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1595   3.1444   1.0500   0.0644   0.1561 &   8.0970 r
  data arrival time                                                                                                  8.0970

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (VIOLATED)                                                               -0.1970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1885 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.0826   1.0500   0.0000   0.4987 &   2.4510 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1470   1.0500            1.0609 &   3.5119 r
  mprj/o_q[175] (net)                                    1   0.0047 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1470   1.0500   0.0000   0.0002 &   3.5121 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3876   1.0500            1.0725 &   4.5846 r
  mprj/o_q_dly[175] (net)                                2   0.0194 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0838   0.3876   1.0500   0.0341   0.0363 &   4.6209 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4110   1.0500            3.1256 &   7.7465 r
  mprj/wbs_ack_o (net)                                   1   0.3133 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.7465 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   5.4604   1.0500   0.0000   0.3275 &   8.0740 r
  data arrival time                                                                                                  8.0740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3845 

  slack (with derating applied) (VIOLATED)                                                               -0.1740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2105 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9016   1.0500   0.0000   1.5125 &   3.4648 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3774   1.0500            1.2354 &   4.7002 r
  mprj/o_q[156] (net)                                    2   0.0196 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3774   1.0500   0.0000   0.0008 &   4.7010 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7060   1.0500            1.2822 &   5.9831 r
  mprj/o_q_dly[156] (net)                                2   0.0387 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0260   0.7061   1.0500   0.0103   0.0162 &   5.9993 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0313   1.0500            1.9076 &   7.9070 r
  mprj/io_oeb[19] (net)                                  1   0.1761 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9070 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   3.0401   1.0500   0.0000   0.0924 &   7.9993 r
  data arrival time                                                                                                  7.9993

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (VIOLATED)                                                               -0.0993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2816 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            7.9591                     4.4864 &  26.4864 r
  wbs_sel_i[0] (net)                                     2   0.4691 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4864 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.7790   7.9778   1.0500   3.8509   4.3472 &  30.8336 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1883   1.0500           -0.0673 &  30.7663 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0244   0.1883   1.0500   0.0097   0.0106 &  30.7768 r
  data arrival time                                                                                                 30.7768

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3448 &  32.0877 r
  clock reconvergence pessimism                                                                           0.0000    32.0877
  clock uncertainty                                                                                      -0.1000    31.9877
  library setup time                                                                    1.0000           -0.0894    31.8983
  data required time                                                                                                31.8983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8983
  data arrival time                                                                                                -30.7768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1122 
  total derate : arrival time                                                                            -0.2111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3233 

  slack (with derating applied) (MET)                                                                     1.1214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4447 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            7.8303                     4.4176 &  26.4176 r
  wbs_sel_i[1] (net)                                     2   0.4616 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4176 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1057   7.8478   1.0500   2.9487   3.3902 &  29.8078 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1813   1.0500           -0.0680 &  29.7398 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0299   0.1813   1.0500   0.0120   0.0129 &  29.7526 r
  data arrival time                                                                                                 29.7526

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3114 &  32.0543 r
  clock reconvergence pessimism                                                                           0.0000    32.0543
  clock uncertainty                                                                                      -0.1000    31.9543
  library setup time                                                                    1.0000           -0.0877    31.8666
  data required time                                                                                                31.8666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8666
  data arrival time                                                                                                -29.7526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1105 
  total derate : arrival time                                                                            -0.1656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2761 

  slack (with derating applied) (MET)                                                                     2.1139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3900 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            7.2266                     3.8745 &  25.8745 r
  wbs_adr_i[2] (net)                                     2   0.4181 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.8745 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4932   7.2719   1.0500   2.6964   3.2683 &  29.1427 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1864   1.0500           -0.0270 &  29.1157 r
  mprj/buf_i[34] (net)                                   2   0.0123 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0572   0.1864   1.0500   0.0228   0.0245 &  29.1402 r
  data arrival time                                                                                                 29.1402

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.3230 &  32.0659 r
  clock reconvergence pessimism                                                                           0.0000    32.0659
  clock uncertainty                                                                                      -0.1000    31.9659
  library setup time                                                                    1.0000           -0.0885    31.8775
  data required time                                                                                                31.8775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8775
  data arrival time                                                                                                -29.1402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1111 
  total derate : arrival time                                                                            -0.1582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2693 

  slack (with derating applied) (MET)                                                                     2.7373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0066 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           6.9697                     3.7998 &  25.7998 r
  wbs_dat_i[10] (net)                                    2   0.4061 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7998 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7576   7.0160   1.0500   2.3698   2.8532 &  28.6530 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1769   1.0500           -0.0228 &  28.6301 r
  mprj/buf_i[10] (net)                                   1   0.0091 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0057   0.1769   1.0500   0.0021   0.0026 &  28.6327 r
  data arrival time                                                                                                 28.6327

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1158 &  31.8587 r
  clock reconvergence pessimism                                                                           0.0000    31.8587
  clock uncertainty                                                                                      -0.1000    31.7587
  library setup time                                                                    1.0000           -0.0761    31.6825
  data required time                                                                                                31.6825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6825
  data arrival time                                                                                                -28.6327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.0498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1002 
  total derate : arrival time                                                                            -0.1372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (MET)                                                                     3.0498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2872 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           6.7086                     3.6165 &  25.6165 r
  wbs_adr_i[11] (net)                                    2   0.3895 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6165 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9342   6.7721   1.0500   2.4499   2.9627 &  28.5792 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1695   1.0500           -0.0168 &  28.5624 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0085   0.1695   1.0500   0.0032   0.0036 &  28.5660 r
  data arrival time                                                                                                 28.5660

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.0542 &  31.7971 r
  clock reconvergence pessimism                                                                           0.0000    31.7971
  clock uncertainty                                                                                      -0.1000    31.6971
  library setup time                                                                    1.0000           -0.0716    31.6255
  data required time                                                                                                31.6255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6255
  data arrival time                                                                                                -28.5660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.0594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0969 
  total derate : arrival time                                                                            -0.1421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     3.0594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2985 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            6.3914                     3.4441 &  25.4441 r
  wbs_adr_i[8] (net)                                     2   0.3710 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.4441 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1021   6.4517   1.0500   3.1608   3.6943 &  29.1385 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1882   1.0500            0.0237 &  29.1621 r
  mprj/buf_i[40] (net)                                   2   0.0195 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1882   1.0500   0.0000   0.0008 &  29.1629 r
  data arrival time                                                                                                 29.1629

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9798 &  32.7227 r
  clock reconvergence pessimism                                                                           0.0000    32.7227
  clock uncertainty                                                                                      -0.1000    32.6227
  library setup time                                                                    1.0000           -0.1074    32.5153
  data required time                                                                                                32.5153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5153
  data arrival time                                                                                                -29.1629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.3524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1456 
  total derate : arrival time                                                                            -0.1771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3227 

  slack (with derating applied) (MET)                                                                     3.3524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.6751 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                8.0761                     4.2749 &  26.2749 r
  io_in[2] (net)                                         2   0.4655 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.2749 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.6198   8.1363   1.0500   2.2927   2.9961 &  29.2710 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2490   1.0500           -0.0210 &  29.2500 r
  mprj/buf_i[194] (net)                                  2   0.0394 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0112   0.2493   1.0500   0.0042   0.0095 &  29.2595 r
  data arrival time                                                                                                 29.2595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.1913 &  32.9342 r
  clock reconvergence pessimism                                                                           0.0000    32.9342
  clock uncertainty                                                                                      -0.1000    32.8342
  library setup time                                                                    1.0000           -0.1140    32.7202
  data required time                                                                                                32.7202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7202
  data arrival time                                                                                                -29.2595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1568 
  total derate : arrival time                                                                            -0.1442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3010 

  slack (with derating applied) (MET)                                                                     3.4607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7617 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                8.0503                     4.2248 &  26.2248 r
  io_in[3] (net)                                         2   0.4627 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.2248 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6035   8.1279   1.0500   1.8791   2.5783 &  28.8031 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2537   1.0500           -0.0163 &  28.7868 r
  mprj/buf_i[195] (net)                                  2   0.0420 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2541   1.0500   0.0000   0.0057 &  28.7925 r
  data arrival time                                                                                                 28.7925

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.2093 &  32.9522 r
  clock reconvergence pessimism                                                                           0.0000    32.9522
  clock uncertainty                                                                                      -0.1000    32.8522
  library setup time                                                                    1.0000           -0.1145    32.7377
  data required time                                                                                                32.7377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7377
  data arrival time                                                                                                -28.7925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1577 
  total derate : arrival time                                                                            -0.1239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2816 

  slack (with derating applied) (MET)                                                                     3.9452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2268 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            6.3162                     3.4164 &  25.4164 r
  wbs_adr_i[1] (net)                                     2   0.3670 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.4164 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4546   6.3712   1.0500   1.8062   2.2616 &  27.6781 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1784   1.0500            0.0187 &  27.6968 r
  mprj/buf_i[33] (net)                                   2   0.0144 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0474   0.1784   1.0500   0.0193   0.0208 &  27.7175 r
  data arrival time                                                                                                 27.7175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.3417 &  32.0847 r
  clock reconvergence pessimism                                                                           0.0000    32.0847
  clock uncertainty                                                                                      -0.1000    31.9847
  library setup time                                                                    1.0000           -0.0888    31.8959
  data required time                                                                                                31.8959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8959
  data arrival time                                                                                                -27.7175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1121 
  total derate : arrival time                                                                            -0.1096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2216 

  slack (with derating applied) (MET)                                                                     4.1784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4000 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           7.4223                     4.1126 &  26.1126 r
  la_data_in[3] (net)                                    2   0.4347 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1126 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8868   7.4571   1.0500   4.0196   4.5435 &  30.6561 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1902   1.0500           -0.0336 &  30.6225 r
  mprj/buf_i[131] (net)                                  2   0.0130 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0191   0.1902   1.0500   0.0075   0.0083 &  30.6308 r
  data arrival time                                                                                                 30.6308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3487 &  35.0916 r
  clock reconvergence pessimism                                                                           0.0000    35.0916
  clock uncertainty                                                                                      -0.1000    34.9916
  library setup time                                                                    1.0000           -0.1344    34.8572
  data required time                                                                                                34.8572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8572
  data arrival time                                                                                                -30.6308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2703 
  total derate : arrival time                                                                            -0.2185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4889 

  slack (with derating applied) (MET)                                                                     4.2264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7152 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                6.4934                     3.6333 &  25.6333 r
  wbs_we_i (net)                                         2   0.3813 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.6333 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3718   6.5149   1.0500   1.3786   1.7189 &  27.3522 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1965   1.0500            0.0282 &  27.3804 r
  mprj/buf_i[234] (net)                                  2   0.0239 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1653   0.1965   1.0500   0.0679   0.0722 &  27.4526 r
  data arrival time                                                                                                 27.4526

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3757 &  32.1187 r
  clock reconvergence pessimism                                                                           0.0000    32.1187
  clock uncertainty                                                                                      -0.1000    32.0187
  library setup time                                                                    1.0000           -0.0911    31.9275
  data required time                                                                                                31.9275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9275
  data arrival time                                                                                                -27.4526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1139 
  total derate : arrival time                                                                            -0.0866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2005 

  slack (with derating applied) (MET)                                                                     4.4749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6754 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                7.5005                     3.9670 &  25.9670 r
  io_in[4] (net)                                         2   0.4321 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.9670 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5865   7.5625   1.0500   1.8305   2.4460 &  28.4131 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2502   1.0500            0.0139 &  28.4270 r
  mprj/buf_i[196] (net)                                  2   0.0448 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0407   0.2505   1.0500   0.0164   0.0225 &  28.4495 r
  data arrival time                                                                                                 28.4495

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.4115 &  33.1544 r
  clock reconvergence pessimism                                                                           0.0000    33.1544
  clock uncertainty                                                                                      -0.1000    33.0544
  library setup time                                                                    1.0000           -0.1179    32.9364
  data required time                                                                                                32.9364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9364
  data arrival time                                                                                                -28.4495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1684 
  total derate : arrival time                                                                            -0.1182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2866 

  slack (with derating applied) (MET)                                                                     4.4869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7735 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           5.7607                     3.1320 &  25.1320 r
  wbs_adr_i[12] (net)                                    2   0.3350 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1320 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7994   5.8037   1.0500   1.5482   1.9338 &  27.0658 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1554   1.0500            0.0279 &  27.0936 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0141   0.1554   1.0500   0.0055   0.0060 &  27.0996 r
  data arrival time                                                                                                 27.0996

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1200 &  31.8629 r
  clock reconvergence pessimism                                                                           0.0000    31.8629
  clock uncertainty                                                                                      -0.1000    31.7629
  library setup time                                                                    1.0000           -0.0749    31.6881
  data required time                                                                                                31.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6881
  data arrival time                                                                                                -27.0996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1004 
  total derate : arrival time                                                                            -0.0937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1941 

  slack (with derating applied) (MET)                                                                     4.5885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7826 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             7.8331                     4.3744 &  26.3744 r
  la_oenb[55] (net)                                      2   0.4601 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3744 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.8524   7.8605   1.0500   3.5361   4.0339 &  30.4082 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3026   1.0500            0.0413 &  30.4495 r
  mprj/buf_i[119] (net)                                  2   0.0716 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2954   0.3033   1.0500   0.1247   0.1406 &  30.5901 r
  data arrival time                                                                                                 30.5901

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7413 &  35.4842 r
  clock reconvergence pessimism                                                                           0.0000    35.4842
  clock uncertainty                                                                                      -0.1000    35.3842
  library setup time                                                                    1.0000           -0.1364    35.2478
  data required time                                                                                                35.2478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2478
  data arrival time                                                                                                -30.5901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2910 
  total derate : arrival time                                                                            -0.2007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4917 

  slack (with derating applied) (MET)                                                                     4.6578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1495 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                7.2983                     3.8837 &  25.8837 r
  io_in[5] (net)                                         2   0.4212 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.8837 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3218   7.3524   1.0500   1.7397   2.3032 &  28.1869 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2416   1.0500            0.0180 &  28.2049 r
  mprj/buf_i[197] (net)                                  2   0.0417 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0144   0.2419   1.0500   0.0054   0.0100 &  28.2149 r
  data arrival time                                                                                                 28.2149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3560 &  33.0989 r
  clock reconvergence pessimism                                                                           0.0000    33.0989
  clock uncertainty                                                                                      -0.1000    32.9989
  library setup time                                                                    1.0000           -0.1167    32.8822
  data required time                                                                                                32.8822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8822
  data arrival time                                                                                                -28.2149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1655 
  total derate : arrival time                                                                            -0.1110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2765 

  slack (with derating applied) (MET)                                                                     4.6673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9438 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                6.9957                     3.7692 &  25.7692 r
  io_in[6] (net)                                         2   0.4063 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.7692 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7615   7.0655   1.0500   1.9120   2.4340 &  28.2032 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2353   1.0500            0.0291 &  28.2323 r
  mprj/buf_i[198] (net)                                  2   0.0404 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0126   0.2356   1.0500   0.0048   0.0094 &  28.2417 r
  data arrival time                                                                                                 28.2417

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.4115 &  33.1544 r
  clock reconvergence pessimism                                                                           0.0000    33.1544
  clock uncertainty                                                                                      -0.1000    33.0544
  library setup time                                                                    1.0000           -0.1175    32.9369
  data required time                                                                                                32.9369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9369
  data arrival time                                                                                                -28.2417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1684 
  total derate : arrival time                                                                            -0.1177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2861 

  slack (with derating applied) (MET)                                                                     4.6953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9814 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               9.4143                     4.9064 &  26.9064 r
  io_in[37] (net)                                        2   0.5403 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.9064 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.7628   9.5041   1.0500   2.7648   3.6852 &  30.5917 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3485   1.0500           -0.0208 &  30.5709 r
  mprj/buf_i[229] (net)                                  2   0.0747 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0312   0.3506   1.0500   0.0124   0.0297 &  30.6006 r
  data arrival time                                                                                                 30.6006

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8419 &  35.5848 r
  clock reconvergence pessimism                                                                           0.0000    35.5848
  clock uncertainty                                                                                      -0.1000    35.4848
  library setup time                                                                    1.0000           -0.1382    35.3466
  data required time                                                                                                35.3466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3466
  data arrival time                                                                                                -30.6006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2963 
  total derate : arrival time                                                                            -0.1780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4743 

  slack (with derating applied) (MET)                                                                     4.7460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2203 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            5.8256                     3.1502 &  25.1502 r
  wbs_dat_i[4] (net)                                     2   0.3383 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.1502 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.7262   5.8771   1.0500   1.0676   1.4625 &  26.6126 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2022   1.0500            0.0704 &  26.6831 r
  mprj/buf_i[4] (net)                                    2   0.0310 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0213   0.2022   1.0500   0.0084   0.0111 &  26.6941 r
  data arrival time                                                                                                 26.6941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.2176 &  31.9606 r
  clock reconvergence pessimism                                                                           0.0000    31.9606
  clock uncertainty                                                                                      -0.1000    31.8606
  library setup time                                                                    1.0000           -0.0847    31.7758
  data required time                                                                                                31.7758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7758
  data arrival time                                                                                                -26.6941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1055 
  total derate : arrival time                                                                            -0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1791 

  slack (with derating applied) (MET)                                                                     5.0817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2607 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             7.4165                     4.1791 &  26.1791 r
  la_oenb[60] (net)                                      2   0.4369 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1791 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1085   7.4346   1.0500   2.8837   3.3050 &  29.4841 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3451   1.0500            0.0934 &  29.5775 r
  mprj/buf_i[124] (net)                                  2   0.0992 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3798   0.3466   1.0500   0.1677   0.1920 &  29.7695 r
  data arrival time                                                                                                 29.7695

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.4610 &  35.2040 r
  clock reconvergence pessimism                                                                           0.0000    35.2040
  clock uncertainty                                                                                      -0.1000    35.1040
  library setup time                                                                    1.0000           -0.1376    34.9663
  data required time                                                                                                34.9663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9663
  data arrival time                                                                                                -29.7695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2762 
  total derate : arrival time                                                                            -0.1710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4472 

  slack (with derating applied) (MET)                                                                     5.1968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6440 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            5.5281                     2.9983 &  24.9983 r
  wbs_adr_i[5] (net)                                     2   0.3212 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9983 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5317   5.5737   1.0500   1.0175   1.3825 &  26.3809 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1813   1.0500            0.0706 &  26.4515 r
  mprj/buf_i[37] (net)                                   2   0.0224 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1813   1.0500   0.0000   0.0009 &  26.4524 r
  data arrival time                                                                                                 26.4524

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1577 &  31.9006 r
  clock reconvergence pessimism                                                                           0.0000    31.9006
  clock uncertainty                                                                                      -0.1000    31.8006
  library setup time                                                                    1.0000           -0.0797    31.7209
  data required time                                                                                                31.7209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7209
  data arrival time                                                                                                -26.4524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1024 
  total derate : arrival time                                                                            -0.0692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     5.2685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4401 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            5.9748                     3.2610 &  25.2610 r
  wbs_adr_i[0] (net)                                     2   0.3480 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.2610 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4148   6.0170   1.0500   0.9763   1.3510 &  26.6121 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1770   1.0500            0.0393 &  26.6513 r
  mprj/buf_i[32] (net)                                   2   0.0164 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0355   0.1771   1.0500   0.0142   0.0157 &  26.6670 r
  data arrival time                                                                                                 26.6670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.3850 &  32.1279 r
  clock reconvergence pessimism                                                                           0.0000    32.1279
  clock uncertainty                                                                                      -0.1000    32.0279
  library setup time                                                                    1.0000           -0.0904    31.9375
  data required time                                                                                                31.9375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9375
  data arrival time                                                                                                -26.6670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1143 
  total derate : arrival time                                                                            -0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1813 

  slack (with derating applied) (MET)                                                                     5.2705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4518 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               5.9768                     3.3529 &  25.3529 r
  io_in[15] (net)                                        2   0.3510 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3529 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0646   5.9914   1.0500   1.6690   1.9630 &  27.3159 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2450   1.0500            0.0974 &  27.4133 r
  mprj/buf_i[207] (net)                                  2   0.0527 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0158   0.2458   1.0500   0.0060   0.0155 &  27.4288 r
  data arrival time                                                                                                 27.4288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3719 &  33.1148 r
  clock reconvergence pessimism                                                                           0.0000    33.1148
  clock uncertainty                                                                                      -0.1000    33.0148
  library setup time                                                                    1.0000           -0.1168    32.8980
  data required time                                                                                                32.8980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8980
  data arrival time                                                                                                -27.4288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1663 
  total derate : arrival time                                                                            -0.0989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2651 

  slack (with derating applied) (MET)                                                                     5.4691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7343 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            5.5113                     2.9892 &  24.9892 r
  wbs_dat_i[6] (net)                                     2   0.3202 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9892 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2552   5.5567   1.0500   0.9066   1.2656 &  26.2547 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1712   1.0500            0.0617 &  26.3165 r
  mprj/buf_i[6] (net)                                    2   0.0165 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1712   1.0500   0.0000   0.0007 &  26.3172 r
  data arrival time                                                                                                 26.3172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.2322 &  31.9751 r
  clock reconvergence pessimism                                                                           0.0000    31.9751
  clock uncertainty                                                                                      -0.1000    31.8751
  library setup time                                                                    1.0000           -0.0836    31.7915
  data required time                                                                                                31.7915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7915
  data arrival time                                                                                                -26.3172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1063 
  total derate : arrival time                                                                            -0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1695 

  slack (with derating applied) (MET)                                                                     5.4743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6438 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            5.6514                     3.0484 &  25.0484 r
  wbs_dat_i[2] (net)                                     2   0.3279 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0484 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2304   5.7035   1.0500   0.9003   1.2825 &  26.3309 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1716   1.0500            0.0531 &  26.3840 r
  mprj/buf_i[2] (net)                                    2   0.0156 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0558   0.1716   1.0500   0.0220   0.0238 &  26.4078 r
  data arrival time                                                                                                 26.4078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.3298 &  32.0727 r
  clock reconvergence pessimism                                                                           0.0000    32.0727
  clock uncertainty                                                                                      -0.1000    31.9727
  library setup time                                                                    1.0000           -0.0879    31.8848
  data required time                                                                                                31.8848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8848
  data arrival time                                                                                                -26.4078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1114 
  total derate : arrival time                                                                            -0.0647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     5.4771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6532 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           6.2765                     3.4110 &  25.4110 r
  wbs_dat_i[16] (net)                                    2   0.3652 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4110 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2941   6.3251   1.0500   2.1745   2.6166 &  28.0276 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1598   1.0500           -0.0010 &  28.0266 r
  mprj/buf_i[16] (net)                                   1   0.0050 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1598   1.0500   0.0000   0.0002 &  28.0268 r
  data arrival time                                                                                                 28.0268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9963 &  33.7392 r
  clock reconvergence pessimism                                                                           0.0000    33.7392
  clock uncertainty                                                                                      -0.1000    33.6392
  library setup time                                                                    1.0000           -0.1239    33.5153
  data required time                                                                                                33.5153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5153
  data arrival time                                                                                                -28.0268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.1247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3238 

  slack (with derating applied) (MET)                                                                     5.4885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8123 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               5.5288                     2.9888 &  24.9888 r
  wbs_cyc_i (net)                                        2   0.3209 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9888 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3957   5.5776   1.0500   0.9724   1.3437 &  26.3325 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   1.0500            0.0636 &  26.3961 r
  mprj/buf_i[236] (net)                                  2   0.0183 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1744   1.0500   0.0000   0.0008 &  26.3969 r
  data arrival time                                                                                                 26.3969

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3814 &  32.1243 r
  clock reconvergence pessimism                                                                           0.0000    32.1243
  clock uncertainty                                                                                      -0.1000    32.0243
  library setup time                                                                    1.0000           -0.0901    31.9342
  data required time                                                                                                31.9342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9342
  data arrival time                                                                                                -26.3969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1142 
  total derate : arrival time                                                                            -0.0671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1812 

  slack (with derating applied) (MET)                                                                     5.5373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7185 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           5.0910                     2.7751 &  24.7751 r
  wbs_dat_i[20] (net)                                    2   0.2960 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7751 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3555   5.1263   1.0500   0.9504   1.2570 &  26.0321 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1775   1.0500            0.0942 &  26.1263 r
  mprj/buf_i[20] (net)                                   2   0.0238 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0252   0.1775   1.0500   0.0101   0.0116 &  26.1379 r
  data arrival time                                                                                                 26.1379

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1185 &  31.8614 r
  clock reconvergence pessimism                                                                           0.0000    31.8614
  clock uncertainty                                                                                      -0.1000    31.7614
  library setup time                                                                    1.0000           -0.0764    31.6850
  data required time                                                                                                31.6850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6850
  data arrival time                                                                                                -26.1379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1003 
  total derate : arrival time                                                                            -0.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     5.5471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7123 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           5.1866                     2.8237 &  24.8237 r
  wbs_adr_i[10] (net)                                    2   0.3015 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8237 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1473   5.2248   1.0500   0.8694   1.1925 &  26.0162 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1723   1.0500            0.0831 &  26.0993 r
  mprj/buf_i[42] (net)                                   2   0.0198 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0324   0.1724   1.0500   0.0131   0.0145 &  26.1138 r
  data arrival time                                                                                                 26.1138

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.2321 &  31.9750 r
  clock reconvergence pessimism                                                                           0.0000    31.9750
  clock uncertainty                                                                                      -0.1000    31.8750
  library setup time                                                                    1.0000           -0.0837    31.7913
  data required time                                                                                                31.7913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7913
  data arrival time                                                                                                -26.1138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1063 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (MET)                                                                     5.6775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8452 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              6.2063                     3.4819 &  25.4819 r
  la_oenb[0] (net)                                       2   0.3646 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.4819 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8830   6.2233   1.0500   2.4848   2.8302 &  28.3121 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1654   1.0500            0.0124 &  28.3246 r
  mprj/buf_i[64] (net)                                   1   0.0086 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0180   0.1654   1.0500   0.0071   0.0078 &  28.3324 r
  data arrival time                                                                                                 28.3324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.5416 &  34.2845 r
  clock reconvergence pessimism                                                                           0.0000    34.2845
  clock uncertainty                                                                                      -0.1000    34.1845
  library setup time                                                                    1.0000           -0.1304    34.0542
  data required time                                                                                                34.0542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0542
  data arrival time                                                                                                -28.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7218

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2278 
  total derate : arrival time                                                                            -0.1357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     5.7218 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0854 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.8585                     2.6675 &  24.6675 r
  wbs_adr_i[19] (net)                                    2   0.2829 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6675 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0729   4.8874   1.0500   0.8408   1.1116 &  25.7792 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1690   1.0500            0.1005 &  25.8796 r
  mprj/buf_i[51] (net)                                   2   0.0206 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0405   0.1690   1.0500   0.0165   0.0182 &  25.8978 r
  data arrival time                                                                                                 25.8978

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1202 &  31.8631 r
  clock reconvergence pessimism                                                                           0.0000    31.8631
  clock uncertainty                                                                                      -0.1000    31.7631
  library setup time                                                                    1.0000           -0.0758    31.6874
  data required time                                                                                                31.6874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6874
  data arrival time                                                                                                -25.8978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1004 
  total derate : arrival time                                                                            -0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1590 

  slack (with derating applied) (MET)                                                                     5.7895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9485 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           4.7218                     2.5938 &  24.5938 r
  wbs_adr_i[20] (net)                                    2   0.2749 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5938 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9330   4.7493   1.0500   0.7822   1.0423 &  25.6361 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   1.0500            0.1109 &  25.7471 r
  mprj/buf_i[52] (net)                                   2   0.0230 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0200   0.1712   1.0500   0.0079   0.0094 &  25.7564 r
  data arrival time                                                                                                 25.7564

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1184 &  31.8613 r
  clock reconvergence pessimism                                                                           0.0000    31.8613
  clock uncertainty                                                                                      -0.1000    31.7613
  library setup time                                                                    1.0000           -0.0759    31.6854
  data required time                                                                                                31.6854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6854
  data arrival time                                                                                                -25.7564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1003 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1557 

  slack (with derating applied) (MET)                                                                     5.9289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0846 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           5.9691                     3.2347 &  25.2347 r
  wbs_adr_i[18] (net)                                    2   0.3468 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2347 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5676   6.0182   1.0500   1.8610   2.2792 &  27.5139 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1731   1.0500            0.0351 &  27.5490 r
  mprj/buf_i[50] (net)                                   2   0.0140 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0429   0.1731   1.0500   0.0175   0.0190 &  27.5680 r
  data arrival time                                                                                                 27.5680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0012 &  33.7442 r
  clock reconvergence pessimism                                                                           0.0000    33.7442
  clock uncertainty                                                                                      -0.1000    33.6442
  library setup time                                                                    1.0000           -0.1242    33.5199
  data required time                                                                                                33.5199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5199
  data arrival time                                                                                                -27.5680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.1111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3105 

  slack (with derating applied) (MET)                                                                     5.9519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2625 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            5.3678                     2.9178 &  24.9178 r
  wbs_adr_i[6] (net)                                     2   0.3120 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9178 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2562   5.4091   1.0500   0.5060   0.8269 &  25.7447 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1818   1.0500            0.0812 &  25.8259 r
  mprj/buf_i[38] (net)                                   2   0.0241 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1818   1.0500   0.0000   0.0011 &  25.8271 r
  data arrival time                                                                                                 25.8271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.2214 &  31.9644 r
  clock reconvergence pessimism                                                                           0.0000    31.9644
  clock uncertainty                                                                                      -0.1000    31.8644
  library setup time                                                                    1.0000           -0.0837    31.7807
  data required time                                                                                                31.7807
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7807
  data arrival time                                                                                                -25.8271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1057 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1490 

  slack (with derating applied) (MET)                                                                     5.9536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1027 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           4.7166                     2.5778 &  24.5778 r
  wbs_dat_i[21] (net)                                    2   0.2743 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5778 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9041   4.7459   1.0500   0.7698   1.0409 &  25.6187 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1631   1.0500            0.1034 &  25.7221 r
  mprj/buf_i[21] (net)                                   2   0.0181 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0155   0.1631   1.0500   0.0060   0.0071 &  25.7292 r
  data arrival time                                                                                                 25.7292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1198 &  31.8628 r
  clock reconvergence pessimism                                                                           0.0000    31.8628
  clock uncertainty                                                                                      -0.1000    31.7628
  library setup time                                                                    1.0000           -0.0754    31.6874
  data required time                                                                                                31.6874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6874
  data arrival time                                                                                                -25.7292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1004 
  total derate : arrival time                                                                            -0.0548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1552 

  slack (with derating applied) (MET)                                                                     5.9582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1134 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           5.9543                     3.2345 &  25.2345 r
  wbs_adr_i[13] (net)                                    2   0.3463 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2345 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6091   6.0014   1.0500   1.8812   2.2958 &  27.5304 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1624   1.0500            0.0234 &  27.5537 r
  mprj/buf_i[45] (net)                                   1   0.0087 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0058   0.1624   1.0500   0.0022   0.0027 &  27.5564 r
  data arrival time                                                                                                 27.5564

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0048 &  33.7478 r
  clock reconvergence pessimism                                                                           0.0000    33.7478
  clock uncertainty                                                                                      -0.1000    33.6478
  library setup time                                                                    1.0000           -0.1240    33.5238
  data required time                                                                                                33.5238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5238
  data arrival time                                                                                                -27.5564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.1106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3102 

  slack (with derating applied) (MET)                                                                     5.9674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2776 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          6.7058                     3.7503 &  25.7503 r
  la_data_in[31] (net)                                   2   0.3937 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7503 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.8997   6.7282   1.0500   3.5723   4.0024 &  29.7526 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1725   1.0500           -0.0108 &  29.7419 r
  mprj/buf_i[159] (net)                                  1   0.0088 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1725   1.0500   0.0000   0.0003 &  29.7422 r
  data arrival time                                                                                                 29.7422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2185 &  35.9614 r
  clock reconvergence pessimism                                                                           0.0000    35.9614
  clock uncertainty                                                                                      -0.1000    35.8614
  library setup time                                                                    1.0000           -0.1347    35.7267
  data required time                                                                                                35.7267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7267
  data arrival time                                                                                                -29.7422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3161 
  total derate : arrival time                                                                            -0.1912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5073 

  slack (with derating applied) (MET)                                                                     5.9845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4918 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            5.4696                     2.9745 &  24.9745 r
  wbs_dat_i[7] (net)                                     2   0.3180 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9745 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.8073   5.5096   1.0500   1.1481   1.5008 &  26.4753 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1508   1.0500            0.0416 &  26.5169 r
  mprj/buf_i[7] (net)                                    1   0.0060 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0268   0.1508   1.0500   0.0108   0.0115 &  26.5284 r
  data arrival time                                                                                                 26.5284

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9797 &  32.7226 r
  clock reconvergence pessimism                                                                           0.0000    32.7226
  clock uncertainty                                                                                      -0.1000    32.6226
  library setup time                                                                    1.0000           -0.1059    32.5167
  data required time                                                                                                32.5167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5167
  data arrival time                                                                                                -26.5284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1456 
  total derate : arrival time                                                                            -0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2196 

  slack (with derating applied) (MET)                                                                     5.9883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2079 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              6.3770                     3.5589 &  25.5589 r
  la_oenb[4] (net)                                       2   0.3740 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5589 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8666   6.3990   1.0500   2.1412   2.4918 &  28.0507 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1586   1.0500           -0.0068 &  28.0439 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1586   1.0500   0.0000   0.0002 &  28.0441 r
  data arrival time                                                                                                 28.0441

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.6010 &  34.3439 r
  clock reconvergence pessimism                                                                           0.0000    34.3439
  clock uncertainty                                                                                      -0.1000    34.2439
  library setup time                                                                    1.0000           -0.1307    34.1132
  data required time                                                                                                34.1132
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1132
  data arrival time                                                                                                -28.0441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2310 
  total derate : arrival time                                                                            -0.1190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3500 

  slack (with derating applied) (MET)                                                                     6.0691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4191 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           5.8404                     3.1792 &  25.1792 r
  wbs_dat_i[15] (net)                                    2   0.3398 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1792 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4969   5.8838   1.0500   1.8453   2.2420 &  27.4213 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1538   1.0500            0.0207 &  27.4419 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1538   1.0500   0.0000   0.0002 &  27.4422 r
  data arrival time                                                                                                 27.4422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9965 &  33.7394 r
  clock reconvergence pessimism                                                                           0.0000    33.7394
  clock uncertainty                                                                                      -0.1000    33.6394
  library setup time                                                                    1.0000           -0.1238    33.5156
  data required time                                                                                                33.5156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5156
  data arrival time                                                                                                -27.4422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3069 

  slack (with derating applied) (MET)                                                                     6.0734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3803 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            5.1624                     2.8057 &  24.8057 r
  wbs_adr_i[4] (net)                                     2   0.3000 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8057 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3076   5.2029   1.0500   0.5337   0.8485 &  25.6541 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1924   1.0500            0.1019 &  25.7560 r
  mprj/buf_i[36] (net)                                   2   0.0308 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0600   0.1924   1.0500   0.0243   0.0277 &  25.7837 r
  data arrival time                                                                                                 25.7837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.3062 &  32.0491 r
  clock reconvergence pessimism                                                                           0.0000    32.0491
  clock uncertainty                                                                                      -0.1000    31.9491
  library setup time                                                                    1.0000           -0.0881    31.8610
  data required time                                                                                                31.8610
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8610
  data arrival time                                                                                                -25.7837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1102 
  total derate : arrival time                                                                            -0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (MET)                                                                     6.0772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2340 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           6.3777                     3.5798 &  25.5798 r
  la_data_in[6] (net)                                    2   0.3748 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5798 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1390   6.3953   1.0500   2.1099   2.4427 &  28.0225 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   1.0500           -0.0028 &  28.0197 r
  mprj/buf_i[134] (net)                                  1   0.0057 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0274   0.1619   1.0500   0.0110   0.0118 &  28.0315 r
  data arrival time                                                                                                 28.0315

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   2.6008 &  34.3437 r
  clock reconvergence pessimism                                                                           0.0000    34.3437
  clock uncertainty                                                                                      -0.1000    34.2437
  library setup time                                                                    1.0000           -0.1307    34.1130
  data required time                                                                                                34.1130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1130
  data arrival time                                                                                                -28.0315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2310 
  total derate : arrival time                                                                            -0.1170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3480 

  slack (with derating applied) (MET)                                                                     6.0815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4295 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            5.1245                     2.7861 &  24.7861 r
  wbs_dat_i[1] (net)                                     2   0.2978 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7861 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4988   5.1636   1.0500   0.6083   0.9238 &  25.7099 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1590   1.0500            0.0733 &  25.7832 r
  mprj/buf_i[1] (net)                                    2   0.0126 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0125   0.1590   1.0500   0.0048   0.0055 &  25.7888 r
  data arrival time                                                                                                 25.7888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.3361 &  32.0790 r
  clock reconvergence pessimism                                                                           0.0000    32.0790
  clock uncertainty                                                                                      -0.1000    31.9790
  library setup time                                                                    1.0000           -0.0874    31.8916
  data required time                                                                                                31.8916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8916
  data arrival time                                                                                                -25.7888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1118 
  total derate : arrival time                                                                            -0.0477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     6.1028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2623 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            5.3978                     2.9286 &  24.9286 r
  wbs_dat_i[8] (net)                                     2   0.3136 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9286 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.4132   5.4409   1.0500   0.9753   1.3242 &  26.2528 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1790   1.0500            0.0765 &  26.3293 r
  mprj/buf_i[8] (net)                                    2   0.0221 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0732   0.1790   1.0500   0.0296   0.0319 &  26.3612 r
  data arrival time                                                                                                 26.3612

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9813 &  32.7242 r
  clock reconvergence pessimism                                                                           0.0000    32.7242
  clock uncertainty                                                                                      -0.1000    32.6242
  library setup time                                                                    1.0000           -0.1070    32.5172
  data required time                                                                                                32.5172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5172
  data arrival time                                                                                                -26.3612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.0682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2139 

  slack (with derating applied) (MET)                                                                     6.1560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3699 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             6.6346                     3.6790 &  25.6790 r
  la_oenb[43] (net)                                      2   0.3884 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6790 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3760   6.6631   1.0500   3.2907   3.7353 &  29.4142 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2198   1.0500            0.0391 &  29.4534 r
  mprj/buf_i[107] (net)                                  2   0.0349 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1234   0.2199   1.0500   0.0499   0.0554 &  29.5087 r
  data arrival time                                                                                                 29.5087

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1868 &  35.9297 r
  clock reconvergence pessimism                                                                           0.0000    35.9297
  clock uncertainty                                                                                      -0.1000    35.8297
  library setup time                                                                    1.0000           -0.1354    35.6944
  data required time                                                                                                35.6944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6944
  data arrival time                                                                                                -29.5087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.1824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4968 

  slack (with derating applied) (MET)                                                                     6.1857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6825 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             5.7371                     3.2566 &  25.2566 r
  la_oenb[21] (net)                                      2   0.3356 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2566 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9905   5.7473   1.0500   3.4090   3.7457 &  29.0023 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1729   1.0500            0.0516 &  29.0539 r
  mprj/buf_i[85] (net)                                   2   0.0160 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0570   0.1729   1.0500   0.0227   0.0244 &  29.0783 r
  data arrival time                                                                                                 29.0783

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.7941 &  35.5371 r
  clock reconvergence pessimism                                                                           0.0000    35.5371
  clock uncertainty                                                                                      -0.1000    35.4370
  library setup time                                                                    1.0000           -0.1346    35.3024
  data required time                                                                                                35.3024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3024
  data arrival time                                                                                                -29.0783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2938 
  total derate : arrival time                                                                            -0.1820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4758 

  slack (with derating applied) (MET)                                                                     6.2241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6999 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             5.9956                     3.3628 &  25.3628 r
  la_oenb[13] (net)                                      2   0.3521 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3628 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1028   6.0124   1.0500   3.2644   3.6344 &  28.9972 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1935   1.0500            0.0561 &  29.0533 r
  mprj/buf_i[77] (net)                                   2   0.0262 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0259   0.1935   1.0500   0.0103   0.0120 &  29.0653 r
  data arrival time                                                                                                 29.0653

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.7923 &  35.5352 r
  clock reconvergence pessimism                                                                           0.0000    35.5352
  clock uncertainty                                                                                      -0.1000    35.4352
  library setup time                                                                    1.0000           -0.1349    35.3003
  data required time                                                                                                35.3003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3003
  data arrival time                                                                                                -29.0653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2937 
  total derate : arrival time                                                                            -0.1763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4700 

  slack (with derating applied) (MET)                                                                     6.2350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7050 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            4.8853                     2.6614 &  24.6614 r
  wbs_dat_i[3] (net)                                     2   0.2839 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6614 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2200   4.9204   1.0500   0.4980   0.7884 &  25.4498 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1570   1.0500            0.0865 &  25.5364 r
  mprj/buf_i[3] (net)                                    2   0.0132 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0181   0.1570   1.0500   0.0071   0.0080 &  25.5444 r
  data arrival time                                                                                                 25.5444

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.2978 &  32.0407 r
  clock reconvergence pessimism                                                                           0.0000    32.0407
  clock uncertainty                                                                                      -0.1000    31.9407
  library setup time                                                                    1.0000           -0.0855    31.8551
  data required time                                                                                                31.8551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8551
  data arrival time                                                                                                -25.5444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1098 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1518 

  slack (with derating applied) (MET)                                                                     6.3107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4625 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          5.8650                     3.3237 &  25.3237 r
  la_data_in[19] (net)                                   2   0.3428 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3237 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4726   5.8767   1.0500   2.8811   3.2049 &  28.5286 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1790   1.0500            0.0498 &  28.5784 r
  mprj/buf_i[147] (net)                                  2   0.0186 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0663   0.1790   1.0500   0.0268   0.0288 &  28.6072 r
  data arrival time                                                                                                 28.6072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.4669 &  35.2098 r
  clock reconvergence pessimism                                                                           0.0000    35.2098
  clock uncertainty                                                                                      -0.1000    35.1098
  library setup time                                                                    1.0000           -0.1345    34.9753
  data required time                                                                                                34.9753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9753
  data arrival time                                                                                                -28.6072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2766 
  total derate : arrival time                                                                            -0.1564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4329 

  slack (with derating applied) (MET)                                                                     6.3681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8010 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           5.7201                     3.1098 &  25.1098 r
  wbs_adr_i[17] (net)                                    2   0.3326 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1098 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9611   5.7638   1.0500   1.6065   1.9906 &  27.1004 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1572   1.0500            0.0326 &  27.1330 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1572   1.0500   0.0000   0.0002 &  27.1332 r
  data arrival time                                                                                                 27.1332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9964 &  33.7393 r
  clock reconvergence pessimism                                                                           0.0000    33.7393
  clock uncertainty                                                                                      -0.1000    33.6393
  library setup time                                                                    1.0000           -0.1239    33.5154
  data required time                                                                                                33.5154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5154
  data arrival time                                                                                                -27.1332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.0964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2955 

  slack (with derating applied) (MET)                                                                     6.3822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6777 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           6.4910                     3.6112 &  25.6112 r
  wbs_dat_i[31] (net)                                    2   0.3804 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6112 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4429   6.5162   1.0500   1.8927   2.2503 &  27.8614 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1825   1.0500            0.0140 &  27.8754 r
  mprj/buf_i[31] (net)                                   2   0.0157 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0759   0.1825   1.0500   0.0307   0.0328 &  27.9082 r
  data arrival time                                                                                                 27.9082

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.8182 &  34.5611 r
  clock reconvergence pessimism                                                                           0.0000    34.5611
  clock uncertainty                                                                                      -0.1000    34.4611
  library setup time                                                                    1.0000           -0.1325    34.3286
  data required time                                                                                                34.3286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3286
  data arrival time                                                                                                -27.9082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4204

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2424 
  total derate : arrival time                                                                            -0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (MET)                                                                     6.4204 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7722 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            4.7466                     2.5786 &  24.5786 r
  wbs_dat_i[5] (net)                                     2   0.2756 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5786 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.6972   4.7830   1.0500   0.2830   0.5617 &  25.1404 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1646   1.0500            0.1025 &  25.2429 r
  mprj/buf_i[5] (net)                                    2   0.0187 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0129   0.1646   1.0500   0.0049   0.0060 &  25.2489 r
  data arrival time                                                                                                 25.2489

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.1527 &  31.8956 r
  clock reconvergence pessimism                                                                           0.0000    31.8956
  clock uncertainty                                                                                      -0.1000    31.7956
  library setup time                                                                    1.0000           -0.0782    31.7174
  data required time                                                                                                31.7174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7174
  data arrival time                                                                                                -25.2489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1021 
  total derate : arrival time                                                                            -0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1340 

  slack (with derating applied) (MET)                                                                     6.4685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6026 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            4.7270                     2.5763 &  24.5763 r
  wbs_sel_i[3] (net)                                     2   0.2747 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5763 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9391   4.7612   1.0500   0.3806   0.6570 &  25.2333 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1656   1.0500            0.1049 &  25.3382 r
  mprj/buf_i[233] (net)                                  2   0.0195 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1656   1.0500   0.0000   0.0008 &  25.3390 r
  data arrival time                                                                                                 25.3390

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.2972 &  32.0401 r
  clock reconvergence pessimism                                                                           0.0000    32.0401
  clock uncertainty                                                                                      -0.1000    31.9401
  library setup time                                                                    1.0000           -0.0862    31.8539
  data required time                                                                                                31.8539
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8539
  data arrival time                                                                                                -25.3390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1097 
  total derate : arrival time                                                                            -0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1460 

  slack (with derating applied) (MET)                                                                     6.5149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6609 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          5.8348                     3.2815 &  25.2815 r
  la_data_in[24] (net)                                   2   0.3429 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2815 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.1225   5.8492   1.0500   3.4862   3.8491 &  29.1305 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1708   1.0500            0.0432 &  29.1738 r
  mprj/buf_i[152] (net)                                  2   0.0140 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1708   1.0500   0.0000   0.0006 &  29.1743 r
  data arrival time                                                                                                 29.1743

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2205 &  35.9634 r
  clock reconvergence pessimism                                                                           0.0000    35.9634
  clock uncertainty                                                                                      -0.1000    35.8634
  library setup time                                                                    1.0000           -0.1347    35.7287
  data required time                                                                                                35.7287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7287
  data arrival time                                                                                                -29.1743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3162 
  total derate : arrival time                                                                            -0.1854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5016 

  slack (with derating applied) (MET)                                                                     6.5544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0560 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             6.7038                     3.8029 &  25.8029 r
  la_oenb[56] (net)                                      2   0.3923 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8029 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.8605   6.7176   1.0500   2.3085   2.6597 &  28.4626 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2913   1.0500            0.0961 &  28.5587 r
  mprj/buf_i[120] (net)                                  2   0.0740 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2496   0.2920   1.0500   0.1025   0.1181 &  28.6768 r
  data arrival time                                                                                                 28.6768

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7276 &  35.4705 r
  clock reconvergence pessimism                                                                           0.0000    35.4705
  clock uncertainty                                                                                      -0.1000    35.3705
  library setup time                                                                    1.0000           -0.1362    35.2343
  data required time                                                                                                35.2343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2343
  data arrival time                                                                                                -28.6768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2903 
  total derate : arrival time                                                                            -0.1369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4271 

  slack (with derating applied) (MET)                                                                     6.5575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9846 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               7.8582                     4.1504 &  26.1504 r
  io_in[35] (net)                                        2   0.4526 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1504 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9085   7.9195   1.0500   2.0015   2.6861 &  28.8365 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3095   1.0500            0.0395 &  28.8760 r
  mprj/buf_i[227] (net)                                  2   0.0731 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0543   0.3109   1.0500   0.0219   0.0365 &  28.9125 r
  data arrival time                                                                                                 28.9125

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.9944 &  35.7373 r
  clock reconvergence pessimism                                                                           0.0000    35.7373
  clock uncertainty                                                                                      -0.1000    35.6373
  library setup time                                                                    1.0000           -0.1366    35.5008
  data required time                                                                                                35.5008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5008
  data arrival time                                                                                                -28.9125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3043 
  total derate : arrival time                                                                            -0.1315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4358 

  slack (with derating applied) (MET)                                                                     6.5883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0241 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             5.9423                     3.3235 &  25.3235 r
  la_oenb[12] (net)                                      2   0.3486 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3235 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4874   5.9606   1.0500   2.9356   3.2963 &  28.6198 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1863   1.0500            0.0521 &  28.6718 r
  mprj/buf_i[76] (net)                                   2   0.0224 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0595   0.1864   1.0500   0.0240   0.0264 &  28.6982 r
  data arrival time                                                                                                 28.6982

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8090 &  35.5519 r
  clock reconvergence pessimism                                                                           0.0000    35.5519
  clock uncertainty                                                                                      -0.1000    35.4519
  library setup time                                                                    1.0000           -0.1348    35.3172
  data required time                                                                                                35.3172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3172
  data arrival time                                                                                                -28.6982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.1607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4553 

  slack (with derating applied) (MET)                                                                     6.6189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0742 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           5.5838                     3.0405 &  25.0405 r
  wbs_adr_i[16] (net)                                    2   0.3248 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0405 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4844   5.6249   1.0500   1.4208   1.7850 &  26.8255 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1609   1.0500            0.0459 &  26.8714 r
  mprj/buf_i[48] (net)                                   2   0.0104 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0123   0.1609   1.0500   0.0047   0.0052 &  26.8766 r
  data arrival time                                                                                                 26.8766

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9903 &  33.7332 r
  clock reconvergence pessimism                                                                           0.0000    33.7332
  clock uncertainty                                                                                      -0.1000    33.6332
  library setup time                                                                    1.0000           -0.1240    33.5092
  data required time                                                                                                33.5092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5092
  data arrival time                                                                                                -26.8766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1988 
  total derate : arrival time                                                                            -0.0874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     6.6326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9189 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               7.8348                     4.1310 &  26.1310 r
  io_in[33] (net)                                        2   0.4510 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1310 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.2302   7.9043   1.0500   2.1285   2.7995 &  28.9305 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2555   1.0500           -0.0035 &  28.9270 r
  mprj/buf_i[225] (net)                                  2   0.0445 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2561   1.0500   0.0000   0.0068 &  28.9338 r
  data arrival time                                                                                                 28.9338

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0834 &  35.8264 r
  clock reconvergence pessimism                                                                           0.0000    35.8264
  clock uncertainty                                                                                      -0.1000    35.7264
  library setup time                                                                    1.0000           -0.1359    35.5905
  data required time                                                                                                35.5905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5905
  data arrival time                                                                                                -28.9338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3090 
  total derate : arrival time                                                                            -0.1338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4428 

  slack (with derating applied) (MET)                                                                     6.6567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0995 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          5.7900                     3.2524 &  25.2524 r
  la_data_in[25] (net)                                   2   0.3401 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2524 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.0862   5.8049   1.0500   3.4106   3.7710 &  29.0235 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1662   1.0500            0.0406 &  29.0641 r
  mprj/buf_i[153] (net)                                  2   0.0119 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0472   0.1662   1.0500   0.0188   0.0202 &  29.0843 r
  data arrival time                                                                                                 29.0843

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2362 &  35.9791 r
  clock reconvergence pessimism                                                                           0.0000    35.9791
  clock uncertainty                                                                                      -0.1000    35.8791
  library setup time                                                                    1.0000           -0.1346    35.7445
  data required time                                                                                                35.7445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7445
  data arrival time                                                                                                -29.0843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3170 
  total derate : arrival time                                                                            -0.1825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4995 

  slack (with derating applied) (MET)                                                                     6.6602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1597 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           4.4653                     2.4326 &  24.4326 r
  wbs_dat_i[11] (net)                                    2   0.2593 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4326 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2808   4.4961   1.0500   0.1117   0.3556 &  24.7883 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1464   1.0500            0.1017 &  24.8900 r
  mprj/buf_i[11] (net)                                   2   0.0107 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1464   1.0500   0.0000   0.0004 &  24.8903 r
  data arrival time                                                                                                 24.8903

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.0258 &  31.7688 r
  clock reconvergence pessimism                                                                           0.0000    31.7688
  clock uncertainty                                                                                      -0.1000    31.6688
  library setup time                                                                    1.0000           -0.0677    31.6010
  data required time                                                                                                31.6010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6010
  data arrival time                                                                                                -24.8903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0954 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1172 

  slack (with derating applied) (MET)                                                                     6.7107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8279 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             6.1261                     3.4310 &  25.4310 r
  la_oenb[11] (net)                                      2   0.3597 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4310 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9742   6.1443   1.0500   2.7238   3.0770 &  28.5080 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1906   1.0500            0.0450 &  28.5530 r
  mprj/buf_i[75] (net)                                   2   0.0233 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0598   0.1906   1.0500   0.0237   0.0258 &  28.5788 r
  data arrival time                                                                                                 28.5788

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8100 &  35.5529 r
  clock reconvergence pessimism                                                                           0.0000    35.5529
  clock uncertainty                                                                                      -0.1000    35.4529
  library setup time                                                                    1.0000           -0.1349    35.3180
  data required time                                                                                                35.3180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3180
  data arrival time                                                                                                -28.5788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.1499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4445 

  slack (with derating applied) (MET)                                                                     6.7392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1837 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           5.3130                     2.8999 &  24.8999 r
  wbs_adr_i[22] (net)                                    2   0.3091 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8999 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5799   5.3492   1.0500   1.4495   1.7873 &  26.6872 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1679   1.0500            0.0712 &  26.7584 r
  mprj/buf_i[54] (net)                                   2   0.0162 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0233   0.1679   1.0500   0.0093   0.0104 &  26.7688 r
  data arrival time                                                                                                 26.7688

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0046 &  33.7475 r
  clock reconvergence pessimism                                                                           0.0000    33.7475
  clock uncertainty                                                                                      -0.1000    33.6475
  library setup time                                                                    1.0000           -0.1241    33.5234
  data required time                                                                                                33.5234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5234
  data arrival time                                                                                                -26.7688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.0890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2886 

  slack (with derating applied) (MET)                                                                     6.7546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0432 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          5.5282                     3.1365 &  25.1365 r
  la_data_in[21] (net)                                   2   0.3232 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1365 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4830   5.5382   1.0500   2.9599   3.2689 &  28.4054 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1739   1.0500            0.0655 &  28.4709 r
  mprj/buf_i[149] (net)                                  2   0.0183 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0483   0.1739   1.0500   0.0193   0.0210 &  28.4918 r
  data arrival time                                                                                                 28.4918

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7919 &  35.5348 r
  clock reconvergence pessimism                                                                           0.0000    35.5348
  clock uncertainty                                                                                      -0.1000    35.4348
  library setup time                                                                    1.0000           -0.1346    35.3002
  data required time                                                                                                35.3002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3002
  data arrival time                                                                                                -28.4918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2937 
  total derate : arrival time                                                                            -0.1598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4534 

  slack (with derating applied) (MET)                                                                     6.8084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2618 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               4.6048                     2.5068 &  24.5068 r
  wbs_stb_i (net)                                        2   0.2674 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5068 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4140   4.6375   1.0500   0.1607   0.4196 &  24.9264 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1712   1.0500            0.1177 &  25.0441 r
  mprj/buf_i[235] (net)                                  2   0.0239 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0936   0.1712   1.0500   0.0382   0.0411 &  25.0852 r
  data arrival time                                                                                                 25.0852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.3713 &  32.1142 r
  clock reconvergence pessimism                                                                           0.0000    32.1142
  clock uncertainty                                                                                      -0.1000    32.0142
  library setup time                                                                    1.0000           -0.0895    31.9247
  data required time                                                                                                31.9247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9247
  data arrival time                                                                                                -25.0852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1136 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1412 

  slack (with derating applied) (MET)                                                                     6.8395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9807 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             5.4658                     3.0772 &  25.0772 r
  la_oenb[20] (net)                                      2   0.3212 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0772 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4561   5.4787   1.0500   2.9573   3.2760 &  28.3532 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1756   1.0500            0.0709 &  28.4241 r
  mprj/buf_i[84] (net)                                   2   0.0198 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0759   0.1757   1.0500   0.0305   0.0328 &  28.4570 r
  data arrival time                                                                                                 28.4570

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8050 &  35.5479 r
  clock reconvergence pessimism                                                                           0.0000    35.5479
  clock uncertainty                                                                                      -0.1000    35.4479
  library setup time                                                                    1.0000           -0.1347    35.3132
  data required time                                                                                                35.3132
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3132
  data arrival time                                                                                                -28.4570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2943 
  total derate : arrival time                                                                            -0.1609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4553 

  slack (with derating applied) (MET)                                                                     6.8562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3115 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             5.8033                     3.2695 &  25.2695 r
  la_oenb[16] (net)                                      2   0.3413 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2695 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.3082   5.8170   1.0500   2.7943   3.1187 &  28.3882 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1713   1.0500            0.0458 &  28.4340 r
  mprj/buf_i[80] (net)                                   2   0.0145 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.1713   1.0500   0.0038   0.0046 &  28.4386 r
  data arrival time                                                                                                 28.4386

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8094 &  35.5523 r
  clock reconvergence pessimism                                                                           0.0000    35.5523
  clock uncertainty                                                                                      -0.1000    35.4523
  library setup time                                                                    1.0000           -0.1346    35.3177
  data required time                                                                                                35.3177
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3177
  data arrival time                                                                                                -28.4386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.1509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4455 

  slack (with derating applied) (MET)                                                                     6.8791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3246 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           5.3844                     2.9618 &  24.9618 r
  wbs_dat_i[24] (net)                                    2   0.3139 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9618 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2328   5.4156   1.0500   1.3089   1.6208 &  26.5827 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1447   1.0500            0.0407 &  26.6234 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1447   1.0500   0.0000   0.0001 &  26.6234 r
  data arrival time                                                                                                 26.6234

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0082 &  33.7511 r
  clock reconvergence pessimism                                                                           0.0000    33.7511
  clock uncertainty                                                                                      -0.1000    33.6511
  library setup time                                                                    1.0000           -0.1235    33.5276
  data required time                                                                                                33.5276
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5276
  data arrival time                                                                                                -26.6234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2789 

  slack (with derating applied) (MET)                                                                     6.9042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1831 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              6.0478                     3.3833 &  25.3833 r
  la_oenb[9] (net)                                       2   0.3549 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.3833 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9431   6.0661   1.0500   2.1555   2.4808 &  27.8641 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1791   1.0500            0.0383 &  27.9024 r
  mprj/buf_i[73] (net)                                   2   0.0172 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0079   0.1791   1.0500   0.0030   0.0039 &  27.9063 r
  data arrival time                                                                                                 27.9063

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.3434 &  35.0863 r
  clock reconvergence pessimism                                                                           0.0000    35.0863
  clock uncertainty                                                                                      -0.1000    34.9863
  library setup time                                                                    1.0000           -0.1342    34.8521
  data required time                                                                                                34.8521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8521
  data arrival time                                                                                                -27.9063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2701 
  total derate : arrival time                                                                            -0.1201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3902 

  slack (with derating applied) (MET)                                                                     6.9458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3360 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               4.5406                     2.5194 &  24.5194 r
  io_in[11] (net)                                        2   0.2651 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5194 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5356   4.5586   1.0500   1.0357   1.2549 &  25.7742 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2127   1.0500            0.1571 &  25.9313 r
  mprj/buf_i[203] (net)                                  2   0.0469 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2131   1.0500   0.0000   0.0055 &  25.9368 r
  data arrival time                                                                                                 25.9368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3670 &  33.1099 r
  clock reconvergence pessimism                                                                           0.0000    33.1099
  clock uncertainty                                                                                      -0.1000    33.0099
  library setup time                                                                    1.0000           -0.1158    32.8941
  data required time                                                                                                32.8941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8941
  data arrival time                                                                                                -25.9368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1660 
  total derate : arrival time                                                                            -0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (MET)                                                                     6.9573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1908 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            4.4749                     2.4464 &  24.4464 r
  wbs_adr_i[3] (net)                                     2   0.2602 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4464 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2616   4.5037   1.0500   0.1031   0.3414 &  24.7878 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   1.0500            0.1016 &  24.8894 r
  mprj/buf_i[35] (net)                                   2   0.0108 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0187   0.1467   1.0500   0.0074   0.0082 &  24.8977 r
  data arrival time                                                                                                 24.8977

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.3017 &  32.0446 r
  clock reconvergence pessimism                                                                           0.0000    32.0446
  clock uncertainty                                                                                      -0.1000    31.9446
  library setup time                                                                    1.0000           -0.0853    31.8593
  data required time                                                                                                31.8593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8593
  data arrival time                                                                                                -24.8977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1100 
  total derate : arrival time                                                                            -0.0215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1315 

  slack (with derating applied) (MET)                                                                     6.9616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0931 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             5.7890                     3.2590 &  25.2590 r
  la_oenb[24] (net)                                      2   0.3404 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2590 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.7836   5.8028   1.0500   3.0951   3.4356 &  28.6946 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1643   1.0500            0.0384 &  28.7330 r
  mprj/buf_i[88] (net)                                   2   0.0109 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0197   0.1643   1.0500   0.0078   0.0086 &  28.7416 r
  data arrival time                                                                                                 28.7416

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2272 &  35.9701 r
  clock reconvergence pessimism                                                                           0.0000    35.9701
  clock uncertainty                                                                                      -0.1000    35.8702
  library setup time                                                                    1.0000           -0.1346    35.7355
  data required time                                                                                                35.7355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7355
  data arrival time                                                                                                -28.7416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3166 
  total derate : arrival time                                                                            -0.1658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4824 

  slack (with derating applied) (MET)                                                                     6.9939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4763 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             6.3767                     3.6187 &  25.6187 r
  la_oenb[58] (net)                                      2   0.3731 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6187 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1726   6.3886   1.0500   2.0739   2.3985 &  28.0172 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2828   1.0500            0.1081 &  28.1254 r
  mprj/buf_i[122] (net)                                  2   0.0719 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1864   0.2835   1.0500   0.0759   0.0905 &  28.2158 r
  data arrival time                                                                                                 28.2158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7187 &  35.4616 r
  clock reconvergence pessimism                                                                           0.0000    35.4616
  clock uncertainty                                                                                      -0.1000    35.3616
  library setup time                                                                    1.0000           -0.1361    35.2255
  data required time                                                                                                35.2255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2255
  data arrival time                                                                                                -28.2158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2898 
  total derate : arrival time                                                                            -0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4135 

  slack (with derating applied) (MET)                                                                     7.0097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4231 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           4.0006                     2.2033 &  24.2033 r
  wbs_dat_i[19] (net)                                    2   0.2327 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2033 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3183   4.0211   1.0500   0.1280   0.3154 &  24.5187 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1529   1.0500            0.1378 &  24.6564 r
  mprj/buf_i[19] (net)                                   2   0.0178 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0116   0.1529   1.0500   0.0044   0.0054 &  24.6618 r
  data arrival time                                                                                                 24.6618

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.1199 &  31.8628 r
  clock reconvergence pessimism                                                                           0.0000    31.8628
  clock uncertainty                                                                                      -0.1000    31.7628
  library setup time                                                                    1.0000           -0.0747    31.6881
  data required time                                                                                                31.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6881
  data arrival time                                                                                                -24.6618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1004 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1222 

  slack (with derating applied) (MET)                                                                     7.0262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1485 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                5.2182                     2.8401 &  24.8401 r
  io_in[7] (net)                                         2   0.3034 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.8401 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8032   5.2563   1.0500   0.7267   1.0415 &  25.8816 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2368   1.0500            0.1327 &  26.0143 r
  mprj/buf_i[199] (net)                                  2   0.0541 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0247   0.2377   1.0500   0.0097   0.0199 &  26.0341 r
  data arrival time                                                                                                 26.0341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.5586 &  33.3015 r
  clock reconvergence pessimism                                                                           0.0000    33.3015
  clock uncertainty                                                                                      -0.1000    33.2015
  library setup time                                                                    1.0000           -0.1200    33.0815
  data required time                                                                                                33.0815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0815
  data arrival time                                                                                                -26.0341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1761 
  total derate : arrival time                                                                            -0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2330 

  slack (with derating applied) (MET)                                                                     7.0474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2803 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               7.0499                     3.7963 &  25.7963 r
  io_in[31] (net)                                        2   0.4094 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7963 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3942   7.1186   1.0500   2.1297   2.6658 &  28.4621 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2354   1.0500            0.0262 &  28.4883 r
  mprj/buf_i[223] (net)                                  2   0.0401 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2356   1.0500   0.0000   0.0040 &  28.4923 r
  data arrival time                                                                                                 28.4923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0781 &  35.8211 r
  clock reconvergence pessimism                                                                           0.0000    35.8211
  clock uncertainty                                                                                      -0.1000    35.7211
  library setup time                                                                    1.0000           -0.1356    35.5855
  data required time                                                                                                35.5855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5855
  data arrival time                                                                                                -28.4923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3087 
  total derate : arrival time                                                                            -0.1284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4371 

  slack (with derating applied) (MET)                                                                     7.0932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5303 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            4.5357                     2.4716 &  24.4716 r
  wbs_dat_i[0] (net)                                     2   0.2635 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4716 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.5652   1.0500   0.0000   0.2451 &  24.7168 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1628   1.0500            0.1140 &  24.8308 r
  mprj/buf_i[0] (net)                                    2   0.0194 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0240   0.1628   1.0500   0.0093   0.0105 &  24.8414 r
  data arrival time                                                                                                 24.8414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.3896 &  32.1325 r
  clock reconvergence pessimism                                                                           0.0000    32.1325
  clock uncertainty                                                                                      -0.1000    32.0325
  library setup time                                                                    1.0000           -0.0898    31.9427
  data required time                                                                                                31.9427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9427
  data arrival time                                                                                                -24.8414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1146 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     7.1014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2336 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               7.1535                     3.8033 &  25.8033 r
  io_in[32] (net)                                        2   0.4127 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8033 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0683   7.2073   1.0500   2.0664   2.6471 &  28.4504 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2404   1.0500            0.0254 &  28.4757 r
  mprj/buf_i[224] (net)                                  2   0.0421 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0085   0.2407   1.0500   0.0032   0.0079 &  28.4837 r
  data arrival time                                                                                                 28.4837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0845 &  35.8274 r
  clock reconvergence pessimism                                                                           0.0000    35.8274
  clock uncertainty                                                                                      -0.1000    35.7274
  library setup time                                                                    1.0000           -0.1357    35.5917
  data required time                                                                                                35.5917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5917
  data arrival time                                                                                                -28.4837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3091 
  total derate : arrival time                                                                            -0.1276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4367 

  slack (with derating applied) (MET)                                                                     7.1080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5447 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             5.7360                     3.2380 &  25.2380 r
  la_oenb[27] (net)                                      2   0.3376 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2380 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8254   5.7479   1.0500   2.5232   2.8270 &  28.0649 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1798   1.0500            0.0585 &  28.1234 r
  mprj/buf_i[91] (net)                                   2   0.0201 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1009   0.1798   1.0500   0.0408   0.0435 &  28.1670 r
  data arrival time                                                                                                 28.1670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.7712 &  35.5141 r
  clock reconvergence pessimism                                                                           0.0000    35.5141
  clock uncertainty                                                                                      -0.1000    35.4141
  library setup time                                                                    1.0000           -0.1347    35.2794
  data required time                                                                                                35.2794
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2794
  data arrival time                                                                                                -28.1670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2926 
  total derate : arrival time                                                                            -0.1395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4320 

  slack (with derating applied) (MET)                                                                     7.1124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5444 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              5.8925                     3.2829 &  25.2829 r
  la_oenb[2] (net)                                       2   0.3452 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.2829 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0511   5.9133   1.0500   2.0750   2.4035 &  27.6864 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1638   1.0500            0.0308 &  27.7171 r
  mprj/buf_i[66] (net)                                   2   0.0100 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0134   0.1638   1.0500   0.0051   0.0058 &  27.7229 r
  data arrival time                                                                                                 27.7229

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.3494 &  35.0923 r
  clock reconvergence pessimism                                                                           0.0000    35.0923
  clock uncertainty                                                                                      -0.1000    34.9923
  library setup time                                                                    1.0000           -0.1340    34.8582
  data required time                                                                                                34.8582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8582
  data arrival time                                                                                                -27.7229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2704 
  total derate : arrival time                                                                            -0.1162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3866 

  slack (with derating applied) (MET)                                                                     7.1353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5219 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          5.7873                     3.2454 &  25.2454 r
  la_data_in[15] (net)                                   2   0.3398 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2454 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5495   5.8032   1.0500   2.5085   2.8307 &  28.0761 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1972   1.0500            0.0725 &  28.1486 r
  mprj/buf_i[143] (net)                                  2   0.0301 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0414   0.1972   1.0500   0.0168   0.0190 &  28.1676 r
  data arrival time                                                                                                 28.1676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8049 &  35.5478 r
  clock reconvergence pessimism                                                                           0.0000    35.5478
  clock uncertainty                                                                                      -0.1000    35.4478
  library setup time                                                                    1.0000           -0.1349    35.3129
  data required time                                                                                                35.3129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3129
  data arrival time                                                                                                -28.1676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2943 
  total derate : arrival time                                                                            -0.1392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4335 

  slack (with derating applied) (MET)                                                                     7.1453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5788 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           5.2481                     2.8601 &  24.8601 r
  wbs_dat_i[17] (net)                                    2   0.3052 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8601 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7837   5.2838   1.0500   1.1050   1.4377 &  26.2978 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1725   1.0500            0.0796 &  26.3775 r
  mprj/buf_i[17] (net)                                   2   0.0194 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0436   0.1725   1.0500   0.0178   0.0194 &  26.3969 r
  data arrival time                                                                                                 26.3969

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0477 &  33.7906 r
  clock reconvergence pessimism                                                                           0.0000    33.7906
  clock uncertainty                                                                                      -0.1000    33.6906
  library setup time                                                                    1.0000           -0.1251    33.5654
  data required time                                                                                                33.5654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5654
  data arrival time                                                                                                -26.3969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2019 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2750 

  slack (with derating applied) (MET)                                                                     7.1685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4436 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             5.6187                     3.1595 &  25.1595 r
  la_oenb[22] (net)                                      2   0.3301 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1595 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4769   5.6326   1.0500   2.9325   3.2600 &  28.4195 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1901   1.0500            0.0759 &  28.4954 r
  mprj/buf_i[86] (net)                                   2   0.0273 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0557   0.1902   1.0500   0.0226   0.0251 &  28.5205 r
  data arrival time                                                                                                 28.5205

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2379 &  35.9808 r
  clock reconvergence pessimism                                                                           0.0000    35.9808
  clock uncertainty                                                                                      -0.1000    35.8808
  library setup time                                                                    1.0000           -0.1349    35.7458
  data required time                                                                                                35.7458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7458
  data arrival time                                                                                                -28.5205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.1600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4772 

  slack (with derating applied) (MET)                                                                     7.2254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7026 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           5.6220                     3.0760 &  25.0760 r
  wbs_dat_i[28] (net)                                    2   0.3275 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0760 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0591   5.6576   1.0500   1.1886   1.5237 &  26.5998 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1468   1.0500            0.0273 &  26.6271 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1468   1.0500   0.0000   0.0001 &  26.6271 r
  data arrival time                                                                                                 26.6271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3401 &  34.0830 r
  clock reconvergence pessimism                                                                           0.0000    34.0830
  clock uncertainty                                                                                      -0.1000    33.9830
  library setup time                                                                    1.0000           -0.1282    33.8548
  data required time                                                                                                33.8548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8548
  data arrival time                                                                                                -26.6271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2172 
  total derate : arrival time                                                                            -0.0739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2911 

  slack (with derating applied) (MET)                                                                     7.2276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5188 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          6.0664                     3.4197 &  25.4197 r
  la_data_in[34] (net)                                   2   0.3570 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4197 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1347   6.0801   1.0500   2.6677   2.9998 &  28.4195 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1728   1.0500            0.0307 &  28.4502 r
  mprj/buf_i[162] (net)                                  2   0.0134 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1728   1.0500   0.0000   0.0005 &  28.4508 r
  data arrival time                                                                                                 28.4508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2012 &  35.9441 r
  clock reconvergence pessimism                                                                           0.0000    35.9441
  clock uncertainty                                                                                      -0.1000    35.8441
  library setup time                                                                    1.0000           -0.1347    35.7094
  data required time                                                                                                35.7094
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7094
  data arrival time                                                                                                -28.4508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.1443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4595 

  slack (with derating applied) (MET)                                                                     7.2586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7181 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             5.6183                     3.1598 &  25.1598 r
  la_oenb[23] (net)                                      2   0.3301 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1598 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4425   5.6321   1.0500   2.9106   3.2366 &  28.3964 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1786   1.0500            0.0644 &  28.4609 r
  mprj/buf_i[87] (net)                                   2   0.0204 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1786   1.0500   0.0000   0.0009 &  28.4618 r
  data arrival time                                                                                                 28.4618

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2218 &  35.9647 r
  clock reconvergence pessimism                                                                           0.0000    35.9647
  clock uncertainty                                                                                      -0.1000    35.8647
  library setup time                                                                    1.0000           -0.1348    35.7299
  data required time                                                                                                35.7299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7299
  data arrival time                                                                                                -28.4618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3163 
  total derate : arrival time                                                                            -0.1572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4735 

  slack (with derating applied) (MET)                                                                     7.2682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7417 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                4.5659                     2.5145 &  24.5145 r
  io_in[9] (net)                                         2   0.2659 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5145 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5794   4.5896   1.0500   0.6366   0.8728 &  25.3873 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2346   1.0500            0.1715 &  25.5588 r
  mprj/buf_i[201] (net)                                  2   0.0586 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0447   0.2357   1.0500   0.0181   0.0280 &  25.5868 r
  data arrival time                                                                                                 25.5868

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3670 &  33.1099 r
  clock reconvergence pessimism                                                                           0.0000    33.1099
  clock uncertainty                                                                                      -0.1000    33.0099
  library setup time                                                                    1.0000           -0.1165    32.8934
  data required time                                                                                                32.8934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8934
  data arrival time                                                                                                -25.5868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1660 
  total derate : arrival time                                                                            -0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     7.3066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5237 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           4.9866                     2.7244 &  24.7244 r
  wbs_adr_i[14] (net)                                    2   0.2901 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7244 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2802   5.0199   1.0500   0.9326   1.2313 &  25.9557 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1691   1.0500            0.0925 &  26.0481 r
  mprj/buf_i[46] (net)                                   2   0.0195 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0184   0.1691   1.0500   0.0073   0.0084 &  26.0565 r
  data arrival time                                                                                                 26.0565

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.8447 &  33.5876 r
  clock reconvergence pessimism                                                                           0.0000    33.5876
  clock uncertainty                                                                                      -0.1000    33.4876
  library setup time                                                                    1.0000           -0.1221    33.3655
  data required time                                                                                                33.3655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3655
  data arrival time                                                                                                -26.0565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2546 

  slack (with derating applied) (MET)                                                                     7.3090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5636 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          5.6467                     3.1780 &  25.1780 r
  la_data_in[22] (net)                                   2   0.3319 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1780 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3774   5.6599   1.0500   2.3993   2.6974 &  27.8754 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1792   1.0500            0.0633 &  27.9387 r
  mprj/buf_i[150] (net)                                  2   0.0205 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0258   0.1792   1.0500   0.0103   0.0116 &  27.9504 r
  data arrival time                                                                                                 27.9504

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7793 &  35.5222 r
  clock reconvergence pessimism                                                                           0.0000    35.5222
  clock uncertainty                                                                                      -0.1000    35.4222
  library setup time                                                                    1.0000           -0.1347    35.2875
  data required time                                                                                                35.2875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2875
  data arrival time                                                                                                -27.9504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2930 
  total derate : arrival time                                                                            -0.1320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (MET)                                                                     7.3371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7621 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             6.5272                     3.6632 &  25.6632 r
  la_oenb[36] (net)                                      2   0.3836 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6632 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5642   6.5454   1.0500   2.2698   2.6143 &  28.2775 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1880   1.0500            0.0177 &  28.2952 r
  mprj/buf_i[100] (net)                                  2   0.0187 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0843   0.1880   1.0500   0.0340   0.0365 &  28.3317 r
  data arrival time                                                                                                 28.3317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2057 &  35.9486 r
  clock reconvergence pessimism                                                                           0.0000    35.9486
  clock uncertainty                                                                                      -0.1000    35.8486
  library setup time                                                                    1.0000           -0.1349    35.7136
  data required time                                                                                                35.7136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7136
  data arrival time                                                                                                -28.3317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3154 
  total derate : arrival time                                                                            -0.1271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4425 

  slack (with derating applied) (MET)                                                                     7.3819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8244 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           4.7425                     2.6041 &  24.6041 r
  wbs_dat_i[29] (net)                                    2   0.2760 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6041 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3831   4.7694   1.0500   0.5617   0.8109 &  25.4150 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1378   1.0500            0.0749 &  25.4899 r
  mprj/buf_i[29] (net)                                   1   0.0045 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1378   1.0500   0.0000   0.0002 &  25.4901 r
  data arrival time                                                                                                 25.4901

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3732 &  33.1161 r
  clock reconvergence pessimism                                                                           0.0000    33.1161
  clock uncertainty                                                                                      -0.1000    33.0161
  library setup time                                                                    1.0000           -0.1120    32.9041
  data required time                                                                                                32.9041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9041
  data arrival time                                                                                                -25.4901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1664 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2085 

  slack (with derating applied) (MET)                                                                     7.4140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6226 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.5976                     2.5012 &  24.5012 r
  wbs_adr_i[7] (net)                                     2   0.2669 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5012 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5337   4.6302   1.0500   0.2110   0.4714 &  24.9726 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1540   1.0500            0.1015 &  25.0740 r
  mprj/buf_i[39] (net)                                   2   0.0136 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1540   1.0500   0.0000   0.0005 &  25.0745 r
  data arrival time                                                                                                 25.0745

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9824 &  32.7253 r
  clock reconvergence pessimism                                                                           0.0000    32.7253
  clock uncertainty                                                                                      -0.1000    32.6253
  library setup time                                                                    1.0000           -0.1060    32.5193
  data required time                                                                                                32.5193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5193
  data arrival time                                                                                                -25.0745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1731 

  slack (with derating applied) (MET)                                                                     7.4448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6179 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           5.1230                     2.7979 &  24.7979 r
  wbs_dat_i[14] (net)                                    2   0.2981 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7979 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6460   5.1568   1.0500   0.6689   0.9645 &  25.7623 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1500   1.0500            0.0636 &  25.8260 r
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0065   0.1501   1.0500   0.0025   0.0029 &  25.8289 r
  data arrival time                                                                                                 25.8289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.7972 &  33.5401 r
  clock reconvergence pessimism                                                                           0.0000    33.5401
  clock uncertainty                                                                                      -0.1000    33.4401
  library setup time                                                                    1.0000           -0.1209    33.3193
  data required time                                                                                                33.3193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3193
  data arrival time                                                                                                -25.8289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1887 
  total derate : arrival time                                                                            -0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2378 

  slack (with derating applied) (MET)                                                                     7.4904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7282 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          5.5052                     3.0690 &  25.0690 r
  la_data_in[13] (net)                                   2   0.3224 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0690 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4494   5.5235   1.0500   2.3380   2.6583 &  27.7273 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1756   1.0500            0.0680 &  27.7953 r
  mprj/buf_i[141] (net)                                  2   0.0194 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0073   0.1756   1.0500   0.0028   0.0038 &  27.7991 r
  data arrival time                                                                                                 27.7991

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8092 &  35.5521 r
  clock reconvergence pessimism                                                                           0.0000    35.5521
  clock uncertainty                                                                                      -0.1000    35.4521
  library setup time                                                                    1.0000           -0.1347    35.3174
  data required time                                                                                                35.3174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3174
  data arrival time                                                                                                -27.7991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.1300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (MET)                                                                     7.5184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9430 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               4.3032                     2.3833 &  24.3833 r
  io_in[10] (net)                                        2   0.2510 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3833 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4839   4.3217   1.0500   0.5904   0.7916 &  25.1749 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2219   1.0500            0.1756 &  25.3504 r
  mprj/buf_i[202] (net)                                  2   0.0533 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0225   0.2225   1.0500   0.0088   0.0169 &  25.3673 r
  data arrival time                                                                                                 25.3673

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3670 &  33.1099 r
  clock reconvergence pessimism                                                                           0.0000    33.1099
  clock uncertainty                                                                                      -0.1000    33.0099
  library setup time                                                                    1.0000           -0.1161    32.8938
  data required time                                                                                                32.8938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8938
  data arrival time                                                                                                -25.3673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1660 
  total derate : arrival time                                                                            -0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2129 

  slack (with derating applied) (MET)                                                                     7.5265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7394 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                4.8022                     2.6259 &  24.6259 r
  io_in[8] (net)                                         2   0.2794 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6259 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4916   4.8320   1.0500   0.6040   0.8724 &  25.4983 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2208   1.0500            0.1482 &  25.6466 r
  mprj/buf_i[200] (net)                                  2   0.0492 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0395   0.2212   1.0500   0.0148   0.0218 &  25.6684 r
  data arrival time                                                                                                 25.6684

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.6732 &  33.4161 r
  clock reconvergence pessimism                                                                           0.0000    33.4161
  clock uncertainty                                                                                      -0.1000    33.3162
  library setup time                                                                    1.0000           -0.1212    33.1949
  data required time                                                                                                33.1949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1949
  data arrival time                                                                                                -25.6684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1821 
  total derate : arrival time                                                                            -0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (MET)                                                                     7.5265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7583 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               4.3314                     2.4517 &  24.4517 r
  io_in[14] (net)                                        2   0.2526 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4517 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1871   4.3400   1.0500   0.4778   0.6434 &  25.0951 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2316   1.0500            0.1855 &  25.2806 r
  mprj/buf_i[206] (net)                                  2   0.0590 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2324   1.0500   0.0000   0.0084 &  25.2890 r
  data arrival time                                                                                                 25.2890

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3673 &  33.1102 r
  clock reconvergence pessimism                                                                           0.0000    33.1102
  clock uncertainty                                                                                      -0.1000    33.0102
  library setup time                                                                    1.0000           -0.1164    32.8938
  data required time                                                                                                32.8938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8938
  data arrival time                                                                                                -25.2890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1660 
  total derate : arrival time                                                                            -0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (MET)                                                                     7.6048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8107 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             6.1114                     3.4162 &  25.4162 r
  la_oenb[33] (net)                                      2   0.3585 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4162 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2872   6.1310   1.0500   2.2897   2.6298 &  28.0460 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1673   1.0500            0.0208 &  28.0668 r
  mprj/buf_i[97] (net)                                   1   0.0103 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0649   0.1673   1.0500   0.0261   0.0278 &  28.0946 r
  data arrival time                                                                                                 28.0946

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2012 &  35.9441 r
  clock reconvergence pessimism                                                                           0.0000    35.9441
  clock uncertainty                                                                                      -0.1000    35.8441
  library setup time                                                                    1.0000           -0.1347    35.7095
  data required time                                                                                                35.7095
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7095
  data arrival time                                                                                                -28.0946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.1275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4427 

  slack (with derating applied) (MET)                                                                     7.6149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0576 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           4.9822                     2.7407 &  24.7407 r
  wbs_adr_i[24] (net)                                    2   0.2903 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7407 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0627   5.0106   1.0500   0.8333   1.1038 &  25.8445 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1377   1.0500            0.0591 &  25.9036 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1377   1.0500   0.0000   0.0001 &  25.9037 r
  data arrival time                                                                                                 25.9037

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0083 &  33.7512 r
  clock reconvergence pessimism                                                                           0.0000    33.7512
  clock uncertainty                                                                                      -0.1000    33.6512
  library setup time                                                                    1.0000           -0.1218    33.5294
  data required time                                                                                                33.5294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5294
  data arrival time                                                                                                -25.9037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (MET)                                                                     7.6257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8809 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           4.8490                     2.6636 &  24.6636 r
  wbs_adr_i[21] (net)                                    2   0.2823 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6636 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0106   4.8773   1.0500   0.8187   1.0861 &  25.7497 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1656   1.0500            0.0977 &  25.8474 r
  mprj/buf_i[53] (net)                                   2   0.0185 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0426   0.1656   1.0500   0.0169   0.0185 &  25.8659 r
  data arrival time                                                                                                 25.8659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0049 &  33.7478 r
  clock reconvergence pessimism                                                                           0.0000    33.7478
  clock uncertainty                                                                                      -0.1000    33.6478
  library setup time                                                                    1.0000           -0.1240    33.5237
  data required time                                                                                                33.5237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5237
  data arrival time                                                                                                -25.8659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (MET)                                                                     7.6578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9146 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          6.0896                     3.4164 &  25.4164 r
  la_data_in[33] (net)                                   2   0.3577 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4164 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3419   6.1065   1.0500   2.2679   2.5942 &  28.0106 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1577   1.0500            0.0108 &  28.0214 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1577   1.0500   0.0000   0.0002 &  28.0216 r
  data arrival time                                                                                                 28.0216

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2012 &  35.9441 r
  clock reconvergence pessimism                                                                           0.0000    35.9441
  clock uncertainty                                                                                      -0.1000    35.8441
  library setup time                                                                    1.0000           -0.1345    35.7096
  data required time                                                                                                35.7096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7096
  data arrival time                                                                                                -28.0216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.1241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4393 

  slack (with derating applied) (MET)                                                                     7.6880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1273 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           4.9638                     2.7065 &  24.7065 r
  wbs_adr_i[28] (net)                                    2   0.2886 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7065 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6824   4.9976   1.0500   1.0786   1.3829 &  26.0894 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   1.0500            0.0668 &  26.1562 r
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0085   0.1438   1.0500   0.0032   0.0036 &  26.1598 r
  data arrival time                                                                                                 26.1598

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3412 &  34.0841 r
  clock reconvergence pessimism                                                                           0.0000    34.0841
  clock uncertainty                                                                                      -0.1000    33.9841
  library setup time                                                                    1.0000           -0.1282    33.8560
  data required time                                                                                                33.8560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8560
  data arrival time                                                                                                -26.1598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2173 
  total derate : arrival time                                                                            -0.0692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2865 

  slack (with derating applied) (MET)                                                                     7.6962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9827 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              5.8146                     3.2191 &  25.2191 r
  la_oenb[1] (net)                                       2   0.3399 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.2191 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6334   5.8403   1.0500   1.5387   1.8571 &  27.0762 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1613   1.0500            0.0325 &  27.1087 r
  mprj/buf_i[65] (net)                                   2   0.0092 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1613   1.0500   0.0000   0.0003 &  27.1090 r
  data arrival time                                                                                                 27.1090

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.3497 &  35.0926 r
  clock reconvergence pessimism                                                                           0.0000    35.0926
  clock uncertainty                                                                                      -0.1000    34.9926
  library setup time                                                                    1.0000           -0.1340    34.8586
  data required time                                                                                                34.8586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8586
  data arrival time                                                                                                -27.1090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2704 
  total derate : arrival time                                                                            -0.0900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3604 

  slack (with derating applied) (MET)                                                                     7.7496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1100 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            4.2360                     2.3274 &  24.3274 r
  wbs_adr_i[9] (net)                                     2   0.2464 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3274 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3022   4.2599   1.0500   0.1149   0.3269 &  24.6544 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1441   1.0500            0.1142 &  24.7686 r
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1442   1.0500   0.0000   0.0004 &  24.7690 r
  data arrival time                                                                                                 24.7690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9822 &  32.7251 r
  clock reconvergence pessimism                                                                           0.0000    32.7251
  clock uncertainty                                                                                      -0.1000    32.6251
  library setup time                                                                    1.0000           -0.1056    32.5195
  data required time                                                                                                32.5195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5195
  data arrival time                                                                                                -24.7690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1668 

  slack (with derating applied) (MET)                                                                     7.7505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9173 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           5.8572                     3.2306 &  25.2306 r
  la_data_in[8] (net)                                    2   0.3420 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2306 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1497   5.8894   1.0500   1.5725   1.9182 &  27.1488 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1597   1.0500            0.0274 &  27.1761 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0463   0.1597   1.0500   0.0188   0.0200 &  27.1961 r
  data arrival time                                                                                                 27.1961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.4611 &  35.2040 r
  clock reconvergence pessimism                                                                           0.0000    35.2040
  clock uncertainty                                                                                      -0.1000    35.1040
  library setup time                                                                    1.0000           -0.1342    34.9698
  data required time                                                                                                34.9698
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9698
  data arrival time                                                                                                -27.1961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2762 
  total derate : arrival time                                                                            -0.0936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3698 

  slack (with derating applied) (MET)                                                                     7.7736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1435 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             6.2995                     3.4710 &  25.4710 r
  la_oenb[48] (net)                                      2   0.3678 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4710 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.8454   6.3319   1.0500   2.0342   2.4203 &  27.8913 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2245   1.0500            0.0632 &  27.9545 r
  mprj/buf_i[112] (net)                                  2   0.0400 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0393   0.2247   1.0500   0.0158   0.0207 &  27.9752 r
  data arrival time                                                                                                 27.9752

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2461 &  35.9890 r
  clock reconvergence pessimism                                                                           0.0000    35.9890
  clock uncertainty                                                                                      -0.1000    35.8890
  library setup time                                                                    1.0000           -0.1354    35.7536
  data required time                                                                                                35.7536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7536
  data arrival time                                                                                                -27.9752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3176 
  total derate : arrival time                                                                            -0.1193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (MET)                                                                     7.7784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2152 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           4.9494                     2.7169 &  24.7169 r
  wbs_adr_i[15] (net)                                    2   0.2882 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7169 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4549   4.9803   1.0500   0.5870   0.8575 &  25.5744 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1419   1.0500            0.0658 &  25.6402 r
  mprj/buf_i[47] (net)                                   1   0.0051 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1419   1.0500   0.0000   0.0002 &  25.6404 r
  data arrival time                                                                                                 25.6404

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9226 &  33.6656 r
  clock reconvergence pessimism                                                                           0.0000    33.6656
  clock uncertainty                                                                                      -0.1000    33.5656
  library setup time                                                                    1.0000           -0.1221    33.4435
  data required time                                                                                                33.4435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4435
  data arrival time                                                                                                -25.6404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1953 
  total derate : arrival time                                                                            -0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2392 

  slack (with derating applied) (MET)                                                                     7.8031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0423 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           5.1490                     2.8161 &  24.8161 r
  wbs_dat_i[13] (net)                                    2   0.2997 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8161 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2584   5.1814   1.0500   0.5088   0.7897 &  25.6058 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   1.0500            0.0854 &  25.6912 r
  mprj/buf_i[13] (net)                                   2   0.0199 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0360   0.1720   1.0500   0.0146   0.0161 &  25.7073 r
  data arrival time                                                                                                 25.7073

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9985 &  33.7414 r
  clock reconvergence pessimism                                                                           0.0000    33.7414
  clock uncertainty                                                                                      -0.1000    33.6414
  library setup time                                                                    1.0000           -0.1242    33.5172
  data required time                                                                                                33.5172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5172
  data arrival time                                                                                                -25.7073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1993 
  total derate : arrival time                                                                            -0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2417 

  slack (with derating applied) (MET)                                                                     7.8099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0516 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             5.5270                     3.1090 &  25.1090 r
  la_oenb[25] (net)                                      2   0.3247 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1090 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5720   5.5401   1.0500   1.9861   2.2624 &  27.3714 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1496   1.0500            0.0383 &  27.4097 r
  mprj/buf_i[89] (net)                                   1   0.0052 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0450   0.1496   1.0500   0.0182   0.0193 &  27.4290 r
  data arrival time                                                                                                 27.4290

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.7866 &  35.5295 r
  clock reconvergence pessimism                                                                           0.0000    35.5295
  clock uncertainty                                                                                      -0.1000    35.4295
  library setup time                                                                    1.0000           -0.1343    35.2952
  data required time                                                                                                35.2952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2952
  data arrival time                                                                                                -27.4290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2934 
  total derate : arrival time                                                                            -0.1105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (MET)                                                                     7.8662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2700 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             5.9282                     3.3141 &  25.3141 r
  la_oenb[32] (net)                                      2   0.3477 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3141 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9811   5.9468   1.0500   2.1426   2.4660 &  27.7801 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1689   1.0500            0.0347 &  27.8148 r
  mprj/buf_i[96] (net)                                   1   0.0123 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0617   0.1689   1.0500   0.0248   0.0266 &  27.8413 r
  data arrival time                                                                                                 27.8413

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2062 &  35.9491 r
  clock reconvergence pessimism                                                                           0.0000    35.9491
  clock uncertainty                                                                                      -0.1000    35.8491
  library setup time                                                                    1.0000           -0.1347    35.7144
  data required time                                                                                                35.7144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7144
  data arrival time                                                                                                -27.8413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3155 
  total derate : arrival time                                                                            -0.1203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4358 

  slack (with derating applied) (MET)                                                                     7.8731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3089 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            4.1364                     2.2738 &  24.2738 r
  wbs_dat_i[9] (net)                                     2   0.2406 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2738 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.1590   1.0500   0.0000   0.1987 &  24.4725 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1456   1.0500            0.1221 &  24.5946 r
  mprj/buf_i[9] (net)                                    2   0.0126 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0066   0.1456   1.0500   0.0026   0.0032 &  24.5978 r
  data arrival time                                                                                                 24.5978

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9820 &  32.7249 r
  clock reconvergence pessimism                                                                           0.0000    32.7249
  clock uncertainty                                                                                      -0.1000    32.6249
  library setup time                                                                    1.0000           -0.1057    32.5192
  data required time                                                                                                32.5192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5192
  data arrival time                                                                                                -24.5978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1612 

  slack (with derating applied) (MET)                                                                     7.9214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0826 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           4.5694                     2.5124 &  24.5124 r
  wbs_dat_i[22] (net)                                    2   0.2660 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5124 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8231   4.5949   1.0500   0.7294   0.9739 &  25.4863 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1529   1.0500            0.1026 &  25.5888 r
  mprj/buf_i[22] (net)                                   2   0.0133 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1529   1.0500   0.0000   0.0005 &  25.5894 r
  data arrival time                                                                                                 25.5894

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0054 &  33.7483 r
  clock reconvergence pessimism                                                                           0.0000    33.7483
  clock uncertainty                                                                                      -0.1000    33.6483
  library setup time                                                                    1.0000           -0.1237    33.5246
  data required time                                                                                                33.5246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5246
  data arrival time                                                                                                -25.5894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (MET)                                                                     7.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1862 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           4.6168                     2.5407 &  24.5407 r
  wbs_adr_i[23] (net)                                    2   0.2689 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5407 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7056   4.6420   1.0500   0.6916   0.9349 &  25.4756 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1497   1.0500            0.0961 &  25.5717 r
  mprj/buf_i[55] (net)                                   2   0.0114 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0075   0.1497   1.0500   0.0028   0.0034 &  25.5751 r
  data arrival time                                                                                                 25.5751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0063 &  33.7492 r
  clock reconvergence pessimism                                                                           0.0000    33.7492
  clock uncertainty                                                                                      -0.1000    33.6492
  library setup time                                                                    1.0000           -0.1236    33.5256
  data required time                                                                                                33.5256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5256
  data arrival time                                                                                                -25.5751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1997 
  total derate : arrival time                                                                            -0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2489 

  slack (with derating applied) (MET)                                                                     7.9505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1994 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              5.3127                     2.9706 &  24.9706 r
  la_oenb[7] (net)                                       2   0.3114 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.9706 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8148   5.3296   1.0500   1.6123   1.8916 &  26.8622 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1519   1.0500            0.0546 &  26.9168 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1519   1.0500   0.0000   0.0003 &  26.9171 r
  data arrival time                                                                                                 26.9171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.3708 &  35.1137 r
  clock reconvergence pessimism                                                                           0.0000    35.1137
  clock uncertainty                                                                                      -0.1000    35.0137
  library setup time                                                                    1.0000           -0.1339    34.8798
  data required time                                                                                                34.8798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8798
  data arrival time                                                                                                -26.9171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2715 
  total derate : arrival time                                                                            -0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3642 

  slack (with derating applied) (MET)                                                                     7.9627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3269 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           4.7870                     2.6352 &  24.6352 r
  la_data_in[1] (net)                                    2   0.2789 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6352 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5689   4.8132   1.0500   1.0130   1.2803 &  25.9155 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1454   1.0500            0.0805 &  25.9960 r
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1454   1.0500   0.0000   0.0003 &  25.9963 r
  data arrival time                                                                                                 25.9963

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   2.4675 &  34.2104 r
  clock reconvergence pessimism                                                                           0.0000    34.2104
  clock uncertainty                                                                                      -0.1000    34.1104
  library setup time                                                                    1.0000           -0.1294    33.9810
  data required time                                                                                                33.9810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9810
  data arrival time                                                                                                -25.9963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2239 
  total derate : arrival time                                                                            -0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2888 

  slack (with derating applied) (MET)                                                                     7.9847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2734 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          5.4579                     3.0607 &  25.0607 r
  la_data_in[27] (net)                                   2   0.3203 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0607 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4107   5.4726   1.0500   1.8751   2.1513 &  27.2120 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1673   1.0500            0.0630 &  27.2750 r
  mprj/buf_i[155] (net)                                  2   0.0149 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0598   0.1674   1.0500   0.0237   0.0254 &  27.3004 r
  data arrival time                                                                                                 27.3004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7858 &  35.5287 r
  clock reconvergence pessimism                                                                           0.0000    35.5287
  clock uncertainty                                                                                      -0.1000    35.4287
  library setup time                                                                    1.0000           -0.1345    35.2942
  data required time                                                                                                35.2942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2942
  data arrival time                                                                                                -27.3004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2933 
  total derate : arrival time                                                                            -0.1067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4000 

  slack (with derating applied) (MET)                                                                     7.9937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3937 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               3.9002                     2.1785 &  24.1785 r
  io_in[13] (net)                                        2   0.2279 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1785 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8959   3.9126   1.0500   0.3622   0.5213 &  24.6997 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2112   1.0500            0.1924 &  24.8921 r
  mprj/buf_i[205] (net)                                  2   0.0508 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2117   1.0500   0.0000   0.0064 &  24.8985 r
  data arrival time                                                                                                 24.8985

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3723 &  33.1152 r
  clock reconvergence pessimism                                                                           0.0000    33.1152
  clock uncertainty                                                                                      -0.1000    33.0152
  library setup time                                                                    1.0000           -0.1158    32.8994
  data required time                                                                                                32.8994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8994
  data arrival time                                                                                                -24.8985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1663 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2006 

  slack (with derating applied) (MET)                                                                     8.0009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2015 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             5.7520                     3.2185 &  25.2185 r
  la_oenb[31] (net)                                      2   0.3374 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2185 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8865   5.7694   1.0500   2.1306   2.4416 &  27.6601 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1506   1.0500            0.0244 &  27.6845 r
  mprj/buf_i[95] (net)                                   1   0.0041 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1506   1.0500   0.0000   0.0001 &  27.6846 r
  data arrival time                                                                                                 27.6846

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2180 &  35.9609 r
  clock reconvergence pessimism                                                                           0.0000    35.9609
  clock uncertainty                                                                                      -0.1000    35.8609
  library setup time                                                                    1.0000           -0.1344    35.7265
  data required time                                                                                                35.7265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7265
  data arrival time                                                                                                -27.6846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3161 
  total derate : arrival time                                                                            -0.1174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4335 

  slack (with derating applied) (MET)                                                                     8.0419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4754 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           4.6064                     2.5332 &  24.5332 r
  wbs_adr_i[25] (net)                                    2   0.2682 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5332 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5664   4.6323   1.0500   0.6313   0.8730 &  25.4062 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1360   1.0500            0.0818 &  25.4880 r
  mprj/buf_i[57] (net)                                   1   0.0046 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1360   1.0500   0.0000   0.0002 &  25.4882 r
  data arrival time                                                                                                 25.4882

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0085 &  33.7514 r
  clock reconvergence pessimism                                                                           0.0000    33.7514
  clock uncertainty                                                                                      -0.1000    33.6514
  library setup time                                                                    1.0000           -0.1213    33.5301
  data required time                                                                                                33.5301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5301
  data arrival time                                                                                                -25.4882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2453 

  slack (with derating applied) (MET)                                                                     8.0419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2872 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             5.6645                     3.1821 &  25.1821 r
  la_oenb[14] (net)                                      2   0.3327 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1821 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0218   5.6789   1.0500   1.6913   1.9647 &  27.1468 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1935   1.0500            0.0764 &  27.2232 r
  mprj/buf_i[78] (net)                                   2   0.0289 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0533   0.1936   1.0500   0.0216   0.0240 &  27.2471 r
  data arrival time                                                                                                 27.2471

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8009 &  35.5438 r
  clock reconvergence pessimism                                                                           0.0000    35.5438
  clock uncertainty                                                                                      -0.1000    35.4438
  library setup time                                                                    1.0000           -0.1349    35.3089
  data required time                                                                                                35.3089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3089
  data arrival time                                                                                                -27.2471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2941 
  total derate : arrival time                                                                            -0.0983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3925 

  slack (with derating applied) (MET)                                                                     8.0618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4542 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           4.4964                     2.4758 &  24.4758 r
  wbs_dat_i[23] (net)                                    2   0.2618 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4758 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5232   4.5204   1.0500   0.6149   0.8467 &  25.3226 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1393   1.0500            0.0925 &  25.4150 r
  mprj/buf_i[23] (net)                                   1   0.0069 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0102   0.1393   1.0500   0.0039   0.0044 &  25.4194 r
  data arrival time                                                                                                 25.4194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0079 &  33.7508 r
  clock reconvergence pessimism                                                                           0.0000    33.7508
  clock uncertainty                                                                                      -0.1000    33.6508
  library setup time                                                                    1.0000           -0.1222    33.5286
  data required time                                                                                                33.5286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5286
  data arrival time                                                                                                -25.4194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1998 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2447 

  slack (with derating applied) (MET)                                                                     8.1092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3539 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               7.1631                     3.7783 &  25.7783 r
  io_in[34] (net)                                        2   0.4122 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7783 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0372   7.2263   1.0500   0.8277   1.3938 &  27.1721 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3038   1.0500            0.0698 &  27.2419 r
  mprj/buf_i[226] (net)                                  2   0.0686 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0429   0.3057   1.0500   0.0174   0.0323 &  27.2742 r
  data arrival time                                                                                                 27.2742

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.9967 &  35.7396 r
  clock reconvergence pessimism                                                                           0.0000    35.7396
  clock uncertainty                                                                                      -0.1000    35.6396
  library setup time                                                                    1.0000           -0.1365    35.5031
  data required time                                                                                                35.5031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5031
  data arrival time                                                                                                -27.2742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3757 

  slack (with derating applied) (MET)                                                                     8.2290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6046 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          5.5411                     3.0786 &  25.0786 r
  la_data_in[35] (net)                                   2   0.3242 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0786 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9210   5.5624   1.0500   2.0133   2.3294 &  27.4081 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1576   1.0500            0.0461 &  27.4542 r
  mprj/buf_i[163] (net)                                  2   0.0092 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1576   1.0500   0.0000   0.0003 &  27.4545 r
  data arrival time                                                                                                 27.4545

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2012 &  35.9441 r
  clock reconvergence pessimism                                                                           0.0000    35.9441
  clock uncertainty                                                                                      -0.1000    35.8441
  library setup time                                                                    1.0000           -0.1345    35.7096
  data required time                                                                                                35.7096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7096
  data arrival time                                                                                                -27.4545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.1131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4283 

  slack (with derating applied) (MET)                                                                     8.2551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6834 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             5.5329                     3.1033 &  25.1033 r
  la_oenb[61] (net)                                      2   0.3248 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1033 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6179   5.5490   1.0500   1.0679   1.3364 &  26.4397 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2747   1.0500            0.1438 &  26.5834 r
  mprj/buf_i[125] (net)                                  2   0.0725 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2764   1.0500   0.0000   0.0143 &  26.5977 r
  data arrival time                                                                                                 26.5977

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3471 &  35.0900 r
  clock reconvergence pessimism                                                                           0.0000    35.0900
  clock uncertainty                                                                                      -0.1000    34.9900
  library setup time                                                                    1.0000           -0.1356    34.8544
  data required time                                                                                                34.8544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8544
  data arrival time                                                                                                -26.5977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2702 
  total derate : arrival time                                                                            -0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3414 

  slack (with derating applied) (MET)                                                                     8.2567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5981 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          5.6363                     3.1465 &  25.1465 r
  la_data_in[28] (net)                                   2   0.3303 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1465 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6264   5.6546   1.0500   1.9576   2.2602 &  27.4067 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   1.0500            0.0574 &  27.4641 r
  mprj/buf_i[156] (net)                                  2   0.0168 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0512   0.1730   1.0500   0.0207   0.0224 &  27.4864 r
  data arrival time                                                                                                 27.4864

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2370 &  35.9799 r
  clock reconvergence pessimism                                                                           0.0000    35.9799
  clock uncertainty                                                                                      -0.1000    35.8799
  library setup time                                                                    1.0000           -0.1347    35.7452
  data required time                                                                                                35.7452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7452
  data arrival time                                                                                                -27.4864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.1114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4285 

  slack (with derating applied) (MET)                                                                     8.2587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6872 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           4.7218                     2.6181 &  24.6181 r
  la_data_in[0] (net)                                    2   0.2758 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6181 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3004   4.7435   1.0500   0.8454   1.0873 &  25.7054 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   1.0500            0.0805 &  25.7859 r
  mprj/buf_i[128] (net)                                  1   0.0065 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1415   1.0500   0.0000   0.0001 &  25.7860 r
  data arrival time                                                                                                 25.7860

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   2.5458 &  34.2887 r
  clock reconvergence pessimism                                                                           0.0000    34.2887
  clock uncertainty                                                                                      -0.1000    34.1887
  library setup time                                                                    1.0000           -0.1293    34.0594
  data required time                                                                                                34.0594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0594
  data arrival time                                                                                                -25.7860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2281 
  total derate : arrival time                                                                            -0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2837 

  slack (with derating applied) (MET)                                                                     8.2734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5571 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          5.4678                     3.0669 &  25.0669 r
  la_data_in[10] (net)                                   2   0.3209 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0669 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7426   5.4820   1.0500   1.1293   1.3718 &  26.4387 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   1.0500            0.0734 &  26.5121 r
  mprj/buf_i[138] (net)                                  2   0.0214 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0313   0.1784   1.0500   0.0126   0.0141 &  26.5263 r
  data arrival time                                                                                                 26.5263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3461 &  35.0890 r
  clock reconvergence pessimism                                                                           0.0000    35.0890
  clock uncertainty                                                                                      -0.1000    34.9890
  library setup time                                                                    1.0000           -0.1342    34.8548
  data required time                                                                                                34.8548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8548
  data arrival time                                                                                                -26.5263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2702 
  total derate : arrival time                                                                            -0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3397 

  slack (with derating applied) (MET)                                                                     8.3285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6682 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             5.5617                     3.1007 &  25.1007 r
  la_oenb[34] (net)                                      2   0.3258 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1007 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2938   5.5807   1.0500   1.7920   2.0911 &  27.1917 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1834   1.0500            0.0723 &  27.2641 r
  mprj/buf_i[98] (net)                                   2   0.0236 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0216   0.1834   1.0500   0.0085   0.0100 &  27.2741 r
  data arrival time                                                                                                 27.2741

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2176 &  35.9605 r
  clock reconvergence pessimism                                                                           0.0000    35.9605
  clock uncertainty                                                                                      -0.1000    35.8605
  library setup time                                                                    1.0000           -0.1349    35.7256
  data required time                                                                                                35.7256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7256
  data arrival time                                                                                                -27.2741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3161 
  total derate : arrival time                                                                            -0.1035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4196 

  slack (with derating applied) (MET)                                                                     8.4516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8711 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           4.7980                     2.6227 &  24.6227 r
  wbs_adr_i[30] (net)                                    2   0.2791 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6227 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1244   4.8282   1.0500   0.8634   1.1401 &  25.7628 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1425   1.0500            0.0763 &  25.8391 r
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0182   0.1425   1.0500   0.0072   0.0079 &  25.8469 r
  data arrival time                                                                                                 25.8469

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.9100 &  34.6529 r
  clock reconvergence pessimism                                                                           0.0000    34.6529
  clock uncertainty                                                                                      -0.1000    34.5529
  library setup time                                                                    1.0000           -0.1319    34.4210
  data required time                                                                                                34.4210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4210
  data arrival time                                                                                                -25.8469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2472 
  total derate : arrival time                                                                            -0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3055 

  slack (with derating applied) (MET)                                                                     8.5740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8796 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           4.5610                     2.4914 &  24.4914 r
  wbs_dat_i[27] (net)                                    2   0.2651 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4914 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9389   4.5896   1.0500   0.3799   0.6254 &  25.1168 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1536   1.0500            0.1036 &  25.2204 r
  mprj/buf_i[27] (net)                                   2   0.0137 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1536   1.0500   0.0000   0.0005 &  25.2209 r
  data arrival time                                                                                                 25.2209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.2809 &  34.0238 r
  clock reconvergence pessimism                                                                           0.0000    34.0238
  clock uncertainty                                                                                      -0.1000    33.9238
  library setup time                                                                    1.0000           -0.1278    33.7960
  data required time                                                                                                33.7960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7960
  data arrival time                                                                                                -25.2209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2141 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2489 

  slack (with derating applied) (MET)                                                                     8.5751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8240 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           4.4246                     2.4220 &  24.4220 r
  wbs_adr_i[29] (net)                                    2   0.2573 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4220 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2587   4.4506   1.0500   0.5113   0.7479 &  25.1699 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1337   1.0500            0.0910 &  25.2609 r
  mprj/buf_i[61] (net)                                   1   0.0046 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1337   1.0500   0.0000   0.0002 &  25.2611 r
  data arrival time                                                                                                 25.2611

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3404 &  34.0833 r
  clock reconvergence pessimism                                                                           0.0000    34.0833
  clock uncertainty                                                                                      -0.1000    33.9833
  library setup time                                                                    1.0000           -0.1253    33.8580
  data required time                                                                                                33.8580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8580
  data arrival time                                                                                                -25.2611
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2173 
  total derate : arrival time                                                                            -0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (MET)                                                                     8.5970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8542 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             5.6788                     3.1810 &  25.1810 r
  la_oenb[39] (net)                                      2   0.3333 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1810 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0216   5.6975   1.0500   1.5665   1.8589 &  27.0399 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1703   1.0500            0.0522 &  27.0920 r
  mprj/buf_i[103] (net)                                  2   0.0149 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0203   0.1703   1.0500   0.0081   0.0091 &  27.1011 r
  data arrival time                                                                                                 27.1011

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1945 &  35.9374 r
  clock reconvergence pessimism                                                                           0.0000    35.9374
  clock uncertainty                                                                                      -0.1000    35.8374
  library setup time                                                                    1.0000           -0.1347    35.7027
  data required time                                                                                                35.7027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7027
  data arrival time                                                                                                -27.1011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3148 
  total derate : arrival time                                                                            -0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4063 

  slack (with derating applied) (MET)                                                                     8.6016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0079 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           4.5590                     2.5099 &  24.5099 r
  wbs_adr_i[26] (net)                                    2   0.2655 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5099 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3726   4.5833   1.0500   0.5536   0.7855 &  25.2954 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   1.0500            0.0847 &  25.3801 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   1.0500   0.0000   0.0002 &  25.3803 r
  data arrival time                                                                                                 25.3803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.4675 &  34.2104 r
  clock reconvergence pessimism                                                                           0.0000    34.2104
  clock uncertainty                                                                                      -0.1000    34.1104
  library setup time                                                                    1.0000           -0.1270    33.9833
  data required time                                                                                                33.9833
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9833
  data arrival time                                                                                                -25.3803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2239 
  total derate : arrival time                                                                            -0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2654 

  slack (with derating applied) (MET)                                                                     8.6030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8684 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           4.3111                     2.3653 &  24.3653 r
  wbs_dat_i[12] (net)                                    2   0.2507 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3653 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3310   4.3368   1.0500   0.1321   0.3491 &  24.7144 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1416   1.0500            0.1066 &  24.8210 r
  mprj/buf_i[12] (net)                                   1   0.0093 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0071   0.1416   1.0500   0.0027   0.0031 &  24.8241 r
  data arrival time                                                                                                 24.8241

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9993 &  33.7422 r
  clock reconvergence pessimism                                                                           0.0000    33.7422
  clock uncertainty                                                                                      -0.1000    33.6422
  library setup time                                                                    1.0000           -0.1229    33.5193
  data required time                                                                                                33.5193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5193
  data arrival time                                                                                                -24.8241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1993 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2212 

  slack (with derating applied) (MET)                                                                     8.6952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9164 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           4.4981                     2.4693 &  24.4693 r
  wbs_adr_i[27] (net)                                    2   0.2617 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4693 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6471   4.5241   1.0500   0.2630   0.4861 &  24.9554 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   1.0500            0.0868 &  25.0422 r
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1343   1.0500   0.0000   0.0001 &  25.0423 r
  data arrival time                                                                                                 25.0423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.2389 &  33.9818 r
  clock reconvergence pessimism                                                                           0.0000    33.9818
  clock uncertainty                                                                                      -0.1000    33.8818
  library setup time                                                                    1.0000           -0.1243    33.7575
  data required time                                                                                                33.7575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7575
  data arrival time                                                                                                -25.0423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2119 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2392 

  slack (with derating applied) (MET)                                                                     8.7153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9545 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             5.4222                     3.0246 &  25.0246 r
  la_oenb[35] (net)                                      2   0.3176 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0246 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8505   5.4410   1.0500   1.5812   1.8659 &  26.8905 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1479   1.0500            0.0427 &  26.9332 r
  mprj/buf_i[99] (net)                                   1   0.0050 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1479   1.0500   0.0000   0.0001 &  26.9333 r
  data arrival time                                                                                                 26.9333

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   4.2011 &  35.9440 r
  clock reconvergence pessimism                                                                           0.0000    35.9440
  clock uncertainty                                                                                      -0.1000    35.8440
  library setup time                                                                    1.0000           -0.1344    35.7096
  data required time                                                                                                35.7096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7096
  data arrival time                                                                                                -26.9333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4061 

  slack (with derating applied) (MET)                                                                     8.7763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1824 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           4.2133                     2.3246 &  24.3246 r
  wbs_dat_i[26] (net)                                    2   0.2454 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3246 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0057   4.2336   1.0500   0.4100   0.6137 &  24.9383 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   1.0500            0.1009 &  25.0392 r
  mprj/buf_i[26] (net)                                   1   0.0043 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1300   1.0500   0.0000   0.0002 &  25.0394 r
  data arrival time                                                                                                 25.0394

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3358 &  34.0787 r
  clock reconvergence pessimism                                                                           0.0000    34.0787
  clock uncertainty                                                                                      -0.1000    33.9787
  library setup time                                                                    1.0000           -0.1242    33.8545
  data required time                                                                                                33.8545
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8545
  data arrival time                                                                                                -25.0394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2170 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2511 

  slack (with derating applied) (MET)                                                                     8.8151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0662 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           4.9905                     2.7416 &  24.7416 r
  la_data_in[4] (net)                                    2   0.2907 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7416 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3504   5.0201   1.0500   0.9140   1.1948 &  25.9363 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   1.0500            0.0692 &  26.0055 r
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0429   0.1472   1.0500   0.0174   0.0185 &  26.0240 r
  data arrival time                                                                                                 26.0240

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3489 &  35.0918 r
  clock reconvergence pessimism                                                                           0.0000    35.0918
  clock uncertainty                                                                                      -0.1000    34.9918
  library setup time                                                                    1.0000           -0.1338    34.8579
  data required time                                                                                                34.8579
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8579
  data arrival time                                                                                                -26.0240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2703 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3314 

  slack (with derating applied) (MET)                                                                     8.8339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1653 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           4.0133                     2.2058 &  24.2058 r
  wbs_dat_i[18] (net)                                    2   0.2333 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2058 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2271   4.0344   1.0500   0.0880   0.2781 &  24.4839 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1488   1.0500            0.1330 &  24.6169 r
  mprj/buf_i[18] (net)                                   2   0.0151 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0420   0.1488   1.0500   0.0169   0.0183 &  24.6352 r
  data arrival time                                                                                                 24.6352

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0036 &  33.7465 r
  clock reconvergence pessimism                                                                           0.0000    33.7465
  clock uncertainty                                                                                      -0.1000    33.6465
  library setup time                                                                    1.0000           -0.1236    33.5229
  data required time                                                                                                33.5229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5229
  data arrival time                                                                                                -24.6352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2200 

  slack (with derating applied) (MET)                                                                     8.8877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1076 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             5.3933                     2.9760 &  24.9760 r
  la_oenb[41] (net)                                      2   0.3147 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9760 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3922   5.4199   1.0500   1.3851   1.6876 &  26.6636 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1665   1.0500            0.0654 &  26.7290 r
  mprj/buf_i[105] (net)                                  2   0.0148 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0755   0.1665   1.0500   0.0296   0.0317 &  26.7607 r
  data arrival time                                                                                                 26.7607

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1745 &  35.9174 r
  clock reconvergence pessimism                                                                           0.0000    35.9174
  clock uncertainty                                                                                      -0.1000    35.8174
  library setup time                                                                    1.0000           -0.1347    35.6827
  data required time                                                                                                35.6827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6827
  data arrival time                                                                                                -26.7607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3138 
  total derate : arrival time                                                                            -0.0850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3988 

  slack (with derating applied) (MET)                                                                     8.9220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3208 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.9083                     2.6944 &  24.6944 r
  la_data_in[46] (net)                                   2   0.2857 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6944 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7567   4.9374   1.0500   1.1258   1.4083 &  26.1027 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2265   1.0500            0.1482 &  26.2509 r
  mprj/buf_i[174] (net)                                  2   0.0520 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2098   0.2268   1.0500   0.0856   0.0946 &  26.3455 r
  data arrival time                                                                                                 26.3455

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7627 &  35.5056 r
  clock reconvergence pessimism                                                                           0.0000    35.5056
  clock uncertainty                                                                                      -0.1000    35.4056
  library setup time                                                                    1.0000           -0.1353    35.2702
  data required time                                                                                                35.2702
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2702
  data arrival time                                                                                                -26.3455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2921 
  total derate : arrival time                                                                            -0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3707 

  slack (with derating applied) (MET)                                                                     8.9247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2954 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               5.5969                     3.0767 &  25.0767 r
  io_in[28] (net)                                        2   0.3263 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0767 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8371   5.6290   1.0500   1.1605   1.4760 &  26.5527 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2202   1.0500            0.0989 &  26.6515 r
  mprj/buf_i[220] (net)                                  2   0.0426 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2208   1.0500   0.0000   0.0064 &  26.6579 r
  data arrival time                                                                                                 26.6579

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0843 &  35.8272 r
  clock reconvergence pessimism                                                                           0.0000    35.8272
  clock uncertainty                                                                                      -0.1000    35.7272
  library setup time                                                                    1.0000           -0.1354    35.5918
  data required time                                                                                                35.5918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5918
  data arrival time                                                                                                -26.6579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3090 
  total derate : arrival time                                                                            -0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3843 

  slack (with derating applied) (MET)                                                                     8.9339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3182 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              4.3002                     2.3714 &  24.3714 r
  la_oenb[5] (net)                                       2   0.2504 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3714 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2430   4.3212   1.0500   0.5046   0.7185 &  25.0899 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1379   1.0500            0.1037 &  25.1936 r
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0042   0.1379   1.0500   0.0016   0.0018 &  25.1954 r
  data arrival time                                                                                                 25.1954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.6439 &  34.3868 r
  clock reconvergence pessimism                                                                           0.0000    34.3868
  clock uncertainty                                                                                      -0.1000    34.2868
  library setup time                                                                    1.0000           -0.1290    34.1578
  data required time                                                                                                34.1578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1578
  data arrival time                                                                                                -25.1954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2332 
  total derate : arrival time                                                                            -0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2725 

  slack (with derating applied) (MET)                                                                     8.9623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2348 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.8086                     1.5668 &  23.5668 r
  io_in[12] (net)                                        2   0.1634 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5668 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8160   1.0500   0.0000   0.0927 &  23.6595 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1941   1.0500            0.2372 &  23.8967 r
  mprj/buf_i[204] (net)                                  2   0.0493 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1948   1.0500   0.0000   0.0075 &  23.9042 r
  data arrival time                                                                                                 23.9042

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3716 &  33.1145 r
  clock reconvergence pessimism                                                                           0.0000    33.1145
  clock uncertainty                                                                                      -0.1000    33.0145
  library setup time                                                                    1.0000           -0.1152    32.8993
  data required time                                                                                                32.8993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8993
  data arrival time                                                                                                -23.9042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1663 
  total derate : arrival time                                                                            -0.0161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1823 

  slack (with derating applied) (MET)                                                                     8.9951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1774 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.7644                     2.6158 &  24.6158 r
  la_data_in[62] (net)                                   2   0.2773 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6158 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5209   4.7932   1.0500   0.6153   0.8775 &  25.4933 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3221   1.0500            0.2171 &  25.7104 r
  mprj/buf_i[190] (net)                                  2   0.1038 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2924   0.3241   1.0500   0.1217   0.1452 &  25.8556 r
  data arrival time                                                                                                 25.8556

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3467 &  35.0896 r
  clock reconvergence pessimism                                                                           0.0000    35.0896
  clock uncertainty                                                                                      -0.1000    34.9896
  library setup time                                                                    1.0000           -0.1362    34.8533
  data required time                                                                                                34.8533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8533
  data arrival time                                                                                                -25.8556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2702 
  total derate : arrival time                                                                            -0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3293 

  slack (with derating applied) (MET)                                                                     8.9977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3270 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             4.0055                     2.2436 &  24.2436 r
  la_oenb[19] (net)                                      2   0.2344 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2436 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3473   4.0162   1.0500   1.3432   1.5460 &  25.7896 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1437   1.0500            0.1290 &  25.9186 r
  mprj/buf_i[83] (net)                                   2   0.0125 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0202   0.1437   1.0500   0.0080   0.0088 &  25.9275 r
  data arrival time                                                                                                 25.9275

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.5270 &  35.2699 r
  clock reconvergence pessimism                                                                           0.0000    35.2699
  clock uncertainty                                                                                      -0.1000    35.1699
  library setup time                                                                    1.0000           -0.1340    35.0359
  data required time                                                                                                35.0359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0359
  data arrival time                                                                                                -25.9275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2797 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3599 

  slack (with derating applied) (MET)                                                                     9.1085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4684 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             4.3035                     2.4205 &  24.4205 r
  la_oenb[10] (net)                                      2   0.2523 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4205 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4934   4.3132   1.0500   0.9981   1.1898 &  25.6103 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1605   1.0500            0.1272 &  25.7376 r
  mprj/buf_i[74] (net)                                   2   0.0201 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.1605   1.0500   0.0024   0.0034 &  25.7410 r
  data arrival time                                                                                                 25.7410

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.3466 &  35.0896 r
  clock reconvergence pessimism                                                                           0.0000    35.0896
  clock uncertainty                                                                                      -0.1000    34.9896
  library setup time                                                                    1.0000           -0.1340    34.8556
  data required time                                                                                                34.8556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8556
  data arrival time                                                                                                -25.7410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2702 
  total derate : arrival time                                                                            -0.0629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (MET)                                                                     9.1146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4477 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.9918                     2.2364 &  24.2364 r
  la_oenb[15] (net)                                      2   0.2336 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2364 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8017   4.0021   1.0500   1.5742   1.7849 &  26.0212 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1555   1.0500            0.1413 &  26.1625 r
  mprj/buf_i[79] (net)                                   2   0.0195 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0204   0.1555   1.0500   0.0081   0.0093 &  26.1718 r
  data arrival time                                                                                                 26.1718

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.8082 &  35.5511 r
  clock reconvergence pessimism                                                                           0.0000    35.5511
  clock uncertainty                                                                                      -0.1000    35.4511
  library setup time                                                                    1.0000           -0.1344    35.3167
  data required time                                                                                                35.3167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3167
  data arrival time                                                                                                -26.1718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2945 
  total derate : arrival time                                                                            -0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (MET)                                                                     9.1449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5316 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             4.5872                     2.5110 &  24.5110 r
  la_oenb[63] (net)                                      2   0.2668 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5110 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9606   4.6155   1.0500   0.3906   0.6398 &  25.1508 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2797   1.0500            0.1980 &  25.3488 r
  mprj/buf_i[127] (net)                                  2   0.0819 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1170   0.2820   1.0500   0.0450   0.0638 &  25.4126 r
  data arrival time                                                                                                 25.4126

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.0584 &  34.8013 r
  clock reconvergence pessimism                                                                           0.0000    34.8013
  clock uncertainty                                                                                      -0.1000    34.7013
  library setup time                                                                    1.0000           -0.1351    34.5663
  data required time                                                                                                34.5663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5663
  data arrival time                                                                                                -25.4126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2550 
  total derate : arrival time                                                                            -0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2980 

  slack (with derating applied) (MET)                                                                     9.1537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4516 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           4.0494                     2.2316 &  24.2316 r
  wbs_dat_i[25] (net)                                    2   0.2356 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2316 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4001   4.0698   1.0500   0.1625   0.3520 &  24.5836 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1266   1.0500            0.1078 &  24.6914 r
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1266   1.0500   0.0000   0.0002 &  24.6916 r
  data arrival time                                                                                                 24.6916

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3358 &  34.0787 r
  clock reconvergence pessimism                                                                           0.0000    34.0787
  clock uncertainty                                                                                      -0.1000    33.9787
  library setup time                                                                    1.0000           -0.1232    33.8555
  data required time                                                                                                33.8555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8555
  data arrival time                                                                                                -24.6916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2170 
  total derate : arrival time                                                                            -0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2389 

  slack (with derating applied) (MET)                                                                     9.1639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4029 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             4.6447                     2.5399 &  24.5399 r
  la_oenb[62] (net)                                      2   0.2701 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5399 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3394   4.6733   1.0500   0.5438   0.8048 &  25.3448 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2876   1.0500            0.2006 &  25.5453 r
  mprj/buf_i[126] (net)                                  2   0.0859 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1335   0.2894   1.0500   0.0539   0.0724 &  25.6177 r
  data arrival time                                                                                                 25.6177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.2983 &  35.0412 r
  clock reconvergence pessimism                                                                           0.0000    35.0412
  clock uncertainty                                                                                      -0.1000    34.9412
  library setup time                                                                    1.0000           -0.1357    34.8055
  data required time                                                                                                34.8055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8055
  data arrival time                                                                                                -25.6177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2677 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3190 

  slack (with derating applied) (MET)                                                                     9.1878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5068 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          4.1418                     2.3377 &  24.3377 r
  la_data_in[18] (net)                                   2   0.2411 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3377 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5207   4.1511   1.0500   0.9789   1.1643 &  25.5020 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1402   1.0500            0.1168 &  25.6189 r
  mprj/buf_i[146] (net)                                  2   0.0099 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0053   0.1402   1.0500   0.0020   0.0024 &  25.6213 r
  data arrival time                                                                                                 25.6213

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3435 &  35.0864 r
  clock reconvergence pessimism                                                                           0.0000    35.0864
  clock uncertainty                                                                                      -0.1000    34.9864
  library setup time                                                                    1.0000           -0.1327    34.8537
  data required time                                                                                                34.8537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8537
  data arrival time                                                                                                -25.6213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2701 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3312 

  slack (with derating applied) (MET)                                                                     9.2325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5636 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          4.4747                     2.4560 &  24.4560 r
  la_data_in[63] (net)                                   2   0.2603 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4560 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0585   4.5016   1.0500   0.4314   0.6700 &  25.1260 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3370   1.0500            0.2404 &  25.3664 r
  mprj/buf_i[191] (net)                                  2   0.1133 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3361   0.3400   1.0500   0.1442   0.1727 &  25.5391 r
  data arrival time                                                                                                 25.5391

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.2983 &  35.0412 r
  clock reconvergence pessimism                                                                           0.0000    35.0412
  clock uncertainty                                                                                      -0.1000    34.9412
  library setup time                                                                    1.0000           -0.1370    34.8042
  data required time                                                                                                34.8042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8042
  data arrival time                                                                                                -25.5391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2677 
  total derate : arrival time                                                                            -0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (MET)                                                                     9.2651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5844 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             5.1316                     2.8024 &  24.8024 r
  la_oenb[51] (net)                                      2   0.2986 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8024 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8335   5.1659   1.0500   1.1574   1.4733 &  26.2757 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2277   1.0500            0.1358 &  26.4114 r
  mprj/buf_i[115] (net)                                  2   0.0507 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1544   0.2280   1.0500   0.0628   0.0710 &  26.4824 r
  data arrival time                                                                                                 26.4824

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2467 &  35.9896 r
  clock reconvergence pessimism                                                                           0.0000    35.9896
  clock uncertainty                                                                                      -0.1000    35.8896
  library setup time                                                                    1.0000           -0.1354    35.7541
  data required time                                                                                                35.7541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7541
  data arrival time                                                                                                -26.4824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3176 
  total derate : arrival time                                                                            -0.0800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3976 

  slack (with derating applied) (MET)                                                                     9.2717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6693 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               6.5107                     3.4534 &  25.4534 r
  io_in[36] (net)                                        2   0.3752 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4534 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.5605   1.0500   0.0000   0.4925 &  25.9459 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2759   1.0500            0.0912 &  26.0371 r
  mprj/buf_i[228] (net)                                  2   0.0660 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0225   0.2776   1.0500   0.0086   0.0221 &  26.0592 r
  data arrival time                                                                                                 26.0592

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8421 &  35.5851 r
  clock reconvergence pessimism                                                                           0.0000    35.5851
  clock uncertainty                                                                                      -0.1000    35.4851
  library setup time                                                                    1.0000           -0.1361    35.3490
  data required time                                                                                                35.3490
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3490
  data arrival time                                                                                                -26.0592
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2963 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3252 

  slack (with derating applied) (MET)                                                                     9.2898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6149 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           4.1870                     2.3120 &  24.3120 r
  wbs_adr_i[31] (net)                                    2   0.2439 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3120 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0371   4.2064   1.0500   0.4233   0.6232 &  24.9352 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1510   1.0500            0.1247 &  25.0599 r
  mprj/buf_i[63] (net)                                   2   0.0151 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0403   0.1510   1.0500   0.0164   0.0178 &  25.0776 r
  data arrival time                                                                                                 25.0776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.8597 &  34.6026 r
  clock reconvergence pessimism                                                                           0.0000    34.6026
  clock uncertainty                                                                                      -0.1000    34.5026
  library setup time                                                                    1.0000           -0.1322    34.3704
  data required time                                                                                                34.3704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3704
  data arrival time                                                                                                -25.0776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2446 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2811 

  slack (with derating applied) (MET)                                                                     9.2928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5738 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          4.8862                     2.6707 &  24.6707 r
  la_data_in[39] (net)                                   2   0.2842 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6707 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3109   4.9173   1.0500   1.3084   1.6129 &  26.2836 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1540   1.0500            0.0834 &  26.3669 r
  mprj/buf_i[167] (net)                                  2   0.0117 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0296   0.1540   1.0500   0.0120   0.0130 &  26.3799 r
  data arrival time                                                                                                 26.3799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1955 &  35.9384 r
  clock reconvergence pessimism                                                                           0.0000    35.9384
  clock uncertainty                                                                                      -0.1000    35.8384
  library setup time                                                                    1.0000           -0.1345    35.7039
  data required time                                                                                                35.7039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7039
  data arrival time                                                                                                -26.3799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3149 
  total derate : arrival time                                                                            -0.0814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3963 

  slack (with derating applied) (MET)                                                                     9.3240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7203 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               4.0192                     2.2577 &  24.2577 r
  io_in[16] (net)                                        2   0.2354 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2577 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4265   4.0275   1.0500   0.5619   0.7170 &  24.9747 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2089   1.0500            0.1841 &  25.1588 r
  mprj/buf_i[208] (net)                                  2   0.0488 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2093   1.0500   0.0000   0.0064 &  25.1652 r
  data arrival time                                                                                                 25.1652

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.0587 &  34.8016 r
  clock reconvergence pessimism                                                                           0.0000    34.8016
  clock uncertainty                                                                                      -0.1000    34.7016
  library setup time                                                                    1.0000           -0.1340    34.5676
  data required time                                                                                                34.5676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5676
  data arrival time                                                                                                -25.1652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2551 
  total derate : arrival time                                                                            -0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2983 

  slack (with derating applied) (MET)                                                                     9.4023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7006 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           4.1526                     2.2934 &  24.2934 r
  wbs_dat_i[30] (net)                                    2   0.2419 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2934 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9384   4.1718   1.0500   0.3820   0.5783 &  24.8717 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1449   1.0500            0.1205 &  24.9922 r
  mprj/buf_i[30] (net)                                   2   0.0121 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0104   0.1449   1.0500   0.0040   0.0046 &  24.9968 r
  data arrival time                                                                                                 24.9968

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.9087 &  34.6516 r
  clock reconvergence pessimism                                                                           0.0000    34.6516
  clock uncertainty                                                                                      -0.1000    34.5516
  library setup time                                                                    1.0000           -0.1323    34.4193
  data required time                                                                                                34.4193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4193
  data arrival time                                                                                                -24.9968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2472 
  total derate : arrival time                                                                            -0.0335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2807 

  slack (with derating applied) (MET)                                                                     9.4225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7031 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               4.4814                     2.5057 &  24.5057 r
  io_in[22] (net)                                        2   0.2623 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5057 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8345   4.4939   1.0500   1.0480   1.2563 &  25.7620 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2042   1.0500            0.1502 &  25.9122 r
  mprj/buf_i[214] (net)                                  2   0.0419 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0047   0.2050   1.0500   0.0018   0.0089 &  25.9211 r
  data arrival time                                                                                                 25.9211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8455 &  35.5884 r
  clock reconvergence pessimism                                                                           0.0000    35.5884
  clock uncertainty                                                                                      -0.1000    35.4884
  library setup time                                                                    1.0000           -0.1351    35.3533
  data required time                                                                                                35.3533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3533
  data arrival time                                                                                                -25.9211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3639 

  slack (with derating applied) (MET)                                                                     9.4322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7961 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             5.0478                     2.7540 &  24.7540 r
  la_oenb[42] (net)                                      2   0.2935 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7540 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5919   5.0807   1.0500   1.0570   1.3602 &  26.1142 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1902   1.0500            0.1069 &  26.2211 r
  mprj/buf_i[106] (net)                                  2   0.0304 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0332   0.1903   1.0500   0.0130   0.0160 &  26.2371 r
  data arrival time                                                                                                 26.2371

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1791 &  35.9220 r
  clock reconvergence pessimism                                                                           0.0000    35.9220
  clock uncertainty                                                                                      -0.1000    35.8220
  library setup time                                                                    1.0000           -0.1350    35.6870
  data required time                                                                                                35.6870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6870
  data arrival time                                                                                                -26.2371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3140 
  total derate : arrival time                                                                            -0.0706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3847 

  slack (with derating applied) (MET)                                                                     9.4499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8346 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          4.6386                     2.5377 &  24.5377 r
  la_data_in[60] (net)                                   2   0.2698 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5377 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0107   4.6672   1.0500   0.4109   0.6624 &  25.2001 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2958   1.0500            0.2070 &  25.4071 r
  mprj/buf_i[188] (net)                                  2   0.0906 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1739   0.2972   1.0500   0.0707   0.0883 &  25.4954 r
  data arrival time                                                                                                 25.4954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.4670 &  35.2099 r
  clock reconvergence pessimism                                                                           0.0000    35.2099
  clock uncertainty                                                                                      -0.1000    35.1099
  library setup time                                                                    1.0000           -0.1361    34.9738
  data required time                                                                                                34.9738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9738
  data arrival time                                                                                                -25.4954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2766 
  total derate : arrival time                                                                            -0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3222 

  slack (with derating applied) (MET)                                                                     9.4784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8006 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           4.3605                     2.3976 &  24.3976 r
  la_data_in[2] (net)                                    2   0.2537 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3976 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5633   4.3829   1.0500   0.6300   0.8536 &  25.2512 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1456   1.0500            0.1080 &  25.3592 r
  mprj/buf_i[130] (net)                                  2   0.0110 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1456   1.0500   0.0000   0.0004 &  25.3596 r
  data arrival time                                                                                                 25.3596

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.3496 &  35.0925 r
  clock reconvergence pessimism                                                                           0.0000    35.0925
  clock uncertainty                                                                                      -0.1000    34.9925
  library setup time                                                                    1.0000           -0.1338    34.8587
  data required time                                                                                                34.8587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8587
  data arrival time                                                                                                -25.3596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2704 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3162 

  slack (with derating applied) (MET)                                                                     9.4991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8153 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           3.7180                     2.0570 &  24.0570 r
  la_data_in[5] (net)                                    2   0.2164 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0570 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6324   3.7328   1.0500   0.2548   0.4175 &  24.4745 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1294   1.0500            0.1320 &  24.6066 r
  mprj/buf_i[133] (net)                                  1   0.0073 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1294   1.0500   0.0000   0.0002 &  24.6067 r
  data arrival time                                                                                                 24.6067

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   2.6009 &  34.3438 r
  clock reconvergence pessimism                                                                           0.0000    34.3438
  clock uncertainty                                                                                      -0.1000    34.2438
  library setup time                                                                    1.0000           -0.1263    34.1175
  data required time                                                                                                34.1175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1175
  data arrival time                                                                                                -24.6067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2310 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2572 

  slack (with derating applied) (MET)                                                                     9.5108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7679 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          4.8157                     2.6474 &  24.6474 r
  la_data_in[44] (net)                                   2   0.2804 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6474 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5016   4.8430   1.0500   1.0228   1.2933 &  25.9407 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2094   1.0500            0.1382 &  26.0789 r
  mprj/buf_i[172] (net)                                  2   0.0431 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1408   0.2096   1.0500   0.0537   0.0599 &  26.1388 r
  data arrival time                                                                                                 26.1388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1869 &  35.9298 r
  clock reconvergence pessimism                                                                           0.0000    35.9298
  clock uncertainty                                                                                      -0.1000    35.8298
  library setup time                                                                    1.0000           -0.1352    35.6946
  data required time                                                                                                35.6946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6946
  data arrival time                                                                                                -26.1388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3855 

  slack (with derating applied) (MET)                                                                     9.5557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9412 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              4.0303                     2.2536 &  24.2536 r
  la_oenb[6] (net)                                       2   0.2357 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2536 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5301   4.0420   1.0500   0.5938   0.7712 &  25.0248 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1310   1.0500            0.1141 &  25.1389 r
  mprj/buf_i[70] (net)                                   1   0.0060 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1310   1.0500   0.0000   0.0002 &  25.1392 r
  data arrival time                                                                                                 25.1392

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.1962 &  34.9391 r
  clock reconvergence pessimism                                                                           0.0000    34.9391
  clock uncertainty                                                                                      -0.1000    34.8391
  library setup time                                                                    1.0000           -0.1297    34.7095
  data required time                                                                                                34.7095
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7095
  data arrival time                                                                                                -25.1392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2623 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (MET)                                                                     9.5703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8748 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               5.3982                     2.9261 &  24.9261 r
  io_in[30] (net)                                        2   0.3135 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9261 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4351   5.4421   1.0500   0.5846   0.9163 &  25.8424 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2188   1.0500            0.1113 &  25.9536 r
  mprj/buf_i[222] (net)                                  2   0.0436 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0220   0.2191   1.0500   0.0086   0.0137 &  25.9673 r
  data arrival time                                                                                                 25.9673

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0336 &  35.7765 r
  clock reconvergence pessimism                                                                           0.0000    35.7765
  clock uncertainty                                                                                      -0.1000    35.6765
  library setup time                                                                    1.0000           -0.1354    35.5411
  data required time                                                                                                35.5411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5411
  data arrival time                                                                                                -25.9673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3064 
  total derate : arrival time                                                                            -0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3560 

  slack (with derating applied) (MET)                                                                     9.5739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9298 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               5.0853                     2.7729 &  24.7729 r
  io_in[29] (net)                                        2   0.2957 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.7729 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6770   5.1193   1.0500   0.6777   0.9740 &  25.7469 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2093   1.0500            0.1192 &  25.8661 r
  mprj/buf_i[221] (net)                                  2   0.0402 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0218   0.2098   1.0500   0.0086   0.0144 &  25.8805 r
  data arrival time                                                                                                 25.8805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.0102 &  35.7531 r
  clock reconvergence pessimism                                                                           0.0000    35.7531
  clock uncertainty                                                                                      -0.1000    35.6531
  library setup time                                                                    1.0000           -0.1352    35.5179
  data required time                                                                                                35.5179
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5179
  data arrival time                                                                                                -25.8805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3051 
  total derate : arrival time                                                                            -0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (MET)                                                                     9.6374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9953 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          4.5563                     2.5081 &  24.5081 r
  la_data_in[58] (net)                                   2   0.2654 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5081 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9815   4.5811   1.0500   0.3997   0.6339 &  25.1419 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2549   1.0500            0.1863 &  25.3283 r
  mprj/buf_i[186] (net)                                  2   0.0697 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1163   0.2560   1.0500   0.0437   0.0570 &  25.3852 r
  data arrival time                                                                                                 25.3852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.5172 &  35.2601 r
  clock reconvergence pessimism                                                                           0.0000    35.2601
  clock uncertainty                                                                                      -0.1000    35.1601
  library setup time                                                                    1.0000           -0.1356    35.0246
  data required time                                                                                                35.0246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0246
  data arrival time                                                                                                -25.3852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2792 
  total derate : arrival time                                                                            -0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3210 

  slack (with derating applied) (MET)                                                                     9.6393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9603 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          3.6332                     2.0287 &  24.0287 r
  la_data_in[20] (net)                                   2   0.2121 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0287 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9371   3.6435   1.0500   1.1983   1.3809 &  25.4096 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1520   1.0500            0.1597 &  25.5693 r
  mprj/buf_i[148] (net)                                  2   0.0203 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0536   0.1520   1.0500   0.0216   0.0234 &  25.5927 r
  data arrival time                                                                                                 25.5927

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8050 &  35.5479 r
  clock reconvergence pessimism                                                                           0.0000    35.5479
  clock uncertainty                                                                                      -0.1000    35.4479
  library setup time                                                                    1.0000           -0.1343    35.3136
  data required time                                                                                                35.3136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3136
  data arrival time                                                                                                -25.5927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2943 
  total derate : arrival time                                                                            -0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3688 

  slack (with derating applied) (MET)                                                                     9.7208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0897 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             4.4765                     2.4855 &  24.4855 r
  la_oenb[57] (net)                                      2   0.2614 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4855 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9170   4.4936   1.0500   0.3721   0.5802 &  25.0657 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2466   1.0500            0.1857 &  25.2514 r
  mprj/buf_i[121] (net)                                  2   0.0661 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1038   0.2476   1.0500   0.0403   0.0528 &  25.3042 r
  data arrival time                                                                                                 25.3042

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.5235 &  35.2664 r
  clock reconvergence pessimism                                                                           0.0000    35.2664
  clock uncertainty                                                                                      -0.1000    35.1664
  library setup time                                                                    1.0000           -0.1355    35.0309
  data required time                                                                                                35.0309
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0309
  data arrival time                                                                                                -25.3042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2795 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3185 

  slack (with derating applied) (MET)                                                                     9.7267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0452 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           4.2998                     2.4043 &  24.4043 r
  la_data_in[9] (net)                                    2   0.2516 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4043 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1313   4.3125   1.0500   0.8630   1.0617 &  25.4659 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1543   1.0500            0.1213 &  25.5872 r
  mprj/buf_i[137] (net)                                  2   0.0162 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1543   1.0500   0.0000   0.0006 &  25.5878 r
  data arrival time                                                                                                 25.5878

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8095 &  35.5525 r
  clock reconvergence pessimism                                                                           0.0000    35.5525
  clock uncertainty                                                                                      -0.1000    35.4525
  library setup time                                                                    1.0000           -0.1344    35.3181
  data required time                                                                                                35.3181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3181
  data arrival time                                                                                                -25.5878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3509 

  slack (with derating applied) (MET)                                                                     9.7302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0812 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          4.5800                     2.5129 &  24.5129 r
  la_data_in[55] (net)                                   2   0.2664 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5129 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3633   4.6073   1.0500   0.5507   0.7981 &  25.3110 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2341   1.0500            0.1710 &  25.4820 r
  mprj/buf_i[183] (net)                                  2   0.0584 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0230   0.2349   1.0500   0.0091   0.0180 &  25.5000 r
  data arrival time                                                                                                 25.5000

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.7454 &  35.4883 r
  clock reconvergence pessimism                                                                           0.0000    35.4883
  clock uncertainty                                                                                      -0.1000    35.3883
  library setup time                                                                    1.0000           -0.1355    35.2529
  data required time                                                                                                35.2529
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2529
  data arrival time                                                                                                -25.5000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2912 
  total derate : arrival time                                                                            -0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (MET)                                                                     9.7529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0911 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          4.7624                     2.6452 &  24.6452 r
  la_data_in[30] (net)                                   2   0.2783 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6452 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4666   4.7835   1.0500   0.9523   1.1962 &  25.8414 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1506   1.0500            0.0881 &  25.9295 r
  mprj/buf_i[158] (net)                                  2   0.0109 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0176   0.1506   1.0500   0.0069   0.0077 &  25.9372 r
  data arrival time                                                                                                 25.9372

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1852 &  35.9281 r
  clock reconvergence pessimism                                                                           0.0000    35.9281
  clock uncertainty                                                                                      -0.1000    35.8281
  library setup time                                                                    1.0000           -0.1345    35.6937
  data required time                                                                                                35.6937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6937
  data arrival time                                                                                                -25.9372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3759 

  slack (with derating applied) (MET)                                                                     9.7565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1324 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          3.7318                     2.0865 &  24.0865 r
  la_data_in[16] (net)                                   2   0.2180 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0865 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7974   3.7420   1.0500   1.1402   1.3234 &  25.4099 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1476   1.0500            0.1496 &  25.5596 r
  mprj/buf_i[144] (net)                                  2   0.0168 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1476   1.0500   0.0000   0.0007 &  25.5603 r
  data arrival time                                                                                                 25.5603

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8096 &  35.5525 r
  clock reconvergence pessimism                                                                           0.0000    35.5525
  clock uncertainty                                                                                      -0.1000    35.4525
  library setup time                                                                    1.0000           -0.1343    35.3182
  data required time                                                                                                35.3182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3182
  data arrival time                                                                                                -25.5603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2946 
  total derate : arrival time                                                                            -0.0702 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3648 

  slack (with derating applied) (MET)                                                                     9.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1227 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          4.7426                     2.6162 &  24.6162 r
  la_data_in[38] (net)                                   2   0.2765 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6162 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2341   4.7652   1.0500   0.9125   1.1605 &  25.7767 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   1.0500            0.0910 &  25.8677 r
  mprj/buf_i[166] (net)                                  2   0.0118 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0227   0.1522   1.0500   0.0091   0.0100 &  25.8777 r
  data arrival time                                                                                                 25.8777

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1836 &  35.9265 r
  clock reconvergence pessimism                                                                           0.0000    35.9265
  clock uncertainty                                                                                      -0.1000    35.8265
  library setup time                                                                    1.0000           -0.1345    35.6920
  data required time                                                                                                35.6920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6920
  data arrival time                                                                                                -25.8777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.0601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3743 

  slack (with derating applied) (MET)                                                                     9.8143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1887 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               4.7412                     2.6347 &  24.6347 r
  io_in[27] (net)                                        2   0.2771 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6347 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5597   4.7591   1.0500   0.6229   0.8358 &  25.4705 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2147   1.0500            0.1477 &  25.6182 r
  mprj/buf_i[219] (net)                                  2   0.0467 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2150   1.0500   0.0000   0.0050 &  25.6232 r
  data arrival time                                                                                                 25.6232

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.9835 &  35.7264 r
  clock reconvergence pessimism                                                                           0.0000    35.7264
  clock uncertainty                                                                                      -0.1000    35.6264
  library setup time                                                                    1.0000           -0.1353    35.4911
  data required time                                                                                                35.4911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4911
  data arrival time                                                                                                -25.6232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3037 
  total derate : arrival time                                                                            -0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3508 

  slack (with derating applied) (MET)                                                                     9.8679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2187 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          4.6232                     2.5444 &  24.5444 r
  la_data_in[42] (net)                                   2   0.2692 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5444 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0130   4.6484   1.0500   0.8136   1.0606 &  25.6050 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1666   1.0500            0.1126 &  25.7176 r
  mprj/buf_i[170] (net)                                  2   0.0210 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0946   0.1666   1.0500   0.0386   0.0413 &  25.7589 r
  data arrival time                                                                                                 25.7589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.1740 &  35.9170 r
  clock reconvergence pessimism                                                                           0.0000    35.9170
  clock uncertainty                                                                                      -0.1000    35.8170
  library setup time                                                                    1.0000           -0.1347    35.6823
  data required time                                                                                                35.6823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6823
  data arrival time                                                                                                -25.7589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3138 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3716 

  slack (with derating applied) (MET)                                                                     9.9234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2950 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          4.6226                     2.5417 &  24.5417 r
  la_data_in[47] (net)                                   2   0.2691 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5417 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8015   4.6485   1.0500   0.7268   0.9750 &  25.5167 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2352   1.0500            0.1728 &  25.6895 r
  mprj/buf_i[175] (net)                                  2   0.0593 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2604   0.2355   1.0500   0.1159   0.1272 &  25.8167 r
  data arrival time                                                                                                 25.8167

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2379 &  35.9808 r
  clock reconvergence pessimism                                                                           0.0000    35.9808
  clock uncertainty                                                                                      -0.1000    35.8808
  library setup time                                                                    1.0000           -0.1355    35.7453
  data required time                                                                                                35.7453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7453
  data arrival time                                                                                                -25.8167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.0607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (MET)                                                                     9.9286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3064 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          4.6594                     2.5473 &  24.5473 r
  la_data_in[45] (net)                                   2   0.2709 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5473 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8357   4.6880   1.0500   0.7230   0.9860 &  25.5332 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2244   1.0500            0.1601 &  25.6934 r
  mprj/buf_i[173] (net)                                  2   0.0525 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1811   0.2248   1.0500   0.0743   0.0838 &  25.7772 r
  data arrival time                                                                                                 25.7772

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2396 &  35.9825 r
  clock reconvergence pessimism                                                                           0.0000    35.9825
  clock uncertainty                                                                                      -0.1000    35.8825
  library setup time                                                                    1.0000           -0.1354    35.7471
  data required time                                                                                                35.7471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7471
  data arrival time                                                                                                -25.7772
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3172 
  total derate : arrival time                                                                            -0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3758 

  slack (with derating applied) (MET)                                                                     9.9699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3457 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          4.6396                     2.5382 &  24.5382 r
  la_data_in[36] (net)                                   2   0.2699 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5382 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0434   4.6676   1.0500   0.8219   1.0856 &  25.6239 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1454   1.0500            0.0898 &  25.7136 r
  mprj/buf_i[164] (net)                                  1   0.0091 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0217   0.1454   1.0500   0.0087   0.0095 &  25.7231 r
  data arrival time                                                                                                 25.7231

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2011 &  35.9440 r
  clock reconvergence pessimism                                                                           0.0000    35.9440
  clock uncertainty                                                                                      -0.1000    35.8440
  library setup time                                                                    1.0000           -0.1344    35.7096
  data required time                                                                                                35.7096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7096
  data arrival time                                                                                                -25.7231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3152 
  total derate : arrival time                                                                            -0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3716 

  slack (with derating applied) (MET)                                                                     9.9865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3581 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          4.7541                     2.6119 &  24.6119 r
  la_data_in[53] (net)                                   2   0.2768 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6119 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7513   4.7817   1.0500   0.7073   0.9634 &  25.5753 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2276   1.0500            0.1565 &  25.7318 r
  mprj/buf_i[181] (net)                                  2   0.0531 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0341   0.2283   1.0500   0.0137   0.0220 &  25.7537 r
  data arrival time                                                                                                 25.7537

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &  30.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &  31.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   4.2423 &  35.9852 r
  clock reconvergence pessimism                                                                           0.0000    35.9852
  clock uncertainty                                                                                      -0.1000    35.8852
  library setup time                                                                    1.0000           -0.1354    35.7497
  data required time                                                                                                35.7497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7497
  data arrival time                                                                                                -25.7537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3174 
  total derate : arrival time                                                                            -0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3717 

  slack (with derating applied) (MET)                                                                     9.9960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3677 



1
